
dumpSensor_103c8.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008fd8  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000318  080090e8  080090e8  000190e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009400  08009400  00020088  2**0
                  CONTENTS
  4 .ARM          00000000  08009400  08009400  00020088  2**0
                  CONTENTS
  5 .preinit_array 00000000  08009400  08009400  00020088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009400  08009400  00019400  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009404  08009404  00019404  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000088  20000000  08009408  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000006a4  20000088  08009490  00020088  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000072c  08009490  0002072c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015a87  00000000  00000000  000200b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003a53  00000000  00000000  00035b38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001570  00000000  00000000  00039590  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000013e8  00000000  00000000  0003ab00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001935d  00000000  00000000  0003bee8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016c85  00000000  00000000  00055245  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00090e15  00000000  00000000  0006beca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000fccdf  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005948  00000000  00000000  000fcd34  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000088 	.word	0x20000088
 800012c:	00000000 	.word	0x00000000
 8000130:	080090d0 	.word	0x080090d0

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000008c 	.word	0x2000008c
 800014c:	080090d0 	.word	0x080090d0

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	; 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__aeabi_d2f>:
 80008ec:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80008f0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 80008f4:	bf24      	itt	cs
 80008f6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 80008fa:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 80008fe:	d90d      	bls.n	800091c <__aeabi_d2f+0x30>
 8000900:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000904:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000908:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 800090c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000910:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000914:	bf08      	it	eq
 8000916:	f020 0001 	biceq.w	r0, r0, #1
 800091a:	4770      	bx	lr
 800091c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000920:	d121      	bne.n	8000966 <__aeabi_d2f+0x7a>
 8000922:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000926:	bfbc      	itt	lt
 8000928:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 800092c:	4770      	bxlt	lr
 800092e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000932:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000936:	f1c2 0218 	rsb	r2, r2, #24
 800093a:	f1c2 0c20 	rsb	ip, r2, #32
 800093e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000942:	fa20 f002 	lsr.w	r0, r0, r2
 8000946:	bf18      	it	ne
 8000948:	f040 0001 	orrne.w	r0, r0, #1
 800094c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000950:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000954:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000958:	ea40 000c 	orr.w	r0, r0, ip
 800095c:	fa23 f302 	lsr.w	r3, r3, r2
 8000960:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000964:	e7cc      	b.n	8000900 <__aeabi_d2f+0x14>
 8000966:	ea7f 5362 	mvns.w	r3, r2, asr #21
 800096a:	d107      	bne.n	800097c <__aeabi_d2f+0x90>
 800096c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000970:	bf1e      	ittt	ne
 8000972:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000976:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 800097a:	4770      	bxne	lr
 800097c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000980:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000984:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000988:	4770      	bx	lr
 800098a:	bf00      	nop

0800098c <__aeabi_frsub>:
 800098c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000990:	e002      	b.n	8000998 <__addsf3>
 8000992:	bf00      	nop

08000994 <__aeabi_fsub>:
 8000994:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000998 <__addsf3>:
 8000998:	0042      	lsls	r2, r0, #1
 800099a:	bf1f      	itttt	ne
 800099c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 80009a0:	ea92 0f03 	teqne	r2, r3
 80009a4:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 80009a8:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80009ac:	d06a      	beq.n	8000a84 <__addsf3+0xec>
 80009ae:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80009b2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 80009b6:	bfc1      	itttt	gt
 80009b8:	18d2      	addgt	r2, r2, r3
 80009ba:	4041      	eorgt	r1, r0
 80009bc:	4048      	eorgt	r0, r1
 80009be:	4041      	eorgt	r1, r0
 80009c0:	bfb8      	it	lt
 80009c2:	425b      	neglt	r3, r3
 80009c4:	2b19      	cmp	r3, #25
 80009c6:	bf88      	it	hi
 80009c8:	4770      	bxhi	lr
 80009ca:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80009ce:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80009d2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 80009d6:	bf18      	it	ne
 80009d8:	4240      	negne	r0, r0
 80009da:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80009de:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80009e2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80009e6:	bf18      	it	ne
 80009e8:	4249      	negne	r1, r1
 80009ea:	ea92 0f03 	teq	r2, r3
 80009ee:	d03f      	beq.n	8000a70 <__addsf3+0xd8>
 80009f0:	f1a2 0201 	sub.w	r2, r2, #1
 80009f4:	fa41 fc03 	asr.w	ip, r1, r3
 80009f8:	eb10 000c 	adds.w	r0, r0, ip
 80009fc:	f1c3 0320 	rsb	r3, r3, #32
 8000a00:	fa01 f103 	lsl.w	r1, r1, r3
 8000a04:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000a08:	d502      	bpl.n	8000a10 <__addsf3+0x78>
 8000a0a:	4249      	negs	r1, r1
 8000a0c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000a10:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000a14:	d313      	bcc.n	8000a3e <__addsf3+0xa6>
 8000a16:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000a1a:	d306      	bcc.n	8000a2a <__addsf3+0x92>
 8000a1c:	0840      	lsrs	r0, r0, #1
 8000a1e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000a22:	f102 0201 	add.w	r2, r2, #1
 8000a26:	2afe      	cmp	r2, #254	; 0xfe
 8000a28:	d251      	bcs.n	8000ace <__addsf3+0x136>
 8000a2a:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000a2e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000a32:	bf08      	it	eq
 8000a34:	f020 0001 	biceq.w	r0, r0, #1
 8000a38:	ea40 0003 	orr.w	r0, r0, r3
 8000a3c:	4770      	bx	lr
 8000a3e:	0049      	lsls	r1, r1, #1
 8000a40:	eb40 0000 	adc.w	r0, r0, r0
 8000a44:	3a01      	subs	r2, #1
 8000a46:	bf28      	it	cs
 8000a48:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000a4c:	d2ed      	bcs.n	8000a2a <__addsf3+0x92>
 8000a4e:	fab0 fc80 	clz	ip, r0
 8000a52:	f1ac 0c08 	sub.w	ip, ip, #8
 8000a56:	ebb2 020c 	subs.w	r2, r2, ip
 8000a5a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000a5e:	bfaa      	itet	ge
 8000a60:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000a64:	4252      	neglt	r2, r2
 8000a66:	4318      	orrge	r0, r3
 8000a68:	bfbc      	itt	lt
 8000a6a:	40d0      	lsrlt	r0, r2
 8000a6c:	4318      	orrlt	r0, r3
 8000a6e:	4770      	bx	lr
 8000a70:	f092 0f00 	teq	r2, #0
 8000a74:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000a78:	bf06      	itte	eq
 8000a7a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000a7e:	3201      	addeq	r2, #1
 8000a80:	3b01      	subne	r3, #1
 8000a82:	e7b5      	b.n	80009f0 <__addsf3+0x58>
 8000a84:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000a88:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000a8c:	bf18      	it	ne
 8000a8e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000a92:	d021      	beq.n	8000ad8 <__addsf3+0x140>
 8000a94:	ea92 0f03 	teq	r2, r3
 8000a98:	d004      	beq.n	8000aa4 <__addsf3+0x10c>
 8000a9a:	f092 0f00 	teq	r2, #0
 8000a9e:	bf08      	it	eq
 8000aa0:	4608      	moveq	r0, r1
 8000aa2:	4770      	bx	lr
 8000aa4:	ea90 0f01 	teq	r0, r1
 8000aa8:	bf1c      	itt	ne
 8000aaa:	2000      	movne	r0, #0
 8000aac:	4770      	bxne	lr
 8000aae:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000ab2:	d104      	bne.n	8000abe <__addsf3+0x126>
 8000ab4:	0040      	lsls	r0, r0, #1
 8000ab6:	bf28      	it	cs
 8000ab8:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000abc:	4770      	bx	lr
 8000abe:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000ac2:	bf3c      	itt	cc
 8000ac4:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ac8:	4770      	bxcc	lr
 8000aca:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ace:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000ad2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ad6:	4770      	bx	lr
 8000ad8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000adc:	bf16      	itet	ne
 8000ade:	4608      	movne	r0, r1
 8000ae0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000ae4:	4601      	movne	r1, r0
 8000ae6:	0242      	lsls	r2, r0, #9
 8000ae8:	bf06      	itte	eq
 8000aea:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000aee:	ea90 0f01 	teqeq	r0, r1
 8000af2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000af6:	4770      	bx	lr

08000af8 <__aeabi_ui2f>:
 8000af8:	f04f 0300 	mov.w	r3, #0
 8000afc:	e004      	b.n	8000b08 <__aeabi_i2f+0x8>
 8000afe:	bf00      	nop

08000b00 <__aeabi_i2f>:
 8000b00:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000b04:	bf48      	it	mi
 8000b06:	4240      	negmi	r0, r0
 8000b08:	ea5f 0c00 	movs.w	ip, r0
 8000b0c:	bf08      	it	eq
 8000b0e:	4770      	bxeq	lr
 8000b10:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000b14:	4601      	mov	r1, r0
 8000b16:	f04f 0000 	mov.w	r0, #0
 8000b1a:	e01c      	b.n	8000b56 <__aeabi_l2f+0x2a>

08000b1c <__aeabi_ul2f>:
 8000b1c:	ea50 0201 	orrs.w	r2, r0, r1
 8000b20:	bf08      	it	eq
 8000b22:	4770      	bxeq	lr
 8000b24:	f04f 0300 	mov.w	r3, #0
 8000b28:	e00a      	b.n	8000b40 <__aeabi_l2f+0x14>
 8000b2a:	bf00      	nop

08000b2c <__aeabi_l2f>:
 8000b2c:	ea50 0201 	orrs.w	r2, r0, r1
 8000b30:	bf08      	it	eq
 8000b32:	4770      	bxeq	lr
 8000b34:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000b38:	d502      	bpl.n	8000b40 <__aeabi_l2f+0x14>
 8000b3a:	4240      	negs	r0, r0
 8000b3c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b40:	ea5f 0c01 	movs.w	ip, r1
 8000b44:	bf02      	ittt	eq
 8000b46:	4684      	moveq	ip, r0
 8000b48:	4601      	moveq	r1, r0
 8000b4a:	2000      	moveq	r0, #0
 8000b4c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000b50:	bf08      	it	eq
 8000b52:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000b56:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000b5a:	fabc f28c 	clz	r2, ip
 8000b5e:	3a08      	subs	r2, #8
 8000b60:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000b64:	db10      	blt.n	8000b88 <__aeabi_l2f+0x5c>
 8000b66:	fa01 fc02 	lsl.w	ip, r1, r2
 8000b6a:	4463      	add	r3, ip
 8000b6c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000b70:	f1c2 0220 	rsb	r2, r2, #32
 8000b74:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000b78:	fa20 f202 	lsr.w	r2, r0, r2
 8000b7c:	eb43 0002 	adc.w	r0, r3, r2
 8000b80:	bf08      	it	eq
 8000b82:	f020 0001 	biceq.w	r0, r0, #1
 8000b86:	4770      	bx	lr
 8000b88:	f102 0220 	add.w	r2, r2, #32
 8000b8c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000b90:	f1c2 0220 	rsb	r2, r2, #32
 8000b94:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000b98:	fa21 f202 	lsr.w	r2, r1, r2
 8000b9c:	eb43 0002 	adc.w	r0, r3, r2
 8000ba0:	bf08      	it	eq
 8000ba2:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_fmul>:
 8000ba8:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000bac:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000bb0:	bf1e      	ittt	ne
 8000bb2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000bb6:	ea92 0f0c 	teqne	r2, ip
 8000bba:	ea93 0f0c 	teqne	r3, ip
 8000bbe:	d06f      	beq.n	8000ca0 <__aeabi_fmul+0xf8>
 8000bc0:	441a      	add	r2, r3
 8000bc2:	ea80 0c01 	eor.w	ip, r0, r1
 8000bc6:	0240      	lsls	r0, r0, #9
 8000bc8:	bf18      	it	ne
 8000bca:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000bce:	d01e      	beq.n	8000c0e <__aeabi_fmul+0x66>
 8000bd0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000bd4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000bd8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000bdc:	fba0 3101 	umull	r3, r1, r0, r1
 8000be0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000be4:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000be8:	bf3e      	ittt	cc
 8000bea:	0049      	lslcc	r1, r1, #1
 8000bec:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000bf0:	005b      	lslcc	r3, r3, #1
 8000bf2:	ea40 0001 	orr.w	r0, r0, r1
 8000bf6:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000bfa:	2afd      	cmp	r2, #253	; 0xfd
 8000bfc:	d81d      	bhi.n	8000c3a <__aeabi_fmul+0x92>
 8000bfe:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000c02:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c06:	bf08      	it	eq
 8000c08:	f020 0001 	biceq.w	r0, r0, #1
 8000c0c:	4770      	bx	lr
 8000c0e:	f090 0f00 	teq	r0, #0
 8000c12:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000c16:	bf08      	it	eq
 8000c18:	0249      	lsleq	r1, r1, #9
 8000c1a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000c1e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000c22:	3a7f      	subs	r2, #127	; 0x7f
 8000c24:	bfc2      	ittt	gt
 8000c26:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000c2a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000c2e:	4770      	bxgt	lr
 8000c30:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c34:	f04f 0300 	mov.w	r3, #0
 8000c38:	3a01      	subs	r2, #1
 8000c3a:	dc5d      	bgt.n	8000cf8 <__aeabi_fmul+0x150>
 8000c3c:	f112 0f19 	cmn.w	r2, #25
 8000c40:	bfdc      	itt	le
 8000c42:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000c46:	4770      	bxle	lr
 8000c48:	f1c2 0200 	rsb	r2, r2, #0
 8000c4c:	0041      	lsls	r1, r0, #1
 8000c4e:	fa21 f102 	lsr.w	r1, r1, r2
 8000c52:	f1c2 0220 	rsb	r2, r2, #32
 8000c56:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c5a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000c5e:	f140 0000 	adc.w	r0, r0, #0
 8000c62:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000c66:	bf08      	it	eq
 8000c68:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000c6c:	4770      	bx	lr
 8000c6e:	f092 0f00 	teq	r2, #0
 8000c72:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000c76:	bf02      	ittt	eq
 8000c78:	0040      	lsleq	r0, r0, #1
 8000c7a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000c7e:	3a01      	subeq	r2, #1
 8000c80:	d0f9      	beq.n	8000c76 <__aeabi_fmul+0xce>
 8000c82:	ea40 000c 	orr.w	r0, r0, ip
 8000c86:	f093 0f00 	teq	r3, #0
 8000c8a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c8e:	bf02      	ittt	eq
 8000c90:	0049      	lsleq	r1, r1, #1
 8000c92:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000c96:	3b01      	subeq	r3, #1
 8000c98:	d0f9      	beq.n	8000c8e <__aeabi_fmul+0xe6>
 8000c9a:	ea41 010c 	orr.w	r1, r1, ip
 8000c9e:	e78f      	b.n	8000bc0 <__aeabi_fmul+0x18>
 8000ca0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000ca4:	ea92 0f0c 	teq	r2, ip
 8000ca8:	bf18      	it	ne
 8000caa:	ea93 0f0c 	teqne	r3, ip
 8000cae:	d00a      	beq.n	8000cc6 <__aeabi_fmul+0x11e>
 8000cb0:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000cb4:	bf18      	it	ne
 8000cb6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000cba:	d1d8      	bne.n	8000c6e <__aeabi_fmul+0xc6>
 8000cbc:	ea80 0001 	eor.w	r0, r0, r1
 8000cc0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000cc4:	4770      	bx	lr
 8000cc6:	f090 0f00 	teq	r0, #0
 8000cca:	bf17      	itett	ne
 8000ccc:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000cd0:	4608      	moveq	r0, r1
 8000cd2:	f091 0f00 	teqne	r1, #0
 8000cd6:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000cda:	d014      	beq.n	8000d06 <__aeabi_fmul+0x15e>
 8000cdc:	ea92 0f0c 	teq	r2, ip
 8000ce0:	d101      	bne.n	8000ce6 <__aeabi_fmul+0x13e>
 8000ce2:	0242      	lsls	r2, r0, #9
 8000ce4:	d10f      	bne.n	8000d06 <__aeabi_fmul+0x15e>
 8000ce6:	ea93 0f0c 	teq	r3, ip
 8000cea:	d103      	bne.n	8000cf4 <__aeabi_fmul+0x14c>
 8000cec:	024b      	lsls	r3, r1, #9
 8000cee:	bf18      	it	ne
 8000cf0:	4608      	movne	r0, r1
 8000cf2:	d108      	bne.n	8000d06 <__aeabi_fmul+0x15e>
 8000cf4:	ea80 0001 	eor.w	r0, r0, r1
 8000cf8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000cfc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000d00:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d04:	4770      	bx	lr
 8000d06:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000d0a:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000d0e:	4770      	bx	lr

08000d10 <__aeabi_fdiv>:
 8000d10:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d14:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d18:	bf1e      	ittt	ne
 8000d1a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d1e:	ea92 0f0c 	teqne	r2, ip
 8000d22:	ea93 0f0c 	teqne	r3, ip
 8000d26:	d069      	beq.n	8000dfc <__aeabi_fdiv+0xec>
 8000d28:	eba2 0203 	sub.w	r2, r2, r3
 8000d2c:	ea80 0c01 	eor.w	ip, r0, r1
 8000d30:	0249      	lsls	r1, r1, #9
 8000d32:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000d36:	d037      	beq.n	8000da8 <__aeabi_fdiv+0x98>
 8000d38:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000d3c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000d40:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000d44:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d48:	428b      	cmp	r3, r1
 8000d4a:	bf38      	it	cc
 8000d4c:	005b      	lslcc	r3, r3, #1
 8000d4e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000d52:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000d56:	428b      	cmp	r3, r1
 8000d58:	bf24      	itt	cs
 8000d5a:	1a5b      	subcs	r3, r3, r1
 8000d5c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000d60:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000d64:	bf24      	itt	cs
 8000d66:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000d6a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000d6e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000d72:	bf24      	itt	cs
 8000d74:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000d78:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000d7c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000d80:	bf24      	itt	cs
 8000d82:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000d86:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000d8a:	011b      	lsls	r3, r3, #4
 8000d8c:	bf18      	it	ne
 8000d8e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000d92:	d1e0      	bne.n	8000d56 <__aeabi_fdiv+0x46>
 8000d94:	2afd      	cmp	r2, #253	; 0xfd
 8000d96:	f63f af50 	bhi.w	8000c3a <__aeabi_fmul+0x92>
 8000d9a:	428b      	cmp	r3, r1
 8000d9c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000da0:	bf08      	it	eq
 8000da2:	f020 0001 	biceq.w	r0, r0, #1
 8000da6:	4770      	bx	lr
 8000da8:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000dac:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000db0:	327f      	adds	r2, #127	; 0x7f
 8000db2:	bfc2      	ittt	gt
 8000db4:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000db8:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dbc:	4770      	bxgt	lr
 8000dbe:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dc2:	f04f 0300 	mov.w	r3, #0
 8000dc6:	3a01      	subs	r2, #1
 8000dc8:	e737      	b.n	8000c3a <__aeabi_fmul+0x92>
 8000dca:	f092 0f00 	teq	r2, #0
 8000dce:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000dd2:	bf02      	ittt	eq
 8000dd4:	0040      	lsleq	r0, r0, #1
 8000dd6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000dda:	3a01      	subeq	r2, #1
 8000ddc:	d0f9      	beq.n	8000dd2 <__aeabi_fdiv+0xc2>
 8000dde:	ea40 000c 	orr.w	r0, r0, ip
 8000de2:	f093 0f00 	teq	r3, #0
 8000de6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000dea:	bf02      	ittt	eq
 8000dec:	0049      	lsleq	r1, r1, #1
 8000dee:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000df2:	3b01      	subeq	r3, #1
 8000df4:	d0f9      	beq.n	8000dea <__aeabi_fdiv+0xda>
 8000df6:	ea41 010c 	orr.w	r1, r1, ip
 8000dfa:	e795      	b.n	8000d28 <__aeabi_fdiv+0x18>
 8000dfc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e00:	ea92 0f0c 	teq	r2, ip
 8000e04:	d108      	bne.n	8000e18 <__aeabi_fdiv+0x108>
 8000e06:	0242      	lsls	r2, r0, #9
 8000e08:	f47f af7d 	bne.w	8000d06 <__aeabi_fmul+0x15e>
 8000e0c:	ea93 0f0c 	teq	r3, ip
 8000e10:	f47f af70 	bne.w	8000cf4 <__aeabi_fmul+0x14c>
 8000e14:	4608      	mov	r0, r1
 8000e16:	e776      	b.n	8000d06 <__aeabi_fmul+0x15e>
 8000e18:	ea93 0f0c 	teq	r3, ip
 8000e1c:	d104      	bne.n	8000e28 <__aeabi_fdiv+0x118>
 8000e1e:	024b      	lsls	r3, r1, #9
 8000e20:	f43f af4c 	beq.w	8000cbc <__aeabi_fmul+0x114>
 8000e24:	4608      	mov	r0, r1
 8000e26:	e76e      	b.n	8000d06 <__aeabi_fmul+0x15e>
 8000e28:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e2c:	bf18      	it	ne
 8000e2e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e32:	d1ca      	bne.n	8000dca <__aeabi_fdiv+0xba>
 8000e34:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000e38:	f47f af5c 	bne.w	8000cf4 <__aeabi_fmul+0x14c>
 8000e3c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000e40:	f47f af3c 	bne.w	8000cbc <__aeabi_fmul+0x114>
 8000e44:	e75f      	b.n	8000d06 <__aeabi_fmul+0x15e>
 8000e46:	bf00      	nop

08000e48 <__gesf2>:
 8000e48:	f04f 3cff 	mov.w	ip, #4294967295
 8000e4c:	e006      	b.n	8000e5c <__cmpsf2+0x4>
 8000e4e:	bf00      	nop

08000e50 <__lesf2>:
 8000e50:	f04f 0c01 	mov.w	ip, #1
 8000e54:	e002      	b.n	8000e5c <__cmpsf2+0x4>
 8000e56:	bf00      	nop

08000e58 <__cmpsf2>:
 8000e58:	f04f 0c01 	mov.w	ip, #1
 8000e5c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000e60:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000e64:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000e68:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000e6c:	bf18      	it	ne
 8000e6e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000e72:	d011      	beq.n	8000e98 <__cmpsf2+0x40>
 8000e74:	b001      	add	sp, #4
 8000e76:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000e7a:	bf18      	it	ne
 8000e7c:	ea90 0f01 	teqne	r0, r1
 8000e80:	bf58      	it	pl
 8000e82:	ebb2 0003 	subspl.w	r0, r2, r3
 8000e86:	bf88      	it	hi
 8000e88:	17c8      	asrhi	r0, r1, #31
 8000e8a:	bf38      	it	cc
 8000e8c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000e90:	bf18      	it	ne
 8000e92:	f040 0001 	orrne.w	r0, r0, #1
 8000e96:	4770      	bx	lr
 8000e98:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000e9c:	d102      	bne.n	8000ea4 <__cmpsf2+0x4c>
 8000e9e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000ea2:	d105      	bne.n	8000eb0 <__cmpsf2+0x58>
 8000ea4:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000ea8:	d1e4      	bne.n	8000e74 <__cmpsf2+0x1c>
 8000eaa:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000eae:	d0e1      	beq.n	8000e74 <__cmpsf2+0x1c>
 8000eb0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000eb4:	4770      	bx	lr
 8000eb6:	bf00      	nop

08000eb8 <__aeabi_cfrcmple>:
 8000eb8:	4684      	mov	ip, r0
 8000eba:	4608      	mov	r0, r1
 8000ebc:	4661      	mov	r1, ip
 8000ebe:	e7ff      	b.n	8000ec0 <__aeabi_cfcmpeq>

08000ec0 <__aeabi_cfcmpeq>:
 8000ec0:	b50f      	push	{r0, r1, r2, r3, lr}
 8000ec2:	f7ff ffc9 	bl	8000e58 <__cmpsf2>
 8000ec6:	2800      	cmp	r0, #0
 8000ec8:	bf48      	it	mi
 8000eca:	f110 0f00 	cmnmi.w	r0, #0
 8000ece:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000ed0 <__aeabi_fcmpeq>:
 8000ed0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ed4:	f7ff fff4 	bl	8000ec0 <__aeabi_cfcmpeq>
 8000ed8:	bf0c      	ite	eq
 8000eda:	2001      	moveq	r0, #1
 8000edc:	2000      	movne	r0, #0
 8000ede:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ee2:	bf00      	nop

08000ee4 <__aeabi_fcmplt>:
 8000ee4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ee8:	f7ff ffea 	bl	8000ec0 <__aeabi_cfcmpeq>
 8000eec:	bf34      	ite	cc
 8000eee:	2001      	movcc	r0, #1
 8000ef0:	2000      	movcs	r0, #0
 8000ef2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ef6:	bf00      	nop

08000ef8 <__aeabi_fcmple>:
 8000ef8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000efc:	f7ff ffe0 	bl	8000ec0 <__aeabi_cfcmpeq>
 8000f00:	bf94      	ite	ls
 8000f02:	2001      	movls	r0, #1
 8000f04:	2000      	movhi	r0, #0
 8000f06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f0a:	bf00      	nop

08000f0c <__aeabi_fcmpge>:
 8000f0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f10:	f7ff ffd2 	bl	8000eb8 <__aeabi_cfrcmple>
 8000f14:	bf94      	ite	ls
 8000f16:	2001      	movls	r0, #1
 8000f18:	2000      	movhi	r0, #0
 8000f1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f1e:	bf00      	nop

08000f20 <__aeabi_fcmpgt>:
 8000f20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f24:	f7ff ffc8 	bl	8000eb8 <__aeabi_cfrcmple>
 8000f28:	bf34      	ite	cc
 8000f2a:	2001      	movcc	r0, #1
 8000f2c:	2000      	movcs	r0, #0
 8000f2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f32:	bf00      	nop

08000f34 <__aeabi_f2uiz>:
 8000f34:	0042      	lsls	r2, r0, #1
 8000f36:	d20e      	bcs.n	8000f56 <__aeabi_f2uiz+0x22>
 8000f38:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000f3c:	d30b      	bcc.n	8000f56 <__aeabi_f2uiz+0x22>
 8000f3e:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000f42:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000f46:	d409      	bmi.n	8000f5c <__aeabi_f2uiz+0x28>
 8000f48:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000f4c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000f50:	fa23 f002 	lsr.w	r0, r3, r2
 8000f54:	4770      	bx	lr
 8000f56:	f04f 0000 	mov.w	r0, #0
 8000f5a:	4770      	bx	lr
 8000f5c:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000f60:	d101      	bne.n	8000f66 <__aeabi_f2uiz+0x32>
 8000f62:	0242      	lsls	r2, r0, #9
 8000f64:	d102      	bne.n	8000f6c <__aeabi_f2uiz+0x38>
 8000f66:	f04f 30ff 	mov.w	r0, #4294967295
 8000f6a:	4770      	bx	lr
 8000f6c:	f04f 0000 	mov.w	r0, #0
 8000f70:	4770      	bx	lr
 8000f72:	bf00      	nop

08000f74 <ch4Sensor_init>:




void ch4Sensor_init(ADC_HandleTypeDef *hadc)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b082      	sub	sp, #8
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	6078      	str	r0, [r7, #4]
	//ADC
	ch4Hadc = hadc;
 8000f7c:	4a08      	ldr	r2, [pc, #32]	; (8000fa0 <ch4Sensor_init+0x2c>)
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	6013      	str	r3, [r2, #0]

	//FSM
	fsmManager_init(&ch4Sensor_state, __ch4Sensor_idle);
 8000f82:	2100      	movs	r1, #0
 8000f84:	4807      	ldr	r0, [pc, #28]	; (8000fa4 <ch4Sensor_init+0x30>)
 8000f86:	f000 fdf3 	bl	8001b70 <fsmManager_init>

	//Flags
	flags_ch4Sensor.dword = 0;
 8000f8a:	4b07      	ldr	r3, [pc, #28]	; (8000fa8 <ch4Sensor_init+0x34>)
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	601a      	str	r2, [r3, #0]
	flags_ch4SensorError.dword = 0;
 8000f90:	4b06      	ldr	r3, [pc, #24]	; (8000fac <ch4Sensor_init+0x38>)
 8000f92:	2200      	movs	r2, #0
 8000f94:	601a      	str	r2, [r3, #0]
}
 8000f96:	bf00      	nop
 8000f98:	3708      	adds	r7, #8
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	bd80      	pop	{r7, pc}
 8000f9e:	bf00      	nop
 8000fa0:	200000a4 	.word	0x200000a4
 8000fa4:	200000ac 	.word	0x200000ac
 8000fa8:	200000b8 	.word	0x200000b8
 8000fac:	200000bc 	.word	0x200000bc

08000fb0 <ch4Sensor_handler>:

void ch4Sensor_handler(void)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	af00      	add	r7, sp, #0
	switch(fsmManager_getState(&ch4Sensor_state)) {
 8000fb4:	4833      	ldr	r0, [pc, #204]	; (8001084 <ch4Sensor_handler+0xd4>)
 8000fb6:	f000 fe08 	bl	8001bca <fsmManager_getState>
 8000fba:	4603      	mov	r3, r0
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d002      	beq.n	8000fc6 <ch4Sensor_handler+0x16>
 8000fc0:	2b01      	cmp	r3, #1
 8000fc2:	d028      	beq.n	8001016 <ch4Sensor_handler+0x66>

				flags_ch4Sensor.bits.requestMeasure = 0;
			}
			break;
	}
}
 8000fc4:	e05c      	b.n	8001080 <ch4Sensor_handler+0xd0>
			if(fsmManager_isStateIn(&ch4Sensor_state)) {
 8000fc6:	482f      	ldr	r0, [pc, #188]	; (8001084 <ch4Sensor_handler+0xd4>)
 8000fc8:	f000 fe0a 	bl	8001be0 <fsmManager_isStateIn>
 8000fcc:	4603      	mov	r3, r0
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d007      	beq.n	8000fe2 <ch4Sensor_handler+0x32>
				fsmManager_stateIn(&ch4Sensor_state);
 8000fd2:	482c      	ldr	r0, [pc, #176]	; (8001084 <ch4Sensor_handler+0xd4>)
 8000fd4:	f000 fe1a 	bl	8001c0c <fsmManager_stateIn>
				flags_ch4Sensor.bits.isMeasuring = 0;
 8000fd8:	4a2b      	ldr	r2, [pc, #172]	; (8001088 <ch4Sensor_handler+0xd8>)
 8000fda:	7853      	ldrb	r3, [r2, #1]
 8000fdc:	f36f 03c3 	bfc	r3, #3, #1
 8000fe0:	7053      	strb	r3, [r2, #1]
			if(flags_ch4Sensor.bits.requestMeasure) {
 8000fe2:	4b29      	ldr	r3, [pc, #164]	; (8001088 <ch4Sensor_handler+0xd8>)
 8000fe4:	781b      	ldrb	r3, [r3, #0]
 8000fe6:	f003 0301 	and.w	r3, r3, #1
 8000fea:	b2db      	uxtb	r3, r3
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d008      	beq.n	8001002 <ch4Sensor_handler+0x52>
				flags_ch4Sensor.bits.isMeasuring = 1;
 8000ff0:	4a25      	ldr	r2, [pc, #148]	; (8001088 <ch4Sensor_handler+0xd8>)
 8000ff2:	7853      	ldrb	r3, [r2, #1]
 8000ff4:	f043 0308 	orr.w	r3, r3, #8
 8000ff8:	7053      	strb	r3, [r2, #1]
				fsmManager_gotoState(&ch4Sensor_state,__ch4Sensor_getAmmoniac);
 8000ffa:	2101      	movs	r1, #1
 8000ffc:	4821      	ldr	r0, [pc, #132]	; (8001084 <ch4Sensor_handler+0xd4>)
 8000ffe:	f000 fdcd 	bl	8001b9c <fsmManager_gotoState>
			if(fsmManager_isStateOut(&ch4Sensor_state)) {
 8001002:	4820      	ldr	r0, [pc, #128]	; (8001084 <ch4Sensor_handler+0xd4>)
 8001004:	f000 fdf7 	bl	8001bf6 <fsmManager_isStateOut>
 8001008:	4603      	mov	r3, r0
 800100a:	2b00      	cmp	r3, #0
 800100c:	d035      	beq.n	800107a <ch4Sensor_handler+0xca>
				fsmManager_stateOut(&ch4Sensor_state);
 800100e:	481d      	ldr	r0, [pc, #116]	; (8001084 <ch4Sensor_handler+0xd4>)
 8001010:	f000 fe0b 	bl	8001c2a <fsmManager_stateOut>
			break;
 8001014:	e031      	b.n	800107a <ch4Sensor_handler+0xca>
			if(fsmManager_isStateIn(&ch4Sensor_state)) {
 8001016:	481b      	ldr	r0, [pc, #108]	; (8001084 <ch4Sensor_handler+0xd4>)
 8001018:	f000 fde2 	bl	8001be0 <fsmManager_isStateIn>
 800101c:	4603      	mov	r3, r0
 800101e:	2b00      	cmp	r3, #0
 8001020:	d004      	beq.n	800102c <ch4Sensor_handler+0x7c>
				fsmManager_stateIn(&ch4Sensor_state);
 8001022:	4818      	ldr	r0, [pc, #96]	; (8001084 <ch4Sensor_handler+0xd4>)
 8001024:	f000 fdf2 	bl	8001c0c <fsmManager_stateIn>
				ch4_adcStart();
 8001028:	f000 f87e 	bl	8001128 <ch4_adcStart>
			ch4Ppm = (float)ch4_adcGetValue();
 800102c:	f000 f890 	bl	8001150 <ch4_adcGetValue>
 8001030:	4603      	mov	r3, r0
 8001032:	4618      	mov	r0, r3
 8001034:	f7ff fd60 	bl	8000af8 <__aeabi_ui2f>
 8001038:	4603      	mov	r3, r0
 800103a:	4a14      	ldr	r2, [pc, #80]	; (800108c <ch4Sensor_handler+0xdc>)
 800103c:	6013      	str	r3, [r2, #0]
			if(ch4SensorCallback != NULL) {
 800103e:	4b14      	ldr	r3, [pc, #80]	; (8001090 <ch4Sensor_handler+0xe0>)
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	2b00      	cmp	r3, #0
 8001044:	d004      	beq.n	8001050 <ch4Sensor_handler+0xa0>
				ch4SensorCallback(__ch4SensorEvent_okMeasuring, (float *) &ch4Ppm);
 8001046:	4b12      	ldr	r3, [pc, #72]	; (8001090 <ch4Sensor_handler+0xe0>)
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	4910      	ldr	r1, [pc, #64]	; (800108c <ch4Sensor_handler+0xdc>)
 800104c:	2000      	movs	r0, #0
 800104e:	4798      	blx	r3
			fsmManager_gotoState(&ch4Sensor_state,__ch4Sensor_idle);
 8001050:	2100      	movs	r1, #0
 8001052:	480c      	ldr	r0, [pc, #48]	; (8001084 <ch4Sensor_handler+0xd4>)
 8001054:	f000 fda2 	bl	8001b9c <fsmManager_gotoState>
			if(fsmManager_isStateOut(&ch4Sensor_state)) {
 8001058:	480a      	ldr	r0, [pc, #40]	; (8001084 <ch4Sensor_handler+0xd4>)
 800105a:	f000 fdcc 	bl	8001bf6 <fsmManager_isStateOut>
 800105e:	4603      	mov	r3, r0
 8001060:	2b00      	cmp	r3, #0
 8001062:	d00c      	beq.n	800107e <ch4Sensor_handler+0xce>
				fsmManager_stateOut(&ch4Sensor_state);
 8001064:	4807      	ldr	r0, [pc, #28]	; (8001084 <ch4Sensor_handler+0xd4>)
 8001066:	f000 fde0 	bl	8001c2a <fsmManager_stateOut>
				ch4_adcStop();
 800106a:	f000 f87d 	bl	8001168 <ch4_adcStop>
				flags_ch4Sensor.bits.requestMeasure = 0;
 800106e:	4a06      	ldr	r2, [pc, #24]	; (8001088 <ch4Sensor_handler+0xd8>)
 8001070:	7813      	ldrb	r3, [r2, #0]
 8001072:	f36f 0300 	bfc	r3, #0, #1
 8001076:	7013      	strb	r3, [r2, #0]
			break;
 8001078:	e001      	b.n	800107e <ch4Sensor_handler+0xce>
			break;
 800107a:	bf00      	nop
 800107c:	e000      	b.n	8001080 <ch4Sensor_handler+0xd0>
			break;
 800107e:	bf00      	nop
}
 8001080:	bf00      	nop
 8001082:	bd80      	pop	{r7, pc}
 8001084:	200000ac 	.word	0x200000ac
 8001088:	200000b8 	.word	0x200000b8
 800108c:	200000a8 	.word	0x200000a8
 8001090:	200000c0 	.word	0x200000c0

08001094 <ch4Sensor_measure>:

void ch4Sensor_measure(void)
{
 8001094:	b480      	push	{r7}
 8001096:	af00      	add	r7, sp, #0
	flags_ch4Sensor.bits.requestMeasure = 1;
 8001098:	4a04      	ldr	r2, [pc, #16]	; (80010ac <ch4Sensor_measure+0x18>)
 800109a:	7813      	ldrb	r3, [r2, #0]
 800109c:	f043 0301 	orr.w	r3, r3, #1
 80010a0:	7013      	strb	r3, [r2, #0]
}
 80010a2:	bf00      	nop
 80010a4:	46bd      	mov	sp, r7
 80010a6:	bc80      	pop	{r7}
 80010a8:	4770      	bx	lr
 80010aa:	bf00      	nop
 80010ac:	200000b8 	.word	0x200000b8

080010b0 <ch4Sensor_setCallback>:
{
	return flags_ch4Sensor.bits.isMeasuring;
}

void ch4Sensor_setCallback(void (*cb)(_ch4Sensor_event, void*))
{
 80010b0:	b480      	push	{r7}
 80010b2:	b083      	sub	sp, #12
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
	ch4SensorCallback = cb;
 80010b8:	4a03      	ldr	r2, [pc, #12]	; (80010c8 <ch4Sensor_setCallback+0x18>)
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	6013      	str	r3, [r2, #0]
}
 80010be:	bf00      	nop
 80010c0:	370c      	adds	r7, #12
 80010c2:	46bd      	mov	sp, r7
 80010c4:	bc80      	pop	{r7}
 80010c6:	4770      	bx	lr
 80010c8:	200000c0 	.word	0x200000c0

080010cc <ch4Sensor_powerOn>:

void ch4Sensor_powerOn(void)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	af00      	add	r7, sp, #0
	pinCh4Vdd_write(1);
 80010d0:	2001      	movs	r0, #1
 80010d2:	f000 f855 	bl	8001180 <pinCh4Vdd_write>
}
 80010d6:	bf00      	nop
 80010d8:	bd80      	pop	{r7, pc}

080010da <ch4Sensor_powerOff>:

void ch4Sensor_powerOff(void)
{
 80010da:	b580      	push	{r7, lr}
 80010dc:	af00      	add	r7, sp, #0
	pinCh4Vdd_write(0);
 80010de:	2000      	movs	r0, #0
 80010e0:	f000 f84e 	bl	8001180 <pinCh4Vdd_write>
}
 80010e4:	bf00      	nop
 80010e6:	bd80      	pop	{r7, pc}

080010e8 <ADC_Select_CHCh4>:



static void ADC_Select_CHCh4(void)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b084      	sub	sp, #16
 80010ec:	af00      	add	r7, sp, #0
	ADC_ChannelConfTypeDef sConfig = {0};
 80010ee:	1d3b      	adds	r3, r7, #4
 80010f0:	2200      	movs	r2, #0
 80010f2:	601a      	str	r2, [r3, #0]
 80010f4:	605a      	str	r2, [r3, #4]
 80010f6:	609a      	str	r2, [r3, #8]

	sConfig.Channel = ADC_CHANNEL_4;
 80010f8:	2304      	movs	r3, #4
 80010fa:	607b      	str	r3, [r7, #4]
	sConfig.Rank = 1;
 80010fc:	2301      	movs	r3, #1
 80010fe:	60bb      	str	r3, [r7, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_7CYCLES_5;
 8001100:	2301      	movs	r3, #1
 8001102:	60fb      	str	r3, [r7, #12]
	if(HAL_ADC_ConfigChannel(ch4Hadc, &sConfig) != HAL_OK) {
 8001104:	4b07      	ldr	r3, [pc, #28]	; (8001124 <ADC_Select_CHCh4+0x3c>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	1d3a      	adds	r2, r7, #4
 800110a:	4611      	mov	r1, r2
 800110c:	4618      	mov	r0, r3
 800110e:	f004 ff3d 	bl	8005f8c <HAL_ADC_ConfigChannel>
 8001112:	4603      	mov	r3, r0
 8001114:	2b00      	cmp	r3, #0
 8001116:	d001      	beq.n	800111c <ADC_Select_CHCh4+0x34>
		Error_Handler();
 8001118:	f003 fa0c 	bl	8004534 <Error_Handler>
	}
}
 800111c:	bf00      	nop
 800111e:	3710      	adds	r7, #16
 8001120:	46bd      	mov	sp, r7
 8001122:	bd80      	pop	{r7, pc}
 8001124:	200000a4 	.word	0x200000a4

08001128 <ch4_adcStart>:

static void ch4_adcStart(void)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	af00      	add	r7, sp, #0
	ADC_Select_CHCh4();
 800112c:	f7ff ffdc 	bl	80010e8 <ADC_Select_CHCh4>
	HAL_ADC_Start(ch4Hadc);
 8001130:	4b06      	ldr	r3, [pc, #24]	; (800114c <ch4_adcStart+0x24>)
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	4618      	mov	r0, r3
 8001136:	f004 fd3d 	bl	8005bb4 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(ch4Hadc, 100);
 800113a:	4b04      	ldr	r3, [pc, #16]	; (800114c <ch4_adcStart+0x24>)
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	2164      	movs	r1, #100	; 0x64
 8001140:	4618      	mov	r0, r3
 8001142:	f004 fe11 	bl	8005d68 <HAL_ADC_PollForConversion>
}
 8001146:	bf00      	nop
 8001148:	bd80      	pop	{r7, pc}
 800114a:	bf00      	nop
 800114c:	200000a4 	.word	0x200000a4

08001150 <ch4_adcGetValue>:

static uint32_t ch4_adcGetValue(void)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	af00      	add	r7, sp, #0
	return HAL_ADC_GetValue(ch4Hadc);
 8001154:	4b03      	ldr	r3, [pc, #12]	; (8001164 <ch4_adcGetValue+0x14>)
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	4618      	mov	r0, r3
 800115a:	f004 ff0b 	bl	8005f74 <HAL_ADC_GetValue>
 800115e:	4603      	mov	r3, r0
}
 8001160:	4618      	mov	r0, r3
 8001162:	bd80      	pop	{r7, pc}
 8001164:	200000a4 	.word	0x200000a4

08001168 <ch4_adcStop>:

static void ch4_adcStop(void)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	af00      	add	r7, sp, #0
	HAL_ADC_Stop(ch4Hadc);
 800116c:	4b03      	ldr	r3, [pc, #12]	; (800117c <ch4_adcStop+0x14>)
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	4618      	mov	r0, r3
 8001172:	f004 fdcd 	bl	8005d10 <HAL_ADC_Stop>
}
 8001176:	bf00      	nop
 8001178:	bd80      	pop	{r7, pc}
 800117a:	bf00      	nop
 800117c:	200000a4 	.word	0x200000a4

08001180 <pinCh4Vdd_write>:

static void pinCh4Vdd_write(uint8_t state)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	b082      	sub	sp, #8
 8001184:	af00      	add	r7, sp, #0
 8001186:	4603      	mov	r3, r0
 8001188:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(CH4_SENSOR_VDD_PORT, CH4_SENSOR_VDD_PIN, state);
 800118a:	79fb      	ldrb	r3, [r7, #7]
 800118c:	461a      	mov	r2, r3
 800118e:	2120      	movs	r1, #32
 8001190:	4803      	ldr	r0, [pc, #12]	; (80011a0 <pinCh4Vdd_write+0x20>)
 8001192:	f005 fbd1 	bl	8006938 <HAL_GPIO_WritePin>
}
 8001196:	bf00      	nop
 8001198:	3708      	adds	r7, #8
 800119a:	46bd      	mov	sp, r7
 800119c:	bd80      	pop	{r7, pc}
 800119e:	bf00      	nop
 80011a0:	40010800 	.word	0x40010800

080011a4 <usSensorCb>:
static float calculateDistancePercentage(float dist);



void usSensorCb(_usSensor_event evt, void* payload)
{
 80011a4:	b480      	push	{r7}
 80011a6:	b083      	sub	sp, #12
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	4603      	mov	r3, r0
 80011ac:	6039      	str	r1, [r7, #0]
 80011ae:	71fb      	strb	r3, [r7, #7]
	switch(evt)
 80011b0:	79fb      	ldrb	r3, [r7, #7]
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d001      	beq.n	80011ba <usSensorCb+0x16>
 80011b6:	2b01      	cmp	r3, #1
			flags_dumpSensor.bits.usSensor_measureDone = 1;
			break;

		case __usSensorEvent_errorEcho:;

			break;
 80011b8:	e009      	b.n	80011ce <usSensorCb+0x2a>
			distance = *(float*) payload;
 80011ba:	683b      	ldr	r3, [r7, #0]
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	4a06      	ldr	r2, [pc, #24]	; (80011d8 <usSensorCb+0x34>)
 80011c0:	6013      	str	r3, [r2, #0]
			flags_dumpSensor.bits.usSensor_measureDone = 1;
 80011c2:	4a06      	ldr	r2, [pc, #24]	; (80011dc <usSensorCb+0x38>)
 80011c4:	7813      	ldrb	r3, [r2, #0]
 80011c6:	f043 0304 	orr.w	r3, r3, #4
 80011ca:	7013      	strb	r3, [r2, #0]
			break;
 80011cc:	bf00      	nop
	}
}
 80011ce:	bf00      	nop
 80011d0:	370c      	adds	r7, #12
 80011d2:	46bd      	mov	sp, r7
 80011d4:	bc80      	pop	{r7}
 80011d6:	4770      	bx	lr
 80011d8:	200000c8 	.word	0x200000c8
 80011dc:	20000608 	.word	0x20000608

080011e0 <nh3SensorCb>:

void nh3SensorCb(_nh3Sensor_event evt, void* payload)
{
 80011e0:	b480      	push	{r7}
 80011e2:	b083      	sub	sp, #12
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	4603      	mov	r3, r0
 80011e8:	6039      	str	r1, [r7, #0]
 80011ea:	71fb      	strb	r3, [r7, #7]
	switch(evt)
 80011ec:	79fb      	ldrb	r3, [r7, #7]
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d109      	bne.n	8001206 <nh3SensorCb+0x26>
	{
		case __nh3SensorEvent_okMeasuring:;
			nh3Concentration = *(float*) payload;
 80011f2:	683b      	ldr	r3, [r7, #0]
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	4a06      	ldr	r2, [pc, #24]	; (8001210 <nh3SensorCb+0x30>)
 80011f8:	6013      	str	r3, [r2, #0]

			flags_dumpSensor.bits.nh3Sensor_measureDone = 1;
 80011fa:	4a06      	ldr	r2, [pc, #24]	; (8001214 <nh3SensorCb+0x34>)
 80011fc:	7813      	ldrb	r3, [r2, #0]
 80011fe:	f043 0308 	orr.w	r3, r3, #8
 8001202:	7013      	strb	r3, [r2, #0]
			break;
 8001204:	bf00      	nop
	}
}
 8001206:	bf00      	nop
 8001208:	370c      	adds	r7, #12
 800120a:	46bd      	mov	sp, r7
 800120c:	bc80      	pop	{r7}
 800120e:	4770      	bx	lr
 8001210:	200000cc 	.word	0x200000cc
 8001214:	20000608 	.word	0x20000608

08001218 <ch4SensorCb>:

void ch4SensorCb(_ch4Sensor_event evt, void* payload)
{
 8001218:	b480      	push	{r7}
 800121a:	b083      	sub	sp, #12
 800121c:	af00      	add	r7, sp, #0
 800121e:	4603      	mov	r3, r0
 8001220:	6039      	str	r1, [r7, #0]
 8001222:	71fb      	strb	r3, [r7, #7]
	switch(evt)
 8001224:	79fb      	ldrb	r3, [r7, #7]
 8001226:	2b00      	cmp	r3, #0
 8001228:	d109      	bne.n	800123e <ch4SensorCb+0x26>
	{
		case __ch4SensorEvent_okMeasuring:;
			ch4Concentration = *(float*) payload;
 800122a:	683b      	ldr	r3, [r7, #0]
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	4a06      	ldr	r2, [pc, #24]	; (8001248 <ch4SensorCb+0x30>)
 8001230:	6013      	str	r3, [r2, #0]

			flags_dumpSensor.bits.ch4Sensor_measureDone = 1;
 8001232:	4a06      	ldr	r2, [pc, #24]	; (800124c <ch4SensorCb+0x34>)
 8001234:	7813      	ldrb	r3, [r2, #0]
 8001236:	f043 0310 	orr.w	r3, r3, #16
 800123a:	7013      	strb	r3, [r2, #0]
			break;
 800123c:	bf00      	nop
	}
}
 800123e:	bf00      	nop
 8001240:	370c      	adds	r7, #12
 8001242:	46bd      	mov	sp, r7
 8001244:	bc80      	pop	{r7}
 8001246:	4770      	bx	lr
 8001248:	200000d0 	.word	0x200000d0
 800124c:	20000608 	.word	0x20000608

08001250 <tempSensorCb>:

void tempSensorCb(_tempSensor_event evt, void* payload)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b082      	sub	sp, #8
 8001254:	af00      	add	r7, sp, #0
 8001256:	4603      	mov	r3, r0
 8001258:	6039      	str	r1, [r7, #0]
 800125a:	71fb      	strb	r3, [r7, #7]
	switch(evt)
 800125c:	79fb      	ldrb	r3, [r7, #7]
 800125e:	2b00      	cmp	r3, #0
 8001260:	d113      	bne.n	800128a <tempSensorCb+0x3a>
	{
		case __tempSensorEvent_okMeasuring:;
			temperature = *(float*) payload;
 8001262:	683b      	ldr	r3, [r7, #0]
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	4a0b      	ldr	r2, [pc, #44]	; (8001294 <tempSensorCb+0x44>)
 8001268:	6013      	str	r3, [r2, #0]
			temperature -= 10;	//Subtract addicional temperature of the capsule
 800126a:	4b0a      	ldr	r3, [pc, #40]	; (8001294 <tempSensorCb+0x44>)
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	490a      	ldr	r1, [pc, #40]	; (8001298 <tempSensorCb+0x48>)
 8001270:	4618      	mov	r0, r3
 8001272:	f7ff fb8f 	bl	8000994 <__aeabi_fsub>
 8001276:	4603      	mov	r3, r0
 8001278:	461a      	mov	r2, r3
 800127a:	4b06      	ldr	r3, [pc, #24]	; (8001294 <tempSensorCb+0x44>)
 800127c:	601a      	str	r2, [r3, #0]

			flags_dumpSensor.bits.tempSensor_measureDone = 1;
 800127e:	4a07      	ldr	r2, [pc, #28]	; (800129c <tempSensorCb+0x4c>)
 8001280:	7813      	ldrb	r3, [r2, #0]
 8001282:	f043 0302 	orr.w	r3, r3, #2
 8001286:	7013      	strb	r3, [r2, #0]
			break;
 8001288:	bf00      	nop
	}
}
 800128a:	bf00      	nop
 800128c:	3708      	adds	r7, #8
 800128e:	46bd      	mov	sp, r7
 8001290:	bd80      	pop	{r7, pc}
 8001292:	bf00      	nop
 8001294:	200000d4 	.word	0x200000d4
 8001298:	41200000 	.word	0x41200000
 800129c:	20000608 	.word	0x20000608

080012a0 <dumpSensorManager_init>:


void dumpSensorManager_init(void)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	af00      	add	r7, sp, #0
	//Wakes up from sleep
	//powerMode_init(&hrtc);

	//Initializes softTimer
	softTimer_init(&htim4);
 80012a4:	4814      	ldr	r0, [pc, #80]	; (80012f8 <dumpSensorManager_init+0x58>)
 80012a6:	f003 fab5 	bl	8004814 <softTimer_init>

	//Initializes ultrasonic Sensor
	usSensor_init(&htim3);
 80012aa:	4814      	ldr	r0, [pc, #80]	; (80012fc <dumpSensorManager_init+0x5c>)
 80012ac:	f003 fe22 	bl	8004ef4 <usSensor_init>
	usSensor_setCallback(usSensorCb);
 80012b0:	4813      	ldr	r0, [pc, #76]	; (8001300 <dumpSensorManager_init+0x60>)
 80012b2:	f004 f851 	bl	8005358 <usSensor_setCallback>

	//Initializes temperature Sensor
	tempSensor_init(&hadc1);
 80012b6:	4813      	ldr	r0, [pc, #76]	; (8001304 <dumpSensorManager_init+0x64>)
 80012b8:	f003 fcda 	bl	8004c70 <tempSensor_init>
	tempSensor_setCallback(tempSensorCb);
 80012bc:	4812      	ldr	r0, [pc, #72]	; (8001308 <dumpSensorManager_init+0x68>)
 80012be:	f003 fdbf 	bl	8004e40 <tempSensor_setCallback>

	//Initializes NH3 Sensor
	nh3Sensor_init(&hadc1);
 80012c2:	4810      	ldr	r0, [pc, #64]	; (8001304 <dumpSensorManager_init+0x64>)
 80012c4:	f003 f93c 	bl	8004540 <nh3Sensor_init>
	nh3Sensor_setCallback(nh3SensorCb);
 80012c8:	4810      	ldr	r0, [pc, #64]	; (800130c <dumpSensorManager_init+0x6c>)
 80012ca:	f003 f9d7 	bl	800467c <nh3Sensor_setCallback>

	//Initializes CH4 Sensor
	ch4Sensor_init(&hadc1);
 80012ce:	480d      	ldr	r0, [pc, #52]	; (8001304 <dumpSensorManager_init+0x64>)
 80012d0:	f7ff fe50 	bl	8000f74 <ch4Sensor_init>
	ch4Sensor_setCallback(ch4SensorCb);
 80012d4:	480e      	ldr	r0, [pc, #56]	; (8001310 <dumpSensorManager_init+0x70>)
 80012d6:	f7ff feeb 	bl	80010b0 <ch4Sensor_setCallback>

	//Initializes GSM Module
	gsmModule_init(&huart1);
 80012da:	480e      	ldr	r0, [pc, #56]	; (8001314 <dumpSensorManager_init+0x74>)
 80012dc:	f000 fcb4 	bl	8001c48 <gsmModule_init>

	//Initializes NVM managment Module
	nvm_init(&hrtc);
 80012e0:	480d      	ldr	r0, [pc, #52]	; (8001318 <dumpSensorManager_init+0x78>)
 80012e2:	f003 fa45 	bl	8004770 <nvm_init>

	//FSM
	fsmManager_init(&dumpSensorFsmState, __dumpSensor_idle);
 80012e6:	2100      	movs	r1, #0
 80012e8:	480c      	ldr	r0, [pc, #48]	; (800131c <dumpSensorManager_init+0x7c>)
 80012ea:	f000 fc41 	bl	8001b70 <fsmManager_init>

	//Flags
	flags_dumpSensor.dword = 0;
 80012ee:	4b0c      	ldr	r3, [pc, #48]	; (8001320 <dumpSensorManager_init+0x80>)
 80012f0:	2200      	movs	r2, #0
 80012f2:	601a      	str	r2, [r3, #0]
}
 80012f4:	bf00      	nop
 80012f6:	bd80      	pop	{r7, pc}
 80012f8:	20000610 	.word	0x20000610
 80012fc:	20000658 	.word	0x20000658
 8001300:	080011a5 	.word	0x080011a5
 8001304:	200006a0 	.word	0x200006a0
 8001308:	08001251 	.word	0x08001251
 800130c:	080011e1 	.word	0x080011e1
 8001310:	08001219 	.word	0x08001219
 8001314:	200006d0 	.word	0x200006d0
 8001318:	20000714 	.word	0x20000714
 800131c:	200005fc 	.word	0x200005fc
 8001320:	20000608 	.word	0x20000608

08001324 <dumpSensorManager_handler>:

void dumpSensorManager_handler(void)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	af00      	add	r7, sp, #0
	usSensor_handler();
 8001328:	f003 fe3e 	bl	8004fa8 <usSensor_handler>
	tempSensor_handler();
 800132c:	f003 fcc0 	bl	8004cb0 <tempSensor_handler>
	nh3Sensor_handler();
 8001330:	f003 f924 	bl	800457c <nh3Sensor_handler>
	ch4Sensor_handler();
 8001334:	f7ff fe3c 	bl	8000fb0 <ch4Sensor_handler>
	gsmModule_handler();
 8001338:	f000 fde6 	bl	8001f08 <gsmModule_handler>



	if(flags_dumpSensor.bits.gsmModule_turnOn == 1) {
 800133c:	4bbb      	ldr	r3, [pc, #748]	; (800162c <dumpSensorManager_handler+0x308>)
 800133e:	785b      	ldrb	r3, [r3, #1]
 8001340:	2b01      	cmp	r3, #1
 8001342:	d106      	bne.n	8001352 <dumpSensorManager_handler+0x2e>
		flags_dumpSensor.bits.gsmModule_turnOn = 0;
 8001344:	4bb9      	ldr	r3, [pc, #740]	; (800162c <dumpSensorManager_handler+0x308>)
 8001346:	2200      	movs	r2, #0
 8001348:	705a      	strb	r2, [r3, #1]

		gsmModule_powerOn();
 800134a:	f000 fcdb 	bl	8001d04 <gsmModule_powerOn>
		gsmModule_pwrkeyOn();
 800134e:	f000 fce7 	bl	8001d20 <gsmModule_pwrkeyOn>
	}

	switch(fsmManager_getState(&dumpSensorFsmState))
 8001352:	48b7      	ldr	r0, [pc, #732]	; (8001630 <dumpSensorManager_handler+0x30c>)
 8001354:	f000 fc39 	bl	8001bca <fsmManager_getState>
 8001358:	4603      	mov	r3, r0
 800135a:	2b0d      	cmp	r3, #13
 800135c:	f200 833a 	bhi.w	80019d4 <dumpSensorManager_handler+0x6b0>
 8001360:	a201      	add	r2, pc, #4	; (adr r2, 8001368 <dumpSensorManager_handler+0x44>)
 8001362:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001366:	bf00      	nop
 8001368:	080013a1 	.word	0x080013a1
 800136c:	080013d1 	.word	0x080013d1
 8001370:	08001419 	.word	0x08001419
 8001374:	08001465 	.word	0x08001465
 8001378:	080014a7 	.word	0x080014a7
 800137c:	0800150d 	.word	0x0800150d
 8001380:	0800155f 	.word	0x0800155f
 8001384:	080015c5 	.word	0x080015c5
 8001388:	08001659 	.word	0x08001659
 800138c:	080016eb 	.word	0x080016eb
 8001390:	08001875 	.word	0x08001875
 8001394:	080018d3 	.word	0x080018d3
 8001398:	08001979 	.word	0x08001979
 800139c:	080019a7 	.word	0x080019a7
	{
		case __dumpSensor_idle:
			if(fsmManager_isStateIn(&dumpSensorFsmState)) {
 80013a0:	48a3      	ldr	r0, [pc, #652]	; (8001630 <dumpSensorManager_handler+0x30c>)
 80013a2:	f000 fc1d 	bl	8001be0 <fsmManager_isStateIn>
 80013a6:	4603      	mov	r3, r0
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d002      	beq.n	80013b2 <dumpSensorManager_handler+0x8e>
				fsmManager_stateIn(&dumpSensorFsmState);
 80013ac:	48a0      	ldr	r0, [pc, #640]	; (8001630 <dumpSensorManager_handler+0x30c>)
 80013ae:	f000 fc2d 	bl	8001c0c <fsmManager_stateIn>
#if defined(STATUS_LED)
				HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, 1);
#endif
			}

			fsmManager_gotoState(&dumpSensorFsmState, __dumpSensor_readNvm);
 80013b2:	2101      	movs	r1, #1
 80013b4:	489e      	ldr	r0, [pc, #632]	; (8001630 <dumpSensorManager_handler+0x30c>)
 80013b6:	f000 fbf1 	bl	8001b9c <fsmManager_gotoState>

			if(fsmManager_isStateOut(&dumpSensorFsmState)) {
 80013ba:	489d      	ldr	r0, [pc, #628]	; (8001630 <dumpSensorManager_handler+0x30c>)
 80013bc:	f000 fc1b 	bl	8001bf6 <fsmManager_isStateOut>
 80013c0:	4603      	mov	r3, r0
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	f000 831d 	beq.w	8001a02 <dumpSensorManager_handler+0x6de>
				fsmManager_stateOut(&dumpSensorFsmState);
 80013c8:	4899      	ldr	r0, [pc, #612]	; (8001630 <dumpSensorManager_handler+0x30c>)
 80013ca:	f000 fc2e 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 80013ce:	e318      	b.n	8001a02 <dumpSensorManager_handler+0x6de>



		case __dumpSensor_readNvm:
			if(fsmManager_isStateIn(&dumpSensorFsmState)) {
 80013d0:	4897      	ldr	r0, [pc, #604]	; (8001630 <dumpSensorManager_handler+0x30c>)
 80013d2:	f000 fc05 	bl	8001be0 <fsmManager_isStateIn>
 80013d6:	4603      	mov	r3, r0
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d002      	beq.n	80013e2 <dumpSensorManager_handler+0xbe>
				fsmManager_stateIn(&dumpSensorFsmState);
 80013dc:	4894      	ldr	r0, [pc, #592]	; (8001630 <dumpSensorManager_handler+0x30c>)
 80013de:	f000 fc15 	bl	8001c0c <fsmManager_stateIn>
			}

			readNvm();
 80013e2:	f000 fb69 	bl	8001ab8 <readNvm>
			writeNvm();
 80013e6:	f000 fb85 	bl	8001af4 <writeNvm>

			//Gets product ID
			productId = (((uint32_t) reg[NVM_ID_HIGH].word) << 16) | reg[NVM_ID_LOW].word;
 80013ea:	4b92      	ldr	r3, [pc, #584]	; (8001634 <dumpSensorManager_handler+0x310>)
 80013ec:	889b      	ldrh	r3, [r3, #4]
 80013ee:	041b      	lsls	r3, r3, #16
 80013f0:	4a90      	ldr	r2, [pc, #576]	; (8001634 <dumpSensorManager_handler+0x310>)
 80013f2:	8852      	ldrh	r2, [r2, #2]
 80013f4:	4313      	orrs	r3, r2
 80013f6:	4a90      	ldr	r2, [pc, #576]	; (8001638 <dumpSensorManager_handler+0x314>)
 80013f8:	6013      	str	r3, [r2, #0]

			//Gets flags


			fsmManager_gotoState(&dumpSensorFsmState, __dumpSensor_measureBattery);
 80013fa:	2102      	movs	r1, #2
 80013fc:	488c      	ldr	r0, [pc, #560]	; (8001630 <dumpSensorManager_handler+0x30c>)
 80013fe:	f000 fbcd 	bl	8001b9c <fsmManager_gotoState>

			if(fsmManager_isStateOut(&dumpSensorFsmState)) {
 8001402:	488b      	ldr	r0, [pc, #556]	; (8001630 <dumpSensorManager_handler+0x30c>)
 8001404:	f000 fbf7 	bl	8001bf6 <fsmManager_isStateOut>
 8001408:	4603      	mov	r3, r0
 800140a:	2b00      	cmp	r3, #0
 800140c:	f000 82fb 	beq.w	8001a06 <dumpSensorManager_handler+0x6e2>
				fsmManager_stateOut(&dumpSensorFsmState);
 8001410:	4887      	ldr	r0, [pc, #540]	; (8001630 <dumpSensorManager_handler+0x30c>)
 8001412:	f000 fc0a 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 8001416:	e2f6      	b.n	8001a06 <dumpSensorManager_handler+0x6e2>



		case __dumpSensor_measureBattery:
			if(fsmManager_isStateIn(&dumpSensorFsmState)) {
 8001418:	4885      	ldr	r0, [pc, #532]	; (8001630 <dumpSensorManager_handler+0x30c>)
 800141a:	f000 fbe1 	bl	8001be0 <fsmManager_isStateIn>
 800141e:	4603      	mov	r3, r0
 8001420:	2b00      	cmp	r3, #0
 8001422:	d002      	beq.n	800142a <dumpSensorManager_handler+0x106>
				fsmManager_stateIn(&dumpSensorFsmState);
 8001424:	4882      	ldr	r0, [pc, #520]	; (8001630 <dumpSensorManager_handler+0x30c>)
 8001426:	f000 fbf1 	bl	8001c0c <fsmManager_stateIn>
			}

			//Gets battery level percetange
			battery = 0.50;
 800142a:	4b84      	ldr	r3, [pc, #528]	; (800163c <dumpSensorManager_handler+0x318>)
 800142c:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 8001430:	601a      	str	r2, [r3, #0]
			batteryPercent = battery*100;
 8001432:	4b82      	ldr	r3, [pc, #520]	; (800163c <dumpSensorManager_handler+0x318>)
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	4982      	ldr	r1, [pc, #520]	; (8001640 <dumpSensorManager_handler+0x31c>)
 8001438:	4618      	mov	r0, r3
 800143a:	f7ff fbb5 	bl	8000ba8 <__aeabi_fmul>
 800143e:	4603      	mov	r3, r0
 8001440:	461a      	mov	r2, r3
 8001442:	4b80      	ldr	r3, [pc, #512]	; (8001644 <dumpSensorManager_handler+0x320>)
 8001444:	601a      	str	r2, [r3, #0]
			if(batteryPercent < DUMPSTER_BATTERY_PERC_TRIG_NEG || ) {
				flags_dumpSensor.bits.gsmModule_turnOn = 1;
			}
			*/

			fsmManager_gotoState(&dumpSensorFsmState, __dumpSensor_measureTemperature);
 8001446:	2103      	movs	r1, #3
 8001448:	4879      	ldr	r0, [pc, #484]	; (8001630 <dumpSensorManager_handler+0x30c>)
 800144a:	f000 fba7 	bl	8001b9c <fsmManager_gotoState>

			if(fsmManager_isStateOut(&dumpSensorFsmState)) {
 800144e:	4878      	ldr	r0, [pc, #480]	; (8001630 <dumpSensorManager_handler+0x30c>)
 8001450:	f000 fbd1 	bl	8001bf6 <fsmManager_isStateOut>
 8001454:	4603      	mov	r3, r0
 8001456:	2b00      	cmp	r3, #0
 8001458:	f000 82d7 	beq.w	8001a0a <dumpSensorManager_handler+0x6e6>
				fsmManager_stateOut(&dumpSensorFsmState);
 800145c:	4874      	ldr	r0, [pc, #464]	; (8001630 <dumpSensorManager_handler+0x30c>)
 800145e:	f000 fbe4 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 8001462:	e2d2      	b.n	8001a0a <dumpSensorManager_handler+0x6e6>



		case __dumpSensor_measureTemperature:
			if(fsmManager_isStateIn(&dumpSensorFsmState)) {
 8001464:	4872      	ldr	r0, [pc, #456]	; (8001630 <dumpSensorManager_handler+0x30c>)
 8001466:	f000 fbbb 	bl	8001be0 <fsmManager_isStateIn>
 800146a:	4603      	mov	r3, r0
 800146c:	2b00      	cmp	r3, #0
 800146e:	d004      	beq.n	800147a <dumpSensorManager_handler+0x156>
				fsmManager_stateIn(&dumpSensorFsmState);
 8001470:	486f      	ldr	r0, [pc, #444]	; (8001630 <dumpSensorManager_handler+0x30c>)
 8001472:	f000 fbcb 	bl	8001c0c <fsmManager_stateIn>

				tempSensor_measure();
 8001476:	f003 fcd5 	bl	8004e24 <tempSensor_measure>
			}

			if(flags_dumpSensor.bits.tempSensor_measureDone == 1) {
 800147a:	4b6c      	ldr	r3, [pc, #432]	; (800162c <dumpSensorManager_handler+0x308>)
 800147c:	781b      	ldrb	r3, [r3, #0]
 800147e:	f003 0302 	and.w	r3, r3, #2
 8001482:	b2db      	uxtb	r3, r3
 8001484:	2b00      	cmp	r3, #0
 8001486:	d003      	beq.n	8001490 <dumpSensorManager_handler+0x16c>
				fsmManager_gotoState(&dumpSensorFsmState, __dumpSensor_measureLevel);
 8001488:	2104      	movs	r1, #4
 800148a:	4869      	ldr	r0, [pc, #420]	; (8001630 <dumpSensorManager_handler+0x30c>)
 800148c:	f000 fb86 	bl	8001b9c <fsmManager_gotoState>
			}

			if(fsmManager_isStateOut(&dumpSensorFsmState)) {
 8001490:	4867      	ldr	r0, [pc, #412]	; (8001630 <dumpSensorManager_handler+0x30c>)
 8001492:	f000 fbb0 	bl	8001bf6 <fsmManager_isStateOut>
 8001496:	4603      	mov	r3, r0
 8001498:	2b00      	cmp	r3, #0
 800149a:	f000 82b8 	beq.w	8001a0e <dumpSensorManager_handler+0x6ea>
				fsmManager_stateOut(&dumpSensorFsmState);
 800149e:	4864      	ldr	r0, [pc, #400]	; (8001630 <dumpSensorManager_handler+0x30c>)
 80014a0:	f000 fbc3 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 80014a4:	e2b3      	b.n	8001a0e <dumpSensorManager_handler+0x6ea>



		case __dumpSensor_measureLevel:
			if(fsmManager_isStateIn(&dumpSensorFsmState)) {
 80014a6:	4862      	ldr	r0, [pc, #392]	; (8001630 <dumpSensorManager_handler+0x30c>)
 80014a8:	f000 fb9a 	bl	8001be0 <fsmManager_isStateIn>
 80014ac:	4603      	mov	r3, r0
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d009      	beq.n	80014c6 <dumpSensorManager_handler+0x1a2>
				fsmManager_stateIn(&dumpSensorFsmState);
 80014b2:	485f      	ldr	r0, [pc, #380]	; (8001630 <dumpSensorManager_handler+0x30c>)
 80014b4:	f000 fbaa 	bl	8001c0c <fsmManager_stateIn>

				usSensor_powerOn();
 80014b8:	f003 ff12 	bl	80052e0 <usSensor_powerOn>
				usSensor_measure(temperature);
 80014bc:	4b62      	ldr	r3, [pc, #392]	; (8001648 <dumpSensorManager_handler+0x324>)
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	4618      	mov	r0, r3
 80014c2:	f003 ff1b 	bl	80052fc <usSensor_measure>
			}

			if(flags_dumpSensor.bits.usSensor_measureDone == 1) {
 80014c6:	4b59      	ldr	r3, [pc, #356]	; (800162c <dumpSensorManager_handler+0x308>)
 80014c8:	781b      	ldrb	r3, [r3, #0]
 80014ca:	f003 0304 	and.w	r3, r3, #4
 80014ce:	b2db      	uxtb	r3, r3
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d00e      	beq.n	80014f2 <dumpSensorManager_handler+0x1ce>
				//Calculates the percentage of the level of the dumpster
				distancePercent = calculateDistancePercentage(distance);
 80014d4:	4b5d      	ldr	r3, [pc, #372]	; (800164c <dumpSensorManager_handler+0x328>)
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	4618      	mov	r0, r3
 80014da:	f000 fab3 	bl	8001a44 <calculateDistancePercentage>
 80014de:	4603      	mov	r3, r0
 80014e0:	4a5b      	ldr	r2, [pc, #364]	; (8001650 <dumpSensorManager_handler+0x32c>)
 80014e2:	6013      	str	r3, [r2, #0]
#if defined PROJECT_NOLOGIC
				flags_dumpSensor.bits.gsmModule_turnOn = 1;
 80014e4:	4b51      	ldr	r3, [pc, #324]	; (800162c <dumpSensorManager_handler+0x308>)
 80014e6:	2201      	movs	r2, #1
 80014e8:	705a      	strb	r2, [r3, #1]
				fsmManager_gotoState(&dumpSensorFsmState, __dumpSensor_heatGasSensor);
 80014ea:	2105      	movs	r1, #5
 80014ec:	4850      	ldr	r0, [pc, #320]	; (8001630 <dumpSensorManager_handler+0x30c>)
 80014ee:	f000 fb55 	bl	8001b9c <fsmManager_gotoState>
				else {
					fsmManager_gotoState(&dumpSensorFsmState, __dumpSensor_sleep);
				}
#endif
			}
			if(fsmManager_isStateOut(&dumpSensorFsmState)) {
 80014f2:	484f      	ldr	r0, [pc, #316]	; (8001630 <dumpSensorManager_handler+0x30c>)
 80014f4:	f000 fb7f 	bl	8001bf6 <fsmManager_isStateOut>
 80014f8:	4603      	mov	r3, r0
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	f000 8289 	beq.w	8001a12 <dumpSensorManager_handler+0x6ee>
				fsmManager_stateOut(&dumpSensorFsmState);
 8001500:	484b      	ldr	r0, [pc, #300]	; (8001630 <dumpSensorManager_handler+0x30c>)
 8001502:	f000 fb92 	bl	8001c2a <fsmManager_stateOut>

				usSensor_powerOff();
 8001506:	f003 fef2 	bl	80052ee <usSensor_powerOff>
			}
			break;
 800150a:	e282      	b.n	8001a12 <dumpSensorManager_handler+0x6ee>

		case __dumpSensor_heatGasSensor:
			if(fsmManager_isStateIn(&dumpSensorFsmState)) {
 800150c:	4848      	ldr	r0, [pc, #288]	; (8001630 <dumpSensorManager_handler+0x30c>)
 800150e:	f000 fb67 	bl	8001be0 <fsmManager_isStateIn>
 8001512:	4603      	mov	r3, r0
 8001514:	2b00      	cmp	r3, #0
 8001516:	d00b      	beq.n	8001530 <dumpSensorManager_handler+0x20c>
				fsmManager_stateIn(&dumpSensorFsmState);
 8001518:	4845      	ldr	r0, [pc, #276]	; (8001630 <dumpSensorManager_handler+0x30c>)
 800151a:	f000 fb77 	bl	8001c0c <fsmManager_stateIn>

				nh3Sensor_powerOn();
 800151e:	f003 f8bb 	bl	8004698 <nh3Sensor_powerOn>
				ch4Sensor_powerOn();
 8001522:	f7ff fdd3 	bl	80010cc <ch4Sensor_powerOn>

				softTimer_start(&timer, 6*1000);
 8001526:	f241 7170 	movw	r1, #6000	; 0x1770
 800152a:	484a      	ldr	r0, [pc, #296]	; (8001654 <dumpSensorManager_handler+0x330>)
 800152c:	f003 f982 	bl	8004834 <softTimer_start>
			}

			if(softTimer_expired(&timer)) {
 8001530:	4848      	ldr	r0, [pc, #288]	; (8001654 <dumpSensorManager_handler+0x330>)
 8001532:	f003 f993 	bl	800485c <softTimer_expired>
 8001536:	4603      	mov	r3, r0
 8001538:	2b00      	cmp	r3, #0
 800153a:	d003      	beq.n	8001544 <dumpSensorManager_handler+0x220>
				fsmManager_gotoState(&dumpSensorFsmState, __dumpSensor_measureNh3);
 800153c:	2106      	movs	r1, #6
 800153e:	483c      	ldr	r0, [pc, #240]	; (8001630 <dumpSensorManager_handler+0x30c>)
 8001540:	f000 fb2c 	bl	8001b9c <fsmManager_gotoState>
			}

			if(fsmManager_isStateOut(&dumpSensorFsmState)) {
 8001544:	483a      	ldr	r0, [pc, #232]	; (8001630 <dumpSensorManager_handler+0x30c>)
 8001546:	f000 fb56 	bl	8001bf6 <fsmManager_isStateOut>
 800154a:	4603      	mov	r3, r0
 800154c:	2b00      	cmp	r3, #0
 800154e:	f000 8262 	beq.w	8001a16 <dumpSensorManager_handler+0x6f2>
				fsmManager_stateOut(&dumpSensorFsmState);
 8001552:	4837      	ldr	r0, [pc, #220]	; (8001630 <dumpSensorManager_handler+0x30c>)
 8001554:	f000 fb69 	bl	8001c2a <fsmManager_stateOut>

				usSensor_powerOff();
 8001558:	f003 fec9 	bl	80052ee <usSensor_powerOff>
			}
			break;
 800155c:	e25b      	b.n	8001a16 <dumpSensorManager_handler+0x6f2>

		case __dumpSensor_measureNh3:
			if(fsmManager_isStateIn(&dumpSensorFsmState)) {
 800155e:	4834      	ldr	r0, [pc, #208]	; (8001630 <dumpSensorManager_handler+0x30c>)
 8001560:	f000 fb3e 	bl	8001be0 <fsmManager_isStateIn>
 8001564:	4603      	mov	r3, r0
 8001566:	2b00      	cmp	r3, #0
 8001568:	d009      	beq.n	800157e <dumpSensorManager_handler+0x25a>
				fsmManager_stateIn(&dumpSensorFsmState);
 800156a:	4831      	ldr	r0, [pc, #196]	; (8001630 <dumpSensorManager_handler+0x30c>)
 800156c:	f000 fb4e 	bl	8001c0c <fsmManager_stateIn>

				nh3Sensor_measure();
 8001570:	f003 f876 	bl	8004660 <nh3Sensor_measure>

				softTimer_start(&timer, 500);
 8001574:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8001578:	4836      	ldr	r0, [pc, #216]	; (8001654 <dumpSensorManager_handler+0x330>)
 800157a:	f003 f95b 	bl	8004834 <softTimer_start>
			}

			if(flags_dumpSensor.bits.nh3Sensor_measureDone == 1) {
 800157e:	4b2b      	ldr	r3, [pc, #172]	; (800162c <dumpSensorManager_handler+0x308>)
 8001580:	781b      	ldrb	r3, [r3, #0]
 8001582:	f003 0308 	and.w	r3, r3, #8
 8001586:	b2db      	uxtb	r3, r3
 8001588:	2b00      	cmp	r3, #0
 800158a:	d004      	beq.n	8001596 <dumpSensorManager_handler+0x272>
				fsmManager_gotoState(&dumpSensorFsmState, __dumpSensor_measureCh4);
 800158c:	2107      	movs	r1, #7
 800158e:	4828      	ldr	r0, [pc, #160]	; (8001630 <dumpSensorManager_handler+0x30c>)
 8001590:	f000 fb04 	bl	8001b9c <fsmManager_gotoState>
 8001594:	e009      	b.n	80015aa <dumpSensorManager_handler+0x286>
			}
			else if(softTimer_expired(&timer)) {
 8001596:	482f      	ldr	r0, [pc, #188]	; (8001654 <dumpSensorManager_handler+0x330>)
 8001598:	f003 f960 	bl	800485c <softTimer_expired>
 800159c:	4603      	mov	r3, r0
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d003      	beq.n	80015aa <dumpSensorManager_handler+0x286>
				//If there is not a measurement within 500 mseg, stop trying to measure
				fsmManager_gotoState(&dumpSensorFsmState, __dumpSensor_measureCh4);
 80015a2:	2107      	movs	r1, #7
 80015a4:	4822      	ldr	r0, [pc, #136]	; (8001630 <dumpSensorManager_handler+0x30c>)
 80015a6:	f000 faf9 	bl	8001b9c <fsmManager_gotoState>
			}

			if(fsmManager_isStateOut(&dumpSensorFsmState)) {
 80015aa:	4821      	ldr	r0, [pc, #132]	; (8001630 <dumpSensorManager_handler+0x30c>)
 80015ac:	f000 fb23 	bl	8001bf6 <fsmManager_isStateOut>
 80015b0:	4603      	mov	r3, r0
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	f000 8231 	beq.w	8001a1a <dumpSensorManager_handler+0x6f6>
				fsmManager_stateOut(&dumpSensorFsmState);
 80015b8:	481d      	ldr	r0, [pc, #116]	; (8001630 <dumpSensorManager_handler+0x30c>)
 80015ba:	f000 fb36 	bl	8001c2a <fsmManager_stateOut>

				nh3Sensor_powerOff();
 80015be:	f003 f872 	bl	80046a6 <nh3Sensor_powerOff>
			}
			break;
 80015c2:	e22a      	b.n	8001a1a <dumpSensorManager_handler+0x6f6>



		case __dumpSensor_measureCh4:
			if(fsmManager_isStateIn(&dumpSensorFsmState)) {
 80015c4:	481a      	ldr	r0, [pc, #104]	; (8001630 <dumpSensorManager_handler+0x30c>)
 80015c6:	f000 fb0b 	bl	8001be0 <fsmManager_isStateIn>
 80015ca:	4603      	mov	r3, r0
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d009      	beq.n	80015e4 <dumpSensorManager_handler+0x2c0>
				fsmManager_stateIn(&dumpSensorFsmState);
 80015d0:	4817      	ldr	r0, [pc, #92]	; (8001630 <dumpSensorManager_handler+0x30c>)
 80015d2:	f000 fb1b 	bl	8001c0c <fsmManager_stateIn>

				ch4Sensor_measure();
 80015d6:	f7ff fd5d 	bl	8001094 <ch4Sensor_measure>

				softTimer_start(&timer, 500);
 80015da:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80015de:	481d      	ldr	r0, [pc, #116]	; (8001654 <dumpSensorManager_handler+0x330>)
 80015e0:	f003 f928 	bl	8004834 <softTimer_start>
			}

			if(flags_dumpSensor.bits.ch4Sensor_measureDone == 1) {
 80015e4:	4b11      	ldr	r3, [pc, #68]	; (800162c <dumpSensorManager_handler+0x308>)
 80015e6:	781b      	ldrb	r3, [r3, #0]
 80015e8:	f003 0310 	and.w	r3, r3, #16
 80015ec:	b2db      	uxtb	r3, r3
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d004      	beq.n	80015fc <dumpSensorManager_handler+0x2d8>
				fsmManager_gotoState(&dumpSensorFsmState, __dumpSensor_getGps);
 80015f2:	2108      	movs	r1, #8
 80015f4:	480e      	ldr	r0, [pc, #56]	; (8001630 <dumpSensorManager_handler+0x30c>)
 80015f6:	f000 fad1 	bl	8001b9c <fsmManager_gotoState>
 80015fa:	e009      	b.n	8001610 <dumpSensorManager_handler+0x2ec>
			}
			else if(softTimer_expired(&timer)) {
 80015fc:	4815      	ldr	r0, [pc, #84]	; (8001654 <dumpSensorManager_handler+0x330>)
 80015fe:	f003 f92d 	bl	800485c <softTimer_expired>
 8001602:	4603      	mov	r3, r0
 8001604:	2b00      	cmp	r3, #0
 8001606:	d003      	beq.n	8001610 <dumpSensorManager_handler+0x2ec>
				//If there is not a measurement within 500 mseg, stop trying to measure
				fsmManager_gotoState(&dumpSensorFsmState, __dumpSensor_getGps);
 8001608:	2108      	movs	r1, #8
 800160a:	4809      	ldr	r0, [pc, #36]	; (8001630 <dumpSensorManager_handler+0x30c>)
 800160c:	f000 fac6 	bl	8001b9c <fsmManager_gotoState>
			}

			if(fsmManager_isStateOut(&dumpSensorFsmState)) {
 8001610:	4807      	ldr	r0, [pc, #28]	; (8001630 <dumpSensorManager_handler+0x30c>)
 8001612:	f000 faf0 	bl	8001bf6 <fsmManager_isStateOut>
 8001616:	4603      	mov	r3, r0
 8001618:	2b00      	cmp	r3, #0
 800161a:	f000 8200 	beq.w	8001a1e <dumpSensorManager_handler+0x6fa>
				fsmManager_stateOut(&dumpSensorFsmState);
 800161e:	4804      	ldr	r0, [pc, #16]	; (8001630 <dumpSensorManager_handler+0x30c>)
 8001620:	f000 fb03 	bl	8001c2a <fsmManager_stateOut>

				ch4Sensor_powerOff();
 8001624:	f7ff fd59 	bl	80010da <ch4Sensor_powerOff>
			}
			break;
 8001628:	e1f9      	b.n	8001a1e <dumpSensorManager_handler+0x6fa>
 800162a:	bf00      	nop
 800162c:	20000608 	.word	0x20000608
 8001630:	200005fc 	.word	0x200005fc
 8001634:	200005e8 	.word	0x200005e8
 8001638:	200000c4 	.word	0x200000c4
 800163c:	200000d8 	.word	0x200000d8
 8001640:	42c80000 	.word	0x42c80000
 8001644:	200000e0 	.word	0x200000e0
 8001648:	200000d4 	.word	0x200000d4
 800164c:	200000c8 	.word	0x200000c8
 8001650:	200000dc 	.word	0x200000dc
 8001654:	2000017c 	.word	0x2000017c



		case __dumpSensor_getGps:
			if(fsmManager_isStateIn(&dumpSensorFsmState)) {
 8001658:	48b6      	ldr	r0, [pc, #728]	; (8001934 <dumpSensorManager_handler+0x610>)
 800165a:	f000 fac1 	bl	8001be0 <fsmManager_isStateIn>
 800165e:	4603      	mov	r3, r0
 8001660:	2b00      	cmp	r3, #0
 8001662:	d008      	beq.n	8001676 <dumpSensorManager_handler+0x352>
				fsmManager_stateIn(&dumpSensorFsmState);
 8001664:	48b3      	ldr	r0, [pc, #716]	; (8001934 <dumpSensorManager_handler+0x610>)
 8001666:	f000 fad1 	bl	8001c0c <fsmManager_stateIn>

				gsmModule_gpsOn();
 800166a:	f000 fb75 	bl	8001d58 <gsmModule_gpsOn>
				softTimer_start(&timer, 20*60*1000);
 800166e:	49b2      	ldr	r1, [pc, #712]	; (8001938 <dumpSensorManager_handler+0x614>)
 8001670:	48b2      	ldr	r0, [pc, #712]	; (800193c <dumpSensorManager_handler+0x618>)
 8001672:	f003 f8df 	bl	8004834 <softTimer_start>
			}

			if(gsmModule_isGpsFixed()) {
 8001676:	f000 fbf3 	bl	8001e60 <gsmModule_isGpsFixed>
 800167a:	4603      	mov	r3, r0
 800167c:	2b00      	cmp	r3, #0
 800167e:	d004      	beq.n	800168a <dumpSensorManager_handler+0x366>
				fsmManager_gotoState(&dumpSensorFsmState, __dumpSensor_sendPackage);
 8001680:	2109      	movs	r1, #9
 8001682:	48ac      	ldr	r0, [pc, #688]	; (8001934 <dumpSensorManager_handler+0x610>)
 8001684:	f000 fa8a 	bl	8001b9c <fsmManager_gotoState>
 8001688:	e020      	b.n	80016cc <dumpSensorManager_handler+0x3a8>
			}
			else if(softTimer_expired(&timer)) {
 800168a:	48ac      	ldr	r0, [pc, #688]	; (800193c <dumpSensorManager_handler+0x618>)
 800168c:	f003 f8e6 	bl	800485c <softTimer_expired>
 8001690:	4603      	mov	r3, r0
 8001692:	2b00      	cmp	r3, #0
 8001694:	d004      	beq.n	80016a0 <dumpSensorManager_handler+0x37c>
				fsmManager_gotoState(&dumpSensorFsmState, __dumpSensor_sendPackage);
 8001696:	2109      	movs	r1, #9
 8001698:	48a6      	ldr	r0, [pc, #664]	; (8001934 <dumpSensorManager_handler+0x610>)
 800169a:	f000 fa7f 	bl	8001b9c <fsmManager_gotoState>
 800169e:	e015      	b.n	80016cc <dumpSensorManager_handler+0x3a8>
			}
			else if(gsmModule_isPowered() && gsmModule_isGpsOn() && !gsmModule_isGpsFixed() && !gsmModule_requestedGpsInfo()) {
 80016a0:	f000 fbc2 	bl	8001e28 <gsmModule_isPowered>
 80016a4:	4603      	mov	r3, r0
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d010      	beq.n	80016cc <dumpSensorManager_handler+0x3a8>
 80016aa:	f000 fbcb 	bl	8001e44 <gsmModule_isGpsOn>
 80016ae:	4603      	mov	r3, r0
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d00b      	beq.n	80016cc <dumpSensorManager_handler+0x3a8>
 80016b4:	f000 fbd4 	bl	8001e60 <gsmModule_isGpsFixed>
 80016b8:	4603      	mov	r3, r0
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d106      	bne.n	80016cc <dumpSensorManager_handler+0x3a8>
 80016be:	f000 fbf9 	bl	8001eb4 <gsmModule_requestedGpsInfo>
 80016c2:	4603      	mov	r3, r0
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d101      	bne.n	80016cc <dumpSensorManager_handler+0x3a8>
				gsmModule_gpsInfo();
 80016c8:	f000 fb54 	bl	8001d74 <gsmModule_gpsInfo>
			}

			if(fsmManager_isStateOut(&dumpSensorFsmState)) {
 80016cc:	4899      	ldr	r0, [pc, #612]	; (8001934 <dumpSensorManager_handler+0x610>)
 80016ce:	f000 fa92 	bl	8001bf6 <fsmManager_isStateOut>
 80016d2:	4603      	mov	r3, r0
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	f000 81a4 	beq.w	8001a22 <dumpSensorManager_handler+0x6fe>
				fsmManager_stateOut(&dumpSensorFsmState);
 80016da:	4896      	ldr	r0, [pc, #600]	; (8001934 <dumpSensorManager_handler+0x610>)
 80016dc:	f000 faa5 	bl	8001c2a <fsmManager_stateOut>

				gsmModule_gpsOff();
 80016e0:	f000 fb56 	bl	8001d90 <gsmModule_gpsOff>
				gsmModule_serverConnect();
 80016e4:	f000 fb62 	bl	8001dac <gsmModule_serverConnect>
			}
			break;
 80016e8:	e19b      	b.n	8001a22 <dumpSensorManager_handler+0x6fe>



		case __dumpSensor_sendPackage:
			if(fsmManager_isStateIn(&dumpSensorFsmState)) {
 80016ea:	4892      	ldr	r0, [pc, #584]	; (8001934 <dumpSensorManager_handler+0x610>)
 80016ec:	f000 fa78 	bl	8001be0 <fsmManager_isStateIn>
 80016f0:	4603      	mov	r3, r0
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	f000 8082 	beq.w	80017fc <dumpSensorManager_handler+0x4d8>
				fsmManager_stateIn(&dumpSensorFsmState);
 80016f8:	488e      	ldr	r0, [pc, #568]	; (8001934 <dumpSensorManager_handler+0x610>)
 80016fa:	f000 fa87 	bl	8001c0c <fsmManager_stateIn>

				payloadDataToSend[0] = '\0';
 80016fe:	4b90      	ldr	r3, [pc, #576]	; (8001940 <dumpSensorManager_handler+0x61c>)
 8001700:	2200      	movs	r2, #0
 8001702:	701a      	strb	r2, [r3, #0]
				string_appendString(payloadDataToSend, (uint8_t *) "id=");
 8001704:	498f      	ldr	r1, [pc, #572]	; (8001944 <dumpSensorManager_handler+0x620>)
 8001706:	488e      	ldr	r0, [pc, #568]	; (8001940 <dumpSensorManager_handler+0x61c>)
 8001708:	f003 ff77 	bl	80055fa <string_appendString>
				ascii_convertNum(auxToSend, productId);
 800170c:	4b8e      	ldr	r3, [pc, #568]	; (8001948 <dumpSensorManager_handler+0x624>)
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	4619      	mov	r1, r3
 8001712:	488e      	ldr	r0, [pc, #568]	; (800194c <dumpSensorManager_handler+0x628>)
 8001714:	f003 ff9e 	bl	8005654 <ascii_convertNum>
				string_appendString(payloadDataToSend, auxToSend);
 8001718:	498c      	ldr	r1, [pc, #560]	; (800194c <dumpSensorManager_handler+0x628>)
 800171a:	4889      	ldr	r0, [pc, #548]	; (8001940 <dumpSensorManager_handler+0x61c>)
 800171c:	f003 ff6d 	bl	80055fa <string_appendString>
				string_appendChar(payloadDataToSend, '&');
 8001720:	2126      	movs	r1, #38	; 0x26
 8001722:	4887      	ldr	r0, [pc, #540]	; (8001940 <dumpSensorManager_handler+0x61c>)
 8001724:	f003 ff46 	bl	80055b4 <string_appendChar>

				string_appendString(payloadDataToSend, (uint8_t *) "bat=");
 8001728:	4989      	ldr	r1, [pc, #548]	; (8001950 <dumpSensorManager_handler+0x62c>)
 800172a:	4885      	ldr	r0, [pc, #532]	; (8001940 <dumpSensorManager_handler+0x61c>)
 800172c:	f003 ff65 	bl	80055fa <string_appendString>
				ascii_convertNum(auxToSend, (uint32_t) batteryPercent);
 8001730:	4b88      	ldr	r3, [pc, #544]	; (8001954 <dumpSensorManager_handler+0x630>)
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	4618      	mov	r0, r3
 8001736:	f7ff fbfd 	bl	8000f34 <__aeabi_f2uiz>
 800173a:	4603      	mov	r3, r0
 800173c:	4619      	mov	r1, r3
 800173e:	4883      	ldr	r0, [pc, #524]	; (800194c <dumpSensorManager_handler+0x628>)
 8001740:	f003 ff88 	bl	8005654 <ascii_convertNum>
				string_appendString(payloadDataToSend, auxToSend);
 8001744:	4981      	ldr	r1, [pc, #516]	; (800194c <dumpSensorManager_handler+0x628>)
 8001746:	487e      	ldr	r0, [pc, #504]	; (8001940 <dumpSensorManager_handler+0x61c>)
 8001748:	f003 ff57 	bl	80055fa <string_appendString>
				string_appendChar(payloadDataToSend, '&');
 800174c:	2126      	movs	r1, #38	; 0x26
 800174e:	487c      	ldr	r0, [pc, #496]	; (8001940 <dumpSensorManager_handler+0x61c>)
 8001750:	f003 ff30 	bl	80055b4 <string_appendChar>

				string_appendString(payloadDataToSend, (uint8_t *) "level=");
 8001754:	4980      	ldr	r1, [pc, #512]	; (8001958 <dumpSensorManager_handler+0x634>)
 8001756:	487a      	ldr	r0, [pc, #488]	; (8001940 <dumpSensorManager_handler+0x61c>)
 8001758:	f003 ff4f 	bl	80055fa <string_appendString>
				ascii_convertNum(auxToSend, (uint32_t) distancePercent);
 800175c:	4b7f      	ldr	r3, [pc, #508]	; (800195c <dumpSensorManager_handler+0x638>)
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	4618      	mov	r0, r3
 8001762:	f7ff fbe7 	bl	8000f34 <__aeabi_f2uiz>
 8001766:	4603      	mov	r3, r0
 8001768:	4619      	mov	r1, r3
 800176a:	4878      	ldr	r0, [pc, #480]	; (800194c <dumpSensorManager_handler+0x628>)
 800176c:	f003 ff72 	bl	8005654 <ascii_convertNum>
				string_appendString(payloadDataToSend, auxToSend);
 8001770:	4976      	ldr	r1, [pc, #472]	; (800194c <dumpSensorManager_handler+0x628>)
 8001772:	4873      	ldr	r0, [pc, #460]	; (8001940 <dumpSensorManager_handler+0x61c>)
 8001774:	f003 ff41 	bl	80055fa <string_appendString>
				string_appendChar(payloadDataToSend, '&');
 8001778:	2126      	movs	r1, #38	; 0x26
 800177a:	4871      	ldr	r0, [pc, #452]	; (8001940 <dumpSensorManager_handler+0x61c>)
 800177c:	f003 ff1a 	bl	80055b4 <string_appendChar>

				if(flags_dumpSensor.bits.nh3Sensor_measureDone) {
 8001780:	4b77      	ldr	r3, [pc, #476]	; (8001960 <dumpSensorManager_handler+0x63c>)
 8001782:	781b      	ldrb	r3, [r3, #0]
 8001784:	f003 0308 	and.w	r3, r3, #8
 8001788:	b2db      	uxtb	r3, r3
 800178a:	2b00      	cmp	r3, #0
 800178c:	d015      	beq.n	80017ba <dumpSensorManager_handler+0x496>
					string_appendString(payloadDataToSend, (uint8_t *) "nh3=");
 800178e:	4975      	ldr	r1, [pc, #468]	; (8001964 <dumpSensorManager_handler+0x640>)
 8001790:	486b      	ldr	r0, [pc, #428]	; (8001940 <dumpSensorManager_handler+0x61c>)
 8001792:	f003 ff32 	bl	80055fa <string_appendString>
					ascii_convertNum(auxToSend, (uint32_t) nh3Concentration);
 8001796:	4b74      	ldr	r3, [pc, #464]	; (8001968 <dumpSensorManager_handler+0x644>)
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	4618      	mov	r0, r3
 800179c:	f7ff fbca 	bl	8000f34 <__aeabi_f2uiz>
 80017a0:	4603      	mov	r3, r0
 80017a2:	4619      	mov	r1, r3
 80017a4:	4869      	ldr	r0, [pc, #420]	; (800194c <dumpSensorManager_handler+0x628>)
 80017a6:	f003 ff55 	bl	8005654 <ascii_convertNum>
					string_appendString(payloadDataToSend, auxToSend);
 80017aa:	4968      	ldr	r1, [pc, #416]	; (800194c <dumpSensorManager_handler+0x628>)
 80017ac:	4864      	ldr	r0, [pc, #400]	; (8001940 <dumpSensorManager_handler+0x61c>)
 80017ae:	f003 ff24 	bl	80055fa <string_appendString>
					string_appendChar(payloadDataToSend, '&');
 80017b2:	2126      	movs	r1, #38	; 0x26
 80017b4:	4862      	ldr	r0, [pc, #392]	; (8001940 <dumpSensorManager_handler+0x61c>)
 80017b6:	f003 fefd 	bl	80055b4 <string_appendChar>
				}

				if(flags_dumpSensor.bits.ch4Sensor_measureDone) {
 80017ba:	4b69      	ldr	r3, [pc, #420]	; (8001960 <dumpSensorManager_handler+0x63c>)
 80017bc:	781b      	ldrb	r3, [r3, #0]
 80017be:	f003 0310 	and.w	r3, r3, #16
 80017c2:	b2db      	uxtb	r3, r3
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d015      	beq.n	80017f4 <dumpSensorManager_handler+0x4d0>
					string_appendString(payloadDataToSend, (uint8_t *) "ch4=");
 80017c8:	4968      	ldr	r1, [pc, #416]	; (800196c <dumpSensorManager_handler+0x648>)
 80017ca:	485d      	ldr	r0, [pc, #372]	; (8001940 <dumpSensorManager_handler+0x61c>)
 80017cc:	f003 ff15 	bl	80055fa <string_appendString>
					ascii_convertNum(auxToSend, (uint32_t) ch4Concentration);
 80017d0:	4b67      	ldr	r3, [pc, #412]	; (8001970 <dumpSensorManager_handler+0x64c>)
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	4618      	mov	r0, r3
 80017d6:	f7ff fbad 	bl	8000f34 <__aeabi_f2uiz>
 80017da:	4603      	mov	r3, r0
 80017dc:	4619      	mov	r1, r3
 80017de:	485b      	ldr	r0, [pc, #364]	; (800194c <dumpSensorManager_handler+0x628>)
 80017e0:	f003 ff38 	bl	8005654 <ascii_convertNum>
					string_appendString(payloadDataToSend, auxToSend);
 80017e4:	4959      	ldr	r1, [pc, #356]	; (800194c <dumpSensorManager_handler+0x628>)
 80017e6:	4856      	ldr	r0, [pc, #344]	; (8001940 <dumpSensorManager_handler+0x61c>)
 80017e8:	f003 ff07 	bl	80055fa <string_appendString>
					string_appendChar(payloadDataToSend, '"');
 80017ec:	2122      	movs	r1, #34	; 0x22
 80017ee:	4854      	ldr	r0, [pc, #336]	; (8001940 <dumpSensorManager_handler+0x61c>)
 80017f0:	f003 fee0 	bl	80055b4 <string_appendChar>
				}

				softTimer_start(&timer, 2*60*1000);
 80017f4:	495f      	ldr	r1, [pc, #380]	; (8001974 <dumpSensorManager_handler+0x650>)
 80017f6:	4851      	ldr	r0, [pc, #324]	; (800193c <dumpSensorManager_handler+0x618>)
 80017f8:	f003 f81c 	bl	8004834 <softTimer_start>
			}


			if(gsmModule_isServerDataSent()) {
 80017fc:	f000 fb4c 	bl	8001e98 <gsmModule_isServerDataSent>
 8001800:	4603      	mov	r3, r0
 8001802:	2b00      	cmp	r3, #0
 8001804:	d004      	beq.n	8001810 <dumpSensorManager_handler+0x4ec>
				fsmManager_gotoState(&dumpSensorFsmState, __dumpSensor_disconnectServer);
 8001806:	210a      	movs	r1, #10
 8001808:	484a      	ldr	r0, [pc, #296]	; (8001934 <dumpSensorManager_handler+0x610>)
 800180a:	f000 f9c7 	bl	8001b9c <fsmManager_gotoState>
 800180e:	e026      	b.n	800185e <dumpSensorManager_handler+0x53a>
			}
			else if(softTimer_expired(&timer) || gsmModule_errorServerSendData()) {
 8001810:	484a      	ldr	r0, [pc, #296]	; (800193c <dumpSensorManager_handler+0x618>)
 8001812:	f003 f823 	bl	800485c <softTimer_expired>
 8001816:	4603      	mov	r3, r0
 8001818:	2b00      	cmp	r3, #0
 800181a:	d104      	bne.n	8001826 <dumpSensorManager_handler+0x502>
 800181c:	f000 fb66 	bl	8001eec <gsmModule_errorServerSendData>
 8001820:	4603      	mov	r3, r0
 8001822:	2b00      	cmp	r3, #0
 8001824:	d004      	beq.n	8001830 <dumpSensorManager_handler+0x50c>
				fsmManager_gotoState(&dumpSensorFsmState, __dumpSensor_disconnectServer);
 8001826:	210a      	movs	r1, #10
 8001828:	4842      	ldr	r0, [pc, #264]	; (8001934 <dumpSensorManager_handler+0x610>)
 800182a:	f000 f9b7 	bl	8001b9c <fsmManager_gotoState>
 800182e:	e016      	b.n	800185e <dumpSensorManager_handler+0x53a>
			}
			else if(gsmModule_isPowered() && gsmModule_isServerConnected() && !gsmModule_isServerDataSent() && !gsmModule_requestedServerDataSend()) {
 8001830:	f000 fafa 	bl	8001e28 <gsmModule_isPowered>
 8001834:	4603      	mov	r3, r0
 8001836:	2b00      	cmp	r3, #0
 8001838:	d011      	beq.n	800185e <dumpSensorManager_handler+0x53a>
 800183a:	f000 fb1f 	bl	8001e7c <gsmModule_isServerConnected>
 800183e:	4603      	mov	r3, r0
 8001840:	2b00      	cmp	r3, #0
 8001842:	d00c      	beq.n	800185e <dumpSensorManager_handler+0x53a>
 8001844:	f000 fb28 	bl	8001e98 <gsmModule_isServerDataSent>
 8001848:	4603      	mov	r3, r0
 800184a:	2b00      	cmp	r3, #0
 800184c:	d107      	bne.n	800185e <dumpSensorManager_handler+0x53a>
 800184e:	f000 fb3f 	bl	8001ed0 <gsmModule_requestedServerDataSend>
 8001852:	4603      	mov	r3, r0
 8001854:	2b00      	cmp	r3, #0
 8001856:	d102      	bne.n	800185e <dumpSensorManager_handler+0x53a>
				gsmModule_serverDataSend(payloadDataToSend);
 8001858:	4839      	ldr	r0, [pc, #228]	; (8001940 <dumpSensorManager_handler+0x61c>)
 800185a:	f000 fab5 	bl	8001dc8 <gsmModule_serverDataSend>
			}

			if(fsmManager_isStateOut(&dumpSensorFsmState)) {
 800185e:	4835      	ldr	r0, [pc, #212]	; (8001934 <dumpSensorManager_handler+0x610>)
 8001860:	f000 f9c9 	bl	8001bf6 <fsmManager_isStateOut>
 8001864:	4603      	mov	r3, r0
 8001866:	2b00      	cmp	r3, #0
 8001868:	f000 80dd 	beq.w	8001a26 <dumpSensorManager_handler+0x702>
				fsmManager_stateOut(&dumpSensorFsmState);
 800186c:	4831      	ldr	r0, [pc, #196]	; (8001934 <dumpSensorManager_handler+0x610>)
 800186e:	f000 f9dc 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 8001872:	e0d8      	b.n	8001a26 <dumpSensorManager_handler+0x702>



		case __dumpSensor_disconnectServer:
			if(fsmManager_isStateIn(&dumpSensorFsmState)) {
 8001874:	482f      	ldr	r0, [pc, #188]	; (8001934 <dumpSensorManager_handler+0x610>)
 8001876:	f000 f9b3 	bl	8001be0 <fsmManager_isStateIn>
 800187a:	4603      	mov	r3, r0
 800187c:	2b00      	cmp	r3, #0
 800187e:	d009      	beq.n	8001894 <dumpSensorManager_handler+0x570>
				fsmManager_stateIn(&dumpSensorFsmState);
 8001880:	482c      	ldr	r0, [pc, #176]	; (8001934 <dumpSensorManager_handler+0x610>)
 8001882:	f000 f9c3 	bl	8001c0c <fsmManager_stateIn>

				gsmModule_serverDisconnect();
 8001886:	f000 fac1 	bl	8001e0c <gsmModule_serverDisconnect>

				softTimer_start(&timer, 5*1000);
 800188a:	f241 3188 	movw	r1, #5000	; 0x1388
 800188e:	482b      	ldr	r0, [pc, #172]	; (800193c <dumpSensorManager_handler+0x618>)
 8001890:	f002 ffd0 	bl	8004834 <softTimer_start>
			}

			if(gsmModule_isServerConnected() == 0) {
 8001894:	f000 faf2 	bl	8001e7c <gsmModule_isServerConnected>
 8001898:	4603      	mov	r3, r0
 800189a:	2b00      	cmp	r3, #0
 800189c:	d104      	bne.n	80018a8 <dumpSensorManager_handler+0x584>
				fsmManager_gotoState(&dumpSensorFsmState, __dumpSensor_turnOffGsmModule);
 800189e:	210b      	movs	r1, #11
 80018a0:	4824      	ldr	r0, [pc, #144]	; (8001934 <dumpSensorManager_handler+0x610>)
 80018a2:	f000 f97b 	bl	8001b9c <fsmManager_gotoState>
 80018a6:	e009      	b.n	80018bc <dumpSensorManager_handler+0x598>
			}
			else if(softTimer_expired(&timer)) {
 80018a8:	4824      	ldr	r0, [pc, #144]	; (800193c <dumpSensorManager_handler+0x618>)
 80018aa:	f002 ffd7 	bl	800485c <softTimer_expired>
 80018ae:	4603      	mov	r3, r0
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d003      	beq.n	80018bc <dumpSensorManager_handler+0x598>
				fsmManager_gotoState(&dumpSensorFsmState, __dumpSensor_turnOffGsmModule);
 80018b4:	210b      	movs	r1, #11
 80018b6:	481f      	ldr	r0, [pc, #124]	; (8001934 <dumpSensorManager_handler+0x610>)
 80018b8:	f000 f970 	bl	8001b9c <fsmManager_gotoState>
			}

			if(fsmManager_isStateOut(&dumpSensorFsmState)) {
 80018bc:	481d      	ldr	r0, [pc, #116]	; (8001934 <dumpSensorManager_handler+0x610>)
 80018be:	f000 f99a 	bl	8001bf6 <fsmManager_isStateOut>
 80018c2:	4603      	mov	r3, r0
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	f000 80b0 	beq.w	8001a2a <dumpSensorManager_handler+0x706>
				fsmManager_stateOut(&dumpSensorFsmState);
 80018ca:	481a      	ldr	r0, [pc, #104]	; (8001934 <dumpSensorManager_handler+0x610>)
 80018cc:	f000 f9ad 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 80018d0:	e0ab      	b.n	8001a2a <dumpSensorManager_handler+0x706>



		case __dumpSensor_turnOffGsmModule:
			if(fsmManager_isStateIn(&dumpSensorFsmState)) {
 80018d2:	4818      	ldr	r0, [pc, #96]	; (8001934 <dumpSensorManager_handler+0x610>)
 80018d4:	f000 f984 	bl	8001be0 <fsmManager_isStateIn>
 80018d8:	4603      	mov	r3, r0
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d00b      	beq.n	80018f6 <dumpSensorManager_handler+0x5d2>
				fsmManager_stateIn(&dumpSensorFsmState);
 80018de:	4815      	ldr	r0, [pc, #84]	; (8001934 <dumpSensorManager_handler+0x610>)
 80018e0:	f000 f994 	bl	8001c0c <fsmManager_stateIn>

				gsmModule_powerOff();
 80018e4:	f000 fa15 	bl	8001d12 <gsmModule_powerOff>
				gsmModule_pwrkeyOff();
 80018e8:	f000 fa28 	bl	8001d3c <gsmModule_pwrkeyOff>

				softTimer_start(&timer, 10*1000);
 80018ec:	f242 7110 	movw	r1, #10000	; 0x2710
 80018f0:	4812      	ldr	r0, [pc, #72]	; (800193c <dumpSensorManager_handler+0x618>)
 80018f2:	f002 ff9f 	bl	8004834 <softTimer_start>
			}

			if(gsmModule_isPowered() == 0) {
 80018f6:	f000 fa97 	bl	8001e28 <gsmModule_isPowered>
 80018fa:	4603      	mov	r3, r0
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d104      	bne.n	800190a <dumpSensorManager_handler+0x5e6>
				fsmManager_gotoState(&dumpSensorFsmState, __dumpSensor_sleep);
 8001900:	210c      	movs	r1, #12
 8001902:	480c      	ldr	r0, [pc, #48]	; (8001934 <dumpSensorManager_handler+0x610>)
 8001904:	f000 f94a 	bl	8001b9c <fsmManager_gotoState>
 8001908:	e009      	b.n	800191e <dumpSensorManager_handler+0x5fa>
			}
			else if(softTimer_expired(&timer)) {
 800190a:	480c      	ldr	r0, [pc, #48]	; (800193c <dumpSensorManager_handler+0x618>)
 800190c:	f002 ffa6 	bl	800485c <softTimer_expired>
 8001910:	4603      	mov	r3, r0
 8001912:	2b00      	cmp	r3, #0
 8001914:	d003      	beq.n	800191e <dumpSensorManager_handler+0x5fa>
				fsmManager_gotoState(&dumpSensorFsmState, __dumpSensor_sleep);
 8001916:	210c      	movs	r1, #12
 8001918:	4806      	ldr	r0, [pc, #24]	; (8001934 <dumpSensorManager_handler+0x610>)
 800191a:	f000 f93f 	bl	8001b9c <fsmManager_gotoState>
			}

			if(fsmManager_isStateOut(&dumpSensorFsmState)) {
 800191e:	4805      	ldr	r0, [pc, #20]	; (8001934 <dumpSensorManager_handler+0x610>)
 8001920:	f000 f969 	bl	8001bf6 <fsmManager_isStateOut>
 8001924:	4603      	mov	r3, r0
 8001926:	2b00      	cmp	r3, #0
 8001928:	f000 8081 	beq.w	8001a2e <dumpSensorManager_handler+0x70a>
				fsmManager_stateOut(&dumpSensorFsmState);
 800192c:	4801      	ldr	r0, [pc, #4]	; (8001934 <dumpSensorManager_handler+0x610>)
 800192e:	f000 f97c 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 8001932:	e07c      	b.n	8001a2e <dumpSensorManager_handler+0x70a>
 8001934:	200005fc 	.word	0x200005fc
 8001938:	00124f80 	.word	0x00124f80
 800193c:	2000017c 	.word	0x2000017c
 8001940:	200000e4 	.word	0x200000e4
 8001944:	080090e8 	.word	0x080090e8
 8001948:	200000c4 	.word	0x200000c4
 800194c:	20000148 	.word	0x20000148
 8001950:	080090ec 	.word	0x080090ec
 8001954:	200000e0 	.word	0x200000e0
 8001958:	080090f4 	.word	0x080090f4
 800195c:	200000dc 	.word	0x200000dc
 8001960:	20000608 	.word	0x20000608
 8001964:	080090fc 	.word	0x080090fc
 8001968:	200000cc 	.word	0x200000cc
 800196c:	08009104 	.word	0x08009104
 8001970:	200000d0 	.word	0x200000d0
 8001974:	0001d4c0 	.word	0x0001d4c0



		case __dumpSensor_sleep:
			if(fsmManager_isStateIn(&dumpSensorFsmState)) {
 8001978:	4831      	ldr	r0, [pc, #196]	; (8001a40 <dumpSensorManager_handler+0x71c>)
 800197a:	f000 f931 	bl	8001be0 <fsmManager_isStateIn>
 800197e:	4603      	mov	r3, r0
 8001980:	2b00      	cmp	r3, #0
 8001982:	d002      	beq.n	800198a <dumpSensorManager_handler+0x666>
				fsmManager_stateIn(&dumpSensorFsmState);
 8001984:	482e      	ldr	r0, [pc, #184]	; (8001a40 <dumpSensorManager_handler+0x71c>)
 8001986:	f000 f941 	bl	8001c0c <fsmManager_stateIn>
			}

			//Enters standby mode
			//powerMode_enterStandbyMode(1*3);

			fsmManager_gotoState(&dumpSensorFsmState, __dumpSensor_idle);
 800198a:	2100      	movs	r1, #0
 800198c:	482c      	ldr	r0, [pc, #176]	; (8001a40 <dumpSensorManager_handler+0x71c>)
 800198e:	f000 f905 	bl	8001b9c <fsmManager_gotoState>

			if(fsmManager_isStateOut(&dumpSensorFsmState)) {
 8001992:	482b      	ldr	r0, [pc, #172]	; (8001a40 <dumpSensorManager_handler+0x71c>)
 8001994:	f000 f92f 	bl	8001bf6 <fsmManager_isStateOut>
 8001998:	4603      	mov	r3, r0
 800199a:	2b00      	cmp	r3, #0
 800199c:	d049      	beq.n	8001a32 <dumpSensorManager_handler+0x70e>
				fsmManager_stateOut(&dumpSensorFsmState);
 800199e:	4828      	ldr	r0, [pc, #160]	; (8001a40 <dumpSensorManager_handler+0x71c>)
 80019a0:	f000 f943 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 80019a4:	e045      	b.n	8001a32 <dumpSensorManager_handler+0x70e>



		case __dumpSensor_error:
			if(fsmManager_isStateIn(&dumpSensorFsmState)) {
 80019a6:	4826      	ldr	r0, [pc, #152]	; (8001a40 <dumpSensorManager_handler+0x71c>)
 80019a8:	f000 f91a 	bl	8001be0 <fsmManager_isStateIn>
 80019ac:	4603      	mov	r3, r0
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d002      	beq.n	80019b8 <dumpSensorManager_handler+0x694>
				fsmManager_stateIn(&dumpSensorFsmState);
 80019b2:	4823      	ldr	r0, [pc, #140]	; (8001a40 <dumpSensorManager_handler+0x71c>)
 80019b4:	f000 f92a 	bl	8001c0c <fsmManager_stateIn>
			}

			fsmManager_gotoState(&dumpSensorFsmState, __dumpSensor_idle);
 80019b8:	2100      	movs	r1, #0
 80019ba:	4821      	ldr	r0, [pc, #132]	; (8001a40 <dumpSensorManager_handler+0x71c>)
 80019bc:	f000 f8ee 	bl	8001b9c <fsmManager_gotoState>

			if(fsmManager_isStateOut(&dumpSensorFsmState)) {
 80019c0:	481f      	ldr	r0, [pc, #124]	; (8001a40 <dumpSensorManager_handler+0x71c>)
 80019c2:	f000 f918 	bl	8001bf6 <fsmManager_isStateOut>
 80019c6:	4603      	mov	r3, r0
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d034      	beq.n	8001a36 <dumpSensorManager_handler+0x712>
				fsmManager_stateOut(&dumpSensorFsmState);
 80019cc:	481c      	ldr	r0, [pc, #112]	; (8001a40 <dumpSensorManager_handler+0x71c>)
 80019ce:	f000 f92c 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 80019d2:	e030      	b.n	8001a36 <dumpSensorManager_handler+0x712>



		default:
			if(fsmManager_isStateIn(&dumpSensorFsmState)) {
 80019d4:	481a      	ldr	r0, [pc, #104]	; (8001a40 <dumpSensorManager_handler+0x71c>)
 80019d6:	f000 f903 	bl	8001be0 <fsmManager_isStateIn>
 80019da:	4603      	mov	r3, r0
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d002      	beq.n	80019e6 <dumpSensorManager_handler+0x6c2>
				fsmManager_stateIn(&dumpSensorFsmState);
 80019e0:	4817      	ldr	r0, [pc, #92]	; (8001a40 <dumpSensorManager_handler+0x71c>)
 80019e2:	f000 f913 	bl	8001c0c <fsmManager_stateIn>
			}

			fsmManager_gotoState(&dumpSensorFsmState, __dumpSensor_idle);
 80019e6:	2100      	movs	r1, #0
 80019e8:	4815      	ldr	r0, [pc, #84]	; (8001a40 <dumpSensorManager_handler+0x71c>)
 80019ea:	f000 f8d7 	bl	8001b9c <fsmManager_gotoState>

			if(fsmManager_isStateOut(&dumpSensorFsmState)) {
 80019ee:	4814      	ldr	r0, [pc, #80]	; (8001a40 <dumpSensorManager_handler+0x71c>)
 80019f0:	f000 f901 	bl	8001bf6 <fsmManager_isStateOut>
 80019f4:	4603      	mov	r3, r0
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d01f      	beq.n	8001a3a <dumpSensorManager_handler+0x716>
				fsmManager_stateOut(&dumpSensorFsmState);
 80019fa:	4811      	ldr	r0, [pc, #68]	; (8001a40 <dumpSensorManager_handler+0x71c>)
 80019fc:	f000 f915 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 8001a00:	e01b      	b.n	8001a3a <dumpSensorManager_handler+0x716>
			break;
 8001a02:	bf00      	nop
 8001a04:	e01a      	b.n	8001a3c <dumpSensorManager_handler+0x718>
			break;
 8001a06:	bf00      	nop
 8001a08:	e018      	b.n	8001a3c <dumpSensorManager_handler+0x718>
			break;
 8001a0a:	bf00      	nop
 8001a0c:	e016      	b.n	8001a3c <dumpSensorManager_handler+0x718>
			break;
 8001a0e:	bf00      	nop
 8001a10:	e014      	b.n	8001a3c <dumpSensorManager_handler+0x718>
			break;
 8001a12:	bf00      	nop
 8001a14:	e012      	b.n	8001a3c <dumpSensorManager_handler+0x718>
			break;
 8001a16:	bf00      	nop
 8001a18:	e010      	b.n	8001a3c <dumpSensorManager_handler+0x718>
			break;
 8001a1a:	bf00      	nop
 8001a1c:	e00e      	b.n	8001a3c <dumpSensorManager_handler+0x718>
			break;
 8001a1e:	bf00      	nop
 8001a20:	e00c      	b.n	8001a3c <dumpSensorManager_handler+0x718>
			break;
 8001a22:	bf00      	nop
 8001a24:	e00a      	b.n	8001a3c <dumpSensorManager_handler+0x718>
			break;
 8001a26:	bf00      	nop
 8001a28:	e008      	b.n	8001a3c <dumpSensorManager_handler+0x718>
			break;
 8001a2a:	bf00      	nop
 8001a2c:	e006      	b.n	8001a3c <dumpSensorManager_handler+0x718>
			break;
 8001a2e:	bf00      	nop
 8001a30:	e004      	b.n	8001a3c <dumpSensorManager_handler+0x718>
			break;
 8001a32:	bf00      	nop
 8001a34:	e002      	b.n	8001a3c <dumpSensorManager_handler+0x718>
			break;
 8001a36:	bf00      	nop
 8001a38:	e000      	b.n	8001a3c <dumpSensorManager_handler+0x718>
			break;
 8001a3a:	bf00      	nop
	}
}
 8001a3c:	bf00      	nop
 8001a3e:	bd80      	pop	{r7, pc}
 8001a40:	200005fc 	.word	0x200005fc

08001a44 <calculateDistancePercentage>:

static float calculateDistancePercentage(float dist)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b084      	sub	sp, #16
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	6078      	str	r0, [r7, #4]
	float distPerc = 0;
 8001a4c:	f04f 0300 	mov.w	r3, #0
 8001a50:	60fb      	str	r3, [r7, #12]

	distPerc = (DUMPSTER_DISTANCE_MAX-distance)*100/DUMPSTER_DISTANCE_MAX;
 8001a52:	4b16      	ldr	r3, [pc, #88]	; (8001aac <calculateDistancePercentage+0x68>)
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	4619      	mov	r1, r3
 8001a58:	4815      	ldr	r0, [pc, #84]	; (8001ab0 <calculateDistancePercentage+0x6c>)
 8001a5a:	f7fe ff9b 	bl	8000994 <__aeabi_fsub>
 8001a5e:	4603      	mov	r3, r0
 8001a60:	4914      	ldr	r1, [pc, #80]	; (8001ab4 <calculateDistancePercentage+0x70>)
 8001a62:	4618      	mov	r0, r3
 8001a64:	f7ff f8a0 	bl	8000ba8 <__aeabi_fmul>
 8001a68:	4603      	mov	r3, r0
 8001a6a:	4911      	ldr	r1, [pc, #68]	; (8001ab0 <calculateDistancePercentage+0x6c>)
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	f7ff f94f 	bl	8000d10 <__aeabi_fdiv>
 8001a72:	4603      	mov	r3, r0
 8001a74:	60fb      	str	r3, [r7, #12]
	if(distPerc > 100) {
 8001a76:	490f      	ldr	r1, [pc, #60]	; (8001ab4 <calculateDistancePercentage+0x70>)
 8001a78:	68f8      	ldr	r0, [r7, #12]
 8001a7a:	f7ff fa51 	bl	8000f20 <__aeabi_fcmpgt>
 8001a7e:	4603      	mov	r3, r0
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d002      	beq.n	8001a8a <calculateDistancePercentage+0x46>
		distPerc = 100;
 8001a84:	4b0b      	ldr	r3, [pc, #44]	; (8001ab4 <calculateDistancePercentage+0x70>)
 8001a86:	60fb      	str	r3, [r7, #12]
 8001a88:	e00a      	b.n	8001aa0 <calculateDistancePercentage+0x5c>
	}
	else if(distPerc < 0) {
 8001a8a:	f04f 0100 	mov.w	r1, #0
 8001a8e:	68f8      	ldr	r0, [r7, #12]
 8001a90:	f7ff fa28 	bl	8000ee4 <__aeabi_fcmplt>
 8001a94:	4603      	mov	r3, r0
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d002      	beq.n	8001aa0 <calculateDistancePercentage+0x5c>
		distPerc = 0;
 8001a9a:	f04f 0300 	mov.w	r3, #0
 8001a9e:	60fb      	str	r3, [r7, #12]
	}

	return distPerc;
 8001aa0:	68fb      	ldr	r3, [r7, #12]
}
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	3710      	adds	r7, #16
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	bd80      	pop	{r7, pc}
 8001aaa:	bf00      	nop
 8001aac:	200000c8 	.word	0x200000c8
 8001ab0:	44e10000 	.word	0x44e10000
 8001ab4:	42c80000 	.word	0x42c80000

08001ab8 <readNvm>:

static void readNvm(void)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b082      	sub	sp, #8
 8001abc:	af00      	add	r7, sp, #0
	for(uint8_t i = 0; i < NVM_BACKUPREGISTERS_NUMBER; i++) {
 8001abe:	2300      	movs	r3, #0
 8001ac0:	71fb      	strb	r3, [r7, #7]
 8001ac2:	e00d      	b.n	8001ae0 <readNvm+0x28>
		reg[i].word = nvm_readWord(NVM_REGISTER1+i);
 8001ac4:	79fb      	ldrb	r3, [r7, #7]
 8001ac6:	3301      	adds	r3, #1
 8001ac8:	4618      	mov	r0, r3
 8001aca:	f002 fe5f 	bl	800478c <nvm_readWord>
 8001ace:	4602      	mov	r2, r0
 8001ad0:	79fb      	ldrb	r3, [r7, #7]
 8001ad2:	b291      	uxth	r1, r2
 8001ad4:	4a06      	ldr	r2, [pc, #24]	; (8001af0 <readNvm+0x38>)
 8001ad6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for(uint8_t i = 0; i < NVM_BACKUPREGISTERS_NUMBER; i++) {
 8001ada:	79fb      	ldrb	r3, [r7, #7]
 8001adc:	3301      	adds	r3, #1
 8001ade:	71fb      	strb	r3, [r7, #7]
 8001ae0:	79fb      	ldrb	r3, [r7, #7]
 8001ae2:	2b09      	cmp	r3, #9
 8001ae4:	d9ee      	bls.n	8001ac4 <readNvm+0xc>
	}
}
 8001ae6:	bf00      	nop
 8001ae8:	bf00      	nop
 8001aea:	3708      	adds	r7, #8
 8001aec:	46bd      	mov	sp, r7
 8001aee:	bd80      	pop	{r7, pc}
 8001af0:	200005e8 	.word	0x200005e8

08001af4 <writeNvm>:

//https://docs.google.com/spreadsheets/d/1n-ANLwi3L4sAhEEs7HliKyX1nLDQ-HLQLX-bY1MBAcw/edit#gid=0
static void writeNvm(void)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b082      	sub	sp, #8
 8001af8:	af00      	add	r7, sp, #0
	//If it is needed to write to nvm, toggle the value of reg[NVM_FLAGS0].bits.bit0
	if(reg[NVM_FLAGS0].bits.bit0 != 1) {
 8001afa:	4b1c      	ldr	r3, [pc, #112]	; (8001b6c <writeNvm+0x78>)
 8001afc:	7a1b      	ldrb	r3, [r3, #8]
 8001afe:	f003 0301 	and.w	r3, r3, #1
 8001b02:	b2db      	uxtb	r3, r3
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d12c      	bne.n	8001b62 <writeNvm+0x6e>
		reg[NVM_FLAGS0].bits.bit0 = 1;
 8001b08:	4a18      	ldr	r2, [pc, #96]	; (8001b6c <writeNvm+0x78>)
 8001b0a:	7a13      	ldrb	r3, [r2, #8]
 8001b0c:	f043 0301 	orr.w	r3, r3, #1
 8001b10:	7213      	strb	r3, [r2, #8]

		reg[NVM_ID_HIGH].word = 0x4095;
 8001b12:	4b16      	ldr	r3, [pc, #88]	; (8001b6c <writeNvm+0x78>)
 8001b14:	f244 0295 	movw	r2, #16533	; 0x4095
 8001b18:	809a      	strh	r2, [r3, #4]
		reg[NVM_ID_LOW].word = 0x5621;
 8001b1a:	4b14      	ldr	r3, [pc, #80]	; (8001b6c <writeNvm+0x78>)
 8001b1c:	f245 6221 	movw	r2, #22049	; 0x5621
 8001b20:	805a      	strh	r2, [r3, #2]

		reg[NVM_COUNTER_DAY].word = 0;
 8001b22:	4b12      	ldr	r3, [pc, #72]	; (8001b6c <writeNvm+0x78>)
 8001b24:	2200      	movs	r2, #0
 8001b26:	80da      	strh	r2, [r3, #6]

		reg[NVM_FLAGS0].bits.bit1 = 0;
 8001b28:	4a10      	ldr	r2, [pc, #64]	; (8001b6c <writeNvm+0x78>)
 8001b2a:	7a13      	ldrb	r3, [r2, #8]
 8001b2c:	f36f 0341 	bfc	r3, #1, #1
 8001b30:	7213      	strb	r3, [r2, #8]
		reg[NVM_FLAGS0].bits.bit2 = 0;
 8001b32:	4a0e      	ldr	r2, [pc, #56]	; (8001b6c <writeNvm+0x78>)
 8001b34:	7a13      	ldrb	r3, [r2, #8]
 8001b36:	f36f 0382 	bfc	r3, #2, #1
 8001b3a:	7213      	strb	r3, [r2, #8]

		for(uint8_t i = 0; i < NVM_BACKUPREGISTERS_NUMBER; i++) {
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	71fb      	strb	r3, [r7, #7]
 8001b40:	e00c      	b.n	8001b5c <writeNvm+0x68>
			nvm_writeWord(NVM_REGISTER1+i, reg[i].word);
 8001b42:	79fb      	ldrb	r3, [r7, #7]
 8001b44:	1c5a      	adds	r2, r3, #1
 8001b46:	79fb      	ldrb	r3, [r7, #7]
 8001b48:	4908      	ldr	r1, [pc, #32]	; (8001b6c <writeNvm+0x78>)
 8001b4a:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001b4e:	4619      	mov	r1, r3
 8001b50:	4610      	mov	r0, r2
 8001b52:	f002 fe27 	bl	80047a4 <nvm_writeWord>
		for(uint8_t i = 0; i < NVM_BACKUPREGISTERS_NUMBER; i++) {
 8001b56:	79fb      	ldrb	r3, [r7, #7]
 8001b58:	3301      	adds	r3, #1
 8001b5a:	71fb      	strb	r3, [r7, #7]
 8001b5c:	79fb      	ldrb	r3, [r7, #7]
 8001b5e:	2b09      	cmp	r3, #9
 8001b60:	d9ef      	bls.n	8001b42 <writeNvm+0x4e>
		}
	}
}
 8001b62:	bf00      	nop
 8001b64:	3708      	adds	r7, #8
 8001b66:	46bd      	mov	sp, r7
 8001b68:	bd80      	pop	{r7, pc}
 8001b6a:	bf00      	nop
 8001b6c:	200005e8 	.word	0x200005e8

08001b70 <fsmManager_init>:
#include "fsmManager.h"

void fsmManager_init(fsm_t *fsm, uint32_t fsmStateInit)
{
 8001b70:	b480      	push	{r7}
 8001b72:	b083      	sub	sp, #12
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
 8001b78:	6039      	str	r1, [r7, #0]
    fsm->fsmStatePrev = fsmStateInit;
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	683a      	ldr	r2, [r7, #0]
 8001b7e:	605a      	str	r2, [r3, #4]
	fsm->fsmState = fsmStateInit;
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	683a      	ldr	r2, [r7, #0]
 8001b84:	601a      	str	r2, [r3, #0]
	
	fsm->stateIn = 1;
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	2201      	movs	r2, #1
 8001b8a:	721a      	strb	r2, [r3, #8]
	fsm->stateOut = 0;
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	2200      	movs	r2, #0
 8001b90:	725a      	strb	r2, [r3, #9]
}
 8001b92:	bf00      	nop
 8001b94:	370c      	adds	r7, #12
 8001b96:	46bd      	mov	sp, r7
 8001b98:	bc80      	pop	{r7}
 8001b9a:	4770      	bx	lr

08001b9c <fsmManager_gotoState>:

void fsmManager_gotoState(fsm_t *fsm, uint32_t fsmStateNext)
{
 8001b9c:	b480      	push	{r7}
 8001b9e:	b083      	sub	sp, #12
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	6078      	str	r0, [r7, #4]
 8001ba4:	6039      	str	r1, [r7, #0]
    fsm->fsmStatePrev = fsm->fsmState;
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	681a      	ldr	r2, [r3, #0]
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	605a      	str	r2, [r3, #4]
	fsm->fsmState = fsmStateNext;
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	683a      	ldr	r2, [r7, #0]
 8001bb2:	601a      	str	r2, [r3, #0]
	
	fsm->stateIn = 0;
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	721a      	strb	r2, [r3, #8]
	fsm->stateOut = 1;
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	2201      	movs	r2, #1
 8001bbe:	725a      	strb	r2, [r3, #9]
}
 8001bc0:	bf00      	nop
 8001bc2:	370c      	adds	r7, #12
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	bc80      	pop	{r7}
 8001bc8:	4770      	bx	lr

08001bca <fsmManager_getState>:
	fsm->stateIn = 0;
	fsm->stateOut = 1;
}

uint32_t fsmManager_getState(fsm_t *fsm)
{
 8001bca:	b480      	push	{r7}
 8001bcc:	b083      	sub	sp, #12
 8001bce:	af00      	add	r7, sp, #0
 8001bd0:	6078      	str	r0, [r7, #4]
    return fsm->fsmState;
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
}
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	370c      	adds	r7, #12
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	bc80      	pop	{r7}
 8001bde:	4770      	bx	lr

08001be0 <fsmManager_isStateIn>:
{
    return fsm->fsmState == fsmState;
}

uint8_t fsmManager_isStateIn(fsm_t *fsm)
{
 8001be0:	b480      	push	{r7}
 8001be2:	b083      	sub	sp, #12
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]
    return fsm->stateIn;
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	7a1b      	ldrb	r3, [r3, #8]
}
 8001bec:	4618      	mov	r0, r3
 8001bee:	370c      	adds	r7, #12
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	bc80      	pop	{r7}
 8001bf4:	4770      	bx	lr

08001bf6 <fsmManager_isStateOut>:

uint8_t fsmManager_isStateOut(fsm_t *fsm)
{
 8001bf6:	b480      	push	{r7}
 8001bf8:	b083      	sub	sp, #12
 8001bfa:	af00      	add	r7, sp, #0
 8001bfc:	6078      	str	r0, [r7, #4]
    return fsm->stateOut;
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	7a5b      	ldrb	r3, [r3, #9]
}
 8001c02:	4618      	mov	r0, r3
 8001c04:	370c      	adds	r7, #12
 8001c06:	46bd      	mov	sp, r7
 8001c08:	bc80      	pop	{r7}
 8001c0a:	4770      	bx	lr

08001c0c <fsmManager_stateIn>:

void fsmManager_stateIn(fsm_t *fsm)
{
 8001c0c:	b480      	push	{r7}
 8001c0e:	b083      	sub	sp, #12
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
    fsm->stateIn = 0;
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	2200      	movs	r2, #0
 8001c18:	721a      	strb	r2, [r3, #8]
    fsm->stateOut = 0;
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	725a      	strb	r2, [r3, #9]
}
 8001c20:	bf00      	nop
 8001c22:	370c      	adds	r7, #12
 8001c24:	46bd      	mov	sp, r7
 8001c26:	bc80      	pop	{r7}
 8001c28:	4770      	bx	lr

08001c2a <fsmManager_stateOut>:

void fsmManager_stateOut(fsm_t *fsm)
{
 8001c2a:	b480      	push	{r7}
 8001c2c:	b083      	sub	sp, #12
 8001c2e:	af00      	add	r7, sp, #0
 8001c30:	6078      	str	r0, [r7, #4]
    fsm->stateIn = 1;
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	2201      	movs	r2, #1
 8001c36:	721a      	strb	r2, [r3, #8]
    fsm->stateOut = 0;
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	725a      	strb	r2, [r3, #9]
}
 8001c3e:	bf00      	nop
 8001c40:	370c      	adds	r7, #12
 8001c42:	46bd      	mov	sp, r7
 8001c44:	bc80      	pop	{r7}
 8001c46:	4770      	bx	lr

08001c48 <gsmModule_init>:




void gsmModule_init(UART_HandleTypeDef *huart)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b082      	sub	sp, #8
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]
	//FSM
	fsmManager_init(&gsmModule_requestPowerOn_state, __gsmModule_requestPowerOn_idle);
 8001c50:	2100      	movs	r1, #0
 8001c52:	481e      	ldr	r0, [pc, #120]	; (8001ccc <gsmModule_init+0x84>)
 8001c54:	f7ff ff8c 	bl	8001b70 <fsmManager_init>
	fsmManager_init(&gsmModule_requestPowerOff_state, __gsmModule_requestPowerOff_idle);
 8001c58:	2100      	movs	r1, #0
 8001c5a:	481d      	ldr	r0, [pc, #116]	; (8001cd0 <gsmModule_init+0x88>)
 8001c5c:	f7ff ff88 	bl	8001b70 <fsmManager_init>
	fsmManager_init(&gsmModule_requestGpsOn_state, __gsmModule_requestGpsOn_idle);
 8001c60:	2100      	movs	r1, #0
 8001c62:	481c      	ldr	r0, [pc, #112]	; (8001cd4 <gsmModule_init+0x8c>)
 8001c64:	f7ff ff84 	bl	8001b70 <fsmManager_init>
	fsmManager_init(&gsmModule_requestGpsInfo_state, __gsmModule_requestGpsInfo_idle);
 8001c68:	2100      	movs	r1, #0
 8001c6a:	481b      	ldr	r0, [pc, #108]	; (8001cd8 <gsmModule_init+0x90>)
 8001c6c:	f7ff ff80 	bl	8001b70 <fsmManager_init>
	fsmManager_init(&gsmModule_requestGpsOff_state, __gsmModule_requestGpsOff_idle);
 8001c70:	2100      	movs	r1, #0
 8001c72:	481a      	ldr	r0, [pc, #104]	; (8001cdc <gsmModule_init+0x94>)
 8001c74:	f7ff ff7c 	bl	8001b70 <fsmManager_init>
	fsmManager_init(&gsmModule_requestServerConnection_state, __gsmModule_requestServerConnection_idle);
 8001c78:	2100      	movs	r1, #0
 8001c7a:	4819      	ldr	r0, [pc, #100]	; (8001ce0 <gsmModule_init+0x98>)
 8001c7c:	f7ff ff78 	bl	8001b70 <fsmManager_init>
	fsmManager_init(&gsmModule_requestServerDataSend_state, __gsmModule_requestServerDataSend_idle);
 8001c80:	2100      	movs	r1, #0
 8001c82:	4818      	ldr	r0, [pc, #96]	; (8001ce4 <gsmModule_init+0x9c>)
 8001c84:	f7ff ff74 	bl	8001b70 <fsmManager_init>
	fsmManager_init(&gsmModule_requestServerDataReceive_state, __gsmModule_requestServerDataReceive_idle);
 8001c88:	2100      	movs	r1, #0
 8001c8a:	4817      	ldr	r0, [pc, #92]	; (8001ce8 <gsmModule_init+0xa0>)
 8001c8c:	f7ff ff70 	bl	8001b70 <fsmManager_init>
	fsmManager_init(&gsmModule_requestServerDisconnection_state, __gsmModule_requestServerDisconnection_idle);
 8001c90:	2100      	movs	r1, #0
 8001c92:	4816      	ldr	r0, [pc, #88]	; (8001cec <gsmModule_init+0xa4>)
 8001c94:	f7ff ff6c 	bl	8001b70 <fsmManager_init>

	//UART
	gsmHuart = huart;
 8001c98:	4a15      	ldr	r2, [pc, #84]	; (8001cf0 <gsmModule_init+0xa8>)
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	6013      	str	r3, [r2, #0]
	//pinGsmUartRx_receive();

	//Flags
	flags_gsmModule.dword = 0;
 8001c9e:	4b15      	ldr	r3, [pc, #84]	; (8001cf4 <gsmModule_init+0xac>)
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	601a      	str	r2, [r3, #0]
	flags_gsmModuleError.dword = 0;
 8001ca4:	4b14      	ldr	r3, [pc, #80]	; (8001cf8 <gsmModule_init+0xb0>)
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	601a      	str	r2, [r3, #0]
	flags_gsmModuleUnsolicited.dword = 0;
 8001caa:	4b14      	ldr	r3, [pc, #80]	; (8001cfc <gsmModule_init+0xb4>)
 8001cac:	2200      	movs	r2, #0
 8001cae:	601a      	str	r2, [r3, #0]

	//Pin
	pinGsmVdd_write(0);
 8001cb0:	2000      	movs	r0, #0
 8001cb2:	f002 f987 	bl	8003fc4 <pinGsmVdd_write>
	pinGsmPwrkey_write(0);
 8001cb6:	2000      	movs	r0, #0
 8001cb8:	f002 f996 	bl	8003fe8 <pinGsmPwrkey_write>

	//Variables
	gsmModule_operator = __gsmModule_operator_unknown;
 8001cbc:	4b10      	ldr	r3, [pc, #64]	; (8001d00 <gsmModule_init+0xb8>)
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	701a      	strb	r2, [r3, #0]
}
 8001cc2:	bf00      	nop
 8001cc4:	3708      	adds	r7, #8
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	bd80      	pop	{r7, pc}
 8001cca:	bf00      	nop
 8001ccc:	200004dc 	.word	0x200004dc
 8001cd0:	200004e8 	.word	0x200004e8
 8001cd4:	200004f4 	.word	0x200004f4
 8001cd8:	20000500 	.word	0x20000500
 8001cdc:	2000050c 	.word	0x2000050c
 8001ce0:	20000518 	.word	0x20000518
 8001ce4:	20000524 	.word	0x20000524
 8001ce8:	20000530 	.word	0x20000530
 8001cec:	2000053c 	.word	0x2000053c
 8001cf0:	20000188 	.word	0x20000188
 8001cf4:	200004b8 	.word	0x200004b8
 8001cf8:	200004bc 	.word	0x200004bc
 8001cfc:	200004c0 	.word	0x200004c0
 8001d00:	2000060c 	.word	0x2000060c

08001d04 <gsmModule_powerOn>:

void gsmModule_powerOn(void)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	af00      	add	r7, sp, #0
	pinGsmVdd_write(1);
 8001d08:	2001      	movs	r0, #1
 8001d0a:	f002 f95b 	bl	8003fc4 <pinGsmVdd_write>
}
 8001d0e:	bf00      	nop
 8001d10:	bd80      	pop	{r7, pc}

08001d12 <gsmModule_powerOff>:


void gsmModule_powerOff(void)
{
 8001d12:	b580      	push	{r7, lr}
 8001d14:	af00      	add	r7, sp, #0
	pinGsmVdd_write(0);
 8001d16:	2000      	movs	r0, #0
 8001d18:	f002 f954 	bl	8003fc4 <pinGsmVdd_write>
}
 8001d1c:	bf00      	nop
 8001d1e:	bd80      	pop	{r7, pc}

08001d20 <gsmModule_pwrkeyOn>:

void gsmModule_pwrkeyOn(void)
{
 8001d20:	b480      	push	{r7}
 8001d22:	af00      	add	r7, sp, #0
	flags_gsmModule.bits.requestPowerOn = 1;
 8001d24:	4a04      	ldr	r2, [pc, #16]	; (8001d38 <gsmModule_pwrkeyOn+0x18>)
 8001d26:	7813      	ldrb	r3, [r2, #0]
 8001d28:	f043 0301 	orr.w	r3, r3, #1
 8001d2c:	7013      	strb	r3, [r2, #0]
}
 8001d2e:	bf00      	nop
 8001d30:	46bd      	mov	sp, r7
 8001d32:	bc80      	pop	{r7}
 8001d34:	4770      	bx	lr
 8001d36:	bf00      	nop
 8001d38:	200004b8 	.word	0x200004b8

08001d3c <gsmModule_pwrkeyOff>:

void gsmModule_pwrkeyOff(void)
{
 8001d3c:	b480      	push	{r7}
 8001d3e:	af00      	add	r7, sp, #0
	flags_gsmModule.bits.requestPowerOff = 1;
 8001d40:	4a04      	ldr	r2, [pc, #16]	; (8001d54 <gsmModule_pwrkeyOff+0x18>)
 8001d42:	7813      	ldrb	r3, [r2, #0]
 8001d44:	f043 0302 	orr.w	r3, r3, #2
 8001d48:	7013      	strb	r3, [r2, #0]
}
 8001d4a:	bf00      	nop
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	bc80      	pop	{r7}
 8001d50:	4770      	bx	lr
 8001d52:	bf00      	nop
 8001d54:	200004b8 	.word	0x200004b8

08001d58 <gsmModule_gpsOn>:

void gsmModule_gpsOn(void)
{
 8001d58:	b480      	push	{r7}
 8001d5a:	af00      	add	r7, sp, #0
	flags_gsmModule.bits.requestGpsOn = 1;
 8001d5c:	4a04      	ldr	r2, [pc, #16]	; (8001d70 <gsmModule_gpsOn+0x18>)
 8001d5e:	7813      	ldrb	r3, [r2, #0]
 8001d60:	f043 0304 	orr.w	r3, r3, #4
 8001d64:	7013      	strb	r3, [r2, #0]
}
 8001d66:	bf00      	nop
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	bc80      	pop	{r7}
 8001d6c:	4770      	bx	lr
 8001d6e:	bf00      	nop
 8001d70:	200004b8 	.word	0x200004b8

08001d74 <gsmModule_gpsInfo>:

void gsmModule_gpsInfo(void)
{
 8001d74:	b480      	push	{r7}
 8001d76:	af00      	add	r7, sp, #0
	flags_gsmModule.bits.requestGpsInfo = 1;
 8001d78:	4a04      	ldr	r2, [pc, #16]	; (8001d8c <gsmModule_gpsInfo+0x18>)
 8001d7a:	7813      	ldrb	r3, [r2, #0]
 8001d7c:	f043 0308 	orr.w	r3, r3, #8
 8001d80:	7013      	strb	r3, [r2, #0]
}
 8001d82:	bf00      	nop
 8001d84:	46bd      	mov	sp, r7
 8001d86:	bc80      	pop	{r7}
 8001d88:	4770      	bx	lr
 8001d8a:	bf00      	nop
 8001d8c:	200004b8 	.word	0x200004b8

08001d90 <gsmModule_gpsOff>:

void gsmModule_gpsOff(void)
{
 8001d90:	b480      	push	{r7}
 8001d92:	af00      	add	r7, sp, #0
	flags_gsmModule.bits.requestGpsOff = 1;
 8001d94:	4a04      	ldr	r2, [pc, #16]	; (8001da8 <gsmModule_gpsOff+0x18>)
 8001d96:	7813      	ldrb	r3, [r2, #0]
 8001d98:	f043 0310 	orr.w	r3, r3, #16
 8001d9c:	7013      	strb	r3, [r2, #0]
}
 8001d9e:	bf00      	nop
 8001da0:	46bd      	mov	sp, r7
 8001da2:	bc80      	pop	{r7}
 8001da4:	4770      	bx	lr
 8001da6:	bf00      	nop
 8001da8:	200004b8 	.word	0x200004b8

08001dac <gsmModule_serverConnect>:

void gsmModule_serverConnect(void)
{
 8001dac:	b480      	push	{r7}
 8001dae:	af00      	add	r7, sp, #0
	flags_gsmModule.bits.requestServerConnection = 1;
 8001db0:	4a04      	ldr	r2, [pc, #16]	; (8001dc4 <gsmModule_serverConnect+0x18>)
 8001db2:	7813      	ldrb	r3, [r2, #0]
 8001db4:	f043 0320 	orr.w	r3, r3, #32
 8001db8:	7013      	strb	r3, [r2, #0]
}
 8001dba:	bf00      	nop
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	bc80      	pop	{r7}
 8001dc0:	4770      	bx	lr
 8001dc2:	bf00      	nop
 8001dc4:	200004b8 	.word	0x200004b8

08001dc8 <gsmModule_serverDataSend>:

void gsmModule_serverDataSend(uint8_t *data)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b082      	sub	sp, #8
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]
	string_appendString(dataToSend, (uint8_t *) gsmModule_command_httppara_url);
 8001dd0:	490a      	ldr	r1, [pc, #40]	; (8001dfc <gsmModule_serverDataSend+0x34>)
 8001dd2:	480b      	ldr	r0, [pc, #44]	; (8001e00 <gsmModule_serverDataSend+0x38>)
 8001dd4:	f003 fc11 	bl	80055fa <string_appendString>
	string_appendString(dataToSend, data);
 8001dd8:	6879      	ldr	r1, [r7, #4]
 8001dda:	4809      	ldr	r0, [pc, #36]	; (8001e00 <gsmModule_serverDataSend+0x38>)
 8001ddc:	f003 fc0d 	bl	80055fa <string_appendString>
	string_appendString(dataToSend, (uint8_t *) "\r\n");
 8001de0:	4908      	ldr	r1, [pc, #32]	; (8001e04 <gsmModule_serverDataSend+0x3c>)
 8001de2:	4807      	ldr	r0, [pc, #28]	; (8001e00 <gsmModule_serverDataSend+0x38>)
 8001de4:	f003 fc09 	bl	80055fa <string_appendString>

	flags_gsmModule.bits.requestServerDataSend = 1;
 8001de8:	4a07      	ldr	r2, [pc, #28]	; (8001e08 <gsmModule_serverDataSend+0x40>)
 8001dea:	7813      	ldrb	r3, [r2, #0]
 8001dec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001df0:	7013      	strb	r3, [r2, #0]
}
 8001df2:	bf00      	nop
 8001df4:	3708      	adds	r7, #8
 8001df6:	46bd      	mov	sp, r7
 8001df8:	bd80      	pop	{r7, pc}
 8001dfa:	bf00      	nop
 8001dfc:	080092f4 	.word	0x080092f4
 8001e00:	200003f0 	.word	0x200003f0
 8001e04:	0800910c 	.word	0x0800910c
 8001e08:	200004b8 	.word	0x200004b8

08001e0c <gsmModule_serverDisconnect>:
{
	flags_gsmModule.bits.requestServerDataReceive = 1;
}

void gsmModule_serverDisconnect(void)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	af00      	add	r7, sp, #0
	flags_gsmModule.bits.requestServerDisconnection = 1;
 8001e10:	4a04      	ldr	r2, [pc, #16]	; (8001e24 <gsmModule_serverDisconnect+0x18>)
 8001e12:	7853      	ldrb	r3, [r2, #1]
 8001e14:	f043 0301 	orr.w	r3, r3, #1
 8001e18:	7053      	strb	r3, [r2, #1]
}
 8001e1a:	bf00      	nop
 8001e1c:	46bd      	mov	sp, r7
 8001e1e:	bc80      	pop	{r7}
 8001e20:	4770      	bx	lr
 8001e22:	bf00      	nop
 8001e24:	200004b8 	.word	0x200004b8

08001e28 <gsmModule_isPowered>:

uint8_t gsmModule_isPowered(void)
{
 8001e28:	b480      	push	{r7}
 8001e2a:	af00      	add	r7, sp, #0
	return flags_gsmModule.bits.isPowered;
 8001e2c:	4b04      	ldr	r3, [pc, #16]	; (8001e40 <gsmModule_isPowered+0x18>)
 8001e2e:	785b      	ldrb	r3, [r3, #1]
 8001e30:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8001e34:	b2db      	uxtb	r3, r3
}
 8001e36:	4618      	mov	r0, r3
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	bc80      	pop	{r7}
 8001e3c:	4770      	bx	lr
 8001e3e:	bf00      	nop
 8001e40:	200004b8 	.word	0x200004b8

08001e44 <gsmModule_isGpsOn>:

uint8_t gsmModule_isGpsOn(void)
{
 8001e44:	b480      	push	{r7}
 8001e46:	af00      	add	r7, sp, #0
	return flags_gsmModule.bits.isGpsOn;
 8001e48:	4b04      	ldr	r3, [pc, #16]	; (8001e5c <gsmModule_isGpsOn+0x18>)
 8001e4a:	785b      	ldrb	r3, [r3, #1]
 8001e4c:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8001e50:	b2db      	uxtb	r3, r3
}
 8001e52:	4618      	mov	r0, r3
 8001e54:	46bd      	mov	sp, r7
 8001e56:	bc80      	pop	{r7}
 8001e58:	4770      	bx	lr
 8001e5a:	bf00      	nop
 8001e5c:	200004b8 	.word	0x200004b8

08001e60 <gsmModule_isGpsFixed>:

uint8_t gsmModule_isGpsFixed(void)
{
 8001e60:	b480      	push	{r7}
 8001e62:	af00      	add	r7, sp, #0
	return flags_gsmModule.bits.isGpsFixed;
 8001e64:	4b04      	ldr	r3, [pc, #16]	; (8001e78 <gsmModule_isGpsFixed+0x18>)
 8001e66:	785b      	ldrb	r3, [r3, #1]
 8001e68:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8001e6c:	b2db      	uxtb	r3, r3
}
 8001e6e:	4618      	mov	r0, r3
 8001e70:	46bd      	mov	sp, r7
 8001e72:	bc80      	pop	{r7}
 8001e74:	4770      	bx	lr
 8001e76:	bf00      	nop
 8001e78:	200004b8 	.word	0x200004b8

08001e7c <gsmModule_isServerConnected>:

uint8_t gsmModule_isServerConnected(void)
{
 8001e7c:	b480      	push	{r7}
 8001e7e:	af00      	add	r7, sp, #0
	return flags_gsmModule.bits.isServerConnected;
 8001e80:	4b04      	ldr	r3, [pc, #16]	; (8001e94 <gsmModule_isServerConnected+0x18>)
 8001e82:	785b      	ldrb	r3, [r3, #1]
 8001e84:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8001e88:	b2db      	uxtb	r3, r3
}
 8001e8a:	4618      	mov	r0, r3
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	bc80      	pop	{r7}
 8001e90:	4770      	bx	lr
 8001e92:	bf00      	nop
 8001e94:	200004b8 	.word	0x200004b8

08001e98 <gsmModule_isServerDataSent>:

uint8_t gsmModule_isServerDataSent(void)
{
 8001e98:	b480      	push	{r7}
 8001e9a:	af00      	add	r7, sp, #0
	return flags_gsmModule.bits.isServerDataSent;
 8001e9c:	4b04      	ldr	r3, [pc, #16]	; (8001eb0 <gsmModule_isServerDataSent+0x18>)
 8001e9e:	785b      	ldrb	r3, [r3, #1]
 8001ea0:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8001ea4:	b2db      	uxtb	r3, r3
}
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	bc80      	pop	{r7}
 8001eac:	4770      	bx	lr
 8001eae:	bf00      	nop
 8001eb0:	200004b8 	.word	0x200004b8

08001eb4 <gsmModule_requestedGpsInfo>:
{
	return flags_gsmModule.bits.requestGpsOn;
}

uint8_t gsmModule_requestedGpsInfo(void)
{
 8001eb4:	b480      	push	{r7}
 8001eb6:	af00      	add	r7, sp, #0
	return flags_gsmModule.bits.requestGpsInfo;
 8001eb8:	4b04      	ldr	r3, [pc, #16]	; (8001ecc <gsmModule_requestedGpsInfo+0x18>)
 8001eba:	781b      	ldrb	r3, [r3, #0]
 8001ebc:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8001ec0:	b2db      	uxtb	r3, r3
}
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	bc80      	pop	{r7}
 8001ec8:	4770      	bx	lr
 8001eca:	bf00      	nop
 8001ecc:	200004b8 	.word	0x200004b8

08001ed0 <gsmModule_requestedServerDataSend>:
{
	return flags_gsmModule.bits.requestServerConnection;
}

uint8_t gsmModule_requestedServerDataSend(void)
{
 8001ed0:	b480      	push	{r7}
 8001ed2:	af00      	add	r7, sp, #0
	return flags_gsmModule.bits.requestServerDataSend;
 8001ed4:	4b04      	ldr	r3, [pc, #16]	; (8001ee8 <gsmModule_requestedServerDataSend+0x18>)
 8001ed6:	781b      	ldrb	r3, [r3, #0]
 8001ed8:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8001edc:	b2db      	uxtb	r3, r3
}
 8001ede:	4618      	mov	r0, r3
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	bc80      	pop	{r7}
 8001ee4:	4770      	bx	lr
 8001ee6:	bf00      	nop
 8001ee8:	200004b8 	.word	0x200004b8

08001eec <gsmModule_errorServerSendData>:
}



uint8_t gsmModule_errorServerSendData(void)
{
 8001eec:	b480      	push	{r7}
 8001eee:	af00      	add	r7, sp, #0
	return flags_gsmModuleError.bits.serverSendData;
 8001ef0:	4b04      	ldr	r3, [pc, #16]	; (8001f04 <gsmModule_errorServerSendData+0x18>)
 8001ef2:	781b      	ldrb	r3, [r3, #0]
 8001ef4:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8001ef8:	b2db      	uxtb	r3, r3
}
 8001efa:	4618      	mov	r0, r3
 8001efc:	46bd      	mov	sp, r7
 8001efe:	bc80      	pop	{r7}
 8001f00:	4770      	bx	lr
 8001f02:	bf00      	nop
 8001f04:	200004bc 	.word	0x200004bc

08001f08 <gsmModule_handler>:



void gsmModule_handler(void)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b082      	sub	sp, #8
 8001f0c:	af02      	add	r7, sp, #8
	if(gsmRxPtrInPrev != gsmRxPtrIn) {
 8001f0e:	4b45      	ldr	r3, [pc, #276]	; (8002024 <gsmModule_handler+0x11c>)
 8001f10:	681a      	ldr	r2, [r3, #0]
 8001f12:	4b45      	ldr	r3, [pc, #276]	; (8002028 <gsmModule_handler+0x120>)
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	429a      	cmp	r2, r3
 8001f18:	d027      	beq.n	8001f6a <gsmModule_handler+0x62>
		gsmRxPtrInPrev = gsmRxPtrIn;
 8001f1a:	4b43      	ldr	r3, [pc, #268]	; (8002028 <gsmModule_handler+0x120>)
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	4a41      	ldr	r2, [pc, #260]	; (8002024 <gsmModule_handler+0x11c>)
 8001f20:	6013      	str	r3, [r2, #0]
		gsmRxDataChunkLen = ringBufferOfUint8_popChunk(gsmRxData, gsmRxPtrOut, gsmRxPtrIn, '\n', GSMRXDATA_LENGTH, gsmRxDataChunk);
 8001f22:	4b42      	ldr	r3, [pc, #264]	; (800202c <gsmModule_handler+0x124>)
 8001f24:	6819      	ldr	r1, [r3, #0]
 8001f26:	4b40      	ldr	r3, [pc, #256]	; (8002028 <gsmModule_handler+0x120>)
 8001f28:	681a      	ldr	r2, [r3, #0]
 8001f2a:	4b41      	ldr	r3, [pc, #260]	; (8002030 <gsmModule_handler+0x128>)
 8001f2c:	9301      	str	r3, [sp, #4]
 8001f2e:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8001f32:	9300      	str	r3, [sp, #0]
 8001f34:	230a      	movs	r3, #10
 8001f36:	483f      	ldr	r0, [pc, #252]	; (8002034 <gsmModule_handler+0x12c>)
 8001f38:	f003 fc97 	bl	800586a <ringBufferOfUint8_popChunk>
 8001f3c:	4603      	mov	r3, r0
 8001f3e:	4a3e      	ldr	r2, [pc, #248]	; (8002038 <gsmModule_handler+0x130>)
 8001f40:	6013      	str	r3, [r2, #0]
		gsmRxPtrOut+=gsmRxDataChunkLen;
 8001f42:	4b3a      	ldr	r3, [pc, #232]	; (800202c <gsmModule_handler+0x124>)
 8001f44:	681a      	ldr	r2, [r3, #0]
 8001f46:	4b3c      	ldr	r3, [pc, #240]	; (8002038 <gsmModule_handler+0x130>)
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	4413      	add	r3, r2
 8001f4c:	4a37      	ldr	r2, [pc, #220]	; (800202c <gsmModule_handler+0x124>)
 8001f4e:	6013      	str	r3, [r2, #0]
		gsmRxPtrOut%=GSMRXDATA_LENGTH;
 8001f50:	4b36      	ldr	r3, [pc, #216]	; (800202c <gsmModule_handler+0x124>)
 8001f52:	681a      	ldr	r2, [r3, #0]
 8001f54:	4b39      	ldr	r3, [pc, #228]	; (800203c <gsmModule_handler+0x134>)
 8001f56:	fba3 1302 	umull	r1, r3, r3, r2
 8001f5a:	09db      	lsrs	r3, r3, #7
 8001f5c:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8001f60:	fb01 f303 	mul.w	r3, r1, r3
 8001f64:	1ad3      	subs	r3, r2, r3
 8001f66:	4a31      	ldr	r2, [pc, #196]	; (800202c <gsmModule_handler+0x124>)
 8001f68:	6013      	str	r3, [r2, #0]
	}

	if(flags_gsmModule.bits.requestPowerOn) {
 8001f6a:	4b35      	ldr	r3, [pc, #212]	; (8002040 <gsmModule_handler+0x138>)
 8001f6c:	781b      	ldrb	r3, [r3, #0]
 8001f6e:	f003 0301 	and.w	r3, r3, #1
 8001f72:	b2db      	uxtb	r3, r3
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d002      	beq.n	8001f7e <gsmModule_handler+0x76>
		handle_requestPowerOn();
 8001f78:	f000 f8a4 	bl	80020c4 <handle_requestPowerOn>
 8001f7c:	e04a      	b.n	8002014 <gsmModule_handler+0x10c>
	}
	else if(flags_gsmModule.bits.requestPowerOff) {
 8001f7e:	4b30      	ldr	r3, [pc, #192]	; (8002040 <gsmModule_handler+0x138>)
 8001f80:	781b      	ldrb	r3, [r3, #0]
 8001f82:	f003 0302 	and.w	r3, r3, #2
 8001f86:	b2db      	uxtb	r3, r3
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d002      	beq.n	8001f92 <gsmModule_handler+0x8a>
		handle_requestPowerOff();
 8001f8c:	f000 f9e8 	bl	8002360 <handle_requestPowerOff>
 8001f90:	e040      	b.n	8002014 <gsmModule_handler+0x10c>
	}
	else {
		if(flags_gsmModule.bits.requestGpsOn) {
 8001f92:	4b2b      	ldr	r3, [pc, #172]	; (8002040 <gsmModule_handler+0x138>)
 8001f94:	781b      	ldrb	r3, [r3, #0]
 8001f96:	f003 0304 	and.w	r3, r3, #4
 8001f9a:	b2db      	uxtb	r3, r3
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d002      	beq.n	8001fa6 <gsmModule_handler+0x9e>
			handle_requestGpsOn();
 8001fa0:	f000 fafe 	bl	80025a0 <handle_requestGpsOn>
 8001fa4:	e012      	b.n	8001fcc <gsmModule_handler+0xc4>
		}
		else if(flags_gsmModule.bits.requestGpsInfo) {
 8001fa6:	4b26      	ldr	r3, [pc, #152]	; (8002040 <gsmModule_handler+0x138>)
 8001fa8:	781b      	ldrb	r3, [r3, #0]
 8001faa:	f003 0308 	and.w	r3, r3, #8
 8001fae:	b2db      	uxtb	r3, r3
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d002      	beq.n	8001fba <gsmModule_handler+0xb2>
			handle_requestGpsInfo();
 8001fb4:	f000 fc24 	bl	8002800 <handle_requestGpsInfo>
 8001fb8:	e008      	b.n	8001fcc <gsmModule_handler+0xc4>
		}
		else if(flags_gsmModule.bits.requestGpsOff) {
 8001fba:	4b21      	ldr	r3, [pc, #132]	; (8002040 <gsmModule_handler+0x138>)
 8001fbc:	781b      	ldrb	r3, [r3, #0]
 8001fbe:	f003 0310 	and.w	r3, r3, #16
 8001fc2:	b2db      	uxtb	r3, r3
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d001      	beq.n	8001fcc <gsmModule_handler+0xc4>
			handle_requestGpsOff();
 8001fc8:	f000 fd5e 	bl	8002a88 <handle_requestGpsOff>
		}

		if(flags_gsmModule.bits.requestServerConnection) {
 8001fcc:	4b1c      	ldr	r3, [pc, #112]	; (8002040 <gsmModule_handler+0x138>)
 8001fce:	781b      	ldrb	r3, [r3, #0]
 8001fd0:	f003 0320 	and.w	r3, r3, #32
 8001fd4:	b2db      	uxtb	r3, r3
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d002      	beq.n	8001fe0 <gsmModule_handler+0xd8>
			handle_requestServerConnection();
 8001fda:	f000 fecf 	bl	8002d7c <handle_requestServerConnection>
 8001fde:	e019      	b.n	8002014 <gsmModule_handler+0x10c>
		}
		else if(flags_gsmModule.bits.requestServerDataSend) {
 8001fe0:	4b17      	ldr	r3, [pc, #92]	; (8002040 <gsmModule_handler+0x138>)
 8001fe2:	781b      	ldrb	r3, [r3, #0]
 8001fe4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001fe8:	b2db      	uxtb	r3, r3
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d002      	beq.n	8001ff4 <gsmModule_handler+0xec>
			handle_requestServerDataSend();
 8001fee:	f001 fd1f 	bl	8003a30 <handle_requestServerDataSend>
 8001ff2:	e00f      	b.n	8002014 <gsmModule_handler+0x10c>
		}
		else if(flags_gsmModule.bits.requestServerDataReceive) {
 8001ff4:	4b12      	ldr	r3, [pc, #72]	; (8002040 <gsmModule_handler+0x138>)
 8001ff6:	781b      	ldrb	r3, [r3, #0]
 8001ff8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8001ffc:	b2db      	uxtb	r3, r3
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d108      	bne.n	8002014 <gsmModule_handler+0x10c>
			//handle_requestServerDataReceive();
		}
		else if(flags_gsmModule.bits.requestServerDisconnection) {
 8002002:	4b0f      	ldr	r3, [pc, #60]	; (8002040 <gsmModule_handler+0x138>)
 8002004:	785b      	ldrb	r3, [r3, #1]
 8002006:	f003 0301 	and.w	r3, r3, #1
 800200a:	b2db      	uxtb	r3, r3
 800200c:	2b00      	cmp	r3, #0
 800200e:	d001      	beq.n	8002014 <gsmModule_handler+0x10c>
			handle_requestServerDisconnection();
 8002010:	f001 fe4e 	bl	8003cb0 <handle_requestServerDisconnection>
		}
	}

	handle_unsolicitedMessages();
 8002014:	f000 f816 	bl	8002044 <handle_unsolicitedMessages>
	gsmRxDataChunkLen = 0;
 8002018:	4b07      	ldr	r3, [pc, #28]	; (8002038 <gsmModule_handler+0x130>)
 800201a:	2200      	movs	r2, #0
 800201c:	601a      	str	r2, [r3, #0]
}
 800201e:	bf00      	nop
 8002020:	46bd      	mov	sp, r7
 8002022:	bd80      	pop	{r7, pc}
 8002024:	200003e4 	.word	0x200003e4
 8002028:	20000000 	.word	0x20000000
 800202c:	200003e8 	.word	0x200003e8
 8002030:	2000031c 	.word	0x2000031c
 8002034:	2000018c 	.word	0x2000018c
 8002038:	200003ec 	.word	0x200003ec
 800203c:	51eb851f 	.word	0x51eb851f
 8002040:	200004b8 	.word	0x200004b8

08002044 <handle_unsolicitedMessages>:

static void handle_unsolicitedMessages(void)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	af00      	add	r7, sp, #0
	if(string_containsWithinLength(gsmRxDataChunk, (uint8_t *) gsmModule_unsolicited_creg0, gsmRxDataChunkLen)) {
 8002048:	4b18      	ldr	r3, [pc, #96]	; (80020ac <handle_unsolicitedMessages+0x68>)
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	461a      	mov	r2, r3
 800204e:	4918      	ldr	r1, [pc, #96]	; (80020b0 <handle_unsolicitedMessages+0x6c>)
 8002050:	4818      	ldr	r0, [pc, #96]	; (80020b4 <handle_unsolicitedMessages+0x70>)
 8002052:	f003 fa62 	bl	800551a <string_containsWithinLength>
 8002056:	4603      	mov	r3, r0
 8002058:	2b00      	cmp	r3, #0
 800205a:	d005      	beq.n	8002068 <handle_unsolicitedMessages+0x24>
		flags_gsmModuleUnsolicited.bits.creg0 = 1;
 800205c:	4a16      	ldr	r2, [pc, #88]	; (80020b8 <handle_unsolicitedMessages+0x74>)
 800205e:	7813      	ldrb	r3, [r2, #0]
 8002060:	f043 0308 	orr.w	r3, r3, #8
 8002064:	7013      	strb	r3, [r2, #0]
		flags_gsmModuleUnsolicited.bits.creg1 = 1;
	}
	else if(string_containsWithinLength(gsmRxDataChunk, (uint8_t *) gsmModule_unsolicited_creg2, gsmRxDataChunkLen)) {
		flags_gsmModuleUnsolicited.bits.creg2 = 1;
	}
}
 8002066:	e01e      	b.n	80020a6 <handle_unsolicitedMessages+0x62>
	else if(string_containsWithinLength(gsmRxDataChunk, (uint8_t *) gsmModule_unsolicited_creg1, gsmRxDataChunkLen)) {
 8002068:	4b10      	ldr	r3, [pc, #64]	; (80020ac <handle_unsolicitedMessages+0x68>)
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	461a      	mov	r2, r3
 800206e:	4913      	ldr	r1, [pc, #76]	; (80020bc <handle_unsolicitedMessages+0x78>)
 8002070:	4810      	ldr	r0, [pc, #64]	; (80020b4 <handle_unsolicitedMessages+0x70>)
 8002072:	f003 fa52 	bl	800551a <string_containsWithinLength>
 8002076:	4603      	mov	r3, r0
 8002078:	2b00      	cmp	r3, #0
 800207a:	d005      	beq.n	8002088 <handle_unsolicitedMessages+0x44>
		flags_gsmModuleUnsolicited.bits.creg1 = 1;
 800207c:	4a0e      	ldr	r2, [pc, #56]	; (80020b8 <handle_unsolicitedMessages+0x74>)
 800207e:	7813      	ldrb	r3, [r2, #0]
 8002080:	f043 0310 	orr.w	r3, r3, #16
 8002084:	7013      	strb	r3, [r2, #0]
}
 8002086:	e00e      	b.n	80020a6 <handle_unsolicitedMessages+0x62>
	else if(string_containsWithinLength(gsmRxDataChunk, (uint8_t *) gsmModule_unsolicited_creg2, gsmRxDataChunkLen)) {
 8002088:	4b08      	ldr	r3, [pc, #32]	; (80020ac <handle_unsolicitedMessages+0x68>)
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	461a      	mov	r2, r3
 800208e:	490c      	ldr	r1, [pc, #48]	; (80020c0 <handle_unsolicitedMessages+0x7c>)
 8002090:	4808      	ldr	r0, [pc, #32]	; (80020b4 <handle_unsolicitedMessages+0x70>)
 8002092:	f003 fa42 	bl	800551a <string_containsWithinLength>
 8002096:	4603      	mov	r3, r0
 8002098:	2b00      	cmp	r3, #0
 800209a:	d004      	beq.n	80020a6 <handle_unsolicitedMessages+0x62>
		flags_gsmModuleUnsolicited.bits.creg2 = 1;
 800209c:	4a06      	ldr	r2, [pc, #24]	; (80020b8 <handle_unsolicitedMessages+0x74>)
 800209e:	7813      	ldrb	r3, [r2, #0]
 80020a0:	f043 0320 	orr.w	r3, r3, #32
 80020a4:	7013      	strb	r3, [r2, #0]
}
 80020a6:	bf00      	nop
 80020a8:	bd80      	pop	{r7, pc}
 80020aa:	bf00      	nop
 80020ac:	200003ec 	.word	0x200003ec
 80020b0:	080093c4 	.word	0x080093c4
 80020b4:	2000031c 	.word	0x2000031c
 80020b8:	200004c0 	.word	0x200004c0
 80020bc:	080093d0 	.word	0x080093d0
 80020c0:	080093dc 	.word	0x080093dc

080020c4 <handle_requestPowerOn>:

static void handle_requestPowerOn(void)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	af00      	add	r7, sp, #0
	switch(fsmManager_getState(&gsmModule_requestPowerOn_state)) {
 80020c8:	489c      	ldr	r0, [pc, #624]	; (800233c <handle_requestPowerOn+0x278>)
 80020ca:	f7ff fd7e 	bl	8001bca <fsmManager_getState>
 80020ce:	4603      	mov	r3, r0
 80020d0:	2b06      	cmp	r3, #6
 80020d2:	f200 8105 	bhi.w	80022e0 <handle_requestPowerOn+0x21c>
 80020d6:	a201      	add	r2, pc, #4	; (adr r2, 80020dc <handle_requestPowerOn+0x18>)
 80020d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020dc:	080020f9 	.word	0x080020f9
 80020e0:	08002129 	.word	0x08002129
 80020e4:	0800215f 	.word	0x0800215f
 80020e8:	080021a5 	.word	0x080021a5
 80020ec:	080021db 	.word	0x080021db
 80020f0:	08002227 	.word	0x08002227
 80020f4:	0800229f 	.word	0x0800229f
		case __gsmModule_requestPowerOn_idle:
			if(fsmManager_isStateIn(&gsmModule_requestPowerOn_state)) {
 80020f8:	4890      	ldr	r0, [pc, #576]	; (800233c <handle_requestPowerOn+0x278>)
 80020fa:	f7ff fd71 	bl	8001be0 <fsmManager_isStateIn>
 80020fe:	4603      	mov	r3, r0
 8002100:	2b00      	cmp	r3, #0
 8002102:	d002      	beq.n	800210a <handle_requestPowerOn+0x46>
				fsmManager_stateIn(&gsmModule_requestPowerOn_state);
 8002104:	488d      	ldr	r0, [pc, #564]	; (800233c <handle_requestPowerOn+0x278>)
 8002106:	f7ff fd81 	bl	8001c0c <fsmManager_stateIn>
			}

			fsmManager_gotoState(&gsmModule_requestPowerOn_state, __gsmModule_requestPowerOn_pwrKeyOn);
 800210a:	2101      	movs	r1, #1
 800210c:	488b      	ldr	r0, [pc, #556]	; (800233c <handle_requestPowerOn+0x278>)
 800210e:	f7ff fd45 	bl	8001b9c <fsmManager_gotoState>

			if(fsmManager_isStateOut(&gsmModule_requestPowerOn_state)) {
 8002112:	488a      	ldr	r0, [pc, #552]	; (800233c <handle_requestPowerOn+0x278>)
 8002114:	f7ff fd6f 	bl	8001bf6 <fsmManager_isStateOut>
 8002118:	4603      	mov	r3, r0
 800211a:	2b00      	cmp	r3, #0
 800211c:	f000 80fc 	beq.w	8002318 <handle_requestPowerOn+0x254>
				fsmManager_stateOut(&gsmModule_requestPowerOn_state);
 8002120:	4886      	ldr	r0, [pc, #536]	; (800233c <handle_requestPowerOn+0x278>)
 8002122:	f7ff fd82 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 8002126:	e0f7      	b.n	8002318 <handle_requestPowerOn+0x254>



		case __gsmModule_requestPowerOn_pwrKeyOn:
			if(fsmManager_isStateIn(&gsmModule_requestPowerOn_state)) {
 8002128:	4884      	ldr	r0, [pc, #528]	; (800233c <handle_requestPowerOn+0x278>)
 800212a:	f7ff fd59 	bl	8001be0 <fsmManager_isStateIn>
 800212e:	4603      	mov	r3, r0
 8002130:	2b00      	cmp	r3, #0
 8002132:	d002      	beq.n	800213a <handle_requestPowerOn+0x76>
				fsmManager_stateIn(&gsmModule_requestPowerOn_state);
 8002134:	4881      	ldr	r0, [pc, #516]	; (800233c <handle_requestPowerOn+0x278>)
 8002136:	f7ff fd69 	bl	8001c0c <fsmManager_stateIn>
			}

			pinGsmPwrkey_write(1);
 800213a:	2001      	movs	r0, #1
 800213c:	f001 ff54 	bl	8003fe8 <pinGsmPwrkey_write>
			fsmManager_gotoState(&gsmModule_requestPowerOn_state, __gsmModule_requestPowerOn_pwrKeyOnWait);
 8002140:	2102      	movs	r1, #2
 8002142:	487e      	ldr	r0, [pc, #504]	; (800233c <handle_requestPowerOn+0x278>)
 8002144:	f7ff fd2a 	bl	8001b9c <fsmManager_gotoState>

			if(fsmManager_isStateOut(&gsmModule_requestPowerOn_state)) {
 8002148:	487c      	ldr	r0, [pc, #496]	; (800233c <handle_requestPowerOn+0x278>)
 800214a:	f7ff fd54 	bl	8001bf6 <fsmManager_isStateOut>
 800214e:	4603      	mov	r3, r0
 8002150:	2b00      	cmp	r3, #0
 8002152:	f000 80e3 	beq.w	800231c <handle_requestPowerOn+0x258>
				fsmManager_stateOut(&gsmModule_requestPowerOn_state);
 8002156:	4879      	ldr	r0, [pc, #484]	; (800233c <handle_requestPowerOn+0x278>)
 8002158:	f7ff fd67 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 800215c:	e0de      	b.n	800231c <handle_requestPowerOn+0x258>



		case __gsmModule_requestPowerOn_pwrKeyOnWait:
			if(fsmManager_isStateIn(&gsmModule_requestPowerOn_state)) {
 800215e:	4877      	ldr	r0, [pc, #476]	; (800233c <handle_requestPowerOn+0x278>)
 8002160:	f7ff fd3e 	bl	8001be0 <fsmManager_isStateIn>
 8002164:	4603      	mov	r3, r0
 8002166:	2b00      	cmp	r3, #0
 8002168:	d007      	beq.n	800217a <handle_requestPowerOn+0xb6>
				fsmManager_stateIn(&gsmModule_requestPowerOn_state);
 800216a:	4874      	ldr	r0, [pc, #464]	; (800233c <handle_requestPowerOn+0x278>)
 800216c:	f7ff fd4e 	bl	8001c0c <fsmManager_stateIn>

				softTimer_start(&timer, 1500);
 8002170:	f240 51dc 	movw	r1, #1500	; 0x5dc
 8002174:	4872      	ldr	r0, [pc, #456]	; (8002340 <handle_requestPowerOn+0x27c>)
 8002176:	f002 fb5d 	bl	8004834 <softTimer_start>
			}

			if(softTimer_expired(&timer)) {
 800217a:	4871      	ldr	r0, [pc, #452]	; (8002340 <handle_requestPowerOn+0x27c>)
 800217c:	f002 fb6e 	bl	800485c <softTimer_expired>
 8002180:	4603      	mov	r3, r0
 8002182:	2b00      	cmp	r3, #0
 8002184:	d003      	beq.n	800218e <handle_requestPowerOn+0xca>
				fsmManager_gotoState(&gsmModule_requestPowerOn_state, __gsmModule_requestPowerOn_pwrKeyOff);
 8002186:	2103      	movs	r1, #3
 8002188:	486c      	ldr	r0, [pc, #432]	; (800233c <handle_requestPowerOn+0x278>)
 800218a:	f7ff fd07 	bl	8001b9c <fsmManager_gotoState>
			}

			if(fsmManager_isStateOut(&gsmModule_requestPowerOn_state)) {
 800218e:	486b      	ldr	r0, [pc, #428]	; (800233c <handle_requestPowerOn+0x278>)
 8002190:	f7ff fd31 	bl	8001bf6 <fsmManager_isStateOut>
 8002194:	4603      	mov	r3, r0
 8002196:	2b00      	cmp	r3, #0
 8002198:	f000 80c2 	beq.w	8002320 <handle_requestPowerOn+0x25c>
				fsmManager_stateOut(&gsmModule_requestPowerOn_state);
 800219c:	4867      	ldr	r0, [pc, #412]	; (800233c <handle_requestPowerOn+0x278>)
 800219e:	f7ff fd44 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 80021a2:	e0bd      	b.n	8002320 <handle_requestPowerOn+0x25c>



		case __gsmModule_requestPowerOn_pwrKeyOff:
			if(fsmManager_isStateIn(&gsmModule_requestPowerOn_state)) {
 80021a4:	4865      	ldr	r0, [pc, #404]	; (800233c <handle_requestPowerOn+0x278>)
 80021a6:	f7ff fd1b 	bl	8001be0 <fsmManager_isStateIn>
 80021aa:	4603      	mov	r3, r0
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d002      	beq.n	80021b6 <handle_requestPowerOn+0xf2>
				fsmManager_stateIn(&gsmModule_requestPowerOn_state);
 80021b0:	4862      	ldr	r0, [pc, #392]	; (800233c <handle_requestPowerOn+0x278>)
 80021b2:	f7ff fd2b 	bl	8001c0c <fsmManager_stateIn>
			}

			pinGsmPwrkey_write(0);
 80021b6:	2000      	movs	r0, #0
 80021b8:	f001 ff16 	bl	8003fe8 <pinGsmPwrkey_write>
			fsmManager_gotoState(&gsmModule_requestPowerOn_state, __gsmModule_requestPowerOn_send_at);
 80021bc:	2104      	movs	r1, #4
 80021be:	485f      	ldr	r0, [pc, #380]	; (800233c <handle_requestPowerOn+0x278>)
 80021c0:	f7ff fcec 	bl	8001b9c <fsmManager_gotoState>

			if(fsmManager_isStateOut(&gsmModule_requestPowerOn_state)) {
 80021c4:	485d      	ldr	r0, [pc, #372]	; (800233c <handle_requestPowerOn+0x278>)
 80021c6:	f7ff fd16 	bl	8001bf6 <fsmManager_isStateOut>
 80021ca:	4603      	mov	r3, r0
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	f000 80a9 	beq.w	8002324 <handle_requestPowerOn+0x260>
				fsmManager_stateOut(&gsmModule_requestPowerOn_state);
 80021d2:	485a      	ldr	r0, [pc, #360]	; (800233c <handle_requestPowerOn+0x278>)
 80021d4:	f7ff fd29 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 80021d8:	e0a4      	b.n	8002324 <handle_requestPowerOn+0x260>



		case __gsmModule_requestPowerOn_send_at:
			if(fsmManager_isStateIn(&gsmModule_requestPowerOn_state)) {
 80021da:	4858      	ldr	r0, [pc, #352]	; (800233c <handle_requestPowerOn+0x278>)
 80021dc:	f7ff fd00 	bl	8001be0 <fsmManager_isStateIn>
 80021e0:	4603      	mov	r3, r0
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d007      	beq.n	80021f6 <handle_requestPowerOn+0x132>
				fsmManager_stateIn(&gsmModule_requestPowerOn_state);
 80021e6:	4855      	ldr	r0, [pc, #340]	; (800233c <handle_requestPowerOn+0x278>)
 80021e8:	f7ff fd10 	bl	8001c0c <fsmManager_stateIn>

				softTimer_start(&timeout, 4000);
 80021ec:	f44f 617a 	mov.w	r1, #4000	; 0xfa0
 80021f0:	4854      	ldr	r0, [pc, #336]	; (8002344 <handle_requestPowerOn+0x280>)
 80021f2:	f002 fb1f 	bl	8004834 <softTimer_start>
			}

			if(softTimer_expired(&timeout)) {
 80021f6:	4853      	ldr	r0, [pc, #332]	; (8002344 <handle_requestPowerOn+0x280>)
 80021f8:	f002 fb30 	bl	800485c <softTimer_expired>
 80021fc:	4603      	mov	r3, r0
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d006      	beq.n	8002210 <handle_requestPowerOn+0x14c>
				pinGsmUartTx_transmit((uint8_t *) gsmModule_command_at);
 8002202:	4851      	ldr	r0, [pc, #324]	; (8002348 <handle_requestPowerOn+0x284>)
 8002204:	f001 ff02 	bl	800400c <pinGsmUartTx_transmit>

				fsmManager_gotoState(&gsmModule_requestPowerOn_state, __gsmModule_requestPowerOn_check_at);
 8002208:	2105      	movs	r1, #5
 800220a:	484c      	ldr	r0, [pc, #304]	; (800233c <handle_requestPowerOn+0x278>)
 800220c:	f7ff fcc6 	bl	8001b9c <fsmManager_gotoState>
			}

			if(fsmManager_isStateOut(&gsmModule_requestPowerOn_state)) {
 8002210:	484a      	ldr	r0, [pc, #296]	; (800233c <handle_requestPowerOn+0x278>)
 8002212:	f7ff fcf0 	bl	8001bf6 <fsmManager_isStateOut>
 8002216:	4603      	mov	r3, r0
 8002218:	2b00      	cmp	r3, #0
 800221a:	f000 8085 	beq.w	8002328 <handle_requestPowerOn+0x264>
				fsmManager_stateOut(&gsmModule_requestPowerOn_state);
 800221e:	4847      	ldr	r0, [pc, #284]	; (800233c <handle_requestPowerOn+0x278>)
 8002220:	f7ff fd03 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 8002224:	e080      	b.n	8002328 <handle_requestPowerOn+0x264>



		case __gsmModule_requestPowerOn_check_at:
			if(fsmManager_isStateIn(&gsmModule_requestPowerOn_state)) {
 8002226:	4845      	ldr	r0, [pc, #276]	; (800233c <handle_requestPowerOn+0x278>)
 8002228:	f7ff fcda 	bl	8001be0 <fsmManager_isStateIn>
 800222c:	4603      	mov	r3, r0
 800222e:	2b00      	cmp	r3, #0
 8002230:	d008      	beq.n	8002244 <handle_requestPowerOn+0x180>
				fsmManager_stateIn(&gsmModule_requestPowerOn_state);
 8002232:	4842      	ldr	r0, [pc, #264]	; (800233c <handle_requestPowerOn+0x278>)
 8002234:	f7ff fcea 	bl	8001c0c <fsmManager_stateIn>

				pinGsmUartRx_receive();
 8002238:	f001 ff26 	bl	8004088 <pinGsmUartRx_receive>
				softTimer_start(&timeout, 100);
 800223c:	2164      	movs	r1, #100	; 0x64
 800223e:	4841      	ldr	r0, [pc, #260]	; (8002344 <handle_requestPowerOn+0x280>)
 8002240:	f002 faf8 	bl	8004834 <softTimer_start>
			}


			if(string_containsWithinLength(gsmRxDataChunk, (uint8_t *) gsmModule_response_ok, gsmRxDataChunkLen)) {
 8002244:	4b41      	ldr	r3, [pc, #260]	; (800234c <handle_requestPowerOn+0x288>)
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	461a      	mov	r2, r3
 800224a:	4941      	ldr	r1, [pc, #260]	; (8002350 <handle_requestPowerOn+0x28c>)
 800224c:	4841      	ldr	r0, [pc, #260]	; (8002354 <handle_requestPowerOn+0x290>)
 800224e:	f003 f964 	bl	800551a <string_containsWithinLength>
 8002252:	4603      	mov	r3, r0
 8002254:	2b00      	cmp	r3, #0
 8002256:	d00e      	beq.n	8002276 <handle_requestPowerOn+0x1b2>
				flags_gsmModule.bits.isPowered = 1;
 8002258:	4a3f      	ldr	r2, [pc, #252]	; (8002358 <handle_requestPowerOn+0x294>)
 800225a:	7853      	ldrb	r3, [r2, #1]
 800225c:	f043 0304 	orr.w	r3, r3, #4
 8002260:	7053      	strb	r3, [r2, #1]
				flags_gsmModule.bits.requestPowerOn = 0;
 8002262:	4a3d      	ldr	r2, [pc, #244]	; (8002358 <handle_requestPowerOn+0x294>)
 8002264:	7813      	ldrb	r3, [r2, #0]
 8002266:	f36f 0300 	bfc	r3, #0, #1
 800226a:	7013      	strb	r3, [r2, #0]

				fsmManager_gotoState(&gsmModule_requestPowerOn_state, __gsmModule_requestPowerOn_idle);
 800226c:	2100      	movs	r1, #0
 800226e:	4833      	ldr	r0, [pc, #204]	; (800233c <handle_requestPowerOn+0x278>)
 8002270:	f7ff fc94 	bl	8001b9c <fsmManager_gotoState>
 8002274:	e009      	b.n	800228a <handle_requestPowerOn+0x1c6>
			}
			else if(softTimer_expired(&timeout)) {
 8002276:	4833      	ldr	r0, [pc, #204]	; (8002344 <handle_requestPowerOn+0x280>)
 8002278:	f002 faf0 	bl	800485c <softTimer_expired>
 800227c:	4603      	mov	r3, r0
 800227e:	2b00      	cmp	r3, #0
 8002280:	d003      	beq.n	800228a <handle_requestPowerOn+0x1c6>
				//The module is powered off
				fsmManager_gotoState(&gsmModule_requestPowerOn_state, __gsmModule_requestPowerOn_idle);
 8002282:	2100      	movs	r1, #0
 8002284:	482d      	ldr	r0, [pc, #180]	; (800233c <handle_requestPowerOn+0x278>)
 8002286:	f7ff fc89 	bl	8001b9c <fsmManager_gotoState>
			}

			if(fsmManager_isStateOut(&gsmModule_requestPowerOn_state)) {
 800228a:	482c      	ldr	r0, [pc, #176]	; (800233c <handle_requestPowerOn+0x278>)
 800228c:	f7ff fcb3 	bl	8001bf6 <fsmManager_isStateOut>
 8002290:	4603      	mov	r3, r0
 8002292:	2b00      	cmp	r3, #0
 8002294:	d04a      	beq.n	800232c <handle_requestPowerOn+0x268>
				fsmManager_stateOut(&gsmModule_requestPowerOn_state);
 8002296:	4829      	ldr	r0, [pc, #164]	; (800233c <handle_requestPowerOn+0x278>)
 8002298:	f7ff fcc7 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 800229c:	e046      	b.n	800232c <handle_requestPowerOn+0x268>



		case __gsmModule_requestPowerOn_error:
			if(fsmManager_isStateIn(&gsmModule_requestPowerOn_state)) {
 800229e:	4827      	ldr	r0, [pc, #156]	; (800233c <handle_requestPowerOn+0x278>)
 80022a0:	f7ff fc9e 	bl	8001be0 <fsmManager_isStateIn>
 80022a4:	4603      	mov	r3, r0
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d002      	beq.n	80022b0 <handle_requestPowerOn+0x1ec>
				fsmManager_stateIn(&gsmModule_requestPowerOn_state);
 80022aa:	4824      	ldr	r0, [pc, #144]	; (800233c <handle_requestPowerOn+0x278>)
 80022ac:	f7ff fcae 	bl	8001c0c <fsmManager_stateIn>
			}

			flags_gsmModule.bits.requestPowerOn = 0;
 80022b0:	4a29      	ldr	r2, [pc, #164]	; (8002358 <handle_requestPowerOn+0x294>)
 80022b2:	7813      	ldrb	r3, [r2, #0]
 80022b4:	f36f 0300 	bfc	r3, #0, #1
 80022b8:	7013      	strb	r3, [r2, #0]
			flags_gsmModuleError.bits.powerOn = 1;
 80022ba:	4a28      	ldr	r2, [pc, #160]	; (800235c <handle_requestPowerOn+0x298>)
 80022bc:	7813      	ldrb	r3, [r2, #0]
 80022be:	f043 0301 	orr.w	r3, r3, #1
 80022c2:	7013      	strb	r3, [r2, #0]
			fsmManager_gotoState(&gsmModule_requestPowerOn_state, __gsmModule_requestPowerOn_idle);
 80022c4:	2100      	movs	r1, #0
 80022c6:	481d      	ldr	r0, [pc, #116]	; (800233c <handle_requestPowerOn+0x278>)
 80022c8:	f7ff fc68 	bl	8001b9c <fsmManager_gotoState>

			if(fsmManager_isStateOut(&gsmModule_requestPowerOn_state)) {
 80022cc:	481b      	ldr	r0, [pc, #108]	; (800233c <handle_requestPowerOn+0x278>)
 80022ce:	f7ff fc92 	bl	8001bf6 <fsmManager_isStateOut>
 80022d2:	4603      	mov	r3, r0
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d02b      	beq.n	8002330 <handle_requestPowerOn+0x26c>
				fsmManager_stateOut(&gsmModule_requestPowerOn_state);
 80022d8:	4818      	ldr	r0, [pc, #96]	; (800233c <handle_requestPowerOn+0x278>)
 80022da:	f7ff fca6 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 80022de:	e027      	b.n	8002330 <handle_requestPowerOn+0x26c>



		default:
			if(fsmManager_isStateIn(&gsmModule_requestPowerOn_state)) {
 80022e0:	4816      	ldr	r0, [pc, #88]	; (800233c <handle_requestPowerOn+0x278>)
 80022e2:	f7ff fc7d 	bl	8001be0 <fsmManager_isStateIn>
 80022e6:	4603      	mov	r3, r0
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d002      	beq.n	80022f2 <handle_requestPowerOn+0x22e>
				fsmManager_stateIn(&gsmModule_requestPowerOn_state);
 80022ec:	4813      	ldr	r0, [pc, #76]	; (800233c <handle_requestPowerOn+0x278>)
 80022ee:	f7ff fc8d 	bl	8001c0c <fsmManager_stateIn>
			}

			flags_gsmModule.bits.requestPowerOn = 0;
 80022f2:	4a19      	ldr	r2, [pc, #100]	; (8002358 <handle_requestPowerOn+0x294>)
 80022f4:	7813      	ldrb	r3, [r2, #0]
 80022f6:	f36f 0300 	bfc	r3, #0, #1
 80022fa:	7013      	strb	r3, [r2, #0]
			fsmManager_gotoState(&gsmModule_requestPowerOn_state, __gsmModule_requestPowerOn_idle);
 80022fc:	2100      	movs	r1, #0
 80022fe:	480f      	ldr	r0, [pc, #60]	; (800233c <handle_requestPowerOn+0x278>)
 8002300:	f7ff fc4c 	bl	8001b9c <fsmManager_gotoState>

			if(fsmManager_isStateOut(&gsmModule_requestPowerOn_state)) {
 8002304:	480d      	ldr	r0, [pc, #52]	; (800233c <handle_requestPowerOn+0x278>)
 8002306:	f7ff fc76 	bl	8001bf6 <fsmManager_isStateOut>
 800230a:	4603      	mov	r3, r0
 800230c:	2b00      	cmp	r3, #0
 800230e:	d011      	beq.n	8002334 <handle_requestPowerOn+0x270>
				fsmManager_stateOut(&gsmModule_requestPowerOn_state);
 8002310:	480a      	ldr	r0, [pc, #40]	; (800233c <handle_requestPowerOn+0x278>)
 8002312:	f7ff fc8a 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 8002316:	e00d      	b.n	8002334 <handle_requestPowerOn+0x270>
			break;
 8002318:	bf00      	nop
 800231a:	e00c      	b.n	8002336 <handle_requestPowerOn+0x272>
			break;
 800231c:	bf00      	nop
 800231e:	e00a      	b.n	8002336 <handle_requestPowerOn+0x272>
			break;
 8002320:	bf00      	nop
 8002322:	e008      	b.n	8002336 <handle_requestPowerOn+0x272>
			break;
 8002324:	bf00      	nop
 8002326:	e006      	b.n	8002336 <handle_requestPowerOn+0x272>
			break;
 8002328:	bf00      	nop
 800232a:	e004      	b.n	8002336 <handle_requestPowerOn+0x272>
			break;
 800232c:	bf00      	nop
 800232e:	e002      	b.n	8002336 <handle_requestPowerOn+0x272>
			break;
 8002330:	bf00      	nop
 8002332:	e000      	b.n	8002336 <handle_requestPowerOn+0x272>
			break;
 8002334:	bf00      	nop
	}
}
 8002336:	bf00      	nop
 8002338:	bd80      	pop	{r7, pc}
 800233a:	bf00      	nop
 800233c:	200004dc 	.word	0x200004dc
 8002340:	200004c4 	.word	0x200004c4
 8002344:	200004d0 	.word	0x200004d0
 8002348:	08009158 	.word	0x08009158
 800234c:	200003ec 	.word	0x200003ec
 8002350:	08009358 	.word	0x08009358
 8002354:	2000031c 	.word	0x2000031c
 8002358:	200004b8 	.word	0x200004b8
 800235c:	200004bc 	.word	0x200004bc

08002360 <handle_requestPowerOff>:

static void handle_requestPowerOff(void)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	af00      	add	r7, sp, #0
	switch(fsmManager_getState(&gsmModule_requestPowerOff_state)) {
 8002364:	4883      	ldr	r0, [pc, #524]	; (8002574 <handle_requestPowerOff+0x214>)
 8002366:	f7ff fc30 	bl	8001bca <fsmManager_getState>
 800236a:	4603      	mov	r3, r0
 800236c:	2b05      	cmp	r3, #5
 800236e:	f200 80ff 	bhi.w	8002570 <handle_requestPowerOff+0x210>
 8002372:	a201      	add	r2, pc, #4	; (adr r2, 8002378 <handle_requestPowerOff+0x18>)
 8002374:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002378:	08002391 	.word	0x08002391
 800237c:	080023c1 	.word	0x080023c1
 8002380:	080023f7 	.word	0x080023f7
 8002384:	0800245d 	.word	0x0800245d
 8002388:	080024a5 	.word	0x080024a5
 800238c:	08002519 	.word	0x08002519
		case __gsmModule_requestPowerOff_idle:
			if(fsmManager_isStateIn(&gsmModule_requestPowerOff_state)) {
 8002390:	4878      	ldr	r0, [pc, #480]	; (8002574 <handle_requestPowerOff+0x214>)
 8002392:	f7ff fc25 	bl	8001be0 <fsmManager_isStateIn>
 8002396:	4603      	mov	r3, r0
 8002398:	2b00      	cmp	r3, #0
 800239a:	d002      	beq.n	80023a2 <handle_requestPowerOff+0x42>
				fsmManager_stateIn(&gsmModule_requestPowerOff_state);
 800239c:	4875      	ldr	r0, [pc, #468]	; (8002574 <handle_requestPowerOff+0x214>)
 800239e:	f7ff fc35 	bl	8001c0c <fsmManager_stateIn>
			}

			fsmManager_gotoState(&gsmModule_requestPowerOff_state, __gsmModule_requestPowerOff_send_atCpowd1);
 80023a2:	2101      	movs	r1, #1
 80023a4:	4873      	ldr	r0, [pc, #460]	; (8002574 <handle_requestPowerOff+0x214>)
 80023a6:	f7ff fbf9 	bl	8001b9c <fsmManager_gotoState>

			if(fsmManager_isStateOut(&gsmModule_requestPowerOff_state)) {
 80023aa:	4872      	ldr	r0, [pc, #456]	; (8002574 <handle_requestPowerOff+0x214>)
 80023ac:	f7ff fc23 	bl	8001bf6 <fsmManager_isStateOut>
 80023b0:	4603      	mov	r3, r0
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	f000 80d1 	beq.w	800255a <handle_requestPowerOff+0x1fa>
				fsmManager_stateOut(&gsmModule_requestPowerOff_state);
 80023b8:	486e      	ldr	r0, [pc, #440]	; (8002574 <handle_requestPowerOff+0x214>)
 80023ba:	f7ff fc36 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 80023be:	e0cc      	b.n	800255a <handle_requestPowerOff+0x1fa>



		case __gsmModule_requestPowerOff_send_atCpowd1:
			if(fsmManager_isStateIn(&gsmModule_requestPowerOff_state)) {
 80023c0:	486c      	ldr	r0, [pc, #432]	; (8002574 <handle_requestPowerOff+0x214>)
 80023c2:	f7ff fc0d 	bl	8001be0 <fsmManager_isStateIn>
 80023c6:	4603      	mov	r3, r0
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d002      	beq.n	80023d2 <handle_requestPowerOff+0x72>
				fsmManager_stateIn(&gsmModule_requestPowerOff_state);
 80023cc:	4869      	ldr	r0, [pc, #420]	; (8002574 <handle_requestPowerOff+0x214>)
 80023ce:	f7ff fc1d 	bl	8001c0c <fsmManager_stateIn>
			}

			pinGsmUartTx_transmit((uint8_t *) gsmModule_command_cpowd1);
 80023d2:	4869      	ldr	r0, [pc, #420]	; (8002578 <handle_requestPowerOff+0x218>)
 80023d4:	f001 fe1a 	bl	800400c <pinGsmUartTx_transmit>
			fsmManager_gotoState(&gsmModule_requestPowerOff_state, __gsmModule_requestPowerOff_check_atCpowd1);
 80023d8:	2102      	movs	r1, #2
 80023da:	4866      	ldr	r0, [pc, #408]	; (8002574 <handle_requestPowerOff+0x214>)
 80023dc:	f7ff fbde 	bl	8001b9c <fsmManager_gotoState>

			if(fsmManager_isStateOut(&gsmModule_requestPowerOff_state)) {
 80023e0:	4864      	ldr	r0, [pc, #400]	; (8002574 <handle_requestPowerOff+0x214>)
 80023e2:	f7ff fc08 	bl	8001bf6 <fsmManager_isStateOut>
 80023e6:	4603      	mov	r3, r0
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	f000 80b8 	beq.w	800255e <handle_requestPowerOff+0x1fe>
				fsmManager_stateOut(&gsmModule_requestPowerOff_state);
 80023ee:	4861      	ldr	r0, [pc, #388]	; (8002574 <handle_requestPowerOff+0x214>)
 80023f0:	f7ff fc1b 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 80023f4:	e0b3      	b.n	800255e <handle_requestPowerOff+0x1fe>



		case __gsmModule_requestPowerOff_check_atCpowd1:
			if(fsmManager_isStateIn(&gsmModule_requestPowerOff_state)) {
 80023f6:	485f      	ldr	r0, [pc, #380]	; (8002574 <handle_requestPowerOff+0x214>)
 80023f8:	f7ff fbf2 	bl	8001be0 <fsmManager_isStateIn>
 80023fc:	4603      	mov	r3, r0
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d008      	beq.n	8002414 <handle_requestPowerOff+0xb4>
				fsmManager_stateIn(&gsmModule_requestPowerOff_state);
 8002402:	485c      	ldr	r0, [pc, #368]	; (8002574 <handle_requestPowerOff+0x214>)
 8002404:	f7ff fc02 	bl	8001c0c <fsmManager_stateIn>

				pinGsmUartRx_receive();
 8002408:	f001 fe3e 	bl	8004088 <pinGsmUartRx_receive>
				softTimer_start(&timeout, 100);
 800240c:	2164      	movs	r1, #100	; 0x64
 800240e:	485b      	ldr	r0, [pc, #364]	; (800257c <handle_requestPowerOff+0x21c>)
 8002410:	f002 fa10 	bl	8004834 <softTimer_start>
			}

			if(string_containsWithinLength(gsmRxDataChunk, (uint8_t *) gsmModule_response_normal_powerdown, gsmRxDataChunkLen)) {
 8002414:	4b5a      	ldr	r3, [pc, #360]	; (8002580 <handle_requestPowerOff+0x220>)
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	461a      	mov	r2, r3
 800241a:	495a      	ldr	r1, [pc, #360]	; (8002584 <handle_requestPowerOff+0x224>)
 800241c:	485a      	ldr	r0, [pc, #360]	; (8002588 <handle_requestPowerOff+0x228>)
 800241e:	f003 f87c 	bl	800551a <string_containsWithinLength>
 8002422:	4603      	mov	r3, r0
 8002424:	2b00      	cmp	r3, #0
 8002426:	d004      	beq.n	8002432 <handle_requestPowerOff+0xd2>
				fsmManager_gotoState(&gsmModule_requestPowerOff_state, __gsmModule_requestPowerOff_send_at);
 8002428:	2103      	movs	r1, #3
 800242a:	4852      	ldr	r0, [pc, #328]	; (8002574 <handle_requestPowerOff+0x214>)
 800242c:	f7ff fbb6 	bl	8001b9c <fsmManager_gotoState>
 8002430:	e009      	b.n	8002446 <handle_requestPowerOff+0xe6>
			}
			else if(softTimer_expired(&timeout)) {
 8002432:	4852      	ldr	r0, [pc, #328]	; (800257c <handle_requestPowerOff+0x21c>)
 8002434:	f002 fa12 	bl	800485c <softTimer_expired>
 8002438:	4603      	mov	r3, r0
 800243a:	2b00      	cmp	r3, #0
 800243c:	d003      	beq.n	8002446 <handle_requestPowerOff+0xe6>
				//The module is powered off
				fsmManager_gotoState(&gsmModule_requestPowerOn_state, __gsmModule_requestPowerOff_idle);
 800243e:	2100      	movs	r1, #0
 8002440:	4852      	ldr	r0, [pc, #328]	; (800258c <handle_requestPowerOff+0x22c>)
 8002442:	f7ff fbab 	bl	8001b9c <fsmManager_gotoState>
			}

			if(fsmManager_isStateOut(&gsmModule_requestPowerOff_state)) {
 8002446:	484b      	ldr	r0, [pc, #300]	; (8002574 <handle_requestPowerOff+0x214>)
 8002448:	f7ff fbd5 	bl	8001bf6 <fsmManager_isStateOut>
 800244c:	4603      	mov	r3, r0
 800244e:	2b00      	cmp	r3, #0
 8002450:	f000 8087 	beq.w	8002562 <handle_requestPowerOff+0x202>
				fsmManager_stateOut(&gsmModule_requestPowerOff_state);
 8002454:	4847      	ldr	r0, [pc, #284]	; (8002574 <handle_requestPowerOff+0x214>)
 8002456:	f7ff fbe8 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 800245a:	e082      	b.n	8002562 <handle_requestPowerOff+0x202>



		case __gsmModule_requestPowerOff_send_at:
			if(fsmManager_isStateIn(&gsmModule_requestPowerOff_state)) {
 800245c:	4845      	ldr	r0, [pc, #276]	; (8002574 <handle_requestPowerOff+0x214>)
 800245e:	f7ff fbbf 	bl	8001be0 <fsmManager_isStateIn>
 8002462:	4603      	mov	r3, r0
 8002464:	2b00      	cmp	r3, #0
 8002466:	d006      	beq.n	8002476 <handle_requestPowerOff+0x116>
				fsmManager_stateIn(&gsmModule_requestPowerOff_state);
 8002468:	4842      	ldr	r0, [pc, #264]	; (8002574 <handle_requestPowerOff+0x214>)
 800246a:	f7ff fbcf 	bl	8001c0c <fsmManager_stateIn>

				softTimer_start(&timeout, 100);
 800246e:	2164      	movs	r1, #100	; 0x64
 8002470:	4842      	ldr	r0, [pc, #264]	; (800257c <handle_requestPowerOff+0x21c>)
 8002472:	f002 f9df 	bl	8004834 <softTimer_start>
			}

			if(softTimer_expired(&timeout)) {
 8002476:	4841      	ldr	r0, [pc, #260]	; (800257c <handle_requestPowerOff+0x21c>)
 8002478:	f002 f9f0 	bl	800485c <softTimer_expired>
 800247c:	4603      	mov	r3, r0
 800247e:	2b00      	cmp	r3, #0
 8002480:	d006      	beq.n	8002490 <handle_requestPowerOff+0x130>
				pinGsmUartTx_transmit((uint8_t *) gsmModule_command_at);
 8002482:	4843      	ldr	r0, [pc, #268]	; (8002590 <handle_requestPowerOff+0x230>)
 8002484:	f001 fdc2 	bl	800400c <pinGsmUartTx_transmit>

				fsmManager_gotoState(&gsmModule_requestPowerOff_state, __gsmModule_requestPowerOff_check_at);
 8002488:	2104      	movs	r1, #4
 800248a:	483a      	ldr	r0, [pc, #232]	; (8002574 <handle_requestPowerOff+0x214>)
 800248c:	f7ff fb86 	bl	8001b9c <fsmManager_gotoState>
			}

			if(fsmManager_isStateOut(&gsmModule_requestPowerOff_state)) {
 8002490:	4838      	ldr	r0, [pc, #224]	; (8002574 <handle_requestPowerOff+0x214>)
 8002492:	f7ff fbb0 	bl	8001bf6 <fsmManager_isStateOut>
 8002496:	4603      	mov	r3, r0
 8002498:	2b00      	cmp	r3, #0
 800249a:	d064      	beq.n	8002566 <handle_requestPowerOff+0x206>
				fsmManager_stateOut(&gsmModule_requestPowerOff_state);
 800249c:	4835      	ldr	r0, [pc, #212]	; (8002574 <handle_requestPowerOff+0x214>)
 800249e:	f7ff fbc4 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 80024a2:	e060      	b.n	8002566 <handle_requestPowerOff+0x206>



		case __gsmModule_requestPowerOff_check_at:
			if(fsmManager_isStateIn(&gsmModule_requestPowerOff_state)) {
 80024a4:	4833      	ldr	r0, [pc, #204]	; (8002574 <handle_requestPowerOff+0x214>)
 80024a6:	f7ff fb9b 	bl	8001be0 <fsmManager_isStateIn>
 80024aa:	4603      	mov	r3, r0
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d006      	beq.n	80024be <handle_requestPowerOff+0x15e>
				fsmManager_stateIn(&gsmModule_requestPowerOff_state);
 80024b0:	4830      	ldr	r0, [pc, #192]	; (8002574 <handle_requestPowerOff+0x214>)
 80024b2:	f7ff fbab 	bl	8001c0c <fsmManager_stateIn>

				softTimer_start(&timeout, 100);
 80024b6:	2164      	movs	r1, #100	; 0x64
 80024b8:	4830      	ldr	r0, [pc, #192]	; (800257c <handle_requestPowerOff+0x21c>)
 80024ba:	f002 f9bb 	bl	8004834 <softTimer_start>
			}

			if(string_containsWithinLength(gsmRxDataChunk, (uint8_t *) gsmModule_response_ok, gsmRxDataChunkLen)) {
 80024be:	4b30      	ldr	r3, [pc, #192]	; (8002580 <handle_requestPowerOff+0x220>)
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	461a      	mov	r2, r3
 80024c4:	4933      	ldr	r1, [pc, #204]	; (8002594 <handle_requestPowerOff+0x234>)
 80024c6:	4830      	ldr	r0, [pc, #192]	; (8002588 <handle_requestPowerOff+0x228>)
 80024c8:	f003 f827 	bl	800551a <string_containsWithinLength>
 80024cc:	4603      	mov	r3, r0
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d004      	beq.n	80024dc <handle_requestPowerOff+0x17c>
				fsmManager_gotoState(&gsmModule_requestPowerOff_state, __gsmModule_requestPowerOff_error);
 80024d2:	2105      	movs	r1, #5
 80024d4:	4827      	ldr	r0, [pc, #156]	; (8002574 <handle_requestPowerOff+0x214>)
 80024d6:	f7ff fb61 	bl	8001b9c <fsmManager_gotoState>
 80024da:	e013      	b.n	8002504 <handle_requestPowerOff+0x1a4>
			}
			else if(softTimer_expired(&timeout)) {
 80024dc:	4827      	ldr	r0, [pc, #156]	; (800257c <handle_requestPowerOff+0x21c>)
 80024de:	f002 f9bd 	bl	800485c <softTimer_expired>
 80024e2:	4603      	mov	r3, r0
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d00d      	beq.n	8002504 <handle_requestPowerOff+0x1a4>
				flags_gsmModule.bits.requestPowerOff = 0;
 80024e8:	4a2b      	ldr	r2, [pc, #172]	; (8002598 <handle_requestPowerOff+0x238>)
 80024ea:	7813      	ldrb	r3, [r2, #0]
 80024ec:	f36f 0341 	bfc	r3, #1, #1
 80024f0:	7013      	strb	r3, [r2, #0]
				flags_gsmModule.bits.isPowered = 0;
 80024f2:	4a29      	ldr	r2, [pc, #164]	; (8002598 <handle_requestPowerOff+0x238>)
 80024f4:	7853      	ldrb	r3, [r2, #1]
 80024f6:	f36f 0382 	bfc	r3, #2, #1
 80024fa:	7053      	strb	r3, [r2, #1]

				fsmManager_gotoState(&gsmModule_requestPowerOff_state, __gsmModule_requestPowerOff_idle);
 80024fc:	2100      	movs	r1, #0
 80024fe:	481d      	ldr	r0, [pc, #116]	; (8002574 <handle_requestPowerOff+0x214>)
 8002500:	f7ff fb4c 	bl	8001b9c <fsmManager_gotoState>
			}

			if(fsmManager_isStateOut(&gsmModule_requestPowerOff_state)) {
 8002504:	481b      	ldr	r0, [pc, #108]	; (8002574 <handle_requestPowerOff+0x214>)
 8002506:	f7ff fb76 	bl	8001bf6 <fsmManager_isStateOut>
 800250a:	4603      	mov	r3, r0
 800250c:	2b00      	cmp	r3, #0
 800250e:	d02c      	beq.n	800256a <handle_requestPowerOff+0x20a>
				fsmManager_stateOut(&gsmModule_requestPowerOff_state);
 8002510:	4818      	ldr	r0, [pc, #96]	; (8002574 <handle_requestPowerOff+0x214>)
 8002512:	f7ff fb8a 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 8002516:	e028      	b.n	800256a <handle_requestPowerOff+0x20a>



		case __gsmModule_requestPowerOff_error:
			if(fsmManager_isStateIn(&gsmModule_requestPowerOff_state)) {
 8002518:	4816      	ldr	r0, [pc, #88]	; (8002574 <handle_requestPowerOff+0x214>)
 800251a:	f7ff fb61 	bl	8001be0 <fsmManager_isStateIn>
 800251e:	4603      	mov	r3, r0
 8002520:	2b00      	cmp	r3, #0
 8002522:	d002      	beq.n	800252a <handle_requestPowerOff+0x1ca>
				fsmManager_stateIn(&gsmModule_requestPowerOff_state);
 8002524:	4813      	ldr	r0, [pc, #76]	; (8002574 <handle_requestPowerOff+0x214>)
 8002526:	f7ff fb71 	bl	8001c0c <fsmManager_stateIn>
			}

			flags_gsmModuleError.bits.powerOff = 1;
 800252a:	4a1c      	ldr	r2, [pc, #112]	; (800259c <handle_requestPowerOff+0x23c>)
 800252c:	7813      	ldrb	r3, [r2, #0]
 800252e:	f043 0302 	orr.w	r3, r3, #2
 8002532:	7013      	strb	r3, [r2, #0]
			flags_gsmModule.bits.requestPowerOff = 0;
 8002534:	4a18      	ldr	r2, [pc, #96]	; (8002598 <handle_requestPowerOff+0x238>)
 8002536:	7813      	ldrb	r3, [r2, #0]
 8002538:	f36f 0341 	bfc	r3, #1, #1
 800253c:	7013      	strb	r3, [r2, #0]

			fsmManager_gotoState(&gsmModule_requestPowerOff_state, __gsmModule_requestPowerOff_idle);
 800253e:	2100      	movs	r1, #0
 8002540:	480c      	ldr	r0, [pc, #48]	; (8002574 <handle_requestPowerOff+0x214>)
 8002542:	f7ff fb2b 	bl	8001b9c <fsmManager_gotoState>

			if(fsmManager_isStateOut(&gsmModule_requestPowerOff_state)) {
 8002546:	480b      	ldr	r0, [pc, #44]	; (8002574 <handle_requestPowerOff+0x214>)
 8002548:	f7ff fb55 	bl	8001bf6 <fsmManager_isStateOut>
 800254c:	4603      	mov	r3, r0
 800254e:	2b00      	cmp	r3, #0
 8002550:	d00d      	beq.n	800256e <handle_requestPowerOff+0x20e>
				fsmManager_stateOut(&gsmModule_requestPowerOff_state);
 8002552:	4808      	ldr	r0, [pc, #32]	; (8002574 <handle_requestPowerOff+0x214>)
 8002554:	f7ff fb69 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 8002558:	e009      	b.n	800256e <handle_requestPowerOff+0x20e>
			break;
 800255a:	bf00      	nop
 800255c:	e008      	b.n	8002570 <handle_requestPowerOff+0x210>
			break;
 800255e:	bf00      	nop
 8002560:	e006      	b.n	8002570 <handle_requestPowerOff+0x210>
			break;
 8002562:	bf00      	nop
 8002564:	e004      	b.n	8002570 <handle_requestPowerOff+0x210>
			break;
 8002566:	bf00      	nop
 8002568:	e002      	b.n	8002570 <handle_requestPowerOff+0x210>
			break;
 800256a:	bf00      	nop
 800256c:	e000      	b.n	8002570 <handle_requestPowerOff+0x210>
			break;
 800256e:	bf00      	nop
	}


}
 8002570:	bf00      	nop
 8002572:	bd80      	pop	{r7, pc}
 8002574:	200004e8 	.word	0x200004e8
 8002578:	08009160 	.word	0x08009160
 800257c:	200004d0 	.word	0x200004d0
 8002580:	200003ec 	.word	0x200003ec
 8002584:	0800935c 	.word	0x0800935c
 8002588:	2000031c 	.word	0x2000031c
 800258c:	200004dc 	.word	0x200004dc
 8002590:	08009158 	.word	0x08009158
 8002594:	08009358 	.word	0x08009358
 8002598:	200004b8 	.word	0x200004b8
 800259c:	200004bc 	.word	0x200004bc

080025a0 <handle_requestGpsOn>:

static void handle_requestGpsOn(void)
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	af00      	add	r7, sp, #0
	switch(fsmManager_getState(&gsmModule_requestGpsOn_state)) {
 80025a4:	488d      	ldr	r0, [pc, #564]	; (80027dc <handle_requestGpsOn+0x23c>)
 80025a6:	f7ff fb10 	bl	8001bca <fsmManager_getState>
 80025aa:	4603      	mov	r3, r0
 80025ac:	2b05      	cmp	r3, #5
 80025ae:	f200 80e9 	bhi.w	8002784 <handle_requestGpsOn+0x1e4>
 80025b2:	a201      	add	r2, pc, #4	; (adr r2, 80025b8 <handle_requestGpsOn+0x18>)
 80025b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80025b8:	080025d1 	.word	0x080025d1
 80025bc:	08002601 	.word	0x08002601
 80025c0:	08002637 	.word	0x08002637
 80025c4:	08002699 	.word	0x08002699
 80025c8:	080026cf 	.word	0x080026cf
 80025cc:	08002743 	.word	0x08002743
		case __gsmModule_requestGpsOn_idle:
			if(fsmManager_isStateIn(&gsmModule_requestGpsOn_state)) {
 80025d0:	4882      	ldr	r0, [pc, #520]	; (80027dc <handle_requestGpsOn+0x23c>)
 80025d2:	f7ff fb05 	bl	8001be0 <fsmManager_isStateIn>
 80025d6:	4603      	mov	r3, r0
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d002      	beq.n	80025e2 <handle_requestGpsOn+0x42>
				fsmManager_stateIn(&gsmModule_requestGpsOn_state);
 80025dc:	487f      	ldr	r0, [pc, #508]	; (80027dc <handle_requestGpsOn+0x23c>)
 80025de:	f7ff fb15 	bl	8001c0c <fsmManager_stateIn>
			}

			fsmManager_gotoState(&gsmModule_requestGpsOn_state, __gsmModule_requestGpsOn_send_atCgpspwr1);
 80025e2:	2101      	movs	r1, #1
 80025e4:	487d      	ldr	r0, [pc, #500]	; (80027dc <handle_requestGpsOn+0x23c>)
 80025e6:	f7ff fad9 	bl	8001b9c <fsmManager_gotoState>

			if(fsmManager_isStateOut(&gsmModule_requestGpsOn_state)) {
 80025ea:	487c      	ldr	r0, [pc, #496]	; (80027dc <handle_requestGpsOn+0x23c>)
 80025ec:	f7ff fb03 	bl	8001bf6 <fsmManager_isStateOut>
 80025f0:	4603      	mov	r3, r0
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	f000 80e2 	beq.w	80027bc <handle_requestGpsOn+0x21c>
				fsmManager_stateOut(&gsmModule_requestGpsOn_state);
 80025f8:	4878      	ldr	r0, [pc, #480]	; (80027dc <handle_requestGpsOn+0x23c>)
 80025fa:	f7ff fb16 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 80025fe:	e0dd      	b.n	80027bc <handle_requestGpsOn+0x21c>



		case __gsmModule_requestGpsOn_send_atCgpspwr1:
			if(fsmManager_isStateIn(&gsmModule_requestGpsOn_state)) {
 8002600:	4876      	ldr	r0, [pc, #472]	; (80027dc <handle_requestGpsOn+0x23c>)
 8002602:	f7ff faed 	bl	8001be0 <fsmManager_isStateIn>
 8002606:	4603      	mov	r3, r0
 8002608:	2b00      	cmp	r3, #0
 800260a:	d002      	beq.n	8002612 <handle_requestGpsOn+0x72>
				fsmManager_stateIn(&gsmModule_requestGpsOn_state);
 800260c:	4873      	ldr	r0, [pc, #460]	; (80027dc <handle_requestGpsOn+0x23c>)
 800260e:	f7ff fafd 	bl	8001c0c <fsmManager_stateIn>
			}

			pinGsmUartTx_transmit((uint8_t *) gsmModule_command_cgpspwr1);
 8002612:	4873      	ldr	r0, [pc, #460]	; (80027e0 <handle_requestGpsOn+0x240>)
 8002614:	f001 fcfa 	bl	800400c <pinGsmUartTx_transmit>
			fsmManager_gotoState(&gsmModule_requestGpsOn_state, __gsmModule_requestGpsOn_waitOk_atCgpspwr1);
 8002618:	2102      	movs	r1, #2
 800261a:	4870      	ldr	r0, [pc, #448]	; (80027dc <handle_requestGpsOn+0x23c>)
 800261c:	f7ff fabe 	bl	8001b9c <fsmManager_gotoState>

			if(fsmManager_isStateOut(&gsmModule_requestGpsOn_state)) {
 8002620:	486e      	ldr	r0, [pc, #440]	; (80027dc <handle_requestGpsOn+0x23c>)
 8002622:	f7ff fae8 	bl	8001bf6 <fsmManager_isStateOut>
 8002626:	4603      	mov	r3, r0
 8002628:	2b00      	cmp	r3, #0
 800262a:	f000 80c9 	beq.w	80027c0 <handle_requestGpsOn+0x220>
				fsmManager_stateOut(&gsmModule_requestGpsOn_state);
 800262e:	486b      	ldr	r0, [pc, #428]	; (80027dc <handle_requestGpsOn+0x23c>)
 8002630:	f7ff fafb 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 8002634:	e0c4      	b.n	80027c0 <handle_requestGpsOn+0x220>



		case __gsmModule_requestGpsOn_waitOk_atCgpspwr1:
			if(fsmManager_isStateIn(&gsmModule_requestGpsOn_state)) {
 8002636:	4869      	ldr	r0, [pc, #420]	; (80027dc <handle_requestGpsOn+0x23c>)
 8002638:	f7ff fad2 	bl	8001be0 <fsmManager_isStateIn>
 800263c:	4603      	mov	r3, r0
 800263e:	2b00      	cmp	r3, #0
 8002640:	d006      	beq.n	8002650 <handle_requestGpsOn+0xb0>
				fsmManager_stateIn(&gsmModule_requestGpsOn_state);
 8002642:	4866      	ldr	r0, [pc, #408]	; (80027dc <handle_requestGpsOn+0x23c>)
 8002644:	f7ff fae2 	bl	8001c0c <fsmManager_stateIn>

				softTimer_start(&timeout, 100);
 8002648:	2164      	movs	r1, #100	; 0x64
 800264a:	4866      	ldr	r0, [pc, #408]	; (80027e4 <handle_requestGpsOn+0x244>)
 800264c:	f002 f8f2 	bl	8004834 <softTimer_start>
			}

			if(string_containsWithinLength(gsmRxDataChunk, (uint8_t *) gsmModule_response_ok, gsmRxDataChunkLen)) {
 8002650:	4b65      	ldr	r3, [pc, #404]	; (80027e8 <handle_requestGpsOn+0x248>)
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	461a      	mov	r2, r3
 8002656:	4965      	ldr	r1, [pc, #404]	; (80027ec <handle_requestGpsOn+0x24c>)
 8002658:	4865      	ldr	r0, [pc, #404]	; (80027f0 <handle_requestGpsOn+0x250>)
 800265a:	f002 ff5e 	bl	800551a <string_containsWithinLength>
 800265e:	4603      	mov	r3, r0
 8002660:	2b00      	cmp	r3, #0
 8002662:	d004      	beq.n	800266e <handle_requestGpsOn+0xce>
				fsmManager_gotoState(&gsmModule_requestGpsOn_state, __gsmModule_requestGpsOn_send_atCgpsrst0);
 8002664:	2103      	movs	r1, #3
 8002666:	485d      	ldr	r0, [pc, #372]	; (80027dc <handle_requestGpsOn+0x23c>)
 8002668:	f7ff fa98 	bl	8001b9c <fsmManager_gotoState>
 800266c:	e009      	b.n	8002682 <handle_requestGpsOn+0xe2>
			}
			else if(softTimer_expired(&timeout)) {
 800266e:	485d      	ldr	r0, [pc, #372]	; (80027e4 <handle_requestGpsOn+0x244>)
 8002670:	f002 f8f4 	bl	800485c <softTimer_expired>
 8002674:	4603      	mov	r3, r0
 8002676:	2b00      	cmp	r3, #0
 8002678:	d003      	beq.n	8002682 <handle_requestGpsOn+0xe2>
				fsmManager_gotoState(&gsmModule_requestGpsOn_state, __gsmModule_requestGpsOn_error);
 800267a:	2105      	movs	r1, #5
 800267c:	4857      	ldr	r0, [pc, #348]	; (80027dc <handle_requestGpsOn+0x23c>)
 800267e:	f7ff fa8d 	bl	8001b9c <fsmManager_gotoState>
			}

			if(fsmManager_isStateOut(&gsmModule_requestGpsOn_state)) {
 8002682:	4856      	ldr	r0, [pc, #344]	; (80027dc <handle_requestGpsOn+0x23c>)
 8002684:	f7ff fab7 	bl	8001bf6 <fsmManager_isStateOut>
 8002688:	4603      	mov	r3, r0
 800268a:	2b00      	cmp	r3, #0
 800268c:	f000 809a 	beq.w	80027c4 <handle_requestGpsOn+0x224>
				fsmManager_stateOut(&gsmModule_requestGpsOn_state);
 8002690:	4852      	ldr	r0, [pc, #328]	; (80027dc <handle_requestGpsOn+0x23c>)
 8002692:	f7ff faca 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 8002696:	e095      	b.n	80027c4 <handle_requestGpsOn+0x224>



		case __gsmModule_requestGpsOn_send_atCgpsrst0:
			if(fsmManager_isStateIn(&gsmModule_requestGpsOn_state)) {
 8002698:	4850      	ldr	r0, [pc, #320]	; (80027dc <handle_requestGpsOn+0x23c>)
 800269a:	f7ff faa1 	bl	8001be0 <fsmManager_isStateIn>
 800269e:	4603      	mov	r3, r0
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d002      	beq.n	80026aa <handle_requestGpsOn+0x10a>
				fsmManager_stateIn(&gsmModule_requestGpsOn_state);
 80026a4:	484d      	ldr	r0, [pc, #308]	; (80027dc <handle_requestGpsOn+0x23c>)
 80026a6:	f7ff fab1 	bl	8001c0c <fsmManager_stateIn>
			}

			pinGsmUartTx_transmit((uint8_t *) gsmModule_command_cgpsrst0);
 80026aa:	4852      	ldr	r0, [pc, #328]	; (80027f4 <handle_requestGpsOn+0x254>)
 80026ac:	f001 fcae 	bl	800400c <pinGsmUartTx_transmit>
			fsmManager_gotoState(&gsmModule_requestGpsOn_state, __gsmModule_requestGpsOn_waitOk_atCgpsrst0);
 80026b0:	2104      	movs	r1, #4
 80026b2:	484a      	ldr	r0, [pc, #296]	; (80027dc <handle_requestGpsOn+0x23c>)
 80026b4:	f7ff fa72 	bl	8001b9c <fsmManager_gotoState>

			if(fsmManager_isStateOut(&gsmModule_requestGpsOn_state)) {
 80026b8:	4848      	ldr	r0, [pc, #288]	; (80027dc <handle_requestGpsOn+0x23c>)
 80026ba:	f7ff fa9c 	bl	8001bf6 <fsmManager_isStateOut>
 80026be:	4603      	mov	r3, r0
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	f000 8081 	beq.w	80027c8 <handle_requestGpsOn+0x228>
				fsmManager_stateOut(&gsmModule_requestGpsOn_state);
 80026c6:	4845      	ldr	r0, [pc, #276]	; (80027dc <handle_requestGpsOn+0x23c>)
 80026c8:	f7ff faaf 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 80026cc:	e07c      	b.n	80027c8 <handle_requestGpsOn+0x228>



		case __gsmModule_requestGpsOn_waitOk_atCgpsrst0:
			if(fsmManager_isStateIn(&gsmModule_requestGpsOn_state)) {
 80026ce:	4843      	ldr	r0, [pc, #268]	; (80027dc <handle_requestGpsOn+0x23c>)
 80026d0:	f7ff fa86 	bl	8001be0 <fsmManager_isStateIn>
 80026d4:	4603      	mov	r3, r0
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d006      	beq.n	80026e8 <handle_requestGpsOn+0x148>
				fsmManager_stateIn(&gsmModule_requestGpsOn_state);
 80026da:	4840      	ldr	r0, [pc, #256]	; (80027dc <handle_requestGpsOn+0x23c>)
 80026dc:	f7ff fa96 	bl	8001c0c <fsmManager_stateIn>

				softTimer_start(&timeout, 100);
 80026e0:	2164      	movs	r1, #100	; 0x64
 80026e2:	4840      	ldr	r0, [pc, #256]	; (80027e4 <handle_requestGpsOn+0x244>)
 80026e4:	f002 f8a6 	bl	8004834 <softTimer_start>
			}

			if(string_containsWithinLength(gsmRxDataChunk, (uint8_t *) gsmModule_response_ok, gsmRxDataChunkLen)) {
 80026e8:	4b3f      	ldr	r3, [pc, #252]	; (80027e8 <handle_requestGpsOn+0x248>)
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	461a      	mov	r2, r3
 80026ee:	493f      	ldr	r1, [pc, #252]	; (80027ec <handle_requestGpsOn+0x24c>)
 80026f0:	483f      	ldr	r0, [pc, #252]	; (80027f0 <handle_requestGpsOn+0x250>)
 80026f2:	f002 ff12 	bl	800551a <string_containsWithinLength>
 80026f6:	4603      	mov	r3, r0
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d00e      	beq.n	800271a <handle_requestGpsOn+0x17a>
				flags_gsmModule.bits.isGpsOn = 1;
 80026fc:	4a3e      	ldr	r2, [pc, #248]	; (80027f8 <handle_requestGpsOn+0x258>)
 80026fe:	7853      	ldrb	r3, [r2, #1]
 8002700:	f043 0308 	orr.w	r3, r3, #8
 8002704:	7053      	strb	r3, [r2, #1]
				flags_gsmModule.bits.requestGpsOn = 0;
 8002706:	4a3c      	ldr	r2, [pc, #240]	; (80027f8 <handle_requestGpsOn+0x258>)
 8002708:	7813      	ldrb	r3, [r2, #0]
 800270a:	f36f 0382 	bfc	r3, #2, #1
 800270e:	7013      	strb	r3, [r2, #0]

				fsmManager_gotoState(&gsmModule_requestGpsOn_state, __gsmModule_requestGpsOn_idle);
 8002710:	2100      	movs	r1, #0
 8002712:	4832      	ldr	r0, [pc, #200]	; (80027dc <handle_requestGpsOn+0x23c>)
 8002714:	f7ff fa42 	bl	8001b9c <fsmManager_gotoState>
 8002718:	e009      	b.n	800272e <handle_requestGpsOn+0x18e>
			}
			else if(softTimer_expired(&timeout)) {
 800271a:	4832      	ldr	r0, [pc, #200]	; (80027e4 <handle_requestGpsOn+0x244>)
 800271c:	f002 f89e 	bl	800485c <softTimer_expired>
 8002720:	4603      	mov	r3, r0
 8002722:	2b00      	cmp	r3, #0
 8002724:	d003      	beq.n	800272e <handle_requestGpsOn+0x18e>
				fsmManager_gotoState(&gsmModule_requestGpsOn_state, __gsmModule_requestGpsOn_error);
 8002726:	2105      	movs	r1, #5
 8002728:	482c      	ldr	r0, [pc, #176]	; (80027dc <handle_requestGpsOn+0x23c>)
 800272a:	f7ff fa37 	bl	8001b9c <fsmManager_gotoState>
			}

			if(fsmManager_isStateOut(&gsmModule_requestGpsOn_state)) {
 800272e:	482b      	ldr	r0, [pc, #172]	; (80027dc <handle_requestGpsOn+0x23c>)
 8002730:	f7ff fa61 	bl	8001bf6 <fsmManager_isStateOut>
 8002734:	4603      	mov	r3, r0
 8002736:	2b00      	cmp	r3, #0
 8002738:	d048      	beq.n	80027cc <handle_requestGpsOn+0x22c>
				fsmManager_stateOut(&gsmModule_requestGpsOn_state);
 800273a:	4828      	ldr	r0, [pc, #160]	; (80027dc <handle_requestGpsOn+0x23c>)
 800273c:	f7ff fa75 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 8002740:	e044      	b.n	80027cc <handle_requestGpsOn+0x22c>

		case __gsmModule_requestGpsOn_error:
			if(fsmManager_isStateIn(&gsmModule_requestGpsOn_state)) {
 8002742:	4826      	ldr	r0, [pc, #152]	; (80027dc <handle_requestGpsOn+0x23c>)
 8002744:	f7ff fa4c 	bl	8001be0 <fsmManager_isStateIn>
 8002748:	4603      	mov	r3, r0
 800274a:	2b00      	cmp	r3, #0
 800274c:	d002      	beq.n	8002754 <handle_requestGpsOn+0x1b4>
				fsmManager_stateIn(&gsmModule_requestGpsOn_state);
 800274e:	4823      	ldr	r0, [pc, #140]	; (80027dc <handle_requestGpsOn+0x23c>)
 8002750:	f7ff fa5c 	bl	8001c0c <fsmManager_stateIn>
			}

			flags_gsmModuleError.bits.gpsOn = 1;
 8002754:	4a29      	ldr	r2, [pc, #164]	; (80027fc <handle_requestGpsOn+0x25c>)
 8002756:	7813      	ldrb	r3, [r2, #0]
 8002758:	f043 0304 	orr.w	r3, r3, #4
 800275c:	7013      	strb	r3, [r2, #0]
			flags_gsmModule.bits.requestGpsOn = 0;
 800275e:	4a26      	ldr	r2, [pc, #152]	; (80027f8 <handle_requestGpsOn+0x258>)
 8002760:	7813      	ldrb	r3, [r2, #0]
 8002762:	f36f 0382 	bfc	r3, #2, #1
 8002766:	7013      	strb	r3, [r2, #0]

			fsmManager_gotoState(&gsmModule_requestGpsOn_state, __gsmModule_requestGpsOn_idle);
 8002768:	2100      	movs	r1, #0
 800276a:	481c      	ldr	r0, [pc, #112]	; (80027dc <handle_requestGpsOn+0x23c>)
 800276c:	f7ff fa16 	bl	8001b9c <fsmManager_gotoState>

			if(fsmManager_isStateOut(&gsmModule_requestGpsOn_state)) {
 8002770:	481a      	ldr	r0, [pc, #104]	; (80027dc <handle_requestGpsOn+0x23c>)
 8002772:	f7ff fa40 	bl	8001bf6 <fsmManager_isStateOut>
 8002776:	4603      	mov	r3, r0
 8002778:	2b00      	cmp	r3, #0
 800277a:	d029      	beq.n	80027d0 <handle_requestGpsOn+0x230>
				fsmManager_stateOut(&gsmModule_requestGpsOn_state);
 800277c:	4817      	ldr	r0, [pc, #92]	; (80027dc <handle_requestGpsOn+0x23c>)
 800277e:	f7ff fa54 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 8002782:	e025      	b.n	80027d0 <handle_requestGpsOn+0x230>



		default:
			if(fsmManager_isStateIn(&gsmModule_requestGpsOn_state)) {
 8002784:	4815      	ldr	r0, [pc, #84]	; (80027dc <handle_requestGpsOn+0x23c>)
 8002786:	f7ff fa2b 	bl	8001be0 <fsmManager_isStateIn>
 800278a:	4603      	mov	r3, r0
 800278c:	2b00      	cmp	r3, #0
 800278e:	d002      	beq.n	8002796 <handle_requestGpsOn+0x1f6>
				fsmManager_stateIn(&gsmModule_requestGpsOn_state);
 8002790:	4812      	ldr	r0, [pc, #72]	; (80027dc <handle_requestGpsOn+0x23c>)
 8002792:	f7ff fa3b 	bl	8001c0c <fsmManager_stateIn>
			}

			flags_gsmModule.bits.requestGpsOn = 0;
 8002796:	4a18      	ldr	r2, [pc, #96]	; (80027f8 <handle_requestGpsOn+0x258>)
 8002798:	7813      	ldrb	r3, [r2, #0]
 800279a:	f36f 0382 	bfc	r3, #2, #1
 800279e:	7013      	strb	r3, [r2, #0]

			fsmManager_gotoState(&gsmModule_requestGpsOn_state, __gsmModule_requestGpsOn_idle);
 80027a0:	2100      	movs	r1, #0
 80027a2:	480e      	ldr	r0, [pc, #56]	; (80027dc <handle_requestGpsOn+0x23c>)
 80027a4:	f7ff f9fa 	bl	8001b9c <fsmManager_gotoState>

			if(fsmManager_isStateOut(&gsmModule_requestGpsOn_state)) {
 80027a8:	480c      	ldr	r0, [pc, #48]	; (80027dc <handle_requestGpsOn+0x23c>)
 80027aa:	f7ff fa24 	bl	8001bf6 <fsmManager_isStateOut>
 80027ae:	4603      	mov	r3, r0
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d00f      	beq.n	80027d4 <handle_requestGpsOn+0x234>
				fsmManager_stateOut(&gsmModule_requestGpsOn_state);
 80027b4:	4809      	ldr	r0, [pc, #36]	; (80027dc <handle_requestGpsOn+0x23c>)
 80027b6:	f7ff fa38 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 80027ba:	e00b      	b.n	80027d4 <handle_requestGpsOn+0x234>
			break;
 80027bc:	bf00      	nop
 80027be:	e00a      	b.n	80027d6 <handle_requestGpsOn+0x236>
			break;
 80027c0:	bf00      	nop
 80027c2:	e008      	b.n	80027d6 <handle_requestGpsOn+0x236>
			break;
 80027c4:	bf00      	nop
 80027c6:	e006      	b.n	80027d6 <handle_requestGpsOn+0x236>
			break;
 80027c8:	bf00      	nop
 80027ca:	e004      	b.n	80027d6 <handle_requestGpsOn+0x236>
			break;
 80027cc:	bf00      	nop
 80027ce:	e002      	b.n	80027d6 <handle_requestGpsOn+0x236>
			break;
 80027d0:	bf00      	nop
 80027d2:	e000      	b.n	80027d6 <handle_requestGpsOn+0x236>
			break;
 80027d4:	bf00      	nop
	}
}
 80027d6:	bf00      	nop
 80027d8:	bd80      	pop	{r7, pc}
 80027da:	bf00      	nop
 80027dc:	200004f4 	.word	0x200004f4
 80027e0:	08009170 	.word	0x08009170
 80027e4:	200004d0 	.word	0x200004d0
 80027e8:	200003ec 	.word	0x200003ec
 80027ec:	08009358 	.word	0x08009358
 80027f0:	2000031c 	.word	0x2000031c
 80027f4:	08009180 	.word	0x08009180
 80027f8:	200004b8 	.word	0x200004b8
 80027fc:	200004bc 	.word	0x200004bc

08002800 <handle_requestGpsInfo>:

static void handle_requestGpsInfo(void)
{
 8002800:	b580      	push	{r7, lr}
 8002802:	af00      	add	r7, sp, #0
	switch(fsmManager_getState(&gsmModule_requestGpsInfo_state)) {
 8002804:	4895      	ldr	r0, [pc, #596]	; (8002a5c <handle_requestGpsInfo+0x25c>)
 8002806:	f7ff f9e0 	bl	8001bca <fsmManager_getState>
 800280a:	4603      	mov	r3, r0
 800280c:	2b05      	cmp	r3, #5
 800280e:	f200 80ff 	bhi.w	8002a10 <handle_requestGpsInfo+0x210>
 8002812:	a201      	add	r2, pc, #4	; (adr r2, 8002818 <handle_requestGpsInfo+0x18>)
 8002814:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002818:	08002831 	.word	0x08002831
 800281c:	08002861 	.word	0x08002861
 8002820:	080028ad 	.word	0x080028ad
 8002824:	0800292f 	.word	0x0800292f
 8002828:	08002963 	.word	0x08002963
 800282c:	080029cf 	.word	0x080029cf
		case __gsmModule_requestGpsInfo_idle:
			if(fsmManager_isStateIn(&gsmModule_requestGpsInfo_state)) {
 8002830:	488a      	ldr	r0, [pc, #552]	; (8002a5c <handle_requestGpsInfo+0x25c>)
 8002832:	f7ff f9d5 	bl	8001be0 <fsmManager_isStateIn>
 8002836:	4603      	mov	r3, r0
 8002838:	2b00      	cmp	r3, #0
 800283a:	d002      	beq.n	8002842 <handle_requestGpsInfo+0x42>
				fsmManager_stateIn(&gsmModule_requestGpsInfo_state);
 800283c:	4887      	ldr	r0, [pc, #540]	; (8002a5c <handle_requestGpsInfo+0x25c>)
 800283e:	f7ff f9e5 	bl	8001c0c <fsmManager_stateIn>
			}

			fsmManager_gotoState(&gsmModule_requestGpsInfo_state, __gsmModule_requestGpsInfo_send_atCgpsstatus);
 8002842:	2101      	movs	r1, #1
 8002844:	4885      	ldr	r0, [pc, #532]	; (8002a5c <handle_requestGpsInfo+0x25c>)
 8002846:	f7ff f9a9 	bl	8001b9c <fsmManager_gotoState>

			if(fsmManager_isStateOut(&gsmModule_requestGpsInfo_state)) {
 800284a:	4884      	ldr	r0, [pc, #528]	; (8002a5c <handle_requestGpsInfo+0x25c>)
 800284c:	f7ff f9d3 	bl	8001bf6 <fsmManager_isStateOut>
 8002850:	4603      	mov	r3, r0
 8002852:	2b00      	cmp	r3, #0
 8002854:	f000 80f3 	beq.w	8002a3e <handle_requestGpsInfo+0x23e>
				fsmManager_stateOut(&gsmModule_requestGpsInfo_state);
 8002858:	4880      	ldr	r0, [pc, #512]	; (8002a5c <handle_requestGpsInfo+0x25c>)
 800285a:	f7ff f9e6 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 800285e:	e0ee      	b.n	8002a3e <handle_requestGpsInfo+0x23e>



		case __gsmModule_requestGpsInfo_send_atCgpsstatus:
			if(fsmManager_isStateIn(&gsmModule_requestGpsInfo_state)) {
 8002860:	487e      	ldr	r0, [pc, #504]	; (8002a5c <handle_requestGpsInfo+0x25c>)
 8002862:	f7ff f9bd 	bl	8001be0 <fsmManager_isStateIn>
 8002866:	4603      	mov	r3, r0
 8002868:	2b00      	cmp	r3, #0
 800286a:	d007      	beq.n	800287c <handle_requestGpsInfo+0x7c>
				fsmManager_stateIn(&gsmModule_requestGpsInfo_state);
 800286c:	487b      	ldr	r0, [pc, #492]	; (8002a5c <handle_requestGpsInfo+0x25c>)
 800286e:	f7ff f9cd 	bl	8001c0c <fsmManager_stateIn>

				softTimer_start(&timeout, 10000);
 8002872:	f242 7110 	movw	r1, #10000	; 0x2710
 8002876:	487a      	ldr	r0, [pc, #488]	; (8002a60 <handle_requestGpsInfo+0x260>)
 8002878:	f001 ffdc 	bl	8004834 <softTimer_start>
			}

			if(softTimer_expired(&timeout)) {
 800287c:	4878      	ldr	r0, [pc, #480]	; (8002a60 <handle_requestGpsInfo+0x260>)
 800287e:	f001 ffed 	bl	800485c <softTimer_expired>
 8002882:	4603      	mov	r3, r0
 8002884:	2b00      	cmp	r3, #0
 8002886:	d006      	beq.n	8002896 <handle_requestGpsInfo+0x96>
				pinGsmUartTx_transmit((uint8_t *) gsmModule_command_cgpsstatus);
 8002888:	4876      	ldr	r0, [pc, #472]	; (8002a64 <handle_requestGpsInfo+0x264>)
 800288a:	f001 fbbf 	bl	800400c <pinGsmUartTx_transmit>
				fsmManager_gotoState(&gsmModule_requestGpsInfo_state, __gsmModule_requestGpsInfo_check_atCgpsstatus);
 800288e:	2102      	movs	r1, #2
 8002890:	4872      	ldr	r0, [pc, #456]	; (8002a5c <handle_requestGpsInfo+0x25c>)
 8002892:	f7ff f983 	bl	8001b9c <fsmManager_gotoState>
			}

			if(fsmManager_isStateOut(&gsmModule_requestGpsInfo_state)) {
 8002896:	4871      	ldr	r0, [pc, #452]	; (8002a5c <handle_requestGpsInfo+0x25c>)
 8002898:	f7ff f9ad 	bl	8001bf6 <fsmManager_isStateOut>
 800289c:	4603      	mov	r3, r0
 800289e:	2b00      	cmp	r3, #0
 80028a0:	f000 80cf 	beq.w	8002a42 <handle_requestGpsInfo+0x242>
				fsmManager_stateOut(&gsmModule_requestGpsInfo_state);
 80028a4:	486d      	ldr	r0, [pc, #436]	; (8002a5c <handle_requestGpsInfo+0x25c>)
 80028a6:	f7ff f9c0 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 80028aa:	e0ca      	b.n	8002a42 <handle_requestGpsInfo+0x242>



		case __gsmModule_requestGpsInfo_check_atCgpsstatus:
			if(fsmManager_isStateIn(&gsmModule_requestGpsInfo_state)) {
 80028ac:	486b      	ldr	r0, [pc, #428]	; (8002a5c <handle_requestGpsInfo+0x25c>)
 80028ae:	f7ff f997 	bl	8001be0 <fsmManager_isStateIn>
 80028b2:	4603      	mov	r3, r0
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d007      	beq.n	80028c8 <handle_requestGpsInfo+0xc8>
				fsmManager_stateIn(&gsmModule_requestGpsInfo_state);
 80028b8:	4868      	ldr	r0, [pc, #416]	; (8002a5c <handle_requestGpsInfo+0x25c>)
 80028ba:	f7ff f9a7 	bl	8001c0c <fsmManager_stateIn>

				softTimer_start(&timeout, 1000);
 80028be:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80028c2:	4867      	ldr	r0, [pc, #412]	; (8002a60 <handle_requestGpsInfo+0x260>)
 80028c4:	f001 ffb6 	bl	8004834 <softTimer_start>
			}


			if(string_containsWithinLength(gsmRxDataChunk, (uint8_t *) gsmModule_response_gps2dFix, gsmRxDataChunkLen) ||
 80028c8:	4b67      	ldr	r3, [pc, #412]	; (8002a68 <handle_requestGpsInfo+0x268>)
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	461a      	mov	r2, r3
 80028ce:	4967      	ldr	r1, [pc, #412]	; (8002a6c <handle_requestGpsInfo+0x26c>)
 80028d0:	4867      	ldr	r0, [pc, #412]	; (8002a70 <handle_requestGpsInfo+0x270>)
 80028d2:	f002 fe22 	bl	800551a <string_containsWithinLength>
 80028d6:	4603      	mov	r3, r0
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d109      	bne.n	80028f0 <handle_requestGpsInfo+0xf0>
			   string_containsWithinLength(gsmRxDataChunk, (uint8_t *) gsmModule_response_gps3dFix, gsmRxDataChunkLen)) {
 80028dc:	4b62      	ldr	r3, [pc, #392]	; (8002a68 <handle_requestGpsInfo+0x268>)
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	461a      	mov	r2, r3
 80028e2:	4964      	ldr	r1, [pc, #400]	; (8002a74 <handle_requestGpsInfo+0x274>)
 80028e4:	4862      	ldr	r0, [pc, #392]	; (8002a70 <handle_requestGpsInfo+0x270>)
 80028e6:	f002 fe18 	bl	800551a <string_containsWithinLength>
 80028ea:	4603      	mov	r3, r0
			if(string_containsWithinLength(gsmRxDataChunk, (uint8_t *) gsmModule_response_gps2dFix, gsmRxDataChunkLen) ||
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d009      	beq.n	8002904 <handle_requestGpsInfo+0x104>
				flags_gsmModule.bits.isGpsFixed = 1;
 80028f0:	4a61      	ldr	r2, [pc, #388]	; (8002a78 <handle_requestGpsInfo+0x278>)
 80028f2:	7853      	ldrb	r3, [r2, #1]
 80028f4:	f043 0310 	orr.w	r3, r3, #16
 80028f8:	7053      	strb	r3, [r2, #1]

				fsmManager_gotoState(&gsmModule_requestGpsInfo_state, __gsmModule_requestGpsInfo_send_atCgpsinf2);
 80028fa:	2103      	movs	r1, #3
 80028fc:	4857      	ldr	r0, [pc, #348]	; (8002a5c <handle_requestGpsInfo+0x25c>)
 80028fe:	f7ff f94d 	bl	8001b9c <fsmManager_gotoState>
 8002902:	e009      	b.n	8002918 <handle_requestGpsInfo+0x118>
			}
			else if(softTimer_expired(&timeout)) {
 8002904:	4856      	ldr	r0, [pc, #344]	; (8002a60 <handle_requestGpsInfo+0x260>)
 8002906:	f001 ffa9 	bl	800485c <softTimer_expired>
 800290a:	4603      	mov	r3, r0
 800290c:	2b00      	cmp	r3, #0
 800290e:	d003      	beq.n	8002918 <handle_requestGpsInfo+0x118>
				fsmManager_gotoState(&gsmModule_requestGpsInfo_state, __gsmModule_requestGpsInfo_send_atCgpsstatus);
 8002910:	2101      	movs	r1, #1
 8002912:	4852      	ldr	r0, [pc, #328]	; (8002a5c <handle_requestGpsInfo+0x25c>)
 8002914:	f7ff f942 	bl	8001b9c <fsmManager_gotoState>
			}

			if(fsmManager_isStateOut(&gsmModule_requestGpsInfo_state)) {
 8002918:	4850      	ldr	r0, [pc, #320]	; (8002a5c <handle_requestGpsInfo+0x25c>)
 800291a:	f7ff f96c 	bl	8001bf6 <fsmManager_isStateOut>
 800291e:	4603      	mov	r3, r0
 8002920:	2b00      	cmp	r3, #0
 8002922:	f000 8090 	beq.w	8002a46 <handle_requestGpsInfo+0x246>
				fsmManager_stateOut(&gsmModule_requestGpsInfo_state);
 8002926:	484d      	ldr	r0, [pc, #308]	; (8002a5c <handle_requestGpsInfo+0x25c>)
 8002928:	f7ff f97f 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 800292c:	e08b      	b.n	8002a46 <handle_requestGpsInfo+0x246>



		case __gsmModule_requestGpsInfo_send_atCgpsinf2:
			if(fsmManager_isStateIn(&gsmModule_requestGpsInfo_state)) {
 800292e:	484b      	ldr	r0, [pc, #300]	; (8002a5c <handle_requestGpsInfo+0x25c>)
 8002930:	f7ff f956 	bl	8001be0 <fsmManager_isStateIn>
 8002934:	4603      	mov	r3, r0
 8002936:	2b00      	cmp	r3, #0
 8002938:	d002      	beq.n	8002940 <handle_requestGpsInfo+0x140>
				fsmManager_stateIn(&gsmModule_requestGpsInfo_state);
 800293a:	4848      	ldr	r0, [pc, #288]	; (8002a5c <handle_requestGpsInfo+0x25c>)
 800293c:	f7ff f966 	bl	8001c0c <fsmManager_stateIn>
			}

			pinGsmUartTx_transmit((uint8_t *) gsmModule_command_cgpsinf2);
 8002940:	484e      	ldr	r0, [pc, #312]	; (8002a7c <handle_requestGpsInfo+0x27c>)
 8002942:	f001 fb63 	bl	800400c <pinGsmUartTx_transmit>
			fsmManager_gotoState(&gsmModule_requestGpsInfo_state, __gsmModule_requestGpsInfo_get_atCgpsinf2);
 8002946:	2104      	movs	r1, #4
 8002948:	4844      	ldr	r0, [pc, #272]	; (8002a5c <handle_requestGpsInfo+0x25c>)
 800294a:	f7ff f927 	bl	8001b9c <fsmManager_gotoState>

			if(fsmManager_isStateOut(&gsmModule_requestGpsInfo_state)) {
 800294e:	4843      	ldr	r0, [pc, #268]	; (8002a5c <handle_requestGpsInfo+0x25c>)
 8002950:	f7ff f951 	bl	8001bf6 <fsmManager_isStateOut>
 8002954:	4603      	mov	r3, r0
 8002956:	2b00      	cmp	r3, #0
 8002958:	d077      	beq.n	8002a4a <handle_requestGpsInfo+0x24a>
				fsmManager_stateOut(&gsmModule_requestGpsInfo_state);
 800295a:	4840      	ldr	r0, [pc, #256]	; (8002a5c <handle_requestGpsInfo+0x25c>)
 800295c:	f7ff f965 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 8002960:	e073      	b.n	8002a4a <handle_requestGpsInfo+0x24a>



		case __gsmModule_requestGpsInfo_get_atCgpsinf2:
			if(fsmManager_isStateIn(&gsmModule_requestGpsInfo_state)) {
 8002962:	483e      	ldr	r0, [pc, #248]	; (8002a5c <handle_requestGpsInfo+0x25c>)
 8002964:	f7ff f93c 	bl	8001be0 <fsmManager_isStateIn>
 8002968:	4603      	mov	r3, r0
 800296a:	2b00      	cmp	r3, #0
 800296c:	d007      	beq.n	800297e <handle_requestGpsInfo+0x17e>
				fsmManager_stateIn(&gsmModule_requestGpsInfo_state);
 800296e:	483b      	ldr	r0, [pc, #236]	; (8002a5c <handle_requestGpsInfo+0x25c>)
 8002970:	f7ff f94c 	bl	8001c0c <fsmManager_stateIn>

				softTimer_start(&timeout, 1000);
 8002974:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002978:	4839      	ldr	r0, [pc, #228]	; (8002a60 <handle_requestGpsInfo+0x260>)
 800297a:	f001 ff5b 	bl	8004834 <softTimer_start>
			}

			if(string_containsWithinLength(gsmRxDataChunk, (uint8_t *) gsmModule_response_gpsInf2, gsmRxDataChunkLen)) {
 800297e:	4b3a      	ldr	r3, [pc, #232]	; (8002a68 <handle_requestGpsInfo+0x268>)
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	461a      	mov	r2, r3
 8002984:	493e      	ldr	r1, [pc, #248]	; (8002a80 <handle_requestGpsInfo+0x280>)
 8002986:	483a      	ldr	r0, [pc, #232]	; (8002a70 <handle_requestGpsInfo+0x270>)
 8002988:	f002 fdc7 	bl	800551a <string_containsWithinLength>
 800298c:	4603      	mov	r3, r0
 800298e:	2b00      	cmp	r3, #0
 8002990:	d009      	beq.n	80029a6 <handle_requestGpsInfo+0x1a6>
				flags_gsmModule.bits.requestGpsInfo = 0;
 8002992:	4a39      	ldr	r2, [pc, #228]	; (8002a78 <handle_requestGpsInfo+0x278>)
 8002994:	7813      	ldrb	r3, [r2, #0]
 8002996:	f36f 03c3 	bfc	r3, #3, #1
 800299a:	7013      	strb	r3, [r2, #0]

				fsmManager_gotoState(&gsmModule_requestGpsInfo_state, __gsmModule_requestGpsInfo_idle);
 800299c:	2100      	movs	r1, #0
 800299e:	482f      	ldr	r0, [pc, #188]	; (8002a5c <handle_requestGpsInfo+0x25c>)
 80029a0:	f7ff f8fc 	bl	8001b9c <fsmManager_gotoState>
 80029a4:	e009      	b.n	80029ba <handle_requestGpsInfo+0x1ba>
			}
			else if(softTimer_expired(&timeout)) {
 80029a6:	482e      	ldr	r0, [pc, #184]	; (8002a60 <handle_requestGpsInfo+0x260>)
 80029a8:	f001 ff58 	bl	800485c <softTimer_expired>
 80029ac:	4603      	mov	r3, r0
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d003      	beq.n	80029ba <handle_requestGpsInfo+0x1ba>
				fsmManager_gotoState(&gsmModule_requestGpsInfo_state, __gsmModule_requestGpsInfo_send_atCgpsinf2);
 80029b2:	2103      	movs	r1, #3
 80029b4:	4829      	ldr	r0, [pc, #164]	; (8002a5c <handle_requestGpsInfo+0x25c>)
 80029b6:	f7ff f8f1 	bl	8001b9c <fsmManager_gotoState>
			}

			if(fsmManager_isStateOut(&gsmModule_requestGpsInfo_state)) {
 80029ba:	4828      	ldr	r0, [pc, #160]	; (8002a5c <handle_requestGpsInfo+0x25c>)
 80029bc:	f7ff f91b 	bl	8001bf6 <fsmManager_isStateOut>
 80029c0:	4603      	mov	r3, r0
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d043      	beq.n	8002a4e <handle_requestGpsInfo+0x24e>
				fsmManager_stateOut(&gsmModule_requestGpsInfo_state);
 80029c6:	4825      	ldr	r0, [pc, #148]	; (8002a5c <handle_requestGpsInfo+0x25c>)
 80029c8:	f7ff f92f 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 80029cc:	e03f      	b.n	8002a4e <handle_requestGpsInfo+0x24e>



		case __gsmModule_requestGpsInfo_error:
			if(fsmManager_isStateIn(&gsmModule_requestGpsInfo_state)) {
 80029ce:	4823      	ldr	r0, [pc, #140]	; (8002a5c <handle_requestGpsInfo+0x25c>)
 80029d0:	f7ff f906 	bl	8001be0 <fsmManager_isStateIn>
 80029d4:	4603      	mov	r3, r0
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d002      	beq.n	80029e0 <handle_requestGpsInfo+0x1e0>
				fsmManager_stateIn(&gsmModule_requestGpsInfo_state);
 80029da:	4820      	ldr	r0, [pc, #128]	; (8002a5c <handle_requestGpsInfo+0x25c>)
 80029dc:	f7ff f916 	bl	8001c0c <fsmManager_stateIn>
			}

			flags_gsmModule.bits.requestGpsInfo = 0;
 80029e0:	4a25      	ldr	r2, [pc, #148]	; (8002a78 <handle_requestGpsInfo+0x278>)
 80029e2:	7813      	ldrb	r3, [r2, #0]
 80029e4:	f36f 03c3 	bfc	r3, #3, #1
 80029e8:	7013      	strb	r3, [r2, #0]
			flags_gsmModuleError.bits.gpsInfo = 1;
 80029ea:	4a26      	ldr	r2, [pc, #152]	; (8002a84 <handle_requestGpsInfo+0x284>)
 80029ec:	7813      	ldrb	r3, [r2, #0]
 80029ee:	f043 0308 	orr.w	r3, r3, #8
 80029f2:	7013      	strb	r3, [r2, #0]
			fsmManager_gotoState(&gsmModule_requestGpsInfo_state, __gsmModule_requestGpsInfo_idle);
 80029f4:	2100      	movs	r1, #0
 80029f6:	4819      	ldr	r0, [pc, #100]	; (8002a5c <handle_requestGpsInfo+0x25c>)
 80029f8:	f7ff f8d0 	bl	8001b9c <fsmManager_gotoState>

			if(fsmManager_isStateOut(&gsmModule_requestGpsInfo_state)) {
 80029fc:	4817      	ldr	r0, [pc, #92]	; (8002a5c <handle_requestGpsInfo+0x25c>)
 80029fe:	f7ff f8fa 	bl	8001bf6 <fsmManager_isStateOut>
 8002a02:	4603      	mov	r3, r0
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d024      	beq.n	8002a52 <handle_requestGpsInfo+0x252>
				fsmManager_stateOut(&gsmModule_requestGpsInfo_state);
 8002a08:	4814      	ldr	r0, [pc, #80]	; (8002a5c <handle_requestGpsInfo+0x25c>)
 8002a0a:	f7ff f90e 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 8002a0e:	e020      	b.n	8002a52 <handle_requestGpsInfo+0x252>



		default:
			if(fsmManager_isStateIn(&gsmModule_requestGpsInfo_state)) {
 8002a10:	4812      	ldr	r0, [pc, #72]	; (8002a5c <handle_requestGpsInfo+0x25c>)
 8002a12:	f7ff f8e5 	bl	8001be0 <fsmManager_isStateIn>
 8002a16:	4603      	mov	r3, r0
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d002      	beq.n	8002a22 <handle_requestGpsInfo+0x222>
				fsmManager_stateIn(&gsmModule_requestGpsInfo_state);
 8002a1c:	480f      	ldr	r0, [pc, #60]	; (8002a5c <handle_requestGpsInfo+0x25c>)
 8002a1e:	f7ff f8f5 	bl	8001c0c <fsmManager_stateIn>
			}

			fsmManager_gotoState(&gsmModule_requestGpsInfo_state, __gsmModule_requestGpsInfo_idle);
 8002a22:	2100      	movs	r1, #0
 8002a24:	480d      	ldr	r0, [pc, #52]	; (8002a5c <handle_requestGpsInfo+0x25c>)
 8002a26:	f7ff f8b9 	bl	8001b9c <fsmManager_gotoState>

			if(fsmManager_isStateOut(&gsmModule_requestGpsInfo_state)) {
 8002a2a:	480c      	ldr	r0, [pc, #48]	; (8002a5c <handle_requestGpsInfo+0x25c>)
 8002a2c:	f7ff f8e3 	bl	8001bf6 <fsmManager_isStateOut>
 8002a30:	4603      	mov	r3, r0
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d00f      	beq.n	8002a56 <handle_requestGpsInfo+0x256>
				fsmManager_stateOut(&gsmModule_requestGpsInfo_state);
 8002a36:	4809      	ldr	r0, [pc, #36]	; (8002a5c <handle_requestGpsInfo+0x25c>)
 8002a38:	f7ff f8f7 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 8002a3c:	e00b      	b.n	8002a56 <handle_requestGpsInfo+0x256>
			break;
 8002a3e:	bf00      	nop
 8002a40:	e00a      	b.n	8002a58 <handle_requestGpsInfo+0x258>
			break;
 8002a42:	bf00      	nop
 8002a44:	e008      	b.n	8002a58 <handle_requestGpsInfo+0x258>
			break;
 8002a46:	bf00      	nop
 8002a48:	e006      	b.n	8002a58 <handle_requestGpsInfo+0x258>
			break;
 8002a4a:	bf00      	nop
 8002a4c:	e004      	b.n	8002a58 <handle_requestGpsInfo+0x258>
			break;
 8002a4e:	bf00      	nop
 8002a50:	e002      	b.n	8002a58 <handle_requestGpsInfo+0x258>
			break;
 8002a52:	bf00      	nop
 8002a54:	e000      	b.n	8002a58 <handle_requestGpsInfo+0x258>
			break;
 8002a56:	bf00      	nop
	}
}
 8002a58:	bf00      	nop
 8002a5a:	bd80      	pop	{r7, pc}
 8002a5c:	20000500 	.word	0x20000500
 8002a60:	200004d0 	.word	0x200004d0
 8002a64:	080091a0 	.word	0x080091a0
 8002a68:	200003ec 	.word	0x200003ec
 8002a6c:	080093a4 	.word	0x080093a4
 8002a70:	2000031c 	.word	0x2000031c
 8002a74:	080093ac 	.word	0x080093ac
 8002a78:	200004b8 	.word	0x200004b8
 8002a7c:	080091b4 	.word	0x080091b4
 8002a80:	080093b4 	.word	0x080093b4
 8002a84:	200004bc 	.word	0x200004bc

08002a88 <handle_requestGpsOff>:

static void handle_requestGpsOff(void)
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	af00      	add	r7, sp, #0
	switch(fsmManager_getState(&gsmModule_requestGpsOff_state)) {
 8002a8c:	48b1      	ldr	r0, [pc, #708]	; (8002d54 <handle_requestGpsOff+0x2cc>)
 8002a8e:	f7ff f89c 	bl	8001bca <fsmManager_getState>
 8002a92:	4603      	mov	r3, r0
 8002a94:	2b07      	cmp	r3, #7
 8002a96:	f200 8133 	bhi.w	8002d00 <handle_requestGpsOff+0x278>
 8002a9a:	a201      	add	r2, pc, #4	; (adr r2, 8002aa0 <handle_requestGpsOff+0x18>)
 8002a9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002aa0:	08002ac1 	.word	0x08002ac1
 8002aa4:	08002af1 	.word	0x08002af1
 8002aa8:	08002b27 	.word	0x08002b27
 8002aac:	08002b89 	.word	0x08002b89
 8002ab0:	08002bbf 	.word	0x08002bbf
 8002ab4:	08002c21 	.word	0x08002c21
 8002ab8:	08002c55 	.word	0x08002c55
 8002abc:	08002cbf 	.word	0x08002cbf
		case __gsmModule_requestGpsOff_idle:
			if(fsmManager_isStateIn(&gsmModule_requestGpsOff_state)) {
 8002ac0:	48a4      	ldr	r0, [pc, #656]	; (8002d54 <handle_requestGpsOff+0x2cc>)
 8002ac2:	f7ff f88d 	bl	8001be0 <fsmManager_isStateIn>
 8002ac6:	4603      	mov	r3, r0
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d002      	beq.n	8002ad2 <handle_requestGpsOff+0x4a>
				fsmManager_stateIn(&gsmModule_requestGpsOff_state);
 8002acc:	48a1      	ldr	r0, [pc, #644]	; (8002d54 <handle_requestGpsOff+0x2cc>)
 8002ace:	f7ff f89d 	bl	8001c0c <fsmManager_stateIn>
			}

			fsmManager_gotoState(&gsmModule_requestGpsOff_state, __gsmModule_requestGpsOff_send_atCgpsrst0);
 8002ad2:	2101      	movs	r1, #1
 8002ad4:	489f      	ldr	r0, [pc, #636]	; (8002d54 <handle_requestGpsOff+0x2cc>)
 8002ad6:	f7ff f861 	bl	8001b9c <fsmManager_gotoState>

			if(fsmManager_isStateOut(&gsmModule_requestGpsOff_state)) {
 8002ada:	489e      	ldr	r0, [pc, #632]	; (8002d54 <handle_requestGpsOff+0x2cc>)
 8002adc:	f7ff f88b 	bl	8001bf6 <fsmManager_isStateOut>
 8002ae0:	4603      	mov	r3, r0
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	f000 8123 	beq.w	8002d2e <handle_requestGpsOff+0x2a6>
				fsmManager_stateOut(&gsmModule_requestGpsOff_state);
 8002ae8:	489a      	ldr	r0, [pc, #616]	; (8002d54 <handle_requestGpsOff+0x2cc>)
 8002aea:	f7ff f89e 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 8002aee:	e11e      	b.n	8002d2e <handle_requestGpsOff+0x2a6>



		case __gsmModule_requestGpsOff_send_atCgpsrst0:
			if(fsmManager_isStateIn(&gsmModule_requestGpsOff_state)) {
 8002af0:	4898      	ldr	r0, [pc, #608]	; (8002d54 <handle_requestGpsOff+0x2cc>)
 8002af2:	f7ff f875 	bl	8001be0 <fsmManager_isStateIn>
 8002af6:	4603      	mov	r3, r0
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d002      	beq.n	8002b02 <handle_requestGpsOff+0x7a>
				fsmManager_stateIn(&gsmModule_requestGpsOff_state);
 8002afc:	4895      	ldr	r0, [pc, #596]	; (8002d54 <handle_requestGpsOff+0x2cc>)
 8002afe:	f7ff f885 	bl	8001c0c <fsmManager_stateIn>
			}

			pinGsmUartTx_transmit((uint8_t *) gsmModule_command_cgpsrst0);
 8002b02:	4895      	ldr	r0, [pc, #596]	; (8002d58 <handle_requestGpsOff+0x2d0>)
 8002b04:	f001 fa82 	bl	800400c <pinGsmUartTx_transmit>
			fsmManager_gotoState(&gsmModule_requestGpsOff_state, __gsmModule_requestGpsOff_waitOk_atCgpsrst0);
 8002b08:	2102      	movs	r1, #2
 8002b0a:	4892      	ldr	r0, [pc, #584]	; (8002d54 <handle_requestGpsOff+0x2cc>)
 8002b0c:	f7ff f846 	bl	8001b9c <fsmManager_gotoState>

			if(fsmManager_isStateOut(&gsmModule_requestGpsOff_state)) {
 8002b10:	4890      	ldr	r0, [pc, #576]	; (8002d54 <handle_requestGpsOff+0x2cc>)
 8002b12:	f7ff f870 	bl	8001bf6 <fsmManager_isStateOut>
 8002b16:	4603      	mov	r3, r0
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	f000 810a 	beq.w	8002d32 <handle_requestGpsOff+0x2aa>
				fsmManager_stateOut(&gsmModule_requestGpsOff_state);
 8002b1e:	488d      	ldr	r0, [pc, #564]	; (8002d54 <handle_requestGpsOff+0x2cc>)
 8002b20:	f7ff f883 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 8002b24:	e105      	b.n	8002d32 <handle_requestGpsOff+0x2aa>



		case __gsmModule_requestGpsOff_waitOk_atCgpsrst0:
			if(fsmManager_isStateIn(&gsmModule_requestGpsOff_state)) {
 8002b26:	488b      	ldr	r0, [pc, #556]	; (8002d54 <handle_requestGpsOff+0x2cc>)
 8002b28:	f7ff f85a 	bl	8001be0 <fsmManager_isStateIn>
 8002b2c:	4603      	mov	r3, r0
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d006      	beq.n	8002b40 <handle_requestGpsOff+0xb8>
				fsmManager_stateIn(&gsmModule_requestGpsOff_state);
 8002b32:	4888      	ldr	r0, [pc, #544]	; (8002d54 <handle_requestGpsOff+0x2cc>)
 8002b34:	f7ff f86a 	bl	8001c0c <fsmManager_stateIn>

				softTimer_start(&timeout, 100);
 8002b38:	2164      	movs	r1, #100	; 0x64
 8002b3a:	4888      	ldr	r0, [pc, #544]	; (8002d5c <handle_requestGpsOff+0x2d4>)
 8002b3c:	f001 fe7a 	bl	8004834 <softTimer_start>
			}

			if(string_containsWithinLength(gsmRxDataChunk, (uint8_t *) gsmModule_response_ok, gsmRxDataChunkLen)) {
 8002b40:	4b87      	ldr	r3, [pc, #540]	; (8002d60 <handle_requestGpsOff+0x2d8>)
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	461a      	mov	r2, r3
 8002b46:	4987      	ldr	r1, [pc, #540]	; (8002d64 <handle_requestGpsOff+0x2dc>)
 8002b48:	4887      	ldr	r0, [pc, #540]	; (8002d68 <handle_requestGpsOff+0x2e0>)
 8002b4a:	f002 fce6 	bl	800551a <string_containsWithinLength>
 8002b4e:	4603      	mov	r3, r0
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d004      	beq.n	8002b5e <handle_requestGpsOff+0xd6>
				fsmManager_gotoState(&gsmModule_requestGpsOff_state, __gsmModule_requestGpsOff_send_atCgpsrst1);
 8002b54:	2103      	movs	r1, #3
 8002b56:	487f      	ldr	r0, [pc, #508]	; (8002d54 <handle_requestGpsOff+0x2cc>)
 8002b58:	f7ff f820 	bl	8001b9c <fsmManager_gotoState>
 8002b5c:	e009      	b.n	8002b72 <handle_requestGpsOff+0xea>
			}
			else if(softTimer_expired(&timeout)) {
 8002b5e:	487f      	ldr	r0, [pc, #508]	; (8002d5c <handle_requestGpsOff+0x2d4>)
 8002b60:	f001 fe7c 	bl	800485c <softTimer_expired>
 8002b64:	4603      	mov	r3, r0
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d003      	beq.n	8002b72 <handle_requestGpsOff+0xea>
				fsmManager_gotoState(&gsmModule_requestGpsOff_state, __gsmModule_requestGpsOff_error);
 8002b6a:	2107      	movs	r1, #7
 8002b6c:	4879      	ldr	r0, [pc, #484]	; (8002d54 <handle_requestGpsOff+0x2cc>)
 8002b6e:	f7ff f815 	bl	8001b9c <fsmManager_gotoState>
			}

			if(fsmManager_isStateOut(&gsmModule_requestGpsOff_state)) {
 8002b72:	4878      	ldr	r0, [pc, #480]	; (8002d54 <handle_requestGpsOff+0x2cc>)
 8002b74:	f7ff f83f 	bl	8001bf6 <fsmManager_isStateOut>
 8002b78:	4603      	mov	r3, r0
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	f000 80db 	beq.w	8002d36 <handle_requestGpsOff+0x2ae>
				fsmManager_stateOut(&gsmModule_requestGpsOff_state);
 8002b80:	4874      	ldr	r0, [pc, #464]	; (8002d54 <handle_requestGpsOff+0x2cc>)
 8002b82:	f7ff f852 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 8002b86:	e0d6      	b.n	8002d36 <handle_requestGpsOff+0x2ae>



		case __gsmModule_requestGpsOff_send_atCgpsrst1:
			if(fsmManager_isStateIn(&gsmModule_requestGpsOff_state)) {
 8002b88:	4872      	ldr	r0, [pc, #456]	; (8002d54 <handle_requestGpsOff+0x2cc>)
 8002b8a:	f7ff f829 	bl	8001be0 <fsmManager_isStateIn>
 8002b8e:	4603      	mov	r3, r0
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d002      	beq.n	8002b9a <handle_requestGpsOff+0x112>
				fsmManager_stateIn(&gsmModule_requestGpsOff_state);
 8002b94:	486f      	ldr	r0, [pc, #444]	; (8002d54 <handle_requestGpsOff+0x2cc>)
 8002b96:	f7ff f839 	bl	8001c0c <fsmManager_stateIn>
			}

			pinGsmUartTx_transmit((uint8_t *) gsmModule_command_cgpsrst1);
 8002b9a:	4874      	ldr	r0, [pc, #464]	; (8002d6c <handle_requestGpsOff+0x2e4>)
 8002b9c:	f001 fa36 	bl	800400c <pinGsmUartTx_transmit>
			fsmManager_gotoState(&gsmModule_requestGpsOff_state, __gsmModule_requestGpsOff_waitOk_atCgpsrst1);
 8002ba0:	2104      	movs	r1, #4
 8002ba2:	486c      	ldr	r0, [pc, #432]	; (8002d54 <handle_requestGpsOff+0x2cc>)
 8002ba4:	f7fe fffa 	bl	8001b9c <fsmManager_gotoState>

			if(fsmManager_isStateOut(&gsmModule_requestGpsOff_state)) {
 8002ba8:	486a      	ldr	r0, [pc, #424]	; (8002d54 <handle_requestGpsOff+0x2cc>)
 8002baa:	f7ff f824 	bl	8001bf6 <fsmManager_isStateOut>
 8002bae:	4603      	mov	r3, r0
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	f000 80c2 	beq.w	8002d3a <handle_requestGpsOff+0x2b2>
				fsmManager_stateOut(&gsmModule_requestGpsOff_state);
 8002bb6:	4867      	ldr	r0, [pc, #412]	; (8002d54 <handle_requestGpsOff+0x2cc>)
 8002bb8:	f7ff f837 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 8002bbc:	e0bd      	b.n	8002d3a <handle_requestGpsOff+0x2b2>



		case __gsmModule_requestGpsOff_waitOk_atCgpsrst1:
			if(fsmManager_isStateIn(&gsmModule_requestGpsOff_state)) {
 8002bbe:	4865      	ldr	r0, [pc, #404]	; (8002d54 <handle_requestGpsOff+0x2cc>)
 8002bc0:	f7ff f80e 	bl	8001be0 <fsmManager_isStateIn>
 8002bc4:	4603      	mov	r3, r0
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d006      	beq.n	8002bd8 <handle_requestGpsOff+0x150>
				fsmManager_stateIn(&gsmModule_requestGpsOff_state);
 8002bca:	4862      	ldr	r0, [pc, #392]	; (8002d54 <handle_requestGpsOff+0x2cc>)
 8002bcc:	f7ff f81e 	bl	8001c0c <fsmManager_stateIn>

				softTimer_start(&timeout, 100);
 8002bd0:	2164      	movs	r1, #100	; 0x64
 8002bd2:	4862      	ldr	r0, [pc, #392]	; (8002d5c <handle_requestGpsOff+0x2d4>)
 8002bd4:	f001 fe2e 	bl	8004834 <softTimer_start>
			}

			if(string_containsWithinLength(gsmRxDataChunk, (uint8_t *) gsmModule_response_ok, gsmRxDataChunkLen)) {
 8002bd8:	4b61      	ldr	r3, [pc, #388]	; (8002d60 <handle_requestGpsOff+0x2d8>)
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	461a      	mov	r2, r3
 8002bde:	4961      	ldr	r1, [pc, #388]	; (8002d64 <handle_requestGpsOff+0x2dc>)
 8002be0:	4861      	ldr	r0, [pc, #388]	; (8002d68 <handle_requestGpsOff+0x2e0>)
 8002be2:	f002 fc9a 	bl	800551a <string_containsWithinLength>
 8002be6:	4603      	mov	r3, r0
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d004      	beq.n	8002bf6 <handle_requestGpsOff+0x16e>
				fsmManager_gotoState(&gsmModule_requestGpsOff_state, __gsmModule_requestGpsOff_send_atCgpspwr0);
 8002bec:	2105      	movs	r1, #5
 8002bee:	4859      	ldr	r0, [pc, #356]	; (8002d54 <handle_requestGpsOff+0x2cc>)
 8002bf0:	f7fe ffd4 	bl	8001b9c <fsmManager_gotoState>
 8002bf4:	e009      	b.n	8002c0a <handle_requestGpsOff+0x182>
			}
			else if(softTimer_expired(&timeout)) {
 8002bf6:	4859      	ldr	r0, [pc, #356]	; (8002d5c <handle_requestGpsOff+0x2d4>)
 8002bf8:	f001 fe30 	bl	800485c <softTimer_expired>
 8002bfc:	4603      	mov	r3, r0
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d003      	beq.n	8002c0a <handle_requestGpsOff+0x182>
				fsmManager_gotoState(&gsmModule_requestGpsOff_state, __gsmModule_requestGpsOff_error);
 8002c02:	2107      	movs	r1, #7
 8002c04:	4853      	ldr	r0, [pc, #332]	; (8002d54 <handle_requestGpsOff+0x2cc>)
 8002c06:	f7fe ffc9 	bl	8001b9c <fsmManager_gotoState>
			}

			if(fsmManager_isStateOut(&gsmModule_requestGpsOff_state)) {
 8002c0a:	4852      	ldr	r0, [pc, #328]	; (8002d54 <handle_requestGpsOff+0x2cc>)
 8002c0c:	f7fe fff3 	bl	8001bf6 <fsmManager_isStateOut>
 8002c10:	4603      	mov	r3, r0
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	f000 8093 	beq.w	8002d3e <handle_requestGpsOff+0x2b6>
				fsmManager_stateOut(&gsmModule_requestGpsOff_state);
 8002c18:	484e      	ldr	r0, [pc, #312]	; (8002d54 <handle_requestGpsOff+0x2cc>)
 8002c1a:	f7ff f806 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 8002c1e:	e08e      	b.n	8002d3e <handle_requestGpsOff+0x2b6>



		case __gsmModule_requestGpsOff_send_atCgpspwr0:
			if(fsmManager_isStateIn(&gsmModule_requestGpsOff_state)) {
 8002c20:	484c      	ldr	r0, [pc, #304]	; (8002d54 <handle_requestGpsOff+0x2cc>)
 8002c22:	f7fe ffdd 	bl	8001be0 <fsmManager_isStateIn>
 8002c26:	4603      	mov	r3, r0
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d002      	beq.n	8002c32 <handle_requestGpsOff+0x1aa>
				fsmManager_stateIn(&gsmModule_requestGpsOff_state);
 8002c2c:	4849      	ldr	r0, [pc, #292]	; (8002d54 <handle_requestGpsOff+0x2cc>)
 8002c2e:	f7fe ffed 	bl	8001c0c <fsmManager_stateIn>
			}

			pinGsmUartTx_transmit((uint8_t *) gsmModule_command_cgpspwr1);
 8002c32:	484f      	ldr	r0, [pc, #316]	; (8002d70 <handle_requestGpsOff+0x2e8>)
 8002c34:	f001 f9ea 	bl	800400c <pinGsmUartTx_transmit>
			fsmManager_gotoState(&gsmModule_requestGpsOff_state, __gsmModule_requestGpsOff_waitOk_atCgpspwr0);
 8002c38:	2106      	movs	r1, #6
 8002c3a:	4846      	ldr	r0, [pc, #280]	; (8002d54 <handle_requestGpsOff+0x2cc>)
 8002c3c:	f7fe ffae 	bl	8001b9c <fsmManager_gotoState>

			if(fsmManager_isStateOut(&gsmModule_requestGpsOff_state)) {
 8002c40:	4844      	ldr	r0, [pc, #272]	; (8002d54 <handle_requestGpsOff+0x2cc>)
 8002c42:	f7fe ffd8 	bl	8001bf6 <fsmManager_isStateOut>
 8002c46:	4603      	mov	r3, r0
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d07a      	beq.n	8002d42 <handle_requestGpsOff+0x2ba>
				fsmManager_stateOut(&gsmModule_requestGpsOff_state);
 8002c4c:	4841      	ldr	r0, [pc, #260]	; (8002d54 <handle_requestGpsOff+0x2cc>)
 8002c4e:	f7fe ffec 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 8002c52:	e076      	b.n	8002d42 <handle_requestGpsOff+0x2ba>



		case __gsmModule_requestGpsOff_waitOk_atCgpspwr0:
			if(fsmManager_isStateIn(&gsmModule_requestGpsOff_state)) {
 8002c54:	483f      	ldr	r0, [pc, #252]	; (8002d54 <handle_requestGpsOff+0x2cc>)
 8002c56:	f7fe ffc3 	bl	8001be0 <fsmManager_isStateIn>
 8002c5a:	4603      	mov	r3, r0
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d006      	beq.n	8002c6e <handle_requestGpsOff+0x1e6>
				fsmManager_stateIn(&gsmModule_requestGpsOff_state);
 8002c60:	483c      	ldr	r0, [pc, #240]	; (8002d54 <handle_requestGpsOff+0x2cc>)
 8002c62:	f7fe ffd3 	bl	8001c0c <fsmManager_stateIn>

				softTimer_start(&timeout, 100);
 8002c66:	2164      	movs	r1, #100	; 0x64
 8002c68:	483c      	ldr	r0, [pc, #240]	; (8002d5c <handle_requestGpsOff+0x2d4>)
 8002c6a:	f001 fde3 	bl	8004834 <softTimer_start>
			}

			if(string_containsWithinLength(gsmRxDataChunk, (uint8_t *) gsmModule_response_ok, gsmRxDataChunkLen)) {
 8002c6e:	4b3c      	ldr	r3, [pc, #240]	; (8002d60 <handle_requestGpsOff+0x2d8>)
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	461a      	mov	r2, r3
 8002c74:	493b      	ldr	r1, [pc, #236]	; (8002d64 <handle_requestGpsOff+0x2dc>)
 8002c76:	483c      	ldr	r0, [pc, #240]	; (8002d68 <handle_requestGpsOff+0x2e0>)
 8002c78:	f002 fc4f 	bl	800551a <string_containsWithinLength>
 8002c7c:	4603      	mov	r3, r0
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d009      	beq.n	8002c96 <handle_requestGpsOff+0x20e>
				flags_gsmModule.bits.requestGpsOff = 0;
 8002c82:	4a3c      	ldr	r2, [pc, #240]	; (8002d74 <handle_requestGpsOff+0x2ec>)
 8002c84:	7813      	ldrb	r3, [r2, #0]
 8002c86:	f36f 1304 	bfc	r3, #4, #1
 8002c8a:	7013      	strb	r3, [r2, #0]

				fsmManager_gotoState(&gsmModule_requestGpsOff_state, __gsmModule_requestGpsOff_idle);
 8002c8c:	2100      	movs	r1, #0
 8002c8e:	4831      	ldr	r0, [pc, #196]	; (8002d54 <handle_requestGpsOff+0x2cc>)
 8002c90:	f7fe ff84 	bl	8001b9c <fsmManager_gotoState>
 8002c94:	e009      	b.n	8002caa <handle_requestGpsOff+0x222>
			}
			else if(softTimer_expired(&timeout)) {
 8002c96:	4831      	ldr	r0, [pc, #196]	; (8002d5c <handle_requestGpsOff+0x2d4>)
 8002c98:	f001 fde0 	bl	800485c <softTimer_expired>
 8002c9c:	4603      	mov	r3, r0
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d003      	beq.n	8002caa <handle_requestGpsOff+0x222>
				fsmManager_gotoState(&gsmModule_requestGpsOff_state, __gsmModule_requestGpsOff_error);
 8002ca2:	2107      	movs	r1, #7
 8002ca4:	482b      	ldr	r0, [pc, #172]	; (8002d54 <handle_requestGpsOff+0x2cc>)
 8002ca6:	f7fe ff79 	bl	8001b9c <fsmManager_gotoState>
			}

			if(fsmManager_isStateOut(&gsmModule_requestGpsOff_state)) {
 8002caa:	482a      	ldr	r0, [pc, #168]	; (8002d54 <handle_requestGpsOff+0x2cc>)
 8002cac:	f7fe ffa3 	bl	8001bf6 <fsmManager_isStateOut>
 8002cb0:	4603      	mov	r3, r0
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d047      	beq.n	8002d46 <handle_requestGpsOff+0x2be>
				fsmManager_stateOut(&gsmModule_requestGpsOff_state);
 8002cb6:	4827      	ldr	r0, [pc, #156]	; (8002d54 <handle_requestGpsOff+0x2cc>)
 8002cb8:	f7fe ffb7 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 8002cbc:	e043      	b.n	8002d46 <handle_requestGpsOff+0x2be>



		case __gsmModule_requestGpsOff_error:
			if(fsmManager_isStateIn(&gsmModule_requestGpsOff_state)) {
 8002cbe:	4825      	ldr	r0, [pc, #148]	; (8002d54 <handle_requestGpsOff+0x2cc>)
 8002cc0:	f7fe ff8e 	bl	8001be0 <fsmManager_isStateIn>
 8002cc4:	4603      	mov	r3, r0
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d002      	beq.n	8002cd0 <handle_requestGpsOff+0x248>
				fsmManager_stateIn(&gsmModule_requestGpsOff_state);
 8002cca:	4822      	ldr	r0, [pc, #136]	; (8002d54 <handle_requestGpsOff+0x2cc>)
 8002ccc:	f7fe ff9e 	bl	8001c0c <fsmManager_stateIn>
			}

			flags_gsmModuleError.bits.gpsOff = 1;
 8002cd0:	4a29      	ldr	r2, [pc, #164]	; (8002d78 <handle_requestGpsOff+0x2f0>)
 8002cd2:	7813      	ldrb	r3, [r2, #0]
 8002cd4:	f043 0310 	orr.w	r3, r3, #16
 8002cd8:	7013      	strb	r3, [r2, #0]
			flags_gsmModule.bits.requestGpsOff = 0;
 8002cda:	4a26      	ldr	r2, [pc, #152]	; (8002d74 <handle_requestGpsOff+0x2ec>)
 8002cdc:	7813      	ldrb	r3, [r2, #0]
 8002cde:	f36f 1304 	bfc	r3, #4, #1
 8002ce2:	7013      	strb	r3, [r2, #0]

			fsmManager_gotoState(&gsmModule_requestGpsOff_state, __gsmModule_requestGpsOn_idle);
 8002ce4:	2100      	movs	r1, #0
 8002ce6:	481b      	ldr	r0, [pc, #108]	; (8002d54 <handle_requestGpsOff+0x2cc>)
 8002ce8:	f7fe ff58 	bl	8001b9c <fsmManager_gotoState>

			if(fsmManager_isStateOut(&gsmModule_requestGpsOff_state)) {
 8002cec:	4819      	ldr	r0, [pc, #100]	; (8002d54 <handle_requestGpsOff+0x2cc>)
 8002cee:	f7fe ff82 	bl	8001bf6 <fsmManager_isStateOut>
 8002cf2:	4603      	mov	r3, r0
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d028      	beq.n	8002d4a <handle_requestGpsOff+0x2c2>
				fsmManager_stateOut(&gsmModule_requestGpsOff_state);
 8002cf8:	4816      	ldr	r0, [pc, #88]	; (8002d54 <handle_requestGpsOff+0x2cc>)
 8002cfa:	f7fe ff96 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 8002cfe:	e024      	b.n	8002d4a <handle_requestGpsOff+0x2c2>



		default:
			if(fsmManager_isStateIn(&gsmModule_requestGpsOff_state)) {
 8002d00:	4814      	ldr	r0, [pc, #80]	; (8002d54 <handle_requestGpsOff+0x2cc>)
 8002d02:	f7fe ff6d 	bl	8001be0 <fsmManager_isStateIn>
 8002d06:	4603      	mov	r3, r0
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d002      	beq.n	8002d12 <handle_requestGpsOff+0x28a>
				fsmManager_stateIn(&gsmModule_requestGpsOff_state);
 8002d0c:	4811      	ldr	r0, [pc, #68]	; (8002d54 <handle_requestGpsOff+0x2cc>)
 8002d0e:	f7fe ff7d 	bl	8001c0c <fsmManager_stateIn>
			}

			fsmManager_gotoState(&gsmModule_requestGpsOff_state, __gsmModule_requestGpsOn_idle);
 8002d12:	2100      	movs	r1, #0
 8002d14:	480f      	ldr	r0, [pc, #60]	; (8002d54 <handle_requestGpsOff+0x2cc>)
 8002d16:	f7fe ff41 	bl	8001b9c <fsmManager_gotoState>

			if(fsmManager_isStateOut(&gsmModule_requestGpsOff_state)) {
 8002d1a:	480e      	ldr	r0, [pc, #56]	; (8002d54 <handle_requestGpsOff+0x2cc>)
 8002d1c:	f7fe ff6b 	bl	8001bf6 <fsmManager_isStateOut>
 8002d20:	4603      	mov	r3, r0
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d013      	beq.n	8002d4e <handle_requestGpsOff+0x2c6>
				fsmManager_stateOut(&gsmModule_requestGpsOff_state);
 8002d26:	480b      	ldr	r0, [pc, #44]	; (8002d54 <handle_requestGpsOff+0x2cc>)
 8002d28:	f7fe ff7f 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 8002d2c:	e00f      	b.n	8002d4e <handle_requestGpsOff+0x2c6>
			break;
 8002d2e:	bf00      	nop
 8002d30:	e00e      	b.n	8002d50 <handle_requestGpsOff+0x2c8>
			break;
 8002d32:	bf00      	nop
 8002d34:	e00c      	b.n	8002d50 <handle_requestGpsOff+0x2c8>
			break;
 8002d36:	bf00      	nop
 8002d38:	e00a      	b.n	8002d50 <handle_requestGpsOff+0x2c8>
			break;
 8002d3a:	bf00      	nop
 8002d3c:	e008      	b.n	8002d50 <handle_requestGpsOff+0x2c8>
			break;
 8002d3e:	bf00      	nop
 8002d40:	e006      	b.n	8002d50 <handle_requestGpsOff+0x2c8>
			break;
 8002d42:	bf00      	nop
 8002d44:	e004      	b.n	8002d50 <handle_requestGpsOff+0x2c8>
			break;
 8002d46:	bf00      	nop
 8002d48:	e002      	b.n	8002d50 <handle_requestGpsOff+0x2c8>
			break;
 8002d4a:	bf00      	nop
 8002d4c:	e000      	b.n	8002d50 <handle_requestGpsOff+0x2c8>
			break;
 8002d4e:	bf00      	nop
	}
}
 8002d50:	bf00      	nop
 8002d52:	bd80      	pop	{r7, pc}
 8002d54:	2000050c 	.word	0x2000050c
 8002d58:	08009180 	.word	0x08009180
 8002d5c:	200004d0 	.word	0x200004d0
 8002d60:	200003ec 	.word	0x200003ec
 8002d64:	08009358 	.word	0x08009358
 8002d68:	2000031c 	.word	0x2000031c
 8002d6c:	08009190 	.word	0x08009190
 8002d70:	08009170 	.word	0x08009170
 8002d74:	200004b8 	.word	0x200004b8
 8002d78:	200004bc 	.word	0x200004bc

08002d7c <handle_requestServerConnection>:

static void handle_requestServerConnection(void)
{
 8002d7c:	b580      	push	{r7, lr}
 8002d7e:	af00      	add	r7, sp, #0
	switch(fsmManager_getState(&gsmModule_requestServerConnection_state)) {
 8002d80:	48c3      	ldr	r0, [pc, #780]	; (8003090 <handle_requestServerConnection+0x314>)
 8002d82:	f7fe ff22 	bl	8001bca <fsmManager_getState>
 8002d86:	4603      	mov	r3, r0
 8002d88:	2b1f      	cmp	r3, #31
 8002d8a:	f200 85da 	bhi.w	8003942 <handle_requestServerConnection+0xbc6>
 8002d8e:	a201      	add	r2, pc, #4	; (adr r2, 8002d94 <handle_requestServerConnection+0x18>)
 8002d90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d94:	08002e15 	.word	0x08002e15
 8002d98:	08002e47 	.word	0x08002e47
 8002d9c:	08002e7f 	.word	0x08002e7f
 8002da0:	08002ee3 	.word	0x08002ee3
 8002da4:	08002f1b 	.word	0x08002f1b
 8002da8:	08002f81 	.word	0x08002f81
 8002dac:	08002fb9 	.word	0x08002fb9
 8002db0:	0800301f 	.word	0x0800301f
 8002db4:	08003057 	.word	0x08003057
 8002db8:	080030e9 	.word	0x080030e9
 8002dbc:	08003137 	.word	0x08003137
 8002dc0:	0800319b 	.word	0x0800319b
 8002dc4:	080031d1 	.word	0x080031d1
 8002dc8:	08003271 	.word	0x08003271
 8002dcc:	080032a7 	.word	0x080032a7
 8002dd0:	0800335f 	.word	0x0800335f
 8002dd4:	080033ed 	.word	0x080033ed
 8002dd8:	08003451 	.word	0x08003451
 8002ddc:	0800348f 	.word	0x0800348f
 8002de0:	080034f1 	.word	0x080034f1
 8002de4:	0800352f 	.word	0x0800352f
 8002de8:	08003591 	.word	0x08003591
 8002dec:	080035cf 	.word	0x080035cf
 8002df0:	08003631 	.word	0x08003631
 8002df4:	0800367d 	.word	0x0800367d
 8002df8:	08003711 	.word	0x08003711
 8002dfc:	08003747 	.word	0x08003747
 8002e00:	080037a9 	.word	0x080037a9
 8002e04:	080037f5 	.word	0x080037f5
 8002e08:	08003857 	.word	0x08003857
 8002e0c:	0800388d 	.word	0x0800388d
 8002e10:	08003901 	.word	0x08003901
		case __gsmModule_requestServerConnection_idle:
			if(fsmManager_isStateIn(&gsmModule_requestServerConnection_state)) {
 8002e14:	489e      	ldr	r0, [pc, #632]	; (8003090 <handle_requestServerConnection+0x314>)
 8002e16:	f7fe fee3 	bl	8001be0 <fsmManager_isStateIn>
 8002e1a:	4603      	mov	r3, r0
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d002      	beq.n	8002e26 <handle_requestServerConnection+0xaa>
				fsmManager_stateIn(&gsmModule_requestServerConnection_state);
 8002e20:	489b      	ldr	r0, [pc, #620]	; (8003090 <handle_requestServerConnection+0x314>)
 8002e22:	f7fe fef3 	bl	8001c0c <fsmManager_stateIn>
			}

			fsmManager_gotoState(&gsmModule_requestServerConnection_state, __gsmModule_requestServerConnection_send_atCmee1);
 8002e26:	2101      	movs	r1, #1
 8002e28:	4899      	ldr	r0, [pc, #612]	; (8003090 <handle_requestServerConnection+0x314>)
 8002e2a:	f7fe feb7 	bl	8001b9c <fsmManager_gotoState>

			if(fsmManager_isStateOut(&gsmModule_requestServerConnection_state)) {
 8002e2e:	4898      	ldr	r0, [pc, #608]	; (8003090 <handle_requestServerConnection+0x314>)
 8002e30:	f7fe fee1 	bl	8001bf6 <fsmManager_isStateOut>
 8002e34:	4603      	mov	r3, r0
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	f000 859f 	beq.w	800397a <handle_requestServerConnection+0xbfe>
				fsmManager_stateOut(&gsmModule_requestServerConnection_state);
 8002e3c:	4894      	ldr	r0, [pc, #592]	; (8003090 <handle_requestServerConnection+0x314>)
 8002e3e:	f7fe fef4 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 8002e42:	f000 bd9a 	b.w	800397a <handle_requestServerConnection+0xbfe>



		case __gsmModule_requestServerConnection_send_atCmee1:
			if(fsmManager_isStateIn(&gsmModule_requestServerConnection_state)) {
 8002e46:	4892      	ldr	r0, [pc, #584]	; (8003090 <handle_requestServerConnection+0x314>)
 8002e48:	f7fe feca 	bl	8001be0 <fsmManager_isStateIn>
 8002e4c:	4603      	mov	r3, r0
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d002      	beq.n	8002e58 <handle_requestServerConnection+0xdc>
				fsmManager_stateIn(&gsmModule_requestServerConnection_state);
 8002e52:	488f      	ldr	r0, [pc, #572]	; (8003090 <handle_requestServerConnection+0x314>)
 8002e54:	f7fe feda 	bl	8001c0c <fsmManager_stateIn>
			}

			pinGsmUartTx_transmit((uint8_t *) gsmModule_command_atcmee1);
 8002e58:	488e      	ldr	r0, [pc, #568]	; (8003094 <handle_requestServerConnection+0x318>)
 8002e5a:	f001 f8d7 	bl	800400c <pinGsmUartTx_transmit>
			fsmManager_gotoState(&gsmModule_requestServerConnection_state, __gsmModule_requestServerConnection_waitOk_atCmee1);
 8002e5e:	2102      	movs	r1, #2
 8002e60:	488b      	ldr	r0, [pc, #556]	; (8003090 <handle_requestServerConnection+0x314>)
 8002e62:	f7fe fe9b 	bl	8001b9c <fsmManager_gotoState>

			if(fsmManager_isStateOut(&gsmModule_requestServerConnection_state)) {
 8002e66:	488a      	ldr	r0, [pc, #552]	; (8003090 <handle_requestServerConnection+0x314>)
 8002e68:	f7fe fec5 	bl	8001bf6 <fsmManager_isStateOut>
 8002e6c:	4603      	mov	r3, r0
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	f000 8585 	beq.w	800397e <handle_requestServerConnection+0xc02>
				fsmManager_stateOut(&gsmModule_requestServerConnection_state);
 8002e74:	4886      	ldr	r0, [pc, #536]	; (8003090 <handle_requestServerConnection+0x314>)
 8002e76:	f7fe fed8 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 8002e7a:	f000 bd80 	b.w	800397e <handle_requestServerConnection+0xc02>



		case __gsmModule_requestServerConnection_waitOk_atCmee1:
			if(fsmManager_isStateIn(&gsmModule_requestServerConnection_state)) {
 8002e7e:	4884      	ldr	r0, [pc, #528]	; (8003090 <handle_requestServerConnection+0x314>)
 8002e80:	f7fe feae 	bl	8001be0 <fsmManager_isStateIn>
 8002e84:	4603      	mov	r3, r0
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d006      	beq.n	8002e98 <handle_requestServerConnection+0x11c>
				fsmManager_stateIn(&gsmModule_requestServerConnection_state);
 8002e8a:	4881      	ldr	r0, [pc, #516]	; (8003090 <handle_requestServerConnection+0x314>)
 8002e8c:	f7fe febe 	bl	8001c0c <fsmManager_stateIn>

				softTimer_start(&timeout, 100);
 8002e90:	2164      	movs	r1, #100	; 0x64
 8002e92:	4881      	ldr	r0, [pc, #516]	; (8003098 <handle_requestServerConnection+0x31c>)
 8002e94:	f001 fcce 	bl	8004834 <softTimer_start>
			}

			if(string_containsWithinLength(gsmRxDataChunk, (uint8_t *) gsmModule_response_ok, gsmRxDataChunkLen)) {
 8002e98:	4b80      	ldr	r3, [pc, #512]	; (800309c <handle_requestServerConnection+0x320>)
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	461a      	mov	r2, r3
 8002e9e:	4980      	ldr	r1, [pc, #512]	; (80030a0 <handle_requestServerConnection+0x324>)
 8002ea0:	4880      	ldr	r0, [pc, #512]	; (80030a4 <handle_requestServerConnection+0x328>)
 8002ea2:	f002 fb3a 	bl	800551a <string_containsWithinLength>
 8002ea6:	4603      	mov	r3, r0
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d004      	beq.n	8002eb6 <handle_requestServerConnection+0x13a>
				fsmManager_gotoState(&gsmModule_requestServerConnection_state, __gsmModule_requestServerConnection_send_atCfun0);
 8002eac:	2103      	movs	r1, #3
 8002eae:	4878      	ldr	r0, [pc, #480]	; (8003090 <handle_requestServerConnection+0x314>)
 8002eb0:	f7fe fe74 	bl	8001b9c <fsmManager_gotoState>
 8002eb4:	e009      	b.n	8002eca <handle_requestServerConnection+0x14e>
			}
			else if(softTimer_expired(&timeout)) {
 8002eb6:	4878      	ldr	r0, [pc, #480]	; (8003098 <handle_requestServerConnection+0x31c>)
 8002eb8:	f001 fcd0 	bl	800485c <softTimer_expired>
 8002ebc:	4603      	mov	r3, r0
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d003      	beq.n	8002eca <handle_requestServerConnection+0x14e>
				fsmManager_gotoState(&gsmModule_requestServerConnection_state, __gsmModule_requestServerConnection_send_atCfun0);
 8002ec2:	2103      	movs	r1, #3
 8002ec4:	4872      	ldr	r0, [pc, #456]	; (8003090 <handle_requestServerConnection+0x314>)
 8002ec6:	f7fe fe69 	bl	8001b9c <fsmManager_gotoState>
			}

			if(fsmManager_isStateOut(&gsmModule_requestServerConnection_state)) {
 8002eca:	4871      	ldr	r0, [pc, #452]	; (8003090 <handle_requestServerConnection+0x314>)
 8002ecc:	f7fe fe93 	bl	8001bf6 <fsmManager_isStateOut>
 8002ed0:	4603      	mov	r3, r0
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	f000 8555 	beq.w	8003982 <handle_requestServerConnection+0xc06>
				fsmManager_stateOut(&gsmModule_requestServerConnection_state);
 8002ed8:	486d      	ldr	r0, [pc, #436]	; (8003090 <handle_requestServerConnection+0x314>)
 8002eda:	f7fe fea6 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 8002ede:	f000 bd50 	b.w	8003982 <handle_requestServerConnection+0xc06>



		case __gsmModule_requestServerConnection_send_atCfun0:
			if(fsmManager_isStateIn(&gsmModule_requestServerConnection_state)) {
 8002ee2:	486b      	ldr	r0, [pc, #428]	; (8003090 <handle_requestServerConnection+0x314>)
 8002ee4:	f7fe fe7c 	bl	8001be0 <fsmManager_isStateIn>
 8002ee8:	4603      	mov	r3, r0
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d002      	beq.n	8002ef4 <handle_requestServerConnection+0x178>
				fsmManager_stateIn(&gsmModule_requestServerConnection_state);
 8002eee:	4868      	ldr	r0, [pc, #416]	; (8003090 <handle_requestServerConnection+0x314>)
 8002ef0:	f7fe fe8c 	bl	8001c0c <fsmManager_stateIn>
			}

			pinGsmUartTx_transmit((uint8_t *) gsmModule_command_cfun0);
 8002ef4:	486c      	ldr	r0, [pc, #432]	; (80030a8 <handle_requestServerConnection+0x32c>)
 8002ef6:	f001 f889 	bl	800400c <pinGsmUartTx_transmit>
			fsmManager_gotoState(&gsmModule_requestServerConnection_state, __gsmModule_requestServerConnection_waitOk_atCfun0);
 8002efa:	2104      	movs	r1, #4
 8002efc:	4864      	ldr	r0, [pc, #400]	; (8003090 <handle_requestServerConnection+0x314>)
 8002efe:	f7fe fe4d 	bl	8001b9c <fsmManager_gotoState>

			if(fsmManager_isStateOut(&gsmModule_requestServerConnection_state)) {
 8002f02:	4863      	ldr	r0, [pc, #396]	; (8003090 <handle_requestServerConnection+0x314>)
 8002f04:	f7fe fe77 	bl	8001bf6 <fsmManager_isStateOut>
 8002f08:	4603      	mov	r3, r0
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	f000 853b 	beq.w	8003986 <handle_requestServerConnection+0xc0a>
				fsmManager_stateOut(&gsmModule_requestServerConnection_state);
 8002f10:	485f      	ldr	r0, [pc, #380]	; (8003090 <handle_requestServerConnection+0x314>)
 8002f12:	f7fe fe8a 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 8002f16:	f000 bd36 	b.w	8003986 <handle_requestServerConnection+0xc0a>



		case __gsmModule_requestServerConnection_waitOk_atCfun0:
			if(fsmManager_isStateIn(&gsmModule_requestServerConnection_state)) {
 8002f1a:	485d      	ldr	r0, [pc, #372]	; (8003090 <handle_requestServerConnection+0x314>)
 8002f1c:	f7fe fe60 	bl	8001be0 <fsmManager_isStateIn>
 8002f20:	4603      	mov	r3, r0
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d007      	beq.n	8002f36 <handle_requestServerConnection+0x1ba>
				fsmManager_stateIn(&gsmModule_requestServerConnection_state);
 8002f26:	485a      	ldr	r0, [pc, #360]	; (8003090 <handle_requestServerConnection+0x314>)
 8002f28:	f7fe fe70 	bl	8001c0c <fsmManager_stateIn>

				softTimer_start(&timeout, 10*1000);
 8002f2c:	f242 7110 	movw	r1, #10000	; 0x2710
 8002f30:	4859      	ldr	r0, [pc, #356]	; (8003098 <handle_requestServerConnection+0x31c>)
 8002f32:	f001 fc7f 	bl	8004834 <softTimer_start>
			}


			if(string_containsWithinLength(gsmRxDataChunk, (uint8_t *) gsmModule_response_ok, gsmRxDataChunkLen)) {
 8002f36:	4b59      	ldr	r3, [pc, #356]	; (800309c <handle_requestServerConnection+0x320>)
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	461a      	mov	r2, r3
 8002f3c:	4958      	ldr	r1, [pc, #352]	; (80030a0 <handle_requestServerConnection+0x324>)
 8002f3e:	4859      	ldr	r0, [pc, #356]	; (80030a4 <handle_requestServerConnection+0x328>)
 8002f40:	f002 faeb 	bl	800551a <string_containsWithinLength>
 8002f44:	4603      	mov	r3, r0
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d004      	beq.n	8002f54 <handle_requestServerConnection+0x1d8>
				fsmManager_gotoState(&gsmModule_requestServerConnection_state, __gsmModule_requestServerConnection_send_atCfun1);
 8002f4a:	2105      	movs	r1, #5
 8002f4c:	4850      	ldr	r0, [pc, #320]	; (8003090 <handle_requestServerConnection+0x314>)
 8002f4e:	f7fe fe25 	bl	8001b9c <fsmManager_gotoState>
 8002f52:	e009      	b.n	8002f68 <handle_requestServerConnection+0x1ec>
			}
			else if(softTimer_expired(&timeout)) {
 8002f54:	4850      	ldr	r0, [pc, #320]	; (8003098 <handle_requestServerConnection+0x31c>)
 8002f56:	f001 fc81 	bl	800485c <softTimer_expired>
 8002f5a:	4603      	mov	r3, r0
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d003      	beq.n	8002f68 <handle_requestServerConnection+0x1ec>
				fsmManager_gotoState(&gsmModule_requestGpsOn_state, __gsmModule_requestServerConnection_error);
 8002f60:	211f      	movs	r1, #31
 8002f62:	4852      	ldr	r0, [pc, #328]	; (80030ac <handle_requestServerConnection+0x330>)
 8002f64:	f7fe fe1a 	bl	8001b9c <fsmManager_gotoState>
			}

			if(fsmManager_isStateOut(&gsmModule_requestServerConnection_state)) {
 8002f68:	4849      	ldr	r0, [pc, #292]	; (8003090 <handle_requestServerConnection+0x314>)
 8002f6a:	f7fe fe44 	bl	8001bf6 <fsmManager_isStateOut>
 8002f6e:	4603      	mov	r3, r0
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	f000 850a 	beq.w	800398a <handle_requestServerConnection+0xc0e>
				fsmManager_stateOut(&gsmModule_requestServerConnection_state);
 8002f76:	4846      	ldr	r0, [pc, #280]	; (8003090 <handle_requestServerConnection+0x314>)
 8002f78:	f7fe fe57 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 8002f7c:	f000 bd05 	b.w	800398a <handle_requestServerConnection+0xc0e>



		case __gsmModule_requestServerConnection_send_atCfun1:
			if(fsmManager_isStateIn(&gsmModule_requestServerConnection_state)) {
 8002f80:	4843      	ldr	r0, [pc, #268]	; (8003090 <handle_requestServerConnection+0x314>)
 8002f82:	f7fe fe2d 	bl	8001be0 <fsmManager_isStateIn>
 8002f86:	4603      	mov	r3, r0
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d002      	beq.n	8002f92 <handle_requestServerConnection+0x216>
				fsmManager_stateIn(&gsmModule_requestServerConnection_state);
 8002f8c:	4840      	ldr	r0, [pc, #256]	; (8003090 <handle_requestServerConnection+0x314>)
 8002f8e:	f7fe fe3d 	bl	8001c0c <fsmManager_stateIn>
			}

			pinGsmUartTx_transmit((uint8_t *) gsmModule_command_cfun1);
 8002f92:	4847      	ldr	r0, [pc, #284]	; (80030b0 <handle_requestServerConnection+0x334>)
 8002f94:	f001 f83a 	bl	800400c <pinGsmUartTx_transmit>
			fsmManager_gotoState(&gsmModule_requestServerConnection_state, __gsmModule_requestServerConnection_waitOk_atCfun1);
 8002f98:	2106      	movs	r1, #6
 8002f9a:	483d      	ldr	r0, [pc, #244]	; (8003090 <handle_requestServerConnection+0x314>)
 8002f9c:	f7fe fdfe 	bl	8001b9c <fsmManager_gotoState>

			if(fsmManager_isStateOut(&gsmModule_requestServerConnection_state)) {
 8002fa0:	483b      	ldr	r0, [pc, #236]	; (8003090 <handle_requestServerConnection+0x314>)
 8002fa2:	f7fe fe28 	bl	8001bf6 <fsmManager_isStateOut>
 8002fa6:	4603      	mov	r3, r0
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	f000 84f0 	beq.w	800398e <handle_requestServerConnection+0xc12>
				fsmManager_stateOut(&gsmModule_requestServerConnection_state);
 8002fae:	4838      	ldr	r0, [pc, #224]	; (8003090 <handle_requestServerConnection+0x314>)
 8002fb0:	f7fe fe3b 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 8002fb4:	f000 bceb 	b.w	800398e <handle_requestServerConnection+0xc12>



		case __gsmModule_requestServerConnection_waitOk_atCfun1:
			if(fsmManager_isStateIn(&gsmModule_requestServerConnection_state)) {
 8002fb8:	4835      	ldr	r0, [pc, #212]	; (8003090 <handle_requestServerConnection+0x314>)
 8002fba:	f7fe fe11 	bl	8001be0 <fsmManager_isStateIn>
 8002fbe:	4603      	mov	r3, r0
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d007      	beq.n	8002fd4 <handle_requestServerConnection+0x258>
				fsmManager_stateIn(&gsmModule_requestServerConnection_state);
 8002fc4:	4832      	ldr	r0, [pc, #200]	; (8003090 <handle_requestServerConnection+0x314>)
 8002fc6:	f7fe fe21 	bl	8001c0c <fsmManager_stateIn>

				softTimer_start(&timeout, 10*1000);
 8002fca:	f242 7110 	movw	r1, #10000	; 0x2710
 8002fce:	4832      	ldr	r0, [pc, #200]	; (8003098 <handle_requestServerConnection+0x31c>)
 8002fd0:	f001 fc30 	bl	8004834 <softTimer_start>
			}

			if(string_containsWithinLength(gsmRxDataChunk, (uint8_t *) gsmModule_response_ok, gsmRxDataChunkLen)) {
 8002fd4:	4b31      	ldr	r3, [pc, #196]	; (800309c <handle_requestServerConnection+0x320>)
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	461a      	mov	r2, r3
 8002fda:	4931      	ldr	r1, [pc, #196]	; (80030a0 <handle_requestServerConnection+0x324>)
 8002fdc:	4831      	ldr	r0, [pc, #196]	; (80030a4 <handle_requestServerConnection+0x328>)
 8002fde:	f002 fa9c 	bl	800551a <string_containsWithinLength>
 8002fe2:	4603      	mov	r3, r0
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d004      	beq.n	8002ff2 <handle_requestServerConnection+0x276>
				fsmManager_gotoState(&gsmModule_requestServerConnection_state, __gsmModule_requestServerConnection_send_atCpin);
 8002fe8:	2107      	movs	r1, #7
 8002fea:	4829      	ldr	r0, [pc, #164]	; (8003090 <handle_requestServerConnection+0x314>)
 8002fec:	f7fe fdd6 	bl	8001b9c <fsmManager_gotoState>
 8002ff0:	e009      	b.n	8003006 <handle_requestServerConnection+0x28a>
			}
			else if(softTimer_expired(&timeout)) {
 8002ff2:	4829      	ldr	r0, [pc, #164]	; (8003098 <handle_requestServerConnection+0x31c>)
 8002ff4:	f001 fc32 	bl	800485c <softTimer_expired>
 8002ff8:	4603      	mov	r3, r0
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d003      	beq.n	8003006 <handle_requestServerConnection+0x28a>
				fsmManager_gotoState(&gsmModule_requestGpsOn_state, __gsmModule_requestServerConnection_error);
 8002ffe:	211f      	movs	r1, #31
 8003000:	482a      	ldr	r0, [pc, #168]	; (80030ac <handle_requestServerConnection+0x330>)
 8003002:	f7fe fdcb 	bl	8001b9c <fsmManager_gotoState>
			}

			if(fsmManager_isStateOut(&gsmModule_requestServerConnection_state)) {
 8003006:	4822      	ldr	r0, [pc, #136]	; (8003090 <handle_requestServerConnection+0x314>)
 8003008:	f7fe fdf5 	bl	8001bf6 <fsmManager_isStateOut>
 800300c:	4603      	mov	r3, r0
 800300e:	2b00      	cmp	r3, #0
 8003010:	f000 84bf 	beq.w	8003992 <handle_requestServerConnection+0xc16>
				fsmManager_stateOut(&gsmModule_requestServerConnection_state);
 8003014:	481e      	ldr	r0, [pc, #120]	; (8003090 <handle_requestServerConnection+0x314>)
 8003016:	f7fe fe08 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 800301a:	f000 bcba 	b.w	8003992 <handle_requestServerConnection+0xc16>



		case __gsmModule_requestServerConnection_send_atCpin:
			if(fsmManager_isStateIn(&gsmModule_requestServerConnection_state)) {
 800301e:	481c      	ldr	r0, [pc, #112]	; (8003090 <handle_requestServerConnection+0x314>)
 8003020:	f7fe fdde 	bl	8001be0 <fsmManager_isStateIn>
 8003024:	4603      	mov	r3, r0
 8003026:	2b00      	cmp	r3, #0
 8003028:	d002      	beq.n	8003030 <handle_requestServerConnection+0x2b4>
				fsmManager_stateIn(&gsmModule_requestServerConnection_state);
 800302a:	4819      	ldr	r0, [pc, #100]	; (8003090 <handle_requestServerConnection+0x314>)
 800302c:	f7fe fdee 	bl	8001c0c <fsmManager_stateIn>
			}

			pinGsmUartTx_transmit((uint8_t *) gsmModule_command_cpin);
 8003030:	4820      	ldr	r0, [pc, #128]	; (80030b4 <handle_requestServerConnection+0x338>)
 8003032:	f000 ffeb 	bl	800400c <pinGsmUartTx_transmit>
			fsmManager_gotoState(&gsmModule_requestServerConnection_state, __gsmModule_requestServerConnection_check_atCpin);
 8003036:	2108      	movs	r1, #8
 8003038:	4815      	ldr	r0, [pc, #84]	; (8003090 <handle_requestServerConnection+0x314>)
 800303a:	f7fe fdaf 	bl	8001b9c <fsmManager_gotoState>

			if(fsmManager_isStateOut(&gsmModule_requestServerConnection_state)) {
 800303e:	4814      	ldr	r0, [pc, #80]	; (8003090 <handle_requestServerConnection+0x314>)
 8003040:	f7fe fdd9 	bl	8001bf6 <fsmManager_isStateOut>
 8003044:	4603      	mov	r3, r0
 8003046:	2b00      	cmp	r3, #0
 8003048:	f000 84a5 	beq.w	8003996 <handle_requestServerConnection+0xc1a>
				fsmManager_stateOut(&gsmModule_requestServerConnection_state);
 800304c:	4810      	ldr	r0, [pc, #64]	; (8003090 <handle_requestServerConnection+0x314>)
 800304e:	f7fe fdec 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 8003052:	f000 bca0 	b.w	8003996 <handle_requestServerConnection+0xc1a>



		case __gsmModule_requestServerConnection_check_atCpin:
			if(fsmManager_isStateIn(&gsmModule_requestServerConnection_state)) {
 8003056:	480e      	ldr	r0, [pc, #56]	; (8003090 <handle_requestServerConnection+0x314>)
 8003058:	f7fe fdc2 	bl	8001be0 <fsmManager_isStateIn>
 800305c:	4603      	mov	r3, r0
 800305e:	2b00      	cmp	r3, #0
 8003060:	d007      	beq.n	8003072 <handle_requestServerConnection+0x2f6>
				fsmManager_stateIn(&gsmModule_requestServerConnection_state);
 8003062:	480b      	ldr	r0, [pc, #44]	; (8003090 <handle_requestServerConnection+0x314>)
 8003064:	f7fe fdd2 	bl	8001c0c <fsmManager_stateIn>

				softTimer_start(&timeout, 5*1000);
 8003068:	f241 3188 	movw	r1, #5000	; 0x1388
 800306c:	480a      	ldr	r0, [pc, #40]	; (8003098 <handle_requestServerConnection+0x31c>)
 800306e:	f001 fbe1 	bl	8004834 <softTimer_start>
			}

			if(string_containsWithinLength(gsmRxDataChunk, (uint8_t *) gsmModule_response_cpinReady, gsmRxDataChunkLen)) {
 8003072:	4b0a      	ldr	r3, [pc, #40]	; (800309c <handle_requestServerConnection+0x320>)
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	461a      	mov	r2, r3
 8003078:	490f      	ldr	r1, [pc, #60]	; (80030b8 <handle_requestServerConnection+0x33c>)
 800307a:	480a      	ldr	r0, [pc, #40]	; (80030a4 <handle_requestServerConnection+0x328>)
 800307c:	f002 fa4d 	bl	800551a <string_containsWithinLength>
 8003080:	4603      	mov	r3, r0
 8003082:	2b00      	cmp	r3, #0
 8003084:	d01a      	beq.n	80030bc <handle_requestServerConnection+0x340>
				fsmManager_gotoState(&gsmModule_requestServerConnection_state, __gsmModule_requestServerConnection_send_atCband);
 8003086:	2109      	movs	r1, #9
 8003088:	4801      	ldr	r0, [pc, #4]	; (8003090 <handle_requestServerConnection+0x314>)
 800308a:	f7fe fd87 	bl	8001b9c <fsmManager_gotoState>
 800308e:	e01f      	b.n	80030d0 <handle_requestServerConnection+0x354>
 8003090:	20000518 	.word	0x20000518
 8003094:	080091c4 	.word	0x080091c4
 8003098:	200004d0 	.word	0x200004d0
 800309c:	200003ec 	.word	0x200003ec
 80030a0:	08009358 	.word	0x08009358
 80030a4:	2000031c 	.word	0x2000031c
 80030a8:	080091d0 	.word	0x080091d0
 80030ac:	200004f4 	.word	0x200004f4
 80030b0:	080091dc 	.word	0x080091dc
 80030b4:	080091e8 	.word	0x080091e8
 80030b8:	08009370 	.word	0x08009370
			}
			else if(softTimer_expired(&timeout)) {
 80030bc:	48bb      	ldr	r0, [pc, #748]	; (80033ac <handle_requestServerConnection+0x630>)
 80030be:	f001 fbcd 	bl	800485c <softTimer_expired>
 80030c2:	4603      	mov	r3, r0
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d003      	beq.n	80030d0 <handle_requestServerConnection+0x354>
				fsmManager_gotoState(&gsmModule_requestGpsOn_state, __gsmModule_requestServerConnection_error);
 80030c8:	211f      	movs	r1, #31
 80030ca:	48b9      	ldr	r0, [pc, #740]	; (80033b0 <handle_requestServerConnection+0x634>)
 80030cc:	f7fe fd66 	bl	8001b9c <fsmManager_gotoState>
			}


			if(fsmManager_isStateOut(&gsmModule_requestServerConnection_state)) {
 80030d0:	48b8      	ldr	r0, [pc, #736]	; (80033b4 <handle_requestServerConnection+0x638>)
 80030d2:	f7fe fd90 	bl	8001bf6 <fsmManager_isStateOut>
 80030d6:	4603      	mov	r3, r0
 80030d8:	2b00      	cmp	r3, #0
 80030da:	f000 845e 	beq.w	800399a <handle_requestServerConnection+0xc1e>
				fsmManager_stateOut(&gsmModule_requestServerConnection_state);
 80030de:	48b5      	ldr	r0, [pc, #724]	; (80033b4 <handle_requestServerConnection+0x638>)
 80030e0:	f7fe fda3 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 80030e4:	f000 bc59 	b.w	800399a <handle_requestServerConnection+0xc1e>



		case __gsmModule_requestServerConnection_send_atCband:
			if(fsmManager_isStateIn(&gsmModule_requestServerConnection_state)) {
 80030e8:	48b2      	ldr	r0, [pc, #712]	; (80033b4 <handle_requestServerConnection+0x638>)
 80030ea:	f7fe fd79 	bl	8001be0 <fsmManager_isStateIn>
 80030ee:	4603      	mov	r3, r0
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d007      	beq.n	8003104 <handle_requestServerConnection+0x388>
				fsmManager_stateIn(&gsmModule_requestServerConnection_state);
 80030f4:	48af      	ldr	r0, [pc, #700]	; (80033b4 <handle_requestServerConnection+0x638>)
 80030f6:	f7fe fd89 	bl	8001c0c <fsmManager_stateIn>

				softTimer_start(&timeout, 2*1000);
 80030fa:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 80030fe:	48ab      	ldr	r0, [pc, #684]	; (80033ac <handle_requestServerConnection+0x630>)
 8003100:	f001 fb98 	bl	8004834 <softTimer_start>
			}

			if(softTimer_expired(&timeout)) {
 8003104:	48a9      	ldr	r0, [pc, #676]	; (80033ac <handle_requestServerConnection+0x630>)
 8003106:	f001 fba9 	bl	800485c <softTimer_expired>
 800310a:	4603      	mov	r3, r0
 800310c:	2b00      	cmp	r3, #0
 800310e:	d006      	beq.n	800311e <handle_requestServerConnection+0x3a2>
				pinGsmUartTx_transmit((uint8_t *) gsmModule_command_cband_allBand);
 8003110:	48a9      	ldr	r0, [pc, #676]	; (80033b8 <handle_requestServerConnection+0x63c>)
 8003112:	f000 ff7b 	bl	800400c <pinGsmUartTx_transmit>
				fsmManager_gotoState(&gsmModule_requestServerConnection_state, __gsmModule_requestServerConnection_waitOk_atCband);
 8003116:	210a      	movs	r1, #10
 8003118:	48a6      	ldr	r0, [pc, #664]	; (80033b4 <handle_requestServerConnection+0x638>)
 800311a:	f7fe fd3f 	bl	8001b9c <fsmManager_gotoState>
			}

			if(fsmManager_isStateOut(&gsmModule_requestServerConnection_state)) {
 800311e:	48a5      	ldr	r0, [pc, #660]	; (80033b4 <handle_requestServerConnection+0x638>)
 8003120:	f7fe fd69 	bl	8001bf6 <fsmManager_isStateOut>
 8003124:	4603      	mov	r3, r0
 8003126:	2b00      	cmp	r3, #0
 8003128:	f000 8439 	beq.w	800399e <handle_requestServerConnection+0xc22>
				fsmManager_stateOut(&gsmModule_requestServerConnection_state);
 800312c:	48a1      	ldr	r0, [pc, #644]	; (80033b4 <handle_requestServerConnection+0x638>)
 800312e:	f7fe fd7c 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 8003132:	f000 bc34 	b.w	800399e <handle_requestServerConnection+0xc22>



		case __gsmModule_requestServerConnection_waitOk_atCband:
			if(fsmManager_isStateIn(&gsmModule_requestServerConnection_state)) {
 8003136:	489f      	ldr	r0, [pc, #636]	; (80033b4 <handle_requestServerConnection+0x638>)
 8003138:	f7fe fd52 	bl	8001be0 <fsmManager_isStateIn>
 800313c:	4603      	mov	r3, r0
 800313e:	2b00      	cmp	r3, #0
 8003140:	d006      	beq.n	8003150 <handle_requestServerConnection+0x3d4>
				fsmManager_stateIn(&gsmModule_requestServerConnection_state);
 8003142:	489c      	ldr	r0, [pc, #624]	; (80033b4 <handle_requestServerConnection+0x638>)
 8003144:	f7fe fd62 	bl	8001c0c <fsmManager_stateIn>

				softTimer_start(&timeout, 100);
 8003148:	2164      	movs	r1, #100	; 0x64
 800314a:	4898      	ldr	r0, [pc, #608]	; (80033ac <handle_requestServerConnection+0x630>)
 800314c:	f001 fb72 	bl	8004834 <softTimer_start>
			}

			if(string_containsWithinLength(gsmRxDataChunk, (uint8_t *) gsmModule_response_ok, gsmRxDataChunkLen)) {
 8003150:	4b9a      	ldr	r3, [pc, #616]	; (80033bc <handle_requestServerConnection+0x640>)
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	461a      	mov	r2, r3
 8003156:	499a      	ldr	r1, [pc, #616]	; (80033c0 <handle_requestServerConnection+0x644>)
 8003158:	489a      	ldr	r0, [pc, #616]	; (80033c4 <handle_requestServerConnection+0x648>)
 800315a:	f002 f9de 	bl	800551a <string_containsWithinLength>
 800315e:	4603      	mov	r3, r0
 8003160:	2b00      	cmp	r3, #0
 8003162:	d004      	beq.n	800316e <handle_requestServerConnection+0x3f2>
				fsmManager_gotoState(&gsmModule_requestServerConnection_state, __gsmModule_requestServerConnection_send_atCreg1);
 8003164:	210b      	movs	r1, #11
 8003166:	4893      	ldr	r0, [pc, #588]	; (80033b4 <handle_requestServerConnection+0x638>)
 8003168:	f7fe fd18 	bl	8001b9c <fsmManager_gotoState>
 800316c:	e009      	b.n	8003182 <handle_requestServerConnection+0x406>
			}
			else if(softTimer_expired(&timeout)) {
 800316e:	488f      	ldr	r0, [pc, #572]	; (80033ac <handle_requestServerConnection+0x630>)
 8003170:	f001 fb74 	bl	800485c <softTimer_expired>
 8003174:	4603      	mov	r3, r0
 8003176:	2b00      	cmp	r3, #0
 8003178:	d003      	beq.n	8003182 <handle_requestServerConnection+0x406>
				fsmManager_gotoState(&gsmModule_requestGpsOn_state, __gsmModule_requestServerConnection_error);
 800317a:	211f      	movs	r1, #31
 800317c:	488c      	ldr	r0, [pc, #560]	; (80033b0 <handle_requestServerConnection+0x634>)
 800317e:	f7fe fd0d 	bl	8001b9c <fsmManager_gotoState>
			}

			if(fsmManager_isStateOut(&gsmModule_requestServerConnection_state)) {
 8003182:	488c      	ldr	r0, [pc, #560]	; (80033b4 <handle_requestServerConnection+0x638>)
 8003184:	f7fe fd37 	bl	8001bf6 <fsmManager_isStateOut>
 8003188:	4603      	mov	r3, r0
 800318a:	2b00      	cmp	r3, #0
 800318c:	f000 8409 	beq.w	80039a2 <handle_requestServerConnection+0xc26>
				fsmManager_stateOut(&gsmModule_requestServerConnection_state);
 8003190:	4888      	ldr	r0, [pc, #544]	; (80033b4 <handle_requestServerConnection+0x638>)
 8003192:	f7fe fd4a 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 8003196:	f000 bc04 	b.w	80039a2 <handle_requestServerConnection+0xc26>



		case __gsmModule_requestServerConnection_send_atCreg1:
			if(fsmManager_isStateIn(&gsmModule_requestServerConnection_state)) {
 800319a:	4886      	ldr	r0, [pc, #536]	; (80033b4 <handle_requestServerConnection+0x638>)
 800319c:	f7fe fd20 	bl	8001be0 <fsmManager_isStateIn>
 80031a0:	4603      	mov	r3, r0
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d002      	beq.n	80031ac <handle_requestServerConnection+0x430>
				fsmManager_stateIn(&gsmModule_requestServerConnection_state);
 80031a6:	4883      	ldr	r0, [pc, #524]	; (80033b4 <handle_requestServerConnection+0x638>)
 80031a8:	f7fe fd30 	bl	8001c0c <fsmManager_stateIn>
			}

			pinGsmUartTx_transmit((uint8_t *) gsmModule_command_creg1);
 80031ac:	4886      	ldr	r0, [pc, #536]	; (80033c8 <handle_requestServerConnection+0x64c>)
 80031ae:	f000 ff2d 	bl	800400c <pinGsmUartTx_transmit>
			fsmManager_gotoState(&gsmModule_requestServerConnection_state, __gsmModule_requestServerConnection_check_atCreg1);
 80031b2:	210c      	movs	r1, #12
 80031b4:	487f      	ldr	r0, [pc, #508]	; (80033b4 <handle_requestServerConnection+0x638>)
 80031b6:	f7fe fcf1 	bl	8001b9c <fsmManager_gotoState>

			if(fsmManager_isStateOut(&gsmModule_requestServerConnection_state)) {
 80031ba:	487e      	ldr	r0, [pc, #504]	; (80033b4 <handle_requestServerConnection+0x638>)
 80031bc:	f7fe fd1b 	bl	8001bf6 <fsmManager_isStateOut>
 80031c0:	4603      	mov	r3, r0
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	f000 83ef 	beq.w	80039a6 <handle_requestServerConnection+0xc2a>
				fsmManager_stateOut(&gsmModule_requestServerConnection_state);
 80031c8:	487a      	ldr	r0, [pc, #488]	; (80033b4 <handle_requestServerConnection+0x638>)
 80031ca:	f7fe fd2e 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 80031ce:	e3ea      	b.n	80039a6 <handle_requestServerConnection+0xc2a>



		case __gsmModule_requestServerConnection_check_atCreg1:
			if(fsmManager_isStateIn(&gsmModule_requestServerConnection_state)) {
 80031d0:	4878      	ldr	r0, [pc, #480]	; (80033b4 <handle_requestServerConnection+0x638>)
 80031d2:	f7fe fd05 	bl	8001be0 <fsmManager_isStateIn>
 80031d6:	4603      	mov	r3, r0
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d006      	beq.n	80031ea <handle_requestServerConnection+0x46e>
				fsmManager_stateIn(&gsmModule_requestServerConnection_state);
 80031dc:	4875      	ldr	r0, [pc, #468]	; (80033b4 <handle_requestServerConnection+0x638>)
 80031de:	f7fe fd15 	bl	8001c0c <fsmManager_stateIn>

				softTimer_start(&timeout, 100*1000);
 80031e2:	497a      	ldr	r1, [pc, #488]	; (80033cc <handle_requestServerConnection+0x650>)
 80031e4:	4871      	ldr	r0, [pc, #452]	; (80033ac <handle_requestServerConnection+0x630>)
 80031e6:	f001 fb25 	bl	8004834 <softTimer_start>
			}

			if(flags_gsmModuleUnsolicited.bits.creg1) {
 80031ea:	4b79      	ldr	r3, [pc, #484]	; (80033d0 <handle_requestServerConnection+0x654>)
 80031ec:	781b      	ldrb	r3, [r3, #0]
 80031ee:	f003 0310 	and.w	r3, r3, #16
 80031f2:	b2db      	uxtb	r3, r3
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d009      	beq.n	800320c <handle_requestServerConnection+0x490>
				flags_gsmModuleUnsolicited.bits.creg1 = 0;
 80031f8:	4a75      	ldr	r2, [pc, #468]	; (80033d0 <handle_requestServerConnection+0x654>)
 80031fa:	7813      	ldrb	r3, [r2, #0]
 80031fc:	f36f 1304 	bfc	r3, #4, #1
 8003200:	7013      	strb	r3, [r2, #0]

				fsmManager_gotoState(&gsmModule_requestServerConnection_state, __gsmModule_requestServerConnection_send_atCops);
 8003202:	210d      	movs	r1, #13
 8003204:	486b      	ldr	r0, [pc, #428]	; (80033b4 <handle_requestServerConnection+0x638>)
 8003206:	f7fe fcc9 	bl	8001b9c <fsmManager_gotoState>
 800320a:	e026      	b.n	800325a <handle_requestServerConnection+0x4de>
			}
			else if(flags_gsmModuleUnsolicited.bits.creg2) {
 800320c:	4b70      	ldr	r3, [pc, #448]	; (80033d0 <handle_requestServerConnection+0x654>)
 800320e:	781b      	ldrb	r3, [r3, #0]
 8003210:	f003 0320 	and.w	r3, r3, #32
 8003214:	b2db      	uxtb	r3, r3
 8003216:	2b00      	cmp	r3, #0
 8003218:	d009      	beq.n	800322e <handle_requestServerConnection+0x4b2>
				flags_gsmModuleUnsolicited.bits.creg2 = 0;
 800321a:	4a6d      	ldr	r2, [pc, #436]	; (80033d0 <handle_requestServerConnection+0x654>)
 800321c:	7813      	ldrb	r3, [r2, #0]
 800321e:	f36f 1345 	bfc	r3, #5, #1
 8003222:	7013      	strb	r3, [r2, #0]

				fsmManager_gotoState(&gsmModule_requestServerConnection_state, __gsmModule_requestServerConnection_send_atCreg1);
 8003224:	210b      	movs	r1, #11
 8003226:	4863      	ldr	r0, [pc, #396]	; (80033b4 <handle_requestServerConnection+0x638>)
 8003228:	f7fe fcb8 	bl	8001b9c <fsmManager_gotoState>
 800322c:	e015      	b.n	800325a <handle_requestServerConnection+0x4de>
			}
			else if(softTimer_expired(&timeout) || flags_gsmModuleUnsolicited.bits.creg0) {
 800322e:	485f      	ldr	r0, [pc, #380]	; (80033ac <handle_requestServerConnection+0x630>)
 8003230:	f001 fb14 	bl	800485c <softTimer_expired>
 8003234:	4603      	mov	r3, r0
 8003236:	2b00      	cmp	r3, #0
 8003238:	d106      	bne.n	8003248 <handle_requestServerConnection+0x4cc>
 800323a:	4b65      	ldr	r3, [pc, #404]	; (80033d0 <handle_requestServerConnection+0x654>)
 800323c:	781b      	ldrb	r3, [r3, #0]
 800323e:	f003 0308 	and.w	r3, r3, #8
 8003242:	b2db      	uxtb	r3, r3
 8003244:	2b00      	cmp	r3, #0
 8003246:	d008      	beq.n	800325a <handle_requestServerConnection+0x4de>
				flags_gsmModuleUnsolicited.bits.creg0 = 1;
 8003248:	4a61      	ldr	r2, [pc, #388]	; (80033d0 <handle_requestServerConnection+0x654>)
 800324a:	7813      	ldrb	r3, [r2, #0]
 800324c:	f043 0308 	orr.w	r3, r3, #8
 8003250:	7013      	strb	r3, [r2, #0]

				fsmManager_gotoState(&gsmModule_requestGpsOn_state, __gsmModule_requestServerConnection_error);
 8003252:	211f      	movs	r1, #31
 8003254:	4856      	ldr	r0, [pc, #344]	; (80033b0 <handle_requestServerConnection+0x634>)
 8003256:	f7fe fca1 	bl	8001b9c <fsmManager_gotoState>
			}


			if(fsmManager_isStateOut(&gsmModule_requestServerConnection_state)) {
 800325a:	4856      	ldr	r0, [pc, #344]	; (80033b4 <handle_requestServerConnection+0x638>)
 800325c:	f7fe fccb 	bl	8001bf6 <fsmManager_isStateOut>
 8003260:	4603      	mov	r3, r0
 8003262:	2b00      	cmp	r3, #0
 8003264:	f000 83a1 	beq.w	80039aa <handle_requestServerConnection+0xc2e>
				fsmManager_stateOut(&gsmModule_requestServerConnection_state);
 8003268:	4852      	ldr	r0, [pc, #328]	; (80033b4 <handle_requestServerConnection+0x638>)
 800326a:	f7fe fcde 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 800326e:	e39c      	b.n	80039aa <handle_requestServerConnection+0xc2e>




		case __gsmModule_requestServerConnection_send_atCops:
			if(fsmManager_isStateIn(&gsmModule_requestServerConnection_state)) {
 8003270:	4850      	ldr	r0, [pc, #320]	; (80033b4 <handle_requestServerConnection+0x638>)
 8003272:	f7fe fcb5 	bl	8001be0 <fsmManager_isStateIn>
 8003276:	4603      	mov	r3, r0
 8003278:	2b00      	cmp	r3, #0
 800327a:	d002      	beq.n	8003282 <handle_requestServerConnection+0x506>
				fsmManager_stateIn(&gsmModule_requestServerConnection_state);
 800327c:	484d      	ldr	r0, [pc, #308]	; (80033b4 <handle_requestServerConnection+0x638>)
 800327e:	f7fe fcc5 	bl	8001c0c <fsmManager_stateIn>
			}

			pinGsmUartTx_transmit((uint8_t *) gsmModule_command_cops);
 8003282:	4854      	ldr	r0, [pc, #336]	; (80033d4 <handle_requestServerConnection+0x658>)
 8003284:	f000 fec2 	bl	800400c <pinGsmUartTx_transmit>
			fsmManager_gotoState(&gsmModule_requestServerConnection_state, __gsmModule_requestServerConnection_get_atCops);
 8003288:	210e      	movs	r1, #14
 800328a:	484a      	ldr	r0, [pc, #296]	; (80033b4 <handle_requestServerConnection+0x638>)
 800328c:	f7fe fc86 	bl	8001b9c <fsmManager_gotoState>

			if(fsmManager_isStateOut(&gsmModule_requestServerConnection_state)) {
 8003290:	4848      	ldr	r0, [pc, #288]	; (80033b4 <handle_requestServerConnection+0x638>)
 8003292:	f7fe fcb0 	bl	8001bf6 <fsmManager_isStateOut>
 8003296:	4603      	mov	r3, r0
 8003298:	2b00      	cmp	r3, #0
 800329a:	f000 8388 	beq.w	80039ae <handle_requestServerConnection+0xc32>
				fsmManager_stateOut(&gsmModule_requestServerConnection_state);
 800329e:	4845      	ldr	r0, [pc, #276]	; (80033b4 <handle_requestServerConnection+0x638>)
 80032a0:	f7fe fcc3 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 80032a4:	e383      	b.n	80039ae <handle_requestServerConnection+0xc32>



		case __gsmModule_requestServerConnection_get_atCops:
			if(fsmManager_isStateIn(&gsmModule_requestServerConnection_state)) {
 80032a6:	4843      	ldr	r0, [pc, #268]	; (80033b4 <handle_requestServerConnection+0x638>)
 80032a8:	f7fe fc9a 	bl	8001be0 <fsmManager_isStateIn>
 80032ac:	4603      	mov	r3, r0
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d007      	beq.n	80032c2 <handle_requestServerConnection+0x546>
				fsmManager_stateIn(&gsmModule_requestServerConnection_state);
 80032b2:	4840      	ldr	r0, [pc, #256]	; (80033b4 <handle_requestServerConnection+0x638>)
 80032b4:	f7fe fcaa 	bl	8001c0c <fsmManager_stateIn>

				softTimer_start(&timeout, 45*1000);
 80032b8:	f64a 71c8 	movw	r1, #45000	; 0xafc8
 80032bc:	483b      	ldr	r0, [pc, #236]	; (80033ac <handle_requestServerConnection+0x630>)
 80032be:	f001 fab9 	bl	8004834 <softTimer_start>
			}

			if(string_containsWithinLength(gsmRxDataChunk, (uint8_t *) "PERSONAL", gsmRxDataChunkLen)) {
 80032c2:	4b3e      	ldr	r3, [pc, #248]	; (80033bc <handle_requestServerConnection+0x640>)
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	461a      	mov	r2, r3
 80032c8:	4943      	ldr	r1, [pc, #268]	; (80033d8 <handle_requestServerConnection+0x65c>)
 80032ca:	483e      	ldr	r0, [pc, #248]	; (80033c4 <handle_requestServerConnection+0x648>)
 80032cc:	f002 f925 	bl	800551a <string_containsWithinLength>
 80032d0:	4603      	mov	r3, r0
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d007      	beq.n	80032e6 <handle_requestServerConnection+0x56a>
				gsmModule_operator = __gsmModule_operator_personal;
 80032d6:	4b41      	ldr	r3, [pc, #260]	; (80033dc <handle_requestServerConnection+0x660>)
 80032d8:	2201      	movs	r2, #1
 80032da:	701a      	strb	r2, [r3, #0]

				fsmManager_gotoState(&gsmModule_requestServerConnection_state, __gsmModule_requestServerConnection_send_atSapbr3_contype);
 80032dc:	210f      	movs	r1, #15
 80032de:	4835      	ldr	r0, [pc, #212]	; (80033b4 <handle_requestServerConnection+0x638>)
 80032e0:	f7fe fc5c 	bl	8001b9c <fsmManager_gotoState>
 80032e4:	e030      	b.n	8003348 <handle_requestServerConnection+0x5cc>
			}
			else if(string_containsWithinLength(gsmRxDataChunk, (uint8_t *) "CLARO", gsmRxDataChunkLen)) {
 80032e6:	4b35      	ldr	r3, [pc, #212]	; (80033bc <handle_requestServerConnection+0x640>)
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	461a      	mov	r2, r3
 80032ec:	493c      	ldr	r1, [pc, #240]	; (80033e0 <handle_requestServerConnection+0x664>)
 80032ee:	4835      	ldr	r0, [pc, #212]	; (80033c4 <handle_requestServerConnection+0x648>)
 80032f0:	f002 f913 	bl	800551a <string_containsWithinLength>
 80032f4:	4603      	mov	r3, r0
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d007      	beq.n	800330a <handle_requestServerConnection+0x58e>
				gsmModule_operator = __gsmModule_operator_claro;
 80032fa:	4b38      	ldr	r3, [pc, #224]	; (80033dc <handle_requestServerConnection+0x660>)
 80032fc:	2202      	movs	r2, #2
 80032fe:	701a      	strb	r2, [r3, #0]

				fsmManager_gotoState(&gsmModule_requestServerConnection_state, __gsmModule_requestServerConnection_send_atSapbr3_contype);
 8003300:	210f      	movs	r1, #15
 8003302:	482c      	ldr	r0, [pc, #176]	; (80033b4 <handle_requestServerConnection+0x638>)
 8003304:	f7fe fc4a 	bl	8001b9c <fsmManager_gotoState>
 8003308:	e01e      	b.n	8003348 <handle_requestServerConnection+0x5cc>
			}
			else if(string_containsWithinLength(gsmRxDataChunk, (uint8_t *) "MOVISTAR", gsmRxDataChunkLen)) {
 800330a:	4b2c      	ldr	r3, [pc, #176]	; (80033bc <handle_requestServerConnection+0x640>)
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	461a      	mov	r2, r3
 8003310:	4934      	ldr	r1, [pc, #208]	; (80033e4 <handle_requestServerConnection+0x668>)
 8003312:	482c      	ldr	r0, [pc, #176]	; (80033c4 <handle_requestServerConnection+0x648>)
 8003314:	f002 f901 	bl	800551a <string_containsWithinLength>
 8003318:	4603      	mov	r3, r0
 800331a:	2b00      	cmp	r3, #0
 800331c:	d007      	beq.n	800332e <handle_requestServerConnection+0x5b2>
				gsmModule_operator = __gsmModule_operator_movistar;
 800331e:	4b2f      	ldr	r3, [pc, #188]	; (80033dc <handle_requestServerConnection+0x660>)
 8003320:	2203      	movs	r2, #3
 8003322:	701a      	strb	r2, [r3, #0]

				fsmManager_gotoState(&gsmModule_requestServerConnection_state, __gsmModule_requestServerConnection_send_atSapbr3_contype);
 8003324:	210f      	movs	r1, #15
 8003326:	4823      	ldr	r0, [pc, #140]	; (80033b4 <handle_requestServerConnection+0x638>)
 8003328:	f7fe fc38 	bl	8001b9c <fsmManager_gotoState>
 800332c:	e00c      	b.n	8003348 <handle_requestServerConnection+0x5cc>
			}
			else if(softTimer_expired(&timeout)) {
 800332e:	481f      	ldr	r0, [pc, #124]	; (80033ac <handle_requestServerConnection+0x630>)
 8003330:	f001 fa94 	bl	800485c <softTimer_expired>
 8003334:	4603      	mov	r3, r0
 8003336:	2b00      	cmp	r3, #0
 8003338:	d006      	beq.n	8003348 <handle_requestServerConnection+0x5cc>
				gsmModule_operator = __gsmModule_operator_unknown;
 800333a:	4b28      	ldr	r3, [pc, #160]	; (80033dc <handle_requestServerConnection+0x660>)
 800333c:	2200      	movs	r2, #0
 800333e:	701a      	strb	r2, [r3, #0]

				fsmManager_gotoState(&gsmModule_requestGpsOn_state, __gsmModule_requestServerConnection_error);
 8003340:	211f      	movs	r1, #31
 8003342:	481b      	ldr	r0, [pc, #108]	; (80033b0 <handle_requestServerConnection+0x634>)
 8003344:	f7fe fc2a 	bl	8001b9c <fsmManager_gotoState>
			}

			if(fsmManager_isStateOut(&gsmModule_requestServerConnection_state)) {
 8003348:	481a      	ldr	r0, [pc, #104]	; (80033b4 <handle_requestServerConnection+0x638>)
 800334a:	f7fe fc54 	bl	8001bf6 <fsmManager_isStateOut>
 800334e:	4603      	mov	r3, r0
 8003350:	2b00      	cmp	r3, #0
 8003352:	f000 832e 	beq.w	80039b2 <handle_requestServerConnection+0xc36>
				fsmManager_stateOut(&gsmModule_requestServerConnection_state);
 8003356:	4817      	ldr	r0, [pc, #92]	; (80033b4 <handle_requestServerConnection+0x638>)
 8003358:	f7fe fc67 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 800335c:	e329      	b.n	80039b2 <handle_requestServerConnection+0xc36>



		case __gsmModule_requestServerConnection_send_atSapbr3_contype:
			if(fsmManager_isStateIn(&gsmModule_requestServerConnection_state)) {
 800335e:	4815      	ldr	r0, [pc, #84]	; (80033b4 <handle_requestServerConnection+0x638>)
 8003360:	f7fe fc3e 	bl	8001be0 <fsmManager_isStateIn>
 8003364:	4603      	mov	r3, r0
 8003366:	2b00      	cmp	r3, #0
 8003368:	d007      	beq.n	800337a <handle_requestServerConnection+0x5fe>
				fsmManager_stateIn(&gsmModule_requestServerConnection_state);
 800336a:	4812      	ldr	r0, [pc, #72]	; (80033b4 <handle_requestServerConnection+0x638>)
 800336c:	f7fe fc4e 	bl	8001c0c <fsmManager_stateIn>

				softTimer_start(&timeout, 1*1000);
 8003370:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8003374:	480d      	ldr	r0, [pc, #52]	; (80033ac <handle_requestServerConnection+0x630>)
 8003376:	f001 fa5d 	bl	8004834 <softTimer_start>
			}

			if(softTimer_expired(&timeout)) {
 800337a:	480c      	ldr	r0, [pc, #48]	; (80033ac <handle_requestServerConnection+0x630>)
 800337c:	f001 fa6e 	bl	800485c <softTimer_expired>
 8003380:	4603      	mov	r3, r0
 8003382:	2b00      	cmp	r3, #0
 8003384:	d006      	beq.n	8003394 <handle_requestServerConnection+0x618>
				pinGsmUartTx_transmit((uint8_t *) gsmModule_command_sapbr3contype);
 8003386:	4818      	ldr	r0, [pc, #96]	; (80033e8 <handle_requestServerConnection+0x66c>)
 8003388:	f000 fe40 	bl	800400c <pinGsmUartTx_transmit>
				fsmManager_gotoState(&gsmModule_requestServerConnection_state, __gsmModule_requestServerConnection_waitOk_atSapbr3_contype);
 800338c:	2110      	movs	r1, #16
 800338e:	4809      	ldr	r0, [pc, #36]	; (80033b4 <handle_requestServerConnection+0x638>)
 8003390:	f7fe fc04 	bl	8001b9c <fsmManager_gotoState>
			}

			if(fsmManager_isStateOut(&gsmModule_requestServerConnection_state)) {
 8003394:	4807      	ldr	r0, [pc, #28]	; (80033b4 <handle_requestServerConnection+0x638>)
 8003396:	f7fe fc2e 	bl	8001bf6 <fsmManager_isStateOut>
 800339a:	4603      	mov	r3, r0
 800339c:	2b00      	cmp	r3, #0
 800339e:	f000 830a 	beq.w	80039b6 <handle_requestServerConnection+0xc3a>
				fsmManager_stateOut(&gsmModule_requestServerConnection_state);
 80033a2:	4804      	ldr	r0, [pc, #16]	; (80033b4 <handle_requestServerConnection+0x638>)
 80033a4:	f7fe fc41 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 80033a8:	e305      	b.n	80039b6 <handle_requestServerConnection+0xc3a>
 80033aa:	bf00      	nop
 80033ac:	200004d0 	.word	0x200004d0
 80033b0:	200004f4 	.word	0x200004f4
 80033b4:	20000518 	.word	0x20000518
 80033b8:	080091f4 	.word	0x080091f4
 80033bc:	200003ec 	.word	0x200003ec
 80033c0:	08009358 	.word	0x08009358
 80033c4:	2000031c 	.word	0x2000031c
 80033c8:	0800920c 	.word	0x0800920c
 80033cc:	000186a0 	.word	0x000186a0
 80033d0:	200004c0 	.word	0x200004c0
 80033d4:	080092c0 	.word	0x080092c0
 80033d8:	08009110 	.word	0x08009110
 80033dc:	2000060c 	.word	0x2000060c
 80033e0:	0800911c 	.word	0x0800911c
 80033e4:	08009124 	.word	0x08009124
 80033e8:	08009218 	.word	0x08009218



		case __gsmModule_requestServerConnection_waitOk_atSapbr3_contype:
			if(fsmManager_isStateIn(&gsmModule_requestServerConnection_state)) {
 80033ec:	48bc      	ldr	r0, [pc, #752]	; (80036e0 <handle_requestServerConnection+0x964>)
 80033ee:	f7fe fbf7 	bl	8001be0 <fsmManager_isStateIn>
 80033f2:	4603      	mov	r3, r0
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d007      	beq.n	8003408 <handle_requestServerConnection+0x68c>
				fsmManager_stateIn(&gsmModule_requestServerConnection_state);
 80033f8:	48b9      	ldr	r0, [pc, #740]	; (80036e0 <handle_requestServerConnection+0x964>)
 80033fa:	f7fe fc07 	bl	8001c0c <fsmManager_stateIn>

				softTimer_start(&timeout, 1000);
 80033fe:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8003402:	48b8      	ldr	r0, [pc, #736]	; (80036e4 <handle_requestServerConnection+0x968>)
 8003404:	f001 fa16 	bl	8004834 <softTimer_start>
			}

			if(string_containsWithinLength(gsmRxDataChunk, (uint8_t *) gsmModule_response_ok, gsmRxDataChunkLen)) {
 8003408:	4bb7      	ldr	r3, [pc, #732]	; (80036e8 <handle_requestServerConnection+0x96c>)
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	461a      	mov	r2, r3
 800340e:	49b7      	ldr	r1, [pc, #732]	; (80036ec <handle_requestServerConnection+0x970>)
 8003410:	48b7      	ldr	r0, [pc, #732]	; (80036f0 <handle_requestServerConnection+0x974>)
 8003412:	f002 f882 	bl	800551a <string_containsWithinLength>
 8003416:	4603      	mov	r3, r0
 8003418:	2b00      	cmp	r3, #0
 800341a:	d004      	beq.n	8003426 <handle_requestServerConnection+0x6aa>
				fsmManager_gotoState(&gsmModule_requestServerConnection_state, __gsmModule_requestServerConnection_send_atSapbr3_apn);
 800341c:	2111      	movs	r1, #17
 800341e:	48b0      	ldr	r0, [pc, #704]	; (80036e0 <handle_requestServerConnection+0x964>)
 8003420:	f7fe fbbc 	bl	8001b9c <fsmManager_gotoState>
 8003424:	e009      	b.n	800343a <handle_requestServerConnection+0x6be>
			}
			else if(softTimer_expired(&timeout)) {
 8003426:	48af      	ldr	r0, [pc, #700]	; (80036e4 <handle_requestServerConnection+0x968>)
 8003428:	f001 fa18 	bl	800485c <softTimer_expired>
 800342c:	4603      	mov	r3, r0
 800342e:	2b00      	cmp	r3, #0
 8003430:	d003      	beq.n	800343a <handle_requestServerConnection+0x6be>
				fsmManager_gotoState(&gsmModule_requestGpsOn_state, __gsmModule_requestServerConnection_error);
 8003432:	211f      	movs	r1, #31
 8003434:	48af      	ldr	r0, [pc, #700]	; (80036f4 <handle_requestServerConnection+0x978>)
 8003436:	f7fe fbb1 	bl	8001b9c <fsmManager_gotoState>
			}


			if(fsmManager_isStateOut(&gsmModule_requestServerConnection_state)) {
 800343a:	48a9      	ldr	r0, [pc, #676]	; (80036e0 <handle_requestServerConnection+0x964>)
 800343c:	f7fe fbdb 	bl	8001bf6 <fsmManager_isStateOut>
 8003440:	4603      	mov	r3, r0
 8003442:	2b00      	cmp	r3, #0
 8003444:	f000 82b9 	beq.w	80039ba <handle_requestServerConnection+0xc3e>
				fsmManager_stateOut(&gsmModule_requestServerConnection_state);
 8003448:	48a5      	ldr	r0, [pc, #660]	; (80036e0 <handle_requestServerConnection+0x964>)
 800344a:	f7fe fbee 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 800344e:	e2b4      	b.n	80039ba <handle_requestServerConnection+0xc3e>



		case __gsmModule_requestServerConnection_send_atSapbr3_apn:
			if(fsmManager_isStateIn(&gsmModule_requestServerConnection_state)) {
 8003450:	48a3      	ldr	r0, [pc, #652]	; (80036e0 <handle_requestServerConnection+0x964>)
 8003452:	f7fe fbc5 	bl	8001be0 <fsmManager_isStateIn>
 8003456:	4603      	mov	r3, r0
 8003458:	2b00      	cmp	r3, #0
 800345a:	d002      	beq.n	8003462 <handle_requestServerConnection+0x6e6>
				fsmManager_stateIn(&gsmModule_requestServerConnection_state);
 800345c:	48a0      	ldr	r0, [pc, #640]	; (80036e0 <handle_requestServerConnection+0x964>)
 800345e:	f7fe fbd5 	bl	8001c0c <fsmManager_stateIn>
			}

			if(gsmModule_operator == __gsmModule_operator_personal) {
 8003462:	4ba5      	ldr	r3, [pc, #660]	; (80036f8 <handle_requestServerConnection+0x97c>)
 8003464:	781b      	ldrb	r3, [r3, #0]
 8003466:	2b01      	cmp	r3, #1
 8003468:	d102      	bne.n	8003470 <handle_requestServerConnection+0x6f4>
				pinGsmUartTx_transmit((uint8_t *) gsmModule_command_sapbr3apnPersonal);
 800346a:	48a4      	ldr	r0, [pc, #656]	; (80036fc <handle_requestServerConnection+0x980>)
 800346c:	f000 fdce 	bl	800400c <pinGsmUartTx_transmit>
			}

			fsmManager_gotoState(&gsmModule_requestServerConnection_state, __gsmModule_requestServerConnection_waitOk_atSapbr3_apn);
 8003470:	2112      	movs	r1, #18
 8003472:	489b      	ldr	r0, [pc, #620]	; (80036e0 <handle_requestServerConnection+0x964>)
 8003474:	f7fe fb92 	bl	8001b9c <fsmManager_gotoState>

			if(fsmManager_isStateOut(&gsmModule_requestServerConnection_state)) {
 8003478:	4899      	ldr	r0, [pc, #612]	; (80036e0 <handle_requestServerConnection+0x964>)
 800347a:	f7fe fbbc 	bl	8001bf6 <fsmManager_isStateOut>
 800347e:	4603      	mov	r3, r0
 8003480:	2b00      	cmp	r3, #0
 8003482:	f000 829c 	beq.w	80039be <handle_requestServerConnection+0xc42>
				fsmManager_stateOut(&gsmModule_requestServerConnection_state);
 8003486:	4896      	ldr	r0, [pc, #600]	; (80036e0 <handle_requestServerConnection+0x964>)
 8003488:	f7fe fbcf 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 800348c:	e297      	b.n	80039be <handle_requestServerConnection+0xc42>



		case __gsmModule_requestServerConnection_waitOk_atSapbr3_apn:
			if(fsmManager_isStateIn(&gsmModule_requestServerConnection_state)) {
 800348e:	4894      	ldr	r0, [pc, #592]	; (80036e0 <handle_requestServerConnection+0x964>)
 8003490:	f7fe fba6 	bl	8001be0 <fsmManager_isStateIn>
 8003494:	4603      	mov	r3, r0
 8003496:	2b00      	cmp	r3, #0
 8003498:	d006      	beq.n	80034a8 <handle_requestServerConnection+0x72c>
				fsmManager_stateIn(&gsmModule_requestServerConnection_state);
 800349a:	4891      	ldr	r0, [pc, #580]	; (80036e0 <handle_requestServerConnection+0x964>)
 800349c:	f7fe fbb6 	bl	8001c0c <fsmManager_stateIn>

				softTimer_start(&timeout, 100);
 80034a0:	2164      	movs	r1, #100	; 0x64
 80034a2:	4890      	ldr	r0, [pc, #576]	; (80036e4 <handle_requestServerConnection+0x968>)
 80034a4:	f001 f9c6 	bl	8004834 <softTimer_start>
			}

			if(string_containsWithinLength(gsmRxDataChunk, (uint8_t *) gsmModule_response_ok, gsmRxDataChunkLen)) {
 80034a8:	4b8f      	ldr	r3, [pc, #572]	; (80036e8 <handle_requestServerConnection+0x96c>)
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	461a      	mov	r2, r3
 80034ae:	498f      	ldr	r1, [pc, #572]	; (80036ec <handle_requestServerConnection+0x970>)
 80034b0:	488f      	ldr	r0, [pc, #572]	; (80036f0 <handle_requestServerConnection+0x974>)
 80034b2:	f002 f832 	bl	800551a <string_containsWithinLength>
 80034b6:	4603      	mov	r3, r0
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d004      	beq.n	80034c6 <handle_requestServerConnection+0x74a>
				fsmManager_gotoState(&gsmModule_requestServerConnection_state, __gsmModule_requestServerConnection_send_atSapbr3_user);
 80034bc:	2113      	movs	r1, #19
 80034be:	4888      	ldr	r0, [pc, #544]	; (80036e0 <handle_requestServerConnection+0x964>)
 80034c0:	f7fe fb6c 	bl	8001b9c <fsmManager_gotoState>
 80034c4:	e009      	b.n	80034da <handle_requestServerConnection+0x75e>
			}
			else if(softTimer_expired(&timeout)) {
 80034c6:	4887      	ldr	r0, [pc, #540]	; (80036e4 <handle_requestServerConnection+0x968>)
 80034c8:	f001 f9c8 	bl	800485c <softTimer_expired>
 80034cc:	4603      	mov	r3, r0
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d003      	beq.n	80034da <handle_requestServerConnection+0x75e>
				fsmManager_gotoState(&gsmModule_requestGpsOn_state, __gsmModule_requestServerConnection_error);
 80034d2:	211f      	movs	r1, #31
 80034d4:	4887      	ldr	r0, [pc, #540]	; (80036f4 <handle_requestServerConnection+0x978>)
 80034d6:	f7fe fb61 	bl	8001b9c <fsmManager_gotoState>
			}


			if(fsmManager_isStateOut(&gsmModule_requestServerConnection_state)) {
 80034da:	4881      	ldr	r0, [pc, #516]	; (80036e0 <handle_requestServerConnection+0x964>)
 80034dc:	f7fe fb8b 	bl	8001bf6 <fsmManager_isStateOut>
 80034e0:	4603      	mov	r3, r0
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	f000 826d 	beq.w	80039c2 <handle_requestServerConnection+0xc46>
				fsmManager_stateOut(&gsmModule_requestServerConnection_state);
 80034e8:	487d      	ldr	r0, [pc, #500]	; (80036e0 <handle_requestServerConnection+0x964>)
 80034ea:	f7fe fb9e 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 80034ee:	e268      	b.n	80039c2 <handle_requestServerConnection+0xc46>



		case __gsmModule_requestServerConnection_send_atSapbr3_user:
			if(fsmManager_isStateIn(&gsmModule_requestServerConnection_state)) {
 80034f0:	487b      	ldr	r0, [pc, #492]	; (80036e0 <handle_requestServerConnection+0x964>)
 80034f2:	f7fe fb75 	bl	8001be0 <fsmManager_isStateIn>
 80034f6:	4603      	mov	r3, r0
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d002      	beq.n	8003502 <handle_requestServerConnection+0x786>
				fsmManager_stateIn(&gsmModule_requestServerConnection_state);
 80034fc:	4878      	ldr	r0, [pc, #480]	; (80036e0 <handle_requestServerConnection+0x964>)
 80034fe:	f7fe fb85 	bl	8001c0c <fsmManager_stateIn>
			}

			if(gsmModule_operator == __gsmModule_operator_personal) {
 8003502:	4b7d      	ldr	r3, [pc, #500]	; (80036f8 <handle_requestServerConnection+0x97c>)
 8003504:	781b      	ldrb	r3, [r3, #0]
 8003506:	2b01      	cmp	r3, #1
 8003508:	d102      	bne.n	8003510 <handle_requestServerConnection+0x794>
				pinGsmUartTx_transmit((uint8_t *) gsmModule_command_sapbr3userPersonal);
 800350a:	487d      	ldr	r0, [pc, #500]	; (8003700 <handle_requestServerConnection+0x984>)
 800350c:	f000 fd7e 	bl	800400c <pinGsmUartTx_transmit>
			}

			fsmManager_gotoState(&gsmModule_requestServerConnection_state, __gsmModule_requestServerConnection_waitOk_atSapbr3_user);
 8003510:	2114      	movs	r1, #20
 8003512:	4873      	ldr	r0, [pc, #460]	; (80036e0 <handle_requestServerConnection+0x964>)
 8003514:	f7fe fb42 	bl	8001b9c <fsmManager_gotoState>

			if(fsmManager_isStateOut(&gsmModule_requestServerConnection_state)) {
 8003518:	4871      	ldr	r0, [pc, #452]	; (80036e0 <handle_requestServerConnection+0x964>)
 800351a:	f7fe fb6c 	bl	8001bf6 <fsmManager_isStateOut>
 800351e:	4603      	mov	r3, r0
 8003520:	2b00      	cmp	r3, #0
 8003522:	f000 8250 	beq.w	80039c6 <handle_requestServerConnection+0xc4a>
				fsmManager_stateOut(&gsmModule_requestServerConnection_state);
 8003526:	486e      	ldr	r0, [pc, #440]	; (80036e0 <handle_requestServerConnection+0x964>)
 8003528:	f7fe fb7f 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 800352c:	e24b      	b.n	80039c6 <handle_requestServerConnection+0xc4a>



		case __gsmModule_requestServerConnection_waitOk_atSapbr3_user:
			if(fsmManager_isStateIn(&gsmModule_requestServerConnection_state)) {
 800352e:	486c      	ldr	r0, [pc, #432]	; (80036e0 <handle_requestServerConnection+0x964>)
 8003530:	f7fe fb56 	bl	8001be0 <fsmManager_isStateIn>
 8003534:	4603      	mov	r3, r0
 8003536:	2b00      	cmp	r3, #0
 8003538:	d006      	beq.n	8003548 <handle_requestServerConnection+0x7cc>
				fsmManager_stateIn(&gsmModule_requestServerConnection_state);
 800353a:	4869      	ldr	r0, [pc, #420]	; (80036e0 <handle_requestServerConnection+0x964>)
 800353c:	f7fe fb66 	bl	8001c0c <fsmManager_stateIn>

				softTimer_start(&timeout, 100);
 8003540:	2164      	movs	r1, #100	; 0x64
 8003542:	4868      	ldr	r0, [pc, #416]	; (80036e4 <handle_requestServerConnection+0x968>)
 8003544:	f001 f976 	bl	8004834 <softTimer_start>
			}

			if(string_containsWithinLength(gsmRxDataChunk, (uint8_t *) gsmModule_response_ok, gsmRxDataChunkLen)) {
 8003548:	4b67      	ldr	r3, [pc, #412]	; (80036e8 <handle_requestServerConnection+0x96c>)
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	461a      	mov	r2, r3
 800354e:	4967      	ldr	r1, [pc, #412]	; (80036ec <handle_requestServerConnection+0x970>)
 8003550:	4867      	ldr	r0, [pc, #412]	; (80036f0 <handle_requestServerConnection+0x974>)
 8003552:	f001 ffe2 	bl	800551a <string_containsWithinLength>
 8003556:	4603      	mov	r3, r0
 8003558:	2b00      	cmp	r3, #0
 800355a:	d004      	beq.n	8003566 <handle_requestServerConnection+0x7ea>
				fsmManager_gotoState(&gsmModule_requestServerConnection_state, __gsmModule_requestServerConnection_send_atSapbr3_pwd);
 800355c:	2115      	movs	r1, #21
 800355e:	4860      	ldr	r0, [pc, #384]	; (80036e0 <handle_requestServerConnection+0x964>)
 8003560:	f7fe fb1c 	bl	8001b9c <fsmManager_gotoState>
 8003564:	e009      	b.n	800357a <handle_requestServerConnection+0x7fe>
			}
			else if(softTimer_expired(&timeout)) {
 8003566:	485f      	ldr	r0, [pc, #380]	; (80036e4 <handle_requestServerConnection+0x968>)
 8003568:	f001 f978 	bl	800485c <softTimer_expired>
 800356c:	4603      	mov	r3, r0
 800356e:	2b00      	cmp	r3, #0
 8003570:	d003      	beq.n	800357a <handle_requestServerConnection+0x7fe>
				fsmManager_gotoState(&gsmModule_requestGpsOn_state, __gsmModule_requestServerConnection_error);
 8003572:	211f      	movs	r1, #31
 8003574:	485f      	ldr	r0, [pc, #380]	; (80036f4 <handle_requestServerConnection+0x978>)
 8003576:	f7fe fb11 	bl	8001b9c <fsmManager_gotoState>
			}


			if(fsmManager_isStateOut(&gsmModule_requestServerConnection_state)) {
 800357a:	4859      	ldr	r0, [pc, #356]	; (80036e0 <handle_requestServerConnection+0x964>)
 800357c:	f7fe fb3b 	bl	8001bf6 <fsmManager_isStateOut>
 8003580:	4603      	mov	r3, r0
 8003582:	2b00      	cmp	r3, #0
 8003584:	f000 8221 	beq.w	80039ca <handle_requestServerConnection+0xc4e>
				fsmManager_stateOut(&gsmModule_requestServerConnection_state);
 8003588:	4855      	ldr	r0, [pc, #340]	; (80036e0 <handle_requestServerConnection+0x964>)
 800358a:	f7fe fb4e 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 800358e:	e21c      	b.n	80039ca <handle_requestServerConnection+0xc4e>



		case __gsmModule_requestServerConnection_send_atSapbr3_pwd:
			if(fsmManager_isStateIn(&gsmModule_requestServerConnection_state)) {
 8003590:	4853      	ldr	r0, [pc, #332]	; (80036e0 <handle_requestServerConnection+0x964>)
 8003592:	f7fe fb25 	bl	8001be0 <fsmManager_isStateIn>
 8003596:	4603      	mov	r3, r0
 8003598:	2b00      	cmp	r3, #0
 800359a:	d002      	beq.n	80035a2 <handle_requestServerConnection+0x826>
				fsmManager_stateIn(&gsmModule_requestServerConnection_state);
 800359c:	4850      	ldr	r0, [pc, #320]	; (80036e0 <handle_requestServerConnection+0x964>)
 800359e:	f7fe fb35 	bl	8001c0c <fsmManager_stateIn>
			}

			if(gsmModule_operator == __gsmModule_operator_personal) {
 80035a2:	4b55      	ldr	r3, [pc, #340]	; (80036f8 <handle_requestServerConnection+0x97c>)
 80035a4:	781b      	ldrb	r3, [r3, #0]
 80035a6:	2b01      	cmp	r3, #1
 80035a8:	d102      	bne.n	80035b0 <handle_requestServerConnection+0x834>
				pinGsmUartTx_transmit((uint8_t *) gsmModule_command_sapbr3pwdPersonal);
 80035aa:	4856      	ldr	r0, [pc, #344]	; (8003704 <handle_requestServerConnection+0x988>)
 80035ac:	f000 fd2e 	bl	800400c <pinGsmUartTx_transmit>
			}

			fsmManager_gotoState(&gsmModule_requestServerConnection_state, __gsmModule_requestServerConnection_waitOk_atSapbr3_pwd);
 80035b0:	2116      	movs	r1, #22
 80035b2:	484b      	ldr	r0, [pc, #300]	; (80036e0 <handle_requestServerConnection+0x964>)
 80035b4:	f7fe faf2 	bl	8001b9c <fsmManager_gotoState>

			if(fsmManager_isStateOut(&gsmModule_requestServerConnection_state)) {
 80035b8:	4849      	ldr	r0, [pc, #292]	; (80036e0 <handle_requestServerConnection+0x964>)
 80035ba:	f7fe fb1c 	bl	8001bf6 <fsmManager_isStateOut>
 80035be:	4603      	mov	r3, r0
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	f000 8204 	beq.w	80039ce <handle_requestServerConnection+0xc52>
				fsmManager_stateOut(&gsmModule_requestServerConnection_state);
 80035c6:	4846      	ldr	r0, [pc, #280]	; (80036e0 <handle_requestServerConnection+0x964>)
 80035c8:	f7fe fb2f 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 80035cc:	e1ff      	b.n	80039ce <handle_requestServerConnection+0xc52>



		case __gsmModule_requestServerConnection_waitOk_atSapbr3_pwd:
			if(fsmManager_isStateIn(&gsmModule_requestServerConnection_state)) {
 80035ce:	4844      	ldr	r0, [pc, #272]	; (80036e0 <handle_requestServerConnection+0x964>)
 80035d0:	f7fe fb06 	bl	8001be0 <fsmManager_isStateIn>
 80035d4:	4603      	mov	r3, r0
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d006      	beq.n	80035e8 <handle_requestServerConnection+0x86c>
				fsmManager_stateIn(&gsmModule_requestServerConnection_state);
 80035da:	4841      	ldr	r0, [pc, #260]	; (80036e0 <handle_requestServerConnection+0x964>)
 80035dc:	f7fe fb16 	bl	8001c0c <fsmManager_stateIn>

				softTimer_start(&timeout, 100);
 80035e0:	2164      	movs	r1, #100	; 0x64
 80035e2:	4840      	ldr	r0, [pc, #256]	; (80036e4 <handle_requestServerConnection+0x968>)
 80035e4:	f001 f926 	bl	8004834 <softTimer_start>
			}

			if(string_containsWithinLength(gsmRxDataChunk, (uint8_t *) gsmModule_response_ok, gsmRxDataChunkLen)) {
 80035e8:	4b3f      	ldr	r3, [pc, #252]	; (80036e8 <handle_requestServerConnection+0x96c>)
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	461a      	mov	r2, r3
 80035ee:	493f      	ldr	r1, [pc, #252]	; (80036ec <handle_requestServerConnection+0x970>)
 80035f0:	483f      	ldr	r0, [pc, #252]	; (80036f0 <handle_requestServerConnection+0x974>)
 80035f2:	f001 ff92 	bl	800551a <string_containsWithinLength>
 80035f6:	4603      	mov	r3, r0
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d004      	beq.n	8003606 <handle_requestServerConnection+0x88a>
				fsmManager_gotoState(&gsmModule_requestServerConnection_state, __gsmModule_requestServerConnection_send_atSapbr1);
 80035fc:	2117      	movs	r1, #23
 80035fe:	4838      	ldr	r0, [pc, #224]	; (80036e0 <handle_requestServerConnection+0x964>)
 8003600:	f7fe facc 	bl	8001b9c <fsmManager_gotoState>
 8003604:	e009      	b.n	800361a <handle_requestServerConnection+0x89e>
			}
			else if(softTimer_expired(&timeout)) {
 8003606:	4837      	ldr	r0, [pc, #220]	; (80036e4 <handle_requestServerConnection+0x968>)
 8003608:	f001 f928 	bl	800485c <softTimer_expired>
 800360c:	4603      	mov	r3, r0
 800360e:	2b00      	cmp	r3, #0
 8003610:	d003      	beq.n	800361a <handle_requestServerConnection+0x89e>
				fsmManager_gotoState(&gsmModule_requestGpsOn_state, __gsmModule_requestServerConnection_error);
 8003612:	211f      	movs	r1, #31
 8003614:	4837      	ldr	r0, [pc, #220]	; (80036f4 <handle_requestServerConnection+0x978>)
 8003616:	f7fe fac1 	bl	8001b9c <fsmManager_gotoState>
			}


			if(fsmManager_isStateOut(&gsmModule_requestServerConnection_state)) {
 800361a:	4831      	ldr	r0, [pc, #196]	; (80036e0 <handle_requestServerConnection+0x964>)
 800361c:	f7fe faeb 	bl	8001bf6 <fsmManager_isStateOut>
 8003620:	4603      	mov	r3, r0
 8003622:	2b00      	cmp	r3, #0
 8003624:	f000 81d5 	beq.w	80039d2 <handle_requestServerConnection+0xc56>
				fsmManager_stateOut(&gsmModule_requestServerConnection_state);
 8003628:	482d      	ldr	r0, [pc, #180]	; (80036e0 <handle_requestServerConnection+0x964>)
 800362a:	f7fe fafe 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 800362e:	e1d0      	b.n	80039d2 <handle_requestServerConnection+0xc56>



		case __gsmModule_requestServerConnection_send_atSapbr1:
			if(fsmManager_isStateIn(&gsmModule_requestServerConnection_state)) {
 8003630:	482b      	ldr	r0, [pc, #172]	; (80036e0 <handle_requestServerConnection+0x964>)
 8003632:	f7fe fad5 	bl	8001be0 <fsmManager_isStateIn>
 8003636:	4603      	mov	r3, r0
 8003638:	2b00      	cmp	r3, #0
 800363a:	d007      	beq.n	800364c <handle_requestServerConnection+0x8d0>
				fsmManager_stateIn(&gsmModule_requestServerConnection_state);
 800363c:	4828      	ldr	r0, [pc, #160]	; (80036e0 <handle_requestServerConnection+0x964>)
 800363e:	f7fe fae5 	bl	8001c0c <fsmManager_stateIn>

				softTimer_start(&timeout, 2*1000);
 8003642:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8003646:	4827      	ldr	r0, [pc, #156]	; (80036e4 <handle_requestServerConnection+0x968>)
 8003648:	f001 f8f4 	bl	8004834 <softTimer_start>
			}

			if(softTimer_expired(&timeout)) {
 800364c:	4825      	ldr	r0, [pc, #148]	; (80036e4 <handle_requestServerConnection+0x968>)
 800364e:	f001 f905 	bl	800485c <softTimer_expired>
 8003652:	4603      	mov	r3, r0
 8003654:	2b00      	cmp	r3, #0
 8003656:	d006      	beq.n	8003666 <handle_requestServerConnection+0x8ea>
				pinGsmUartTx_transmit((uint8_t *) gsmModule_command_sapbr1);
 8003658:	482b      	ldr	r0, [pc, #172]	; (8003708 <handle_requestServerConnection+0x98c>)
 800365a:	f000 fcd7 	bl	800400c <pinGsmUartTx_transmit>
				fsmManager_gotoState(&gsmModule_requestServerConnection_state, __gsmModule_requestServerConnection_waitOk_atSapbr1);
 800365e:	2118      	movs	r1, #24
 8003660:	481f      	ldr	r0, [pc, #124]	; (80036e0 <handle_requestServerConnection+0x964>)
 8003662:	f7fe fa9b 	bl	8001b9c <fsmManager_gotoState>
			}

			if(fsmManager_isStateOut(&gsmModule_requestServerConnection_state)) {
 8003666:	481e      	ldr	r0, [pc, #120]	; (80036e0 <handle_requestServerConnection+0x964>)
 8003668:	f7fe fac5 	bl	8001bf6 <fsmManager_isStateOut>
 800366c:	4603      	mov	r3, r0
 800366e:	2b00      	cmp	r3, #0
 8003670:	f000 81b1 	beq.w	80039d6 <handle_requestServerConnection+0xc5a>
				fsmManager_stateOut(&gsmModule_requestServerConnection_state);
 8003674:	481a      	ldr	r0, [pc, #104]	; (80036e0 <handle_requestServerConnection+0x964>)
 8003676:	f7fe fad8 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 800367a:	e1ac      	b.n	80039d6 <handle_requestServerConnection+0xc5a>



		case __gsmModule_requestServerConnection_waitOk_atSapbr1:
			if(fsmManager_isStateIn(&gsmModule_requestServerConnection_state)) {
 800367c:	4818      	ldr	r0, [pc, #96]	; (80036e0 <handle_requestServerConnection+0x964>)
 800367e:	f7fe faaf 	bl	8001be0 <fsmManager_isStateIn>
 8003682:	4603      	mov	r3, r0
 8003684:	2b00      	cmp	r3, #0
 8003686:	d006      	beq.n	8003696 <handle_requestServerConnection+0x91a>
				fsmManager_stateIn(&gsmModule_requestServerConnection_state);
 8003688:	4815      	ldr	r0, [pc, #84]	; (80036e0 <handle_requestServerConnection+0x964>)
 800368a:	f7fe fabf 	bl	8001c0c <fsmManager_stateIn>

				softTimer_start(&timeout, 85*1000);
 800368e:	491f      	ldr	r1, [pc, #124]	; (800370c <handle_requestServerConnection+0x990>)
 8003690:	4814      	ldr	r0, [pc, #80]	; (80036e4 <handle_requestServerConnection+0x968>)
 8003692:	f001 f8cf 	bl	8004834 <softTimer_start>
			}

			if(string_containsWithinLength(gsmRxDataChunk, (uint8_t *) gsmModule_response_ok, gsmRxDataChunkLen)) {
 8003696:	4b14      	ldr	r3, [pc, #80]	; (80036e8 <handle_requestServerConnection+0x96c>)
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	461a      	mov	r2, r3
 800369c:	4913      	ldr	r1, [pc, #76]	; (80036ec <handle_requestServerConnection+0x970>)
 800369e:	4814      	ldr	r0, [pc, #80]	; (80036f0 <handle_requestServerConnection+0x974>)
 80036a0:	f001 ff3b 	bl	800551a <string_containsWithinLength>
 80036a4:	4603      	mov	r3, r0
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d004      	beq.n	80036b4 <handle_requestServerConnection+0x938>
				fsmManager_gotoState(&gsmModule_requestServerConnection_state, __gsmModule_requestServerConnection_send_atSapbr2);
 80036aa:	2119      	movs	r1, #25
 80036ac:	480c      	ldr	r0, [pc, #48]	; (80036e0 <handle_requestServerConnection+0x964>)
 80036ae:	f7fe fa75 	bl	8001b9c <fsmManager_gotoState>
 80036b2:	e009      	b.n	80036c8 <handle_requestServerConnection+0x94c>
			}
			else if(softTimer_expired(&timeout)) {
 80036b4:	480b      	ldr	r0, [pc, #44]	; (80036e4 <handle_requestServerConnection+0x968>)
 80036b6:	f001 f8d1 	bl	800485c <softTimer_expired>
 80036ba:	4603      	mov	r3, r0
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d003      	beq.n	80036c8 <handle_requestServerConnection+0x94c>
				fsmManager_gotoState(&gsmModule_requestGpsOn_state, __gsmModule_requestServerConnection_error);
 80036c0:	211f      	movs	r1, #31
 80036c2:	480c      	ldr	r0, [pc, #48]	; (80036f4 <handle_requestServerConnection+0x978>)
 80036c4:	f7fe fa6a 	bl	8001b9c <fsmManager_gotoState>
			}

			if(fsmManager_isStateOut(&gsmModule_requestServerConnection_state)) {
 80036c8:	4805      	ldr	r0, [pc, #20]	; (80036e0 <handle_requestServerConnection+0x964>)
 80036ca:	f7fe fa94 	bl	8001bf6 <fsmManager_isStateOut>
 80036ce:	4603      	mov	r3, r0
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	f000 8182 	beq.w	80039da <handle_requestServerConnection+0xc5e>
				fsmManager_stateOut(&gsmModule_requestServerConnection_state);
 80036d6:	4802      	ldr	r0, [pc, #8]	; (80036e0 <handle_requestServerConnection+0x964>)
 80036d8:	f7fe faa7 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 80036dc:	e17d      	b.n	80039da <handle_requestServerConnection+0xc5e>
 80036de:	bf00      	nop
 80036e0:	20000518 	.word	0x20000518
 80036e4:	200004d0 	.word	0x200004d0
 80036e8:	200003ec 	.word	0x200003ec
 80036ec:	08009358 	.word	0x08009358
 80036f0:	2000031c 	.word	0x2000031c
 80036f4:	200004f4 	.word	0x200004f4
 80036f8:	2000060c 	.word	0x2000060c
 80036fc:	08009238 	.word	0x08009238
 8003700:	08009264 	.word	0x08009264
 8003704:	08009284 	.word	0x08009284
 8003708:	080092a0 	.word	0x080092a0
 800370c:	00014c08 	.word	0x00014c08



		case __gsmModule_requestServerConnection_send_atSapbr2:
			if(fsmManager_isStateIn(&gsmModule_requestServerConnection_state)) {
 8003710:	48bb      	ldr	r0, [pc, #748]	; (8003a00 <handle_requestServerConnection+0xc84>)
 8003712:	f7fe fa65 	bl	8001be0 <fsmManager_isStateIn>
 8003716:	4603      	mov	r3, r0
 8003718:	2b00      	cmp	r3, #0
 800371a:	d002      	beq.n	8003722 <handle_requestServerConnection+0x9a6>
				fsmManager_stateIn(&gsmModule_requestServerConnection_state);
 800371c:	48b8      	ldr	r0, [pc, #736]	; (8003a00 <handle_requestServerConnection+0xc84>)
 800371e:	f7fe fa75 	bl	8001c0c <fsmManager_stateIn>
			}

			pinGsmUartTx_transmit((uint8_t *) gsmModule_command_sapbr2);
 8003722:	48b8      	ldr	r0, [pc, #736]	; (8003a04 <handle_requestServerConnection+0xc88>)
 8003724:	f000 fc72 	bl	800400c <pinGsmUartTx_transmit>
			fsmManager_gotoState(&gsmModule_requestServerConnection_state, __gsmModule_requestServerConnection_check_atSapbr2);
 8003728:	211a      	movs	r1, #26
 800372a:	48b5      	ldr	r0, [pc, #724]	; (8003a00 <handle_requestServerConnection+0xc84>)
 800372c:	f7fe fa36 	bl	8001b9c <fsmManager_gotoState>

			if(fsmManager_isStateOut(&gsmModule_requestServerConnection_state)) {
 8003730:	48b3      	ldr	r0, [pc, #716]	; (8003a00 <handle_requestServerConnection+0xc84>)
 8003732:	f7fe fa60 	bl	8001bf6 <fsmManager_isStateOut>
 8003736:	4603      	mov	r3, r0
 8003738:	2b00      	cmp	r3, #0
 800373a:	f000 8150 	beq.w	80039de <handle_requestServerConnection+0xc62>
				fsmManager_stateOut(&gsmModule_requestServerConnection_state);
 800373e:	48b0      	ldr	r0, [pc, #704]	; (8003a00 <handle_requestServerConnection+0xc84>)
 8003740:	f7fe fa73 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 8003744:	e14b      	b.n	80039de <handle_requestServerConnection+0xc62>



		case __gsmModule_requestServerConnection_check_atSapbr2:
			if(fsmManager_isStateIn(&gsmModule_requestServerConnection_state)) {
 8003746:	48ae      	ldr	r0, [pc, #696]	; (8003a00 <handle_requestServerConnection+0xc84>)
 8003748:	f7fe fa4a 	bl	8001be0 <fsmManager_isStateIn>
 800374c:	4603      	mov	r3, r0
 800374e:	2b00      	cmp	r3, #0
 8003750:	d006      	beq.n	8003760 <handle_requestServerConnection+0x9e4>
				fsmManager_stateIn(&gsmModule_requestServerConnection_state);
 8003752:	48ab      	ldr	r0, [pc, #684]	; (8003a00 <handle_requestServerConnection+0xc84>)
 8003754:	f7fe fa5a 	bl	8001c0c <fsmManager_stateIn>

				softTimer_start(&timeout, 100);
 8003758:	2164      	movs	r1, #100	; 0x64
 800375a:	48ab      	ldr	r0, [pc, #684]	; (8003a08 <handle_requestServerConnection+0xc8c>)
 800375c:	f001 f86a 	bl	8004834 <softTimer_start>
			}

			if(!string_containsWithinLength(gsmRxDataChunk, (uint8_t *) "0.0.0.0", gsmRxDataChunkLen)) {
 8003760:	4baa      	ldr	r3, [pc, #680]	; (8003a0c <handle_requestServerConnection+0xc90>)
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	461a      	mov	r2, r3
 8003766:	49aa      	ldr	r1, [pc, #680]	; (8003a10 <handle_requestServerConnection+0xc94>)
 8003768:	48aa      	ldr	r0, [pc, #680]	; (8003a14 <handle_requestServerConnection+0xc98>)
 800376a:	f001 fed6 	bl	800551a <string_containsWithinLength>
 800376e:	4603      	mov	r3, r0
 8003770:	2b00      	cmp	r3, #0
 8003772:	d104      	bne.n	800377e <handle_requestServerConnection+0xa02>
				fsmManager_gotoState(&gsmModule_requestServerConnection_state, __gsmModule_requestServerConnection_send_atHttpinit);
 8003774:	211b      	movs	r1, #27
 8003776:	48a2      	ldr	r0, [pc, #648]	; (8003a00 <handle_requestServerConnection+0xc84>)
 8003778:	f7fe fa10 	bl	8001b9c <fsmManager_gotoState>
 800377c:	e009      	b.n	8003792 <handle_requestServerConnection+0xa16>
			}
			else if(softTimer_expired(&timeout)) {
 800377e:	48a2      	ldr	r0, [pc, #648]	; (8003a08 <handle_requestServerConnection+0xc8c>)
 8003780:	f001 f86c 	bl	800485c <softTimer_expired>
 8003784:	4603      	mov	r3, r0
 8003786:	2b00      	cmp	r3, #0
 8003788:	d003      	beq.n	8003792 <handle_requestServerConnection+0xa16>
				fsmManager_gotoState(&gsmModule_requestGpsOn_state, __gsmModule_requestServerConnection_error);
 800378a:	211f      	movs	r1, #31
 800378c:	48a2      	ldr	r0, [pc, #648]	; (8003a18 <handle_requestServerConnection+0xc9c>)
 800378e:	f7fe fa05 	bl	8001b9c <fsmManager_gotoState>
			}

			if(fsmManager_isStateOut(&gsmModule_requestServerConnection_state)) {
 8003792:	489b      	ldr	r0, [pc, #620]	; (8003a00 <handle_requestServerConnection+0xc84>)
 8003794:	f7fe fa2f 	bl	8001bf6 <fsmManager_isStateOut>
 8003798:	4603      	mov	r3, r0
 800379a:	2b00      	cmp	r3, #0
 800379c:	f000 8121 	beq.w	80039e2 <handle_requestServerConnection+0xc66>
				fsmManager_stateOut(&gsmModule_requestServerConnection_state);
 80037a0:	4897      	ldr	r0, [pc, #604]	; (8003a00 <handle_requestServerConnection+0xc84>)
 80037a2:	f7fe fa42 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 80037a6:	e11c      	b.n	80039e2 <handle_requestServerConnection+0xc66>



		case __gsmModule_requestServerConnection_send_atHttpinit:
			if(fsmManager_isStateIn(&gsmModule_requestServerConnection_state)) {
 80037a8:	4895      	ldr	r0, [pc, #596]	; (8003a00 <handle_requestServerConnection+0xc84>)
 80037aa:	f7fe fa19 	bl	8001be0 <fsmManager_isStateIn>
 80037ae:	4603      	mov	r3, r0
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d007      	beq.n	80037c4 <handle_requestServerConnection+0xa48>
				fsmManager_stateIn(&gsmModule_requestServerConnection_state);
 80037b4:	4892      	ldr	r0, [pc, #584]	; (8003a00 <handle_requestServerConnection+0xc84>)
 80037b6:	f7fe fa29 	bl	8001c0c <fsmManager_stateIn>

				softTimer_start(&timeout, 2*1000);
 80037ba:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 80037be:	4892      	ldr	r0, [pc, #584]	; (8003a08 <handle_requestServerConnection+0xc8c>)
 80037c0:	f001 f838 	bl	8004834 <softTimer_start>
			}

			if(softTimer_expired(&timeout)) {
 80037c4:	4890      	ldr	r0, [pc, #576]	; (8003a08 <handle_requestServerConnection+0xc8c>)
 80037c6:	f001 f849 	bl	800485c <softTimer_expired>
 80037ca:	4603      	mov	r3, r0
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d006      	beq.n	80037de <handle_requestServerConnection+0xa62>
				pinGsmUartTx_transmit((uint8_t *) gsmModule_command_httpinit);
 80037d0:	4892      	ldr	r0, [pc, #584]	; (8003a1c <handle_requestServerConnection+0xca0>)
 80037d2:	f000 fc1b 	bl	800400c <pinGsmUartTx_transmit>
				fsmManager_gotoState(&gsmModule_requestServerConnection_state, __gsmModule_requestServerConnection_waitOk_atHttpinit);
 80037d6:	211c      	movs	r1, #28
 80037d8:	4889      	ldr	r0, [pc, #548]	; (8003a00 <handle_requestServerConnection+0xc84>)
 80037da:	f7fe f9df 	bl	8001b9c <fsmManager_gotoState>
			}

			if(fsmManager_isStateOut(&gsmModule_requestServerConnection_state)) {
 80037de:	4888      	ldr	r0, [pc, #544]	; (8003a00 <handle_requestServerConnection+0xc84>)
 80037e0:	f7fe fa09 	bl	8001bf6 <fsmManager_isStateOut>
 80037e4:	4603      	mov	r3, r0
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	f000 80fd 	beq.w	80039e6 <handle_requestServerConnection+0xc6a>
				fsmManager_stateOut(&gsmModule_requestServerConnection_state);
 80037ec:	4884      	ldr	r0, [pc, #528]	; (8003a00 <handle_requestServerConnection+0xc84>)
 80037ee:	f7fe fa1c 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 80037f2:	e0f8      	b.n	80039e6 <handle_requestServerConnection+0xc6a>



		case __gsmModule_requestServerConnection_waitOk_atHttpinit:
			if(fsmManager_isStateIn(&gsmModule_requestServerConnection_state)) {
 80037f4:	4882      	ldr	r0, [pc, #520]	; (8003a00 <handle_requestServerConnection+0xc84>)
 80037f6:	f7fe f9f3 	bl	8001be0 <fsmManager_isStateIn>
 80037fa:	4603      	mov	r3, r0
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d006      	beq.n	800380e <handle_requestServerConnection+0xa92>
				fsmManager_stateIn(&gsmModule_requestServerConnection_state);
 8003800:	487f      	ldr	r0, [pc, #508]	; (8003a00 <handle_requestServerConnection+0xc84>)
 8003802:	f7fe fa03 	bl	8001c0c <fsmManager_stateIn>

				softTimer_start(&timeout, 100);
 8003806:	2164      	movs	r1, #100	; 0x64
 8003808:	487f      	ldr	r0, [pc, #508]	; (8003a08 <handle_requestServerConnection+0xc8c>)
 800380a:	f001 f813 	bl	8004834 <softTimer_start>
			}

			if(string_containsWithinLength(gsmRxDataChunk, (uint8_t *) gsmModule_response_ok, gsmRxDataChunkLen)) {
 800380e:	4b7f      	ldr	r3, [pc, #508]	; (8003a0c <handle_requestServerConnection+0xc90>)
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	461a      	mov	r2, r3
 8003814:	4982      	ldr	r1, [pc, #520]	; (8003a20 <handle_requestServerConnection+0xca4>)
 8003816:	487f      	ldr	r0, [pc, #508]	; (8003a14 <handle_requestServerConnection+0xc98>)
 8003818:	f001 fe7f 	bl	800551a <string_containsWithinLength>
 800381c:	4603      	mov	r3, r0
 800381e:	2b00      	cmp	r3, #0
 8003820:	d004      	beq.n	800382c <handle_requestServerConnection+0xab0>
				fsmManager_gotoState(&gsmModule_requestServerConnection_state, __gsmModule_requestServerConnection_send_atHttppara_cid);
 8003822:	211d      	movs	r1, #29
 8003824:	4876      	ldr	r0, [pc, #472]	; (8003a00 <handle_requestServerConnection+0xc84>)
 8003826:	f7fe f9b9 	bl	8001b9c <fsmManager_gotoState>
 800382a:	e009      	b.n	8003840 <handle_requestServerConnection+0xac4>
			}
			else if(softTimer_expired(&timeout)) {
 800382c:	4876      	ldr	r0, [pc, #472]	; (8003a08 <handle_requestServerConnection+0xc8c>)
 800382e:	f001 f815 	bl	800485c <softTimer_expired>
 8003832:	4603      	mov	r3, r0
 8003834:	2b00      	cmp	r3, #0
 8003836:	d003      	beq.n	8003840 <handle_requestServerConnection+0xac4>
				fsmManager_gotoState(&gsmModule_requestGpsOn_state, __gsmModule_requestServerConnection_error);
 8003838:	211f      	movs	r1, #31
 800383a:	4877      	ldr	r0, [pc, #476]	; (8003a18 <handle_requestServerConnection+0xc9c>)
 800383c:	f7fe f9ae 	bl	8001b9c <fsmManager_gotoState>
			}

			if(fsmManager_isStateOut(&gsmModule_requestServerConnection_state)) {
 8003840:	486f      	ldr	r0, [pc, #444]	; (8003a00 <handle_requestServerConnection+0xc84>)
 8003842:	f7fe f9d8 	bl	8001bf6 <fsmManager_isStateOut>
 8003846:	4603      	mov	r3, r0
 8003848:	2b00      	cmp	r3, #0
 800384a:	f000 80ce 	beq.w	80039ea <handle_requestServerConnection+0xc6e>
				fsmManager_stateOut(&gsmModule_requestServerConnection_state);
 800384e:	486c      	ldr	r0, [pc, #432]	; (8003a00 <handle_requestServerConnection+0xc84>)
 8003850:	f7fe f9eb 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 8003854:	e0c9      	b.n	80039ea <handle_requestServerConnection+0xc6e>



		case __gsmModule_requestServerConnection_send_atHttppara_cid:
			if(fsmManager_isStateIn(&gsmModule_requestServerConnection_state)) {
 8003856:	486a      	ldr	r0, [pc, #424]	; (8003a00 <handle_requestServerConnection+0xc84>)
 8003858:	f7fe f9c2 	bl	8001be0 <fsmManager_isStateIn>
 800385c:	4603      	mov	r3, r0
 800385e:	2b00      	cmp	r3, #0
 8003860:	d002      	beq.n	8003868 <handle_requestServerConnection+0xaec>
				fsmManager_stateIn(&gsmModule_requestServerConnection_state);
 8003862:	4867      	ldr	r0, [pc, #412]	; (8003a00 <handle_requestServerConnection+0xc84>)
 8003864:	f7fe f9d2 	bl	8001c0c <fsmManager_stateIn>
			}

			pinGsmUartTx_transmit((uint8_t *) gsmModule_command_httppara_cid);
 8003868:	486e      	ldr	r0, [pc, #440]	; (8003a24 <handle_requestServerConnection+0xca8>)
 800386a:	f000 fbcf 	bl	800400c <pinGsmUartTx_transmit>
			fsmManager_gotoState(&gsmModule_requestServerConnection_state, __gsmModule_requestServerConnection_waitOk_atHttppara_cid);
 800386e:	211e      	movs	r1, #30
 8003870:	4863      	ldr	r0, [pc, #396]	; (8003a00 <handle_requestServerConnection+0xc84>)
 8003872:	f7fe f993 	bl	8001b9c <fsmManager_gotoState>

			if(fsmManager_isStateOut(&gsmModule_requestServerConnection_state)) {
 8003876:	4862      	ldr	r0, [pc, #392]	; (8003a00 <handle_requestServerConnection+0xc84>)
 8003878:	f7fe f9bd 	bl	8001bf6 <fsmManager_isStateOut>
 800387c:	4603      	mov	r3, r0
 800387e:	2b00      	cmp	r3, #0
 8003880:	f000 80b5 	beq.w	80039ee <handle_requestServerConnection+0xc72>
				fsmManager_stateOut(&gsmModule_requestServerConnection_state);
 8003884:	485e      	ldr	r0, [pc, #376]	; (8003a00 <handle_requestServerConnection+0xc84>)
 8003886:	f7fe f9d0 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 800388a:	e0b0      	b.n	80039ee <handle_requestServerConnection+0xc72>



		case __gsmModule_requestServerConnection_waitOk_atHttppara_cid:
			if(fsmManager_isStateIn(&gsmModule_requestServerConnection_state)) {
 800388c:	485c      	ldr	r0, [pc, #368]	; (8003a00 <handle_requestServerConnection+0xc84>)
 800388e:	f7fe f9a7 	bl	8001be0 <fsmManager_isStateIn>
 8003892:	4603      	mov	r3, r0
 8003894:	2b00      	cmp	r3, #0
 8003896:	d006      	beq.n	80038a6 <handle_requestServerConnection+0xb2a>
				fsmManager_stateIn(&gsmModule_requestServerConnection_state);
 8003898:	4859      	ldr	r0, [pc, #356]	; (8003a00 <handle_requestServerConnection+0xc84>)
 800389a:	f7fe f9b7 	bl	8001c0c <fsmManager_stateIn>

				softTimer_start(&timeout, 100);
 800389e:	2164      	movs	r1, #100	; 0x64
 80038a0:	4859      	ldr	r0, [pc, #356]	; (8003a08 <handle_requestServerConnection+0xc8c>)
 80038a2:	f000 ffc7 	bl	8004834 <softTimer_start>
			}

			if(string_containsWithinLength(gsmRxDataChunk, (uint8_t *) gsmModule_response_ok, gsmRxDataChunkLen)) {
 80038a6:	4b59      	ldr	r3, [pc, #356]	; (8003a0c <handle_requestServerConnection+0xc90>)
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	461a      	mov	r2, r3
 80038ac:	495c      	ldr	r1, [pc, #368]	; (8003a20 <handle_requestServerConnection+0xca4>)
 80038ae:	4859      	ldr	r0, [pc, #356]	; (8003a14 <handle_requestServerConnection+0xc98>)
 80038b0:	f001 fe33 	bl	800551a <string_containsWithinLength>
 80038b4:	4603      	mov	r3, r0
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d00e      	beq.n	80038d8 <handle_requestServerConnection+0xb5c>
				fsmManager_gotoState(&gsmModule_requestServerConnection_state, __gsmModule_requestServerConnection_idle);
 80038ba:	2100      	movs	r1, #0
 80038bc:	4850      	ldr	r0, [pc, #320]	; (8003a00 <handle_requestServerConnection+0xc84>)
 80038be:	f7fe f96d 	bl	8001b9c <fsmManager_gotoState>

				flags_gsmModule.bits.isServerConnected = 1;
 80038c2:	4a59      	ldr	r2, [pc, #356]	; (8003a28 <handle_requestServerConnection+0xcac>)
 80038c4:	7853      	ldrb	r3, [r2, #1]
 80038c6:	f043 0320 	orr.w	r3, r3, #32
 80038ca:	7053      	strb	r3, [r2, #1]
				flags_gsmModule.bits.requestServerConnection = 0;
 80038cc:	4a56      	ldr	r2, [pc, #344]	; (8003a28 <handle_requestServerConnection+0xcac>)
 80038ce:	7813      	ldrb	r3, [r2, #0]
 80038d0:	f36f 1345 	bfc	r3, #5, #1
 80038d4:	7013      	strb	r3, [r2, #0]
 80038d6:	e009      	b.n	80038ec <handle_requestServerConnection+0xb70>
			}
			else if(softTimer_expired(&timeout)) {
 80038d8:	484b      	ldr	r0, [pc, #300]	; (8003a08 <handle_requestServerConnection+0xc8c>)
 80038da:	f000 ffbf 	bl	800485c <softTimer_expired>
 80038de:	4603      	mov	r3, r0
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d003      	beq.n	80038ec <handle_requestServerConnection+0xb70>
				fsmManager_gotoState(&gsmModule_requestGpsOn_state, __gsmModule_requestServerConnection_error);
 80038e4:	211f      	movs	r1, #31
 80038e6:	484c      	ldr	r0, [pc, #304]	; (8003a18 <handle_requestServerConnection+0xc9c>)
 80038e8:	f7fe f958 	bl	8001b9c <fsmManager_gotoState>
			}

			if(fsmManager_isStateOut(&gsmModule_requestServerConnection_state)) {
 80038ec:	4844      	ldr	r0, [pc, #272]	; (8003a00 <handle_requestServerConnection+0xc84>)
 80038ee:	f7fe f982 	bl	8001bf6 <fsmManager_isStateOut>
 80038f2:	4603      	mov	r3, r0
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d07c      	beq.n	80039f2 <handle_requestServerConnection+0xc76>
				fsmManager_stateOut(&gsmModule_requestServerConnection_state);
 80038f8:	4841      	ldr	r0, [pc, #260]	; (8003a00 <handle_requestServerConnection+0xc84>)
 80038fa:	f7fe f996 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 80038fe:	e078      	b.n	80039f2 <handle_requestServerConnection+0xc76>



		case __gsmModule_requestServerConnection_error:
			if(fsmManager_isStateIn(&gsmModule_requestServerConnection_state)) {
 8003900:	483f      	ldr	r0, [pc, #252]	; (8003a00 <handle_requestServerConnection+0xc84>)
 8003902:	f7fe f96d 	bl	8001be0 <fsmManager_isStateIn>
 8003906:	4603      	mov	r3, r0
 8003908:	2b00      	cmp	r3, #0
 800390a:	d002      	beq.n	8003912 <handle_requestServerConnection+0xb96>
				fsmManager_stateIn(&gsmModule_requestServerConnection_state);
 800390c:	483c      	ldr	r0, [pc, #240]	; (8003a00 <handle_requestServerConnection+0xc84>)
 800390e:	f7fe f97d 	bl	8001c0c <fsmManager_stateIn>
			}

			flags_gsmModuleError.bits.serverConnection = 1;
 8003912:	4a46      	ldr	r2, [pc, #280]	; (8003a2c <handle_requestServerConnection+0xcb0>)
 8003914:	7813      	ldrb	r3, [r2, #0]
 8003916:	f043 0320 	orr.w	r3, r3, #32
 800391a:	7013      	strb	r3, [r2, #0]
			flags_gsmModule.bits.requestServerConnection = 0;
 800391c:	4a42      	ldr	r2, [pc, #264]	; (8003a28 <handle_requestServerConnection+0xcac>)
 800391e:	7813      	ldrb	r3, [r2, #0]
 8003920:	f36f 1345 	bfc	r3, #5, #1
 8003924:	7013      	strb	r3, [r2, #0]

			fsmManager_gotoState(&gsmModule_requestServerConnection_state, __gsmModule_requestServerConnection_idle);
 8003926:	2100      	movs	r1, #0
 8003928:	4835      	ldr	r0, [pc, #212]	; (8003a00 <handle_requestServerConnection+0xc84>)
 800392a:	f7fe f937 	bl	8001b9c <fsmManager_gotoState>

			if(fsmManager_isStateOut(&gsmModule_requestServerConnection_state)) {
 800392e:	4834      	ldr	r0, [pc, #208]	; (8003a00 <handle_requestServerConnection+0xc84>)
 8003930:	f7fe f961 	bl	8001bf6 <fsmManager_isStateOut>
 8003934:	4603      	mov	r3, r0
 8003936:	2b00      	cmp	r3, #0
 8003938:	d05d      	beq.n	80039f6 <handle_requestServerConnection+0xc7a>
				fsmManager_stateOut(&gsmModule_requestServerConnection_state);
 800393a:	4831      	ldr	r0, [pc, #196]	; (8003a00 <handle_requestServerConnection+0xc84>)
 800393c:	f7fe f975 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 8003940:	e059      	b.n	80039f6 <handle_requestServerConnection+0xc7a>



		default:
			if(fsmManager_isStateIn(&gsmModule_requestServerConnection_state)) {
 8003942:	482f      	ldr	r0, [pc, #188]	; (8003a00 <handle_requestServerConnection+0xc84>)
 8003944:	f7fe f94c 	bl	8001be0 <fsmManager_isStateIn>
 8003948:	4603      	mov	r3, r0
 800394a:	2b00      	cmp	r3, #0
 800394c:	d002      	beq.n	8003954 <handle_requestServerConnection+0xbd8>
				fsmManager_stateIn(&gsmModule_requestServerConnection_state);
 800394e:	482c      	ldr	r0, [pc, #176]	; (8003a00 <handle_requestServerConnection+0xc84>)
 8003950:	f7fe f95c 	bl	8001c0c <fsmManager_stateIn>
			}

			flags_gsmModule.bits.requestServerConnection = 0;
 8003954:	4a34      	ldr	r2, [pc, #208]	; (8003a28 <handle_requestServerConnection+0xcac>)
 8003956:	7813      	ldrb	r3, [r2, #0]
 8003958:	f36f 1345 	bfc	r3, #5, #1
 800395c:	7013      	strb	r3, [r2, #0]
			fsmManager_gotoState(&gsmModule_requestServerConnection_state, __gsmModule_requestServerConnection_idle);
 800395e:	2100      	movs	r1, #0
 8003960:	4827      	ldr	r0, [pc, #156]	; (8003a00 <handle_requestServerConnection+0xc84>)
 8003962:	f7fe f91b 	bl	8001b9c <fsmManager_gotoState>

			if(fsmManager_isStateOut(&gsmModule_requestServerConnection_state)) {
 8003966:	4826      	ldr	r0, [pc, #152]	; (8003a00 <handle_requestServerConnection+0xc84>)
 8003968:	f7fe f945 	bl	8001bf6 <fsmManager_isStateOut>
 800396c:	4603      	mov	r3, r0
 800396e:	2b00      	cmp	r3, #0
 8003970:	d043      	beq.n	80039fa <handle_requestServerConnection+0xc7e>
				fsmManager_stateOut(&gsmModule_requestServerConnection_state);
 8003972:	4823      	ldr	r0, [pc, #140]	; (8003a00 <handle_requestServerConnection+0xc84>)
 8003974:	f7fe f959 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 8003978:	e03f      	b.n	80039fa <handle_requestServerConnection+0xc7e>
			break;
 800397a:	bf00      	nop
 800397c:	e03e      	b.n	80039fc <handle_requestServerConnection+0xc80>
			break;
 800397e:	bf00      	nop
 8003980:	e03c      	b.n	80039fc <handle_requestServerConnection+0xc80>
			break;
 8003982:	bf00      	nop
 8003984:	e03a      	b.n	80039fc <handle_requestServerConnection+0xc80>
			break;
 8003986:	bf00      	nop
 8003988:	e038      	b.n	80039fc <handle_requestServerConnection+0xc80>
			break;
 800398a:	bf00      	nop
 800398c:	e036      	b.n	80039fc <handle_requestServerConnection+0xc80>
			break;
 800398e:	bf00      	nop
 8003990:	e034      	b.n	80039fc <handle_requestServerConnection+0xc80>
			break;
 8003992:	bf00      	nop
 8003994:	e032      	b.n	80039fc <handle_requestServerConnection+0xc80>
			break;
 8003996:	bf00      	nop
 8003998:	e030      	b.n	80039fc <handle_requestServerConnection+0xc80>
			break;
 800399a:	bf00      	nop
 800399c:	e02e      	b.n	80039fc <handle_requestServerConnection+0xc80>
			break;
 800399e:	bf00      	nop
 80039a0:	e02c      	b.n	80039fc <handle_requestServerConnection+0xc80>
			break;
 80039a2:	bf00      	nop
 80039a4:	e02a      	b.n	80039fc <handle_requestServerConnection+0xc80>
			break;
 80039a6:	bf00      	nop
 80039a8:	e028      	b.n	80039fc <handle_requestServerConnection+0xc80>
			break;
 80039aa:	bf00      	nop
 80039ac:	e026      	b.n	80039fc <handle_requestServerConnection+0xc80>
			break;
 80039ae:	bf00      	nop
 80039b0:	e024      	b.n	80039fc <handle_requestServerConnection+0xc80>
			break;
 80039b2:	bf00      	nop
 80039b4:	e022      	b.n	80039fc <handle_requestServerConnection+0xc80>
			break;
 80039b6:	bf00      	nop
 80039b8:	e020      	b.n	80039fc <handle_requestServerConnection+0xc80>
			break;
 80039ba:	bf00      	nop
 80039bc:	e01e      	b.n	80039fc <handle_requestServerConnection+0xc80>
			break;
 80039be:	bf00      	nop
 80039c0:	e01c      	b.n	80039fc <handle_requestServerConnection+0xc80>
			break;
 80039c2:	bf00      	nop
 80039c4:	e01a      	b.n	80039fc <handle_requestServerConnection+0xc80>
			break;
 80039c6:	bf00      	nop
 80039c8:	e018      	b.n	80039fc <handle_requestServerConnection+0xc80>
			break;
 80039ca:	bf00      	nop
 80039cc:	e016      	b.n	80039fc <handle_requestServerConnection+0xc80>
			break;
 80039ce:	bf00      	nop
 80039d0:	e014      	b.n	80039fc <handle_requestServerConnection+0xc80>
			break;
 80039d2:	bf00      	nop
 80039d4:	e012      	b.n	80039fc <handle_requestServerConnection+0xc80>
			break;
 80039d6:	bf00      	nop
 80039d8:	e010      	b.n	80039fc <handle_requestServerConnection+0xc80>
			break;
 80039da:	bf00      	nop
 80039dc:	e00e      	b.n	80039fc <handle_requestServerConnection+0xc80>
			break;
 80039de:	bf00      	nop
 80039e0:	e00c      	b.n	80039fc <handle_requestServerConnection+0xc80>
			break;
 80039e2:	bf00      	nop
 80039e4:	e00a      	b.n	80039fc <handle_requestServerConnection+0xc80>
			break;
 80039e6:	bf00      	nop
 80039e8:	e008      	b.n	80039fc <handle_requestServerConnection+0xc80>
			break;
 80039ea:	bf00      	nop
 80039ec:	e006      	b.n	80039fc <handle_requestServerConnection+0xc80>
			break;
 80039ee:	bf00      	nop
 80039f0:	e004      	b.n	80039fc <handle_requestServerConnection+0xc80>
			break;
 80039f2:	bf00      	nop
 80039f4:	e002      	b.n	80039fc <handle_requestServerConnection+0xc80>
			break;
 80039f6:	bf00      	nop
 80039f8:	e000      	b.n	80039fc <handle_requestServerConnection+0xc80>
			break;
 80039fa:	bf00      	nop
	}
}
 80039fc:	bf00      	nop
 80039fe:	bd80      	pop	{r7, pc}
 8003a00:	20000518 	.word	0x20000518
 8003a04:	080092b0 	.word	0x080092b0
 8003a08:	200004d0 	.word	0x200004d0
 8003a0c:	200003ec 	.word	0x200003ec
 8003a10:	08009130 	.word	0x08009130
 8003a14:	2000031c 	.word	0x2000031c
 8003a18:	200004f4 	.word	0x200004f4
 8003a1c:	080092cc 	.word	0x080092cc
 8003a20:	08009358 	.word	0x08009358
 8003a24:	080092dc 	.word	0x080092dc
 8003a28:	200004b8 	.word	0x200004b8
 8003a2c:	200004bc 	.word	0x200004bc

08003a30 <handle_requestServerDataSend>:

static void handle_requestServerDataSend(void)
{
 8003a30:	b580      	push	{r7, lr}
 8003a32:	af00      	add	r7, sp, #0
	switch(fsmManager_getState(&gsmModule_requestServerDataSend_state)) {
 8003a34:	4892      	ldr	r0, [pc, #584]	; (8003c80 <handle_requestServerDataSend+0x250>)
 8003a36:	f7fe f8c8 	bl	8001bca <fsmManager_getState>
 8003a3a:	4603      	mov	r3, r0
 8003a3c:	2b05      	cmp	r3, #5
 8003a3e:	f200 80f9 	bhi.w	8003c34 <handle_requestServerDataSend+0x204>
 8003a42:	a201      	add	r2, pc, #4	; (adr r2, 8003a48 <handle_requestServerDataSend+0x18>)
 8003a44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a48:	08003a61 	.word	0x08003a61
 8003a4c:	08003a91 	.word	0x08003a91
 8003a50:	08003ac7 	.word	0x08003ac7
 8003a54:	08003b2b 	.word	0x08003b2b
 8003a58:	08003b61 	.word	0x08003b61
 8003a5c:	08003bf3 	.word	0x08003bf3
		case __gsmModule_requestServerDataSend_idle:
			if(fsmManager_isStateIn(&gsmModule_requestServerDataSend_state)) {
 8003a60:	4887      	ldr	r0, [pc, #540]	; (8003c80 <handle_requestServerDataSend+0x250>)
 8003a62:	f7fe f8bd 	bl	8001be0 <fsmManager_isStateIn>
 8003a66:	4603      	mov	r3, r0
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d002      	beq.n	8003a72 <handle_requestServerDataSend+0x42>
				fsmManager_stateIn(&gsmModule_requestServerDataSend_state);
 8003a6c:	4884      	ldr	r0, [pc, #528]	; (8003c80 <handle_requestServerDataSend+0x250>)
 8003a6e:	f7fe f8cd 	bl	8001c0c <fsmManager_stateIn>
			}

			fsmManager_gotoState(&gsmModule_requestServerDataSend_state, __gsmModule_requestServerDataSend_send_atHttppara_url);
 8003a72:	2101      	movs	r1, #1
 8003a74:	4882      	ldr	r0, [pc, #520]	; (8003c80 <handle_requestServerDataSend+0x250>)
 8003a76:	f7fe f891 	bl	8001b9c <fsmManager_gotoState>

			if(fsmManager_isStateOut(&gsmModule_requestServerDataSend_state)) {
 8003a7a:	4881      	ldr	r0, [pc, #516]	; (8003c80 <handle_requestServerDataSend+0x250>)
 8003a7c:	f7fe f8bb 	bl	8001bf6 <fsmManager_isStateOut>
 8003a80:	4603      	mov	r3, r0
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	f000 80ed 	beq.w	8003c62 <handle_requestServerDataSend+0x232>
				fsmManager_stateOut(&gsmModule_requestServerDataSend_state);
 8003a88:	487d      	ldr	r0, [pc, #500]	; (8003c80 <handle_requestServerDataSend+0x250>)
 8003a8a:	f7fe f8ce 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 8003a8e:	e0e8      	b.n	8003c62 <handle_requestServerDataSend+0x232>

		case __gsmModule_requestServerDataSend_send_atHttppara_url:
			if(fsmManager_isStateIn(&gsmModule_requestServerDataSend_state)) {
 8003a90:	487b      	ldr	r0, [pc, #492]	; (8003c80 <handle_requestServerDataSend+0x250>)
 8003a92:	f7fe f8a5 	bl	8001be0 <fsmManager_isStateIn>
 8003a96:	4603      	mov	r3, r0
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d002      	beq.n	8003aa2 <handle_requestServerDataSend+0x72>
				fsmManager_stateIn(&gsmModule_requestServerDataSend_state);
 8003a9c:	4878      	ldr	r0, [pc, #480]	; (8003c80 <handle_requestServerDataSend+0x250>)
 8003a9e:	f7fe f8b5 	bl	8001c0c <fsmManager_stateIn>
			}



			pinGsmUartTx_transmit((uint8_t *) dataToSend);
 8003aa2:	4878      	ldr	r0, [pc, #480]	; (8003c84 <handle_requestServerDataSend+0x254>)
 8003aa4:	f000 fab2 	bl	800400c <pinGsmUartTx_transmit>
			fsmManager_gotoState(&gsmModule_requestServerDataSend_state, __gsmModule_requestServerDataSend_waitOk_atHttppara_url);
 8003aa8:	2102      	movs	r1, #2
 8003aaa:	4875      	ldr	r0, [pc, #468]	; (8003c80 <handle_requestServerDataSend+0x250>)
 8003aac:	f7fe f876 	bl	8001b9c <fsmManager_gotoState>

			if(fsmManager_isStateOut(&gsmModule_requestServerDataSend_state)) {
 8003ab0:	4873      	ldr	r0, [pc, #460]	; (8003c80 <handle_requestServerDataSend+0x250>)
 8003ab2:	f7fe f8a0 	bl	8001bf6 <fsmManager_isStateOut>
 8003ab6:	4603      	mov	r3, r0
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	f000 80d4 	beq.w	8003c66 <handle_requestServerDataSend+0x236>
				fsmManager_stateOut(&gsmModule_requestServerDataSend_state);
 8003abe:	4870      	ldr	r0, [pc, #448]	; (8003c80 <handle_requestServerDataSend+0x250>)
 8003ac0:	f7fe f8b3 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 8003ac4:	e0cf      	b.n	8003c66 <handle_requestServerDataSend+0x236>

		case __gsmModule_requestServerDataSend_waitOk_atHttppara_url:
			if(fsmManager_isStateIn(&gsmModule_requestServerDataSend_state)) {
 8003ac6:	486e      	ldr	r0, [pc, #440]	; (8003c80 <handle_requestServerDataSend+0x250>)
 8003ac8:	f7fe f88a 	bl	8001be0 <fsmManager_isStateIn>
 8003acc:	4603      	mov	r3, r0
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d007      	beq.n	8003ae2 <handle_requestServerDataSend+0xb2>
				fsmManager_stateIn(&gsmModule_requestServerDataSend_state);
 8003ad2:	486b      	ldr	r0, [pc, #428]	; (8003c80 <handle_requestServerDataSend+0x250>)
 8003ad4:	f7fe f89a 	bl	8001c0c <fsmManager_stateIn>

				softTimer_start(&timeout, 1000);
 8003ad8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8003adc:	486a      	ldr	r0, [pc, #424]	; (8003c88 <handle_requestServerDataSend+0x258>)
 8003ade:	f000 fea9 	bl	8004834 <softTimer_start>
			}

			if(string_containsWithinLength(gsmRxDataChunk, (uint8_t *) gsmModule_response_ok, gsmRxDataChunkLen)) {
 8003ae2:	4b6a      	ldr	r3, [pc, #424]	; (8003c8c <handle_requestServerDataSend+0x25c>)
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	461a      	mov	r2, r3
 8003ae8:	4969      	ldr	r1, [pc, #420]	; (8003c90 <handle_requestServerDataSend+0x260>)
 8003aea:	486a      	ldr	r0, [pc, #424]	; (8003c94 <handle_requestServerDataSend+0x264>)
 8003aec:	f001 fd15 	bl	800551a <string_containsWithinLength>
 8003af0:	4603      	mov	r3, r0
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d004      	beq.n	8003b00 <handle_requestServerDataSend+0xd0>
				fsmManager_gotoState(&gsmModule_requestServerDataSend_state, __gsmModule_requestServerDataSend_send_atHttpaction1);
 8003af6:	2103      	movs	r1, #3
 8003af8:	4861      	ldr	r0, [pc, #388]	; (8003c80 <handle_requestServerDataSend+0x250>)
 8003afa:	f7fe f84f 	bl	8001b9c <fsmManager_gotoState>
 8003afe:	e009      	b.n	8003b14 <handle_requestServerDataSend+0xe4>
			}
			else if(softTimer_expired(&timeout)) {
 8003b00:	4861      	ldr	r0, [pc, #388]	; (8003c88 <handle_requestServerDataSend+0x258>)
 8003b02:	f000 feab 	bl	800485c <softTimer_expired>
 8003b06:	4603      	mov	r3, r0
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d003      	beq.n	8003b14 <handle_requestServerDataSend+0xe4>
				fsmManager_gotoState(&gsmModule_requestServerDataSend_state, __gsmModule_requestServerDataSend_error);
 8003b0c:	2105      	movs	r1, #5
 8003b0e:	485c      	ldr	r0, [pc, #368]	; (8003c80 <handle_requestServerDataSend+0x250>)
 8003b10:	f7fe f844 	bl	8001b9c <fsmManager_gotoState>
			}

			if(fsmManager_isStateOut(&gsmModule_requestServerDataSend_state)) {
 8003b14:	485a      	ldr	r0, [pc, #360]	; (8003c80 <handle_requestServerDataSend+0x250>)
 8003b16:	f7fe f86e 	bl	8001bf6 <fsmManager_isStateOut>
 8003b1a:	4603      	mov	r3, r0
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	f000 80a4 	beq.w	8003c6a <handle_requestServerDataSend+0x23a>
				fsmManager_stateOut(&gsmModule_requestServerDataSend_state);
 8003b22:	4857      	ldr	r0, [pc, #348]	; (8003c80 <handle_requestServerDataSend+0x250>)
 8003b24:	f7fe f881 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 8003b28:	e09f      	b.n	8003c6a <handle_requestServerDataSend+0x23a>

		case __gsmModule_requestServerDataSend_send_atHttpaction1:
			if(fsmManager_isStateIn(&gsmModule_requestServerDataSend_state)) {
 8003b2a:	4855      	ldr	r0, [pc, #340]	; (8003c80 <handle_requestServerDataSend+0x250>)
 8003b2c:	f7fe f858 	bl	8001be0 <fsmManager_isStateIn>
 8003b30:	4603      	mov	r3, r0
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d002      	beq.n	8003b3c <handle_requestServerDataSend+0x10c>
				fsmManager_stateIn(&gsmModule_requestServerDataSend_state);
 8003b36:	4852      	ldr	r0, [pc, #328]	; (8003c80 <handle_requestServerDataSend+0x250>)
 8003b38:	f7fe f868 	bl	8001c0c <fsmManager_stateIn>
			}

			pinGsmUartTx_transmit((uint8_t *) gsmModule_command_httpaction1);
 8003b3c:	4856      	ldr	r0, [pc, #344]	; (8003c98 <handle_requestServerDataSend+0x268>)
 8003b3e:	f000 fa65 	bl	800400c <pinGsmUartTx_transmit>
			fsmManager_gotoState(&gsmModule_requestServerDataSend_state, __gsmModule_requestServerDataSend_waitOk_atHttpaction1);
 8003b42:	2104      	movs	r1, #4
 8003b44:	484e      	ldr	r0, [pc, #312]	; (8003c80 <handle_requestServerDataSend+0x250>)
 8003b46:	f7fe f829 	bl	8001b9c <fsmManager_gotoState>

			if(fsmManager_isStateOut(&gsmModule_requestServerDataSend_state)) {
 8003b4a:	484d      	ldr	r0, [pc, #308]	; (8003c80 <handle_requestServerDataSend+0x250>)
 8003b4c:	f7fe f853 	bl	8001bf6 <fsmManager_isStateOut>
 8003b50:	4603      	mov	r3, r0
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	f000 808b 	beq.w	8003c6e <handle_requestServerDataSend+0x23e>
				fsmManager_stateOut(&gsmModule_requestServerDataSend_state);
 8003b58:	4849      	ldr	r0, [pc, #292]	; (8003c80 <handle_requestServerDataSend+0x250>)
 8003b5a:	f7fe f866 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 8003b5e:	e086      	b.n	8003c6e <handle_requestServerDataSend+0x23e>

		case __gsmModule_requestServerDataSend_waitOk_atHttpaction1:
			if(fsmManager_isStateIn(&gsmModule_requestServerDataSend_state)) {
 8003b60:	4847      	ldr	r0, [pc, #284]	; (8003c80 <handle_requestServerDataSend+0x250>)
 8003b62:	f7fe f83d 	bl	8001be0 <fsmManager_isStateIn>
 8003b66:	4603      	mov	r3, r0
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d006      	beq.n	8003b7a <handle_requestServerDataSend+0x14a>
				fsmManager_stateIn(&gsmModule_requestServerDataSend_state);
 8003b6c:	4844      	ldr	r0, [pc, #272]	; (8003c80 <handle_requestServerDataSend+0x250>)
 8003b6e:	f7fe f84d 	bl	8001c0c <fsmManager_stateIn>

				softTimer_start(&timeout, 120*1000);
 8003b72:	494a      	ldr	r1, [pc, #296]	; (8003c9c <handle_requestServerDataSend+0x26c>)
 8003b74:	4844      	ldr	r0, [pc, #272]	; (8003c88 <handle_requestServerDataSend+0x258>)
 8003b76:	f000 fe5d 	bl	8004834 <softTimer_start>
			}

			if(string_containsWithinLength(gsmRxDataChunk, (uint8_t *) gsmModule_response_httpaction1_200, gsmRxDataChunkLen)) {
 8003b7a:	4b44      	ldr	r3, [pc, #272]	; (8003c8c <handle_requestServerDataSend+0x25c>)
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	461a      	mov	r2, r3
 8003b80:	4947      	ldr	r1, [pc, #284]	; (8003ca0 <handle_requestServerDataSend+0x270>)
 8003b82:	4844      	ldr	r0, [pc, #272]	; (8003c94 <handle_requestServerDataSend+0x264>)
 8003b84:	f001 fcc9 	bl	800551a <string_containsWithinLength>
 8003b88:	4603      	mov	r3, r0
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d00e      	beq.n	8003bac <handle_requestServerDataSend+0x17c>
				flags_gsmModule.bits.isServerDataSent = 1;
 8003b8e:	4a45      	ldr	r2, [pc, #276]	; (8003ca4 <handle_requestServerDataSend+0x274>)
 8003b90:	7853      	ldrb	r3, [r2, #1]
 8003b92:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003b96:	7053      	strb	r3, [r2, #1]
				flags_gsmModule.bits.requestServerDataSend = 0;
 8003b98:	4a42      	ldr	r2, [pc, #264]	; (8003ca4 <handle_requestServerDataSend+0x274>)
 8003b9a:	7813      	ldrb	r3, [r2, #0]
 8003b9c:	f36f 1386 	bfc	r3, #6, #1
 8003ba0:	7013      	strb	r3, [r2, #0]

				fsmManager_gotoState(&gsmModule_requestServerDataSend_state, __gsmModule_requestServerDataSend_idle);
 8003ba2:	2100      	movs	r1, #0
 8003ba4:	4836      	ldr	r0, [pc, #216]	; (8003c80 <handle_requestServerDataSend+0x250>)
 8003ba6:	f7fd fff9 	bl	8001b9c <fsmManager_gotoState>
 8003baa:	e018      	b.n	8003bde <handle_requestServerDataSend+0x1ae>
			}
			else if(string_containsWithinLength(gsmRxDataChunk, (uint8_t *) gsmModule_response_httpaction1_err, gsmRxDataChunkLen)) {
 8003bac:	4b37      	ldr	r3, [pc, #220]	; (8003c8c <handle_requestServerDataSend+0x25c>)
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	461a      	mov	r2, r3
 8003bb2:	493d      	ldr	r1, [pc, #244]	; (8003ca8 <handle_requestServerDataSend+0x278>)
 8003bb4:	4837      	ldr	r0, [pc, #220]	; (8003c94 <handle_requestServerDataSend+0x264>)
 8003bb6:	f001 fcb0 	bl	800551a <string_containsWithinLength>
 8003bba:	4603      	mov	r3, r0
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d004      	beq.n	8003bca <handle_requestServerDataSend+0x19a>
				fsmManager_gotoState(&gsmModule_requestServerDataSend_state, __gsmModule_requestServerDataSend_error);
 8003bc0:	2105      	movs	r1, #5
 8003bc2:	482f      	ldr	r0, [pc, #188]	; (8003c80 <handle_requestServerDataSend+0x250>)
 8003bc4:	f7fd ffea 	bl	8001b9c <fsmManager_gotoState>
 8003bc8:	e009      	b.n	8003bde <handle_requestServerDataSend+0x1ae>
			}
			else if(softTimer_expired(&timeout)) {
 8003bca:	482f      	ldr	r0, [pc, #188]	; (8003c88 <handle_requestServerDataSend+0x258>)
 8003bcc:	f000 fe46 	bl	800485c <softTimer_expired>
 8003bd0:	4603      	mov	r3, r0
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d003      	beq.n	8003bde <handle_requestServerDataSend+0x1ae>
				fsmManager_gotoState(&gsmModule_requestServerDataSend_state, __gsmModule_requestServerDataSend_error);
 8003bd6:	2105      	movs	r1, #5
 8003bd8:	4829      	ldr	r0, [pc, #164]	; (8003c80 <handle_requestServerDataSend+0x250>)
 8003bda:	f7fd ffdf 	bl	8001b9c <fsmManager_gotoState>
			}

			if(fsmManager_isStateOut(&gsmModule_requestServerDataSend_state)) {
 8003bde:	4828      	ldr	r0, [pc, #160]	; (8003c80 <handle_requestServerDataSend+0x250>)
 8003be0:	f7fe f809 	bl	8001bf6 <fsmManager_isStateOut>
 8003be4:	4603      	mov	r3, r0
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d043      	beq.n	8003c72 <handle_requestServerDataSend+0x242>
				fsmManager_stateOut(&gsmModule_requestServerDataSend_state);
 8003bea:	4825      	ldr	r0, [pc, #148]	; (8003c80 <handle_requestServerDataSend+0x250>)
 8003bec:	f7fe f81d 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 8003bf0:	e03f      	b.n	8003c72 <handle_requestServerDataSend+0x242>

		case __gsmModule_requestServerDataSend_error:
			if(fsmManager_isStateIn(&gsmModule_requestServerDataSend_state)) {
 8003bf2:	4823      	ldr	r0, [pc, #140]	; (8003c80 <handle_requestServerDataSend+0x250>)
 8003bf4:	f7fd fff4 	bl	8001be0 <fsmManager_isStateIn>
 8003bf8:	4603      	mov	r3, r0
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d002      	beq.n	8003c04 <handle_requestServerDataSend+0x1d4>
				fsmManager_stateIn(&gsmModule_requestServerDataSend_state);
 8003bfe:	4820      	ldr	r0, [pc, #128]	; (8003c80 <handle_requestServerDataSend+0x250>)
 8003c00:	f7fe f804 	bl	8001c0c <fsmManager_stateIn>
			}

			flags_gsmModuleError.bits.serverSendData = 1;
 8003c04:	4a29      	ldr	r2, [pc, #164]	; (8003cac <handle_requestServerDataSend+0x27c>)
 8003c06:	7813      	ldrb	r3, [r2, #0]
 8003c08:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003c0c:	7013      	strb	r3, [r2, #0]
			flags_gsmModule.bits.requestServerDataSend = 0;
 8003c0e:	4a25      	ldr	r2, [pc, #148]	; (8003ca4 <handle_requestServerDataSend+0x274>)
 8003c10:	7813      	ldrb	r3, [r2, #0]
 8003c12:	f36f 1386 	bfc	r3, #6, #1
 8003c16:	7013      	strb	r3, [r2, #0]

			fsmManager_gotoState(&gsmModule_requestServerDataSend_state, __gsmModule_requestServerDataSend_idle);
 8003c18:	2100      	movs	r1, #0
 8003c1a:	4819      	ldr	r0, [pc, #100]	; (8003c80 <handle_requestServerDataSend+0x250>)
 8003c1c:	f7fd ffbe 	bl	8001b9c <fsmManager_gotoState>

			if(fsmManager_isStateOut(&gsmModule_requestServerDataSend_state)) {
 8003c20:	4817      	ldr	r0, [pc, #92]	; (8003c80 <handle_requestServerDataSend+0x250>)
 8003c22:	f7fd ffe8 	bl	8001bf6 <fsmManager_isStateOut>
 8003c26:	4603      	mov	r3, r0
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d024      	beq.n	8003c76 <handle_requestServerDataSend+0x246>
				fsmManager_stateOut(&gsmModule_requestServerDataSend_state);
 8003c2c:	4814      	ldr	r0, [pc, #80]	; (8003c80 <handle_requestServerDataSend+0x250>)
 8003c2e:	f7fd fffc 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 8003c32:	e020      	b.n	8003c76 <handle_requestServerDataSend+0x246>

		default:
			if(fsmManager_isStateIn(&gsmModule_requestServerDataSend_state)) {
 8003c34:	4812      	ldr	r0, [pc, #72]	; (8003c80 <handle_requestServerDataSend+0x250>)
 8003c36:	f7fd ffd3 	bl	8001be0 <fsmManager_isStateIn>
 8003c3a:	4603      	mov	r3, r0
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d002      	beq.n	8003c46 <handle_requestServerDataSend+0x216>
				fsmManager_stateIn(&gsmModule_requestServerDataSend_state);
 8003c40:	480f      	ldr	r0, [pc, #60]	; (8003c80 <handle_requestServerDataSend+0x250>)
 8003c42:	f7fd ffe3 	bl	8001c0c <fsmManager_stateIn>
			}

			fsmManager_gotoState(&gsmModule_requestServerDataSend_state, __gsmModule_requestServerDataSend_idle);
 8003c46:	2100      	movs	r1, #0
 8003c48:	480d      	ldr	r0, [pc, #52]	; (8003c80 <handle_requestServerDataSend+0x250>)
 8003c4a:	f7fd ffa7 	bl	8001b9c <fsmManager_gotoState>

			if(fsmManager_isStateOut(&gsmModule_requestServerDataSend_state)) {
 8003c4e:	480c      	ldr	r0, [pc, #48]	; (8003c80 <handle_requestServerDataSend+0x250>)
 8003c50:	f7fd ffd1 	bl	8001bf6 <fsmManager_isStateOut>
 8003c54:	4603      	mov	r3, r0
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d00f      	beq.n	8003c7a <handle_requestServerDataSend+0x24a>
				fsmManager_stateOut(&gsmModule_requestServerDataSend_state);
 8003c5a:	4809      	ldr	r0, [pc, #36]	; (8003c80 <handle_requestServerDataSend+0x250>)
 8003c5c:	f7fd ffe5 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 8003c60:	e00b      	b.n	8003c7a <handle_requestServerDataSend+0x24a>
			break;
 8003c62:	bf00      	nop
 8003c64:	e00a      	b.n	8003c7c <handle_requestServerDataSend+0x24c>
			break;
 8003c66:	bf00      	nop
 8003c68:	e008      	b.n	8003c7c <handle_requestServerDataSend+0x24c>
			break;
 8003c6a:	bf00      	nop
 8003c6c:	e006      	b.n	8003c7c <handle_requestServerDataSend+0x24c>
			break;
 8003c6e:	bf00      	nop
 8003c70:	e004      	b.n	8003c7c <handle_requestServerDataSend+0x24c>
			break;
 8003c72:	bf00      	nop
 8003c74:	e002      	b.n	8003c7c <handle_requestServerDataSend+0x24c>
			break;
 8003c76:	bf00      	nop
 8003c78:	e000      	b.n	8003c7c <handle_requestServerDataSend+0x24c>
			break;
 8003c7a:	bf00      	nop
	}
}
 8003c7c:	bf00      	nop
 8003c7e:	bd80      	pop	{r7, pc}
 8003c80:	20000524 	.word	0x20000524
 8003c84:	200003f0 	.word	0x200003f0
 8003c88:	200004d0 	.word	0x200004d0
 8003c8c:	200003ec 	.word	0x200003ec
 8003c90:	08009358 	.word	0x08009358
 8003c94:	2000031c 	.word	0x2000031c
 8003c98:	08009324 	.word	0x08009324
 8003c9c:	0001d4c0 	.word	0x0001d4c0
 8003ca0:	08009380 	.word	0x08009380
 8003ca4:	200004b8 	.word	0x200004b8
 8003ca8:	08009394 	.word	0x08009394
 8003cac:	200004bc 	.word	0x200004bc

08003cb0 <handle_requestServerDisconnection>:

static void handle_requestServerDisconnection(void)
{
 8003cb0:	b580      	push	{r7, lr}
 8003cb2:	af00      	add	r7, sp, #0
	switch(fsmManager_getState(&gsmModule_requestServerDisconnection_state)) {
 8003cb4:	48b7      	ldr	r0, [pc, #732]	; (8003f94 <handle_requestServerDisconnection+0x2e4>)
 8003cb6:	f7fd ff88 	bl	8001bca <fsmManager_getState>
 8003cba:	4603      	mov	r3, r0
 8003cbc:	2b07      	cmp	r3, #7
 8003cbe:	f200 813a 	bhi.w	8003f36 <handle_requestServerDisconnection+0x286>
 8003cc2:	a201      	add	r2, pc, #4	; (adr r2, 8003cc8 <handle_requestServerDisconnection+0x18>)
 8003cc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cc8:	08003ce9 	.word	0x08003ce9
 8003ccc:	08003d19 	.word	0x08003d19
 8003cd0:	08003d4f 	.word	0x08003d4f
 8003cd4:	08003db1 	.word	0x08003db1
 8003cd8:	08003de7 	.word	0x08003de7
 8003cdc:	08003e4b 	.word	0x08003e4b
 8003ce0:	08003e81 	.word	0x08003e81
 8003ce4:	08003ef5 	.word	0x08003ef5
		case __gsmModule_requestServerDisconnection_idle:
			if(fsmManager_isStateIn(&gsmModule_requestServerDisconnection_state)) {
 8003ce8:	48aa      	ldr	r0, [pc, #680]	; (8003f94 <handle_requestServerDisconnection+0x2e4>)
 8003cea:	f7fd ff79 	bl	8001be0 <fsmManager_isStateIn>
 8003cee:	4603      	mov	r3, r0
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d002      	beq.n	8003cfa <handle_requestServerDisconnection+0x4a>
				fsmManager_stateIn(&gsmModule_requestServerDisconnection_state);
 8003cf4:	48a7      	ldr	r0, [pc, #668]	; (8003f94 <handle_requestServerDisconnection+0x2e4>)
 8003cf6:	f7fd ff89 	bl	8001c0c <fsmManager_stateIn>
			}

			fsmManager_gotoState(&gsmModule_requestServerDisconnection_state, __gsmModule_requestServerDisconnection_send_atHttpterm);
 8003cfa:	2101      	movs	r1, #1
 8003cfc:	48a5      	ldr	r0, [pc, #660]	; (8003f94 <handle_requestServerDisconnection+0x2e4>)
 8003cfe:	f7fd ff4d 	bl	8001b9c <fsmManager_gotoState>

			if(fsmManager_isStateOut(&gsmModule_requestServerDisconnection_state)) {
 8003d02:	48a4      	ldr	r0, [pc, #656]	; (8003f94 <handle_requestServerDisconnection+0x2e4>)
 8003d04:	f7fd ff77 	bl	8001bf6 <fsmManager_isStateOut>
 8003d08:	4603      	mov	r3, r0
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	f000 812f 	beq.w	8003f6e <handle_requestServerDisconnection+0x2be>
				fsmManager_stateOut(&gsmModule_requestServerDisconnection_state);
 8003d10:	48a0      	ldr	r0, [pc, #640]	; (8003f94 <handle_requestServerDisconnection+0x2e4>)
 8003d12:	f7fd ff8a 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 8003d16:	e12a      	b.n	8003f6e <handle_requestServerDisconnection+0x2be>



		case __gsmModule_requestServerDisconnection_send_atHttpterm:
			if(fsmManager_isStateIn(&gsmModule_requestServerDisconnection_state)) {
 8003d18:	489e      	ldr	r0, [pc, #632]	; (8003f94 <handle_requestServerDisconnection+0x2e4>)
 8003d1a:	f7fd ff61 	bl	8001be0 <fsmManager_isStateIn>
 8003d1e:	4603      	mov	r3, r0
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d002      	beq.n	8003d2a <handle_requestServerDisconnection+0x7a>
				fsmManager_stateIn(&gsmModule_requestServerDisconnection_state);
 8003d24:	489b      	ldr	r0, [pc, #620]	; (8003f94 <handle_requestServerDisconnection+0x2e4>)
 8003d26:	f7fd ff71 	bl	8001c0c <fsmManager_stateIn>
			}

			pinGsmUartTx_transmit((uint8_t *) gsmModule_command_httpterm);
 8003d2a:	489b      	ldr	r0, [pc, #620]	; (8003f98 <handle_requestServerDisconnection+0x2e8>)
 8003d2c:	f000 f96e 	bl	800400c <pinGsmUartTx_transmit>
			fsmManager_gotoState(&gsmModule_requestServerDisconnection_state, __gsmModule_requestServerDisconnection_waitOk_atHttpterm);
 8003d30:	2102      	movs	r1, #2
 8003d32:	4898      	ldr	r0, [pc, #608]	; (8003f94 <handle_requestServerDisconnection+0x2e4>)
 8003d34:	f7fd ff32 	bl	8001b9c <fsmManager_gotoState>

			if(fsmManager_isStateOut(&gsmModule_requestServerDisconnection_state)) {
 8003d38:	4896      	ldr	r0, [pc, #600]	; (8003f94 <handle_requestServerDisconnection+0x2e4>)
 8003d3a:	f7fd ff5c 	bl	8001bf6 <fsmManager_isStateOut>
 8003d3e:	4603      	mov	r3, r0
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	f000 8116 	beq.w	8003f72 <handle_requestServerDisconnection+0x2c2>
				fsmManager_stateOut(&gsmModule_requestServerDisconnection_state);
 8003d46:	4893      	ldr	r0, [pc, #588]	; (8003f94 <handle_requestServerDisconnection+0x2e4>)
 8003d48:	f7fd ff6f 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 8003d4c:	e111      	b.n	8003f72 <handle_requestServerDisconnection+0x2c2>



		case __gsmModule_requestServerDisconnection_waitOk_atHttpterm:
			if(fsmManager_isStateIn(&gsmModule_requestServerDisconnection_state)) {
 8003d4e:	4891      	ldr	r0, [pc, #580]	; (8003f94 <handle_requestServerDisconnection+0x2e4>)
 8003d50:	f7fd ff46 	bl	8001be0 <fsmManager_isStateIn>
 8003d54:	4603      	mov	r3, r0
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d006      	beq.n	8003d68 <handle_requestServerDisconnection+0xb8>
				fsmManager_stateIn(&gsmModule_requestServerDisconnection_state);
 8003d5a:	488e      	ldr	r0, [pc, #568]	; (8003f94 <handle_requestServerDisconnection+0x2e4>)
 8003d5c:	f7fd ff56 	bl	8001c0c <fsmManager_stateIn>

				softTimer_start(&timeout, 100);
 8003d60:	2164      	movs	r1, #100	; 0x64
 8003d62:	488e      	ldr	r0, [pc, #568]	; (8003f9c <handle_requestServerDisconnection+0x2ec>)
 8003d64:	f000 fd66 	bl	8004834 <softTimer_start>
			}

			if(string_containsWithinLength(gsmRxDataChunk, (uint8_t *) gsmModule_response_ok, gsmRxDataChunkLen)) {
 8003d68:	4b8d      	ldr	r3, [pc, #564]	; (8003fa0 <handle_requestServerDisconnection+0x2f0>)
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	461a      	mov	r2, r3
 8003d6e:	498d      	ldr	r1, [pc, #564]	; (8003fa4 <handle_requestServerDisconnection+0x2f4>)
 8003d70:	488d      	ldr	r0, [pc, #564]	; (8003fa8 <handle_requestServerDisconnection+0x2f8>)
 8003d72:	f001 fbd2 	bl	800551a <string_containsWithinLength>
 8003d76:	4603      	mov	r3, r0
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d004      	beq.n	8003d86 <handle_requestServerDisconnection+0xd6>
				fsmManager_gotoState(&gsmModule_requestServerDisconnection_state, __gsmModule_requestServerDisconnection_send_atSapbr0);
 8003d7c:	2103      	movs	r1, #3
 8003d7e:	4885      	ldr	r0, [pc, #532]	; (8003f94 <handle_requestServerDisconnection+0x2e4>)
 8003d80:	f7fd ff0c 	bl	8001b9c <fsmManager_gotoState>
 8003d84:	e009      	b.n	8003d9a <handle_requestServerDisconnection+0xea>
			}
			else if(softTimer_expired(&timeout)) {
 8003d86:	4885      	ldr	r0, [pc, #532]	; (8003f9c <handle_requestServerDisconnection+0x2ec>)
 8003d88:	f000 fd68 	bl	800485c <softTimer_expired>
 8003d8c:	4603      	mov	r3, r0
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d003      	beq.n	8003d9a <handle_requestServerDisconnection+0xea>
				fsmManager_gotoState(&gsmModule_requestServerDisconnection_state, __gsmModule_requestServerDisconnection_error);
 8003d92:	2107      	movs	r1, #7
 8003d94:	487f      	ldr	r0, [pc, #508]	; (8003f94 <handle_requestServerDisconnection+0x2e4>)
 8003d96:	f7fd ff01 	bl	8001b9c <fsmManager_gotoState>
			}

			if(fsmManager_isStateOut(&gsmModule_requestServerDisconnection_state)) {
 8003d9a:	487e      	ldr	r0, [pc, #504]	; (8003f94 <handle_requestServerDisconnection+0x2e4>)
 8003d9c:	f7fd ff2b 	bl	8001bf6 <fsmManager_isStateOut>
 8003da0:	4603      	mov	r3, r0
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	f000 80e7 	beq.w	8003f76 <handle_requestServerDisconnection+0x2c6>
				fsmManager_stateOut(&gsmModule_requestServerDisconnection_state);
 8003da8:	487a      	ldr	r0, [pc, #488]	; (8003f94 <handle_requestServerDisconnection+0x2e4>)
 8003daa:	f7fd ff3e 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 8003dae:	e0e2      	b.n	8003f76 <handle_requestServerDisconnection+0x2c6>



		case __gsmModule_requestServerDisconnection_send_atSapbr0:
			if(fsmManager_isStateIn(&gsmModule_requestServerDisconnection_state)) {
 8003db0:	4878      	ldr	r0, [pc, #480]	; (8003f94 <handle_requestServerDisconnection+0x2e4>)
 8003db2:	f7fd ff15 	bl	8001be0 <fsmManager_isStateIn>
 8003db6:	4603      	mov	r3, r0
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d002      	beq.n	8003dc2 <handle_requestServerDisconnection+0x112>
				fsmManager_stateIn(&gsmModule_requestServerDisconnection_state);
 8003dbc:	4875      	ldr	r0, [pc, #468]	; (8003f94 <handle_requestServerDisconnection+0x2e4>)
 8003dbe:	f7fd ff25 	bl	8001c0c <fsmManager_stateIn>
			}

			pinGsmUartTx_transmit((uint8_t *) gsmModule_command_sapbr0);
 8003dc2:	487a      	ldr	r0, [pc, #488]	; (8003fac <handle_requestServerDisconnection+0x2fc>)
 8003dc4:	f000 f922 	bl	800400c <pinGsmUartTx_transmit>
			fsmManager_gotoState(&gsmModule_requestServerDisconnection_state, __gsmModule_requestServerDisconnection_waitOk_atSapbr0);
 8003dc8:	2104      	movs	r1, #4
 8003dca:	4872      	ldr	r0, [pc, #456]	; (8003f94 <handle_requestServerDisconnection+0x2e4>)
 8003dcc:	f7fd fee6 	bl	8001b9c <fsmManager_gotoState>

			if(fsmManager_isStateOut(&gsmModule_requestServerDisconnection_state)) {
 8003dd0:	4870      	ldr	r0, [pc, #448]	; (8003f94 <handle_requestServerDisconnection+0x2e4>)
 8003dd2:	f7fd ff10 	bl	8001bf6 <fsmManager_isStateOut>
 8003dd6:	4603      	mov	r3, r0
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	f000 80ce 	beq.w	8003f7a <handle_requestServerDisconnection+0x2ca>
				fsmManager_stateOut(&gsmModule_requestServerDisconnection_state);
 8003dde:	486d      	ldr	r0, [pc, #436]	; (8003f94 <handle_requestServerDisconnection+0x2e4>)
 8003de0:	f7fd ff23 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 8003de4:	e0c9      	b.n	8003f7a <handle_requestServerDisconnection+0x2ca>



		case __gsmModule_requestServerDisconnection_waitOk_atSapbr0:
			if(fsmManager_isStateIn(&gsmModule_requestServerDisconnection_state)) {
 8003de6:	486b      	ldr	r0, [pc, #428]	; (8003f94 <handle_requestServerDisconnection+0x2e4>)
 8003de8:	f7fd fefa 	bl	8001be0 <fsmManager_isStateIn>
 8003dec:	4603      	mov	r3, r0
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d007      	beq.n	8003e02 <handle_requestServerDisconnection+0x152>
				fsmManager_stateIn(&gsmModule_requestServerDisconnection_state);
 8003df2:	4868      	ldr	r0, [pc, #416]	; (8003f94 <handle_requestServerDisconnection+0x2e4>)
 8003df4:	f7fd ff0a 	bl	8001c0c <fsmManager_stateIn>

				softTimer_start(&timeout, 65*1000);
 8003df8:	f64f 51e8 	movw	r1, #65000	; 0xfde8
 8003dfc:	4867      	ldr	r0, [pc, #412]	; (8003f9c <handle_requestServerDisconnection+0x2ec>)
 8003dfe:	f000 fd19 	bl	8004834 <softTimer_start>
			}

			if(string_containsWithinLength(gsmRxDataChunk, (uint8_t *) gsmModule_response_ok, gsmRxDataChunkLen)) {
 8003e02:	4b67      	ldr	r3, [pc, #412]	; (8003fa0 <handle_requestServerDisconnection+0x2f0>)
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	461a      	mov	r2, r3
 8003e08:	4966      	ldr	r1, [pc, #408]	; (8003fa4 <handle_requestServerDisconnection+0x2f4>)
 8003e0a:	4867      	ldr	r0, [pc, #412]	; (8003fa8 <handle_requestServerDisconnection+0x2f8>)
 8003e0c:	f001 fb85 	bl	800551a <string_containsWithinLength>
 8003e10:	4603      	mov	r3, r0
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d004      	beq.n	8003e20 <handle_requestServerDisconnection+0x170>
				fsmManager_gotoState(&gsmModule_requestServerDisconnection_state, __gsmModule_requestServerDisconnection_send_atSapbr2);
 8003e16:	2105      	movs	r1, #5
 8003e18:	485e      	ldr	r0, [pc, #376]	; (8003f94 <handle_requestServerDisconnection+0x2e4>)
 8003e1a:	f7fd febf 	bl	8001b9c <fsmManager_gotoState>
 8003e1e:	e009      	b.n	8003e34 <handle_requestServerDisconnection+0x184>
			}
			else if(softTimer_expired(&timeout)) {
 8003e20:	485e      	ldr	r0, [pc, #376]	; (8003f9c <handle_requestServerDisconnection+0x2ec>)
 8003e22:	f000 fd1b 	bl	800485c <softTimer_expired>
 8003e26:	4603      	mov	r3, r0
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d003      	beq.n	8003e34 <handle_requestServerDisconnection+0x184>
				fsmManager_gotoState(&gsmModule_requestServerDisconnection_state, __gsmModule_requestServerDisconnection_error);
 8003e2c:	2107      	movs	r1, #7
 8003e2e:	4859      	ldr	r0, [pc, #356]	; (8003f94 <handle_requestServerDisconnection+0x2e4>)
 8003e30:	f7fd feb4 	bl	8001b9c <fsmManager_gotoState>
			}

			if(fsmManager_isStateOut(&gsmModule_requestServerDisconnection_state)) {
 8003e34:	4857      	ldr	r0, [pc, #348]	; (8003f94 <handle_requestServerDisconnection+0x2e4>)
 8003e36:	f7fd fede 	bl	8001bf6 <fsmManager_isStateOut>
 8003e3a:	4603      	mov	r3, r0
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	f000 809e 	beq.w	8003f7e <handle_requestServerDisconnection+0x2ce>
				fsmManager_stateOut(&gsmModule_requestServerDisconnection_state);
 8003e42:	4854      	ldr	r0, [pc, #336]	; (8003f94 <handle_requestServerDisconnection+0x2e4>)
 8003e44:	f7fd fef1 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 8003e48:	e099      	b.n	8003f7e <handle_requestServerDisconnection+0x2ce>



		case __gsmModule_requestServerDisconnection_send_atSapbr2:
			if(fsmManager_isStateIn(&gsmModule_requestServerDisconnection_state)) {
 8003e4a:	4852      	ldr	r0, [pc, #328]	; (8003f94 <handle_requestServerDisconnection+0x2e4>)
 8003e4c:	f7fd fec8 	bl	8001be0 <fsmManager_isStateIn>
 8003e50:	4603      	mov	r3, r0
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d002      	beq.n	8003e5c <handle_requestServerDisconnection+0x1ac>
				fsmManager_stateIn(&gsmModule_requestServerDisconnection_state);
 8003e56:	484f      	ldr	r0, [pc, #316]	; (8003f94 <handle_requestServerDisconnection+0x2e4>)
 8003e58:	f7fd fed8 	bl	8001c0c <fsmManager_stateIn>
			}

			pinGsmUartTx_transmit((uint8_t *) gsmModule_command_sapbr2);
 8003e5c:	4854      	ldr	r0, [pc, #336]	; (8003fb0 <handle_requestServerDisconnection+0x300>)
 8003e5e:	f000 f8d5 	bl	800400c <pinGsmUartTx_transmit>
			fsmManager_gotoState(&gsmModule_requestServerDisconnection_state, __gsmModule_requestServerDisconnection_check_atSapbr2);
 8003e62:	2106      	movs	r1, #6
 8003e64:	484b      	ldr	r0, [pc, #300]	; (8003f94 <handle_requestServerDisconnection+0x2e4>)
 8003e66:	f7fd fe99 	bl	8001b9c <fsmManager_gotoState>

			if(fsmManager_isStateOut(&gsmModule_requestServerDisconnection_state)) {
 8003e6a:	484a      	ldr	r0, [pc, #296]	; (8003f94 <handle_requestServerDisconnection+0x2e4>)
 8003e6c:	f7fd fec3 	bl	8001bf6 <fsmManager_isStateOut>
 8003e70:	4603      	mov	r3, r0
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	f000 8085 	beq.w	8003f82 <handle_requestServerDisconnection+0x2d2>
				fsmManager_stateOut(&gsmModule_requestServerDisconnection_state);
 8003e78:	4846      	ldr	r0, [pc, #280]	; (8003f94 <handle_requestServerDisconnection+0x2e4>)
 8003e7a:	f7fd fed6 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 8003e7e:	e080      	b.n	8003f82 <handle_requestServerDisconnection+0x2d2>



		case __gsmModule_requestServerDisconnection_check_atSapbr2:
			if(fsmManager_isStateIn(&gsmModule_requestServerDisconnection_state)) {
 8003e80:	4844      	ldr	r0, [pc, #272]	; (8003f94 <handle_requestServerDisconnection+0x2e4>)
 8003e82:	f7fd fead 	bl	8001be0 <fsmManager_isStateIn>
 8003e86:	4603      	mov	r3, r0
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d006      	beq.n	8003e9a <handle_requestServerDisconnection+0x1ea>
				fsmManager_stateIn(&gsmModule_requestServerDisconnection_state);
 8003e8c:	4841      	ldr	r0, [pc, #260]	; (8003f94 <handle_requestServerDisconnection+0x2e4>)
 8003e8e:	f7fd febd 	bl	8001c0c <fsmManager_stateIn>

				softTimer_start(&timeout, 100);
 8003e92:	2164      	movs	r1, #100	; 0x64
 8003e94:	4841      	ldr	r0, [pc, #260]	; (8003f9c <handle_requestServerDisconnection+0x2ec>)
 8003e96:	f000 fccd 	bl	8004834 <softTimer_start>
			}

			if(string_containsWithinLength(gsmRxDataChunk, (uint8_t *) "0.0.0.0", gsmRxDataChunkLen)) {
 8003e9a:	4b41      	ldr	r3, [pc, #260]	; (8003fa0 <handle_requestServerDisconnection+0x2f0>)
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	461a      	mov	r2, r3
 8003ea0:	4944      	ldr	r1, [pc, #272]	; (8003fb4 <handle_requestServerDisconnection+0x304>)
 8003ea2:	4841      	ldr	r0, [pc, #260]	; (8003fa8 <handle_requestServerDisconnection+0x2f8>)
 8003ea4:	f001 fb39 	bl	800551a <string_containsWithinLength>
 8003ea8:	4603      	mov	r3, r0
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d00e      	beq.n	8003ecc <handle_requestServerDisconnection+0x21c>
				fsmManager_gotoState(&gsmModule_requestServerDisconnection_state, __gsmModule_requestServerDisconnection_idle);
 8003eae:	2100      	movs	r1, #0
 8003eb0:	4838      	ldr	r0, [pc, #224]	; (8003f94 <handle_requestServerDisconnection+0x2e4>)
 8003eb2:	f7fd fe73 	bl	8001b9c <fsmManager_gotoState>

				flags_gsmModule.bits.isServerConnected = 0;
 8003eb6:	4a40      	ldr	r2, [pc, #256]	; (8003fb8 <handle_requestServerDisconnection+0x308>)
 8003eb8:	7853      	ldrb	r3, [r2, #1]
 8003eba:	f36f 1345 	bfc	r3, #5, #1
 8003ebe:	7053      	strb	r3, [r2, #1]
				flags_gsmModule.bits.requestServerDisconnection = 0;
 8003ec0:	4a3d      	ldr	r2, [pc, #244]	; (8003fb8 <handle_requestServerDisconnection+0x308>)
 8003ec2:	7853      	ldrb	r3, [r2, #1]
 8003ec4:	f36f 0300 	bfc	r3, #0, #1
 8003ec8:	7053      	strb	r3, [r2, #1]
 8003eca:	e009      	b.n	8003ee0 <handle_requestServerDisconnection+0x230>
			}
			else if(softTimer_expired(&timeout)) {
 8003ecc:	4833      	ldr	r0, [pc, #204]	; (8003f9c <handle_requestServerDisconnection+0x2ec>)
 8003ece:	f000 fcc5 	bl	800485c <softTimer_expired>
 8003ed2:	4603      	mov	r3, r0
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d003      	beq.n	8003ee0 <handle_requestServerDisconnection+0x230>
				fsmManager_gotoState(&gsmModule_requestServerDisconnection_state, __gsmModule_requestServerDisconnection_error);
 8003ed8:	2107      	movs	r1, #7
 8003eda:	482e      	ldr	r0, [pc, #184]	; (8003f94 <handle_requestServerDisconnection+0x2e4>)
 8003edc:	f7fd fe5e 	bl	8001b9c <fsmManager_gotoState>
			}

			if(fsmManager_isStateOut(&gsmModule_requestServerDisconnection_state)) {
 8003ee0:	482c      	ldr	r0, [pc, #176]	; (8003f94 <handle_requestServerDisconnection+0x2e4>)
 8003ee2:	f7fd fe88 	bl	8001bf6 <fsmManager_isStateOut>
 8003ee6:	4603      	mov	r3, r0
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d04c      	beq.n	8003f86 <handle_requestServerDisconnection+0x2d6>
				fsmManager_stateOut(&gsmModule_requestServerDisconnection_state);
 8003eec:	4829      	ldr	r0, [pc, #164]	; (8003f94 <handle_requestServerDisconnection+0x2e4>)
 8003eee:	f7fd fe9c 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 8003ef2:	e048      	b.n	8003f86 <handle_requestServerDisconnection+0x2d6>



		case __gsmModule_requestServerDisconnection_error:
			if(fsmManager_isStateIn(&gsmModule_requestServerDisconnection_state)) {
 8003ef4:	4827      	ldr	r0, [pc, #156]	; (8003f94 <handle_requestServerDisconnection+0x2e4>)
 8003ef6:	f7fd fe73 	bl	8001be0 <fsmManager_isStateIn>
 8003efa:	4603      	mov	r3, r0
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d002      	beq.n	8003f06 <handle_requestServerDisconnection+0x256>
				fsmManager_stateIn(&gsmModule_requestServerDisconnection_state);
 8003f00:	4824      	ldr	r0, [pc, #144]	; (8003f94 <handle_requestServerDisconnection+0x2e4>)
 8003f02:	f7fd fe83 	bl	8001c0c <fsmManager_stateIn>
			}

			flags_gsmModuleError.bits.serverDisconnection = 1;
 8003f06:	4a2d      	ldr	r2, [pc, #180]	; (8003fbc <handle_requestServerDisconnection+0x30c>)
 8003f08:	7813      	ldrb	r3, [r2, #0]
 8003f0a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003f0e:	7013      	strb	r3, [r2, #0]
			flags_gsmModule.bits.requestServerDisconnection = 0;
 8003f10:	4a29      	ldr	r2, [pc, #164]	; (8003fb8 <handle_requestServerDisconnection+0x308>)
 8003f12:	7853      	ldrb	r3, [r2, #1]
 8003f14:	f36f 0300 	bfc	r3, #0, #1
 8003f18:	7053      	strb	r3, [r2, #1]
			fsmManager_gotoState(&gsmModule_requestServerDisconnection_state, __gsmModule_requestServerDisconnection_idle);
 8003f1a:	2100      	movs	r1, #0
 8003f1c:	481d      	ldr	r0, [pc, #116]	; (8003f94 <handle_requestServerDisconnection+0x2e4>)
 8003f1e:	f7fd fe3d 	bl	8001b9c <fsmManager_gotoState>

			if(fsmManager_isStateOut(&gsmModule_requestServerDisconnection_state)) {
 8003f22:	481c      	ldr	r0, [pc, #112]	; (8003f94 <handle_requestServerDisconnection+0x2e4>)
 8003f24:	f7fd fe67 	bl	8001bf6 <fsmManager_isStateOut>
 8003f28:	4603      	mov	r3, r0
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d02d      	beq.n	8003f8a <handle_requestServerDisconnection+0x2da>
				fsmManager_stateOut(&gsmModule_requestServerDisconnection_state);
 8003f2e:	4819      	ldr	r0, [pc, #100]	; (8003f94 <handle_requestServerDisconnection+0x2e4>)
 8003f30:	f7fd fe7b 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 8003f34:	e029      	b.n	8003f8a <handle_requestServerDisconnection+0x2da>




		default:
			if(fsmManager_isStateIn(&gsmModule_requestGpsOff_state)) {
 8003f36:	4822      	ldr	r0, [pc, #136]	; (8003fc0 <handle_requestServerDisconnection+0x310>)
 8003f38:	f7fd fe52 	bl	8001be0 <fsmManager_isStateIn>
 8003f3c:	4603      	mov	r3, r0
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d002      	beq.n	8003f48 <handle_requestServerDisconnection+0x298>
				fsmManager_stateIn(&gsmModule_requestGpsOff_state);
 8003f42:	481f      	ldr	r0, [pc, #124]	; (8003fc0 <handle_requestServerDisconnection+0x310>)
 8003f44:	f7fd fe62 	bl	8001c0c <fsmManager_stateIn>
			}

			flags_gsmModule.bits.requestServerDisconnection = 0;
 8003f48:	4a1b      	ldr	r2, [pc, #108]	; (8003fb8 <handle_requestServerDisconnection+0x308>)
 8003f4a:	7853      	ldrb	r3, [r2, #1]
 8003f4c:	f36f 0300 	bfc	r3, #0, #1
 8003f50:	7053      	strb	r3, [r2, #1]
			fsmManager_gotoState(&gsmModule_requestGpsOff_state, __gsmModule_requestGpsOn_idle);
 8003f52:	2100      	movs	r1, #0
 8003f54:	481a      	ldr	r0, [pc, #104]	; (8003fc0 <handle_requestServerDisconnection+0x310>)
 8003f56:	f7fd fe21 	bl	8001b9c <fsmManager_gotoState>

			if(fsmManager_isStateOut(&gsmModule_requestGpsOff_state)) {
 8003f5a:	4819      	ldr	r0, [pc, #100]	; (8003fc0 <handle_requestServerDisconnection+0x310>)
 8003f5c:	f7fd fe4b 	bl	8001bf6 <fsmManager_isStateOut>
 8003f60:	4603      	mov	r3, r0
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d013      	beq.n	8003f8e <handle_requestServerDisconnection+0x2de>
				fsmManager_stateOut(&gsmModule_requestGpsOff_state);
 8003f66:	4816      	ldr	r0, [pc, #88]	; (8003fc0 <handle_requestServerDisconnection+0x310>)
 8003f68:	f7fd fe5f 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 8003f6c:	e00f      	b.n	8003f8e <handle_requestServerDisconnection+0x2de>
			break;
 8003f6e:	bf00      	nop
 8003f70:	e00e      	b.n	8003f90 <handle_requestServerDisconnection+0x2e0>
			break;
 8003f72:	bf00      	nop
 8003f74:	e00c      	b.n	8003f90 <handle_requestServerDisconnection+0x2e0>
			break;
 8003f76:	bf00      	nop
 8003f78:	e00a      	b.n	8003f90 <handle_requestServerDisconnection+0x2e0>
			break;
 8003f7a:	bf00      	nop
 8003f7c:	e008      	b.n	8003f90 <handle_requestServerDisconnection+0x2e0>
			break;
 8003f7e:	bf00      	nop
 8003f80:	e006      	b.n	8003f90 <handle_requestServerDisconnection+0x2e0>
			break;
 8003f82:	bf00      	nop
 8003f84:	e004      	b.n	8003f90 <handle_requestServerDisconnection+0x2e0>
			break;
 8003f86:	bf00      	nop
 8003f88:	e002      	b.n	8003f90 <handle_requestServerDisconnection+0x2e0>
			break;
 8003f8a:	bf00      	nop
 8003f8c:	e000      	b.n	8003f90 <handle_requestServerDisconnection+0x2e0>
			break;
 8003f8e:	bf00      	nop
	}
}
 8003f90:	bf00      	nop
 8003f92:	bd80      	pop	{r7, pc}
 8003f94:	2000053c 	.word	0x2000053c
 8003f98:	08009348 	.word	0x08009348
 8003f9c:	200004d0 	.word	0x200004d0
 8003fa0:	200003ec 	.word	0x200003ec
 8003fa4:	08009358 	.word	0x08009358
 8003fa8:	2000031c 	.word	0x2000031c
 8003fac:	08009338 	.word	0x08009338
 8003fb0:	080092b0 	.word	0x080092b0
 8003fb4:	08009130 	.word	0x08009130
 8003fb8:	200004b8 	.word	0x200004b8
 8003fbc:	200004bc 	.word	0x200004bc
 8003fc0:	2000050c 	.word	0x2000050c

08003fc4 <pinGsmVdd_write>:
	GSM_UART_TX		output			uart
	GSM_UART_RX		input			uart
*/

static void pinGsmVdd_write(uint8_t value)
{
 8003fc4:	b580      	push	{r7, lr}
 8003fc6:	b082      	sub	sp, #8
 8003fc8:	af00      	add	r7, sp, #0
 8003fca:	4603      	mov	r3, r0
 8003fcc:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GSM_VDD_GPIO_Port, GSM_VDD_Pin, value);
 8003fce:	79fb      	ldrb	r3, [r7, #7]
 8003fd0:	461a      	mov	r2, r3
 8003fd2:	2120      	movs	r1, #32
 8003fd4:	4803      	ldr	r0, [pc, #12]	; (8003fe4 <pinGsmVdd_write+0x20>)
 8003fd6:	f002 fcaf 	bl	8006938 <HAL_GPIO_WritePin>
}
 8003fda:	bf00      	nop
 8003fdc:	3708      	adds	r7, #8
 8003fde:	46bd      	mov	sp, r7
 8003fe0:	bd80      	pop	{r7, pc}
 8003fe2:	bf00      	nop
 8003fe4:	40010c00 	.word	0x40010c00

08003fe8 <pinGsmPwrkey_write>:

static void pinGsmPwrkey_write(uint8_t value)
{
 8003fe8:	b580      	push	{r7, lr}
 8003fea:	b082      	sub	sp, #8
 8003fec:	af00      	add	r7, sp, #0
 8003fee:	4603      	mov	r3, r0
 8003ff0:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GSM_PWRKEY_GPIO_Port, GSM_PWRKEY_Pin, value);
 8003ff2:	79fb      	ldrb	r3, [r7, #7]
 8003ff4:	461a      	mov	r2, r3
 8003ff6:	2108      	movs	r1, #8
 8003ff8:	4803      	ldr	r0, [pc, #12]	; (8004008 <pinGsmPwrkey_write+0x20>)
 8003ffa:	f002 fc9d 	bl	8006938 <HAL_GPIO_WritePin>
}
 8003ffe:	bf00      	nop
 8004000:	3708      	adds	r7, #8
 8004002:	46bd      	mov	sp, r7
 8004004:	bd80      	pop	{r7, pc}
 8004006:	bf00      	nop
 8004008:	40010c00 	.word	0x40010c00

0800400c <pinGsmUartTx_transmit>:

static void pinGsmUartTx_transmit(uint8_t *gsmModule_command)
{
 800400c:	b590      	push	{r4, r7, lr}
 800400e:	b083      	sub	sp, #12
 8004010:	af00      	add	r7, sp, #0
 8004012:	6078      	str	r0, [r7, #4]
	__HAL_UART_DISABLE_IT(gsmHuart, UART_IT_RXNE);
 8004014:	4b1b      	ldr	r3, [pc, #108]	; (8004084 <pinGsmUartTx_transmit+0x78>)
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	68da      	ldr	r2, [r3, #12]
 800401c:	4b19      	ldr	r3, [pc, #100]	; (8004084 <pinGsmUartTx_transmit+0x78>)
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	f022 0220 	bic.w	r2, r2, #32
 8004026:	60da      	str	r2, [r3, #12]
	__HAL_UART_ENABLE_IT(gsmHuart, UART_IT_TC);
 8004028:	4b16      	ldr	r3, [pc, #88]	; (8004084 <pinGsmUartTx_transmit+0x78>)
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	68da      	ldr	r2, [r3, #12]
 8004030:	4b14      	ldr	r3, [pc, #80]	; (8004084 <pinGsmUartTx_transmit+0x78>)
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800403a:	60da      	str	r2, [r3, #12]
	HAL_UART_Transmit_IT(gsmHuart, gsmModule_command, string_length(gsmModule_command));
 800403c:	4b11      	ldr	r3, [pc, #68]	; (8004084 <pinGsmUartTx_transmit+0x78>)
 800403e:	681c      	ldr	r4, [r3, #0]
 8004040:	6878      	ldr	r0, [r7, #4]
 8004042:	f001 fa51 	bl	80054e8 <string_length>
 8004046:	4603      	mov	r3, r0
 8004048:	b29b      	uxth	r3, r3
 800404a:	461a      	mov	r2, r3
 800404c:	6879      	ldr	r1, [r7, #4]
 800404e:	4620      	mov	r0, r4
 8004050:	f004 fbc7 	bl	80087e2 <HAL_UART_Transmit_IT>
	__HAL_UART_DISABLE_IT(gsmHuart, UART_IT_TC);
 8004054:	4b0b      	ldr	r3, [pc, #44]	; (8004084 <pinGsmUartTx_transmit+0x78>)
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	68da      	ldr	r2, [r3, #12]
 800405c:	4b09      	ldr	r3, [pc, #36]	; (8004084 <pinGsmUartTx_transmit+0x78>)
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004066:	60da      	str	r2, [r3, #12]
	__HAL_UART_ENABLE_IT(gsmHuart, UART_IT_RXNE);
 8004068:	4b06      	ldr	r3, [pc, #24]	; (8004084 <pinGsmUartTx_transmit+0x78>)
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	68da      	ldr	r2, [r3, #12]
 8004070:	4b04      	ldr	r3, [pc, #16]	; (8004084 <pinGsmUartTx_transmit+0x78>)
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f042 0220 	orr.w	r2, r2, #32
 800407a:	60da      	str	r2, [r3, #12]
}
 800407c:	bf00      	nop
 800407e:	370c      	adds	r7, #12
 8004080:	46bd      	mov	sp, r7
 8004082:	bd90      	pop	{r4, r7, pc}
 8004084:	20000188 	.word	0x20000188

08004088 <pinGsmUartRx_receive>:

static void pinGsmUartRx_receive(void)
{
 8004088:	b580      	push	{r7, lr}
 800408a:	af00      	add	r7, sp, #0
	gsmRxPtrIn++;
 800408c:	4b0e      	ldr	r3, [pc, #56]	; (80040c8 <pinGsmUartRx_receive+0x40>)
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	3301      	adds	r3, #1
 8004092:	4a0d      	ldr	r2, [pc, #52]	; (80040c8 <pinGsmUartRx_receive+0x40>)
 8004094:	6013      	str	r3, [r2, #0]
	gsmRxPtrIn%=GSMRXDATA_LENGTH;
 8004096:	4b0c      	ldr	r3, [pc, #48]	; (80040c8 <pinGsmUartRx_receive+0x40>)
 8004098:	681a      	ldr	r2, [r3, #0]
 800409a:	4b0c      	ldr	r3, [pc, #48]	; (80040cc <pinGsmUartRx_receive+0x44>)
 800409c:	fba3 1302 	umull	r1, r3, r3, r2
 80040a0:	09db      	lsrs	r3, r3, #7
 80040a2:	f44f 71c8 	mov.w	r1, #400	; 0x190
 80040a6:	fb01 f303 	mul.w	r3, r1, r3
 80040aa:	1ad3      	subs	r3, r2, r3
 80040ac:	4a06      	ldr	r2, [pc, #24]	; (80040c8 <pinGsmUartRx_receive+0x40>)
 80040ae:	6013      	str	r3, [r2, #0]
	HAL_UART_Receive_IT(gsmHuart, &gsmRxData[gsmRxPtrIn], 1);
 80040b0:	4b07      	ldr	r3, [pc, #28]	; (80040d0 <pinGsmUartRx_receive+0x48>)
 80040b2:	6818      	ldr	r0, [r3, #0]
 80040b4:	4b04      	ldr	r3, [pc, #16]	; (80040c8 <pinGsmUartRx_receive+0x40>)
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	4a06      	ldr	r2, [pc, #24]	; (80040d4 <pinGsmUartRx_receive+0x4c>)
 80040ba:	4413      	add	r3, r2
 80040bc:	2201      	movs	r2, #1
 80040be:	4619      	mov	r1, r3
 80040c0:	f004 fbd3 	bl	800886a <HAL_UART_Receive_IT>
}
 80040c4:	bf00      	nop
 80040c6:	bd80      	pop	{r7, pc}
 80040c8:	20000000 	.word	0x20000000
 80040cc:	51eb851f 	.word	0x51eb851f
 80040d0:	20000188 	.word	0x20000188
 80040d4:	2000018c 	.word	0x2000018c

080040d8 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80040d8:	b580      	push	{r7, lr}
 80040da:	b082      	sub	sp, #8
 80040dc:	af00      	add	r7, sp, #0
 80040de:	6078      	str	r0, [r7, #4]
	if(huart->Instance == gsmHuart->Instance) {
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681a      	ldr	r2, [r3, #0]
 80040e4:	4b05      	ldr	r3, [pc, #20]	; (80040fc <HAL_UART_RxCpltCallback+0x24>)
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	429a      	cmp	r2, r3
 80040ec:	d101      	bne.n	80040f2 <HAL_UART_RxCpltCallback+0x1a>
		pinGsmUartRx_receive();
 80040ee:	f7ff ffcb 	bl	8004088 <pinGsmUartRx_receive>
	}
}
 80040f2:	bf00      	nop
 80040f4:	3708      	adds	r7, #8
 80040f6:	46bd      	mov	sp, r7
 80040f8:	bd80      	pop	{r7, pc}
 80040fa:	bf00      	nop
 80040fc:	20000188 	.word	0x20000188

08004100 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004100:	b480      	push	{r7}
 8004102:	b083      	sub	sp, #12
 8004104:	af00      	add	r7, sp, #0
 8004106:	6078      	str	r0, [r7, #4]

}
 8004108:	bf00      	nop
 800410a:	370c      	adds	r7, #12
 800410c:	46bd      	mov	sp, r7
 800410e:	bc80      	pop	{r7}
 8004110:	4770      	bx	lr

08004112 <HAL_TIM_PeriodElapsedCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004112:	b580      	push	{r7, lr}
 8004114:	b082      	sub	sp, #8
 8004116:	af00      	add	r7, sp, #0
 8004118:	6078      	str	r0, [r7, #4]
	softTimer_periodElapsedCallback(htim);
 800411a:	6878      	ldr	r0, [r7, #4]
 800411c:	f000 fbf6 	bl	800490c <softTimer_periodElapsedCallback>
}
 8004120:	bf00      	nop
 8004122:	3708      	adds	r7, #8
 8004124:	46bd      	mov	sp, r7
 8004126:	bd80      	pop	{r7, pc}

08004128 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004128:	b580      	push	{r7, lr}
 800412a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800412c:	f001 fc08 	bl	8005940 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004130:	f000 f811 	bl	8004156 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004134:	f000 f9aa 	bl	800448c <MX_GPIO_Init>
  MX_ADC1_Init();
 8004138:	f000 f862 	bl	8004200 <MX_ADC1_Init>
  MX_RTC_Init();
 800413c:	f000 f8be 	bl	80042bc <MX_RTC_Init>
  MX_TIM3_Init();
 8004140:	f000 f8d8 	bl	80042f4 <MX_TIM3_Init>
  MX_TIM4_Init();
 8004144:	f000 f92a 	bl	800439c <MX_TIM4_Init>
  MX_USART1_UART_Init();
 8004148:	f000 f976 	bl	8004438 <MX_USART1_UART_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  dumpSensorManager_init();
 800414c:	f7fd f8a8 	bl	80012a0 <dumpSensorManager_init>

  while (1)
  {
	  dumpSensorManager_handler();
 8004150:	f7fd f8e8 	bl	8001324 <dumpSensorManager_handler>
 8004154:	e7fc      	b.n	8004150 <main+0x28>

08004156 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004156:	b580      	push	{r7, lr}
 8004158:	b094      	sub	sp, #80	; 0x50
 800415a:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800415c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004160:	2228      	movs	r2, #40	; 0x28
 8004162:	2100      	movs	r1, #0
 8004164:	4618      	mov	r0, r3
 8004166:	f004 ffab 	bl	80090c0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800416a:	f107 0314 	add.w	r3, r7, #20
 800416e:	2200      	movs	r2, #0
 8004170:	601a      	str	r2, [r3, #0]
 8004172:	605a      	str	r2, [r3, #4]
 8004174:	609a      	str	r2, [r3, #8]
 8004176:	60da      	str	r2, [r3, #12]
 8004178:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800417a:	1d3b      	adds	r3, r7, #4
 800417c:	2200      	movs	r2, #0
 800417e:	601a      	str	r2, [r3, #0]
 8004180:	605a      	str	r2, [r3, #4]
 8004182:	609a      	str	r2, [r3, #8]
 8004184:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8004186:	230a      	movs	r3, #10
 8004188:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800418a:	2301      	movs	r3, #1
 800418c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800418e:	2310      	movs	r3, #16
 8004190:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8004192:	2301      	movs	r3, #1
 8004194:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8004196:	2300      	movs	r3, #0
 8004198:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800419a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800419e:	4618      	mov	r0, r3
 80041a0:	f002 fbfa 	bl	8006998 <HAL_RCC_OscConfig>
 80041a4:	4603      	mov	r3, r0
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d001      	beq.n	80041ae <SystemClock_Config+0x58>
  {
    Error_Handler();
 80041aa:	f000 f9c3 	bl	8004534 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80041ae:	230f      	movs	r3, #15
 80041b0:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80041b2:	2300      	movs	r3, #0
 80041b4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80041b6:	2300      	movs	r3, #0
 80041b8:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80041ba:	2300      	movs	r3, #0
 80041bc:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80041be:	2300      	movs	r3, #0
 80041c0:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80041c2:	f107 0314 	add.w	r3, r7, #20
 80041c6:	2100      	movs	r1, #0
 80041c8:	4618      	mov	r0, r3
 80041ca:	f002 fe65 	bl	8006e98 <HAL_RCC_ClockConfig>
 80041ce:	4603      	mov	r3, r0
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d001      	beq.n	80041d8 <SystemClock_Config+0x82>
  {
    Error_Handler();
 80041d4:	f000 f9ae 	bl	8004534 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_ADC;
 80041d8:	2303      	movs	r3, #3
 80041da:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80041dc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80041e0:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 80041e2:	2300      	movs	r3, #0
 80041e4:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80041e6:	1d3b      	adds	r3, r7, #4
 80041e8:	4618      	mov	r0, r3
 80041ea:	f002 ffef 	bl	80071cc <HAL_RCCEx_PeriphCLKConfig>
 80041ee:	4603      	mov	r3, r0
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d001      	beq.n	80041f8 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 80041f4:	f000 f99e 	bl	8004534 <Error_Handler>
  }
}
 80041f8:	bf00      	nop
 80041fa:	3750      	adds	r7, #80	; 0x50
 80041fc:	46bd      	mov	sp, r7
 80041fe:	bd80      	pop	{r7, pc}

08004200 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8004200:	b580      	push	{r7, lr}
 8004202:	b084      	sub	sp, #16
 8004204:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8004206:	1d3b      	adds	r3, r7, #4
 8004208:	2200      	movs	r2, #0
 800420a:	601a      	str	r2, [r3, #0]
 800420c:	605a      	str	r2, [r3, #4]
 800420e:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8004210:	4b28      	ldr	r3, [pc, #160]	; (80042b4 <MX_ADC1_Init+0xb4>)
 8004212:	4a29      	ldr	r2, [pc, #164]	; (80042b8 <MX_ADC1_Init+0xb8>)
 8004214:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8004216:	4b27      	ldr	r3, [pc, #156]	; (80042b4 <MX_ADC1_Init+0xb4>)
 8004218:	f44f 7280 	mov.w	r2, #256	; 0x100
 800421c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800421e:	4b25      	ldr	r3, [pc, #148]	; (80042b4 <MX_ADC1_Init+0xb4>)
 8004220:	2201      	movs	r2, #1
 8004222:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8004224:	4b23      	ldr	r3, [pc, #140]	; (80042b4 <MX_ADC1_Init+0xb4>)
 8004226:	2200      	movs	r2, #0
 8004228:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800422a:	4b22      	ldr	r3, [pc, #136]	; (80042b4 <MX_ADC1_Init+0xb4>)
 800422c:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8004230:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8004232:	4b20      	ldr	r3, [pc, #128]	; (80042b4 <MX_ADC1_Init+0xb4>)
 8004234:	2200      	movs	r2, #0
 8004236:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 3;
 8004238:	4b1e      	ldr	r3, [pc, #120]	; (80042b4 <MX_ADC1_Init+0xb4>)
 800423a:	2203      	movs	r2, #3
 800423c:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800423e:	481d      	ldr	r0, [pc, #116]	; (80042b4 <MX_ADC1_Init+0xb4>)
 8004240:	f001 fbe0 	bl	8005a04 <HAL_ADC_Init>
 8004244:	4603      	mov	r3, r0
 8004246:	2b00      	cmp	r3, #0
 8004248:	d001      	beq.n	800424e <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 800424a:	f000 f973 	bl	8004534 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 800424e:	2306      	movs	r3, #6
 8004250:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8004252:	2301      	movs	r3, #1
 8004254:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_7CYCLES_5;
 8004256:	2301      	movs	r3, #1
 8004258:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800425a:	1d3b      	adds	r3, r7, #4
 800425c:	4619      	mov	r1, r3
 800425e:	4815      	ldr	r0, [pc, #84]	; (80042b4 <MX_ADC1_Init+0xb4>)
 8004260:	f001 fe94 	bl	8005f8c <HAL_ADC_ConfigChannel>
 8004264:	4603      	mov	r3, r0
 8004266:	2b00      	cmp	r3, #0
 8004268:	d001      	beq.n	800426e <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 800426a:	f000 f963 	bl	8004534 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 800426e:	2304      	movs	r3, #4
 8004270:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8004272:	2302      	movs	r3, #2
 8004274:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004276:	1d3b      	adds	r3, r7, #4
 8004278:	4619      	mov	r1, r3
 800427a:	480e      	ldr	r0, [pc, #56]	; (80042b4 <MX_ADC1_Init+0xb4>)
 800427c:	f001 fe86 	bl	8005f8c <HAL_ADC_ConfigChannel>
 8004280:	4603      	mov	r3, r0
 8004282:	2b00      	cmp	r3, #0
 8004284:	d001      	beq.n	800428a <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 8004286:	f000 f955 	bl	8004534 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 800428a:	2310      	movs	r3, #16
 800428c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800428e:	2303      	movs	r3, #3
 8004290:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_41CYCLES_5;
 8004292:	2304      	movs	r3, #4
 8004294:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004296:	1d3b      	adds	r3, r7, #4
 8004298:	4619      	mov	r1, r3
 800429a:	4806      	ldr	r0, [pc, #24]	; (80042b4 <MX_ADC1_Init+0xb4>)
 800429c:	f001 fe76 	bl	8005f8c <HAL_ADC_ConfigChannel>
 80042a0:	4603      	mov	r3, r0
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d001      	beq.n	80042aa <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 80042a6:	f000 f945 	bl	8004534 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80042aa:	bf00      	nop
 80042ac:	3710      	adds	r7, #16
 80042ae:	46bd      	mov	sp, r7
 80042b0:	bd80      	pop	{r7, pc}
 80042b2:	bf00      	nop
 80042b4:	200006a0 	.word	0x200006a0
 80042b8:	40012400 	.word	0x40012400

080042bc <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80042bc:	b580      	push	{r7, lr}
 80042be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80042c0:	4b0a      	ldr	r3, [pc, #40]	; (80042ec <MX_RTC_Init+0x30>)
 80042c2:	4a0b      	ldr	r2, [pc, #44]	; (80042f0 <MX_RTC_Init+0x34>)
 80042c4:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 80042c6:	4b09      	ldr	r3, [pc, #36]	; (80042ec <MX_RTC_Init+0x30>)
 80042c8:	f04f 32ff 	mov.w	r2, #4294967295
 80042cc:	605a      	str	r2, [r3, #4]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_ALARM;
 80042ce:	4b07      	ldr	r3, [pc, #28]	; (80042ec <MX_RTC_Init+0x30>)
 80042d0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80042d4:	609a      	str	r2, [r3, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80042d6:	4805      	ldr	r0, [pc, #20]	; (80042ec <MX_RTC_Init+0x30>)
 80042d8:	f003 f8f2 	bl	80074c0 <HAL_RTC_Init>
 80042dc:	4603      	mov	r3, r0
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d001      	beq.n	80042e6 <MX_RTC_Init+0x2a>
  {
    Error_Handler();
 80042e2:	f000 f927 	bl	8004534 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80042e6:	bf00      	nop
 80042e8:	bd80      	pop	{r7, pc}
 80042ea:	bf00      	nop
 80042ec:	20000714 	.word	0x20000714
 80042f0:	40002800 	.word	0x40002800

080042f4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80042f4:	b580      	push	{r7, lr}
 80042f6:	b086      	sub	sp, #24
 80042f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80042fa:	f107 0310 	add.w	r3, r7, #16
 80042fe:	2200      	movs	r2, #0
 8004300:	601a      	str	r2, [r3, #0]
 8004302:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8004304:	463b      	mov	r3, r7
 8004306:	2200      	movs	r2, #0
 8004308:	601a      	str	r2, [r3, #0]
 800430a:	605a      	str	r2, [r3, #4]
 800430c:	609a      	str	r2, [r3, #8]
 800430e:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8004310:	4b20      	ldr	r3, [pc, #128]	; (8004394 <MX_TIM3_Init+0xa0>)
 8004312:	4a21      	ldr	r2, [pc, #132]	; (8004398 <MX_TIM3_Init+0xa4>)
 8004314:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 8-1;
 8004316:	4b1f      	ldr	r3, [pc, #124]	; (8004394 <MX_TIM3_Init+0xa0>)
 8004318:	2207      	movs	r2, #7
 800431a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800431c:	4b1d      	ldr	r3, [pc, #116]	; (8004394 <MX_TIM3_Init+0xa0>)
 800431e:	2200      	movs	r2, #0
 8004320:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8004322:	4b1c      	ldr	r3, [pc, #112]	; (8004394 <MX_TIM3_Init+0xa0>)
 8004324:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004328:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800432a:	4b1a      	ldr	r3, [pc, #104]	; (8004394 <MX_TIM3_Init+0xa0>)
 800432c:	2200      	movs	r2, #0
 800432e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004330:	4b18      	ldr	r3, [pc, #96]	; (8004394 <MX_TIM3_Init+0xa0>)
 8004332:	2200      	movs	r2, #0
 8004334:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8004336:	4817      	ldr	r0, [pc, #92]	; (8004394 <MX_TIM3_Init+0xa0>)
 8004338:	f003 faae 	bl	8007898 <HAL_TIM_IC_Init>
 800433c:	4603      	mov	r3, r0
 800433e:	2b00      	cmp	r3, #0
 8004340:	d001      	beq.n	8004346 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8004342:	f000 f8f7 	bl	8004534 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004346:	2300      	movs	r3, #0
 8004348:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800434a:	2300      	movs	r3, #0
 800434c:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800434e:	f107 0310 	add.w	r3, r7, #16
 8004352:	4619      	mov	r1, r3
 8004354:	480f      	ldr	r0, [pc, #60]	; (8004394 <MX_TIM3_Init+0xa0>)
 8004356:	f004 f987 	bl	8008668 <HAL_TIMEx_MasterConfigSynchronization>
 800435a:	4603      	mov	r3, r0
 800435c:	2b00      	cmp	r3, #0
 800435e:	d001      	beq.n	8004364 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8004360:	f000 f8e8 	bl	8004534 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8004364:	2300      	movs	r3, #0
 8004366:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8004368:	2301      	movs	r3, #1
 800436a:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800436c:	2300      	movs	r3, #0
 800436e:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8004370:	2300      	movs	r3, #0
 8004372:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8004374:	463b      	mov	r3, r7
 8004376:	2208      	movs	r2, #8
 8004378:	4619      	mov	r1, r3
 800437a:	4806      	ldr	r0, [pc, #24]	; (8004394 <MX_TIM3_Init+0xa0>)
 800437c:	f003 fd92 	bl	8007ea4 <HAL_TIM_IC_ConfigChannel>
 8004380:	4603      	mov	r3, r0
 8004382:	2b00      	cmp	r3, #0
 8004384:	d001      	beq.n	800438a <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 8004386:	f000 f8d5 	bl	8004534 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800438a:	bf00      	nop
 800438c:	3718      	adds	r7, #24
 800438e:	46bd      	mov	sp, r7
 8004390:	bd80      	pop	{r7, pc}
 8004392:	bf00      	nop
 8004394:	20000658 	.word	0x20000658
 8004398:	40000400 	.word	0x40000400

0800439c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800439c:	b580      	push	{r7, lr}
 800439e:	b086      	sub	sp, #24
 80043a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80043a2:	f107 0308 	add.w	r3, r7, #8
 80043a6:	2200      	movs	r2, #0
 80043a8:	601a      	str	r2, [r3, #0]
 80043aa:	605a      	str	r2, [r3, #4]
 80043ac:	609a      	str	r2, [r3, #8]
 80043ae:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80043b0:	463b      	mov	r3, r7
 80043b2:	2200      	movs	r2, #0
 80043b4:	601a      	str	r2, [r3, #0]
 80043b6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80043b8:	4b1d      	ldr	r3, [pc, #116]	; (8004430 <MX_TIM4_Init+0x94>)
 80043ba:	4a1e      	ldr	r2, [pc, #120]	; (8004434 <MX_TIM4_Init+0x98>)
 80043bc:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 8-1;
 80043be:	4b1c      	ldr	r3, [pc, #112]	; (8004430 <MX_TIM4_Init+0x94>)
 80043c0:	2207      	movs	r2, #7
 80043c2:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80043c4:	4b1a      	ldr	r3, [pc, #104]	; (8004430 <MX_TIM4_Init+0x94>)
 80043c6:	2200      	movs	r2, #0
 80043c8:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1000-1;
 80043ca:	4b19      	ldr	r3, [pc, #100]	; (8004430 <MX_TIM4_Init+0x94>)
 80043cc:	f240 32e7 	movw	r2, #999	; 0x3e7
 80043d0:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80043d2:	4b17      	ldr	r3, [pc, #92]	; (8004430 <MX_TIM4_Init+0x94>)
 80043d4:	2200      	movs	r2, #0
 80043d6:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80043d8:	4b15      	ldr	r3, [pc, #84]	; (8004430 <MX_TIM4_Init+0x94>)
 80043da:	2200      	movs	r2, #0
 80043dc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80043de:	4814      	ldr	r0, [pc, #80]	; (8004430 <MX_TIM4_Init+0x94>)
 80043e0:	f003 f9b8 	bl	8007754 <HAL_TIM_Base_Init>
 80043e4:	4603      	mov	r3, r0
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d001      	beq.n	80043ee <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 80043ea:	f000 f8a3 	bl	8004534 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80043ee:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80043f2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80043f4:	f107 0308 	add.w	r3, r7, #8
 80043f8:	4619      	mov	r1, r3
 80043fa:	480d      	ldr	r0, [pc, #52]	; (8004430 <MX_TIM4_Init+0x94>)
 80043fc:	f003 fde6 	bl	8007fcc <HAL_TIM_ConfigClockSource>
 8004400:	4603      	mov	r3, r0
 8004402:	2b00      	cmp	r3, #0
 8004404:	d001      	beq.n	800440a <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 8004406:	f000 f895 	bl	8004534 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800440a:	2300      	movs	r3, #0
 800440c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800440e:	2300      	movs	r3, #0
 8004410:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8004412:	463b      	mov	r3, r7
 8004414:	4619      	mov	r1, r3
 8004416:	4806      	ldr	r0, [pc, #24]	; (8004430 <MX_TIM4_Init+0x94>)
 8004418:	f004 f926 	bl	8008668 <HAL_TIMEx_MasterConfigSynchronization>
 800441c:	4603      	mov	r3, r0
 800441e:	2b00      	cmp	r3, #0
 8004420:	d001      	beq.n	8004426 <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 8004422:	f000 f887 	bl	8004534 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8004426:	bf00      	nop
 8004428:	3718      	adds	r7, #24
 800442a:	46bd      	mov	sp, r7
 800442c:	bd80      	pop	{r7, pc}
 800442e:	bf00      	nop
 8004430:	20000610 	.word	0x20000610
 8004434:	40000800 	.word	0x40000800

08004438 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8004438:	b580      	push	{r7, lr}
 800443a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800443c:	4b11      	ldr	r3, [pc, #68]	; (8004484 <MX_USART1_UART_Init+0x4c>)
 800443e:	4a12      	ldr	r2, [pc, #72]	; (8004488 <MX_USART1_UART_Init+0x50>)
 8004440:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8004442:	4b10      	ldr	r3, [pc, #64]	; (8004484 <MX_USART1_UART_Init+0x4c>)
 8004444:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8004448:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800444a:	4b0e      	ldr	r3, [pc, #56]	; (8004484 <MX_USART1_UART_Init+0x4c>)
 800444c:	2200      	movs	r2, #0
 800444e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8004450:	4b0c      	ldr	r3, [pc, #48]	; (8004484 <MX_USART1_UART_Init+0x4c>)
 8004452:	2200      	movs	r2, #0
 8004454:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8004456:	4b0b      	ldr	r3, [pc, #44]	; (8004484 <MX_USART1_UART_Init+0x4c>)
 8004458:	2200      	movs	r2, #0
 800445a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800445c:	4b09      	ldr	r3, [pc, #36]	; (8004484 <MX_USART1_UART_Init+0x4c>)
 800445e:	220c      	movs	r2, #12
 8004460:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004462:	4b08      	ldr	r3, [pc, #32]	; (8004484 <MX_USART1_UART_Init+0x4c>)
 8004464:	2200      	movs	r2, #0
 8004466:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004468:	4b06      	ldr	r3, [pc, #24]	; (8004484 <MX_USART1_UART_Init+0x4c>)
 800446a:	2200      	movs	r2, #0
 800446c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800446e:	4805      	ldr	r0, [pc, #20]	; (8004484 <MX_USART1_UART_Init+0x4c>)
 8004470:	f004 f96a 	bl	8008748 <HAL_UART_Init>
 8004474:	4603      	mov	r3, r0
 8004476:	2b00      	cmp	r3, #0
 8004478:	d001      	beq.n	800447e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800447a:	f000 f85b 	bl	8004534 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800447e:	bf00      	nop
 8004480:	bd80      	pop	{r7, pc}
 8004482:	bf00      	nop
 8004484:	200006d0 	.word	0x200006d0
 8004488:	40013800 	.word	0x40013800

0800448c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800448c:	b580      	push	{r7, lr}
 800448e:	b086      	sub	sp, #24
 8004490:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004492:	f107 0308 	add.w	r3, r7, #8
 8004496:	2200      	movs	r2, #0
 8004498:	601a      	str	r2, [r3, #0]
 800449a:	605a      	str	r2, [r3, #4]
 800449c:	609a      	str	r2, [r3, #8]
 800449e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80044a0:	4b21      	ldr	r3, [pc, #132]	; (8004528 <MX_GPIO_Init+0x9c>)
 80044a2:	699b      	ldr	r3, [r3, #24]
 80044a4:	4a20      	ldr	r2, [pc, #128]	; (8004528 <MX_GPIO_Init+0x9c>)
 80044a6:	f043 0304 	orr.w	r3, r3, #4
 80044aa:	6193      	str	r3, [r2, #24]
 80044ac:	4b1e      	ldr	r3, [pc, #120]	; (8004528 <MX_GPIO_Init+0x9c>)
 80044ae:	699b      	ldr	r3, [r3, #24]
 80044b0:	f003 0304 	and.w	r3, r3, #4
 80044b4:	607b      	str	r3, [r7, #4]
 80044b6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80044b8:	4b1b      	ldr	r3, [pc, #108]	; (8004528 <MX_GPIO_Init+0x9c>)
 80044ba:	699b      	ldr	r3, [r3, #24]
 80044bc:	4a1a      	ldr	r2, [pc, #104]	; (8004528 <MX_GPIO_Init+0x9c>)
 80044be:	f043 0308 	orr.w	r3, r3, #8
 80044c2:	6193      	str	r3, [r2, #24]
 80044c4:	4b18      	ldr	r3, [pc, #96]	; (8004528 <MX_GPIO_Init+0x9c>)
 80044c6:	699b      	ldr	r3, [r3, #24]
 80044c8:	f003 0308 	and.w	r3, r3, #8
 80044cc:	603b      	str	r3, [r7, #0]
 80044ce:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, CH4_VDD_Pin|NH3_VDD_Pin, GPIO_PIN_RESET);
 80044d0:	2200      	movs	r2, #0
 80044d2:	21a0      	movs	r1, #160	; 0xa0
 80044d4:	4815      	ldr	r0, [pc, #84]	; (800452c <MX_GPIO_Init+0xa0>)
 80044d6:	f002 fa2f 	bl	8006938 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, US_TRIGGER_Pin|US_VDD_Pin|GSM_PWRKEY_Pin|GSM_VDD_Pin, GPIO_PIN_RESET);
 80044da:	2200      	movs	r2, #0
 80044dc:	f240 412a 	movw	r1, #1066	; 0x42a
 80044e0:	4813      	ldr	r0, [pc, #76]	; (8004530 <MX_GPIO_Init+0xa4>)
 80044e2:	f002 fa29 	bl	8006938 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : CH4_VDD_Pin NH3_VDD_Pin */
  GPIO_InitStruct.Pin = CH4_VDD_Pin|NH3_VDD_Pin;
 80044e6:	23a0      	movs	r3, #160	; 0xa0
 80044e8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80044ea:	2301      	movs	r3, #1
 80044ec:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044ee:	2300      	movs	r3, #0
 80044f0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80044f2:	2302      	movs	r3, #2
 80044f4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80044f6:	f107 0308 	add.w	r3, r7, #8
 80044fa:	4619      	mov	r1, r3
 80044fc:	480b      	ldr	r0, [pc, #44]	; (800452c <MX_GPIO_Init+0xa0>)
 80044fe:	f002 f897 	bl	8006630 <HAL_GPIO_Init>

  /*Configure GPIO pins : US_TRIGGER_Pin US_VDD_Pin GSM_PWRKEY_Pin GSM_VDD_Pin */
  GPIO_InitStruct.Pin = US_TRIGGER_Pin|US_VDD_Pin|GSM_PWRKEY_Pin|GSM_VDD_Pin;
 8004502:	f240 432a 	movw	r3, #1066	; 0x42a
 8004506:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004508:	2301      	movs	r3, #1
 800450a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800450c:	2300      	movs	r3, #0
 800450e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004510:	2302      	movs	r3, #2
 8004512:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004514:	f107 0308 	add.w	r3, r7, #8
 8004518:	4619      	mov	r1, r3
 800451a:	4805      	ldr	r0, [pc, #20]	; (8004530 <MX_GPIO_Init+0xa4>)
 800451c:	f002 f888 	bl	8006630 <HAL_GPIO_Init>

}
 8004520:	bf00      	nop
 8004522:	3718      	adds	r7, #24
 8004524:	46bd      	mov	sp, r7
 8004526:	bd80      	pop	{r7, pc}
 8004528:	40021000 	.word	0x40021000
 800452c:	40010800 	.word	0x40010800
 8004530:	40010c00 	.word	0x40010c00

08004534 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004534:	b480      	push	{r7}
 8004536:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004538:	b672      	cpsid	i
}
 800453a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800453c:	e7fe      	b.n	800453c <Error_Handler+0x8>
	...

08004540 <nh3Sensor_init>:




void nh3Sensor_init(ADC_HandleTypeDef *hadc)
{
 8004540:	b580      	push	{r7, lr}
 8004542:	b082      	sub	sp, #8
 8004544:	af00      	add	r7, sp, #0
 8004546:	6078      	str	r0, [r7, #4]
	//ADC
	nh3Hadc = hadc;
 8004548:	4a08      	ldr	r2, [pc, #32]	; (800456c <nh3Sensor_init+0x2c>)
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	6013      	str	r3, [r2, #0]

	//FSM
	fsmManager_init(&nh3Sensor_state, __nh3Sensor_idle);
 800454e:	2100      	movs	r1, #0
 8004550:	4807      	ldr	r0, [pc, #28]	; (8004570 <nh3Sensor_init+0x30>)
 8004552:	f7fd fb0d 	bl	8001b70 <fsmManager_init>

	//Flags
	flags_nh3Sensor.dword = 0;
 8004556:	4b07      	ldr	r3, [pc, #28]	; (8004574 <nh3Sensor_init+0x34>)
 8004558:	2200      	movs	r2, #0
 800455a:	601a      	str	r2, [r3, #0]
	flags_nh3SensorError.dword = 0;
 800455c:	4b06      	ldr	r3, [pc, #24]	; (8004578 <nh3Sensor_init+0x38>)
 800455e:	2200      	movs	r2, #0
 8004560:	601a      	str	r2, [r3, #0]
}
 8004562:	bf00      	nop
 8004564:	3708      	adds	r7, #8
 8004566:	46bd      	mov	sp, r7
 8004568:	bd80      	pop	{r7, pc}
 800456a:	bf00      	nop
 800456c:	20000548 	.word	0x20000548
 8004570:	20000550 	.word	0x20000550
 8004574:	2000055c 	.word	0x2000055c
 8004578:	20000560 	.word	0x20000560

0800457c <nh3Sensor_handler>:

void nh3Sensor_handler(void)
{
 800457c:	b580      	push	{r7, lr}
 800457e:	af00      	add	r7, sp, #0
	switch(fsmManager_getState(&nh3Sensor_state)) {
 8004580:	4833      	ldr	r0, [pc, #204]	; (8004650 <nh3Sensor_handler+0xd4>)
 8004582:	f7fd fb22 	bl	8001bca <fsmManager_getState>
 8004586:	4603      	mov	r3, r0
 8004588:	2b00      	cmp	r3, #0
 800458a:	d002      	beq.n	8004592 <nh3Sensor_handler+0x16>
 800458c:	2b01      	cmp	r3, #1
 800458e:	d028      	beq.n	80045e2 <nh3Sensor_handler+0x66>

				flags_nh3Sensor.bits.requestMeasure = 0;
			}
			break;
	}
}
 8004590:	e05c      	b.n	800464c <nh3Sensor_handler+0xd0>
			if(fsmManager_isStateIn(&nh3Sensor_state)) {
 8004592:	482f      	ldr	r0, [pc, #188]	; (8004650 <nh3Sensor_handler+0xd4>)
 8004594:	f7fd fb24 	bl	8001be0 <fsmManager_isStateIn>
 8004598:	4603      	mov	r3, r0
 800459a:	2b00      	cmp	r3, #0
 800459c:	d007      	beq.n	80045ae <nh3Sensor_handler+0x32>
				fsmManager_stateIn(&nh3Sensor_state);
 800459e:	482c      	ldr	r0, [pc, #176]	; (8004650 <nh3Sensor_handler+0xd4>)
 80045a0:	f7fd fb34 	bl	8001c0c <fsmManager_stateIn>
				flags_nh3Sensor.bits.isMeasuring = 0;
 80045a4:	4a2b      	ldr	r2, [pc, #172]	; (8004654 <nh3Sensor_handler+0xd8>)
 80045a6:	7853      	ldrb	r3, [r2, #1]
 80045a8:	f36f 03c3 	bfc	r3, #3, #1
 80045ac:	7053      	strb	r3, [r2, #1]
			if(flags_nh3Sensor.bits.requestMeasure) {
 80045ae:	4b29      	ldr	r3, [pc, #164]	; (8004654 <nh3Sensor_handler+0xd8>)
 80045b0:	781b      	ldrb	r3, [r3, #0]
 80045b2:	f003 0301 	and.w	r3, r3, #1
 80045b6:	b2db      	uxtb	r3, r3
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d008      	beq.n	80045ce <nh3Sensor_handler+0x52>
				flags_nh3Sensor.bits.isMeasuring = 1;
 80045bc:	4a25      	ldr	r2, [pc, #148]	; (8004654 <nh3Sensor_handler+0xd8>)
 80045be:	7853      	ldrb	r3, [r2, #1]
 80045c0:	f043 0308 	orr.w	r3, r3, #8
 80045c4:	7053      	strb	r3, [r2, #1]
				fsmManager_gotoState(&nh3Sensor_state,__nh3Sensor_getAmmoniac);
 80045c6:	2101      	movs	r1, #1
 80045c8:	4821      	ldr	r0, [pc, #132]	; (8004650 <nh3Sensor_handler+0xd4>)
 80045ca:	f7fd fae7 	bl	8001b9c <fsmManager_gotoState>
			if(fsmManager_isStateOut(&nh3Sensor_state)) {
 80045ce:	4820      	ldr	r0, [pc, #128]	; (8004650 <nh3Sensor_handler+0xd4>)
 80045d0:	f7fd fb11 	bl	8001bf6 <fsmManager_isStateOut>
 80045d4:	4603      	mov	r3, r0
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d035      	beq.n	8004646 <nh3Sensor_handler+0xca>
				fsmManager_stateOut(&nh3Sensor_state);
 80045da:	481d      	ldr	r0, [pc, #116]	; (8004650 <nh3Sensor_handler+0xd4>)
 80045dc:	f7fd fb25 	bl	8001c2a <fsmManager_stateOut>
			break;
 80045e0:	e031      	b.n	8004646 <nh3Sensor_handler+0xca>
			if(fsmManager_isStateIn(&nh3Sensor_state)) {
 80045e2:	481b      	ldr	r0, [pc, #108]	; (8004650 <nh3Sensor_handler+0xd4>)
 80045e4:	f7fd fafc 	bl	8001be0 <fsmManager_isStateIn>
 80045e8:	4603      	mov	r3, r0
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d004      	beq.n	80045f8 <nh3Sensor_handler+0x7c>
				fsmManager_stateIn(&nh3Sensor_state);
 80045ee:	4818      	ldr	r0, [pc, #96]	; (8004650 <nh3Sensor_handler+0xd4>)
 80045f0:	f7fd fb0c 	bl	8001c0c <fsmManager_stateIn>
				nh3_adcStart();
 80045f4:	f000 f87e 	bl	80046f4 <nh3_adcStart>
			nh3Ppm = (float)nh3_adcGetValue();
 80045f8:	f000 f890 	bl	800471c <nh3_adcGetValue>
 80045fc:	4603      	mov	r3, r0
 80045fe:	4618      	mov	r0, r3
 8004600:	f7fc fa7a 	bl	8000af8 <__aeabi_ui2f>
 8004604:	4603      	mov	r3, r0
 8004606:	4a14      	ldr	r2, [pc, #80]	; (8004658 <nh3Sensor_handler+0xdc>)
 8004608:	6013      	str	r3, [r2, #0]
			if(nh3SensorCallback != NULL) {
 800460a:	4b14      	ldr	r3, [pc, #80]	; (800465c <nh3Sensor_handler+0xe0>)
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	2b00      	cmp	r3, #0
 8004610:	d004      	beq.n	800461c <nh3Sensor_handler+0xa0>
				nh3SensorCallback(__nh3SensorEvent_okMeasuring, (float *) &nh3Ppm);
 8004612:	4b12      	ldr	r3, [pc, #72]	; (800465c <nh3Sensor_handler+0xe0>)
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	4910      	ldr	r1, [pc, #64]	; (8004658 <nh3Sensor_handler+0xdc>)
 8004618:	2000      	movs	r0, #0
 800461a:	4798      	blx	r3
			fsmManager_gotoState(&nh3Sensor_state,__nh3Sensor_idle);
 800461c:	2100      	movs	r1, #0
 800461e:	480c      	ldr	r0, [pc, #48]	; (8004650 <nh3Sensor_handler+0xd4>)
 8004620:	f7fd fabc 	bl	8001b9c <fsmManager_gotoState>
			if(fsmManager_isStateOut(&nh3Sensor_state)) {
 8004624:	480a      	ldr	r0, [pc, #40]	; (8004650 <nh3Sensor_handler+0xd4>)
 8004626:	f7fd fae6 	bl	8001bf6 <fsmManager_isStateOut>
 800462a:	4603      	mov	r3, r0
 800462c:	2b00      	cmp	r3, #0
 800462e:	d00c      	beq.n	800464a <nh3Sensor_handler+0xce>
				fsmManager_stateOut(&nh3Sensor_state);
 8004630:	4807      	ldr	r0, [pc, #28]	; (8004650 <nh3Sensor_handler+0xd4>)
 8004632:	f7fd fafa 	bl	8001c2a <fsmManager_stateOut>
				nh3_adcStop();
 8004636:	f000 f87d 	bl	8004734 <nh3_adcStop>
				flags_nh3Sensor.bits.requestMeasure = 0;
 800463a:	4a06      	ldr	r2, [pc, #24]	; (8004654 <nh3Sensor_handler+0xd8>)
 800463c:	7813      	ldrb	r3, [r2, #0]
 800463e:	f36f 0300 	bfc	r3, #0, #1
 8004642:	7013      	strb	r3, [r2, #0]
			break;
 8004644:	e001      	b.n	800464a <nh3Sensor_handler+0xce>
			break;
 8004646:	bf00      	nop
 8004648:	e000      	b.n	800464c <nh3Sensor_handler+0xd0>
			break;
 800464a:	bf00      	nop
}
 800464c:	bf00      	nop
 800464e:	bd80      	pop	{r7, pc}
 8004650:	20000550 	.word	0x20000550
 8004654:	2000055c 	.word	0x2000055c
 8004658:	2000054c 	.word	0x2000054c
 800465c:	20000564 	.word	0x20000564

08004660 <nh3Sensor_measure>:

void nh3Sensor_measure(void)
{
 8004660:	b480      	push	{r7}
 8004662:	af00      	add	r7, sp, #0
	flags_nh3Sensor.bits.requestMeasure = 1;
 8004664:	4a04      	ldr	r2, [pc, #16]	; (8004678 <nh3Sensor_measure+0x18>)
 8004666:	7813      	ldrb	r3, [r2, #0]
 8004668:	f043 0301 	orr.w	r3, r3, #1
 800466c:	7013      	strb	r3, [r2, #0]
}
 800466e:	bf00      	nop
 8004670:	46bd      	mov	sp, r7
 8004672:	bc80      	pop	{r7}
 8004674:	4770      	bx	lr
 8004676:	bf00      	nop
 8004678:	2000055c 	.word	0x2000055c

0800467c <nh3Sensor_setCallback>:
{
	return flags_nh3Sensor.bits.isMeasuring;
}

void nh3Sensor_setCallback(void (*cb)(_nh3Sensor_event, void*))
{
 800467c:	b480      	push	{r7}
 800467e:	b083      	sub	sp, #12
 8004680:	af00      	add	r7, sp, #0
 8004682:	6078      	str	r0, [r7, #4]
	nh3SensorCallback = cb;
 8004684:	4a03      	ldr	r2, [pc, #12]	; (8004694 <nh3Sensor_setCallback+0x18>)
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	6013      	str	r3, [r2, #0]
}
 800468a:	bf00      	nop
 800468c:	370c      	adds	r7, #12
 800468e:	46bd      	mov	sp, r7
 8004690:	bc80      	pop	{r7}
 8004692:	4770      	bx	lr
 8004694:	20000564 	.word	0x20000564

08004698 <nh3Sensor_powerOn>:

void nh3Sensor_powerOn(void)
{
 8004698:	b580      	push	{r7, lr}
 800469a:	af00      	add	r7, sp, #0
	pinNh3Vdd_write(1);
 800469c:	2001      	movs	r0, #1
 800469e:	f000 f855 	bl	800474c <pinNh3Vdd_write>
}
 80046a2:	bf00      	nop
 80046a4:	bd80      	pop	{r7, pc}

080046a6 <nh3Sensor_powerOff>:

void nh3Sensor_powerOff(void)
{
 80046a6:	b580      	push	{r7, lr}
 80046a8:	af00      	add	r7, sp, #0
	pinNh3Vdd_write(0);
 80046aa:	2000      	movs	r0, #0
 80046ac:	f000 f84e 	bl	800474c <pinNh3Vdd_write>
}
 80046b0:	bf00      	nop
 80046b2:	bd80      	pop	{r7, pc}

080046b4 <ADC_Select_CHNh3>:



static void ADC_Select_CHNh3(void)
{
 80046b4:	b580      	push	{r7, lr}
 80046b6:	b084      	sub	sp, #16
 80046b8:	af00      	add	r7, sp, #0
	ADC_ChannelConfTypeDef sConfig = {0};
 80046ba:	1d3b      	adds	r3, r7, #4
 80046bc:	2200      	movs	r2, #0
 80046be:	601a      	str	r2, [r3, #0]
 80046c0:	605a      	str	r2, [r3, #4]
 80046c2:	609a      	str	r2, [r3, #8]

	sConfig.Channel = ADC_CHANNEL_6;
 80046c4:	2306      	movs	r3, #6
 80046c6:	607b      	str	r3, [r7, #4]
	sConfig.Rank = 1;
 80046c8:	2301      	movs	r3, #1
 80046ca:	60bb      	str	r3, [r7, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_7CYCLES_5;
 80046cc:	2301      	movs	r3, #1
 80046ce:	60fb      	str	r3, [r7, #12]
	if(HAL_ADC_ConfigChannel(nh3Hadc, &sConfig) != HAL_OK) {
 80046d0:	4b07      	ldr	r3, [pc, #28]	; (80046f0 <ADC_Select_CHNh3+0x3c>)
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	1d3a      	adds	r2, r7, #4
 80046d6:	4611      	mov	r1, r2
 80046d8:	4618      	mov	r0, r3
 80046da:	f001 fc57 	bl	8005f8c <HAL_ADC_ConfigChannel>
 80046de:	4603      	mov	r3, r0
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d001      	beq.n	80046e8 <ADC_Select_CHNh3+0x34>
		Error_Handler();
 80046e4:	f7ff ff26 	bl	8004534 <Error_Handler>
	}
}
 80046e8:	bf00      	nop
 80046ea:	3710      	adds	r7, #16
 80046ec:	46bd      	mov	sp, r7
 80046ee:	bd80      	pop	{r7, pc}
 80046f0:	20000548 	.word	0x20000548

080046f4 <nh3_adcStart>:

static void nh3_adcStart(void)
{
 80046f4:	b580      	push	{r7, lr}
 80046f6:	af00      	add	r7, sp, #0
	ADC_Select_CHNh3();
 80046f8:	f7ff ffdc 	bl	80046b4 <ADC_Select_CHNh3>
	HAL_ADC_Start(nh3Hadc);
 80046fc:	4b06      	ldr	r3, [pc, #24]	; (8004718 <nh3_adcStart+0x24>)
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	4618      	mov	r0, r3
 8004702:	f001 fa57 	bl	8005bb4 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(nh3Hadc, 100);
 8004706:	4b04      	ldr	r3, [pc, #16]	; (8004718 <nh3_adcStart+0x24>)
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	2164      	movs	r1, #100	; 0x64
 800470c:	4618      	mov	r0, r3
 800470e:	f001 fb2b 	bl	8005d68 <HAL_ADC_PollForConversion>
}
 8004712:	bf00      	nop
 8004714:	bd80      	pop	{r7, pc}
 8004716:	bf00      	nop
 8004718:	20000548 	.word	0x20000548

0800471c <nh3_adcGetValue>:

static uint32_t nh3_adcGetValue(void)
{
 800471c:	b580      	push	{r7, lr}
 800471e:	af00      	add	r7, sp, #0
	return HAL_ADC_GetValue(nh3Hadc);
 8004720:	4b03      	ldr	r3, [pc, #12]	; (8004730 <nh3_adcGetValue+0x14>)
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	4618      	mov	r0, r3
 8004726:	f001 fc25 	bl	8005f74 <HAL_ADC_GetValue>
 800472a:	4603      	mov	r3, r0
}
 800472c:	4618      	mov	r0, r3
 800472e:	bd80      	pop	{r7, pc}
 8004730:	20000548 	.word	0x20000548

08004734 <nh3_adcStop>:

static void nh3_adcStop(void)
{
 8004734:	b580      	push	{r7, lr}
 8004736:	af00      	add	r7, sp, #0
	HAL_ADC_Stop(nh3Hadc);
 8004738:	4b03      	ldr	r3, [pc, #12]	; (8004748 <nh3_adcStop+0x14>)
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	4618      	mov	r0, r3
 800473e:	f001 fae7 	bl	8005d10 <HAL_ADC_Stop>
}
 8004742:	bf00      	nop
 8004744:	bd80      	pop	{r7, pc}
 8004746:	bf00      	nop
 8004748:	20000548 	.word	0x20000548

0800474c <pinNh3Vdd_write>:

static void pinNh3Vdd_write(uint8_t state)
{
 800474c:	b580      	push	{r7, lr}
 800474e:	b082      	sub	sp, #8
 8004750:	af00      	add	r7, sp, #0
 8004752:	4603      	mov	r3, r0
 8004754:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(NH3_SENSOR_VDD_PORT, NH3_SENSOR_VDD_PIN, state);
 8004756:	79fb      	ldrb	r3, [r7, #7]
 8004758:	461a      	mov	r2, r3
 800475a:	2180      	movs	r1, #128	; 0x80
 800475c:	4803      	ldr	r0, [pc, #12]	; (800476c <pinNh3Vdd_write+0x20>)
 800475e:	f002 f8eb 	bl	8006938 <HAL_GPIO_WritePin>
}
 8004762:	bf00      	nop
 8004764:	3708      	adds	r7, #8
 8004766:	46bd      	mov	sp, r7
 8004768:	bd80      	pop	{r7, pc}
 800476a:	bf00      	nop
 800476c:	40010800 	.word	0x40010800

08004770 <nvm_init>:




void nvm_init(RTC_HandleTypeDef *hrtc)
{
 8004770:	b480      	push	{r7}
 8004772:	b083      	sub	sp, #12
 8004774:	af00      	add	r7, sp, #0
 8004776:	6078      	str	r0, [r7, #4]
	//RTC
	nvmHrtc = hrtc;
 8004778:	4a03      	ldr	r2, [pc, #12]	; (8004788 <nvm_init+0x18>)
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	6013      	str	r3, [r2, #0]
}
 800477e:	bf00      	nop
 8004780:	370c      	adds	r7, #12
 8004782:	46bd      	mov	sp, r7
 8004784:	bc80      	pop	{r7}
 8004786:	4770      	bx	lr
 8004788:	20000568 	.word	0x20000568

0800478c <nvm_readWord>:

uint32_t nvm_readWord(uint32_t nReg)
{
 800478c:	b580      	push	{r7, lr}
 800478e:	b082      	sub	sp, #8
 8004790:	af00      	add	r7, sp, #0
 8004792:	6078      	str	r0, [r7, #4]
	return RTC_Read_BackupRegister(nReg);
 8004794:	6878      	ldr	r0, [r7, #4]
 8004796:	f000 f813 	bl	80047c0 <RTC_Read_BackupRegister>
 800479a:	4603      	mov	r3, r0
}
 800479c:	4618      	mov	r0, r3
 800479e:	3708      	adds	r7, #8
 80047a0:	46bd      	mov	sp, r7
 80047a2:	bd80      	pop	{r7, pc}

080047a4 <nvm_writeWord>:

	return (wData & (1 << pos)) >> pos;
}

void nvm_writeWord(uint32_t nReg, uint32_t wData)
{
 80047a4:	b580      	push	{r7, lr}
 80047a6:	b082      	sub	sp, #8
 80047a8:	af00      	add	r7, sp, #0
 80047aa:	6078      	str	r0, [r7, #4]
 80047ac:	6039      	str	r1, [r7, #0]
	RTC_WriteWord_BackupRegister(nReg, wData);
 80047ae:	6839      	ldr	r1, [r7, #0]
 80047b0:	6878      	ldr	r0, [r7, #4]
 80047b2:	f000 f817 	bl	80047e4 <RTC_WriteWord_BackupRegister>
}
 80047b6:	bf00      	nop
 80047b8:	3708      	adds	r7, #8
 80047ba:	46bd      	mov	sp, r7
 80047bc:	bd80      	pop	{r7, pc}
	...

080047c0 <RTC_Read_BackupRegister>:




static uint32_t RTC_Read_BackupRegister(uint32_t backupRegister)
{
 80047c0:	b580      	push	{r7, lr}
 80047c2:	b082      	sub	sp, #8
 80047c4:	af00      	add	r7, sp, #0
 80047c6:	6078      	str	r0, [r7, #4]
    return HAL_RTCEx_BKUPRead(nvmHrtc, backupRegister);
 80047c8:	4b05      	ldr	r3, [pc, #20]	; (80047e0 <RTC_Read_BackupRegister+0x20>)
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	6879      	ldr	r1, [r7, #4]
 80047ce:	4618      	mov	r0, r3
 80047d0:	f002 ffa4 	bl	800771c <HAL_RTCEx_BKUPRead>
 80047d4:	4603      	mov	r3, r0
}
 80047d6:	4618      	mov	r0, r3
 80047d8:	3708      	adds	r7, #8
 80047da:	46bd      	mov	sp, r7
 80047dc:	bd80      	pop	{r7, pc}
 80047de:	bf00      	nop
 80047e0:	20000568 	.word	0x20000568

080047e4 <RTC_WriteWord_BackupRegister>:

static void RTC_WriteWord_BackupRegister(uint32_t backupRegister, uint32_t wData)
{
 80047e4:	b580      	push	{r7, lr}
 80047e6:	b082      	sub	sp, #8
 80047e8:	af00      	add	r7, sp, #0
 80047ea:	6078      	str	r0, [r7, #4]
 80047ec:	6039      	str	r1, [r7, #0]
    HAL_PWR_EnableBkUpAccess();
 80047ee:	f002 f8bb 	bl	8006968 <HAL_PWR_EnableBkUpAccess>
    HAL_RTCEx_BKUPWrite(nvmHrtc, backupRegister, (uint16_t) wData);
 80047f2:	4b07      	ldr	r3, [pc, #28]	; (8004810 <RTC_WriteWord_BackupRegister+0x2c>)
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	683a      	ldr	r2, [r7, #0]
 80047f8:	b292      	uxth	r2, r2
 80047fa:	6879      	ldr	r1, [r7, #4]
 80047fc:	4618      	mov	r0, r3
 80047fe:	f002 ff73 	bl	80076e8 <HAL_RTCEx_BKUPWrite>
    HAL_PWR_DisableBkUpAccess();
 8004802:	f002 f8bd 	bl	8006980 <HAL_PWR_DisableBkUpAccess>
}
 8004806:	bf00      	nop
 8004808:	3708      	adds	r7, #8
 800480a:	46bd      	mov	sp, r7
 800480c:	bd80      	pop	{r7, pc}
 800480e:	bf00      	nop
 8004810:	20000568 	.word	0x20000568

08004814 <softTimer_init>:




void softTimer_init(TIM_HandleTypeDef *htim)
{
 8004814:	b580      	push	{r7, lr}
 8004816:	b082      	sub	sp, #8
 8004818:	af00      	add	r7, sp, #0
 800481a:	6078      	str	r0, [r7, #4]
	timerHtim = htim;
 800481c:	4a04      	ldr	r2, [pc, #16]	; (8004830 <softTimer_init+0x1c>)
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	6013      	str	r3, [r2, #0]
	HAL_TIM_Base_Start_IT(htim);
 8004822:	6878      	ldr	r0, [r7, #4]
 8004824:	f002 ffe6 	bl	80077f4 <HAL_TIM_Base_Start_IT>
}
 8004828:	bf00      	nop
 800482a:	3708      	adds	r7, #8
 800482c:	46bd      	mov	sp, r7
 800482e:	bd80      	pop	{r7, pc}
 8004830:	2000056c 	.word	0x2000056c

08004834 <softTimer_start>:

void softTimer_start(SoftTimer_t* timer, uint32_t interval)
{
 8004834:	b580      	push	{r7, lr}
 8004836:	b082      	sub	sp, #8
 8004838:	af00      	add	r7, sp, #0
 800483a:	6078      	str	r0, [r7, #4]
 800483c:	6039      	str	r1, [r7, #0]
	timer->state = state_running;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	2200      	movs	r2, #0
 8004842:	721a      	strb	r2, [r3, #8]
	timer->start = softTimer_getTicks();
 8004844:	f000 f858 	bl	80048f8 <softTimer_getTicks>
 8004848:	4602      	mov	r2, r0
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	601a      	str	r2, [r3, #0]
	timer->interval = interval;
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	683a      	ldr	r2, [r7, #0]
 8004852:	605a      	str	r2, [r3, #4]
}
 8004854:	bf00      	nop
 8004856:	3708      	adds	r7, #8
 8004858:	46bd      	mov	sp, r7
 800485a:	bd80      	pop	{r7, pc}

0800485c <softTimer_expired>:

uint8_t softTimer_expired(SoftTimer_t* timer)
{
 800485c:	b480      	push	{r7}
 800485e:	b085      	sub	sp, #20
 8004860:	af00      	add	r7, sp, #0
 8004862:	6078      	str	r0, [r7, #4]
	uint8_t ret = 0;
 8004864:	2300      	movs	r3, #0
 8004866:	73fb      	strb	r3, [r7, #15]

	if(timer->state == state_running) {
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	7a1b      	ldrb	r3, [r3, #8]
 800486c:	2b00      	cmp	r3, #0
 800486e:	d121      	bne.n	80048b4 <softTimer_expired+0x58>
		if(systemTicks >= timer->start)
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681a      	ldr	r2, [r3, #0]
 8004874:	4b12      	ldr	r3, [pc, #72]	; (80048c0 <softTimer_expired+0x64>)
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	429a      	cmp	r2, r3
 800487a:	d80d      	bhi.n	8004898 <softTimer_expired+0x3c>
			ret = ((systemTicks - timer->start) > timer->interval) ? 1 : 0;
 800487c:	4b10      	ldr	r3, [pc, #64]	; (80048c0 <softTimer_expired+0x64>)
 800487e:	681a      	ldr	r2, [r3, #0]
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	1ad2      	subs	r2, r2, r3
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	685b      	ldr	r3, [r3, #4]
 800488a:	429a      	cmp	r2, r3
 800488c:	bf8c      	ite	hi
 800488e:	2301      	movhi	r3, #1
 8004890:	2300      	movls	r3, #0
 8004892:	b2db      	uxtb	r3, r3
 8004894:	73fb      	strb	r3, [r7, #15]
 8004896:	e00d      	b.n	80048b4 <softTimer_expired+0x58>
		else
			ret = (((0xFFFFFFFF - timer->start)+systemTicks) > timer->interval) ? 1 : 0;
 8004898:	4b09      	ldr	r3, [pc, #36]	; (80048c0 <softTimer_expired+0x64>)
 800489a:	681a      	ldr	r2, [r3, #0]
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	1ad3      	subs	r3, r2, r3
 80048a2:	1e5a      	subs	r2, r3, #1
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	685b      	ldr	r3, [r3, #4]
 80048a8:	429a      	cmp	r2, r3
 80048aa:	bf8c      	ite	hi
 80048ac:	2301      	movhi	r3, #1
 80048ae:	2300      	movls	r3, #0
 80048b0:	b2db      	uxtb	r3, r3
 80048b2:	73fb      	strb	r3, [r7, #15]
	}

	return ret;
 80048b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80048b6:	4618      	mov	r0, r3
 80048b8:	3714      	adds	r7, #20
 80048ba:	46bd      	mov	sp, r7
 80048bc:	bc80      	pop	{r7}
 80048be:	4770      	bx	lr
 80048c0:	20000570 	.word	0x20000570

080048c4 <softTimer_stop>:

void softTimer_stop(SoftTimer_t* timer)
{
 80048c4:	b480      	push	{r7}
 80048c6:	b083      	sub	sp, #12
 80048c8:	af00      	add	r7, sp, #0
 80048ca:	6078      	str	r0, [r7, #4]
	timer->state = state_stopped;
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	2201      	movs	r2, #1
 80048d0:	721a      	strb	r2, [r3, #8]
}
 80048d2:	bf00      	nop
 80048d4:	370c      	adds	r7, #12
 80048d6:	46bd      	mov	sp, r7
 80048d8:	bc80      	pop	{r7}
 80048da:	4770      	bx	lr

080048dc <softTimer_handler>:

void softTimer_handler(void)
{
 80048dc:	b480      	push	{r7}
 80048de:	af00      	add	r7, sp, #0
	systemTicks++;
 80048e0:	4b04      	ldr	r3, [pc, #16]	; (80048f4 <softTimer_handler+0x18>)
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	3301      	adds	r3, #1
 80048e6:	4a03      	ldr	r2, [pc, #12]	; (80048f4 <softTimer_handler+0x18>)
 80048e8:	6013      	str	r3, [r2, #0]
}
 80048ea:	bf00      	nop
 80048ec:	46bd      	mov	sp, r7
 80048ee:	bc80      	pop	{r7}
 80048f0:	4770      	bx	lr
 80048f2:	bf00      	nop
 80048f4:	20000570 	.word	0x20000570

080048f8 <softTimer_getTicks>:

uint32_t softTimer_getTicks(void)
{
 80048f8:	b480      	push	{r7}
 80048fa:	af00      	add	r7, sp, #0
	return systemTicks;
 80048fc:	4b02      	ldr	r3, [pc, #8]	; (8004908 <softTimer_getTicks+0x10>)
 80048fe:	681b      	ldr	r3, [r3, #0]
}
 8004900:	4618      	mov	r0, r3
 8004902:	46bd      	mov	sp, r7
 8004904:	bc80      	pop	{r7}
 8004906:	4770      	bx	lr
 8004908:	20000570 	.word	0x20000570

0800490c <softTimer_periodElapsedCallback>:




void softTimer_periodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800490c:	b580      	push	{r7, lr}
 800490e:	b082      	sub	sp, #8
 8004910:	af00      	add	r7, sp, #0
 8004912:	6078      	str	r0, [r7, #4]
	if(htim->Instance == timerHtim->Instance) {
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681a      	ldr	r2, [r3, #0]
 8004918:	4b05      	ldr	r3, [pc, #20]	; (8004930 <softTimer_periodElapsedCallback+0x24>)
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	429a      	cmp	r2, r3
 8004920:	d101      	bne.n	8004926 <softTimer_periodElapsedCallback+0x1a>
		softTimer_handler();
 8004922:	f7ff ffdb 	bl	80048dc <softTimer_handler>
	}
}
 8004926:	bf00      	nop
 8004928:	3708      	adds	r7, #8
 800492a:	46bd      	mov	sp, r7
 800492c:	bd80      	pop	{r7, pc}
 800492e:	bf00      	nop
 8004930:	2000056c 	.word	0x2000056c

08004934 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004934:	b480      	push	{r7}
 8004936:	b085      	sub	sp, #20
 8004938:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800493a:	4b15      	ldr	r3, [pc, #84]	; (8004990 <HAL_MspInit+0x5c>)
 800493c:	699b      	ldr	r3, [r3, #24]
 800493e:	4a14      	ldr	r2, [pc, #80]	; (8004990 <HAL_MspInit+0x5c>)
 8004940:	f043 0301 	orr.w	r3, r3, #1
 8004944:	6193      	str	r3, [r2, #24]
 8004946:	4b12      	ldr	r3, [pc, #72]	; (8004990 <HAL_MspInit+0x5c>)
 8004948:	699b      	ldr	r3, [r3, #24]
 800494a:	f003 0301 	and.w	r3, r3, #1
 800494e:	60bb      	str	r3, [r7, #8]
 8004950:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004952:	4b0f      	ldr	r3, [pc, #60]	; (8004990 <HAL_MspInit+0x5c>)
 8004954:	69db      	ldr	r3, [r3, #28]
 8004956:	4a0e      	ldr	r2, [pc, #56]	; (8004990 <HAL_MspInit+0x5c>)
 8004958:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800495c:	61d3      	str	r3, [r2, #28]
 800495e:	4b0c      	ldr	r3, [pc, #48]	; (8004990 <HAL_MspInit+0x5c>)
 8004960:	69db      	ldr	r3, [r3, #28]
 8004962:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004966:	607b      	str	r3, [r7, #4]
 8004968:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 800496a:	4b0a      	ldr	r3, [pc, #40]	; (8004994 <HAL_MspInit+0x60>)
 800496c:	685b      	ldr	r3, [r3, #4]
 800496e:	60fb      	str	r3, [r7, #12]
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8004976:	60fb      	str	r3, [r7, #12]
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800497e:	60fb      	str	r3, [r7, #12]
 8004980:	4a04      	ldr	r2, [pc, #16]	; (8004994 <HAL_MspInit+0x60>)
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004986:	bf00      	nop
 8004988:	3714      	adds	r7, #20
 800498a:	46bd      	mov	sp, r7
 800498c:	bc80      	pop	{r7}
 800498e:	4770      	bx	lr
 8004990:	40021000 	.word	0x40021000
 8004994:	40010000 	.word	0x40010000

08004998 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004998:	b580      	push	{r7, lr}
 800499a:	b088      	sub	sp, #32
 800499c:	af00      	add	r7, sp, #0
 800499e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80049a0:	f107 0310 	add.w	r3, r7, #16
 80049a4:	2200      	movs	r2, #0
 80049a6:	601a      	str	r2, [r3, #0]
 80049a8:	605a      	str	r2, [r3, #4]
 80049aa:	609a      	str	r2, [r3, #8]
 80049ac:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	4a14      	ldr	r2, [pc, #80]	; (8004a04 <HAL_ADC_MspInit+0x6c>)
 80049b4:	4293      	cmp	r3, r2
 80049b6:	d121      	bne.n	80049fc <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80049b8:	4b13      	ldr	r3, [pc, #76]	; (8004a08 <HAL_ADC_MspInit+0x70>)
 80049ba:	699b      	ldr	r3, [r3, #24]
 80049bc:	4a12      	ldr	r2, [pc, #72]	; (8004a08 <HAL_ADC_MspInit+0x70>)
 80049be:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80049c2:	6193      	str	r3, [r2, #24]
 80049c4:	4b10      	ldr	r3, [pc, #64]	; (8004a08 <HAL_ADC_MspInit+0x70>)
 80049c6:	699b      	ldr	r3, [r3, #24]
 80049c8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80049cc:	60fb      	str	r3, [r7, #12]
 80049ce:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80049d0:	4b0d      	ldr	r3, [pc, #52]	; (8004a08 <HAL_ADC_MspInit+0x70>)
 80049d2:	699b      	ldr	r3, [r3, #24]
 80049d4:	4a0c      	ldr	r2, [pc, #48]	; (8004a08 <HAL_ADC_MspInit+0x70>)
 80049d6:	f043 0304 	orr.w	r3, r3, #4
 80049da:	6193      	str	r3, [r2, #24]
 80049dc:	4b0a      	ldr	r3, [pc, #40]	; (8004a08 <HAL_ADC_MspInit+0x70>)
 80049de:	699b      	ldr	r3, [r3, #24]
 80049e0:	f003 0304 	and.w	r3, r3, #4
 80049e4:	60bb      	str	r3, [r7, #8]
 80049e6:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_IN4
    PA6     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = CH4_ADC_Pin|NH3_ADC_Pin;
 80049e8:	2350      	movs	r3, #80	; 0x50
 80049ea:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80049ec:	2303      	movs	r3, #3
 80049ee:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80049f0:	f107 0310 	add.w	r3, r7, #16
 80049f4:	4619      	mov	r1, r3
 80049f6:	4805      	ldr	r0, [pc, #20]	; (8004a0c <HAL_ADC_MspInit+0x74>)
 80049f8:	f001 fe1a 	bl	8006630 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80049fc:	bf00      	nop
 80049fe:	3720      	adds	r7, #32
 8004a00:	46bd      	mov	sp, r7
 8004a02:	bd80      	pop	{r7, pc}
 8004a04:	40012400 	.word	0x40012400
 8004a08:	40021000 	.word	0x40021000
 8004a0c:	40010800 	.word	0x40010800

08004a10 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8004a10:	b580      	push	{r7, lr}
 8004a12:	b084      	sub	sp, #16
 8004a14:	af00      	add	r7, sp, #0
 8004a16:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	4a0b      	ldr	r2, [pc, #44]	; (8004a4c <HAL_RTC_MspInit+0x3c>)
 8004a1e:	4293      	cmp	r3, r2
 8004a20:	d110      	bne.n	8004a44 <HAL_RTC_MspInit+0x34>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 8004a22:	f001 ffa1 	bl	8006968 <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 8004a26:	4b0a      	ldr	r3, [pc, #40]	; (8004a50 <HAL_RTC_MspInit+0x40>)
 8004a28:	69db      	ldr	r3, [r3, #28]
 8004a2a:	4a09      	ldr	r2, [pc, #36]	; (8004a50 <HAL_RTC_MspInit+0x40>)
 8004a2c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8004a30:	61d3      	str	r3, [r2, #28]
 8004a32:	4b07      	ldr	r3, [pc, #28]	; (8004a50 <HAL_RTC_MspInit+0x40>)
 8004a34:	69db      	ldr	r3, [r3, #28]
 8004a36:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004a3a:	60fb      	str	r3, [r7, #12]
 8004a3c:	68fb      	ldr	r3, [r7, #12]
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8004a3e:	4b05      	ldr	r3, [pc, #20]	; (8004a54 <HAL_RTC_MspInit+0x44>)
 8004a40:	2201      	movs	r2, #1
 8004a42:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8004a44:	bf00      	nop
 8004a46:	3710      	adds	r7, #16
 8004a48:	46bd      	mov	sp, r7
 8004a4a:	bd80      	pop	{r7, pc}
 8004a4c:	40002800 	.word	0x40002800
 8004a50:	40021000 	.word	0x40021000
 8004a54:	4242043c 	.word	0x4242043c

08004a58 <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8004a58:	b580      	push	{r7, lr}
 8004a5a:	b088      	sub	sp, #32
 8004a5c:	af00      	add	r7, sp, #0
 8004a5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a60:	f107 0310 	add.w	r3, r7, #16
 8004a64:	2200      	movs	r2, #0
 8004a66:	601a      	str	r2, [r3, #0]
 8004a68:	605a      	str	r2, [r3, #4]
 8004a6a:	609a      	str	r2, [r3, #8]
 8004a6c:	60da      	str	r2, [r3, #12]
  if(htim_ic->Instance==TIM3)
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	4a19      	ldr	r2, [pc, #100]	; (8004ad8 <HAL_TIM_IC_MspInit+0x80>)
 8004a74:	4293      	cmp	r3, r2
 8004a76:	d12b      	bne.n	8004ad0 <HAL_TIM_IC_MspInit+0x78>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004a78:	4b18      	ldr	r3, [pc, #96]	; (8004adc <HAL_TIM_IC_MspInit+0x84>)
 8004a7a:	69db      	ldr	r3, [r3, #28]
 8004a7c:	4a17      	ldr	r2, [pc, #92]	; (8004adc <HAL_TIM_IC_MspInit+0x84>)
 8004a7e:	f043 0302 	orr.w	r3, r3, #2
 8004a82:	61d3      	str	r3, [r2, #28]
 8004a84:	4b15      	ldr	r3, [pc, #84]	; (8004adc <HAL_TIM_IC_MspInit+0x84>)
 8004a86:	69db      	ldr	r3, [r3, #28]
 8004a88:	f003 0302 	and.w	r3, r3, #2
 8004a8c:	60fb      	str	r3, [r7, #12]
 8004a8e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004a90:	4b12      	ldr	r3, [pc, #72]	; (8004adc <HAL_TIM_IC_MspInit+0x84>)
 8004a92:	699b      	ldr	r3, [r3, #24]
 8004a94:	4a11      	ldr	r2, [pc, #68]	; (8004adc <HAL_TIM_IC_MspInit+0x84>)
 8004a96:	f043 0308 	orr.w	r3, r3, #8
 8004a9a:	6193      	str	r3, [r2, #24]
 8004a9c:	4b0f      	ldr	r3, [pc, #60]	; (8004adc <HAL_TIM_IC_MspInit+0x84>)
 8004a9e:	699b      	ldr	r3, [r3, #24]
 8004aa0:	f003 0308 	and.w	r3, r3, #8
 8004aa4:	60bb      	str	r3, [r7, #8]
 8004aa6:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB0     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = US_ECHO_Pin;
 8004aa8:	2301      	movs	r3, #1
 8004aaa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004aac:	2300      	movs	r3, #0
 8004aae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ab0:	2300      	movs	r3, #0
 8004ab2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(US_ECHO_GPIO_Port, &GPIO_InitStruct);
 8004ab4:	f107 0310 	add.w	r3, r7, #16
 8004ab8:	4619      	mov	r1, r3
 8004aba:	4809      	ldr	r0, [pc, #36]	; (8004ae0 <HAL_TIM_IC_MspInit+0x88>)
 8004abc:	f001 fdb8 	bl	8006630 <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8004ac0:	2200      	movs	r2, #0
 8004ac2:	2100      	movs	r1, #0
 8004ac4:	201d      	movs	r0, #29
 8004ac6:	f001 fccc 	bl	8006462 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8004aca:	201d      	movs	r0, #29
 8004acc:	f001 fce5 	bl	800649a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8004ad0:	bf00      	nop
 8004ad2:	3720      	adds	r7, #32
 8004ad4:	46bd      	mov	sp, r7
 8004ad6:	bd80      	pop	{r7, pc}
 8004ad8:	40000400 	.word	0x40000400
 8004adc:	40021000 	.word	0x40021000
 8004ae0:	40010c00 	.word	0x40010c00

08004ae4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004ae4:	b580      	push	{r7, lr}
 8004ae6:	b084      	sub	sp, #16
 8004ae8:	af00      	add	r7, sp, #0
 8004aea:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	4a0d      	ldr	r2, [pc, #52]	; (8004b28 <HAL_TIM_Base_MspInit+0x44>)
 8004af2:	4293      	cmp	r3, r2
 8004af4:	d113      	bne.n	8004b1e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8004af6:	4b0d      	ldr	r3, [pc, #52]	; (8004b2c <HAL_TIM_Base_MspInit+0x48>)
 8004af8:	69db      	ldr	r3, [r3, #28]
 8004afa:	4a0c      	ldr	r2, [pc, #48]	; (8004b2c <HAL_TIM_Base_MspInit+0x48>)
 8004afc:	f043 0304 	orr.w	r3, r3, #4
 8004b00:	61d3      	str	r3, [r2, #28]
 8004b02:	4b0a      	ldr	r3, [pc, #40]	; (8004b2c <HAL_TIM_Base_MspInit+0x48>)
 8004b04:	69db      	ldr	r3, [r3, #28]
 8004b06:	f003 0304 	and.w	r3, r3, #4
 8004b0a:	60fb      	str	r3, [r7, #12]
 8004b0c:	68fb      	ldr	r3, [r7, #12]
    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8004b0e:	2200      	movs	r2, #0
 8004b10:	2100      	movs	r1, #0
 8004b12:	201e      	movs	r0, #30
 8004b14:	f001 fca5 	bl	8006462 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8004b18:	201e      	movs	r0, #30
 8004b1a:	f001 fcbe 	bl	800649a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8004b1e:	bf00      	nop
 8004b20:	3710      	adds	r7, #16
 8004b22:	46bd      	mov	sp, r7
 8004b24:	bd80      	pop	{r7, pc}
 8004b26:	bf00      	nop
 8004b28:	40000800 	.word	0x40000800
 8004b2c:	40021000 	.word	0x40021000

08004b30 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004b30:	b580      	push	{r7, lr}
 8004b32:	b088      	sub	sp, #32
 8004b34:	af00      	add	r7, sp, #0
 8004b36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004b38:	f107 0310 	add.w	r3, r7, #16
 8004b3c:	2200      	movs	r2, #0
 8004b3e:	601a      	str	r2, [r3, #0]
 8004b40:	605a      	str	r2, [r3, #4]
 8004b42:	609a      	str	r2, [r3, #8]
 8004b44:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	4a20      	ldr	r2, [pc, #128]	; (8004bcc <HAL_UART_MspInit+0x9c>)
 8004b4c:	4293      	cmp	r3, r2
 8004b4e:	d139      	bne.n	8004bc4 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004b50:	4b1f      	ldr	r3, [pc, #124]	; (8004bd0 <HAL_UART_MspInit+0xa0>)
 8004b52:	699b      	ldr	r3, [r3, #24]
 8004b54:	4a1e      	ldr	r2, [pc, #120]	; (8004bd0 <HAL_UART_MspInit+0xa0>)
 8004b56:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004b5a:	6193      	str	r3, [r2, #24]
 8004b5c:	4b1c      	ldr	r3, [pc, #112]	; (8004bd0 <HAL_UART_MspInit+0xa0>)
 8004b5e:	699b      	ldr	r3, [r3, #24]
 8004b60:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004b64:	60fb      	str	r3, [r7, #12]
 8004b66:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004b68:	4b19      	ldr	r3, [pc, #100]	; (8004bd0 <HAL_UART_MspInit+0xa0>)
 8004b6a:	699b      	ldr	r3, [r3, #24]
 8004b6c:	4a18      	ldr	r2, [pc, #96]	; (8004bd0 <HAL_UART_MspInit+0xa0>)
 8004b6e:	f043 0304 	orr.w	r3, r3, #4
 8004b72:	6193      	str	r3, [r2, #24]
 8004b74:	4b16      	ldr	r3, [pc, #88]	; (8004bd0 <HAL_UART_MspInit+0xa0>)
 8004b76:	699b      	ldr	r3, [r3, #24]
 8004b78:	f003 0304 	and.w	r3, r3, #4
 8004b7c:	60bb      	str	r3, [r7, #8]
 8004b7e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GSM_RX_Pin;
 8004b80:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004b84:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b86:	2302      	movs	r3, #2
 8004b88:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004b8a:	2303      	movs	r3, #3
 8004b8c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GSM_RX_GPIO_Port, &GPIO_InitStruct);
 8004b8e:	f107 0310 	add.w	r3, r7, #16
 8004b92:	4619      	mov	r1, r3
 8004b94:	480f      	ldr	r0, [pc, #60]	; (8004bd4 <HAL_UART_MspInit+0xa4>)
 8004b96:	f001 fd4b 	bl	8006630 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GSM_TX_Pin;
 8004b9a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004b9e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004ba0:	2300      	movs	r3, #0
 8004ba2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ba4:	2300      	movs	r3, #0
 8004ba6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GSM_TX_GPIO_Port, &GPIO_InitStruct);
 8004ba8:	f107 0310 	add.w	r3, r7, #16
 8004bac:	4619      	mov	r1, r3
 8004bae:	4809      	ldr	r0, [pc, #36]	; (8004bd4 <HAL_UART_MspInit+0xa4>)
 8004bb0:	f001 fd3e 	bl	8006630 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8004bb4:	2200      	movs	r2, #0
 8004bb6:	2100      	movs	r1, #0
 8004bb8:	2025      	movs	r0, #37	; 0x25
 8004bba:	f001 fc52 	bl	8006462 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004bbe:	2025      	movs	r0, #37	; 0x25
 8004bc0:	f001 fc6b 	bl	800649a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8004bc4:	bf00      	nop
 8004bc6:	3720      	adds	r7, #32
 8004bc8:	46bd      	mov	sp, r7
 8004bca:	bd80      	pop	{r7, pc}
 8004bcc:	40013800 	.word	0x40013800
 8004bd0:	40021000 	.word	0x40021000
 8004bd4:	40010800 	.word	0x40010800

08004bd8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004bd8:	b480      	push	{r7}
 8004bda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004bdc:	e7fe      	b.n	8004bdc <NMI_Handler+0x4>

08004bde <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004bde:	b480      	push	{r7}
 8004be0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004be2:	e7fe      	b.n	8004be2 <HardFault_Handler+0x4>

08004be4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004be4:	b480      	push	{r7}
 8004be6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004be8:	e7fe      	b.n	8004be8 <MemManage_Handler+0x4>

08004bea <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004bea:	b480      	push	{r7}
 8004bec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004bee:	e7fe      	b.n	8004bee <BusFault_Handler+0x4>

08004bf0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004bf0:	b480      	push	{r7}
 8004bf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004bf4:	e7fe      	b.n	8004bf4 <UsageFault_Handler+0x4>

08004bf6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004bf6:	b480      	push	{r7}
 8004bf8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004bfa:	bf00      	nop
 8004bfc:	46bd      	mov	sp, r7
 8004bfe:	bc80      	pop	{r7}
 8004c00:	4770      	bx	lr

08004c02 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004c02:	b480      	push	{r7}
 8004c04:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004c06:	bf00      	nop
 8004c08:	46bd      	mov	sp, r7
 8004c0a:	bc80      	pop	{r7}
 8004c0c:	4770      	bx	lr

08004c0e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004c0e:	b480      	push	{r7}
 8004c10:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004c12:	bf00      	nop
 8004c14:	46bd      	mov	sp, r7
 8004c16:	bc80      	pop	{r7}
 8004c18:	4770      	bx	lr

08004c1a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004c1a:	b580      	push	{r7, lr}
 8004c1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004c1e:	f000 fed5 	bl	80059cc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004c22:	bf00      	nop
 8004c24:	bd80      	pop	{r7, pc}
	...

08004c28 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8004c28:	b580      	push	{r7, lr}
 8004c2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8004c2c:	4802      	ldr	r0, [pc, #8]	; (8004c38 <TIM3_IRQHandler+0x10>)
 8004c2e:	f003 f831 	bl	8007c94 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8004c32:	bf00      	nop
 8004c34:	bd80      	pop	{r7, pc}
 8004c36:	bf00      	nop
 8004c38:	20000658 	.word	0x20000658

08004c3c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8004c3c:	b580      	push	{r7, lr}
 8004c3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8004c40:	4802      	ldr	r0, [pc, #8]	; (8004c4c <TIM4_IRQHandler+0x10>)
 8004c42:	f003 f827 	bl	8007c94 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8004c46:	bf00      	nop
 8004c48:	bd80      	pop	{r7, pc}
 8004c4a:	bf00      	nop
 8004c4c:	20000610 	.word	0x20000610

08004c50 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8004c50:	b580      	push	{r7, lr}
 8004c52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8004c54:	4802      	ldr	r0, [pc, #8]	; (8004c60 <USART1_IRQHandler+0x10>)
 8004c56:	f003 fe39 	bl	80088cc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8004c5a:	bf00      	nop
 8004c5c:	bd80      	pop	{r7, pc}
 8004c5e:	bf00      	nop
 8004c60:	200006d0 	.word	0x200006d0

08004c64 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8004c64:	b480      	push	{r7}
 8004c66:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004c68:	bf00      	nop
 8004c6a:	46bd      	mov	sp, r7
 8004c6c:	bc80      	pop	{r7}
 8004c6e:	4770      	bx	lr

08004c70 <tempSensor_init>:




void tempSensor_init(ADC_HandleTypeDef *hadc)
{
 8004c70:	b580      	push	{r7, lr}
 8004c72:	b082      	sub	sp, #8
 8004c74:	af00      	add	r7, sp, #0
 8004c76:	6078      	str	r0, [r7, #4]
	//ADC
	tempHadc = hadc;
 8004c78:	4a08      	ldr	r2, [pc, #32]	; (8004c9c <tempSensor_init+0x2c>)
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	6013      	str	r3, [r2, #0]

	//FSM
	fsmManager_init(&tempSensor_state, __tempSensor_idle);
 8004c7e:	2100      	movs	r1, #0
 8004c80:	4807      	ldr	r0, [pc, #28]	; (8004ca0 <tempSensor_init+0x30>)
 8004c82:	f7fc ff75 	bl	8001b70 <fsmManager_init>

	//Flags
	flags_tempSensor.dword = 0;
 8004c86:	4b07      	ldr	r3, [pc, #28]	; (8004ca4 <tempSensor_init+0x34>)
 8004c88:	2200      	movs	r2, #0
 8004c8a:	601a      	str	r2, [r3, #0]
	flags_tempSensorError.dword = 0;
 8004c8c:	4b06      	ldr	r3, [pc, #24]	; (8004ca8 <tempSensor_init+0x38>)
 8004c8e:	2200      	movs	r2, #0
 8004c90:	601a      	str	r2, [r3, #0]
}
 8004c92:	bf00      	nop
 8004c94:	3708      	adds	r7, #8
 8004c96:	46bd      	mov	sp, r7
 8004c98:	bd80      	pop	{r7, pc}
 8004c9a:	bf00      	nop
 8004c9c:	20000574 	.word	0x20000574
 8004ca0:	2000057c 	.word	0x2000057c
 8004ca4:	20000588 	.word	0x20000588
 8004ca8:	2000058c 	.word	0x2000058c
 8004cac:	00000000 	.word	0x00000000

08004cb0 <tempSensor_handler>:

void tempSensor_handler(void)
{
 8004cb0:	b580      	push	{r7, lr}
 8004cb2:	af00      	add	r7, sp, #0
	switch(fsmManager_getState(&tempSensor_state)) {
 8004cb4:	4856      	ldr	r0, [pc, #344]	; (8004e10 <tempSensor_handler+0x160>)
 8004cb6:	f7fc ff88 	bl	8001bca <fsmManager_getState>
 8004cba:	4603      	mov	r3, r0
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d002      	beq.n	8004cc6 <tempSensor_handler+0x16>
 8004cc0:	2b01      	cmp	r3, #1
 8004cc2:	d028      	beq.n	8004d16 <tempSensor_handler+0x66>

				flags_tempSensor.bits.requestMeasure = 0;
			}
			break;
	}
}
 8004cc4:	e08f      	b.n	8004de6 <tempSensor_handler+0x136>
			if(fsmManager_isStateIn(&tempSensor_state)) {
 8004cc6:	4852      	ldr	r0, [pc, #328]	; (8004e10 <tempSensor_handler+0x160>)
 8004cc8:	f7fc ff8a 	bl	8001be0 <fsmManager_isStateIn>
 8004ccc:	4603      	mov	r3, r0
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d007      	beq.n	8004ce2 <tempSensor_handler+0x32>
				fsmManager_stateIn(&tempSensor_state);
 8004cd2:	484f      	ldr	r0, [pc, #316]	; (8004e10 <tempSensor_handler+0x160>)
 8004cd4:	f7fc ff9a 	bl	8001c0c <fsmManager_stateIn>
				flags_tempSensor.bits.isMeasuring = 0;
 8004cd8:	4a4e      	ldr	r2, [pc, #312]	; (8004e14 <tempSensor_handler+0x164>)
 8004cda:	7853      	ldrb	r3, [r2, #1]
 8004cdc:	f36f 03c3 	bfc	r3, #3, #1
 8004ce0:	7053      	strb	r3, [r2, #1]
			if(flags_tempSensor.bits.requestMeasure) {
 8004ce2:	4b4c      	ldr	r3, [pc, #304]	; (8004e14 <tempSensor_handler+0x164>)
 8004ce4:	781b      	ldrb	r3, [r3, #0]
 8004ce6:	f003 0301 	and.w	r3, r3, #1
 8004cea:	b2db      	uxtb	r3, r3
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d008      	beq.n	8004d02 <tempSensor_handler+0x52>
				flags_tempSensor.bits.isMeasuring = 1;
 8004cf0:	4a48      	ldr	r2, [pc, #288]	; (8004e14 <tempSensor_handler+0x164>)
 8004cf2:	7853      	ldrb	r3, [r2, #1]
 8004cf4:	f043 0308 	orr.w	r3, r3, #8
 8004cf8:	7053      	strb	r3, [r2, #1]
				fsmManager_gotoState(&tempSensor_state,__tempSensor_getTemperature);
 8004cfa:	2101      	movs	r1, #1
 8004cfc:	4844      	ldr	r0, [pc, #272]	; (8004e10 <tempSensor_handler+0x160>)
 8004cfe:	f7fc ff4d 	bl	8001b9c <fsmManager_gotoState>
			if(fsmManager_isStateOut(&tempSensor_state)) {
 8004d02:	4843      	ldr	r0, [pc, #268]	; (8004e10 <tempSensor_handler+0x160>)
 8004d04:	f7fc ff77 	bl	8001bf6 <fsmManager_isStateOut>
 8004d08:	4603      	mov	r3, r0
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d068      	beq.n	8004de0 <tempSensor_handler+0x130>
				fsmManager_stateOut(&tempSensor_state);
 8004d0e:	4840      	ldr	r0, [pc, #256]	; (8004e10 <tempSensor_handler+0x160>)
 8004d10:	f7fc ff8b 	bl	8001c2a <fsmManager_stateOut>
			break;
 8004d14:	e064      	b.n	8004de0 <tempSensor_handler+0x130>
			if(fsmManager_isStateIn(&tempSensor_state)) {
 8004d16:	483e      	ldr	r0, [pc, #248]	; (8004e10 <tempSensor_handler+0x160>)
 8004d18:	f7fc ff62 	bl	8001be0 <fsmManager_isStateIn>
 8004d1c:	4603      	mov	r3, r0
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d004      	beq.n	8004d2c <tempSensor_handler+0x7c>
				fsmManager_stateIn(&tempSensor_state);
 8004d22:	483b      	ldr	r0, [pc, #236]	; (8004e10 <tempSensor_handler+0x160>)
 8004d24:	f7fc ff72 	bl	8001c0c <fsmManager_stateIn>
				temp_adcStart();
 8004d28:	f000 f8b8 	bl	8004e9c <temp_adcStart>
			tCelcius = (3.3*((float)temp_adcGetValue())/4095 - V_25)/AVG_SLOPE + 25;
 8004d2c:	f000 f8ca 	bl	8004ec4 <temp_adcGetValue>
 8004d30:	4603      	mov	r3, r0
 8004d32:	4618      	mov	r0, r3
 8004d34:	f7fb fee0 	bl	8000af8 <__aeabi_ui2f>
 8004d38:	4603      	mov	r3, r0
 8004d3a:	4618      	mov	r0, r3
 8004d3c:	f7fb fb6c 	bl	8000418 <__aeabi_f2d>
 8004d40:	a32b      	add	r3, pc, #172	; (adr r3, 8004df0 <tempSensor_handler+0x140>)
 8004d42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d46:	f7fb fbbf 	bl	80004c8 <__aeabi_dmul>
 8004d4a:	4602      	mov	r2, r0
 8004d4c:	460b      	mov	r3, r1
 8004d4e:	4610      	mov	r0, r2
 8004d50:	4619      	mov	r1, r3
 8004d52:	a329      	add	r3, pc, #164	; (adr r3, 8004df8 <tempSensor_handler+0x148>)
 8004d54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d58:	f7fb fce0 	bl	800071c <__aeabi_ddiv>
 8004d5c:	4602      	mov	r2, r0
 8004d5e:	460b      	mov	r3, r1
 8004d60:	4610      	mov	r0, r2
 8004d62:	4619      	mov	r1, r3
 8004d64:	a326      	add	r3, pc, #152	; (adr r3, 8004e00 <tempSensor_handler+0x150>)
 8004d66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d6a:	f7fb f9f5 	bl	8000158 <__aeabi_dsub>
 8004d6e:	4602      	mov	r2, r0
 8004d70:	460b      	mov	r3, r1
 8004d72:	4610      	mov	r0, r2
 8004d74:	4619      	mov	r1, r3
 8004d76:	a324      	add	r3, pc, #144	; (adr r3, 8004e08 <tempSensor_handler+0x158>)
 8004d78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d7c:	f7fb fcce 	bl	800071c <__aeabi_ddiv>
 8004d80:	4602      	mov	r2, r0
 8004d82:	460b      	mov	r3, r1
 8004d84:	4610      	mov	r0, r2
 8004d86:	4619      	mov	r1, r3
 8004d88:	f04f 0200 	mov.w	r2, #0
 8004d8c:	4b22      	ldr	r3, [pc, #136]	; (8004e18 <tempSensor_handler+0x168>)
 8004d8e:	f7fb f9e5 	bl	800015c <__adddf3>
 8004d92:	4602      	mov	r2, r0
 8004d94:	460b      	mov	r3, r1
 8004d96:	4610      	mov	r0, r2
 8004d98:	4619      	mov	r1, r3
 8004d9a:	f7fb fda7 	bl	80008ec <__aeabi_d2f>
 8004d9e:	4603      	mov	r3, r0
 8004da0:	4a1e      	ldr	r2, [pc, #120]	; (8004e1c <tempSensor_handler+0x16c>)
 8004da2:	6013      	str	r3, [r2, #0]
			if(tempSensorCallback != NULL) {
 8004da4:	4b1e      	ldr	r3, [pc, #120]	; (8004e20 <tempSensor_handler+0x170>)
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d004      	beq.n	8004db6 <tempSensor_handler+0x106>
				tempSensorCallback(__tempSensorEvent_okMeasuring, (float *) &tCelcius);
 8004dac:	4b1c      	ldr	r3, [pc, #112]	; (8004e20 <tempSensor_handler+0x170>)
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	491a      	ldr	r1, [pc, #104]	; (8004e1c <tempSensor_handler+0x16c>)
 8004db2:	2000      	movs	r0, #0
 8004db4:	4798      	blx	r3
			fsmManager_gotoState(&tempSensor_state,__tempSensor_idle);
 8004db6:	2100      	movs	r1, #0
 8004db8:	4815      	ldr	r0, [pc, #84]	; (8004e10 <tempSensor_handler+0x160>)
 8004dba:	f7fc feef 	bl	8001b9c <fsmManager_gotoState>
			if(fsmManager_isStateOut(&tempSensor_state)) {
 8004dbe:	4814      	ldr	r0, [pc, #80]	; (8004e10 <tempSensor_handler+0x160>)
 8004dc0:	f7fc ff19 	bl	8001bf6 <fsmManager_isStateOut>
 8004dc4:	4603      	mov	r3, r0
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d00c      	beq.n	8004de4 <tempSensor_handler+0x134>
				fsmManager_stateOut(&tempSensor_state);
 8004dca:	4811      	ldr	r0, [pc, #68]	; (8004e10 <tempSensor_handler+0x160>)
 8004dcc:	f7fc ff2d 	bl	8001c2a <fsmManager_stateOut>
				temp_adcStop();
 8004dd0:	f000 f884 	bl	8004edc <temp_adcStop>
				flags_tempSensor.bits.requestMeasure = 0;
 8004dd4:	4a0f      	ldr	r2, [pc, #60]	; (8004e14 <tempSensor_handler+0x164>)
 8004dd6:	7813      	ldrb	r3, [r2, #0]
 8004dd8:	f36f 0300 	bfc	r3, #0, #1
 8004ddc:	7013      	strb	r3, [r2, #0]
			break;
 8004dde:	e001      	b.n	8004de4 <tempSensor_handler+0x134>
			break;
 8004de0:	bf00      	nop
 8004de2:	e000      	b.n	8004de6 <tempSensor_handler+0x136>
			break;
 8004de4:	bf00      	nop
}
 8004de6:	bf00      	nop
 8004de8:	bd80      	pop	{r7, pc}
 8004dea:	bf00      	nop
 8004dec:	f3af 8000 	nop.w
 8004df0:	66666666 	.word	0x66666666
 8004df4:	400a6666 	.word	0x400a6666
 8004df8:	00000000 	.word	0x00000000
 8004dfc:	40affe00 	.word	0x40affe00
 8004e00:	851eb852 	.word	0x851eb852
 8004e04:	3fe851eb 	.word	0x3fe851eb
 8004e08:	9999999a 	.word	0x9999999a
 8004e0c:	3f999999 	.word	0x3f999999
 8004e10:	2000057c 	.word	0x2000057c
 8004e14:	20000588 	.word	0x20000588
 8004e18:	40390000 	.word	0x40390000
 8004e1c:	20000578 	.word	0x20000578
 8004e20:	20000590 	.word	0x20000590

08004e24 <tempSensor_measure>:

void tempSensor_measure(void)
{
 8004e24:	b480      	push	{r7}
 8004e26:	af00      	add	r7, sp, #0
	flags_tempSensor.bits.requestMeasure = 1;
 8004e28:	4a04      	ldr	r2, [pc, #16]	; (8004e3c <tempSensor_measure+0x18>)
 8004e2a:	7813      	ldrb	r3, [r2, #0]
 8004e2c:	f043 0301 	orr.w	r3, r3, #1
 8004e30:	7013      	strb	r3, [r2, #0]
}
 8004e32:	bf00      	nop
 8004e34:	46bd      	mov	sp, r7
 8004e36:	bc80      	pop	{r7}
 8004e38:	4770      	bx	lr
 8004e3a:	bf00      	nop
 8004e3c:	20000588 	.word	0x20000588

08004e40 <tempSensor_setCallback>:
{
	return flags_tempSensor.bits.isMeasuring;
}

void tempSensor_setCallback(void (*cb)(_tempSensor_event, void*))
{
 8004e40:	b480      	push	{r7}
 8004e42:	b083      	sub	sp, #12
 8004e44:	af00      	add	r7, sp, #0
 8004e46:	6078      	str	r0, [r7, #4]
	tempSensorCallback = cb;
 8004e48:	4a03      	ldr	r2, [pc, #12]	; (8004e58 <tempSensor_setCallback+0x18>)
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	6013      	str	r3, [r2, #0]
}
 8004e4e:	bf00      	nop
 8004e50:	370c      	adds	r7, #12
 8004e52:	46bd      	mov	sp, r7
 8004e54:	bc80      	pop	{r7}
 8004e56:	4770      	bx	lr
 8004e58:	20000590 	.word	0x20000590

08004e5c <ADC_Select_CHTemp>:




static void ADC_Select_CHTemp(void)
{
 8004e5c:	b580      	push	{r7, lr}
 8004e5e:	b084      	sub	sp, #16
 8004e60:	af00      	add	r7, sp, #0
	ADC_ChannelConfTypeDef sConfig = {0};
 8004e62:	1d3b      	adds	r3, r7, #4
 8004e64:	2200      	movs	r2, #0
 8004e66:	601a      	str	r2, [r3, #0]
 8004e68:	605a      	str	r2, [r3, #4]
 8004e6a:	609a      	str	r2, [r3, #8]

	sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8004e6c:	2310      	movs	r3, #16
 8004e6e:	607b      	str	r3, [r7, #4]
	sConfig.Rank = 1;
 8004e70:	2301      	movs	r3, #1
 8004e72:	60bb      	str	r3, [r7, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_41CYCLES_5;
 8004e74:	2304      	movs	r3, #4
 8004e76:	60fb      	str	r3, [r7, #12]
	if(HAL_ADC_ConfigChannel(tempHadc, &sConfig) != HAL_OK) {
 8004e78:	4b07      	ldr	r3, [pc, #28]	; (8004e98 <ADC_Select_CHTemp+0x3c>)
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	1d3a      	adds	r2, r7, #4
 8004e7e:	4611      	mov	r1, r2
 8004e80:	4618      	mov	r0, r3
 8004e82:	f001 f883 	bl	8005f8c <HAL_ADC_ConfigChannel>
 8004e86:	4603      	mov	r3, r0
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d001      	beq.n	8004e90 <ADC_Select_CHTemp+0x34>
		Error_Handler();
 8004e8c:	f7ff fb52 	bl	8004534 <Error_Handler>
	}
}
 8004e90:	bf00      	nop
 8004e92:	3710      	adds	r7, #16
 8004e94:	46bd      	mov	sp, r7
 8004e96:	bd80      	pop	{r7, pc}
 8004e98:	20000574 	.word	0x20000574

08004e9c <temp_adcStart>:

static void temp_adcStart(void)
{
 8004e9c:	b580      	push	{r7, lr}
 8004e9e:	af00      	add	r7, sp, #0
	ADC_Select_CHTemp();
 8004ea0:	f7ff ffdc 	bl	8004e5c <ADC_Select_CHTemp>
	HAL_ADC_Start(tempHadc);
 8004ea4:	4b06      	ldr	r3, [pc, #24]	; (8004ec0 <temp_adcStart+0x24>)
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	4618      	mov	r0, r3
 8004eaa:	f000 fe83 	bl	8005bb4 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(tempHadc, 100);
 8004eae:	4b04      	ldr	r3, [pc, #16]	; (8004ec0 <temp_adcStart+0x24>)
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	2164      	movs	r1, #100	; 0x64
 8004eb4:	4618      	mov	r0, r3
 8004eb6:	f000 ff57 	bl	8005d68 <HAL_ADC_PollForConversion>
}
 8004eba:	bf00      	nop
 8004ebc:	bd80      	pop	{r7, pc}
 8004ebe:	bf00      	nop
 8004ec0:	20000574 	.word	0x20000574

08004ec4 <temp_adcGetValue>:

static uint32_t temp_adcGetValue(void)
{
 8004ec4:	b580      	push	{r7, lr}
 8004ec6:	af00      	add	r7, sp, #0
	return HAL_ADC_GetValue(tempHadc);
 8004ec8:	4b03      	ldr	r3, [pc, #12]	; (8004ed8 <temp_adcGetValue+0x14>)
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	4618      	mov	r0, r3
 8004ece:	f001 f851 	bl	8005f74 <HAL_ADC_GetValue>
 8004ed2:	4603      	mov	r3, r0
}
 8004ed4:	4618      	mov	r0, r3
 8004ed6:	bd80      	pop	{r7, pc}
 8004ed8:	20000574 	.word	0x20000574

08004edc <temp_adcStop>:

static void temp_adcStop(void)
{
 8004edc:	b580      	push	{r7, lr}
 8004ede:	af00      	add	r7, sp, #0
	HAL_ADC_Stop(tempHadc);
 8004ee0:	4b03      	ldr	r3, [pc, #12]	; (8004ef0 <temp_adcStop+0x14>)
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	4618      	mov	r0, r3
 8004ee6:	f000 ff13 	bl	8005d10 <HAL_ADC_Stop>
}
 8004eea:	bf00      	nop
 8004eec:	bd80      	pop	{r7, pc}
 8004eee:	bf00      	nop
 8004ef0:	20000574 	.word	0x20000574

08004ef4 <usSensor_init>:




void usSensor_init(TIM_HandleTypeDef *htim)
{
 8004ef4:	b590      	push	{r4, r7, lr}
 8004ef6:	b083      	sub	sp, #12
 8004ef8:	af00      	add	r7, sp, #0
 8004efa:	6078      	str	r0, [r7, #4]
	//Timer
	usHtim = htim;
 8004efc:	4a1e      	ldr	r2, [pc, #120]	; (8004f78 <usSensor_init+0x84>)
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	6013      	str	r3, [r2, #0]

	//FSM
	fsmManager_init(&usSensor_state, __usSensor_idle);
 8004f02:	2100      	movs	r1, #0
 8004f04:	481d      	ldr	r0, [pc, #116]	; (8004f7c <usSensor_init+0x88>)
 8004f06:	f7fc fe33 	bl	8001b70 <fsmManager_init>

	//Pin
	pinUsVdd_write(0);
 8004f0a:	2000      	movs	r0, #0
 8004f0c:	f000 fa32 	bl	8005374 <pinUsVdd_write>
	pinUsTrigger_write(0);
 8004f10:	2000      	movs	r0, #0
 8004f12:	f000 fa41 	bl	8005398 <pinUsTrigger_write>
	pinUsEcho_inputCaptureStop();
 8004f16:	f000 fa5d 	bl	80053d4 <pinUsEcho_inputCaptureStop>

	//Flags
	flags_usSensor.dword = 0;
 8004f1a:	4b19      	ldr	r3, [pc, #100]	; (8004f80 <usSensor_init+0x8c>)
 8004f1c:	2200      	movs	r2, #0
 8004f1e:	601a      	str	r2, [r3, #0]
	flags_usSensorError.dword = 0;
 8004f20:	4b18      	ldr	r3, [pc, #96]	; (8004f84 <usSensor_init+0x90>)
 8004f22:	2200      	movs	r2, #0
 8004f24:	601a      	str	r2, [r3, #0]

	//Variables
	echoTime = 0;
 8004f26:	4b18      	ldr	r3, [pc, #96]	; (8004f88 <usSensor_init+0x94>)
 8004f28:	f04f 0200 	mov.w	r2, #0
 8004f2c:	601a      	str	r2, [r3, #0]
	usDistance = 0;
 8004f2e:	4b17      	ldr	r3, [pc, #92]	; (8004f8c <usSensor_init+0x98>)
 8004f30:	f04f 0200 	mov.w	r2, #0
 8004f34:	601a      	str	r2, [r3, #0]
	soundSpeed = numberFloat_getLinearValue(US_SENSOR_DEFAULT_TEMPERATURE, tableTempVsSpeed, sizeof(tableTempVsSpeed)/(sizeof(float)*2));		//Default 25 celcius
 8004f36:	220f      	movs	r2, #15
 8004f38:	4915      	ldr	r1, [pc, #84]	; (8004f90 <usSensor_init+0x9c>)
 8004f3a:	4816      	ldr	r0, [pc, #88]	; (8004f94 <usSensor_init+0xa0>)
 8004f3c:	f000 fbe4 	bl	8005708 <numberFloat_getLinearValue>
 8004f40:	4603      	mov	r3, r0
 8004f42:	4a15      	ldr	r2, [pc, #84]	; (8004f98 <usSensor_init+0xa4>)
 8004f44:	6013      	str	r3, [r2, #0]

	//Callback
	usSensorCallback = NULL;
 8004f46:	4b15      	ldr	r3, [pc, #84]	; (8004f9c <usSensor_init+0xa8>)
 8004f48:	2200      	movs	r2, #0
 8004f4a:	601a      	str	r2, [r3, #0]

	//Reference clock for Input Capture
	mFactor = 1000000*(usHtim->Init.Prescaler+1)/HAL_RCC_GetSysClockFreq();
 8004f4c:	4b0a      	ldr	r3, [pc, #40]	; (8004f78 <usSensor_init+0x84>)
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	685b      	ldr	r3, [r3, #4]
 8004f52:	3301      	adds	r3, #1
 8004f54:	4a12      	ldr	r2, [pc, #72]	; (8004fa0 <usSensor_init+0xac>)
 8004f56:	fb02 f403 	mul.w	r4, r2, r3
 8004f5a:	f002 f887 	bl	800706c <HAL_RCC_GetSysClockFreq>
 8004f5e:	4603      	mov	r3, r0
 8004f60:	fbb4 f3f3 	udiv	r3, r4, r3
 8004f64:	4618      	mov	r0, r3
 8004f66:	f7fb fdc7 	bl	8000af8 <__aeabi_ui2f>
 8004f6a:	4603      	mov	r3, r0
 8004f6c:	4a0d      	ldr	r2, [pc, #52]	; (8004fa4 <usSensor_init+0xb0>)
 8004f6e:	6013      	str	r3, [r2, #0]
}
 8004f70:	bf00      	nop
 8004f72:	370c      	adds	r7, #12
 8004f74:	46bd      	mov	sp, r7
 8004f76:	bd90      	pop	{r4, r7, pc}
 8004f78:	20000598 	.word	0x20000598
 8004f7c:	200005b4 	.word	0x200005b4
 8004f80:	200005c0 	.word	0x200005c0
 8004f84:	200005c4 	.word	0x200005c4
 8004f88:	200005d8 	.word	0x200005d8
 8004f8c:	200005dc 	.word	0x200005dc
 8004f90:	20000008 	.word	0x20000008
 8004f94:	41a00000 	.word	0x41a00000
 8004f98:	200005e0 	.word	0x200005e0
 8004f9c:	200005e4 	.word	0x200005e4
 8004fa0:	000f4240 	.word	0x000f4240
 8004fa4:	200005d4 	.word	0x200005d4

08004fa8 <usSensor_handler>:

void usSensor_handler(void)
{
 8004fa8:	b580      	push	{r7, lr}
 8004faa:	af00      	add	r7, sp, #0
	switch(fsmManager_getState(&usSensor_state)) {
 8004fac:	48ba      	ldr	r0, [pc, #744]	; (8005298 <usSensor_handler+0x2f0>)
 8004fae:	f7fc fe0c 	bl	8001bca <fsmManager_getState>
 8004fb2:	4603      	mov	r3, r0
 8004fb4:	2b06      	cmp	r3, #6
 8004fb6:	f200 8155 	bhi.w	8005264 <usSensor_handler+0x2bc>
 8004fba:	a201      	add	r2, pc, #4	; (adr r2, 8004fc0 <usSensor_handler+0x18>)
 8004fbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004fc0:	08004fdd 	.word	0x08004fdd
 8004fc4:	0800504f 	.word	0x0800504f
 8004fc8:	080050a9 	.word	0x080050a9
 8004fcc:	08005119 	.word	0x08005119
 8004fd0:	080051a3 	.word	0x080051a3
 8004fd4:	080051ed 	.word	0x080051ed
 8004fd8:	08005237 	.word	0x08005237
		case __usSensor_idle:
			if(fsmManager_isStateIn(&usSensor_state)) {
 8004fdc:	48ae      	ldr	r0, [pc, #696]	; (8005298 <usSensor_handler+0x2f0>)
 8004fde:	f7fc fdff 	bl	8001be0 <fsmManager_isStateIn>
 8004fe2:	4603      	mov	r3, r0
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d012      	beq.n	800500e <usSensor_handler+0x66>
				fsmManager_stateIn(&usSensor_state);
 8004fe8:	48ab      	ldr	r0, [pc, #684]	; (8005298 <usSensor_handler+0x2f0>)
 8004fea:	f7fc fe0f 	bl	8001c0c <fsmManager_stateIn>

				//Clear signals
				pinUsTrigger_write(0);
 8004fee:	2000      	movs	r0, #0
 8004ff0:	f000 f9d2 	bl	8005398 <pinUsTrigger_write>

				//Clear variables
				echoTime = 0;
 8004ff4:	4ba9      	ldr	r3, [pc, #676]	; (800529c <usSensor_handler+0x2f4>)
 8004ff6:	f04f 0200 	mov.w	r2, #0
 8004ffa:	601a      	str	r2, [r3, #0]
				usDistance = 0;
 8004ffc:	4ba8      	ldr	r3, [pc, #672]	; (80052a0 <usSensor_handler+0x2f8>)
 8004ffe:	f04f 0200 	mov.w	r2, #0
 8005002:	601a      	str	r2, [r3, #0]
				flags_usSensor.bits.isMeasuring = 0;
 8005004:	4aa7      	ldr	r2, [pc, #668]	; (80052a4 <usSensor_handler+0x2fc>)
 8005006:	7853      	ldrb	r3, [r2, #1]
 8005008:	f36f 03c3 	bfc	r3, #3, #1
 800500c:	7053      	strb	r3, [r2, #1]
			}

			if(flags_usSensor.bits.requestMeasure) {
 800500e:	4ba5      	ldr	r3, [pc, #660]	; (80052a4 <usSensor_handler+0x2fc>)
 8005010:	781b      	ldrb	r3, [r3, #0]
 8005012:	f003 0301 	and.w	r3, r3, #1
 8005016:	b2db      	uxtb	r3, r3
 8005018:	2b00      	cmp	r3, #0
 800501a:	d00d      	beq.n	8005038 <usSensor_handler+0x90>
				flags_usSensor.bits.requestMeasure = 0;
 800501c:	4aa1      	ldr	r2, [pc, #644]	; (80052a4 <usSensor_handler+0x2fc>)
 800501e:	7813      	ldrb	r3, [r2, #0]
 8005020:	f36f 0300 	bfc	r3, #0, #1
 8005024:	7013      	strb	r3, [r2, #0]
				flags_usSensor.bits.isMeasuring = 1;
 8005026:	4a9f      	ldr	r2, [pc, #636]	; (80052a4 <usSensor_handler+0x2fc>)
 8005028:	7853      	ldrb	r3, [r2, #1]
 800502a:	f043 0308 	orr.w	r3, r3, #8
 800502e:	7053      	strb	r3, [r2, #1]

				fsmManager_gotoState(&usSensor_state,__usSensor_pinUsTrigger_write);
 8005030:	2101      	movs	r1, #1
 8005032:	4899      	ldr	r0, [pc, #612]	; (8005298 <usSensor_handler+0x2f0>)
 8005034:	f7fc fdb2 	bl	8001b9c <fsmManager_gotoState>
			}

			if(fsmManager_isStateOut(&usSensor_state)) {
 8005038:	4897      	ldr	r0, [pc, #604]	; (8005298 <usSensor_handler+0x2f0>)
 800503a:	f7fc fddc 	bl	8001bf6 <fsmManager_isStateOut>
 800503e:	4603      	mov	r3, r0
 8005040:	2b00      	cmp	r3, #0
 8005042:	f000 8126 	beq.w	8005292 <usSensor_handler+0x2ea>
				fsmManager_stateOut(&usSensor_state);
 8005046:	4894      	ldr	r0, [pc, #592]	; (8005298 <usSensor_handler+0x2f0>)
 8005048:	f7fc fdef 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 800504c:	e121      	b.n	8005292 <usSensor_handler+0x2ea>



		case __usSensor_pinUsTrigger_write:
			if(fsmManager_isStateIn(&usSensor_state)) {
 800504e:	4892      	ldr	r0, [pc, #584]	; (8005298 <usSensor_handler+0x2f0>)
 8005050:	f7fc fdc6 	bl	8001be0 <fsmManager_isStateIn>
 8005054:	4603      	mov	r3, r0
 8005056:	2b00      	cmp	r3, #0
 8005058:	d009      	beq.n	800506e <usSensor_handler+0xc6>
				fsmManager_stateIn(&usSensor_state);
 800505a:	488f      	ldr	r0, [pc, #572]	; (8005298 <usSensor_handler+0x2f0>)
 800505c:	f7fc fdd6 	bl	8001c0c <fsmManager_stateIn>

				//Set trigger during 1 mseg
				pinUsTrigger_write(1);
 8005060:	2001      	movs	r0, #1
 8005062:	f000 f999 	bl	8005398 <pinUsTrigger_write>
				softTimer_start(&timer, 1);
 8005066:	2101      	movs	r1, #1
 8005068:	488f      	ldr	r0, [pc, #572]	; (80052a8 <usSensor_handler+0x300>)
 800506a:	f7ff fbe3 	bl	8004834 <softTimer_start>
			}

			if(softTimer_expired(&timer)) {
 800506e:	488e      	ldr	r0, [pc, #568]	; (80052a8 <usSensor_handler+0x300>)
 8005070:	f7ff fbf4 	bl	800485c <softTimer_expired>
 8005074:	4603      	mov	r3, r0
 8005076:	2b00      	cmp	r3, #0
 8005078:	d00b      	beq.n	8005092 <usSensor_handler+0xea>
				softTimer_stop(&timer);
 800507a:	488b      	ldr	r0, [pc, #556]	; (80052a8 <usSensor_handler+0x300>)
 800507c:	f7ff fc22 	bl	80048c4 <softTimer_stop>

				//Finished setting trigger
				pinUsTrigger_write(0);
 8005080:	2000      	movs	r0, #0
 8005082:	f000 f989 	bl	8005398 <pinUsTrigger_write>

				//Enable input capture for echo
				pinUsEcho_inputCaptureStart();
 8005086:	f000 f999 	bl	80053bc <pinUsEcho_inputCaptureStart>

				fsmManager_gotoState(&usSensor_state,__usSensor_waitEcho);
 800508a:	2102      	movs	r1, #2
 800508c:	4882      	ldr	r0, [pc, #520]	; (8005298 <usSensor_handler+0x2f0>)
 800508e:	f7fc fd85 	bl	8001b9c <fsmManager_gotoState>
			}

			if(fsmManager_isStateOut(&usSensor_state)) {
 8005092:	4881      	ldr	r0, [pc, #516]	; (8005298 <usSensor_handler+0x2f0>)
 8005094:	f7fc fdaf 	bl	8001bf6 <fsmManager_isStateOut>
 8005098:	4603      	mov	r3, r0
 800509a:	2b00      	cmp	r3, #0
 800509c:	f000 8112 	beq.w	80052c4 <usSensor_handler+0x31c>
				fsmManager_stateOut(&usSensor_state);
 80050a0:	487d      	ldr	r0, [pc, #500]	; (8005298 <usSensor_handler+0x2f0>)
 80050a2:	f7fc fdc2 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 80050a6:	e10d      	b.n	80052c4 <usSensor_handler+0x31c>



		case __usSensor_waitEcho:
			if(fsmManager_isStateIn(&usSensor_state)) {
 80050a8:	487b      	ldr	r0, [pc, #492]	; (8005298 <usSensor_handler+0x2f0>)
 80050aa:	f7fc fd99 	bl	8001be0 <fsmManager_isStateIn>
 80050ae:	4603      	mov	r3, r0
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d006      	beq.n	80050c2 <usSensor_handler+0x11a>
				fsmManager_stateIn(&usSensor_state);
 80050b4:	4878      	ldr	r0, [pc, #480]	; (8005298 <usSensor_handler+0x2f0>)
 80050b6:	f7fc fda9 	bl	8001c0c <fsmManager_stateIn>

				//Set 100mseg timeout
				softTimer_start(&timeout, 100);
 80050ba:	2164      	movs	r1, #100	; 0x64
 80050bc:	487b      	ldr	r0, [pc, #492]	; (80052ac <usSensor_handler+0x304>)
 80050be:	f7ff fbb9 	bl	8004834 <softTimer_start>
			}

			//Echo received
			if(flags_usSensor.bits.receivedEcho == 1) {
 80050c2:	4b78      	ldr	r3, [pc, #480]	; (80052a4 <usSensor_handler+0x2fc>)
 80050c4:	781b      	ldrb	r3, [r3, #0]
 80050c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80050ca:	b2db      	uxtb	r3, r3
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d009      	beq.n	80050e4 <usSensor_handler+0x13c>
				flags_usSensor.bits.receivedEcho = 0;
 80050d0:	4a74      	ldr	r2, [pc, #464]	; (80052a4 <usSensor_handler+0x2fc>)
 80050d2:	7813      	ldrb	r3, [r2, #0]
 80050d4:	f36f 1386 	bfc	r3, #6, #1
 80050d8:	7013      	strb	r3, [r2, #0]

				fsmManager_gotoState(&usSensor_state,__usSensor_getDistance);
 80050da:	2103      	movs	r1, #3
 80050dc:	486e      	ldr	r0, [pc, #440]	; (8005298 <usSensor_handler+0x2f0>)
 80050de:	f7fc fd5d 	bl	8001b9c <fsmManager_gotoState>
 80050e2:	e00c      	b.n	80050fe <usSensor_handler+0x156>
			} else if(softTimer_expired(&timeout)) {
 80050e4:	4871      	ldr	r0, [pc, #452]	; (80052ac <usSensor_handler+0x304>)
 80050e6:	f7ff fbb9 	bl	800485c <softTimer_expired>
 80050ea:	4603      	mov	r3, r0
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d006      	beq.n	80050fe <usSensor_handler+0x156>
				softTimer_stop(&timeout);
 80050f0:	486e      	ldr	r0, [pc, #440]	; (80052ac <usSensor_handler+0x304>)
 80050f2:	f7ff fbe7 	bl	80048c4 <softTimer_stop>

				fsmManager_gotoState(&usSensor_state,__usSensor_errorWaitEcho);
 80050f6:	2104      	movs	r1, #4
 80050f8:	4867      	ldr	r0, [pc, #412]	; (8005298 <usSensor_handler+0x2f0>)
 80050fa:	f7fc fd4f 	bl	8001b9c <fsmManager_gotoState>
			}

			if(fsmManager_isStateOut(&usSensor_state)) {
 80050fe:	4866      	ldr	r0, [pc, #408]	; (8005298 <usSensor_handler+0x2f0>)
 8005100:	f7fc fd79 	bl	8001bf6 <fsmManager_isStateOut>
 8005104:	4603      	mov	r3, r0
 8005106:	2b00      	cmp	r3, #0
 8005108:	f000 80de 	beq.w	80052c8 <usSensor_handler+0x320>
				fsmManager_stateOut(&usSensor_state);
 800510c:	4862      	ldr	r0, [pc, #392]	; (8005298 <usSensor_handler+0x2f0>)
 800510e:	f7fc fd8c 	bl	8001c2a <fsmManager_stateOut>

				pinUsEcho_inputCaptureStop();
 8005112:	f000 f95f 	bl	80053d4 <pinUsEcho_inputCaptureStop>
			}
			break;
 8005116:	e0d7      	b.n	80052c8 <usSensor_handler+0x320>



		case __usSensor_getDistance:
			if(fsmManager_isStateIn(&usSensor_state)) {
 8005118:	485f      	ldr	r0, [pc, #380]	; (8005298 <usSensor_handler+0x2f0>)
 800511a:	f7fc fd61 	bl	8001be0 <fsmManager_isStateIn>
 800511e:	4603      	mov	r3, r0
 8005120:	2b00      	cmp	r3, #0
 8005122:	d002      	beq.n	800512a <usSensor_handler+0x182>
				fsmManager_stateIn(&usSensor_state);
 8005124:	485c      	ldr	r0, [pc, #368]	; (8005298 <usSensor_handler+0x2f0>)
 8005126:	f7fc fd71 	bl	8001c0c <fsmManager_stateIn>
			}

			//Get speed of sound based on temperature
			soundSpeed = getSoundSpeed();
 800512a:	f000 f8fd 	bl	8005328 <getSoundSpeed>
 800512e:	4603      	mov	r3, r0
 8005130:	4a5f      	ldr	r2, [pc, #380]	; (80052b0 <usSensor_handler+0x308>)
 8005132:	6013      	str	r3, [r2, #0]

			//Calculate usDistance
			usDistance = (echoTime*soundSpeed/2000); //[mm]
 8005134:	4b59      	ldr	r3, [pc, #356]	; (800529c <usSensor_handler+0x2f4>)
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	4a5d      	ldr	r2, [pc, #372]	; (80052b0 <usSensor_handler+0x308>)
 800513a:	6812      	ldr	r2, [r2, #0]
 800513c:	4611      	mov	r1, r2
 800513e:	4618      	mov	r0, r3
 8005140:	f7fb fd32 	bl	8000ba8 <__aeabi_fmul>
 8005144:	4603      	mov	r3, r0
 8005146:	495b      	ldr	r1, [pc, #364]	; (80052b4 <usSensor_handler+0x30c>)
 8005148:	4618      	mov	r0, r3
 800514a:	f7fb fde1 	bl	8000d10 <__aeabi_fdiv>
 800514e:	4603      	mov	r3, r0
 8005150:	461a      	mov	r2, r3
 8005152:	4b53      	ldr	r3, [pc, #332]	; (80052a0 <usSensor_handler+0x2f8>)
 8005154:	601a      	str	r2, [r3, #0]

			if(usDistance > US_SENSOR_DISTANCE_MAX_MILIMETER) {
 8005156:	4b52      	ldr	r3, [pc, #328]	; (80052a0 <usSensor_handler+0x2f8>)
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	4957      	ldr	r1, [pc, #348]	; (80052b8 <usSensor_handler+0x310>)
 800515c:	4618      	mov	r0, r3
 800515e:	f7fb fedf 	bl	8000f20 <__aeabi_fcmpgt>
 8005162:	4603      	mov	r3, r0
 8005164:	2b00      	cmp	r3, #0
 8005166:	d004      	beq.n	8005172 <usSensor_handler+0x1ca>
				fsmManager_gotoState(&usSensor_state,__usSensor_errorEchoOverflow);
 8005168:	2105      	movs	r1, #5
 800516a:	484b      	ldr	r0, [pc, #300]	; (8005298 <usSensor_handler+0x2f0>)
 800516c:	f7fc fd16 	bl	8001b9c <fsmManager_gotoState>
 8005170:	e00c      	b.n	800518c <usSensor_handler+0x1e4>
			} else {
				//Informs to higher layer
				if(usSensorCallback != NULL) {
 8005172:	4b52      	ldr	r3, [pc, #328]	; (80052bc <usSensor_handler+0x314>)
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	2b00      	cmp	r3, #0
 8005178:	d004      	beq.n	8005184 <usSensor_handler+0x1dc>
					usSensorCallback(__usSensorEvent_okMeasuring, (float *) &usDistance);
 800517a:	4b50      	ldr	r3, [pc, #320]	; (80052bc <usSensor_handler+0x314>)
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	4948      	ldr	r1, [pc, #288]	; (80052a0 <usSensor_handler+0x2f8>)
 8005180:	2000      	movs	r0, #0
 8005182:	4798      	blx	r3
				}

				fsmManager_gotoState(&usSensor_state,__usSensor_idle);
 8005184:	2100      	movs	r1, #0
 8005186:	4844      	ldr	r0, [pc, #272]	; (8005298 <usSensor_handler+0x2f0>)
 8005188:	f7fc fd08 	bl	8001b9c <fsmManager_gotoState>
			}


			if(fsmManager_isStateOut(&usSensor_state)) {
 800518c:	4842      	ldr	r0, [pc, #264]	; (8005298 <usSensor_handler+0x2f0>)
 800518e:	f7fc fd32 	bl	8001bf6 <fsmManager_isStateOut>
 8005192:	4603      	mov	r3, r0
 8005194:	2b00      	cmp	r3, #0
 8005196:	f000 8099 	beq.w	80052cc <usSensor_handler+0x324>
				fsmManager_stateOut(&usSensor_state);
 800519a:	483f      	ldr	r0, [pc, #252]	; (8005298 <usSensor_handler+0x2f0>)
 800519c:	f7fc fd45 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 80051a0:	e094      	b.n	80052cc <usSensor_handler+0x324>



		case __usSensor_errorWaitEcho:
			if(fsmManager_isStateIn(&usSensor_state)) {
 80051a2:	483d      	ldr	r0, [pc, #244]	; (8005298 <usSensor_handler+0x2f0>)
 80051a4:	f7fc fd1c 	bl	8001be0 <fsmManager_isStateIn>
 80051a8:	4603      	mov	r3, r0
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d002      	beq.n	80051b4 <usSensor_handler+0x20c>
				fsmManager_stateIn(&usSensor_state);
 80051ae:	483a      	ldr	r0, [pc, #232]	; (8005298 <usSensor_handler+0x2f0>)
 80051b0:	f7fc fd2c 	bl	8001c0c <fsmManager_stateIn>
			}

			flags_usSensorError.bits.echo = 1;
 80051b4:	4a42      	ldr	r2, [pc, #264]	; (80052c0 <usSensor_handler+0x318>)
 80051b6:	7813      	ldrb	r3, [r2, #0]
 80051b8:	f043 0301 	orr.w	r3, r3, #1
 80051bc:	7013      	strb	r3, [r2, #0]

			//Informs to higher layer
			if(usSensorCallback != NULL) {
 80051be:	4b3f      	ldr	r3, [pc, #252]	; (80052bc <usSensor_handler+0x314>)
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d004      	beq.n	80051d0 <usSensor_handler+0x228>
				usSensorCallback(__usSensorEvent_errorEcho, NULL);
 80051c6:	4b3d      	ldr	r3, [pc, #244]	; (80052bc <usSensor_handler+0x314>)
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	2100      	movs	r1, #0
 80051cc:	2001      	movs	r0, #1
 80051ce:	4798      	blx	r3
			}

			fsmManager_gotoState(&usSensor_state,__usSensor_error);
 80051d0:	2106      	movs	r1, #6
 80051d2:	4831      	ldr	r0, [pc, #196]	; (8005298 <usSensor_handler+0x2f0>)
 80051d4:	f7fc fce2 	bl	8001b9c <fsmManager_gotoState>

			if(fsmManager_isStateOut(&usSensor_state)) {
 80051d8:	482f      	ldr	r0, [pc, #188]	; (8005298 <usSensor_handler+0x2f0>)
 80051da:	f7fc fd0c 	bl	8001bf6 <fsmManager_isStateOut>
 80051de:	4603      	mov	r3, r0
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d075      	beq.n	80052d0 <usSensor_handler+0x328>
				fsmManager_stateOut(&usSensor_state);
 80051e4:	482c      	ldr	r0, [pc, #176]	; (8005298 <usSensor_handler+0x2f0>)
 80051e6:	f7fc fd20 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 80051ea:	e071      	b.n	80052d0 <usSensor_handler+0x328>



		case __usSensor_errorEchoOverflow:
			if(fsmManager_isStateIn(&usSensor_state)) {
 80051ec:	482a      	ldr	r0, [pc, #168]	; (8005298 <usSensor_handler+0x2f0>)
 80051ee:	f7fc fcf7 	bl	8001be0 <fsmManager_isStateIn>
 80051f2:	4603      	mov	r3, r0
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d002      	beq.n	80051fe <usSensor_handler+0x256>
				fsmManager_stateIn(&usSensor_state);
 80051f8:	4827      	ldr	r0, [pc, #156]	; (8005298 <usSensor_handler+0x2f0>)
 80051fa:	f7fc fd07 	bl	8001c0c <fsmManager_stateIn>
			}

			flags_usSensorError.bits.echo = 1;
 80051fe:	4a30      	ldr	r2, [pc, #192]	; (80052c0 <usSensor_handler+0x318>)
 8005200:	7813      	ldrb	r3, [r2, #0]
 8005202:	f043 0301 	orr.w	r3, r3, #1
 8005206:	7013      	strb	r3, [r2, #0]

			//Informs to higher layer
			if(usSensorCallback != NULL) {
 8005208:	4b2c      	ldr	r3, [pc, #176]	; (80052bc <usSensor_handler+0x314>)
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	2b00      	cmp	r3, #0
 800520e:	d004      	beq.n	800521a <usSensor_handler+0x272>
				usSensorCallback(__usSensorEvent_errorEcho, NULL);
 8005210:	4b2a      	ldr	r3, [pc, #168]	; (80052bc <usSensor_handler+0x314>)
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	2100      	movs	r1, #0
 8005216:	2001      	movs	r0, #1
 8005218:	4798      	blx	r3
			}

			fsmManager_gotoState(&usSensor_state,__usSensor_error);
 800521a:	2106      	movs	r1, #6
 800521c:	481e      	ldr	r0, [pc, #120]	; (8005298 <usSensor_handler+0x2f0>)
 800521e:	f7fc fcbd 	bl	8001b9c <fsmManager_gotoState>

			if(fsmManager_isStateOut(&usSensor_state)) {
 8005222:	481d      	ldr	r0, [pc, #116]	; (8005298 <usSensor_handler+0x2f0>)
 8005224:	f7fc fce7 	bl	8001bf6 <fsmManager_isStateOut>
 8005228:	4603      	mov	r3, r0
 800522a:	2b00      	cmp	r3, #0
 800522c:	d052      	beq.n	80052d4 <usSensor_handler+0x32c>
				fsmManager_stateOut(&usSensor_state);
 800522e:	481a      	ldr	r0, [pc, #104]	; (8005298 <usSensor_handler+0x2f0>)
 8005230:	f7fc fcfb 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 8005234:	e04e      	b.n	80052d4 <usSensor_handler+0x32c>



		case __usSensor_error:
			if(fsmManager_isStateIn(&usSensor_state)) {
 8005236:	4818      	ldr	r0, [pc, #96]	; (8005298 <usSensor_handler+0x2f0>)
 8005238:	f7fc fcd2 	bl	8001be0 <fsmManager_isStateIn>
 800523c:	4603      	mov	r3, r0
 800523e:	2b00      	cmp	r3, #0
 8005240:	d002      	beq.n	8005248 <usSensor_handler+0x2a0>
				fsmManager_stateIn(&usSensor_state);
 8005242:	4815      	ldr	r0, [pc, #84]	; (8005298 <usSensor_handler+0x2f0>)
 8005244:	f7fc fce2 	bl	8001c0c <fsmManager_stateIn>
			}

			fsmManager_gotoState(&usSensor_state,__usSensor_idle);
 8005248:	2100      	movs	r1, #0
 800524a:	4813      	ldr	r0, [pc, #76]	; (8005298 <usSensor_handler+0x2f0>)
 800524c:	f7fc fca6 	bl	8001b9c <fsmManager_gotoState>

			if(fsmManager_isStateOut(&usSensor_state)) {
 8005250:	4811      	ldr	r0, [pc, #68]	; (8005298 <usSensor_handler+0x2f0>)
 8005252:	f7fc fcd0 	bl	8001bf6 <fsmManager_isStateOut>
 8005256:	4603      	mov	r3, r0
 8005258:	2b00      	cmp	r3, #0
 800525a:	d03d      	beq.n	80052d8 <usSensor_handler+0x330>
				fsmManager_stateOut(&usSensor_state);
 800525c:	480e      	ldr	r0, [pc, #56]	; (8005298 <usSensor_handler+0x2f0>)
 800525e:	f7fc fce4 	bl	8001c2a <fsmManager_stateOut>
			}
			break;
 8005262:	e039      	b.n	80052d8 <usSensor_handler+0x330>



		default:
			if(fsmManager_isStateIn(&usSensor_state)) {
 8005264:	480c      	ldr	r0, [pc, #48]	; (8005298 <usSensor_handler+0x2f0>)
 8005266:	f7fc fcbb 	bl	8001be0 <fsmManager_isStateIn>
 800526a:	4603      	mov	r3, r0
 800526c:	2b00      	cmp	r3, #0
 800526e:	d002      	beq.n	8005276 <usSensor_handler+0x2ce>
				fsmManager_stateIn(&usSensor_state);
 8005270:	4809      	ldr	r0, [pc, #36]	; (8005298 <usSensor_handler+0x2f0>)
 8005272:	f7fc fccb 	bl	8001c0c <fsmManager_stateIn>
			}

			fsmManager_gotoState(&usSensor_state,__usSensor_idle);
 8005276:	2100      	movs	r1, #0
 8005278:	4807      	ldr	r0, [pc, #28]	; (8005298 <usSensor_handler+0x2f0>)
 800527a:	f7fc fc8f 	bl	8001b9c <fsmManager_gotoState>

			if(fsmManager_isStateOut(&usSensor_state)) {
 800527e:	4806      	ldr	r0, [pc, #24]	; (8005298 <usSensor_handler+0x2f0>)
 8005280:	f7fc fcb9 	bl	8001bf6 <fsmManager_isStateOut>
 8005284:	4603      	mov	r3, r0
 8005286:	2b00      	cmp	r3, #0
 8005288:	d027      	beq.n	80052da <usSensor_handler+0x332>
				fsmManager_stateOut(&usSensor_state);
 800528a:	4803      	ldr	r0, [pc, #12]	; (8005298 <usSensor_handler+0x2f0>)
 800528c:	f7fc fccd 	bl	8001c2a <fsmManager_stateOut>
			}
	}
}
 8005290:	e023      	b.n	80052da <usSensor_handler+0x332>
			break;
 8005292:	bf00      	nop
 8005294:	e021      	b.n	80052da <usSensor_handler+0x332>
 8005296:	bf00      	nop
 8005298:	200005b4 	.word	0x200005b4
 800529c:	200005d8 	.word	0x200005d8
 80052a0:	200005dc 	.word	0x200005dc
 80052a4:	200005c0 	.word	0x200005c0
 80052a8:	2000059c 	.word	0x2000059c
 80052ac:	200005a8 	.word	0x200005a8
 80052b0:	200005e0 	.word	0x200005e0
 80052b4:	44fa0000 	.word	0x44fa0000
 80052b8:	45bb8000 	.word	0x45bb8000
 80052bc:	200005e4 	.word	0x200005e4
 80052c0:	200005c4 	.word	0x200005c4
			break;
 80052c4:	bf00      	nop
 80052c6:	e008      	b.n	80052da <usSensor_handler+0x332>
			break;
 80052c8:	bf00      	nop
 80052ca:	e006      	b.n	80052da <usSensor_handler+0x332>
			break;
 80052cc:	bf00      	nop
 80052ce:	e004      	b.n	80052da <usSensor_handler+0x332>
			break;
 80052d0:	bf00      	nop
 80052d2:	e002      	b.n	80052da <usSensor_handler+0x332>
			break;
 80052d4:	bf00      	nop
 80052d6:	e000      	b.n	80052da <usSensor_handler+0x332>
			break;
 80052d8:	bf00      	nop
}
 80052da:	bf00      	nop
 80052dc:	bd80      	pop	{r7, pc}
 80052de:	bf00      	nop

080052e0 <usSensor_powerOn>:

void usSensor_powerOn(void)
{
 80052e0:	b580      	push	{r7, lr}
 80052e2:	af00      	add	r7, sp, #0
	pinUsVdd_write(1);
 80052e4:	2001      	movs	r0, #1
 80052e6:	f000 f845 	bl	8005374 <pinUsVdd_write>
}
 80052ea:	bf00      	nop
 80052ec:	bd80      	pop	{r7, pc}

080052ee <usSensor_powerOff>:

void usSensor_powerOff(void)
{
 80052ee:	b580      	push	{r7, lr}
 80052f0:	af00      	add	r7, sp, #0
	pinUsVdd_write(0);
 80052f2:	2000      	movs	r0, #0
 80052f4:	f000 f83e 	bl	8005374 <pinUsVdd_write>
}
 80052f8:	bf00      	nop
 80052fa:	bd80      	pop	{r7, pc}

080052fc <usSensor_measure>:

void usSensor_measure(float temp)
{
 80052fc:	b480      	push	{r7}
 80052fe:	b083      	sub	sp, #12
 8005300:	af00      	add	r7, sp, #0
 8005302:	6078      	str	r0, [r7, #4]
	temperature = temp;
 8005304:	4a06      	ldr	r2, [pc, #24]	; (8005320 <usSensor_measure+0x24>)
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	6013      	str	r3, [r2, #0]

	flags_usSensor.bits.requestMeasure = 1;
 800530a:	4a06      	ldr	r2, [pc, #24]	; (8005324 <usSensor_measure+0x28>)
 800530c:	7813      	ldrb	r3, [r2, #0]
 800530e:	f043 0301 	orr.w	r3, r3, #1
 8005312:	7013      	strb	r3, [r2, #0]
}
 8005314:	bf00      	nop
 8005316:	370c      	adds	r7, #12
 8005318:	46bd      	mov	sp, r7
 800531a:	bc80      	pop	{r7}
 800531c:	4770      	bx	lr
 800531e:	bf00      	nop
 8005320:	20000594 	.word	0x20000594
 8005324:	200005c0 	.word	0x200005c0

08005328 <getSoundSpeed>:




static float getSoundSpeed(void)
{
 8005328:	b580      	push	{r7, lr}
 800532a:	b082      	sub	sp, #8
 800532c:	af00      	add	r7, sp, #0
	float speed = 0;
 800532e:	f04f 0300 	mov.w	r3, #0
 8005332:	607b      	str	r3, [r7, #4]

	speed = numberFloat_getLinearValue(temperature, tableTempVsSpeed, sizeof(tableTempVsSpeed)/(sizeof(float)*2));
 8005334:	4b06      	ldr	r3, [pc, #24]	; (8005350 <getSoundSpeed+0x28>)
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	220f      	movs	r2, #15
 800533a:	4906      	ldr	r1, [pc, #24]	; (8005354 <getSoundSpeed+0x2c>)
 800533c:	4618      	mov	r0, r3
 800533e:	f000 f9e3 	bl	8005708 <numberFloat_getLinearValue>
 8005342:	6078      	str	r0, [r7, #4]

	return speed;
 8005344:	687b      	ldr	r3, [r7, #4]
}
 8005346:	4618      	mov	r0, r3
 8005348:	3708      	adds	r7, #8
 800534a:	46bd      	mov	sp, r7
 800534c:	bd80      	pop	{r7, pc}
 800534e:	bf00      	nop
 8005350:	20000594 	.word	0x20000594
 8005354:	20000008 	.word	0x20000008

08005358 <usSensor_setCallback>:

void usSensor_setCallback(void (*cb)(_usSensor_event, void*))
{
 8005358:	b480      	push	{r7}
 800535a:	b083      	sub	sp, #12
 800535c:	af00      	add	r7, sp, #0
 800535e:	6078      	str	r0, [r7, #4]
	usSensorCallback = cb;
 8005360:	4a03      	ldr	r2, [pc, #12]	; (8005370 <usSensor_setCallback+0x18>)
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	6013      	str	r3, [r2, #0]
}
 8005366:	bf00      	nop
 8005368:	370c      	adds	r7, #12
 800536a:	46bd      	mov	sp, r7
 800536c:	bc80      	pop	{r7}
 800536e:	4770      	bx	lr
 8005370:	200005e4 	.word	0x200005e4

08005374 <pinUsVdd_write>:
	US_TRIGGER		input			gpio
	US_ECHO			output			input capture
*/

static void pinUsVdd_write(uint8_t state)
{
 8005374:	b580      	push	{r7, lr}
 8005376:	b082      	sub	sp, #8
 8005378:	af00      	add	r7, sp, #0
 800537a:	4603      	mov	r3, r0
 800537c:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(US_SENSOR_VDD_PORT, US_SENSOR_VDD_PIN, state);
 800537e:	79fb      	ldrb	r3, [r7, #7]
 8005380:	461a      	mov	r2, r3
 8005382:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005386:	4803      	ldr	r0, [pc, #12]	; (8005394 <pinUsVdd_write+0x20>)
 8005388:	f001 fad6 	bl	8006938 <HAL_GPIO_WritePin>
}
 800538c:	bf00      	nop
 800538e:	3708      	adds	r7, #8
 8005390:	46bd      	mov	sp, r7
 8005392:	bd80      	pop	{r7, pc}
 8005394:	40010c00 	.word	0x40010c00

08005398 <pinUsTrigger_write>:

static void pinUsTrigger_write(uint8_t state)
{
 8005398:	b580      	push	{r7, lr}
 800539a:	b082      	sub	sp, #8
 800539c:	af00      	add	r7, sp, #0
 800539e:	4603      	mov	r3, r0
 80053a0:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(US_SENSOR_TRIGGER_PORT, US_SENSOR_TRIGGER_PIN, state);
 80053a2:	79fb      	ldrb	r3, [r7, #7]
 80053a4:	461a      	mov	r2, r3
 80053a6:	2102      	movs	r1, #2
 80053a8:	4803      	ldr	r0, [pc, #12]	; (80053b8 <pinUsTrigger_write+0x20>)
 80053aa:	f001 fac5 	bl	8006938 <HAL_GPIO_WritePin>
}
 80053ae:	bf00      	nop
 80053b0:	3708      	adds	r7, #8
 80053b2:	46bd      	mov	sp, r7
 80053b4:	bd80      	pop	{r7, pc}
 80053b6:	bf00      	nop
 80053b8:	40010c00 	.word	0x40010c00

080053bc <pinUsEcho_inputCaptureStart>:

static void pinUsEcho_inputCaptureStart(void)
{
 80053bc:	b580      	push	{r7, lr}
 80053be:	af00      	add	r7, sp, #0
	HAL_TIM_IC_Start_IT(usHtim, US_SENSOR_ECHO_TIM_CHANNEL);
 80053c0:	4b03      	ldr	r3, [pc, #12]	; (80053d0 <pinUsEcho_inputCaptureStart+0x14>)
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	2108      	movs	r1, #8
 80053c6:	4618      	mov	r0, r3
 80053c8:	f002 fab6 	bl	8007938 <HAL_TIM_IC_Start_IT>
}
 80053cc:	bf00      	nop
 80053ce:	bd80      	pop	{r7, pc}
 80053d0:	20000598 	.word	0x20000598

080053d4 <pinUsEcho_inputCaptureStop>:

static void pinUsEcho_inputCaptureStop(void)
{
 80053d4:	b580      	push	{r7, lr}
 80053d6:	af00      	add	r7, sp, #0
	HAL_TIM_IC_Stop_IT(usHtim, US_SENSOR_ECHO_TIM_CHANNEL);
 80053d8:	4b03      	ldr	r3, [pc, #12]	; (80053e8 <pinUsEcho_inputCaptureStop+0x14>)
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	2108      	movs	r1, #8
 80053de:	4618      	mov	r0, r3
 80053e0:	f002 fbb0 	bl	8007b44 <HAL_TIM_IC_Stop_IT>
}
 80053e4:	bf00      	nop
 80053e6:	bd80      	pop	{r7, pc}
 80053e8:	20000598 	.word	0x20000598

080053ec <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80053ec:	b580      	push	{r7, lr}
 80053ee:	b082      	sub	sp, #8
 80053f0:	af00      	add	r7, sp, #0
 80053f2:	6078      	str	r0, [r7, #4]
	if(htim->Instance == usHtim->Instance && htim->Channel == usHtim->Channel) {
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681a      	ldr	r2, [r3, #0]
 80053f8:	4b34      	ldr	r3, [pc, #208]	; (80054cc <HAL_TIM_IC_CaptureCallback+0xe0>)
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	429a      	cmp	r2, r3
 8005400:	d15f      	bne.n	80054c2 <HAL_TIM_IC_CaptureCallback+0xd6>
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	7f1a      	ldrb	r2, [r3, #28]
 8005406:	4b31      	ldr	r3, [pc, #196]	; (80054cc <HAL_TIM_IC_CaptureCallback+0xe0>)
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	7f1b      	ldrb	r3, [r3, #28]
 800540c:	429a      	cmp	r2, r3
 800540e:	d158      	bne.n	80054c2 <HAL_TIM_IC_CaptureCallback+0xd6>
		if(flags_usSensor.bits.isFirstCaptured == 0) {
 8005410:	4b2f      	ldr	r3, [pc, #188]	; (80054d0 <HAL_TIM_IC_CaptureCallback+0xe4>)
 8005412:	785b      	ldrb	r3, [r3, #1]
 8005414:	f003 0304 	and.w	r3, r3, #4
 8005418:	b2db      	uxtb	r3, r3
 800541a:	2b00      	cmp	r3, #0
 800541c:	d10e      	bne.n	800543c <HAL_TIM_IC_CaptureCallback+0x50>
			flags_usSensor.bits.isFirstCaptured = 1;
 800541e:	4a2c      	ldr	r2, [pc, #176]	; (80054d0 <HAL_TIM_IC_CaptureCallback+0xe4>)
 8005420:	7853      	ldrb	r3, [r2, #1]
 8005422:	f043 0304 	orr.w	r3, r3, #4
 8005426:	7053      	strb	r3, [r2, #1]

			icVal1 = HAL_TIM_ReadCapturedValue(usHtim, US_SENSOR_ECHO_TIM_CHANNEL);
 8005428:	4b28      	ldr	r3, [pc, #160]	; (80054cc <HAL_TIM_IC_CaptureCallback+0xe0>)
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	2108      	movs	r1, #8
 800542e:	4618      	mov	r0, r3
 8005430:	f002 fe90 	bl	8008154 <HAL_TIM_ReadCapturedValue>
 8005434:	4603      	mov	r3, r0
 8005436:	4a27      	ldr	r2, [pc, #156]	; (80054d4 <HAL_TIM_IC_CaptureCallback+0xe8>)
 8005438:	6013      	str	r3, [r2, #0]
			echoTime = icDif*mFactor;

			flags_usSensor.bits.receivedEcho = 1;
		}
	}
}
 800543a:	e042      	b.n	80054c2 <HAL_TIM_IC_CaptureCallback+0xd6>
			flags_usSensor.bits.isFirstCaptured = 0;
 800543c:	4a24      	ldr	r2, [pc, #144]	; (80054d0 <HAL_TIM_IC_CaptureCallback+0xe4>)
 800543e:	7853      	ldrb	r3, [r2, #1]
 8005440:	f36f 0382 	bfc	r3, #2, #1
 8005444:	7053      	strb	r3, [r2, #1]
			icVal2 = HAL_TIM_ReadCapturedValue(usHtim, US_SENSOR_ECHO_TIM_CHANNEL);
 8005446:	4b21      	ldr	r3, [pc, #132]	; (80054cc <HAL_TIM_IC_CaptureCallback+0xe0>)
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	2108      	movs	r1, #8
 800544c:	4618      	mov	r0, r3
 800544e:	f002 fe81 	bl	8008154 <HAL_TIM_ReadCapturedValue>
 8005452:	4603      	mov	r3, r0
 8005454:	4a20      	ldr	r2, [pc, #128]	; (80054d8 <HAL_TIM_IC_CaptureCallback+0xec>)
 8005456:	6013      	str	r3, [r2, #0]
			__HAL_TIM_SET_COUNTER(usHtim, 0);
 8005458:	4b1c      	ldr	r3, [pc, #112]	; (80054cc <HAL_TIM_IC_CaptureCallback+0xe0>)
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	2200      	movs	r2, #0
 8005460:	625a      	str	r2, [r3, #36]	; 0x24
			if(icVal2 > icVal1) icDif = icVal2-icVal1;
 8005462:	4b1d      	ldr	r3, [pc, #116]	; (80054d8 <HAL_TIM_IC_CaptureCallback+0xec>)
 8005464:	681a      	ldr	r2, [r3, #0]
 8005466:	4b1b      	ldr	r3, [pc, #108]	; (80054d4 <HAL_TIM_IC_CaptureCallback+0xe8>)
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	429a      	cmp	r2, r3
 800546c:	d906      	bls.n	800547c <HAL_TIM_IC_CaptureCallback+0x90>
 800546e:	4b1a      	ldr	r3, [pc, #104]	; (80054d8 <HAL_TIM_IC_CaptureCallback+0xec>)
 8005470:	681a      	ldr	r2, [r3, #0]
 8005472:	4b18      	ldr	r3, [pc, #96]	; (80054d4 <HAL_TIM_IC_CaptureCallback+0xe8>)
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	1ad3      	subs	r3, r2, r3
 8005478:	4a18      	ldr	r2, [pc, #96]	; (80054dc <HAL_TIM_IC_CaptureCallback+0xf0>)
 800547a:	6013      	str	r3, [r2, #0]
			if(icVal1 > icVal2) icDif = (0xffffffff-icVal1)+icVal2;
 800547c:	4b15      	ldr	r3, [pc, #84]	; (80054d4 <HAL_TIM_IC_CaptureCallback+0xe8>)
 800547e:	681a      	ldr	r2, [r3, #0]
 8005480:	4b15      	ldr	r3, [pc, #84]	; (80054d8 <HAL_TIM_IC_CaptureCallback+0xec>)
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	429a      	cmp	r2, r3
 8005486:	d907      	bls.n	8005498 <HAL_TIM_IC_CaptureCallback+0xac>
 8005488:	4b13      	ldr	r3, [pc, #76]	; (80054d8 <HAL_TIM_IC_CaptureCallback+0xec>)
 800548a:	681a      	ldr	r2, [r3, #0]
 800548c:	4b11      	ldr	r3, [pc, #68]	; (80054d4 <HAL_TIM_IC_CaptureCallback+0xe8>)
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	1ad3      	subs	r3, r2, r3
 8005492:	3b01      	subs	r3, #1
 8005494:	4a11      	ldr	r2, [pc, #68]	; (80054dc <HAL_TIM_IC_CaptureCallback+0xf0>)
 8005496:	6013      	str	r3, [r2, #0]
			echoTime = icDif*mFactor;
 8005498:	4b10      	ldr	r3, [pc, #64]	; (80054dc <HAL_TIM_IC_CaptureCallback+0xf0>)
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	4618      	mov	r0, r3
 800549e:	f7fb fb2b 	bl	8000af8 <__aeabi_ui2f>
 80054a2:	4602      	mov	r2, r0
 80054a4:	4b0e      	ldr	r3, [pc, #56]	; (80054e0 <HAL_TIM_IC_CaptureCallback+0xf4>)
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	4619      	mov	r1, r3
 80054aa:	4610      	mov	r0, r2
 80054ac:	f7fb fb7c 	bl	8000ba8 <__aeabi_fmul>
 80054b0:	4603      	mov	r3, r0
 80054b2:	461a      	mov	r2, r3
 80054b4:	4b0b      	ldr	r3, [pc, #44]	; (80054e4 <HAL_TIM_IC_CaptureCallback+0xf8>)
 80054b6:	601a      	str	r2, [r3, #0]
			flags_usSensor.bits.receivedEcho = 1;
 80054b8:	4a05      	ldr	r2, [pc, #20]	; (80054d0 <HAL_TIM_IC_CaptureCallback+0xe4>)
 80054ba:	7813      	ldrb	r3, [r2, #0]
 80054bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80054c0:	7013      	strb	r3, [r2, #0]
}
 80054c2:	bf00      	nop
 80054c4:	3708      	adds	r7, #8
 80054c6:	46bd      	mov	sp, r7
 80054c8:	bd80      	pop	{r7, pc}
 80054ca:	bf00      	nop
 80054cc:	20000598 	.word	0x20000598
 80054d0:	200005c0 	.word	0x200005c0
 80054d4:	200005c8 	.word	0x200005c8
 80054d8:	200005cc 	.word	0x200005cc
 80054dc:	200005d0 	.word	0x200005d0
 80054e0:	200005d4 	.word	0x200005d4
 80054e4:	200005d8 	.word	0x200005d8

080054e8 <string_length>:

    return i;
}

uint32_t string_length(uint8_t *str)
{
 80054e8:	b480      	push	{r7}
 80054ea:	b085      	sub	sp, #20
 80054ec:	af00      	add	r7, sp, #0
 80054ee:	6078      	str	r0, [r7, #4]
    uint32_t len = 0;
 80054f0:	2300      	movs	r3, #0
 80054f2:	60fb      	str	r3, [r7, #12]

    if(str != NULL) {
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d009      	beq.n	800550e <string_length+0x26>
        while(str[len] != '\0') {
 80054fa:	e002      	b.n	8005502 <string_length+0x1a>
            len++;
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	3301      	adds	r3, #1
 8005500:	60fb      	str	r3, [r7, #12]
        while(str[len] != '\0') {
 8005502:	687a      	ldr	r2, [r7, #4]
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	4413      	add	r3, r2
 8005508:	781b      	ldrb	r3, [r3, #0]
 800550a:	2b00      	cmp	r3, #0
 800550c:	d1f6      	bne.n	80054fc <string_length+0x14>
        }
    }

    return len;
 800550e:	68fb      	ldr	r3, [r7, #12]
}
 8005510:	4618      	mov	r0, r3
 8005512:	3714      	adds	r7, #20
 8005514:	46bd      	mov	sp, r7
 8005516:	bc80      	pop	{r7}
 8005518:	4770      	bx	lr

0800551a <string_containsWithinLength>:

    return contains;
}

uint8_t string_containsWithinLength(uint8_t *str, uint8_t *subStr, uint32_t lenStr)
{
 800551a:	b580      	push	{r7, lr}
 800551c:	b088      	sub	sp, #32
 800551e:	af00      	add	r7, sp, #0
 8005520:	60f8      	str	r0, [r7, #12]
 8005522:	60b9      	str	r1, [r7, #8]
 8005524:	607a      	str	r2, [r7, #4]
	uint32_t pos = 0;
 8005526:	2300      	movs	r3, #0
 8005528:	61fb      	str	r3, [r7, #28]
	uint32_t i = 0;
 800552a:	2300      	movs	r3, #0
 800552c:	61bb      	str	r3, [r7, #24]
    uint8_t contains = 0;
 800552e:	2300      	movs	r3, #0
 8005530:	75fb      	strb	r3, [r7, #23]
    uint32_t lenSubStr;
    
    if(subStr != NULL && lenStr != 0) {
 8005532:	68bb      	ldr	r3, [r7, #8]
 8005534:	2b00      	cmp	r3, #0
 8005536:	d038      	beq.n	80055aa <string_containsWithinLength+0x90>
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	2b00      	cmp	r3, #0
 800553c:	d035      	beq.n	80055aa <string_containsWithinLength+0x90>
        lenSubStr = string_length(subStr);
 800553e:	68b8      	ldr	r0, [r7, #8]
 8005540:	f7ff ffd2 	bl	80054e8 <string_length>
 8005544:	6138      	str	r0, [r7, #16]

        if(lenSubStr <= lenStr) {
 8005546:	693a      	ldr	r2, [r7, #16]
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	429a      	cmp	r2, r3
 800554c:	d82d      	bhi.n	80055aa <string_containsWithinLength+0x90>
            while(pos < lenStr && contains == 0) {
 800554e:	e025      	b.n	800559c <string_containsWithinLength+0x82>
                i = 0;
 8005550:	2300      	movs	r3, #0
 8005552:	61bb      	str	r3, [r7, #24]

                while((pos + i) < lenStr) {
 8005554:	e019      	b.n	800558a <string_containsWithinLength+0x70>
                    if(str[pos + i] != subStr[i]) {
 8005556:	69fa      	ldr	r2, [r7, #28]
 8005558:	69bb      	ldr	r3, [r7, #24]
 800555a:	4413      	add	r3, r2
 800555c:	68fa      	ldr	r2, [r7, #12]
 800555e:	4413      	add	r3, r2
 8005560:	781a      	ldrb	r2, [r3, #0]
 8005562:	68b9      	ldr	r1, [r7, #8]
 8005564:	69bb      	ldr	r3, [r7, #24]
 8005566:	440b      	add	r3, r1
 8005568:	781b      	ldrb	r3, [r3, #0]
 800556a:	429a      	cmp	r2, r3
 800556c:	d002      	beq.n	8005574 <string_containsWithinLength+0x5a>
                        contains = 0;
 800556e:	2300      	movs	r3, #0
 8005570:	75fb      	strb	r3, [r7, #23]
                        break;
 8005572:	e010      	b.n	8005596 <string_containsWithinLength+0x7c>
                    }
                    else if ((lenSubStr - 1) == i) {
 8005574:	693b      	ldr	r3, [r7, #16]
 8005576:	3b01      	subs	r3, #1
 8005578:	69ba      	ldr	r2, [r7, #24]
 800557a:	429a      	cmp	r2, r3
 800557c:	d102      	bne.n	8005584 <string_containsWithinLength+0x6a>
                        contains = 1;
 800557e:	2301      	movs	r3, #1
 8005580:	75fb      	strb	r3, [r7, #23]
                        break;
 8005582:	e008      	b.n	8005596 <string_containsWithinLength+0x7c>
                    }

                    i++;
 8005584:	69bb      	ldr	r3, [r7, #24]
 8005586:	3301      	adds	r3, #1
 8005588:	61bb      	str	r3, [r7, #24]
                while((pos + i) < lenStr) {
 800558a:	69fa      	ldr	r2, [r7, #28]
 800558c:	69bb      	ldr	r3, [r7, #24]
 800558e:	4413      	add	r3, r2
 8005590:	687a      	ldr	r2, [r7, #4]
 8005592:	429a      	cmp	r2, r3
 8005594:	d8df      	bhi.n	8005556 <string_containsWithinLength+0x3c>
                }

                pos++;
 8005596:	69fb      	ldr	r3, [r7, #28]
 8005598:	3301      	adds	r3, #1
 800559a:	61fb      	str	r3, [r7, #28]
            while(pos < lenStr && contains == 0) {
 800559c:	69fa      	ldr	r2, [r7, #28]
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	429a      	cmp	r2, r3
 80055a2:	d202      	bcs.n	80055aa <string_containsWithinLength+0x90>
 80055a4:	7dfb      	ldrb	r3, [r7, #23]
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d0d2      	beq.n	8005550 <string_containsWithinLength+0x36>
    		}
        }
    }

    return contains;
 80055aa:	7dfb      	ldrb	r3, [r7, #23]
}
 80055ac:	4618      	mov	r0, r3
 80055ae:	3720      	adds	r7, #32
 80055b0:	46bd      	mov	sp, r7
 80055b2:	bd80      	pop	{r7, pc}

080055b4 <string_appendChar>:

    return i;
}

uint32_t string_appendChar(uint8_t *str, uint8_t c)
{
 80055b4:	b580      	push	{r7, lr}
 80055b6:	b084      	sub	sp, #16
 80055b8:	af00      	add	r7, sp, #0
 80055ba:	6078      	str	r0, [r7, #4]
 80055bc:	460b      	mov	r3, r1
 80055be:	70fb      	strb	r3, [r7, #3]
    uint32_t i = 0;
 80055c0:	2300      	movs	r3, #0
 80055c2:	60fb      	str	r3, [r7, #12]
    uint32_t len;
    
    if(str != NULL) {
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d012      	beq.n	80055f0 <string_appendChar+0x3c>
        len = string_length(str);
 80055ca:	6878      	ldr	r0, [r7, #4]
 80055cc:	f7ff ff8c 	bl	80054e8 <string_length>
 80055d0:	60b8      	str	r0, [r7, #8]

        str[len] = c;
 80055d2:	687a      	ldr	r2, [r7, #4]
 80055d4:	68bb      	ldr	r3, [r7, #8]
 80055d6:	4413      	add	r3, r2
 80055d8:	78fa      	ldrb	r2, [r7, #3]
 80055da:	701a      	strb	r2, [r3, #0]
        str[len+1] = '\0';
 80055dc:	68bb      	ldr	r3, [r7, #8]
 80055de:	3301      	adds	r3, #1
 80055e0:	687a      	ldr	r2, [r7, #4]
 80055e2:	4413      	add	r3, r2
 80055e4:	2200      	movs	r2, #0
 80055e6:	701a      	strb	r2, [r3, #0]

        i = len++;
 80055e8:	68bb      	ldr	r3, [r7, #8]
 80055ea:	1c5a      	adds	r2, r3, #1
 80055ec:	60ba      	str	r2, [r7, #8]
 80055ee:	60fb      	str	r3, [r7, #12]
    }

    return i;
 80055f0:	68fb      	ldr	r3, [r7, #12]
}
 80055f2:	4618      	mov	r0, r3
 80055f4:	3710      	adds	r7, #16
 80055f6:	46bd      	mov	sp, r7
 80055f8:	bd80      	pop	{r7, pc}

080055fa <string_appendString>:

uint32_t string_appendString(uint8_t *str1, uint8_t *str2)
{
 80055fa:	b580      	push	{r7, lr}
 80055fc:	b086      	sub	sp, #24
 80055fe:	af00      	add	r7, sp, #0
 8005600:	6078      	str	r0, [r7, #4]
 8005602:	6039      	str	r1, [r7, #0]
    uint32_t i = 0;
 8005604:	2300      	movs	r3, #0
 8005606:	617b      	str	r3, [r7, #20]
    uint32_t lenStr1;
    uint32_t lenStr2;
    
    if(str1 != NULL && str2 != NULL) {
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	2b00      	cmp	r3, #0
 800560c:	d01c      	beq.n	8005648 <string_appendString+0x4e>
 800560e:	683b      	ldr	r3, [r7, #0]
 8005610:	2b00      	cmp	r3, #0
 8005612:	d019      	beq.n	8005648 <string_appendString+0x4e>
        lenStr1 = string_length(str1);
 8005614:	6878      	ldr	r0, [r7, #4]
 8005616:	f7ff ff67 	bl	80054e8 <string_length>
 800561a:	6138      	str	r0, [r7, #16]
        lenStr2 = string_length(str2);
 800561c:	6838      	ldr	r0, [r7, #0]
 800561e:	f7ff ff63 	bl	80054e8 <string_length>
 8005622:	60f8      	str	r0, [r7, #12]

        while(i < lenStr2) {
 8005624:	e00c      	b.n	8005640 <string_appendString+0x46>
            str1[lenStr1 + i] = str2[i];
 8005626:	683a      	ldr	r2, [r7, #0]
 8005628:	697b      	ldr	r3, [r7, #20]
 800562a:	441a      	add	r2, r3
 800562c:	6939      	ldr	r1, [r7, #16]
 800562e:	697b      	ldr	r3, [r7, #20]
 8005630:	440b      	add	r3, r1
 8005632:	6879      	ldr	r1, [r7, #4]
 8005634:	440b      	add	r3, r1
 8005636:	7812      	ldrb	r2, [r2, #0]
 8005638:	701a      	strb	r2, [r3, #0]

            i++;
 800563a:	697b      	ldr	r3, [r7, #20]
 800563c:	3301      	adds	r3, #1
 800563e:	617b      	str	r3, [r7, #20]
        while(i < lenStr2) {
 8005640:	697a      	ldr	r2, [r7, #20]
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	429a      	cmp	r2, r3
 8005646:	d3ee      	bcc.n	8005626 <string_appendString+0x2c>
        }
    }

    return i;
 8005648:	697b      	ldr	r3, [r7, #20]
}
 800564a:	4618      	mov	r0, r3
 800564c:	3718      	adds	r7, #24
 800564e:	46bd      	mov	sp, r7
 8005650:	bd80      	pop	{r7, pc}
	...

08005654 <ascii_convertNum>:

    return pos;
}

uint32_t ascii_convertNum(uint8_t *strAscii, uint32_t num)
{
 8005654:	b580      	push	{r7, lr}
 8005656:	b084      	sub	sp, #16
 8005658:	af00      	add	r7, sp, #0
 800565a:	6078      	str	r0, [r7, #4]
 800565c:	6039      	str	r1, [r7, #0]
    uint32_t i = 0;
 800565e:	2300      	movs	r3, #0
 8005660:	60fb      	str	r3, [r7, #12]
    uint32_t digits = 0;
 8005662:	2300      	movs	r3, #0
 8005664:	60bb      	str	r3, [r7, #8]
    digits = number_getDigits(num);
 8005666:	6838      	ldr	r0, [r7, #0]
 8005668:	f000 f834 	bl	80056d4 <number_getDigits>
 800566c:	60b8      	str	r0, [r7, #8]

    if(strAscii != NULL) {
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	2b00      	cmp	r3, #0
 8005672:	d028      	beq.n	80056c6 <ascii_convertNum+0x72>
        for(i = 0; i < digits; i++) {
 8005674:	2300      	movs	r3, #0
 8005676:	60fb      	str	r3, [r7, #12]
 8005678:	e01c      	b.n	80056b4 <ascii_convertNum+0x60>
            strAscii[digits - 1 - i] = num % 10 + '0';
 800567a:	6839      	ldr	r1, [r7, #0]
 800567c:	4b14      	ldr	r3, [pc, #80]	; (80056d0 <ascii_convertNum+0x7c>)
 800567e:	fba3 2301 	umull	r2, r3, r3, r1
 8005682:	08da      	lsrs	r2, r3, #3
 8005684:	4613      	mov	r3, r2
 8005686:	009b      	lsls	r3, r3, #2
 8005688:	4413      	add	r3, r2
 800568a:	005b      	lsls	r3, r3, #1
 800568c:	1aca      	subs	r2, r1, r3
 800568e:	b2d2      	uxtb	r2, r2
 8005690:	68b9      	ldr	r1, [r7, #8]
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	1acb      	subs	r3, r1, r3
 8005696:	3b01      	subs	r3, #1
 8005698:	6879      	ldr	r1, [r7, #4]
 800569a:	440b      	add	r3, r1
 800569c:	3230      	adds	r2, #48	; 0x30
 800569e:	b2d2      	uxtb	r2, r2
 80056a0:	701a      	strb	r2, [r3, #0]
            num /= 10;
 80056a2:	683b      	ldr	r3, [r7, #0]
 80056a4:	4a0a      	ldr	r2, [pc, #40]	; (80056d0 <ascii_convertNum+0x7c>)
 80056a6:	fba2 2303 	umull	r2, r3, r2, r3
 80056aa:	08db      	lsrs	r3, r3, #3
 80056ac:	603b      	str	r3, [r7, #0]
        for(i = 0; i < digits; i++) {
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	3301      	adds	r3, #1
 80056b2:	60fb      	str	r3, [r7, #12]
 80056b4:	68fa      	ldr	r2, [r7, #12]
 80056b6:	68bb      	ldr	r3, [r7, #8]
 80056b8:	429a      	cmp	r2, r3
 80056ba:	d3de      	bcc.n	800567a <ascii_convertNum+0x26>
        }

        strAscii[digits] = '\0';
 80056bc:	687a      	ldr	r2, [r7, #4]
 80056be:	68bb      	ldr	r3, [r7, #8]
 80056c0:	4413      	add	r3, r2
 80056c2:	2200      	movs	r2, #0
 80056c4:	701a      	strb	r2, [r3, #0]
    }

    return i;
 80056c6:	68fb      	ldr	r3, [r7, #12]
}
 80056c8:	4618      	mov	r0, r3
 80056ca:	3710      	adds	r7, #16
 80056cc:	46bd      	mov	sp, r7
 80056ce:	bd80      	pop	{r7, pc}
 80056d0:	cccccccd 	.word	0xcccccccd

080056d4 <number_getDigits>:




uint32_t number_getDigits(uint32_t num)
{
 80056d4:	b480      	push	{r7}
 80056d6:	b085      	sub	sp, #20
 80056d8:	af00      	add	r7, sp, #0
 80056da:	6078      	str	r0, [r7, #4]
    uint32_t digits = 0;
 80056dc:	2300      	movs	r3, #0
 80056de:	60fb      	str	r3, [r7, #12]

	do {
		num /= 10;
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	4a08      	ldr	r2, [pc, #32]	; (8005704 <number_getDigits+0x30>)
 80056e4:	fba2 2303 	umull	r2, r3, r2, r3
 80056e8:	08db      	lsrs	r3, r3, #3
 80056ea:	607b      	str	r3, [r7, #4]
		digits++;
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	3301      	adds	r3, #1
 80056f0:	60fb      	str	r3, [r7, #12]
	} while(num != 0);
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d1f3      	bne.n	80056e0 <number_getDigits+0xc>

	return digits;
 80056f8:	68fb      	ldr	r3, [r7, #12]
}
 80056fa:	4618      	mov	r0, r3
 80056fc:	3714      	adds	r7, #20
 80056fe:	46bd      	mov	sp, r7
 8005700:	bc80      	pop	{r7}
 8005702:	4770      	bx	lr
 8005704:	cccccccd 	.word	0xcccccccd

08005708 <numberFloat_getLinearValue>:

    return pos;
}

float numberFloat_getLinearValue(float x, float table[][2], uint32_t size)
{
 8005708:	b590      	push	{r4, r7, lr}
 800570a:	b089      	sub	sp, #36	; 0x24
 800570c:	af00      	add	r7, sp, #0
 800570e:	60f8      	str	r0, [r7, #12]
 8005710:	60b9      	str	r1, [r7, #8]
 8005712:	607a      	str	r2, [r7, #4]
    float y = 0;
 8005714:	f04f 0300 	mov.w	r3, #0
 8005718:	61bb      	str	r3, [r7, #24]
    float m = 0;
 800571a:	f04f 0300 	mov.w	r3, #0
 800571e:	617b      	str	r3, [r7, #20]
    uint32_t nSegment = 0;
 8005720:	2300      	movs	r3, #0
 8005722:	61fb      	str	r3, [r7, #28]

    while(x > table[nSegment][0] && nSegment < size) {
 8005724:	e002      	b.n	800572c <numberFloat_getLinearValue+0x24>
        nSegment++;
 8005726:	69fb      	ldr	r3, [r7, #28]
 8005728:	3301      	adds	r3, #1
 800572a:	61fb      	str	r3, [r7, #28]
    while(x > table[nSegment][0] && nSegment < size) {
 800572c:	69fb      	ldr	r3, [r7, #28]
 800572e:	00db      	lsls	r3, r3, #3
 8005730:	68ba      	ldr	r2, [r7, #8]
 8005732:	4413      	add	r3, r2
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	4619      	mov	r1, r3
 8005738:	68f8      	ldr	r0, [r7, #12]
 800573a:	f7fb fbf1 	bl	8000f20 <__aeabi_fcmpgt>
 800573e:	4603      	mov	r3, r0
 8005740:	2b00      	cmp	r3, #0
 8005742:	d003      	beq.n	800574c <numberFloat_getLinearValue+0x44>
 8005744:	69fa      	ldr	r2, [r7, #28]
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	429a      	cmp	r2, r3
 800574a:	d3ec      	bcc.n	8005726 <numberFloat_getLinearValue+0x1e>
    }

    if(nSegment == 0) {
 800574c:	69fb      	ldr	r3, [r7, #28]
 800574e:	2b00      	cmp	r3, #0
 8005750:	d102      	bne.n	8005758 <numberFloat_getLinearValue+0x50>
        nSegment = 1;
 8005752:	2301      	movs	r3, #1
 8005754:	61fb      	str	r3, [r7, #28]
 8005756:	e006      	b.n	8005766 <numberFloat_getLinearValue+0x5e>
    }
    else if(nSegment == size) {
 8005758:	69fa      	ldr	r2, [r7, #28]
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	429a      	cmp	r2, r3
 800575e:	d102      	bne.n	8005766 <numberFloat_getLinearValue+0x5e>
        nSegment = size - 1;
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	3b01      	subs	r3, #1
 8005764:	61fb      	str	r3, [r7, #28]
    }

    m = (table[nSegment][1]-table[nSegment-1][1]) / (table[nSegment][0]-table[nSegment-1][0]);
 8005766:	69fb      	ldr	r3, [r7, #28]
 8005768:	00db      	lsls	r3, r3, #3
 800576a:	68ba      	ldr	r2, [r7, #8]
 800576c:	4413      	add	r3, r2
 800576e:	6858      	ldr	r0, [r3, #4]
 8005770:	69fb      	ldr	r3, [r7, #28]
 8005772:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 8005776:	3b01      	subs	r3, #1
 8005778:	00db      	lsls	r3, r3, #3
 800577a:	68ba      	ldr	r2, [r7, #8]
 800577c:	4413      	add	r3, r2
 800577e:	685b      	ldr	r3, [r3, #4]
 8005780:	4619      	mov	r1, r3
 8005782:	f7fb f907 	bl	8000994 <__aeabi_fsub>
 8005786:	4603      	mov	r3, r0
 8005788:	461c      	mov	r4, r3
 800578a:	69fb      	ldr	r3, [r7, #28]
 800578c:	00db      	lsls	r3, r3, #3
 800578e:	68ba      	ldr	r2, [r7, #8]
 8005790:	4413      	add	r3, r2
 8005792:	6818      	ldr	r0, [r3, #0]
 8005794:	69fb      	ldr	r3, [r7, #28]
 8005796:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 800579a:	3b01      	subs	r3, #1
 800579c:	00db      	lsls	r3, r3, #3
 800579e:	68ba      	ldr	r2, [r7, #8]
 80057a0:	4413      	add	r3, r2
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	4619      	mov	r1, r3
 80057a6:	f7fb f8f5 	bl	8000994 <__aeabi_fsub>
 80057aa:	4603      	mov	r3, r0
 80057ac:	4619      	mov	r1, r3
 80057ae:	4620      	mov	r0, r4
 80057b0:	f7fb faae 	bl	8000d10 <__aeabi_fdiv>
 80057b4:	4603      	mov	r3, r0
 80057b6:	617b      	str	r3, [r7, #20]
    y = m * (x - table[nSegment-1][0]) + table[nSegment-1][1];
 80057b8:	69fb      	ldr	r3, [r7, #28]
 80057ba:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 80057be:	3b01      	subs	r3, #1
 80057c0:	00db      	lsls	r3, r3, #3
 80057c2:	68ba      	ldr	r2, [r7, #8]
 80057c4:	4413      	add	r3, r2
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	4619      	mov	r1, r3
 80057ca:	68f8      	ldr	r0, [r7, #12]
 80057cc:	f7fb f8e2 	bl	8000994 <__aeabi_fsub>
 80057d0:	4603      	mov	r3, r0
 80057d2:	6979      	ldr	r1, [r7, #20]
 80057d4:	4618      	mov	r0, r3
 80057d6:	f7fb f9e7 	bl	8000ba8 <__aeabi_fmul>
 80057da:	4603      	mov	r3, r0
 80057dc:	4618      	mov	r0, r3
 80057de:	69fb      	ldr	r3, [r7, #28]
 80057e0:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 80057e4:	3b01      	subs	r3, #1
 80057e6:	00db      	lsls	r3, r3, #3
 80057e8:	68ba      	ldr	r2, [r7, #8]
 80057ea:	4413      	add	r3, r2
 80057ec:	685b      	ldr	r3, [r3, #4]
 80057ee:	4619      	mov	r1, r3
 80057f0:	f7fb f8d2 	bl	8000998 <__addsf3>
 80057f4:	4603      	mov	r3, r0
 80057f6:	61bb      	str	r3, [r7, #24]

    return y;
 80057f8:	69bb      	ldr	r3, [r7, #24]
}
 80057fa:	4618      	mov	r0, r3
 80057fc:	3724      	adds	r7, #36	; 0x24
 80057fe:	46bd      	mov	sp, r7
 8005800:	bd90      	pop	{r4, r7, pc}

08005802 <ringBufferOfUint8_indexOf>:
	}
}


uint32_t ringBufferOfUint8_indexOf(uint8_t *rb, uint32_t ptrStart, uint32_t ptrEnd, uint8_t c, uint32_t rbLen)
{
 8005802:	b480      	push	{r7}
 8005804:	b087      	sub	sp, #28
 8005806:	af00      	add	r7, sp, #0
 8005808:	60f8      	str	r0, [r7, #12]
 800580a:	60b9      	str	r1, [r7, #8]
 800580c:	607a      	str	r2, [r7, #4]
 800580e:	70fb      	strb	r3, [r7, #3]
    uint32_t i = ptrStart;
 8005810:	68bb      	ldr	r3, [r7, #8]
 8005812:	617b      	str	r3, [r7, #20]
    uint8_t matched = 0;
 8005814:	2300      	movs	r3, #0
 8005816:	74fb      	strb	r3, [r7, #19]

	while( i != ptrEnd) {
 8005818:	e015      	b.n	8005846 <ringBufferOfUint8_indexOf+0x44>

		if(rb[i] == c) {
 800581a:	68fa      	ldr	r2, [r7, #12]
 800581c:	697b      	ldr	r3, [r7, #20]
 800581e:	4413      	add	r3, r2
 8005820:	781b      	ldrb	r3, [r3, #0]
 8005822:	78fa      	ldrb	r2, [r7, #3]
 8005824:	429a      	cmp	r2, r3
 8005826:	d102      	bne.n	800582e <ringBufferOfUint8_indexOf+0x2c>
            matched = 1;
 8005828:	2301      	movs	r3, #1
 800582a:	74fb      	strb	r3, [r7, #19]
			break;
 800582c:	e00f      	b.n	800584e <ringBufferOfUint8_indexOf+0x4c>
		}

		i++;
 800582e:	697b      	ldr	r3, [r7, #20]
 8005830:	3301      	adds	r3, #1
 8005832:	617b      	str	r3, [r7, #20]
        i%=rbLen;
 8005834:	697b      	ldr	r3, [r7, #20]
 8005836:	6a3a      	ldr	r2, [r7, #32]
 8005838:	fbb3 f2f2 	udiv	r2, r3, r2
 800583c:	6a39      	ldr	r1, [r7, #32]
 800583e:	fb01 f202 	mul.w	r2, r1, r2
 8005842:	1a9b      	subs	r3, r3, r2
 8005844:	617b      	str	r3, [r7, #20]
	while( i != ptrEnd) {
 8005846:	697a      	ldr	r2, [r7, #20]
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	429a      	cmp	r2, r3
 800584c:	d1e5      	bne.n	800581a <ringBufferOfUint8_indexOf+0x18>
	}

	i = (matched == 1) ? i+1 : 0;
 800584e:	7cfb      	ldrb	r3, [r7, #19]
 8005850:	2b01      	cmp	r3, #1
 8005852:	d102      	bne.n	800585a <ringBufferOfUint8_indexOf+0x58>
 8005854:	697b      	ldr	r3, [r7, #20]
 8005856:	3301      	adds	r3, #1
 8005858:	e000      	b.n	800585c <ringBufferOfUint8_indexOf+0x5a>
 800585a:	2300      	movs	r3, #0
 800585c:	617b      	str	r3, [r7, #20]

	return i;
 800585e:	697b      	ldr	r3, [r7, #20]
}
 8005860:	4618      	mov	r0, r3
 8005862:	371c      	adds	r7, #28
 8005864:	46bd      	mov	sp, r7
 8005866:	bc80      	pop	{r7}
 8005868:	4770      	bx	lr

0800586a <ringBufferOfUint8_popChunk>:

uint32_t ringBufferOfUint8_popChunk(uint8_t *rb, uint32_t ptrStart, uint32_t ptrEnd, uint8_t c, uint32_t rbLen, uint8_t *chunk)
{
 800586a:	b580      	push	{r7, lr}
 800586c:	b08a      	sub	sp, #40	; 0x28
 800586e:	af02      	add	r7, sp, #8
 8005870:	60f8      	str	r0, [r7, #12]
 8005872:	60b9      	str	r1, [r7, #8]
 8005874:	607a      	str	r2, [r7, #4]
 8005876:	70fb      	strb	r3, [r7, #3]
    uint32_t pos = 0;
 8005878:	2300      	movs	r3, #0
 800587a:	617b      	str	r3, [r7, #20]
    uint32_t chunkPos = 0;
 800587c:	2300      	movs	r3, #0
 800587e:	61fb      	str	r3, [r7, #28]

	pos = ringBufferOfUint8_indexOf(rb, ptrStart, ptrEnd, c, rbLen);
 8005880:	78fa      	ldrb	r2, [r7, #3]
 8005882:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005884:	9300      	str	r3, [sp, #0]
 8005886:	4613      	mov	r3, r2
 8005888:	687a      	ldr	r2, [r7, #4]
 800588a:	68b9      	ldr	r1, [r7, #8]
 800588c:	68f8      	ldr	r0, [r7, #12]
 800588e:	f7ff ffb8 	bl	8005802 <ringBufferOfUint8_indexOf>
 8005892:	6178      	str	r0, [r7, #20]

	if(pos > 0) {
 8005894:	697b      	ldr	r3, [r7, #20]
 8005896:	2b00      	cmp	r3, #0
 8005898:	d026      	beq.n	80058e8 <ringBufferOfUint8_popChunk+0x7e>
		pos -= 1;
 800589a:	697b      	ldr	r3, [r7, #20]
 800589c:	3b01      	subs	r3, #1
 800589e:	617b      	str	r3, [r7, #20]

		for(uint32_t i = ptrStart; i != pos + 1; i++, chunkPos++) {
 80058a0:	68bb      	ldr	r3, [r7, #8]
 80058a2:	61bb      	str	r3, [r7, #24]
 80058a4:	e016      	b.n	80058d4 <ringBufferOfUint8_popChunk+0x6a>
			i%=rbLen;
 80058a6:	69bb      	ldr	r3, [r7, #24]
 80058a8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80058aa:	fbb3 f2f2 	udiv	r2, r3, r2
 80058ae:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80058b0:	fb01 f202 	mul.w	r2, r1, r2
 80058b4:	1a9b      	subs	r3, r3, r2
 80058b6:	61bb      	str	r3, [r7, #24]
			chunk[chunkPos] = rb[i];
 80058b8:	68fa      	ldr	r2, [r7, #12]
 80058ba:	69bb      	ldr	r3, [r7, #24]
 80058bc:	441a      	add	r2, r3
 80058be:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80058c0:	69fb      	ldr	r3, [r7, #28]
 80058c2:	440b      	add	r3, r1
 80058c4:	7812      	ldrb	r2, [r2, #0]
 80058c6:	701a      	strb	r2, [r3, #0]
		for(uint32_t i = ptrStart; i != pos + 1; i++, chunkPos++) {
 80058c8:	69bb      	ldr	r3, [r7, #24]
 80058ca:	3301      	adds	r3, #1
 80058cc:	61bb      	str	r3, [r7, #24]
 80058ce:	69fb      	ldr	r3, [r7, #28]
 80058d0:	3301      	adds	r3, #1
 80058d2:	61fb      	str	r3, [r7, #28]
 80058d4:	697b      	ldr	r3, [r7, #20]
 80058d6:	3301      	adds	r3, #1
 80058d8:	69ba      	ldr	r2, [r7, #24]
 80058da:	429a      	cmp	r2, r3
 80058dc:	d1e3      	bne.n	80058a6 <ringBufferOfUint8_popChunk+0x3c>
		}
		chunk[chunkPos] = '\0';
 80058de:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80058e0:	69fb      	ldr	r3, [r7, #28]
 80058e2:	4413      	add	r3, r2
 80058e4:	2200      	movs	r2, #0
 80058e6:	701a      	strb	r2, [r3, #0]
	}

	return chunkPos;
 80058e8:	69fb      	ldr	r3, [r7, #28]
}
 80058ea:	4618      	mov	r0, r3
 80058ec:	3720      	adds	r7, #32
 80058ee:	46bd      	mov	sp, r7
 80058f0:	bd80      	pop	{r7, pc}
	...

080058f4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80058f4:	480c      	ldr	r0, [pc, #48]	; (8005928 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80058f6:	490d      	ldr	r1, [pc, #52]	; (800592c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80058f8:	4a0d      	ldr	r2, [pc, #52]	; (8005930 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80058fa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80058fc:	e002      	b.n	8005904 <LoopCopyDataInit>

080058fe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80058fe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005900:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005902:	3304      	adds	r3, #4

08005904 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005904:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005906:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005908:	d3f9      	bcc.n	80058fe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800590a:	4a0a      	ldr	r2, [pc, #40]	; (8005934 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800590c:	4c0a      	ldr	r4, [pc, #40]	; (8005938 <LoopFillZerobss+0x22>)
  movs r3, #0
 800590e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005910:	e001      	b.n	8005916 <LoopFillZerobss>

08005912 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005912:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005914:	3204      	adds	r2, #4

08005916 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005916:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005918:	d3fb      	bcc.n	8005912 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800591a:	f7ff f9a3 	bl	8004c64 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800591e:	f003 fbab 	bl	8009078 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8005922:	f7fe fc01 	bl	8004128 <main>
  bx lr
 8005926:	4770      	bx	lr
  ldr r0, =_sdata
 8005928:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800592c:	20000088 	.word	0x20000088
  ldr r2, =_sidata
 8005930:	08009408 	.word	0x08009408
  ldr r2, =_sbss
 8005934:	20000088 	.word	0x20000088
  ldr r4, =_ebss
 8005938:	2000072c 	.word	0x2000072c

0800593c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800593c:	e7fe      	b.n	800593c <ADC1_2_IRQHandler>
	...

08005940 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005940:	b580      	push	{r7, lr}
 8005942:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005944:	4b08      	ldr	r3, [pc, #32]	; (8005968 <HAL_Init+0x28>)
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	4a07      	ldr	r2, [pc, #28]	; (8005968 <HAL_Init+0x28>)
 800594a:	f043 0310 	orr.w	r3, r3, #16
 800594e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005950:	2003      	movs	r0, #3
 8005952:	f000 fd7b 	bl	800644c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005956:	200f      	movs	r0, #15
 8005958:	f000 f808 	bl	800596c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800595c:	f7fe ffea 	bl	8004934 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005960:	2300      	movs	r3, #0
}
 8005962:	4618      	mov	r0, r3
 8005964:	bd80      	pop	{r7, pc}
 8005966:	bf00      	nop
 8005968:	40022000 	.word	0x40022000

0800596c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800596c:	b580      	push	{r7, lr}
 800596e:	b082      	sub	sp, #8
 8005970:	af00      	add	r7, sp, #0
 8005972:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005974:	4b12      	ldr	r3, [pc, #72]	; (80059c0 <HAL_InitTick+0x54>)
 8005976:	681a      	ldr	r2, [r3, #0]
 8005978:	4b12      	ldr	r3, [pc, #72]	; (80059c4 <HAL_InitTick+0x58>)
 800597a:	781b      	ldrb	r3, [r3, #0]
 800597c:	4619      	mov	r1, r3
 800597e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005982:	fbb3 f3f1 	udiv	r3, r3, r1
 8005986:	fbb2 f3f3 	udiv	r3, r2, r3
 800598a:	4618      	mov	r0, r3
 800598c:	f000 fd93 	bl	80064b6 <HAL_SYSTICK_Config>
 8005990:	4603      	mov	r3, r0
 8005992:	2b00      	cmp	r3, #0
 8005994:	d001      	beq.n	800599a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8005996:	2301      	movs	r3, #1
 8005998:	e00e      	b.n	80059b8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	2b0f      	cmp	r3, #15
 800599e:	d80a      	bhi.n	80059b6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80059a0:	2200      	movs	r2, #0
 80059a2:	6879      	ldr	r1, [r7, #4]
 80059a4:	f04f 30ff 	mov.w	r0, #4294967295
 80059a8:	f000 fd5b 	bl	8006462 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80059ac:	4a06      	ldr	r2, [pc, #24]	; (80059c8 <HAL_InitTick+0x5c>)
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80059b2:	2300      	movs	r3, #0
 80059b4:	e000      	b.n	80059b8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80059b6:	2301      	movs	r3, #1
}
 80059b8:	4618      	mov	r0, r3
 80059ba:	3708      	adds	r7, #8
 80059bc:	46bd      	mov	sp, r7
 80059be:	bd80      	pop	{r7, pc}
 80059c0:	20000004 	.word	0x20000004
 80059c4:	20000084 	.word	0x20000084
 80059c8:	20000080 	.word	0x20000080

080059cc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80059cc:	b480      	push	{r7}
 80059ce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80059d0:	4b05      	ldr	r3, [pc, #20]	; (80059e8 <HAL_IncTick+0x1c>)
 80059d2:	781b      	ldrb	r3, [r3, #0]
 80059d4:	461a      	mov	r2, r3
 80059d6:	4b05      	ldr	r3, [pc, #20]	; (80059ec <HAL_IncTick+0x20>)
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	4413      	add	r3, r2
 80059dc:	4a03      	ldr	r2, [pc, #12]	; (80059ec <HAL_IncTick+0x20>)
 80059de:	6013      	str	r3, [r2, #0]
}
 80059e0:	bf00      	nop
 80059e2:	46bd      	mov	sp, r7
 80059e4:	bc80      	pop	{r7}
 80059e6:	4770      	bx	lr
 80059e8:	20000084 	.word	0x20000084
 80059ec:	20000728 	.word	0x20000728

080059f0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80059f0:	b480      	push	{r7}
 80059f2:	af00      	add	r7, sp, #0
  return uwTick;
 80059f4:	4b02      	ldr	r3, [pc, #8]	; (8005a00 <HAL_GetTick+0x10>)
 80059f6:	681b      	ldr	r3, [r3, #0]
}
 80059f8:	4618      	mov	r0, r3
 80059fa:	46bd      	mov	sp, r7
 80059fc:	bc80      	pop	{r7}
 80059fe:	4770      	bx	lr
 8005a00:	20000728 	.word	0x20000728

08005a04 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8005a04:	b580      	push	{r7, lr}
 8005a06:	b086      	sub	sp, #24
 8005a08:	af00      	add	r7, sp, #0
 8005a0a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005a0c:	2300      	movs	r3, #0
 8005a0e:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8005a10:	2300      	movs	r3, #0
 8005a12:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8005a14:	2300      	movs	r3, #0
 8005a16:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8005a18:	2300      	movs	r3, #0
 8005a1a:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d101      	bne.n	8005a26 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8005a22:	2301      	movs	r3, #1
 8005a24:	e0be      	b.n	8005ba4 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	689b      	ldr	r3, [r3, #8]
 8005a2a:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d109      	bne.n	8005a48 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	2200      	movs	r2, #0
 8005a38:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	2200      	movs	r2, #0
 8005a3e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005a42:	6878      	ldr	r0, [r7, #4]
 8005a44:	f7fe ffa8 	bl	8004998 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8005a48:	6878      	ldr	r0, [r7, #4]
 8005a4a:	f000 fbf1 	bl	8006230 <ADC_ConversionStop_Disable>
 8005a4e:	4603      	mov	r3, r0
 8005a50:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a56:	f003 0310 	and.w	r3, r3, #16
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	f040 8099 	bne.w	8005b92 <HAL_ADC_Init+0x18e>
 8005a60:	7dfb      	ldrb	r3, [r7, #23]
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	f040 8095 	bne.w	8005b92 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a6c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8005a70:	f023 0302 	bic.w	r3, r3, #2
 8005a74:	f043 0202 	orr.w	r2, r3, #2
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8005a84:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	7b1b      	ldrb	r3, [r3, #12]
 8005a8a:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8005a8c:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8005a8e:	68ba      	ldr	r2, [r7, #8]
 8005a90:	4313      	orrs	r3, r2
 8005a92:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	689b      	ldr	r3, [r3, #8]
 8005a98:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005a9c:	d003      	beq.n	8005aa6 <HAL_ADC_Init+0xa2>
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	689b      	ldr	r3, [r3, #8]
 8005aa2:	2b01      	cmp	r3, #1
 8005aa4:	d102      	bne.n	8005aac <HAL_ADC_Init+0xa8>
 8005aa6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005aaa:	e000      	b.n	8005aae <HAL_ADC_Init+0xaa>
 8005aac:	2300      	movs	r3, #0
 8005aae:	693a      	ldr	r2, [r7, #16]
 8005ab0:	4313      	orrs	r3, r2
 8005ab2:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	7d1b      	ldrb	r3, [r3, #20]
 8005ab8:	2b01      	cmp	r3, #1
 8005aba:	d119      	bne.n	8005af0 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	7b1b      	ldrb	r3, [r3, #12]
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d109      	bne.n	8005ad8 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	699b      	ldr	r3, [r3, #24]
 8005ac8:	3b01      	subs	r3, #1
 8005aca:	035a      	lsls	r2, r3, #13
 8005acc:	693b      	ldr	r3, [r7, #16]
 8005ace:	4313      	orrs	r3, r2
 8005ad0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005ad4:	613b      	str	r3, [r7, #16]
 8005ad6:	e00b      	b.n	8005af0 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005adc:	f043 0220 	orr.w	r2, r3, #32
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ae8:	f043 0201 	orr.w	r2, r3, #1
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	685b      	ldr	r3, [r3, #4]
 8005af6:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	693a      	ldr	r2, [r7, #16]
 8005b00:	430a      	orrs	r2, r1
 8005b02:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	689a      	ldr	r2, [r3, #8]
 8005b0a:	4b28      	ldr	r3, [pc, #160]	; (8005bac <HAL_ADC_Init+0x1a8>)
 8005b0c:	4013      	ands	r3, r2
 8005b0e:	687a      	ldr	r2, [r7, #4]
 8005b10:	6812      	ldr	r2, [r2, #0]
 8005b12:	68b9      	ldr	r1, [r7, #8]
 8005b14:	430b      	orrs	r3, r1
 8005b16:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	689b      	ldr	r3, [r3, #8]
 8005b1c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005b20:	d003      	beq.n	8005b2a <HAL_ADC_Init+0x126>
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	689b      	ldr	r3, [r3, #8]
 8005b26:	2b01      	cmp	r3, #1
 8005b28:	d104      	bne.n	8005b34 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	691b      	ldr	r3, [r3, #16]
 8005b2e:	3b01      	subs	r3, #1
 8005b30:	051b      	lsls	r3, r3, #20
 8005b32:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b3a:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	68fa      	ldr	r2, [r7, #12]
 8005b44:	430a      	orrs	r2, r1
 8005b46:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	689a      	ldr	r2, [r3, #8]
 8005b4e:	4b18      	ldr	r3, [pc, #96]	; (8005bb0 <HAL_ADC_Init+0x1ac>)
 8005b50:	4013      	ands	r3, r2
 8005b52:	68ba      	ldr	r2, [r7, #8]
 8005b54:	429a      	cmp	r2, r3
 8005b56:	d10b      	bne.n	8005b70 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	2200      	movs	r2, #0
 8005b5c:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b62:	f023 0303 	bic.w	r3, r3, #3
 8005b66:	f043 0201 	orr.w	r2, r3, #1
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8005b6e:	e018      	b.n	8005ba2 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b74:	f023 0312 	bic.w	r3, r3, #18
 8005b78:	f043 0210 	orr.w	r2, r3, #16
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b84:	f043 0201 	orr.w	r2, r3, #1
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8005b8c:	2301      	movs	r3, #1
 8005b8e:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8005b90:	e007      	b.n	8005ba2 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b96:	f043 0210 	orr.w	r2, r3, #16
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8005b9e:	2301      	movs	r3, #1
 8005ba0:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8005ba2:	7dfb      	ldrb	r3, [r7, #23]
}
 8005ba4:	4618      	mov	r0, r3
 8005ba6:	3718      	adds	r7, #24
 8005ba8:	46bd      	mov	sp, r7
 8005baa:	bd80      	pop	{r7, pc}
 8005bac:	ffe1f7fd 	.word	0xffe1f7fd
 8005bb0:	ff1f0efe 	.word	0xff1f0efe

08005bb4 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8005bb4:	b580      	push	{r7, lr}
 8005bb6:	b084      	sub	sp, #16
 8005bb8:	af00      	add	r7, sp, #0
 8005bba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005bbc:	2300      	movs	r3, #0
 8005bbe:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005bc6:	2b01      	cmp	r3, #1
 8005bc8:	d101      	bne.n	8005bce <HAL_ADC_Start+0x1a>
 8005bca:	2302      	movs	r3, #2
 8005bcc:	e098      	b.n	8005d00 <HAL_ADC_Start+0x14c>
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	2201      	movs	r2, #1
 8005bd2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8005bd6:	6878      	ldr	r0, [r7, #4]
 8005bd8:	f000 fad0 	bl	800617c <ADC_Enable>
 8005bdc:	4603      	mov	r3, r0
 8005bde:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8005be0:	7bfb      	ldrb	r3, [r7, #15]
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	f040 8087 	bne.w	8005cf6 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005bec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005bf0:	f023 0301 	bic.w	r3, r3, #1
 8005bf4:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	4a41      	ldr	r2, [pc, #260]	; (8005d08 <HAL_ADC_Start+0x154>)
 8005c02:	4293      	cmp	r3, r2
 8005c04:	d105      	bne.n	8005c12 <HAL_ADC_Start+0x5e>
 8005c06:	4b41      	ldr	r3, [pc, #260]	; (8005d0c <HAL_ADC_Start+0x158>)
 8005c08:	685b      	ldr	r3, [r3, #4]
 8005c0a:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d115      	bne.n	8005c3e <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c16:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	685b      	ldr	r3, [r3, #4]
 8005c24:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d026      	beq.n	8005c7a <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c30:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8005c34:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8005c3c:	e01d      	b.n	8005c7a <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c42:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	4a2f      	ldr	r2, [pc, #188]	; (8005d0c <HAL_ADC_Start+0x158>)
 8005c50:	4293      	cmp	r3, r2
 8005c52:	d004      	beq.n	8005c5e <HAL_ADC_Start+0xaa>
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	4a2b      	ldr	r2, [pc, #172]	; (8005d08 <HAL_ADC_Start+0x154>)
 8005c5a:	4293      	cmp	r3, r2
 8005c5c:	d10d      	bne.n	8005c7a <HAL_ADC_Start+0xc6>
 8005c5e:	4b2b      	ldr	r3, [pc, #172]	; (8005d0c <HAL_ADC_Start+0x158>)
 8005c60:	685b      	ldr	r3, [r3, #4]
 8005c62:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d007      	beq.n	8005c7a <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c6e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8005c72:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c7e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d006      	beq.n	8005c94 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c8a:	f023 0206 	bic.w	r2, r3, #6
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	62da      	str	r2, [r3, #44]	; 0x2c
 8005c92:	e002      	b.n	8005c9a <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	2200      	movs	r2, #0
 8005c98:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	2200      	movs	r2, #0
 8005c9e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	f06f 0202 	mvn.w	r2, #2
 8005caa:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	689b      	ldr	r3, [r3, #8]
 8005cb2:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8005cb6:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8005cba:	d113      	bne.n	8005ce4 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8005cc0:	4a11      	ldr	r2, [pc, #68]	; (8005d08 <HAL_ADC_Start+0x154>)
 8005cc2:	4293      	cmp	r3, r2
 8005cc4:	d105      	bne.n	8005cd2 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8005cc6:	4b11      	ldr	r3, [pc, #68]	; (8005d0c <HAL_ADC_Start+0x158>)
 8005cc8:	685b      	ldr	r3, [r3, #4]
 8005cca:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d108      	bne.n	8005ce4 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	689a      	ldr	r2, [r3, #8]
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8005ce0:	609a      	str	r2, [r3, #8]
 8005ce2:	e00c      	b.n	8005cfe <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	689a      	ldr	r2, [r3, #8]
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8005cf2:	609a      	str	r2, [r3, #8]
 8005cf4:	e003      	b.n	8005cfe <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	2200      	movs	r2, #0
 8005cfa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8005cfe:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d00:	4618      	mov	r0, r3
 8005d02:	3710      	adds	r7, #16
 8005d04:	46bd      	mov	sp, r7
 8005d06:	bd80      	pop	{r7, pc}
 8005d08:	40012800 	.word	0x40012800
 8005d0c:	40012400 	.word	0x40012400

08005d10 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8005d10:	b580      	push	{r7, lr}
 8005d12:	b084      	sub	sp, #16
 8005d14:	af00      	add	r7, sp, #0
 8005d16:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005d18:	2300      	movs	r3, #0
 8005d1a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005d22:	2b01      	cmp	r3, #1
 8005d24:	d101      	bne.n	8005d2a <HAL_ADC_Stop+0x1a>
 8005d26:	2302      	movs	r3, #2
 8005d28:	e01a      	b.n	8005d60 <HAL_ADC_Stop+0x50>
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	2201      	movs	r2, #1
 8005d2e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8005d32:	6878      	ldr	r0, [r7, #4]
 8005d34:	f000 fa7c 	bl	8006230 <ADC_ConversionStop_Disable>
 8005d38:	4603      	mov	r3, r0
 8005d3a:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8005d3c:	7bfb      	ldrb	r3, [r7, #15]
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d109      	bne.n	8005d56 <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d46:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8005d4a:	f023 0301 	bic.w	r3, r3, #1
 8005d4e:	f043 0201 	orr.w	r2, r3, #1
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	2200      	movs	r2, #0
 8005d5a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8005d5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d60:	4618      	mov	r0, r3
 8005d62:	3710      	adds	r7, #16
 8005d64:	46bd      	mov	sp, r7
 8005d66:	bd80      	pop	{r7, pc}

08005d68 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8005d68:	b590      	push	{r4, r7, lr}
 8005d6a:	b087      	sub	sp, #28
 8005d6c:	af00      	add	r7, sp, #0
 8005d6e:	6078      	str	r0, [r7, #4]
 8005d70:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8005d72:	2300      	movs	r3, #0
 8005d74:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8005d76:	2300      	movs	r3, #0
 8005d78:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8005d7a:	2300      	movs	r3, #0
 8005d7c:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8005d7e:	f7ff fe37 	bl	80059f0 <HAL_GetTick>
 8005d82:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	689b      	ldr	r3, [r3, #8]
 8005d8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d00b      	beq.n	8005daa <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d96:	f043 0220 	orr.w	r2, r3, #32
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	2200      	movs	r2, #0
 8005da2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 8005da6:	2301      	movs	r3, #1
 8005da8:	e0d3      	b.n	8005f52 <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	685b      	ldr	r3, [r3, #4]
 8005db0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d131      	bne.n	8005e1c <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005dbe:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d12a      	bne.n	8005e1c <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8005dc6:	e021      	b.n	8005e0c <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8005dc8:	683b      	ldr	r3, [r7, #0]
 8005dca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005dce:	d01d      	beq.n	8005e0c <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8005dd0:	683b      	ldr	r3, [r7, #0]
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d007      	beq.n	8005de6 <HAL_ADC_PollForConversion+0x7e>
 8005dd6:	f7ff fe0b 	bl	80059f0 <HAL_GetTick>
 8005dda:	4602      	mov	r2, r0
 8005ddc:	697b      	ldr	r3, [r7, #20]
 8005dde:	1ad3      	subs	r3, r2, r3
 8005de0:	683a      	ldr	r2, [r7, #0]
 8005de2:	429a      	cmp	r2, r3
 8005de4:	d212      	bcs.n	8005e0c <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	f003 0302 	and.w	r3, r3, #2
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d10b      	bne.n	8005e0c <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005df8:	f043 0204 	orr.w	r2, r3, #4
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	629a      	str	r2, [r3, #40]	; 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	2200      	movs	r2, #0
 8005e04:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
            
            return HAL_TIMEOUT;
 8005e08:	2303      	movs	r3, #3
 8005e0a:	e0a2      	b.n	8005f52 <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	f003 0302 	and.w	r3, r3, #2
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d0d6      	beq.n	8005dc8 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8005e1a:	e070      	b.n	8005efe <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8005e1c:	4b4f      	ldr	r3, [pc, #316]	; (8005f5c <HAL_ADC_PollForConversion+0x1f4>)
 8005e1e:	681c      	ldr	r4, [r3, #0]
 8005e20:	2002      	movs	r0, #2
 8005e22:	f001 fa89 	bl	8007338 <HAL_RCCEx_GetPeriphCLKFreq>
 8005e26:	4603      	mov	r3, r0
 8005e28:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	6919      	ldr	r1, [r3, #16]
 8005e32:	4b4b      	ldr	r3, [pc, #300]	; (8005f60 <HAL_ADC_PollForConversion+0x1f8>)
 8005e34:	400b      	ands	r3, r1
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d118      	bne.n	8005e6c <HAL_ADC_PollForConversion+0x104>
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	68d9      	ldr	r1, [r3, #12]
 8005e40:	4b48      	ldr	r3, [pc, #288]	; (8005f64 <HAL_ADC_PollForConversion+0x1fc>)
 8005e42:	400b      	ands	r3, r1
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d111      	bne.n	8005e6c <HAL_ADC_PollForConversion+0x104>
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	6919      	ldr	r1, [r3, #16]
 8005e4e:	4b46      	ldr	r3, [pc, #280]	; (8005f68 <HAL_ADC_PollForConversion+0x200>)
 8005e50:	400b      	ands	r3, r1
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d108      	bne.n	8005e68 <HAL_ADC_PollForConversion+0x100>
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	68d9      	ldr	r1, [r3, #12]
 8005e5c:	4b43      	ldr	r3, [pc, #268]	; (8005f6c <HAL_ADC_PollForConversion+0x204>)
 8005e5e:	400b      	ands	r3, r1
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d101      	bne.n	8005e68 <HAL_ADC_PollForConversion+0x100>
 8005e64:	2314      	movs	r3, #20
 8005e66:	e020      	b.n	8005eaa <HAL_ADC_PollForConversion+0x142>
 8005e68:	2329      	movs	r3, #41	; 0x29
 8005e6a:	e01e      	b.n	8005eaa <HAL_ADC_PollForConversion+0x142>
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	6919      	ldr	r1, [r3, #16]
 8005e72:	4b3d      	ldr	r3, [pc, #244]	; (8005f68 <HAL_ADC_PollForConversion+0x200>)
 8005e74:	400b      	ands	r3, r1
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d106      	bne.n	8005e88 <HAL_ADC_PollForConversion+0x120>
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	68d9      	ldr	r1, [r3, #12]
 8005e80:	4b3a      	ldr	r3, [pc, #232]	; (8005f6c <HAL_ADC_PollForConversion+0x204>)
 8005e82:	400b      	ands	r3, r1
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d00d      	beq.n	8005ea4 <HAL_ADC_PollForConversion+0x13c>
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	6919      	ldr	r1, [r3, #16]
 8005e8e:	4b38      	ldr	r3, [pc, #224]	; (8005f70 <HAL_ADC_PollForConversion+0x208>)
 8005e90:	400b      	ands	r3, r1
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d108      	bne.n	8005ea8 <HAL_ADC_PollForConversion+0x140>
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	68d9      	ldr	r1, [r3, #12]
 8005e9c:	4b34      	ldr	r3, [pc, #208]	; (8005f70 <HAL_ADC_PollForConversion+0x208>)
 8005e9e:	400b      	ands	r3, r1
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d101      	bne.n	8005ea8 <HAL_ADC_PollForConversion+0x140>
 8005ea4:	2354      	movs	r3, #84	; 0x54
 8005ea6:	e000      	b.n	8005eaa <HAL_ADC_PollForConversion+0x142>
 8005ea8:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8005eaa:	fb02 f303 	mul.w	r3, r2, r3
 8005eae:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8005eb0:	e021      	b.n	8005ef6 <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8005eb2:	683b      	ldr	r3, [r7, #0]
 8005eb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005eb8:	d01a      	beq.n	8005ef0 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8005eba:	683b      	ldr	r3, [r7, #0]
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d007      	beq.n	8005ed0 <HAL_ADC_PollForConversion+0x168>
 8005ec0:	f7ff fd96 	bl	80059f0 <HAL_GetTick>
 8005ec4:	4602      	mov	r2, r0
 8005ec6:	697b      	ldr	r3, [r7, #20]
 8005ec8:	1ad3      	subs	r3, r2, r3
 8005eca:	683a      	ldr	r2, [r7, #0]
 8005ecc:	429a      	cmp	r2, r3
 8005ece:	d20f      	bcs.n	8005ef0 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	693a      	ldr	r2, [r7, #16]
 8005ed4:	429a      	cmp	r2, r3
 8005ed6:	d90b      	bls.n	8005ef0 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005edc:	f043 0204 	orr.w	r2, r3, #4
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	629a      	str	r2, [r3, #40]	; 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	2200      	movs	r2, #0
 8005ee8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

            return HAL_TIMEOUT;
 8005eec:	2303      	movs	r3, #3
 8005eee:	e030      	b.n	8005f52 <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	3301      	adds	r3, #1
 8005ef4:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	693a      	ldr	r2, [r7, #16]
 8005efa:	429a      	cmp	r2, r3
 8005efc:	d8d9      	bhi.n	8005eb2 <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	f06f 0212 	mvn.w	r2, #18
 8005f06:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f0c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	689b      	ldr	r3, [r3, #8]
 8005f1a:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8005f1e:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8005f22:	d115      	bne.n	8005f50 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d111      	bne.n	8005f50 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f30:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f3c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d105      	bne.n	8005f50 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f48:	f043 0201 	orr.w	r2, r3, #1
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8005f50:	2300      	movs	r3, #0
}
 8005f52:	4618      	mov	r0, r3
 8005f54:	371c      	adds	r7, #28
 8005f56:	46bd      	mov	sp, r7
 8005f58:	bd90      	pop	{r4, r7, pc}
 8005f5a:	bf00      	nop
 8005f5c:	20000004 	.word	0x20000004
 8005f60:	24924924 	.word	0x24924924
 8005f64:	00924924 	.word	0x00924924
 8005f68:	12492492 	.word	0x12492492
 8005f6c:	00492492 	.word	0x00492492
 8005f70:	00249249 	.word	0x00249249

08005f74 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8005f74:	b480      	push	{r7}
 8005f76:	b083      	sub	sp, #12
 8005f78:	af00      	add	r7, sp, #0
 8005f7a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8005f82:	4618      	mov	r0, r3
 8005f84:	370c      	adds	r7, #12
 8005f86:	46bd      	mov	sp, r7
 8005f88:	bc80      	pop	{r7}
 8005f8a:	4770      	bx	lr

08005f8c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8005f8c:	b480      	push	{r7}
 8005f8e:	b085      	sub	sp, #20
 8005f90:	af00      	add	r7, sp, #0
 8005f92:	6078      	str	r0, [r7, #4]
 8005f94:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005f96:	2300      	movs	r3, #0
 8005f98:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8005f9a:	2300      	movs	r3, #0
 8005f9c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005fa4:	2b01      	cmp	r3, #1
 8005fa6:	d101      	bne.n	8005fac <HAL_ADC_ConfigChannel+0x20>
 8005fa8:	2302      	movs	r3, #2
 8005faa:	e0dc      	b.n	8006166 <HAL_ADC_ConfigChannel+0x1da>
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	2201      	movs	r2, #1
 8005fb0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8005fb4:	683b      	ldr	r3, [r7, #0]
 8005fb6:	685b      	ldr	r3, [r3, #4]
 8005fb8:	2b06      	cmp	r3, #6
 8005fba:	d81c      	bhi.n	8005ff6 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005fc2:	683b      	ldr	r3, [r7, #0]
 8005fc4:	685a      	ldr	r2, [r3, #4]
 8005fc6:	4613      	mov	r3, r2
 8005fc8:	009b      	lsls	r3, r3, #2
 8005fca:	4413      	add	r3, r2
 8005fcc:	3b05      	subs	r3, #5
 8005fce:	221f      	movs	r2, #31
 8005fd0:	fa02 f303 	lsl.w	r3, r2, r3
 8005fd4:	43db      	mvns	r3, r3
 8005fd6:	4019      	ands	r1, r3
 8005fd8:	683b      	ldr	r3, [r7, #0]
 8005fda:	6818      	ldr	r0, [r3, #0]
 8005fdc:	683b      	ldr	r3, [r7, #0]
 8005fde:	685a      	ldr	r2, [r3, #4]
 8005fe0:	4613      	mov	r3, r2
 8005fe2:	009b      	lsls	r3, r3, #2
 8005fe4:	4413      	add	r3, r2
 8005fe6:	3b05      	subs	r3, #5
 8005fe8:	fa00 f203 	lsl.w	r2, r0, r3
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	430a      	orrs	r2, r1
 8005ff2:	635a      	str	r2, [r3, #52]	; 0x34
 8005ff4:	e03c      	b.n	8006070 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8005ff6:	683b      	ldr	r3, [r7, #0]
 8005ff8:	685b      	ldr	r3, [r3, #4]
 8005ffa:	2b0c      	cmp	r3, #12
 8005ffc:	d81c      	bhi.n	8006038 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8006004:	683b      	ldr	r3, [r7, #0]
 8006006:	685a      	ldr	r2, [r3, #4]
 8006008:	4613      	mov	r3, r2
 800600a:	009b      	lsls	r3, r3, #2
 800600c:	4413      	add	r3, r2
 800600e:	3b23      	subs	r3, #35	; 0x23
 8006010:	221f      	movs	r2, #31
 8006012:	fa02 f303 	lsl.w	r3, r2, r3
 8006016:	43db      	mvns	r3, r3
 8006018:	4019      	ands	r1, r3
 800601a:	683b      	ldr	r3, [r7, #0]
 800601c:	6818      	ldr	r0, [r3, #0]
 800601e:	683b      	ldr	r3, [r7, #0]
 8006020:	685a      	ldr	r2, [r3, #4]
 8006022:	4613      	mov	r3, r2
 8006024:	009b      	lsls	r3, r3, #2
 8006026:	4413      	add	r3, r2
 8006028:	3b23      	subs	r3, #35	; 0x23
 800602a:	fa00 f203 	lsl.w	r2, r0, r3
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	430a      	orrs	r2, r1
 8006034:	631a      	str	r2, [r3, #48]	; 0x30
 8006036:	e01b      	b.n	8006070 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800603e:	683b      	ldr	r3, [r7, #0]
 8006040:	685a      	ldr	r2, [r3, #4]
 8006042:	4613      	mov	r3, r2
 8006044:	009b      	lsls	r3, r3, #2
 8006046:	4413      	add	r3, r2
 8006048:	3b41      	subs	r3, #65	; 0x41
 800604a:	221f      	movs	r2, #31
 800604c:	fa02 f303 	lsl.w	r3, r2, r3
 8006050:	43db      	mvns	r3, r3
 8006052:	4019      	ands	r1, r3
 8006054:	683b      	ldr	r3, [r7, #0]
 8006056:	6818      	ldr	r0, [r3, #0]
 8006058:	683b      	ldr	r3, [r7, #0]
 800605a:	685a      	ldr	r2, [r3, #4]
 800605c:	4613      	mov	r3, r2
 800605e:	009b      	lsls	r3, r3, #2
 8006060:	4413      	add	r3, r2
 8006062:	3b41      	subs	r3, #65	; 0x41
 8006064:	fa00 f203 	lsl.w	r2, r0, r3
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	430a      	orrs	r2, r1
 800606e:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8006070:	683b      	ldr	r3, [r7, #0]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	2b09      	cmp	r3, #9
 8006076:	d91c      	bls.n	80060b2 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	68d9      	ldr	r1, [r3, #12]
 800607e:	683b      	ldr	r3, [r7, #0]
 8006080:	681a      	ldr	r2, [r3, #0]
 8006082:	4613      	mov	r3, r2
 8006084:	005b      	lsls	r3, r3, #1
 8006086:	4413      	add	r3, r2
 8006088:	3b1e      	subs	r3, #30
 800608a:	2207      	movs	r2, #7
 800608c:	fa02 f303 	lsl.w	r3, r2, r3
 8006090:	43db      	mvns	r3, r3
 8006092:	4019      	ands	r1, r3
 8006094:	683b      	ldr	r3, [r7, #0]
 8006096:	6898      	ldr	r0, [r3, #8]
 8006098:	683b      	ldr	r3, [r7, #0]
 800609a:	681a      	ldr	r2, [r3, #0]
 800609c:	4613      	mov	r3, r2
 800609e:	005b      	lsls	r3, r3, #1
 80060a0:	4413      	add	r3, r2
 80060a2:	3b1e      	subs	r3, #30
 80060a4:	fa00 f203 	lsl.w	r2, r0, r3
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	430a      	orrs	r2, r1
 80060ae:	60da      	str	r2, [r3, #12]
 80060b0:	e019      	b.n	80060e6 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	6919      	ldr	r1, [r3, #16]
 80060b8:	683b      	ldr	r3, [r7, #0]
 80060ba:	681a      	ldr	r2, [r3, #0]
 80060bc:	4613      	mov	r3, r2
 80060be:	005b      	lsls	r3, r3, #1
 80060c0:	4413      	add	r3, r2
 80060c2:	2207      	movs	r2, #7
 80060c4:	fa02 f303 	lsl.w	r3, r2, r3
 80060c8:	43db      	mvns	r3, r3
 80060ca:	4019      	ands	r1, r3
 80060cc:	683b      	ldr	r3, [r7, #0]
 80060ce:	6898      	ldr	r0, [r3, #8]
 80060d0:	683b      	ldr	r3, [r7, #0]
 80060d2:	681a      	ldr	r2, [r3, #0]
 80060d4:	4613      	mov	r3, r2
 80060d6:	005b      	lsls	r3, r3, #1
 80060d8:	4413      	add	r3, r2
 80060da:	fa00 f203 	lsl.w	r2, r0, r3
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	430a      	orrs	r2, r1
 80060e4:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80060e6:	683b      	ldr	r3, [r7, #0]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	2b10      	cmp	r3, #16
 80060ec:	d003      	beq.n	80060f6 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80060ee:	683b      	ldr	r3, [r7, #0]
 80060f0:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80060f2:	2b11      	cmp	r3, #17
 80060f4:	d132      	bne.n	800615c <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	4a1d      	ldr	r2, [pc, #116]	; (8006170 <HAL_ADC_ConfigChannel+0x1e4>)
 80060fc:	4293      	cmp	r3, r2
 80060fe:	d125      	bne.n	800614c <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	689b      	ldr	r3, [r3, #8]
 8006106:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800610a:	2b00      	cmp	r3, #0
 800610c:	d126      	bne.n	800615c <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	689a      	ldr	r2, [r3, #8]
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 800611c:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800611e:	683b      	ldr	r3, [r7, #0]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	2b10      	cmp	r3, #16
 8006124:	d11a      	bne.n	800615c <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8006126:	4b13      	ldr	r3, [pc, #76]	; (8006174 <HAL_ADC_ConfigChannel+0x1e8>)
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	4a13      	ldr	r2, [pc, #76]	; (8006178 <HAL_ADC_ConfigChannel+0x1ec>)
 800612c:	fba2 2303 	umull	r2, r3, r2, r3
 8006130:	0c9a      	lsrs	r2, r3, #18
 8006132:	4613      	mov	r3, r2
 8006134:	009b      	lsls	r3, r3, #2
 8006136:	4413      	add	r3, r2
 8006138:	005b      	lsls	r3, r3, #1
 800613a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800613c:	e002      	b.n	8006144 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800613e:	68bb      	ldr	r3, [r7, #8]
 8006140:	3b01      	subs	r3, #1
 8006142:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8006144:	68bb      	ldr	r3, [r7, #8]
 8006146:	2b00      	cmp	r3, #0
 8006148:	d1f9      	bne.n	800613e <HAL_ADC_ConfigChannel+0x1b2>
 800614a:	e007      	b.n	800615c <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006150:	f043 0220 	orr.w	r2, r3, #32
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8006158:	2301      	movs	r3, #1
 800615a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	2200      	movs	r2, #0
 8006160:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8006164:	7bfb      	ldrb	r3, [r7, #15]
}
 8006166:	4618      	mov	r0, r3
 8006168:	3714      	adds	r7, #20
 800616a:	46bd      	mov	sp, r7
 800616c:	bc80      	pop	{r7}
 800616e:	4770      	bx	lr
 8006170:	40012400 	.word	0x40012400
 8006174:	20000004 	.word	0x20000004
 8006178:	431bde83 	.word	0x431bde83

0800617c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 800617c:	b580      	push	{r7, lr}
 800617e:	b084      	sub	sp, #16
 8006180:	af00      	add	r7, sp, #0
 8006182:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006184:	2300      	movs	r3, #0
 8006186:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8006188:	2300      	movs	r3, #0
 800618a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	689b      	ldr	r3, [r3, #8]
 8006192:	f003 0301 	and.w	r3, r3, #1
 8006196:	2b01      	cmp	r3, #1
 8006198:	d040      	beq.n	800621c <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	689a      	ldr	r2, [r3, #8]
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	f042 0201 	orr.w	r2, r2, #1
 80061a8:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80061aa:	4b1f      	ldr	r3, [pc, #124]	; (8006228 <ADC_Enable+0xac>)
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	4a1f      	ldr	r2, [pc, #124]	; (800622c <ADC_Enable+0xb0>)
 80061b0:	fba2 2303 	umull	r2, r3, r2, r3
 80061b4:	0c9b      	lsrs	r3, r3, #18
 80061b6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80061b8:	e002      	b.n	80061c0 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80061ba:	68bb      	ldr	r3, [r7, #8]
 80061bc:	3b01      	subs	r3, #1
 80061be:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80061c0:	68bb      	ldr	r3, [r7, #8]
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d1f9      	bne.n	80061ba <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80061c6:	f7ff fc13 	bl	80059f0 <HAL_GetTick>
 80061ca:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80061cc:	e01f      	b.n	800620e <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80061ce:	f7ff fc0f 	bl	80059f0 <HAL_GetTick>
 80061d2:	4602      	mov	r2, r0
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	1ad3      	subs	r3, r2, r3
 80061d8:	2b02      	cmp	r3, #2
 80061da:	d918      	bls.n	800620e <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	689b      	ldr	r3, [r3, #8]
 80061e2:	f003 0301 	and.w	r3, r3, #1
 80061e6:	2b01      	cmp	r3, #1
 80061e8:	d011      	beq.n	800620e <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061ee:	f043 0210 	orr.w	r2, r3, #16
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061fa:	f043 0201 	orr.w	r2, r3, #1
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	2200      	movs	r2, #0
 8006206:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 800620a:	2301      	movs	r3, #1
 800620c:	e007      	b.n	800621e <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	689b      	ldr	r3, [r3, #8]
 8006214:	f003 0301 	and.w	r3, r3, #1
 8006218:	2b01      	cmp	r3, #1
 800621a:	d1d8      	bne.n	80061ce <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 800621c:	2300      	movs	r3, #0
}
 800621e:	4618      	mov	r0, r3
 8006220:	3710      	adds	r7, #16
 8006222:	46bd      	mov	sp, r7
 8006224:	bd80      	pop	{r7, pc}
 8006226:	bf00      	nop
 8006228:	20000004 	.word	0x20000004
 800622c:	431bde83 	.word	0x431bde83

08006230 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8006230:	b580      	push	{r7, lr}
 8006232:	b084      	sub	sp, #16
 8006234:	af00      	add	r7, sp, #0
 8006236:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006238:	2300      	movs	r3, #0
 800623a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	689b      	ldr	r3, [r3, #8]
 8006242:	f003 0301 	and.w	r3, r3, #1
 8006246:	2b01      	cmp	r3, #1
 8006248:	d12e      	bne.n	80062a8 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	689a      	ldr	r2, [r3, #8]
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	f022 0201 	bic.w	r2, r2, #1
 8006258:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800625a:	f7ff fbc9 	bl	80059f0 <HAL_GetTick>
 800625e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8006260:	e01b      	b.n	800629a <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8006262:	f7ff fbc5 	bl	80059f0 <HAL_GetTick>
 8006266:	4602      	mov	r2, r0
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	1ad3      	subs	r3, r2, r3
 800626c:	2b02      	cmp	r3, #2
 800626e:	d914      	bls.n	800629a <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	689b      	ldr	r3, [r3, #8]
 8006276:	f003 0301 	and.w	r3, r3, #1
 800627a:	2b01      	cmp	r3, #1
 800627c:	d10d      	bne.n	800629a <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006282:	f043 0210 	orr.w	r2, r3, #16
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800628e:	f043 0201 	orr.w	r2, r3, #1
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8006296:	2301      	movs	r3, #1
 8006298:	e007      	b.n	80062aa <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	689b      	ldr	r3, [r3, #8]
 80062a0:	f003 0301 	and.w	r3, r3, #1
 80062a4:	2b01      	cmp	r3, #1
 80062a6:	d0dc      	beq.n	8006262 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80062a8:	2300      	movs	r3, #0
}
 80062aa:	4618      	mov	r0, r3
 80062ac:	3710      	adds	r7, #16
 80062ae:	46bd      	mov	sp, r7
 80062b0:	bd80      	pop	{r7, pc}
	...

080062b4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80062b4:	b480      	push	{r7}
 80062b6:	b085      	sub	sp, #20
 80062b8:	af00      	add	r7, sp, #0
 80062ba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	f003 0307 	and.w	r3, r3, #7
 80062c2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80062c4:	4b0c      	ldr	r3, [pc, #48]	; (80062f8 <__NVIC_SetPriorityGrouping+0x44>)
 80062c6:	68db      	ldr	r3, [r3, #12]
 80062c8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80062ca:	68ba      	ldr	r2, [r7, #8]
 80062cc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80062d0:	4013      	ands	r3, r2
 80062d2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80062d8:	68bb      	ldr	r3, [r7, #8]
 80062da:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80062dc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80062e0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80062e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80062e6:	4a04      	ldr	r2, [pc, #16]	; (80062f8 <__NVIC_SetPriorityGrouping+0x44>)
 80062e8:	68bb      	ldr	r3, [r7, #8]
 80062ea:	60d3      	str	r3, [r2, #12]
}
 80062ec:	bf00      	nop
 80062ee:	3714      	adds	r7, #20
 80062f0:	46bd      	mov	sp, r7
 80062f2:	bc80      	pop	{r7}
 80062f4:	4770      	bx	lr
 80062f6:	bf00      	nop
 80062f8:	e000ed00 	.word	0xe000ed00

080062fc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80062fc:	b480      	push	{r7}
 80062fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006300:	4b04      	ldr	r3, [pc, #16]	; (8006314 <__NVIC_GetPriorityGrouping+0x18>)
 8006302:	68db      	ldr	r3, [r3, #12]
 8006304:	0a1b      	lsrs	r3, r3, #8
 8006306:	f003 0307 	and.w	r3, r3, #7
}
 800630a:	4618      	mov	r0, r3
 800630c:	46bd      	mov	sp, r7
 800630e:	bc80      	pop	{r7}
 8006310:	4770      	bx	lr
 8006312:	bf00      	nop
 8006314:	e000ed00 	.word	0xe000ed00

08006318 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006318:	b480      	push	{r7}
 800631a:	b083      	sub	sp, #12
 800631c:	af00      	add	r7, sp, #0
 800631e:	4603      	mov	r3, r0
 8006320:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006322:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006326:	2b00      	cmp	r3, #0
 8006328:	db0b      	blt.n	8006342 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800632a:	79fb      	ldrb	r3, [r7, #7]
 800632c:	f003 021f 	and.w	r2, r3, #31
 8006330:	4906      	ldr	r1, [pc, #24]	; (800634c <__NVIC_EnableIRQ+0x34>)
 8006332:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006336:	095b      	lsrs	r3, r3, #5
 8006338:	2001      	movs	r0, #1
 800633a:	fa00 f202 	lsl.w	r2, r0, r2
 800633e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8006342:	bf00      	nop
 8006344:	370c      	adds	r7, #12
 8006346:	46bd      	mov	sp, r7
 8006348:	bc80      	pop	{r7}
 800634a:	4770      	bx	lr
 800634c:	e000e100 	.word	0xe000e100

08006350 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006350:	b480      	push	{r7}
 8006352:	b083      	sub	sp, #12
 8006354:	af00      	add	r7, sp, #0
 8006356:	4603      	mov	r3, r0
 8006358:	6039      	str	r1, [r7, #0]
 800635a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800635c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006360:	2b00      	cmp	r3, #0
 8006362:	db0a      	blt.n	800637a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006364:	683b      	ldr	r3, [r7, #0]
 8006366:	b2da      	uxtb	r2, r3
 8006368:	490c      	ldr	r1, [pc, #48]	; (800639c <__NVIC_SetPriority+0x4c>)
 800636a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800636e:	0112      	lsls	r2, r2, #4
 8006370:	b2d2      	uxtb	r2, r2
 8006372:	440b      	add	r3, r1
 8006374:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006378:	e00a      	b.n	8006390 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800637a:	683b      	ldr	r3, [r7, #0]
 800637c:	b2da      	uxtb	r2, r3
 800637e:	4908      	ldr	r1, [pc, #32]	; (80063a0 <__NVIC_SetPriority+0x50>)
 8006380:	79fb      	ldrb	r3, [r7, #7]
 8006382:	f003 030f 	and.w	r3, r3, #15
 8006386:	3b04      	subs	r3, #4
 8006388:	0112      	lsls	r2, r2, #4
 800638a:	b2d2      	uxtb	r2, r2
 800638c:	440b      	add	r3, r1
 800638e:	761a      	strb	r2, [r3, #24]
}
 8006390:	bf00      	nop
 8006392:	370c      	adds	r7, #12
 8006394:	46bd      	mov	sp, r7
 8006396:	bc80      	pop	{r7}
 8006398:	4770      	bx	lr
 800639a:	bf00      	nop
 800639c:	e000e100 	.word	0xe000e100
 80063a0:	e000ed00 	.word	0xe000ed00

080063a4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80063a4:	b480      	push	{r7}
 80063a6:	b089      	sub	sp, #36	; 0x24
 80063a8:	af00      	add	r7, sp, #0
 80063aa:	60f8      	str	r0, [r7, #12]
 80063ac:	60b9      	str	r1, [r7, #8]
 80063ae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	f003 0307 	and.w	r3, r3, #7
 80063b6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80063b8:	69fb      	ldr	r3, [r7, #28]
 80063ba:	f1c3 0307 	rsb	r3, r3, #7
 80063be:	2b04      	cmp	r3, #4
 80063c0:	bf28      	it	cs
 80063c2:	2304      	movcs	r3, #4
 80063c4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80063c6:	69fb      	ldr	r3, [r7, #28]
 80063c8:	3304      	adds	r3, #4
 80063ca:	2b06      	cmp	r3, #6
 80063cc:	d902      	bls.n	80063d4 <NVIC_EncodePriority+0x30>
 80063ce:	69fb      	ldr	r3, [r7, #28]
 80063d0:	3b03      	subs	r3, #3
 80063d2:	e000      	b.n	80063d6 <NVIC_EncodePriority+0x32>
 80063d4:	2300      	movs	r3, #0
 80063d6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80063d8:	f04f 32ff 	mov.w	r2, #4294967295
 80063dc:	69bb      	ldr	r3, [r7, #24]
 80063de:	fa02 f303 	lsl.w	r3, r2, r3
 80063e2:	43da      	mvns	r2, r3
 80063e4:	68bb      	ldr	r3, [r7, #8]
 80063e6:	401a      	ands	r2, r3
 80063e8:	697b      	ldr	r3, [r7, #20]
 80063ea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80063ec:	f04f 31ff 	mov.w	r1, #4294967295
 80063f0:	697b      	ldr	r3, [r7, #20]
 80063f2:	fa01 f303 	lsl.w	r3, r1, r3
 80063f6:	43d9      	mvns	r1, r3
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80063fc:	4313      	orrs	r3, r2
         );
}
 80063fe:	4618      	mov	r0, r3
 8006400:	3724      	adds	r7, #36	; 0x24
 8006402:	46bd      	mov	sp, r7
 8006404:	bc80      	pop	{r7}
 8006406:	4770      	bx	lr

08006408 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006408:	b580      	push	{r7, lr}
 800640a:	b082      	sub	sp, #8
 800640c:	af00      	add	r7, sp, #0
 800640e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	3b01      	subs	r3, #1
 8006414:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006418:	d301      	bcc.n	800641e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800641a:	2301      	movs	r3, #1
 800641c:	e00f      	b.n	800643e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800641e:	4a0a      	ldr	r2, [pc, #40]	; (8006448 <SysTick_Config+0x40>)
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	3b01      	subs	r3, #1
 8006424:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006426:	210f      	movs	r1, #15
 8006428:	f04f 30ff 	mov.w	r0, #4294967295
 800642c:	f7ff ff90 	bl	8006350 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006430:	4b05      	ldr	r3, [pc, #20]	; (8006448 <SysTick_Config+0x40>)
 8006432:	2200      	movs	r2, #0
 8006434:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006436:	4b04      	ldr	r3, [pc, #16]	; (8006448 <SysTick_Config+0x40>)
 8006438:	2207      	movs	r2, #7
 800643a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800643c:	2300      	movs	r3, #0
}
 800643e:	4618      	mov	r0, r3
 8006440:	3708      	adds	r7, #8
 8006442:	46bd      	mov	sp, r7
 8006444:	bd80      	pop	{r7, pc}
 8006446:	bf00      	nop
 8006448:	e000e010 	.word	0xe000e010

0800644c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800644c:	b580      	push	{r7, lr}
 800644e:	b082      	sub	sp, #8
 8006450:	af00      	add	r7, sp, #0
 8006452:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006454:	6878      	ldr	r0, [r7, #4]
 8006456:	f7ff ff2d 	bl	80062b4 <__NVIC_SetPriorityGrouping>
}
 800645a:	bf00      	nop
 800645c:	3708      	adds	r7, #8
 800645e:	46bd      	mov	sp, r7
 8006460:	bd80      	pop	{r7, pc}

08006462 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006462:	b580      	push	{r7, lr}
 8006464:	b086      	sub	sp, #24
 8006466:	af00      	add	r7, sp, #0
 8006468:	4603      	mov	r3, r0
 800646a:	60b9      	str	r1, [r7, #8]
 800646c:	607a      	str	r2, [r7, #4]
 800646e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006470:	2300      	movs	r3, #0
 8006472:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006474:	f7ff ff42 	bl	80062fc <__NVIC_GetPriorityGrouping>
 8006478:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800647a:	687a      	ldr	r2, [r7, #4]
 800647c:	68b9      	ldr	r1, [r7, #8]
 800647e:	6978      	ldr	r0, [r7, #20]
 8006480:	f7ff ff90 	bl	80063a4 <NVIC_EncodePriority>
 8006484:	4602      	mov	r2, r0
 8006486:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800648a:	4611      	mov	r1, r2
 800648c:	4618      	mov	r0, r3
 800648e:	f7ff ff5f 	bl	8006350 <__NVIC_SetPriority>
}
 8006492:	bf00      	nop
 8006494:	3718      	adds	r7, #24
 8006496:	46bd      	mov	sp, r7
 8006498:	bd80      	pop	{r7, pc}

0800649a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800649a:	b580      	push	{r7, lr}
 800649c:	b082      	sub	sp, #8
 800649e:	af00      	add	r7, sp, #0
 80064a0:	4603      	mov	r3, r0
 80064a2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80064a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80064a8:	4618      	mov	r0, r3
 80064aa:	f7ff ff35 	bl	8006318 <__NVIC_EnableIRQ>
}
 80064ae:	bf00      	nop
 80064b0:	3708      	adds	r7, #8
 80064b2:	46bd      	mov	sp, r7
 80064b4:	bd80      	pop	{r7, pc}

080064b6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80064b6:	b580      	push	{r7, lr}
 80064b8:	b082      	sub	sp, #8
 80064ba:	af00      	add	r7, sp, #0
 80064bc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80064be:	6878      	ldr	r0, [r7, #4]
 80064c0:	f7ff ffa2 	bl	8006408 <SysTick_Config>
 80064c4:	4603      	mov	r3, r0
}
 80064c6:	4618      	mov	r0, r3
 80064c8:	3708      	adds	r7, #8
 80064ca:	46bd      	mov	sp, r7
 80064cc:	bd80      	pop	{r7, pc}

080064ce <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80064ce:	b480      	push	{r7}
 80064d0:	b085      	sub	sp, #20
 80064d2:	af00      	add	r7, sp, #0
 80064d4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80064d6:	2300      	movs	r3, #0
 80064d8:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80064e0:	2b02      	cmp	r3, #2
 80064e2:	d008      	beq.n	80064f6 <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	2204      	movs	r2, #4
 80064e8:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	2200      	movs	r2, #0
 80064ee:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80064f2:	2301      	movs	r3, #1
 80064f4:	e020      	b.n	8006538 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	681a      	ldr	r2, [r3, #0]
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	f022 020e 	bic.w	r2, r2, #14
 8006504:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	681a      	ldr	r2, [r3, #0]
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	f022 0201 	bic.w	r2, r2, #1
 8006514:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800651e:	2101      	movs	r1, #1
 8006520:	fa01 f202 	lsl.w	r2, r1, r2
 8006524:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	2201      	movs	r2, #1
 800652a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	2200      	movs	r2, #0
 8006532:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8006536:	7bfb      	ldrb	r3, [r7, #15]
}
 8006538:	4618      	mov	r0, r3
 800653a:	3714      	adds	r7, #20
 800653c:	46bd      	mov	sp, r7
 800653e:	bc80      	pop	{r7}
 8006540:	4770      	bx	lr
	...

08006544 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8006544:	b580      	push	{r7, lr}
 8006546:	b084      	sub	sp, #16
 8006548:	af00      	add	r7, sp, #0
 800654a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800654c:	2300      	movs	r3, #0
 800654e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8006556:	2b02      	cmp	r3, #2
 8006558:	d005      	beq.n	8006566 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	2204      	movs	r2, #4
 800655e:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8006560:	2301      	movs	r3, #1
 8006562:	73fb      	strb	r3, [r7, #15]
 8006564:	e051      	b.n	800660a <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	681a      	ldr	r2, [r3, #0]
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	f022 020e 	bic.w	r2, r2, #14
 8006574:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	681a      	ldr	r2, [r3, #0]
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	f022 0201 	bic.w	r2, r2, #1
 8006584:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	4a22      	ldr	r2, [pc, #136]	; (8006614 <HAL_DMA_Abort_IT+0xd0>)
 800658c:	4293      	cmp	r3, r2
 800658e:	d029      	beq.n	80065e4 <HAL_DMA_Abort_IT+0xa0>
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	4a20      	ldr	r2, [pc, #128]	; (8006618 <HAL_DMA_Abort_IT+0xd4>)
 8006596:	4293      	cmp	r3, r2
 8006598:	d022      	beq.n	80065e0 <HAL_DMA_Abort_IT+0x9c>
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	4a1f      	ldr	r2, [pc, #124]	; (800661c <HAL_DMA_Abort_IT+0xd8>)
 80065a0:	4293      	cmp	r3, r2
 80065a2:	d01a      	beq.n	80065da <HAL_DMA_Abort_IT+0x96>
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	4a1d      	ldr	r2, [pc, #116]	; (8006620 <HAL_DMA_Abort_IT+0xdc>)
 80065aa:	4293      	cmp	r3, r2
 80065ac:	d012      	beq.n	80065d4 <HAL_DMA_Abort_IT+0x90>
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	4a1c      	ldr	r2, [pc, #112]	; (8006624 <HAL_DMA_Abort_IT+0xe0>)
 80065b4:	4293      	cmp	r3, r2
 80065b6:	d00a      	beq.n	80065ce <HAL_DMA_Abort_IT+0x8a>
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	4a1a      	ldr	r2, [pc, #104]	; (8006628 <HAL_DMA_Abort_IT+0xe4>)
 80065be:	4293      	cmp	r3, r2
 80065c0:	d102      	bne.n	80065c8 <HAL_DMA_Abort_IT+0x84>
 80065c2:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80065c6:	e00e      	b.n	80065e6 <HAL_DMA_Abort_IT+0xa2>
 80065c8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80065cc:	e00b      	b.n	80065e6 <HAL_DMA_Abort_IT+0xa2>
 80065ce:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80065d2:	e008      	b.n	80065e6 <HAL_DMA_Abort_IT+0xa2>
 80065d4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80065d8:	e005      	b.n	80065e6 <HAL_DMA_Abort_IT+0xa2>
 80065da:	f44f 7380 	mov.w	r3, #256	; 0x100
 80065de:	e002      	b.n	80065e6 <HAL_DMA_Abort_IT+0xa2>
 80065e0:	2310      	movs	r3, #16
 80065e2:	e000      	b.n	80065e6 <HAL_DMA_Abort_IT+0xa2>
 80065e4:	2301      	movs	r3, #1
 80065e6:	4a11      	ldr	r2, [pc, #68]	; (800662c <HAL_DMA_Abort_IT+0xe8>)
 80065e8:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	2201      	movs	r2, #1
 80065ee:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	2200      	movs	r2, #0
 80065f6:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d003      	beq.n	800660a <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006606:	6878      	ldr	r0, [r7, #4]
 8006608:	4798      	blx	r3
    } 
  }
  return status;
 800660a:	7bfb      	ldrb	r3, [r7, #15]
}
 800660c:	4618      	mov	r0, r3
 800660e:	3710      	adds	r7, #16
 8006610:	46bd      	mov	sp, r7
 8006612:	bd80      	pop	{r7, pc}
 8006614:	40020008 	.word	0x40020008
 8006618:	4002001c 	.word	0x4002001c
 800661c:	40020030 	.word	0x40020030
 8006620:	40020044 	.word	0x40020044
 8006624:	40020058 	.word	0x40020058
 8006628:	4002006c 	.word	0x4002006c
 800662c:	40020000 	.word	0x40020000

08006630 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006630:	b480      	push	{r7}
 8006632:	b08b      	sub	sp, #44	; 0x2c
 8006634:	af00      	add	r7, sp, #0
 8006636:	6078      	str	r0, [r7, #4]
 8006638:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800663a:	2300      	movs	r3, #0
 800663c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800663e:	2300      	movs	r3, #0
 8006640:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006642:	e169      	b.n	8006918 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8006644:	2201      	movs	r2, #1
 8006646:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006648:	fa02 f303 	lsl.w	r3, r2, r3
 800664c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800664e:	683b      	ldr	r3, [r7, #0]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	69fa      	ldr	r2, [r7, #28]
 8006654:	4013      	ands	r3, r2
 8006656:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8006658:	69ba      	ldr	r2, [r7, #24]
 800665a:	69fb      	ldr	r3, [r7, #28]
 800665c:	429a      	cmp	r2, r3
 800665e:	f040 8158 	bne.w	8006912 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8006662:	683b      	ldr	r3, [r7, #0]
 8006664:	685b      	ldr	r3, [r3, #4]
 8006666:	4a9a      	ldr	r2, [pc, #616]	; (80068d0 <HAL_GPIO_Init+0x2a0>)
 8006668:	4293      	cmp	r3, r2
 800666a:	d05e      	beq.n	800672a <HAL_GPIO_Init+0xfa>
 800666c:	4a98      	ldr	r2, [pc, #608]	; (80068d0 <HAL_GPIO_Init+0x2a0>)
 800666e:	4293      	cmp	r3, r2
 8006670:	d875      	bhi.n	800675e <HAL_GPIO_Init+0x12e>
 8006672:	4a98      	ldr	r2, [pc, #608]	; (80068d4 <HAL_GPIO_Init+0x2a4>)
 8006674:	4293      	cmp	r3, r2
 8006676:	d058      	beq.n	800672a <HAL_GPIO_Init+0xfa>
 8006678:	4a96      	ldr	r2, [pc, #600]	; (80068d4 <HAL_GPIO_Init+0x2a4>)
 800667a:	4293      	cmp	r3, r2
 800667c:	d86f      	bhi.n	800675e <HAL_GPIO_Init+0x12e>
 800667e:	4a96      	ldr	r2, [pc, #600]	; (80068d8 <HAL_GPIO_Init+0x2a8>)
 8006680:	4293      	cmp	r3, r2
 8006682:	d052      	beq.n	800672a <HAL_GPIO_Init+0xfa>
 8006684:	4a94      	ldr	r2, [pc, #592]	; (80068d8 <HAL_GPIO_Init+0x2a8>)
 8006686:	4293      	cmp	r3, r2
 8006688:	d869      	bhi.n	800675e <HAL_GPIO_Init+0x12e>
 800668a:	4a94      	ldr	r2, [pc, #592]	; (80068dc <HAL_GPIO_Init+0x2ac>)
 800668c:	4293      	cmp	r3, r2
 800668e:	d04c      	beq.n	800672a <HAL_GPIO_Init+0xfa>
 8006690:	4a92      	ldr	r2, [pc, #584]	; (80068dc <HAL_GPIO_Init+0x2ac>)
 8006692:	4293      	cmp	r3, r2
 8006694:	d863      	bhi.n	800675e <HAL_GPIO_Init+0x12e>
 8006696:	4a92      	ldr	r2, [pc, #584]	; (80068e0 <HAL_GPIO_Init+0x2b0>)
 8006698:	4293      	cmp	r3, r2
 800669a:	d046      	beq.n	800672a <HAL_GPIO_Init+0xfa>
 800669c:	4a90      	ldr	r2, [pc, #576]	; (80068e0 <HAL_GPIO_Init+0x2b0>)
 800669e:	4293      	cmp	r3, r2
 80066a0:	d85d      	bhi.n	800675e <HAL_GPIO_Init+0x12e>
 80066a2:	2b12      	cmp	r3, #18
 80066a4:	d82a      	bhi.n	80066fc <HAL_GPIO_Init+0xcc>
 80066a6:	2b12      	cmp	r3, #18
 80066a8:	d859      	bhi.n	800675e <HAL_GPIO_Init+0x12e>
 80066aa:	a201      	add	r2, pc, #4	; (adr r2, 80066b0 <HAL_GPIO_Init+0x80>)
 80066ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066b0:	0800672b 	.word	0x0800672b
 80066b4:	08006705 	.word	0x08006705
 80066b8:	08006717 	.word	0x08006717
 80066bc:	08006759 	.word	0x08006759
 80066c0:	0800675f 	.word	0x0800675f
 80066c4:	0800675f 	.word	0x0800675f
 80066c8:	0800675f 	.word	0x0800675f
 80066cc:	0800675f 	.word	0x0800675f
 80066d0:	0800675f 	.word	0x0800675f
 80066d4:	0800675f 	.word	0x0800675f
 80066d8:	0800675f 	.word	0x0800675f
 80066dc:	0800675f 	.word	0x0800675f
 80066e0:	0800675f 	.word	0x0800675f
 80066e4:	0800675f 	.word	0x0800675f
 80066e8:	0800675f 	.word	0x0800675f
 80066ec:	0800675f 	.word	0x0800675f
 80066f0:	0800675f 	.word	0x0800675f
 80066f4:	0800670d 	.word	0x0800670d
 80066f8:	08006721 	.word	0x08006721
 80066fc:	4a79      	ldr	r2, [pc, #484]	; (80068e4 <HAL_GPIO_Init+0x2b4>)
 80066fe:	4293      	cmp	r3, r2
 8006700:	d013      	beq.n	800672a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8006702:	e02c      	b.n	800675e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8006704:	683b      	ldr	r3, [r7, #0]
 8006706:	68db      	ldr	r3, [r3, #12]
 8006708:	623b      	str	r3, [r7, #32]
          break;
 800670a:	e029      	b.n	8006760 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800670c:	683b      	ldr	r3, [r7, #0]
 800670e:	68db      	ldr	r3, [r3, #12]
 8006710:	3304      	adds	r3, #4
 8006712:	623b      	str	r3, [r7, #32]
          break;
 8006714:	e024      	b.n	8006760 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8006716:	683b      	ldr	r3, [r7, #0]
 8006718:	68db      	ldr	r3, [r3, #12]
 800671a:	3308      	adds	r3, #8
 800671c:	623b      	str	r3, [r7, #32]
          break;
 800671e:	e01f      	b.n	8006760 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8006720:	683b      	ldr	r3, [r7, #0]
 8006722:	68db      	ldr	r3, [r3, #12]
 8006724:	330c      	adds	r3, #12
 8006726:	623b      	str	r3, [r7, #32]
          break;
 8006728:	e01a      	b.n	8006760 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800672a:	683b      	ldr	r3, [r7, #0]
 800672c:	689b      	ldr	r3, [r3, #8]
 800672e:	2b00      	cmp	r3, #0
 8006730:	d102      	bne.n	8006738 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8006732:	2304      	movs	r3, #4
 8006734:	623b      	str	r3, [r7, #32]
          break;
 8006736:	e013      	b.n	8006760 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8006738:	683b      	ldr	r3, [r7, #0]
 800673a:	689b      	ldr	r3, [r3, #8]
 800673c:	2b01      	cmp	r3, #1
 800673e:	d105      	bne.n	800674c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8006740:	2308      	movs	r3, #8
 8006742:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	69fa      	ldr	r2, [r7, #28]
 8006748:	611a      	str	r2, [r3, #16]
          break;
 800674a:	e009      	b.n	8006760 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800674c:	2308      	movs	r3, #8
 800674e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	69fa      	ldr	r2, [r7, #28]
 8006754:	615a      	str	r2, [r3, #20]
          break;
 8006756:	e003      	b.n	8006760 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8006758:	2300      	movs	r3, #0
 800675a:	623b      	str	r3, [r7, #32]
          break;
 800675c:	e000      	b.n	8006760 <HAL_GPIO_Init+0x130>
          break;
 800675e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8006760:	69bb      	ldr	r3, [r7, #24]
 8006762:	2bff      	cmp	r3, #255	; 0xff
 8006764:	d801      	bhi.n	800676a <HAL_GPIO_Init+0x13a>
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	e001      	b.n	800676e <HAL_GPIO_Init+0x13e>
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	3304      	adds	r3, #4
 800676e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8006770:	69bb      	ldr	r3, [r7, #24]
 8006772:	2bff      	cmp	r3, #255	; 0xff
 8006774:	d802      	bhi.n	800677c <HAL_GPIO_Init+0x14c>
 8006776:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006778:	009b      	lsls	r3, r3, #2
 800677a:	e002      	b.n	8006782 <HAL_GPIO_Init+0x152>
 800677c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800677e:	3b08      	subs	r3, #8
 8006780:	009b      	lsls	r3, r3, #2
 8006782:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8006784:	697b      	ldr	r3, [r7, #20]
 8006786:	681a      	ldr	r2, [r3, #0]
 8006788:	210f      	movs	r1, #15
 800678a:	693b      	ldr	r3, [r7, #16]
 800678c:	fa01 f303 	lsl.w	r3, r1, r3
 8006790:	43db      	mvns	r3, r3
 8006792:	401a      	ands	r2, r3
 8006794:	6a39      	ldr	r1, [r7, #32]
 8006796:	693b      	ldr	r3, [r7, #16]
 8006798:	fa01 f303 	lsl.w	r3, r1, r3
 800679c:	431a      	orrs	r2, r3
 800679e:	697b      	ldr	r3, [r7, #20]
 80067a0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80067a2:	683b      	ldr	r3, [r7, #0]
 80067a4:	685b      	ldr	r3, [r3, #4]
 80067a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	f000 80b1 	beq.w	8006912 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80067b0:	4b4d      	ldr	r3, [pc, #308]	; (80068e8 <HAL_GPIO_Init+0x2b8>)
 80067b2:	699b      	ldr	r3, [r3, #24]
 80067b4:	4a4c      	ldr	r2, [pc, #304]	; (80068e8 <HAL_GPIO_Init+0x2b8>)
 80067b6:	f043 0301 	orr.w	r3, r3, #1
 80067ba:	6193      	str	r3, [r2, #24]
 80067bc:	4b4a      	ldr	r3, [pc, #296]	; (80068e8 <HAL_GPIO_Init+0x2b8>)
 80067be:	699b      	ldr	r3, [r3, #24]
 80067c0:	f003 0301 	and.w	r3, r3, #1
 80067c4:	60bb      	str	r3, [r7, #8]
 80067c6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80067c8:	4a48      	ldr	r2, [pc, #288]	; (80068ec <HAL_GPIO_Init+0x2bc>)
 80067ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067cc:	089b      	lsrs	r3, r3, #2
 80067ce:	3302      	adds	r3, #2
 80067d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80067d4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80067d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067d8:	f003 0303 	and.w	r3, r3, #3
 80067dc:	009b      	lsls	r3, r3, #2
 80067de:	220f      	movs	r2, #15
 80067e0:	fa02 f303 	lsl.w	r3, r2, r3
 80067e4:	43db      	mvns	r3, r3
 80067e6:	68fa      	ldr	r2, [r7, #12]
 80067e8:	4013      	ands	r3, r2
 80067ea:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	4a40      	ldr	r2, [pc, #256]	; (80068f0 <HAL_GPIO_Init+0x2c0>)
 80067f0:	4293      	cmp	r3, r2
 80067f2:	d013      	beq.n	800681c <HAL_GPIO_Init+0x1ec>
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	4a3f      	ldr	r2, [pc, #252]	; (80068f4 <HAL_GPIO_Init+0x2c4>)
 80067f8:	4293      	cmp	r3, r2
 80067fa:	d00d      	beq.n	8006818 <HAL_GPIO_Init+0x1e8>
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	4a3e      	ldr	r2, [pc, #248]	; (80068f8 <HAL_GPIO_Init+0x2c8>)
 8006800:	4293      	cmp	r3, r2
 8006802:	d007      	beq.n	8006814 <HAL_GPIO_Init+0x1e4>
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	4a3d      	ldr	r2, [pc, #244]	; (80068fc <HAL_GPIO_Init+0x2cc>)
 8006808:	4293      	cmp	r3, r2
 800680a:	d101      	bne.n	8006810 <HAL_GPIO_Init+0x1e0>
 800680c:	2303      	movs	r3, #3
 800680e:	e006      	b.n	800681e <HAL_GPIO_Init+0x1ee>
 8006810:	2304      	movs	r3, #4
 8006812:	e004      	b.n	800681e <HAL_GPIO_Init+0x1ee>
 8006814:	2302      	movs	r3, #2
 8006816:	e002      	b.n	800681e <HAL_GPIO_Init+0x1ee>
 8006818:	2301      	movs	r3, #1
 800681a:	e000      	b.n	800681e <HAL_GPIO_Init+0x1ee>
 800681c:	2300      	movs	r3, #0
 800681e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006820:	f002 0203 	and.w	r2, r2, #3
 8006824:	0092      	lsls	r2, r2, #2
 8006826:	4093      	lsls	r3, r2
 8006828:	68fa      	ldr	r2, [r7, #12]
 800682a:	4313      	orrs	r3, r2
 800682c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800682e:	492f      	ldr	r1, [pc, #188]	; (80068ec <HAL_GPIO_Init+0x2bc>)
 8006830:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006832:	089b      	lsrs	r3, r3, #2
 8006834:	3302      	adds	r3, #2
 8006836:	68fa      	ldr	r2, [r7, #12]
 8006838:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800683c:	683b      	ldr	r3, [r7, #0]
 800683e:	685b      	ldr	r3, [r3, #4]
 8006840:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006844:	2b00      	cmp	r3, #0
 8006846:	d006      	beq.n	8006856 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8006848:	4b2d      	ldr	r3, [pc, #180]	; (8006900 <HAL_GPIO_Init+0x2d0>)
 800684a:	681a      	ldr	r2, [r3, #0]
 800684c:	492c      	ldr	r1, [pc, #176]	; (8006900 <HAL_GPIO_Init+0x2d0>)
 800684e:	69bb      	ldr	r3, [r7, #24]
 8006850:	4313      	orrs	r3, r2
 8006852:	600b      	str	r3, [r1, #0]
 8006854:	e006      	b.n	8006864 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8006856:	4b2a      	ldr	r3, [pc, #168]	; (8006900 <HAL_GPIO_Init+0x2d0>)
 8006858:	681a      	ldr	r2, [r3, #0]
 800685a:	69bb      	ldr	r3, [r7, #24]
 800685c:	43db      	mvns	r3, r3
 800685e:	4928      	ldr	r1, [pc, #160]	; (8006900 <HAL_GPIO_Init+0x2d0>)
 8006860:	4013      	ands	r3, r2
 8006862:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8006864:	683b      	ldr	r3, [r7, #0]
 8006866:	685b      	ldr	r3, [r3, #4]
 8006868:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800686c:	2b00      	cmp	r3, #0
 800686e:	d006      	beq.n	800687e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8006870:	4b23      	ldr	r3, [pc, #140]	; (8006900 <HAL_GPIO_Init+0x2d0>)
 8006872:	685a      	ldr	r2, [r3, #4]
 8006874:	4922      	ldr	r1, [pc, #136]	; (8006900 <HAL_GPIO_Init+0x2d0>)
 8006876:	69bb      	ldr	r3, [r7, #24]
 8006878:	4313      	orrs	r3, r2
 800687a:	604b      	str	r3, [r1, #4]
 800687c:	e006      	b.n	800688c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800687e:	4b20      	ldr	r3, [pc, #128]	; (8006900 <HAL_GPIO_Init+0x2d0>)
 8006880:	685a      	ldr	r2, [r3, #4]
 8006882:	69bb      	ldr	r3, [r7, #24]
 8006884:	43db      	mvns	r3, r3
 8006886:	491e      	ldr	r1, [pc, #120]	; (8006900 <HAL_GPIO_Init+0x2d0>)
 8006888:	4013      	ands	r3, r2
 800688a:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800688c:	683b      	ldr	r3, [r7, #0]
 800688e:	685b      	ldr	r3, [r3, #4]
 8006890:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006894:	2b00      	cmp	r3, #0
 8006896:	d006      	beq.n	80068a6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8006898:	4b19      	ldr	r3, [pc, #100]	; (8006900 <HAL_GPIO_Init+0x2d0>)
 800689a:	689a      	ldr	r2, [r3, #8]
 800689c:	4918      	ldr	r1, [pc, #96]	; (8006900 <HAL_GPIO_Init+0x2d0>)
 800689e:	69bb      	ldr	r3, [r7, #24]
 80068a0:	4313      	orrs	r3, r2
 80068a2:	608b      	str	r3, [r1, #8]
 80068a4:	e006      	b.n	80068b4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80068a6:	4b16      	ldr	r3, [pc, #88]	; (8006900 <HAL_GPIO_Init+0x2d0>)
 80068a8:	689a      	ldr	r2, [r3, #8]
 80068aa:	69bb      	ldr	r3, [r7, #24]
 80068ac:	43db      	mvns	r3, r3
 80068ae:	4914      	ldr	r1, [pc, #80]	; (8006900 <HAL_GPIO_Init+0x2d0>)
 80068b0:	4013      	ands	r3, r2
 80068b2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80068b4:	683b      	ldr	r3, [r7, #0]
 80068b6:	685b      	ldr	r3, [r3, #4]
 80068b8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d021      	beq.n	8006904 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80068c0:	4b0f      	ldr	r3, [pc, #60]	; (8006900 <HAL_GPIO_Init+0x2d0>)
 80068c2:	68da      	ldr	r2, [r3, #12]
 80068c4:	490e      	ldr	r1, [pc, #56]	; (8006900 <HAL_GPIO_Init+0x2d0>)
 80068c6:	69bb      	ldr	r3, [r7, #24]
 80068c8:	4313      	orrs	r3, r2
 80068ca:	60cb      	str	r3, [r1, #12]
 80068cc:	e021      	b.n	8006912 <HAL_GPIO_Init+0x2e2>
 80068ce:	bf00      	nop
 80068d0:	10320000 	.word	0x10320000
 80068d4:	10310000 	.word	0x10310000
 80068d8:	10220000 	.word	0x10220000
 80068dc:	10210000 	.word	0x10210000
 80068e0:	10120000 	.word	0x10120000
 80068e4:	10110000 	.word	0x10110000
 80068e8:	40021000 	.word	0x40021000
 80068ec:	40010000 	.word	0x40010000
 80068f0:	40010800 	.word	0x40010800
 80068f4:	40010c00 	.word	0x40010c00
 80068f8:	40011000 	.word	0x40011000
 80068fc:	40011400 	.word	0x40011400
 8006900:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8006904:	4b0b      	ldr	r3, [pc, #44]	; (8006934 <HAL_GPIO_Init+0x304>)
 8006906:	68da      	ldr	r2, [r3, #12]
 8006908:	69bb      	ldr	r3, [r7, #24]
 800690a:	43db      	mvns	r3, r3
 800690c:	4909      	ldr	r1, [pc, #36]	; (8006934 <HAL_GPIO_Init+0x304>)
 800690e:	4013      	ands	r3, r2
 8006910:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8006912:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006914:	3301      	adds	r3, #1
 8006916:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006918:	683b      	ldr	r3, [r7, #0]
 800691a:	681a      	ldr	r2, [r3, #0]
 800691c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800691e:	fa22 f303 	lsr.w	r3, r2, r3
 8006922:	2b00      	cmp	r3, #0
 8006924:	f47f ae8e 	bne.w	8006644 <HAL_GPIO_Init+0x14>
  }
}
 8006928:	bf00      	nop
 800692a:	bf00      	nop
 800692c:	372c      	adds	r7, #44	; 0x2c
 800692e:	46bd      	mov	sp, r7
 8006930:	bc80      	pop	{r7}
 8006932:	4770      	bx	lr
 8006934:	40010400 	.word	0x40010400

08006938 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006938:	b480      	push	{r7}
 800693a:	b083      	sub	sp, #12
 800693c:	af00      	add	r7, sp, #0
 800693e:	6078      	str	r0, [r7, #4]
 8006940:	460b      	mov	r3, r1
 8006942:	807b      	strh	r3, [r7, #2]
 8006944:	4613      	mov	r3, r2
 8006946:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006948:	787b      	ldrb	r3, [r7, #1]
 800694a:	2b00      	cmp	r3, #0
 800694c:	d003      	beq.n	8006956 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800694e:	887a      	ldrh	r2, [r7, #2]
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8006954:	e003      	b.n	800695e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8006956:	887b      	ldrh	r3, [r7, #2]
 8006958:	041a      	lsls	r2, r3, #16
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	611a      	str	r2, [r3, #16]
}
 800695e:	bf00      	nop
 8006960:	370c      	adds	r7, #12
 8006962:	46bd      	mov	sp, r7
 8006964:	bc80      	pop	{r7}
 8006966:	4770      	bx	lr

08006968 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8006968:	b480      	push	{r7}
 800696a:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 800696c:	4b03      	ldr	r3, [pc, #12]	; (800697c <HAL_PWR_EnableBkUpAccess+0x14>)
 800696e:	2201      	movs	r2, #1
 8006970:	601a      	str	r2, [r3, #0]
}
 8006972:	bf00      	nop
 8006974:	46bd      	mov	sp, r7
 8006976:	bc80      	pop	{r7}
 8006978:	4770      	bx	lr
 800697a:	bf00      	nop
 800697c:	420e0020 	.word	0x420e0020

08006980 <HAL_PWR_DisableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_DisableBkUpAccess(void)
{
 8006980:	b480      	push	{r7}
 8006982:	af00      	add	r7, sp, #0
  /* Disable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)DISABLE;
 8006984:	4b03      	ldr	r3, [pc, #12]	; (8006994 <HAL_PWR_DisableBkUpAccess+0x14>)
 8006986:	2200      	movs	r2, #0
 8006988:	601a      	str	r2, [r3, #0]
}
 800698a:	bf00      	nop
 800698c:	46bd      	mov	sp, r7
 800698e:	bc80      	pop	{r7}
 8006990:	4770      	bx	lr
 8006992:	bf00      	nop
 8006994:	420e0020 	.word	0x420e0020

08006998 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006998:	b580      	push	{r7, lr}
 800699a:	b086      	sub	sp, #24
 800699c:	af00      	add	r7, sp, #0
 800699e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d101      	bne.n	80069aa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80069a6:	2301      	movs	r3, #1
 80069a8:	e26c      	b.n	8006e84 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	f003 0301 	and.w	r3, r3, #1
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	f000 8087 	beq.w	8006ac6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80069b8:	4b92      	ldr	r3, [pc, #584]	; (8006c04 <HAL_RCC_OscConfig+0x26c>)
 80069ba:	685b      	ldr	r3, [r3, #4]
 80069bc:	f003 030c 	and.w	r3, r3, #12
 80069c0:	2b04      	cmp	r3, #4
 80069c2:	d00c      	beq.n	80069de <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80069c4:	4b8f      	ldr	r3, [pc, #572]	; (8006c04 <HAL_RCC_OscConfig+0x26c>)
 80069c6:	685b      	ldr	r3, [r3, #4]
 80069c8:	f003 030c 	and.w	r3, r3, #12
 80069cc:	2b08      	cmp	r3, #8
 80069ce:	d112      	bne.n	80069f6 <HAL_RCC_OscConfig+0x5e>
 80069d0:	4b8c      	ldr	r3, [pc, #560]	; (8006c04 <HAL_RCC_OscConfig+0x26c>)
 80069d2:	685b      	ldr	r3, [r3, #4]
 80069d4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80069d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80069dc:	d10b      	bne.n	80069f6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80069de:	4b89      	ldr	r3, [pc, #548]	; (8006c04 <HAL_RCC_OscConfig+0x26c>)
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d06c      	beq.n	8006ac4 <HAL_RCC_OscConfig+0x12c>
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	685b      	ldr	r3, [r3, #4]
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d168      	bne.n	8006ac4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80069f2:	2301      	movs	r3, #1
 80069f4:	e246      	b.n	8006e84 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	685b      	ldr	r3, [r3, #4]
 80069fa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80069fe:	d106      	bne.n	8006a0e <HAL_RCC_OscConfig+0x76>
 8006a00:	4b80      	ldr	r3, [pc, #512]	; (8006c04 <HAL_RCC_OscConfig+0x26c>)
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	4a7f      	ldr	r2, [pc, #508]	; (8006c04 <HAL_RCC_OscConfig+0x26c>)
 8006a06:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006a0a:	6013      	str	r3, [r2, #0]
 8006a0c:	e02e      	b.n	8006a6c <HAL_RCC_OscConfig+0xd4>
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	685b      	ldr	r3, [r3, #4]
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d10c      	bne.n	8006a30 <HAL_RCC_OscConfig+0x98>
 8006a16:	4b7b      	ldr	r3, [pc, #492]	; (8006c04 <HAL_RCC_OscConfig+0x26c>)
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	4a7a      	ldr	r2, [pc, #488]	; (8006c04 <HAL_RCC_OscConfig+0x26c>)
 8006a1c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006a20:	6013      	str	r3, [r2, #0]
 8006a22:	4b78      	ldr	r3, [pc, #480]	; (8006c04 <HAL_RCC_OscConfig+0x26c>)
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	4a77      	ldr	r2, [pc, #476]	; (8006c04 <HAL_RCC_OscConfig+0x26c>)
 8006a28:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006a2c:	6013      	str	r3, [r2, #0]
 8006a2e:	e01d      	b.n	8006a6c <HAL_RCC_OscConfig+0xd4>
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	685b      	ldr	r3, [r3, #4]
 8006a34:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006a38:	d10c      	bne.n	8006a54 <HAL_RCC_OscConfig+0xbc>
 8006a3a:	4b72      	ldr	r3, [pc, #456]	; (8006c04 <HAL_RCC_OscConfig+0x26c>)
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	4a71      	ldr	r2, [pc, #452]	; (8006c04 <HAL_RCC_OscConfig+0x26c>)
 8006a40:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006a44:	6013      	str	r3, [r2, #0]
 8006a46:	4b6f      	ldr	r3, [pc, #444]	; (8006c04 <HAL_RCC_OscConfig+0x26c>)
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	4a6e      	ldr	r2, [pc, #440]	; (8006c04 <HAL_RCC_OscConfig+0x26c>)
 8006a4c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006a50:	6013      	str	r3, [r2, #0]
 8006a52:	e00b      	b.n	8006a6c <HAL_RCC_OscConfig+0xd4>
 8006a54:	4b6b      	ldr	r3, [pc, #428]	; (8006c04 <HAL_RCC_OscConfig+0x26c>)
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	4a6a      	ldr	r2, [pc, #424]	; (8006c04 <HAL_RCC_OscConfig+0x26c>)
 8006a5a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006a5e:	6013      	str	r3, [r2, #0]
 8006a60:	4b68      	ldr	r3, [pc, #416]	; (8006c04 <HAL_RCC_OscConfig+0x26c>)
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	4a67      	ldr	r2, [pc, #412]	; (8006c04 <HAL_RCC_OscConfig+0x26c>)
 8006a66:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006a6a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	685b      	ldr	r3, [r3, #4]
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	d013      	beq.n	8006a9c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006a74:	f7fe ffbc 	bl	80059f0 <HAL_GetTick>
 8006a78:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006a7a:	e008      	b.n	8006a8e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006a7c:	f7fe ffb8 	bl	80059f0 <HAL_GetTick>
 8006a80:	4602      	mov	r2, r0
 8006a82:	693b      	ldr	r3, [r7, #16]
 8006a84:	1ad3      	subs	r3, r2, r3
 8006a86:	2b64      	cmp	r3, #100	; 0x64
 8006a88:	d901      	bls.n	8006a8e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8006a8a:	2303      	movs	r3, #3
 8006a8c:	e1fa      	b.n	8006e84 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006a8e:	4b5d      	ldr	r3, [pc, #372]	; (8006c04 <HAL_RCC_OscConfig+0x26c>)
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d0f0      	beq.n	8006a7c <HAL_RCC_OscConfig+0xe4>
 8006a9a:	e014      	b.n	8006ac6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006a9c:	f7fe ffa8 	bl	80059f0 <HAL_GetTick>
 8006aa0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006aa2:	e008      	b.n	8006ab6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006aa4:	f7fe ffa4 	bl	80059f0 <HAL_GetTick>
 8006aa8:	4602      	mov	r2, r0
 8006aaa:	693b      	ldr	r3, [r7, #16]
 8006aac:	1ad3      	subs	r3, r2, r3
 8006aae:	2b64      	cmp	r3, #100	; 0x64
 8006ab0:	d901      	bls.n	8006ab6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8006ab2:	2303      	movs	r3, #3
 8006ab4:	e1e6      	b.n	8006e84 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006ab6:	4b53      	ldr	r3, [pc, #332]	; (8006c04 <HAL_RCC_OscConfig+0x26c>)
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d1f0      	bne.n	8006aa4 <HAL_RCC_OscConfig+0x10c>
 8006ac2:	e000      	b.n	8006ac6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006ac4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	f003 0302 	and.w	r3, r3, #2
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d063      	beq.n	8006b9a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006ad2:	4b4c      	ldr	r3, [pc, #304]	; (8006c04 <HAL_RCC_OscConfig+0x26c>)
 8006ad4:	685b      	ldr	r3, [r3, #4]
 8006ad6:	f003 030c 	and.w	r3, r3, #12
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d00b      	beq.n	8006af6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8006ade:	4b49      	ldr	r3, [pc, #292]	; (8006c04 <HAL_RCC_OscConfig+0x26c>)
 8006ae0:	685b      	ldr	r3, [r3, #4]
 8006ae2:	f003 030c 	and.w	r3, r3, #12
 8006ae6:	2b08      	cmp	r3, #8
 8006ae8:	d11c      	bne.n	8006b24 <HAL_RCC_OscConfig+0x18c>
 8006aea:	4b46      	ldr	r3, [pc, #280]	; (8006c04 <HAL_RCC_OscConfig+0x26c>)
 8006aec:	685b      	ldr	r3, [r3, #4]
 8006aee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d116      	bne.n	8006b24 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006af6:	4b43      	ldr	r3, [pc, #268]	; (8006c04 <HAL_RCC_OscConfig+0x26c>)
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	f003 0302 	and.w	r3, r3, #2
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d005      	beq.n	8006b0e <HAL_RCC_OscConfig+0x176>
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	691b      	ldr	r3, [r3, #16]
 8006b06:	2b01      	cmp	r3, #1
 8006b08:	d001      	beq.n	8006b0e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8006b0a:	2301      	movs	r3, #1
 8006b0c:	e1ba      	b.n	8006e84 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006b0e:	4b3d      	ldr	r3, [pc, #244]	; (8006c04 <HAL_RCC_OscConfig+0x26c>)
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	695b      	ldr	r3, [r3, #20]
 8006b1a:	00db      	lsls	r3, r3, #3
 8006b1c:	4939      	ldr	r1, [pc, #228]	; (8006c04 <HAL_RCC_OscConfig+0x26c>)
 8006b1e:	4313      	orrs	r3, r2
 8006b20:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006b22:	e03a      	b.n	8006b9a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	691b      	ldr	r3, [r3, #16]
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d020      	beq.n	8006b6e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006b2c:	4b36      	ldr	r3, [pc, #216]	; (8006c08 <HAL_RCC_OscConfig+0x270>)
 8006b2e:	2201      	movs	r2, #1
 8006b30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006b32:	f7fe ff5d 	bl	80059f0 <HAL_GetTick>
 8006b36:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006b38:	e008      	b.n	8006b4c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006b3a:	f7fe ff59 	bl	80059f0 <HAL_GetTick>
 8006b3e:	4602      	mov	r2, r0
 8006b40:	693b      	ldr	r3, [r7, #16]
 8006b42:	1ad3      	subs	r3, r2, r3
 8006b44:	2b02      	cmp	r3, #2
 8006b46:	d901      	bls.n	8006b4c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8006b48:	2303      	movs	r3, #3
 8006b4a:	e19b      	b.n	8006e84 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006b4c:	4b2d      	ldr	r3, [pc, #180]	; (8006c04 <HAL_RCC_OscConfig+0x26c>)
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	f003 0302 	and.w	r3, r3, #2
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d0f0      	beq.n	8006b3a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006b58:	4b2a      	ldr	r3, [pc, #168]	; (8006c04 <HAL_RCC_OscConfig+0x26c>)
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	695b      	ldr	r3, [r3, #20]
 8006b64:	00db      	lsls	r3, r3, #3
 8006b66:	4927      	ldr	r1, [pc, #156]	; (8006c04 <HAL_RCC_OscConfig+0x26c>)
 8006b68:	4313      	orrs	r3, r2
 8006b6a:	600b      	str	r3, [r1, #0]
 8006b6c:	e015      	b.n	8006b9a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006b6e:	4b26      	ldr	r3, [pc, #152]	; (8006c08 <HAL_RCC_OscConfig+0x270>)
 8006b70:	2200      	movs	r2, #0
 8006b72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006b74:	f7fe ff3c 	bl	80059f0 <HAL_GetTick>
 8006b78:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006b7a:	e008      	b.n	8006b8e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006b7c:	f7fe ff38 	bl	80059f0 <HAL_GetTick>
 8006b80:	4602      	mov	r2, r0
 8006b82:	693b      	ldr	r3, [r7, #16]
 8006b84:	1ad3      	subs	r3, r2, r3
 8006b86:	2b02      	cmp	r3, #2
 8006b88:	d901      	bls.n	8006b8e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8006b8a:	2303      	movs	r3, #3
 8006b8c:	e17a      	b.n	8006e84 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006b8e:	4b1d      	ldr	r3, [pc, #116]	; (8006c04 <HAL_RCC_OscConfig+0x26c>)
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	f003 0302 	and.w	r3, r3, #2
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d1f0      	bne.n	8006b7c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	f003 0308 	and.w	r3, r3, #8
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d03a      	beq.n	8006c1c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	699b      	ldr	r3, [r3, #24]
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d019      	beq.n	8006be2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006bae:	4b17      	ldr	r3, [pc, #92]	; (8006c0c <HAL_RCC_OscConfig+0x274>)
 8006bb0:	2201      	movs	r2, #1
 8006bb2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006bb4:	f7fe ff1c 	bl	80059f0 <HAL_GetTick>
 8006bb8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006bba:	e008      	b.n	8006bce <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006bbc:	f7fe ff18 	bl	80059f0 <HAL_GetTick>
 8006bc0:	4602      	mov	r2, r0
 8006bc2:	693b      	ldr	r3, [r7, #16]
 8006bc4:	1ad3      	subs	r3, r2, r3
 8006bc6:	2b02      	cmp	r3, #2
 8006bc8:	d901      	bls.n	8006bce <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8006bca:	2303      	movs	r3, #3
 8006bcc:	e15a      	b.n	8006e84 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006bce:	4b0d      	ldr	r3, [pc, #52]	; (8006c04 <HAL_RCC_OscConfig+0x26c>)
 8006bd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bd2:	f003 0302 	and.w	r3, r3, #2
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d0f0      	beq.n	8006bbc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8006bda:	2001      	movs	r0, #1
 8006bdc:	f000 fad8 	bl	8007190 <RCC_Delay>
 8006be0:	e01c      	b.n	8006c1c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006be2:	4b0a      	ldr	r3, [pc, #40]	; (8006c0c <HAL_RCC_OscConfig+0x274>)
 8006be4:	2200      	movs	r2, #0
 8006be6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006be8:	f7fe ff02 	bl	80059f0 <HAL_GetTick>
 8006bec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006bee:	e00f      	b.n	8006c10 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006bf0:	f7fe fefe 	bl	80059f0 <HAL_GetTick>
 8006bf4:	4602      	mov	r2, r0
 8006bf6:	693b      	ldr	r3, [r7, #16]
 8006bf8:	1ad3      	subs	r3, r2, r3
 8006bfa:	2b02      	cmp	r3, #2
 8006bfc:	d908      	bls.n	8006c10 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8006bfe:	2303      	movs	r3, #3
 8006c00:	e140      	b.n	8006e84 <HAL_RCC_OscConfig+0x4ec>
 8006c02:	bf00      	nop
 8006c04:	40021000 	.word	0x40021000
 8006c08:	42420000 	.word	0x42420000
 8006c0c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006c10:	4b9e      	ldr	r3, [pc, #632]	; (8006e8c <HAL_RCC_OscConfig+0x4f4>)
 8006c12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c14:	f003 0302 	and.w	r3, r3, #2
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d1e9      	bne.n	8006bf0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	f003 0304 	and.w	r3, r3, #4
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	f000 80a6 	beq.w	8006d76 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006c2a:	2300      	movs	r3, #0
 8006c2c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006c2e:	4b97      	ldr	r3, [pc, #604]	; (8006e8c <HAL_RCC_OscConfig+0x4f4>)
 8006c30:	69db      	ldr	r3, [r3, #28]
 8006c32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d10d      	bne.n	8006c56 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006c3a:	4b94      	ldr	r3, [pc, #592]	; (8006e8c <HAL_RCC_OscConfig+0x4f4>)
 8006c3c:	69db      	ldr	r3, [r3, #28]
 8006c3e:	4a93      	ldr	r2, [pc, #588]	; (8006e8c <HAL_RCC_OscConfig+0x4f4>)
 8006c40:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006c44:	61d3      	str	r3, [r2, #28]
 8006c46:	4b91      	ldr	r3, [pc, #580]	; (8006e8c <HAL_RCC_OscConfig+0x4f4>)
 8006c48:	69db      	ldr	r3, [r3, #28]
 8006c4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006c4e:	60bb      	str	r3, [r7, #8]
 8006c50:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006c52:	2301      	movs	r3, #1
 8006c54:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006c56:	4b8e      	ldr	r3, [pc, #568]	; (8006e90 <HAL_RCC_OscConfig+0x4f8>)
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d118      	bne.n	8006c94 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006c62:	4b8b      	ldr	r3, [pc, #556]	; (8006e90 <HAL_RCC_OscConfig+0x4f8>)
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	4a8a      	ldr	r2, [pc, #552]	; (8006e90 <HAL_RCC_OscConfig+0x4f8>)
 8006c68:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006c6c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006c6e:	f7fe febf 	bl	80059f0 <HAL_GetTick>
 8006c72:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006c74:	e008      	b.n	8006c88 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006c76:	f7fe febb 	bl	80059f0 <HAL_GetTick>
 8006c7a:	4602      	mov	r2, r0
 8006c7c:	693b      	ldr	r3, [r7, #16]
 8006c7e:	1ad3      	subs	r3, r2, r3
 8006c80:	2b64      	cmp	r3, #100	; 0x64
 8006c82:	d901      	bls.n	8006c88 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8006c84:	2303      	movs	r3, #3
 8006c86:	e0fd      	b.n	8006e84 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006c88:	4b81      	ldr	r3, [pc, #516]	; (8006e90 <HAL_RCC_OscConfig+0x4f8>)
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d0f0      	beq.n	8006c76 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	68db      	ldr	r3, [r3, #12]
 8006c98:	2b01      	cmp	r3, #1
 8006c9a:	d106      	bne.n	8006caa <HAL_RCC_OscConfig+0x312>
 8006c9c:	4b7b      	ldr	r3, [pc, #492]	; (8006e8c <HAL_RCC_OscConfig+0x4f4>)
 8006c9e:	6a1b      	ldr	r3, [r3, #32]
 8006ca0:	4a7a      	ldr	r2, [pc, #488]	; (8006e8c <HAL_RCC_OscConfig+0x4f4>)
 8006ca2:	f043 0301 	orr.w	r3, r3, #1
 8006ca6:	6213      	str	r3, [r2, #32]
 8006ca8:	e02d      	b.n	8006d06 <HAL_RCC_OscConfig+0x36e>
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	68db      	ldr	r3, [r3, #12]
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d10c      	bne.n	8006ccc <HAL_RCC_OscConfig+0x334>
 8006cb2:	4b76      	ldr	r3, [pc, #472]	; (8006e8c <HAL_RCC_OscConfig+0x4f4>)
 8006cb4:	6a1b      	ldr	r3, [r3, #32]
 8006cb6:	4a75      	ldr	r2, [pc, #468]	; (8006e8c <HAL_RCC_OscConfig+0x4f4>)
 8006cb8:	f023 0301 	bic.w	r3, r3, #1
 8006cbc:	6213      	str	r3, [r2, #32]
 8006cbe:	4b73      	ldr	r3, [pc, #460]	; (8006e8c <HAL_RCC_OscConfig+0x4f4>)
 8006cc0:	6a1b      	ldr	r3, [r3, #32]
 8006cc2:	4a72      	ldr	r2, [pc, #456]	; (8006e8c <HAL_RCC_OscConfig+0x4f4>)
 8006cc4:	f023 0304 	bic.w	r3, r3, #4
 8006cc8:	6213      	str	r3, [r2, #32]
 8006cca:	e01c      	b.n	8006d06 <HAL_RCC_OscConfig+0x36e>
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	68db      	ldr	r3, [r3, #12]
 8006cd0:	2b05      	cmp	r3, #5
 8006cd2:	d10c      	bne.n	8006cee <HAL_RCC_OscConfig+0x356>
 8006cd4:	4b6d      	ldr	r3, [pc, #436]	; (8006e8c <HAL_RCC_OscConfig+0x4f4>)
 8006cd6:	6a1b      	ldr	r3, [r3, #32]
 8006cd8:	4a6c      	ldr	r2, [pc, #432]	; (8006e8c <HAL_RCC_OscConfig+0x4f4>)
 8006cda:	f043 0304 	orr.w	r3, r3, #4
 8006cde:	6213      	str	r3, [r2, #32]
 8006ce0:	4b6a      	ldr	r3, [pc, #424]	; (8006e8c <HAL_RCC_OscConfig+0x4f4>)
 8006ce2:	6a1b      	ldr	r3, [r3, #32]
 8006ce4:	4a69      	ldr	r2, [pc, #420]	; (8006e8c <HAL_RCC_OscConfig+0x4f4>)
 8006ce6:	f043 0301 	orr.w	r3, r3, #1
 8006cea:	6213      	str	r3, [r2, #32]
 8006cec:	e00b      	b.n	8006d06 <HAL_RCC_OscConfig+0x36e>
 8006cee:	4b67      	ldr	r3, [pc, #412]	; (8006e8c <HAL_RCC_OscConfig+0x4f4>)
 8006cf0:	6a1b      	ldr	r3, [r3, #32]
 8006cf2:	4a66      	ldr	r2, [pc, #408]	; (8006e8c <HAL_RCC_OscConfig+0x4f4>)
 8006cf4:	f023 0301 	bic.w	r3, r3, #1
 8006cf8:	6213      	str	r3, [r2, #32]
 8006cfa:	4b64      	ldr	r3, [pc, #400]	; (8006e8c <HAL_RCC_OscConfig+0x4f4>)
 8006cfc:	6a1b      	ldr	r3, [r3, #32]
 8006cfe:	4a63      	ldr	r2, [pc, #396]	; (8006e8c <HAL_RCC_OscConfig+0x4f4>)
 8006d00:	f023 0304 	bic.w	r3, r3, #4
 8006d04:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	68db      	ldr	r3, [r3, #12]
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d015      	beq.n	8006d3a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006d0e:	f7fe fe6f 	bl	80059f0 <HAL_GetTick>
 8006d12:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006d14:	e00a      	b.n	8006d2c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006d16:	f7fe fe6b 	bl	80059f0 <HAL_GetTick>
 8006d1a:	4602      	mov	r2, r0
 8006d1c:	693b      	ldr	r3, [r7, #16]
 8006d1e:	1ad3      	subs	r3, r2, r3
 8006d20:	f241 3288 	movw	r2, #5000	; 0x1388
 8006d24:	4293      	cmp	r3, r2
 8006d26:	d901      	bls.n	8006d2c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8006d28:	2303      	movs	r3, #3
 8006d2a:	e0ab      	b.n	8006e84 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006d2c:	4b57      	ldr	r3, [pc, #348]	; (8006e8c <HAL_RCC_OscConfig+0x4f4>)
 8006d2e:	6a1b      	ldr	r3, [r3, #32]
 8006d30:	f003 0302 	and.w	r3, r3, #2
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d0ee      	beq.n	8006d16 <HAL_RCC_OscConfig+0x37e>
 8006d38:	e014      	b.n	8006d64 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006d3a:	f7fe fe59 	bl	80059f0 <HAL_GetTick>
 8006d3e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006d40:	e00a      	b.n	8006d58 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006d42:	f7fe fe55 	bl	80059f0 <HAL_GetTick>
 8006d46:	4602      	mov	r2, r0
 8006d48:	693b      	ldr	r3, [r7, #16]
 8006d4a:	1ad3      	subs	r3, r2, r3
 8006d4c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006d50:	4293      	cmp	r3, r2
 8006d52:	d901      	bls.n	8006d58 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8006d54:	2303      	movs	r3, #3
 8006d56:	e095      	b.n	8006e84 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006d58:	4b4c      	ldr	r3, [pc, #304]	; (8006e8c <HAL_RCC_OscConfig+0x4f4>)
 8006d5a:	6a1b      	ldr	r3, [r3, #32]
 8006d5c:	f003 0302 	and.w	r3, r3, #2
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d1ee      	bne.n	8006d42 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8006d64:	7dfb      	ldrb	r3, [r7, #23]
 8006d66:	2b01      	cmp	r3, #1
 8006d68:	d105      	bne.n	8006d76 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006d6a:	4b48      	ldr	r3, [pc, #288]	; (8006e8c <HAL_RCC_OscConfig+0x4f4>)
 8006d6c:	69db      	ldr	r3, [r3, #28]
 8006d6e:	4a47      	ldr	r2, [pc, #284]	; (8006e8c <HAL_RCC_OscConfig+0x4f4>)
 8006d70:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006d74:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	69db      	ldr	r3, [r3, #28]
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	f000 8081 	beq.w	8006e82 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006d80:	4b42      	ldr	r3, [pc, #264]	; (8006e8c <HAL_RCC_OscConfig+0x4f4>)
 8006d82:	685b      	ldr	r3, [r3, #4]
 8006d84:	f003 030c 	and.w	r3, r3, #12
 8006d88:	2b08      	cmp	r3, #8
 8006d8a:	d061      	beq.n	8006e50 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	69db      	ldr	r3, [r3, #28]
 8006d90:	2b02      	cmp	r3, #2
 8006d92:	d146      	bne.n	8006e22 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006d94:	4b3f      	ldr	r3, [pc, #252]	; (8006e94 <HAL_RCC_OscConfig+0x4fc>)
 8006d96:	2200      	movs	r2, #0
 8006d98:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006d9a:	f7fe fe29 	bl	80059f0 <HAL_GetTick>
 8006d9e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006da0:	e008      	b.n	8006db4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006da2:	f7fe fe25 	bl	80059f0 <HAL_GetTick>
 8006da6:	4602      	mov	r2, r0
 8006da8:	693b      	ldr	r3, [r7, #16]
 8006daa:	1ad3      	subs	r3, r2, r3
 8006dac:	2b02      	cmp	r3, #2
 8006dae:	d901      	bls.n	8006db4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8006db0:	2303      	movs	r3, #3
 8006db2:	e067      	b.n	8006e84 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006db4:	4b35      	ldr	r3, [pc, #212]	; (8006e8c <HAL_RCC_OscConfig+0x4f4>)
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d1f0      	bne.n	8006da2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	6a1b      	ldr	r3, [r3, #32]
 8006dc4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006dc8:	d108      	bne.n	8006ddc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8006dca:	4b30      	ldr	r3, [pc, #192]	; (8006e8c <HAL_RCC_OscConfig+0x4f4>)
 8006dcc:	685b      	ldr	r3, [r3, #4]
 8006dce:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	689b      	ldr	r3, [r3, #8]
 8006dd6:	492d      	ldr	r1, [pc, #180]	; (8006e8c <HAL_RCC_OscConfig+0x4f4>)
 8006dd8:	4313      	orrs	r3, r2
 8006dda:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006ddc:	4b2b      	ldr	r3, [pc, #172]	; (8006e8c <HAL_RCC_OscConfig+0x4f4>)
 8006dde:	685b      	ldr	r3, [r3, #4]
 8006de0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	6a19      	ldr	r1, [r3, #32]
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006dec:	430b      	orrs	r3, r1
 8006dee:	4927      	ldr	r1, [pc, #156]	; (8006e8c <HAL_RCC_OscConfig+0x4f4>)
 8006df0:	4313      	orrs	r3, r2
 8006df2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006df4:	4b27      	ldr	r3, [pc, #156]	; (8006e94 <HAL_RCC_OscConfig+0x4fc>)
 8006df6:	2201      	movs	r2, #1
 8006df8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006dfa:	f7fe fdf9 	bl	80059f0 <HAL_GetTick>
 8006dfe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006e00:	e008      	b.n	8006e14 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006e02:	f7fe fdf5 	bl	80059f0 <HAL_GetTick>
 8006e06:	4602      	mov	r2, r0
 8006e08:	693b      	ldr	r3, [r7, #16]
 8006e0a:	1ad3      	subs	r3, r2, r3
 8006e0c:	2b02      	cmp	r3, #2
 8006e0e:	d901      	bls.n	8006e14 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8006e10:	2303      	movs	r3, #3
 8006e12:	e037      	b.n	8006e84 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006e14:	4b1d      	ldr	r3, [pc, #116]	; (8006e8c <HAL_RCC_OscConfig+0x4f4>)
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d0f0      	beq.n	8006e02 <HAL_RCC_OscConfig+0x46a>
 8006e20:	e02f      	b.n	8006e82 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006e22:	4b1c      	ldr	r3, [pc, #112]	; (8006e94 <HAL_RCC_OscConfig+0x4fc>)
 8006e24:	2200      	movs	r2, #0
 8006e26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006e28:	f7fe fde2 	bl	80059f0 <HAL_GetTick>
 8006e2c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006e2e:	e008      	b.n	8006e42 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006e30:	f7fe fdde 	bl	80059f0 <HAL_GetTick>
 8006e34:	4602      	mov	r2, r0
 8006e36:	693b      	ldr	r3, [r7, #16]
 8006e38:	1ad3      	subs	r3, r2, r3
 8006e3a:	2b02      	cmp	r3, #2
 8006e3c:	d901      	bls.n	8006e42 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8006e3e:	2303      	movs	r3, #3
 8006e40:	e020      	b.n	8006e84 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006e42:	4b12      	ldr	r3, [pc, #72]	; (8006e8c <HAL_RCC_OscConfig+0x4f4>)
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d1f0      	bne.n	8006e30 <HAL_RCC_OscConfig+0x498>
 8006e4e:	e018      	b.n	8006e82 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	69db      	ldr	r3, [r3, #28]
 8006e54:	2b01      	cmp	r3, #1
 8006e56:	d101      	bne.n	8006e5c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8006e58:	2301      	movs	r3, #1
 8006e5a:	e013      	b.n	8006e84 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8006e5c:	4b0b      	ldr	r3, [pc, #44]	; (8006e8c <HAL_RCC_OscConfig+0x4f4>)
 8006e5e:	685b      	ldr	r3, [r3, #4]
 8006e60:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	6a1b      	ldr	r3, [r3, #32]
 8006e6c:	429a      	cmp	r2, r3
 8006e6e:	d106      	bne.n	8006e7e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006e7a:	429a      	cmp	r2, r3
 8006e7c:	d001      	beq.n	8006e82 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8006e7e:	2301      	movs	r3, #1
 8006e80:	e000      	b.n	8006e84 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8006e82:	2300      	movs	r3, #0
}
 8006e84:	4618      	mov	r0, r3
 8006e86:	3718      	adds	r7, #24
 8006e88:	46bd      	mov	sp, r7
 8006e8a:	bd80      	pop	{r7, pc}
 8006e8c:	40021000 	.word	0x40021000
 8006e90:	40007000 	.word	0x40007000
 8006e94:	42420060 	.word	0x42420060

08006e98 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006e98:	b580      	push	{r7, lr}
 8006e9a:	b084      	sub	sp, #16
 8006e9c:	af00      	add	r7, sp, #0
 8006e9e:	6078      	str	r0, [r7, #4]
 8006ea0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d101      	bne.n	8006eac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006ea8:	2301      	movs	r3, #1
 8006eaa:	e0d0      	b.n	800704e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006eac:	4b6a      	ldr	r3, [pc, #424]	; (8007058 <HAL_RCC_ClockConfig+0x1c0>)
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	f003 0307 	and.w	r3, r3, #7
 8006eb4:	683a      	ldr	r2, [r7, #0]
 8006eb6:	429a      	cmp	r2, r3
 8006eb8:	d910      	bls.n	8006edc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006eba:	4b67      	ldr	r3, [pc, #412]	; (8007058 <HAL_RCC_ClockConfig+0x1c0>)
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	f023 0207 	bic.w	r2, r3, #7
 8006ec2:	4965      	ldr	r1, [pc, #404]	; (8007058 <HAL_RCC_ClockConfig+0x1c0>)
 8006ec4:	683b      	ldr	r3, [r7, #0]
 8006ec6:	4313      	orrs	r3, r2
 8006ec8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006eca:	4b63      	ldr	r3, [pc, #396]	; (8007058 <HAL_RCC_ClockConfig+0x1c0>)
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	f003 0307 	and.w	r3, r3, #7
 8006ed2:	683a      	ldr	r2, [r7, #0]
 8006ed4:	429a      	cmp	r2, r3
 8006ed6:	d001      	beq.n	8006edc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8006ed8:	2301      	movs	r3, #1
 8006eda:	e0b8      	b.n	800704e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	f003 0302 	and.w	r3, r3, #2
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d020      	beq.n	8006f2a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	f003 0304 	and.w	r3, r3, #4
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	d005      	beq.n	8006f00 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006ef4:	4b59      	ldr	r3, [pc, #356]	; (800705c <HAL_RCC_ClockConfig+0x1c4>)
 8006ef6:	685b      	ldr	r3, [r3, #4]
 8006ef8:	4a58      	ldr	r2, [pc, #352]	; (800705c <HAL_RCC_ClockConfig+0x1c4>)
 8006efa:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8006efe:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	f003 0308 	and.w	r3, r3, #8
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d005      	beq.n	8006f18 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006f0c:	4b53      	ldr	r3, [pc, #332]	; (800705c <HAL_RCC_ClockConfig+0x1c4>)
 8006f0e:	685b      	ldr	r3, [r3, #4]
 8006f10:	4a52      	ldr	r2, [pc, #328]	; (800705c <HAL_RCC_ClockConfig+0x1c4>)
 8006f12:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8006f16:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006f18:	4b50      	ldr	r3, [pc, #320]	; (800705c <HAL_RCC_ClockConfig+0x1c4>)
 8006f1a:	685b      	ldr	r3, [r3, #4]
 8006f1c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	689b      	ldr	r3, [r3, #8]
 8006f24:	494d      	ldr	r1, [pc, #308]	; (800705c <HAL_RCC_ClockConfig+0x1c4>)
 8006f26:	4313      	orrs	r3, r2
 8006f28:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	f003 0301 	and.w	r3, r3, #1
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d040      	beq.n	8006fb8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	685b      	ldr	r3, [r3, #4]
 8006f3a:	2b01      	cmp	r3, #1
 8006f3c:	d107      	bne.n	8006f4e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006f3e:	4b47      	ldr	r3, [pc, #284]	; (800705c <HAL_RCC_ClockConfig+0x1c4>)
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d115      	bne.n	8006f76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006f4a:	2301      	movs	r3, #1
 8006f4c:	e07f      	b.n	800704e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	685b      	ldr	r3, [r3, #4]
 8006f52:	2b02      	cmp	r3, #2
 8006f54:	d107      	bne.n	8006f66 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006f56:	4b41      	ldr	r3, [pc, #260]	; (800705c <HAL_RCC_ClockConfig+0x1c4>)
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d109      	bne.n	8006f76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006f62:	2301      	movs	r3, #1
 8006f64:	e073      	b.n	800704e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006f66:	4b3d      	ldr	r3, [pc, #244]	; (800705c <HAL_RCC_ClockConfig+0x1c4>)
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	f003 0302 	and.w	r3, r3, #2
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d101      	bne.n	8006f76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006f72:	2301      	movs	r3, #1
 8006f74:	e06b      	b.n	800704e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006f76:	4b39      	ldr	r3, [pc, #228]	; (800705c <HAL_RCC_ClockConfig+0x1c4>)
 8006f78:	685b      	ldr	r3, [r3, #4]
 8006f7a:	f023 0203 	bic.w	r2, r3, #3
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	685b      	ldr	r3, [r3, #4]
 8006f82:	4936      	ldr	r1, [pc, #216]	; (800705c <HAL_RCC_ClockConfig+0x1c4>)
 8006f84:	4313      	orrs	r3, r2
 8006f86:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006f88:	f7fe fd32 	bl	80059f0 <HAL_GetTick>
 8006f8c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006f8e:	e00a      	b.n	8006fa6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006f90:	f7fe fd2e 	bl	80059f0 <HAL_GetTick>
 8006f94:	4602      	mov	r2, r0
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	1ad3      	subs	r3, r2, r3
 8006f9a:	f241 3288 	movw	r2, #5000	; 0x1388
 8006f9e:	4293      	cmp	r3, r2
 8006fa0:	d901      	bls.n	8006fa6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006fa2:	2303      	movs	r3, #3
 8006fa4:	e053      	b.n	800704e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006fa6:	4b2d      	ldr	r3, [pc, #180]	; (800705c <HAL_RCC_ClockConfig+0x1c4>)
 8006fa8:	685b      	ldr	r3, [r3, #4]
 8006faa:	f003 020c 	and.w	r2, r3, #12
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	685b      	ldr	r3, [r3, #4]
 8006fb2:	009b      	lsls	r3, r3, #2
 8006fb4:	429a      	cmp	r2, r3
 8006fb6:	d1eb      	bne.n	8006f90 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006fb8:	4b27      	ldr	r3, [pc, #156]	; (8007058 <HAL_RCC_ClockConfig+0x1c0>)
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	f003 0307 	and.w	r3, r3, #7
 8006fc0:	683a      	ldr	r2, [r7, #0]
 8006fc2:	429a      	cmp	r2, r3
 8006fc4:	d210      	bcs.n	8006fe8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006fc6:	4b24      	ldr	r3, [pc, #144]	; (8007058 <HAL_RCC_ClockConfig+0x1c0>)
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	f023 0207 	bic.w	r2, r3, #7
 8006fce:	4922      	ldr	r1, [pc, #136]	; (8007058 <HAL_RCC_ClockConfig+0x1c0>)
 8006fd0:	683b      	ldr	r3, [r7, #0]
 8006fd2:	4313      	orrs	r3, r2
 8006fd4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006fd6:	4b20      	ldr	r3, [pc, #128]	; (8007058 <HAL_RCC_ClockConfig+0x1c0>)
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	f003 0307 	and.w	r3, r3, #7
 8006fde:	683a      	ldr	r2, [r7, #0]
 8006fe0:	429a      	cmp	r2, r3
 8006fe2:	d001      	beq.n	8006fe8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8006fe4:	2301      	movs	r3, #1
 8006fe6:	e032      	b.n	800704e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	f003 0304 	and.w	r3, r3, #4
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d008      	beq.n	8007006 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006ff4:	4b19      	ldr	r3, [pc, #100]	; (800705c <HAL_RCC_ClockConfig+0x1c4>)
 8006ff6:	685b      	ldr	r3, [r3, #4]
 8006ff8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	68db      	ldr	r3, [r3, #12]
 8007000:	4916      	ldr	r1, [pc, #88]	; (800705c <HAL_RCC_ClockConfig+0x1c4>)
 8007002:	4313      	orrs	r3, r2
 8007004:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	f003 0308 	and.w	r3, r3, #8
 800700e:	2b00      	cmp	r3, #0
 8007010:	d009      	beq.n	8007026 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8007012:	4b12      	ldr	r3, [pc, #72]	; (800705c <HAL_RCC_ClockConfig+0x1c4>)
 8007014:	685b      	ldr	r3, [r3, #4]
 8007016:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	691b      	ldr	r3, [r3, #16]
 800701e:	00db      	lsls	r3, r3, #3
 8007020:	490e      	ldr	r1, [pc, #56]	; (800705c <HAL_RCC_ClockConfig+0x1c4>)
 8007022:	4313      	orrs	r3, r2
 8007024:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007026:	f000 f821 	bl	800706c <HAL_RCC_GetSysClockFreq>
 800702a:	4602      	mov	r2, r0
 800702c:	4b0b      	ldr	r3, [pc, #44]	; (800705c <HAL_RCC_ClockConfig+0x1c4>)
 800702e:	685b      	ldr	r3, [r3, #4]
 8007030:	091b      	lsrs	r3, r3, #4
 8007032:	f003 030f 	and.w	r3, r3, #15
 8007036:	490a      	ldr	r1, [pc, #40]	; (8007060 <HAL_RCC_ClockConfig+0x1c8>)
 8007038:	5ccb      	ldrb	r3, [r1, r3]
 800703a:	fa22 f303 	lsr.w	r3, r2, r3
 800703e:	4a09      	ldr	r2, [pc, #36]	; (8007064 <HAL_RCC_ClockConfig+0x1cc>)
 8007040:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8007042:	4b09      	ldr	r3, [pc, #36]	; (8007068 <HAL_RCC_ClockConfig+0x1d0>)
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	4618      	mov	r0, r3
 8007048:	f7fe fc90 	bl	800596c <HAL_InitTick>

  return HAL_OK;
 800704c:	2300      	movs	r3, #0
}
 800704e:	4618      	mov	r0, r3
 8007050:	3710      	adds	r7, #16
 8007052:	46bd      	mov	sp, r7
 8007054:	bd80      	pop	{r7, pc}
 8007056:	bf00      	nop
 8007058:	40022000 	.word	0x40022000
 800705c:	40021000 	.word	0x40021000
 8007060:	080093e8 	.word	0x080093e8
 8007064:	20000004 	.word	0x20000004
 8007068:	20000080 	.word	0x20000080

0800706c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800706c:	b490      	push	{r4, r7}
 800706e:	b08a      	sub	sp, #40	; 0x28
 8007070:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8007072:	4b2a      	ldr	r3, [pc, #168]	; (800711c <HAL_RCC_GetSysClockFreq+0xb0>)
 8007074:	1d3c      	adds	r4, r7, #4
 8007076:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8007078:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800707c:	f240 2301 	movw	r3, #513	; 0x201
 8007080:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8007082:	2300      	movs	r3, #0
 8007084:	61fb      	str	r3, [r7, #28]
 8007086:	2300      	movs	r3, #0
 8007088:	61bb      	str	r3, [r7, #24]
 800708a:	2300      	movs	r3, #0
 800708c:	627b      	str	r3, [r7, #36]	; 0x24
 800708e:	2300      	movs	r3, #0
 8007090:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8007092:	2300      	movs	r3, #0
 8007094:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8007096:	4b22      	ldr	r3, [pc, #136]	; (8007120 <HAL_RCC_GetSysClockFreq+0xb4>)
 8007098:	685b      	ldr	r3, [r3, #4]
 800709a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800709c:	69fb      	ldr	r3, [r7, #28]
 800709e:	f003 030c 	and.w	r3, r3, #12
 80070a2:	2b04      	cmp	r3, #4
 80070a4:	d002      	beq.n	80070ac <HAL_RCC_GetSysClockFreq+0x40>
 80070a6:	2b08      	cmp	r3, #8
 80070a8:	d003      	beq.n	80070b2 <HAL_RCC_GetSysClockFreq+0x46>
 80070aa:	e02d      	b.n	8007108 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80070ac:	4b1d      	ldr	r3, [pc, #116]	; (8007124 <HAL_RCC_GetSysClockFreq+0xb8>)
 80070ae:	623b      	str	r3, [r7, #32]
      break;
 80070b0:	e02d      	b.n	800710e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80070b2:	69fb      	ldr	r3, [r7, #28]
 80070b4:	0c9b      	lsrs	r3, r3, #18
 80070b6:	f003 030f 	and.w	r3, r3, #15
 80070ba:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80070be:	4413      	add	r3, r2
 80070c0:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80070c4:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80070c6:	69fb      	ldr	r3, [r7, #28]
 80070c8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d013      	beq.n	80070f8 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80070d0:	4b13      	ldr	r3, [pc, #76]	; (8007120 <HAL_RCC_GetSysClockFreq+0xb4>)
 80070d2:	685b      	ldr	r3, [r3, #4]
 80070d4:	0c5b      	lsrs	r3, r3, #17
 80070d6:	f003 0301 	and.w	r3, r3, #1
 80070da:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80070de:	4413      	add	r3, r2
 80070e0:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80070e4:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80070e6:	697b      	ldr	r3, [r7, #20]
 80070e8:	4a0e      	ldr	r2, [pc, #56]	; (8007124 <HAL_RCC_GetSysClockFreq+0xb8>)
 80070ea:	fb02 f203 	mul.w	r2, r2, r3
 80070ee:	69bb      	ldr	r3, [r7, #24]
 80070f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80070f4:	627b      	str	r3, [r7, #36]	; 0x24
 80070f6:	e004      	b.n	8007102 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80070f8:	697b      	ldr	r3, [r7, #20]
 80070fa:	4a0b      	ldr	r2, [pc, #44]	; (8007128 <HAL_RCC_GetSysClockFreq+0xbc>)
 80070fc:	fb02 f303 	mul.w	r3, r2, r3
 8007100:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8007102:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007104:	623b      	str	r3, [r7, #32]
      break;
 8007106:	e002      	b.n	800710e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8007108:	4b06      	ldr	r3, [pc, #24]	; (8007124 <HAL_RCC_GetSysClockFreq+0xb8>)
 800710a:	623b      	str	r3, [r7, #32]
      break;
 800710c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800710e:	6a3b      	ldr	r3, [r7, #32]
}
 8007110:	4618      	mov	r0, r3
 8007112:	3728      	adds	r7, #40	; 0x28
 8007114:	46bd      	mov	sp, r7
 8007116:	bc90      	pop	{r4, r7}
 8007118:	4770      	bx	lr
 800711a:	bf00      	nop
 800711c:	08009138 	.word	0x08009138
 8007120:	40021000 	.word	0x40021000
 8007124:	007a1200 	.word	0x007a1200
 8007128:	003d0900 	.word	0x003d0900

0800712c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800712c:	b480      	push	{r7}
 800712e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007130:	4b02      	ldr	r3, [pc, #8]	; (800713c <HAL_RCC_GetHCLKFreq+0x10>)
 8007132:	681b      	ldr	r3, [r3, #0]
}
 8007134:	4618      	mov	r0, r3
 8007136:	46bd      	mov	sp, r7
 8007138:	bc80      	pop	{r7}
 800713a:	4770      	bx	lr
 800713c:	20000004 	.word	0x20000004

08007140 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007140:	b580      	push	{r7, lr}
 8007142:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007144:	f7ff fff2 	bl	800712c <HAL_RCC_GetHCLKFreq>
 8007148:	4602      	mov	r2, r0
 800714a:	4b05      	ldr	r3, [pc, #20]	; (8007160 <HAL_RCC_GetPCLK1Freq+0x20>)
 800714c:	685b      	ldr	r3, [r3, #4]
 800714e:	0a1b      	lsrs	r3, r3, #8
 8007150:	f003 0307 	and.w	r3, r3, #7
 8007154:	4903      	ldr	r1, [pc, #12]	; (8007164 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007156:	5ccb      	ldrb	r3, [r1, r3]
 8007158:	fa22 f303 	lsr.w	r3, r2, r3
}
 800715c:	4618      	mov	r0, r3
 800715e:	bd80      	pop	{r7, pc}
 8007160:	40021000 	.word	0x40021000
 8007164:	080093f8 	.word	0x080093f8

08007168 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007168:	b580      	push	{r7, lr}
 800716a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800716c:	f7ff ffde 	bl	800712c <HAL_RCC_GetHCLKFreq>
 8007170:	4602      	mov	r2, r0
 8007172:	4b05      	ldr	r3, [pc, #20]	; (8007188 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007174:	685b      	ldr	r3, [r3, #4]
 8007176:	0adb      	lsrs	r3, r3, #11
 8007178:	f003 0307 	and.w	r3, r3, #7
 800717c:	4903      	ldr	r1, [pc, #12]	; (800718c <HAL_RCC_GetPCLK2Freq+0x24>)
 800717e:	5ccb      	ldrb	r3, [r1, r3]
 8007180:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007184:	4618      	mov	r0, r3
 8007186:	bd80      	pop	{r7, pc}
 8007188:	40021000 	.word	0x40021000
 800718c:	080093f8 	.word	0x080093f8

08007190 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8007190:	b480      	push	{r7}
 8007192:	b085      	sub	sp, #20
 8007194:	af00      	add	r7, sp, #0
 8007196:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8007198:	4b0a      	ldr	r3, [pc, #40]	; (80071c4 <RCC_Delay+0x34>)
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	4a0a      	ldr	r2, [pc, #40]	; (80071c8 <RCC_Delay+0x38>)
 800719e:	fba2 2303 	umull	r2, r3, r2, r3
 80071a2:	0a5b      	lsrs	r3, r3, #9
 80071a4:	687a      	ldr	r2, [r7, #4]
 80071a6:	fb02 f303 	mul.w	r3, r2, r3
 80071aa:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80071ac:	bf00      	nop
  }
  while (Delay --);
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	1e5a      	subs	r2, r3, #1
 80071b2:	60fa      	str	r2, [r7, #12]
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d1f9      	bne.n	80071ac <RCC_Delay+0x1c>
}
 80071b8:	bf00      	nop
 80071ba:	bf00      	nop
 80071bc:	3714      	adds	r7, #20
 80071be:	46bd      	mov	sp, r7
 80071c0:	bc80      	pop	{r7}
 80071c2:	4770      	bx	lr
 80071c4:	20000004 	.word	0x20000004
 80071c8:	10624dd3 	.word	0x10624dd3

080071cc <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80071cc:	b580      	push	{r7, lr}
 80071ce:	b086      	sub	sp, #24
 80071d0:	af00      	add	r7, sp, #0
 80071d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80071d4:	2300      	movs	r3, #0
 80071d6:	613b      	str	r3, [r7, #16]
 80071d8:	2300      	movs	r3, #0
 80071da:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	f003 0301 	and.w	r3, r3, #1
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	d07d      	beq.n	80072e4 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80071e8:	2300      	movs	r3, #0
 80071ea:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80071ec:	4b4f      	ldr	r3, [pc, #316]	; (800732c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80071ee:	69db      	ldr	r3, [r3, #28]
 80071f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d10d      	bne.n	8007214 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80071f8:	4b4c      	ldr	r3, [pc, #304]	; (800732c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80071fa:	69db      	ldr	r3, [r3, #28]
 80071fc:	4a4b      	ldr	r2, [pc, #300]	; (800732c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80071fe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007202:	61d3      	str	r3, [r2, #28]
 8007204:	4b49      	ldr	r3, [pc, #292]	; (800732c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007206:	69db      	ldr	r3, [r3, #28]
 8007208:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800720c:	60bb      	str	r3, [r7, #8]
 800720e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007210:	2301      	movs	r3, #1
 8007212:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007214:	4b46      	ldr	r3, [pc, #280]	; (8007330 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800721c:	2b00      	cmp	r3, #0
 800721e:	d118      	bne.n	8007252 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007220:	4b43      	ldr	r3, [pc, #268]	; (8007330 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	4a42      	ldr	r2, [pc, #264]	; (8007330 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8007226:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800722a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800722c:	f7fe fbe0 	bl	80059f0 <HAL_GetTick>
 8007230:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007232:	e008      	b.n	8007246 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007234:	f7fe fbdc 	bl	80059f0 <HAL_GetTick>
 8007238:	4602      	mov	r2, r0
 800723a:	693b      	ldr	r3, [r7, #16]
 800723c:	1ad3      	subs	r3, r2, r3
 800723e:	2b64      	cmp	r3, #100	; 0x64
 8007240:	d901      	bls.n	8007246 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8007242:	2303      	movs	r3, #3
 8007244:	e06d      	b.n	8007322 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007246:	4b3a      	ldr	r3, [pc, #232]	; (8007330 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800724e:	2b00      	cmp	r3, #0
 8007250:	d0f0      	beq.n	8007234 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007252:	4b36      	ldr	r3, [pc, #216]	; (800732c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007254:	6a1b      	ldr	r3, [r3, #32]
 8007256:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800725a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	2b00      	cmp	r3, #0
 8007260:	d02e      	beq.n	80072c0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	685b      	ldr	r3, [r3, #4]
 8007266:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800726a:	68fa      	ldr	r2, [r7, #12]
 800726c:	429a      	cmp	r2, r3
 800726e:	d027      	beq.n	80072c0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007270:	4b2e      	ldr	r3, [pc, #184]	; (800732c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007272:	6a1b      	ldr	r3, [r3, #32]
 8007274:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007278:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800727a:	4b2e      	ldr	r3, [pc, #184]	; (8007334 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800727c:	2201      	movs	r2, #1
 800727e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007280:	4b2c      	ldr	r3, [pc, #176]	; (8007334 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8007282:	2200      	movs	r2, #0
 8007284:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8007286:	4a29      	ldr	r2, [pc, #164]	; (800732c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	f003 0301 	and.w	r3, r3, #1
 8007292:	2b00      	cmp	r3, #0
 8007294:	d014      	beq.n	80072c0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007296:	f7fe fbab 	bl	80059f0 <HAL_GetTick>
 800729a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800729c:	e00a      	b.n	80072b4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800729e:	f7fe fba7 	bl	80059f0 <HAL_GetTick>
 80072a2:	4602      	mov	r2, r0
 80072a4:	693b      	ldr	r3, [r7, #16]
 80072a6:	1ad3      	subs	r3, r2, r3
 80072a8:	f241 3288 	movw	r2, #5000	; 0x1388
 80072ac:	4293      	cmp	r3, r2
 80072ae:	d901      	bls.n	80072b4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80072b0:	2303      	movs	r3, #3
 80072b2:	e036      	b.n	8007322 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80072b4:	4b1d      	ldr	r3, [pc, #116]	; (800732c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80072b6:	6a1b      	ldr	r3, [r3, #32]
 80072b8:	f003 0302 	and.w	r3, r3, #2
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d0ee      	beq.n	800729e <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80072c0:	4b1a      	ldr	r3, [pc, #104]	; (800732c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80072c2:	6a1b      	ldr	r3, [r3, #32]
 80072c4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	685b      	ldr	r3, [r3, #4]
 80072cc:	4917      	ldr	r1, [pc, #92]	; (800732c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80072ce:	4313      	orrs	r3, r2
 80072d0:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80072d2:	7dfb      	ldrb	r3, [r7, #23]
 80072d4:	2b01      	cmp	r3, #1
 80072d6:	d105      	bne.n	80072e4 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80072d8:	4b14      	ldr	r3, [pc, #80]	; (800732c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80072da:	69db      	ldr	r3, [r3, #28]
 80072dc:	4a13      	ldr	r2, [pc, #76]	; (800732c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80072de:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80072e2:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	f003 0302 	and.w	r3, r3, #2
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d008      	beq.n	8007302 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80072f0:	4b0e      	ldr	r3, [pc, #56]	; (800732c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80072f2:	685b      	ldr	r3, [r3, #4]
 80072f4:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	689b      	ldr	r3, [r3, #8]
 80072fc:	490b      	ldr	r1, [pc, #44]	; (800732c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80072fe:	4313      	orrs	r3, r2
 8007300:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	f003 0310 	and.w	r3, r3, #16
 800730a:	2b00      	cmp	r3, #0
 800730c:	d008      	beq.n	8007320 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800730e:	4b07      	ldr	r3, [pc, #28]	; (800732c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007310:	685b      	ldr	r3, [r3, #4]
 8007312:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	68db      	ldr	r3, [r3, #12]
 800731a:	4904      	ldr	r1, [pc, #16]	; (800732c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800731c:	4313      	orrs	r3, r2
 800731e:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8007320:	2300      	movs	r3, #0
}
 8007322:	4618      	mov	r0, r3
 8007324:	3718      	adds	r7, #24
 8007326:	46bd      	mov	sp, r7
 8007328:	bd80      	pop	{r7, pc}
 800732a:	bf00      	nop
 800732c:	40021000 	.word	0x40021000
 8007330:	40007000 	.word	0x40007000
 8007334:	42420440 	.word	0x42420440

08007338 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8007338:	b590      	push	{r4, r7, lr}
 800733a:	b08d      	sub	sp, #52	; 0x34
 800733c:	af00      	add	r7, sp, #0
 800733e:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8007340:	4b5a      	ldr	r3, [pc, #360]	; (80074ac <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 8007342:	f107 040c 	add.w	r4, r7, #12
 8007346:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8007348:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800734c:	f240 2301 	movw	r3, #513	; 0x201
 8007350:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8007352:	2300      	movs	r3, #0
 8007354:	627b      	str	r3, [r7, #36]	; 0x24
 8007356:	2300      	movs	r3, #0
 8007358:	62fb      	str	r3, [r7, #44]	; 0x2c
 800735a:	2300      	movs	r3, #0
 800735c:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 800735e:	2300      	movs	r3, #0
 8007360:	61fb      	str	r3, [r7, #28]
 8007362:	2300      	movs	r3, #0
 8007364:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	2b10      	cmp	r3, #16
 800736a:	d00a      	beq.n	8007382 <HAL_RCCEx_GetPeriphCLKFreq+0x4a>
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	2b10      	cmp	r3, #16
 8007370:	f200 8091 	bhi.w	8007496 <HAL_RCCEx_GetPeriphCLKFreq+0x15e>
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	2b01      	cmp	r3, #1
 8007378:	d04c      	beq.n	8007414 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	2b02      	cmp	r3, #2
 800737e:	d07c      	beq.n	800747a <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8007380:	e089      	b.n	8007496 <HAL_RCCEx_GetPeriphCLKFreq+0x15e>
      temp_reg = RCC->CFGR;
 8007382:	4b4b      	ldr	r3, [pc, #300]	; (80074b0 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8007384:	685b      	ldr	r3, [r3, #4]
 8007386:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8007388:	4b49      	ldr	r3, [pc, #292]	; (80074b0 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007390:	2b00      	cmp	r3, #0
 8007392:	f000 8082 	beq.w	800749a <HAL_RCCEx_GetPeriphCLKFreq+0x162>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8007396:	69fb      	ldr	r3, [r7, #28]
 8007398:	0c9b      	lsrs	r3, r3, #18
 800739a:	f003 030f 	and.w	r3, r3, #15
 800739e:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80073a2:	4413      	add	r3, r2
 80073a4:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80073a8:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80073aa:	69fb      	ldr	r3, [r7, #28]
 80073ac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d018      	beq.n	80073e6 <HAL_RCCEx_GetPeriphCLKFreq+0xae>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80073b4:	4b3e      	ldr	r3, [pc, #248]	; (80074b0 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 80073b6:	685b      	ldr	r3, [r3, #4]
 80073b8:	0c5b      	lsrs	r3, r3, #17
 80073ba:	f003 0301 	and.w	r3, r3, #1
 80073be:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80073c2:	4413      	add	r3, r2
 80073c4:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80073c8:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80073ca:	69fb      	ldr	r3, [r7, #28]
 80073cc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	d00d      	beq.n	80073f0 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 80073d4:	4a37      	ldr	r2, [pc, #220]	; (80074b4 <HAL_RCCEx_GetPeriphCLKFreq+0x17c>)
 80073d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073d8:	fbb2 f2f3 	udiv	r2, r2, r3
 80073dc:	6a3b      	ldr	r3, [r7, #32]
 80073de:	fb02 f303 	mul.w	r3, r2, r3
 80073e2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80073e4:	e004      	b.n	80073f0 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80073e6:	6a3b      	ldr	r3, [r7, #32]
 80073e8:	4a33      	ldr	r2, [pc, #204]	; (80074b8 <HAL_RCCEx_GetPeriphCLKFreq+0x180>)
 80073ea:	fb02 f303 	mul.w	r3, r2, r3
 80073ee:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80073f0:	4b2f      	ldr	r3, [pc, #188]	; (80074b0 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 80073f2:	685b      	ldr	r3, [r3, #4]
 80073f4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80073f8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80073fc:	d102      	bne.n	8007404 <HAL_RCCEx_GetPeriphCLKFreq+0xcc>
          frequency = pllclk;
 80073fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007400:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8007402:	e04a      	b.n	800749a <HAL_RCCEx_GetPeriphCLKFreq+0x162>
          frequency = (pllclk * 2) / 3;
 8007404:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007406:	005b      	lsls	r3, r3, #1
 8007408:	4a2c      	ldr	r2, [pc, #176]	; (80074bc <HAL_RCCEx_GetPeriphCLKFreq+0x184>)
 800740a:	fba2 2303 	umull	r2, r3, r2, r3
 800740e:	085b      	lsrs	r3, r3, #1
 8007410:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8007412:	e042      	b.n	800749a <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      temp_reg = RCC->BDCR;
 8007414:	4b26      	ldr	r3, [pc, #152]	; (80074b0 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8007416:	6a1b      	ldr	r3, [r3, #32]
 8007418:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 800741a:	69fb      	ldr	r3, [r7, #28]
 800741c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007420:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007424:	d108      	bne.n	8007438 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8007426:	69fb      	ldr	r3, [r7, #28]
 8007428:	f003 0302 	and.w	r3, r3, #2
 800742c:	2b00      	cmp	r3, #0
 800742e:	d003      	beq.n	8007438 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSE_VALUE;
 8007430:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007434:	62bb      	str	r3, [r7, #40]	; 0x28
 8007436:	e01f      	b.n	8007478 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8007438:	69fb      	ldr	r3, [r7, #28]
 800743a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800743e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007442:	d109      	bne.n	8007458 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
 8007444:	4b1a      	ldr	r3, [pc, #104]	; (80074b0 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8007446:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007448:	f003 0302 	and.w	r3, r3, #2
 800744c:	2b00      	cmp	r3, #0
 800744e:	d003      	beq.n	8007458 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
        frequency = LSI_VALUE;
 8007450:	f649 4340 	movw	r3, #40000	; 0x9c40
 8007454:	62bb      	str	r3, [r7, #40]	; 0x28
 8007456:	e00f      	b.n	8007478 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8007458:	69fb      	ldr	r3, [r7, #28]
 800745a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800745e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007462:	d11c      	bne.n	800749e <HAL_RCCEx_GetPeriphCLKFreq+0x166>
 8007464:	4b12      	ldr	r3, [pc, #72]	; (80074b0 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800746c:	2b00      	cmp	r3, #0
 800746e:	d016      	beq.n	800749e <HAL_RCCEx_GetPeriphCLKFreq+0x166>
        frequency = HSE_VALUE / 128U;
 8007470:	f24f 4324 	movw	r3, #62500	; 0xf424
 8007474:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8007476:	e012      	b.n	800749e <HAL_RCCEx_GetPeriphCLKFreq+0x166>
 8007478:	e011      	b.n	800749e <HAL_RCCEx_GetPeriphCLKFreq+0x166>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 800747a:	f7ff fe75 	bl	8007168 <HAL_RCC_GetPCLK2Freq>
 800747e:	4602      	mov	r2, r0
 8007480:	4b0b      	ldr	r3, [pc, #44]	; (80074b0 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8007482:	685b      	ldr	r3, [r3, #4]
 8007484:	0b9b      	lsrs	r3, r3, #14
 8007486:	f003 0303 	and.w	r3, r3, #3
 800748a:	3301      	adds	r3, #1
 800748c:	005b      	lsls	r3, r3, #1
 800748e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007492:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8007494:	e004      	b.n	80074a0 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
      break;
 8007496:	bf00      	nop
 8007498:	e002      	b.n	80074a0 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
      break;
 800749a:	bf00      	nop
 800749c:	e000      	b.n	80074a0 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
      break;
 800749e:	bf00      	nop
    }
  }
  return (frequency);
 80074a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 80074a2:	4618      	mov	r0, r3
 80074a4:	3734      	adds	r7, #52	; 0x34
 80074a6:	46bd      	mov	sp, r7
 80074a8:	bd90      	pop	{r4, r7, pc}
 80074aa:	bf00      	nop
 80074ac:	08009148 	.word	0x08009148
 80074b0:	40021000 	.word	0x40021000
 80074b4:	007a1200 	.word	0x007a1200
 80074b8:	003d0900 	.word	0x003d0900
 80074bc:	aaaaaaab 	.word	0xaaaaaaab

080074c0 <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80074c0:	b580      	push	{r7, lr}
 80074c2:	b084      	sub	sp, #16
 80074c4:	af00      	add	r7, sp, #0
 80074c6:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 80074c8:	2300      	movs	r3, #0
 80074ca:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if (hrtc == NULL)
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	d101      	bne.n	80074d6 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 80074d2:	2301      	movs	r3, #1
 80074d4:	e084      	b.n	80075e0 <HAL_RTC_Init+0x120>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	7c5b      	ldrb	r3, [r3, #17]
 80074da:	b2db      	uxtb	r3, r3
 80074dc:	2b00      	cmp	r3, #0
 80074de:	d105      	bne.n	80074ec <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	2200      	movs	r2, #0
 80074e4:	741a      	strb	r2, [r3, #16]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80074e6:	6878      	ldr	r0, [r7, #4]
 80074e8:	f7fd fa92 	bl	8004a10 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	2202      	movs	r2, #2
 80074f0:	745a      	strb	r2, [r3, #17]

  /* Waiting for synchro */
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80074f2:	6878      	ldr	r0, [r7, #4]
 80074f4:	f000 f87a 	bl	80075ec <HAL_RTC_WaitForSynchro>
 80074f8:	4603      	mov	r3, r0
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d004      	beq.n	8007508 <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	2204      	movs	r2, #4
 8007502:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8007504:	2301      	movs	r3, #1
 8007506:	e06b      	b.n	80075e0 <HAL_RTC_Init+0x120>
  }

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8007508:	6878      	ldr	r0, [r7, #4]
 800750a:	f000 f89c 	bl	8007646 <RTC_EnterInitMode>
 800750e:	4603      	mov	r3, r0
 8007510:	2b00      	cmp	r3, #0
 8007512:	d004      	beq.n	800751e <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	2204      	movs	r2, #4
 8007518:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 800751a:	2301      	movs	r3, #1
 800751c:	e060      	b.n	80075e0 <HAL_RTC_Init+0x120>
  }
  else
  {
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	685a      	ldr	r2, [r3, #4]
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	f022 0207 	bic.w	r2, r2, #7
 800752c:	605a      	str	r2, [r3, #4]

    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	689b      	ldr	r3, [r3, #8]
 8007532:	2b00      	cmp	r3, #0
 8007534:	d005      	beq.n	8007542 <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 8007536:	4b2c      	ldr	r3, [pc, #176]	; (80075e8 <HAL_RTC_Init+0x128>)
 8007538:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800753a:	4a2b      	ldr	r2, [pc, #172]	; (80075e8 <HAL_RTC_Init+0x128>)
 800753c:	f023 0301 	bic.w	r3, r3, #1
 8007540:	6313      	str	r3, [r2, #48]	; 0x30
    }

    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 8007542:	4b29      	ldr	r3, [pc, #164]	; (80075e8 <HAL_RTC_Init+0x128>)
 8007544:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007546:	f423 7260 	bic.w	r2, r3, #896	; 0x380
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	689b      	ldr	r3, [r3, #8]
 800754e:	4926      	ldr	r1, [pc, #152]	; (80075e8 <HAL_RTC_Init+0x128>)
 8007550:	4313      	orrs	r3, r2
 8007552:	62cb      	str	r3, [r1, #44]	; 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	685b      	ldr	r3, [r3, #4]
 8007558:	f1b3 3fff 	cmp.w	r3, #4294967295
 800755c:	d003      	beq.n	8007566 <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	685b      	ldr	r3, [r3, #4]
 8007562:	60fb      	str	r3, [r7, #12]
 8007564:	e00e      	b.n	8007584 <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 8007566:	2001      	movs	r0, #1
 8007568:	f7ff fee6 	bl	8007338 <HAL_RCCEx_GetPeriphCLKFreq>
 800756c:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	2b00      	cmp	r3, #0
 8007572:	d104      	bne.n	800757e <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	2204      	movs	r2, #4
 8007578:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 800757a:	2301      	movs	r3, #1
 800757c:	e030      	b.n	80075e0 <HAL_RTC_Init+0x120>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	3b01      	subs	r3, #1
 8007582:	60fb      	str	r3, [r7, #12]
      }
    }

    /* Configure the RTC_PRLH / RTC_PRLL */
    MODIFY_REG(hrtc->Instance->PRLH, RTC_PRLH_PRL, (prescaler >> 16U));
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	689b      	ldr	r3, [r3, #8]
 800758a:	f023 010f 	bic.w	r1, r3, #15
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	0c1a      	lsrs	r2, r3, #16
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	430a      	orrs	r2, r1
 8007598:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hrtc->Instance->PRLL, RTC_PRLL_PRL, (prescaler & RTC_PRLL_PRL));
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	68db      	ldr	r3, [r3, #12]
 80075a0:	0c1b      	lsrs	r3, r3, #16
 80075a2:	041b      	lsls	r3, r3, #16
 80075a4:	68fa      	ldr	r2, [r7, #12]
 80075a6:	b291      	uxth	r1, r2
 80075a8:	687a      	ldr	r2, [r7, #4]
 80075aa:	6812      	ldr	r2, [r2, #0]
 80075ac:	430b      	orrs	r3, r1
 80075ae:	60d3      	str	r3, [r2, #12]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 80075b0:	6878      	ldr	r0, [r7, #4]
 80075b2:	f000 f870 	bl	8007696 <RTC_ExitInitMode>
 80075b6:	4603      	mov	r3, r0
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d004      	beq.n	80075c6 <HAL_RTC_Init+0x106>
    {
      hrtc->State = HAL_RTC_STATE_ERROR;
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	2204      	movs	r2, #4
 80075c0:	745a      	strb	r2, [r3, #17]

      return HAL_ERROR;
 80075c2:	2301      	movs	r3, #1
 80075c4:	e00c      	b.n	80075e0 <HAL_RTC_Init+0x120>
    }

    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	2200      	movs	r2, #0
 80075ca:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	2201      	movs	r2, #1
 80075d0:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	2201      	movs	r2, #1
 80075d6:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	2201      	movs	r2, #1
 80075dc:	745a      	strb	r2, [r3, #17]

    return HAL_OK;
 80075de:	2300      	movs	r3, #0
  }
}
 80075e0:	4618      	mov	r0, r3
 80075e2:	3710      	adds	r7, #16
 80075e4:	46bd      	mov	sp, r7
 80075e6:	bd80      	pop	{r7, pc}
 80075e8:	40006c00 	.word	0x40006c00

080075ec <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80075ec:	b580      	push	{r7, lr}
 80075ee:	b084      	sub	sp, #16
 80075f0:	af00      	add	r7, sp, #0
 80075f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80075f4:	2300      	movs	r3, #0
 80075f6:	60fb      	str	r3, [r7, #12]

  /* Check input parameters */
  if (hrtc == NULL)
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d101      	bne.n	8007602 <HAL_RTC_WaitForSynchro+0x16>
  {
    return HAL_ERROR;
 80075fe:	2301      	movs	r3, #1
 8007600:	e01d      	b.n	800763e <HAL_RTC_WaitForSynchro+0x52>
  }

  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	685a      	ldr	r2, [r3, #4]
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	f022 0208 	bic.w	r2, r2, #8
 8007610:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8007612:	f7fe f9ed 	bl	80059f0 <HAL_GetTick>
 8007616:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8007618:	e009      	b.n	800762e <HAL_RTC_WaitForSynchro+0x42>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 800761a:	f7fe f9e9 	bl	80059f0 <HAL_GetTick>
 800761e:	4602      	mov	r2, r0
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	1ad3      	subs	r3, r2, r3
 8007624:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007628:	d901      	bls.n	800762e <HAL_RTC_WaitForSynchro+0x42>
    {
      return HAL_TIMEOUT;
 800762a:	2303      	movs	r3, #3
 800762c:	e007      	b.n	800763e <HAL_RTC_WaitForSynchro+0x52>
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	685b      	ldr	r3, [r3, #4]
 8007634:	f003 0308 	and.w	r3, r3, #8
 8007638:	2b00      	cmp	r3, #0
 800763a:	d0ee      	beq.n	800761a <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 800763c:	2300      	movs	r3, #0
}
 800763e:	4618      	mov	r0, r3
 8007640:	3710      	adds	r7, #16
 8007642:	46bd      	mov	sp, r7
 8007644:	bd80      	pop	{r7, pc}

08007646 <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8007646:	b580      	push	{r7, lr}
 8007648:	b084      	sub	sp, #16
 800764a:	af00      	add	r7, sp, #0
 800764c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800764e:	2300      	movs	r3, #0
 8007650:	60fb      	str	r3, [r7, #12]

  tickstart = HAL_GetTick();
 8007652:	f7fe f9cd 	bl	80059f0 <HAL_GetTick>
 8007656:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8007658:	e009      	b.n	800766e <RTC_EnterInitMode+0x28>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 800765a:	f7fe f9c9 	bl	80059f0 <HAL_GetTick>
 800765e:	4602      	mov	r2, r0
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	1ad3      	subs	r3, r2, r3
 8007664:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007668:	d901      	bls.n	800766e <RTC_EnterInitMode+0x28>
    {
      return HAL_TIMEOUT;
 800766a:	2303      	movs	r3, #3
 800766c:	e00f      	b.n	800768e <RTC_EnterInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	685b      	ldr	r3, [r3, #4]
 8007674:	f003 0320 	and.w	r3, r3, #32
 8007678:	2b00      	cmp	r3, #0
 800767a:	d0ee      	beq.n	800765a <RTC_EnterInitMode+0x14>
    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	685a      	ldr	r2, [r3, #4]
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	f042 0210 	orr.w	r2, r2, #16
 800768a:	605a      	str	r2, [r3, #4]


  return HAL_OK;
 800768c:	2300      	movs	r3, #0
}
 800768e:	4618      	mov	r0, r3
 8007690:	3710      	adds	r7, #16
 8007692:	46bd      	mov	sp, r7
 8007694:	bd80      	pop	{r7, pc}

08007696 <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8007696:	b580      	push	{r7, lr}
 8007698:	b084      	sub	sp, #16
 800769a:	af00      	add	r7, sp, #0
 800769c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800769e:	2300      	movs	r3, #0
 80076a0:	60fb      	str	r3, [r7, #12]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	685a      	ldr	r2, [r3, #4]
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	f022 0210 	bic.w	r2, r2, #16
 80076b0:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 80076b2:	f7fe f99d 	bl	80059f0 <HAL_GetTick>
 80076b6:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80076b8:	e009      	b.n	80076ce <RTC_ExitInitMode+0x38>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 80076ba:	f7fe f999 	bl	80059f0 <HAL_GetTick>
 80076be:	4602      	mov	r2, r0
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	1ad3      	subs	r3, r2, r3
 80076c4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80076c8:	d901      	bls.n	80076ce <RTC_ExitInitMode+0x38>
    {
      return HAL_TIMEOUT;
 80076ca:	2303      	movs	r3, #3
 80076cc:	e007      	b.n	80076de <RTC_ExitInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	685b      	ldr	r3, [r3, #4]
 80076d4:	f003 0320 	and.w	r3, r3, #32
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d0ee      	beq.n	80076ba <RTC_ExitInitMode+0x24>
    }
  }

  return HAL_OK;
 80076dc:	2300      	movs	r3, #0
}
 80076de:	4618      	mov	r0, r3
 80076e0:	3710      	adds	r7, #16
 80076e2:	46bd      	mov	sp, r7
 80076e4:	bd80      	pop	{r7, pc}
	...

080076e8 <HAL_RTCEx_BKUPWrite>:
  *                                 specify the register (depending devices).
  * @param  Data: Data to be written in the specified RTC Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 80076e8:	b480      	push	{r7}
 80076ea:	b087      	sub	sp, #28
 80076ec:	af00      	add	r7, sp, #0
 80076ee:	60f8      	str	r0, [r7, #12]
 80076f0:	60b9      	str	r1, [r7, #8]
 80076f2:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 80076f4:	2300      	movs	r3, #0
 80076f6:	617b      	str	r3, [r7, #20]
  UNUSED(hrtc);

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t)BKP_BASE;
 80076f8:	4b07      	ldr	r3, [pc, #28]	; (8007718 <HAL_RTCEx_BKUPWrite+0x30>)
 80076fa:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 80076fc:	68bb      	ldr	r3, [r7, #8]
 80076fe:	009b      	lsls	r3, r3, #2
 8007700:	697a      	ldr	r2, [r7, #20]
 8007702:	4413      	add	r3, r2
 8007704:	617b      	str	r3, [r7, #20]

  *(__IO uint32_t *) tmp = (Data & BKP_DR1_D);
 8007706:	697b      	ldr	r3, [r7, #20]
 8007708:	687a      	ldr	r2, [r7, #4]
 800770a:	b292      	uxth	r2, r2
 800770c:	601a      	str	r2, [r3, #0]
}
 800770e:	bf00      	nop
 8007710:	371c      	adds	r7, #28
 8007712:	46bd      	mov	sp, r7
 8007714:	bc80      	pop	{r7}
 8007716:	4770      	bx	lr
 8007718:	40006c00 	.word	0x40006c00

0800771c <HAL_RTCEx_BKUPRead>:
  *          This parameter can be: RTC_BKP_DRx where x can be from 1 to 10 (or 42) to
  *                                 specify the register (depending devices).
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 800771c:	b480      	push	{r7}
 800771e:	b085      	sub	sp, #20
 8007720:	af00      	add	r7, sp, #0
 8007722:	6078      	str	r0, [r7, #4]
 8007724:	6039      	str	r1, [r7, #0]
  uint32_t backupregister = 0U;
 8007726:	2300      	movs	r3, #0
 8007728:	60fb      	str	r3, [r7, #12]
  uint32_t pvalue = 0U;
 800772a:	2300      	movs	r3, #0
 800772c:	60bb      	str	r3, [r7, #8]
  UNUSED(hrtc);

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  backupregister = (uint32_t)BKP_BASE;
 800772e:	4b08      	ldr	r3, [pc, #32]	; (8007750 <HAL_RTCEx_BKUPRead+0x34>)
 8007730:	60fb      	str	r3, [r7, #12]
  backupregister += (BackupRegister * 4U);
 8007732:	683b      	ldr	r3, [r7, #0]
 8007734:	009b      	lsls	r3, r3, #2
 8007736:	68fa      	ldr	r2, [r7, #12]
 8007738:	4413      	add	r3, r2
 800773a:	60fb      	str	r3, [r7, #12]

  pvalue = (*(__IO uint32_t *)(backupregister)) & BKP_DR1_D;
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	b29b      	uxth	r3, r3
 8007742:	60bb      	str	r3, [r7, #8]

  /* Read the specified register */
  return pvalue;
 8007744:	68bb      	ldr	r3, [r7, #8]
}
 8007746:	4618      	mov	r0, r3
 8007748:	3714      	adds	r7, #20
 800774a:	46bd      	mov	sp, r7
 800774c:	bc80      	pop	{r7}
 800774e:	4770      	bx	lr
 8007750:	40006c00 	.word	0x40006c00

08007754 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007754:	b580      	push	{r7, lr}
 8007756:	b082      	sub	sp, #8
 8007758:	af00      	add	r7, sp, #0
 800775a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	2b00      	cmp	r3, #0
 8007760:	d101      	bne.n	8007766 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007762:	2301      	movs	r3, #1
 8007764:	e041      	b.n	80077ea <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800776c:	b2db      	uxtb	r3, r3
 800776e:	2b00      	cmp	r3, #0
 8007770:	d106      	bne.n	8007780 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	2200      	movs	r2, #0
 8007776:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800777a:	6878      	ldr	r0, [r7, #4]
 800777c:	f7fd f9b2 	bl	8004ae4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	2202      	movs	r2, #2
 8007784:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	681a      	ldr	r2, [r3, #0]
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	3304      	adds	r3, #4
 8007790:	4619      	mov	r1, r3
 8007792:	4610      	mov	r0, r2
 8007794:	f000 fd3e 	bl	8008214 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	2201      	movs	r2, #1
 800779c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	2201      	movs	r2, #1
 80077a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	2201      	movs	r2, #1
 80077ac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	2201      	movs	r2, #1
 80077b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	2201      	movs	r2, #1
 80077bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	2201      	movs	r2, #1
 80077c4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	2201      	movs	r2, #1
 80077cc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	2201      	movs	r2, #1
 80077d4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	2201      	movs	r2, #1
 80077dc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	2201      	movs	r2, #1
 80077e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80077e8:	2300      	movs	r3, #0
}
 80077ea:	4618      	mov	r0, r3
 80077ec:	3708      	adds	r7, #8
 80077ee:	46bd      	mov	sp, r7
 80077f0:	bd80      	pop	{r7, pc}
	...

080077f4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80077f4:	b480      	push	{r7}
 80077f6:	b085      	sub	sp, #20
 80077f8:	af00      	add	r7, sp, #0
 80077fa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007802:	b2db      	uxtb	r3, r3
 8007804:	2b01      	cmp	r3, #1
 8007806:	d001      	beq.n	800780c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007808:	2301      	movs	r3, #1
 800780a:	e03a      	b.n	8007882 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	2202      	movs	r2, #2
 8007810:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	68da      	ldr	r2, [r3, #12]
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	f042 0201 	orr.w	r2, r2, #1
 8007822:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	4a18      	ldr	r2, [pc, #96]	; (800788c <HAL_TIM_Base_Start_IT+0x98>)
 800782a:	4293      	cmp	r3, r2
 800782c:	d00e      	beq.n	800784c <HAL_TIM_Base_Start_IT+0x58>
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007836:	d009      	beq.n	800784c <HAL_TIM_Base_Start_IT+0x58>
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	4a14      	ldr	r2, [pc, #80]	; (8007890 <HAL_TIM_Base_Start_IT+0x9c>)
 800783e:	4293      	cmp	r3, r2
 8007840:	d004      	beq.n	800784c <HAL_TIM_Base_Start_IT+0x58>
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	4a13      	ldr	r2, [pc, #76]	; (8007894 <HAL_TIM_Base_Start_IT+0xa0>)
 8007848:	4293      	cmp	r3, r2
 800784a:	d111      	bne.n	8007870 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	689b      	ldr	r3, [r3, #8]
 8007852:	f003 0307 	and.w	r3, r3, #7
 8007856:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	2b06      	cmp	r3, #6
 800785c:	d010      	beq.n	8007880 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	681a      	ldr	r2, [r3, #0]
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	f042 0201 	orr.w	r2, r2, #1
 800786c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800786e:	e007      	b.n	8007880 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	681a      	ldr	r2, [r3, #0]
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	f042 0201 	orr.w	r2, r2, #1
 800787e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007880:	2300      	movs	r3, #0
}
 8007882:	4618      	mov	r0, r3
 8007884:	3714      	adds	r7, #20
 8007886:	46bd      	mov	sp, r7
 8007888:	bc80      	pop	{r7}
 800788a:	4770      	bx	lr
 800788c:	40012c00 	.word	0x40012c00
 8007890:	40000400 	.word	0x40000400
 8007894:	40000800 	.word	0x40000800

08007898 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8007898:	b580      	push	{r7, lr}
 800789a:	b082      	sub	sp, #8
 800789c:	af00      	add	r7, sp, #0
 800789e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	d101      	bne.n	80078aa <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80078a6:	2301      	movs	r3, #1
 80078a8:	e041      	b.n	800792e <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80078b0:	b2db      	uxtb	r3, r3
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d106      	bne.n	80078c4 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	2200      	movs	r2, #0
 80078ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80078be:	6878      	ldr	r0, [r7, #4]
 80078c0:	f7fd f8ca 	bl	8004a58 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	2202      	movs	r2, #2
 80078c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	681a      	ldr	r2, [r3, #0]
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	3304      	adds	r3, #4
 80078d4:	4619      	mov	r1, r3
 80078d6:	4610      	mov	r0, r2
 80078d8:	f000 fc9c 	bl	8008214 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	2201      	movs	r2, #1
 80078e0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	2201      	movs	r2, #1
 80078e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	2201      	movs	r2, #1
 80078f0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	2201      	movs	r2, #1
 80078f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	2201      	movs	r2, #1
 8007900:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	2201      	movs	r2, #1
 8007908:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	2201      	movs	r2, #1
 8007910:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	2201      	movs	r2, #1
 8007918:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	2201      	movs	r2, #1
 8007920:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	2201      	movs	r2, #1
 8007928:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800792c:	2300      	movs	r3, #0
}
 800792e:	4618      	mov	r0, r3
 8007930:	3708      	adds	r7, #8
 8007932:	46bd      	mov	sp, r7
 8007934:	bd80      	pop	{r7, pc}
	...

08007938 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007938:	b580      	push	{r7, lr}
 800793a:	b084      	sub	sp, #16
 800793c:	af00      	add	r7, sp, #0
 800793e:	6078      	str	r0, [r7, #4]
 8007940:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8007942:	683b      	ldr	r3, [r7, #0]
 8007944:	2b00      	cmp	r3, #0
 8007946:	d104      	bne.n	8007952 <HAL_TIM_IC_Start_IT+0x1a>
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800794e:	b2db      	uxtb	r3, r3
 8007950:	e013      	b.n	800797a <HAL_TIM_IC_Start_IT+0x42>
 8007952:	683b      	ldr	r3, [r7, #0]
 8007954:	2b04      	cmp	r3, #4
 8007956:	d104      	bne.n	8007962 <HAL_TIM_IC_Start_IT+0x2a>
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800795e:	b2db      	uxtb	r3, r3
 8007960:	e00b      	b.n	800797a <HAL_TIM_IC_Start_IT+0x42>
 8007962:	683b      	ldr	r3, [r7, #0]
 8007964:	2b08      	cmp	r3, #8
 8007966:	d104      	bne.n	8007972 <HAL_TIM_IC_Start_IT+0x3a>
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800796e:	b2db      	uxtb	r3, r3
 8007970:	e003      	b.n	800797a <HAL_TIM_IC_Start_IT+0x42>
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007978:	b2db      	uxtb	r3, r3
 800797a:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800797c:	683b      	ldr	r3, [r7, #0]
 800797e:	2b00      	cmp	r3, #0
 8007980:	d104      	bne.n	800798c <HAL_TIM_IC_Start_IT+0x54>
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8007988:	b2db      	uxtb	r3, r3
 800798a:	e013      	b.n	80079b4 <HAL_TIM_IC_Start_IT+0x7c>
 800798c:	683b      	ldr	r3, [r7, #0]
 800798e:	2b04      	cmp	r3, #4
 8007990:	d104      	bne.n	800799c <HAL_TIM_IC_Start_IT+0x64>
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8007998:	b2db      	uxtb	r3, r3
 800799a:	e00b      	b.n	80079b4 <HAL_TIM_IC_Start_IT+0x7c>
 800799c:	683b      	ldr	r3, [r7, #0]
 800799e:	2b08      	cmp	r3, #8
 80079a0:	d104      	bne.n	80079ac <HAL_TIM_IC_Start_IT+0x74>
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80079a8:	b2db      	uxtb	r3, r3
 80079aa:	e003      	b.n	80079b4 <HAL_TIM_IC_Start_IT+0x7c>
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80079b2:	b2db      	uxtb	r3, r3
 80079b4:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80079b6:	7bfb      	ldrb	r3, [r7, #15]
 80079b8:	2b01      	cmp	r3, #1
 80079ba:	d102      	bne.n	80079c2 <HAL_TIM_IC_Start_IT+0x8a>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80079bc:	7bbb      	ldrb	r3, [r7, #14]
 80079be:	2b01      	cmp	r3, #1
 80079c0:	d001      	beq.n	80079c6 <HAL_TIM_IC_Start_IT+0x8e>
  {
    return HAL_ERROR;
 80079c2:	2301      	movs	r3, #1
 80079c4:	e0b3      	b.n	8007b2e <HAL_TIM_IC_Start_IT+0x1f6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80079c6:	683b      	ldr	r3, [r7, #0]
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	d104      	bne.n	80079d6 <HAL_TIM_IC_Start_IT+0x9e>
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	2202      	movs	r2, #2
 80079d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80079d4:	e013      	b.n	80079fe <HAL_TIM_IC_Start_IT+0xc6>
 80079d6:	683b      	ldr	r3, [r7, #0]
 80079d8:	2b04      	cmp	r3, #4
 80079da:	d104      	bne.n	80079e6 <HAL_TIM_IC_Start_IT+0xae>
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	2202      	movs	r2, #2
 80079e0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80079e4:	e00b      	b.n	80079fe <HAL_TIM_IC_Start_IT+0xc6>
 80079e6:	683b      	ldr	r3, [r7, #0]
 80079e8:	2b08      	cmp	r3, #8
 80079ea:	d104      	bne.n	80079f6 <HAL_TIM_IC_Start_IT+0xbe>
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	2202      	movs	r2, #2
 80079f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80079f4:	e003      	b.n	80079fe <HAL_TIM_IC_Start_IT+0xc6>
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	2202      	movs	r2, #2
 80079fa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80079fe:	683b      	ldr	r3, [r7, #0]
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	d104      	bne.n	8007a0e <HAL_TIM_IC_Start_IT+0xd6>
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	2202      	movs	r2, #2
 8007a08:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007a0c:	e013      	b.n	8007a36 <HAL_TIM_IC_Start_IT+0xfe>
 8007a0e:	683b      	ldr	r3, [r7, #0]
 8007a10:	2b04      	cmp	r3, #4
 8007a12:	d104      	bne.n	8007a1e <HAL_TIM_IC_Start_IT+0xe6>
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	2202      	movs	r2, #2
 8007a18:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007a1c:	e00b      	b.n	8007a36 <HAL_TIM_IC_Start_IT+0xfe>
 8007a1e:	683b      	ldr	r3, [r7, #0]
 8007a20:	2b08      	cmp	r3, #8
 8007a22:	d104      	bne.n	8007a2e <HAL_TIM_IC_Start_IT+0xf6>
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	2202      	movs	r2, #2
 8007a28:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007a2c:	e003      	b.n	8007a36 <HAL_TIM_IC_Start_IT+0xfe>
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	2202      	movs	r2, #2
 8007a32:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007a36:	683b      	ldr	r3, [r7, #0]
 8007a38:	2b0c      	cmp	r3, #12
 8007a3a:	d841      	bhi.n	8007ac0 <HAL_TIM_IC_Start_IT+0x188>
 8007a3c:	a201      	add	r2, pc, #4	; (adr r2, 8007a44 <HAL_TIM_IC_Start_IT+0x10c>)
 8007a3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a42:	bf00      	nop
 8007a44:	08007a79 	.word	0x08007a79
 8007a48:	08007ac1 	.word	0x08007ac1
 8007a4c:	08007ac1 	.word	0x08007ac1
 8007a50:	08007ac1 	.word	0x08007ac1
 8007a54:	08007a8b 	.word	0x08007a8b
 8007a58:	08007ac1 	.word	0x08007ac1
 8007a5c:	08007ac1 	.word	0x08007ac1
 8007a60:	08007ac1 	.word	0x08007ac1
 8007a64:	08007a9d 	.word	0x08007a9d
 8007a68:	08007ac1 	.word	0x08007ac1
 8007a6c:	08007ac1 	.word	0x08007ac1
 8007a70:	08007ac1 	.word	0x08007ac1
 8007a74:	08007aaf 	.word	0x08007aaf
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	68da      	ldr	r2, [r3, #12]
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	f042 0202 	orr.w	r2, r2, #2
 8007a86:	60da      	str	r2, [r3, #12]
      break;
 8007a88:	e01b      	b.n	8007ac2 <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	68da      	ldr	r2, [r3, #12]
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	f042 0204 	orr.w	r2, r2, #4
 8007a98:	60da      	str	r2, [r3, #12]
      break;
 8007a9a:	e012      	b.n	8007ac2 <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	68da      	ldr	r2, [r3, #12]
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	f042 0208 	orr.w	r2, r2, #8
 8007aaa:	60da      	str	r2, [r3, #12]
      break;
 8007aac:	e009      	b.n	8007ac2 <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	68da      	ldr	r2, [r3, #12]
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	f042 0210 	orr.w	r2, r2, #16
 8007abc:	60da      	str	r2, [r3, #12]
      break;
 8007abe:	e000      	b.n	8007ac2 <HAL_TIM_IC_Start_IT+0x18a>
    }

    default:
      break;
 8007ac0:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	2201      	movs	r2, #1
 8007ac8:	6839      	ldr	r1, [r7, #0]
 8007aca:	4618      	mov	r0, r3
 8007acc:	f000 fda7 	bl	800861e <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	4a18      	ldr	r2, [pc, #96]	; (8007b38 <HAL_TIM_IC_Start_IT+0x200>)
 8007ad6:	4293      	cmp	r3, r2
 8007ad8:	d00e      	beq.n	8007af8 <HAL_TIM_IC_Start_IT+0x1c0>
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007ae2:	d009      	beq.n	8007af8 <HAL_TIM_IC_Start_IT+0x1c0>
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	4a14      	ldr	r2, [pc, #80]	; (8007b3c <HAL_TIM_IC_Start_IT+0x204>)
 8007aea:	4293      	cmp	r3, r2
 8007aec:	d004      	beq.n	8007af8 <HAL_TIM_IC_Start_IT+0x1c0>
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	4a13      	ldr	r2, [pc, #76]	; (8007b40 <HAL_TIM_IC_Start_IT+0x208>)
 8007af4:	4293      	cmp	r3, r2
 8007af6:	d111      	bne.n	8007b1c <HAL_TIM_IC_Start_IT+0x1e4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	689b      	ldr	r3, [r3, #8]
 8007afe:	f003 0307 	and.w	r3, r3, #7
 8007b02:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007b04:	68bb      	ldr	r3, [r7, #8]
 8007b06:	2b06      	cmp	r3, #6
 8007b08:	d010      	beq.n	8007b2c <HAL_TIM_IC_Start_IT+0x1f4>
    {
      __HAL_TIM_ENABLE(htim);
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	681a      	ldr	r2, [r3, #0]
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	f042 0201 	orr.w	r2, r2, #1
 8007b18:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007b1a:	e007      	b.n	8007b2c <HAL_TIM_IC_Start_IT+0x1f4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	681a      	ldr	r2, [r3, #0]
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	f042 0201 	orr.w	r2, r2, #1
 8007b2a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007b2c:	2300      	movs	r3, #0
}
 8007b2e:	4618      	mov	r0, r3
 8007b30:	3710      	adds	r7, #16
 8007b32:	46bd      	mov	sp, r7
 8007b34:	bd80      	pop	{r7, pc}
 8007b36:	bf00      	nop
 8007b38:	40012c00 	.word	0x40012c00
 8007b3c:	40000400 	.word	0x40000400
 8007b40:	40000800 	.word	0x40000800

08007b44 <HAL_TIM_IC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007b44:	b580      	push	{r7, lr}
 8007b46:	b082      	sub	sp, #8
 8007b48:	af00      	add	r7, sp, #0
 8007b4a:	6078      	str	r0, [r7, #4]
 8007b4c:	6039      	str	r1, [r7, #0]
 8007b4e:	683b      	ldr	r3, [r7, #0]
 8007b50:	2b0c      	cmp	r3, #12
 8007b52:	d841      	bhi.n	8007bd8 <HAL_TIM_IC_Stop_IT+0x94>
 8007b54:	a201      	add	r2, pc, #4	; (adr r2, 8007b5c <HAL_TIM_IC_Stop_IT+0x18>)
 8007b56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b5a:	bf00      	nop
 8007b5c:	08007b91 	.word	0x08007b91
 8007b60:	08007bd9 	.word	0x08007bd9
 8007b64:	08007bd9 	.word	0x08007bd9
 8007b68:	08007bd9 	.word	0x08007bd9
 8007b6c:	08007ba3 	.word	0x08007ba3
 8007b70:	08007bd9 	.word	0x08007bd9
 8007b74:	08007bd9 	.word	0x08007bd9
 8007b78:	08007bd9 	.word	0x08007bd9
 8007b7c:	08007bb5 	.word	0x08007bb5
 8007b80:	08007bd9 	.word	0x08007bd9
 8007b84:	08007bd9 	.word	0x08007bd9
 8007b88:	08007bd9 	.word	0x08007bd9
 8007b8c:	08007bc7 	.word	0x08007bc7
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	68da      	ldr	r2, [r3, #12]
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	f022 0202 	bic.w	r2, r2, #2
 8007b9e:	60da      	str	r2, [r3, #12]
      break;
 8007ba0:	e01b      	b.n	8007bda <HAL_TIM_IC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	68da      	ldr	r2, [r3, #12]
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	f022 0204 	bic.w	r2, r2, #4
 8007bb0:	60da      	str	r2, [r3, #12]
      break;
 8007bb2:	e012      	b.n	8007bda <HAL_TIM_IC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	68da      	ldr	r2, [r3, #12]
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	f022 0208 	bic.w	r2, r2, #8
 8007bc2:	60da      	str	r2, [r3, #12]
      break;
 8007bc4:	e009      	b.n	8007bda <HAL_TIM_IC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	68da      	ldr	r2, [r3, #12]
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	f022 0210 	bic.w	r2, r2, #16
 8007bd4:	60da      	str	r2, [r3, #12]
      break;
 8007bd6:	e000      	b.n	8007bda <HAL_TIM_IC_Stop_IT+0x96>
    }

    default:
      break;
 8007bd8:	bf00      	nop
  }

  /* Disable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	2200      	movs	r2, #0
 8007be0:	6839      	ldr	r1, [r7, #0]
 8007be2:	4618      	mov	r0, r3
 8007be4:	f000 fd1b 	bl	800861e <TIM_CCxChannelCmd>

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	6a1a      	ldr	r2, [r3, #32]
 8007bee:	f241 1311 	movw	r3, #4369	; 0x1111
 8007bf2:	4013      	ands	r3, r2
 8007bf4:	2b00      	cmp	r3, #0
 8007bf6:	d10f      	bne.n	8007c18 <HAL_TIM_IC_Stop_IT+0xd4>
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	6a1a      	ldr	r2, [r3, #32]
 8007bfe:	f240 4344 	movw	r3, #1092	; 0x444
 8007c02:	4013      	ands	r3, r2
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	d107      	bne.n	8007c18 <HAL_TIM_IC_Stop_IT+0xd4>
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	681a      	ldr	r2, [r3, #0]
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	f022 0201 	bic.w	r2, r2, #1
 8007c16:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8007c18:	683b      	ldr	r3, [r7, #0]
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	d104      	bne.n	8007c28 <HAL_TIM_IC_Stop_IT+0xe4>
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	2201      	movs	r2, #1
 8007c22:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007c26:	e013      	b.n	8007c50 <HAL_TIM_IC_Stop_IT+0x10c>
 8007c28:	683b      	ldr	r3, [r7, #0]
 8007c2a:	2b04      	cmp	r3, #4
 8007c2c:	d104      	bne.n	8007c38 <HAL_TIM_IC_Stop_IT+0xf4>
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	2201      	movs	r2, #1
 8007c32:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007c36:	e00b      	b.n	8007c50 <HAL_TIM_IC_Stop_IT+0x10c>
 8007c38:	683b      	ldr	r3, [r7, #0]
 8007c3a:	2b08      	cmp	r3, #8
 8007c3c:	d104      	bne.n	8007c48 <HAL_TIM_IC_Stop_IT+0x104>
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	2201      	movs	r2, #1
 8007c42:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007c46:	e003      	b.n	8007c50 <HAL_TIM_IC_Stop_IT+0x10c>
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	2201      	movs	r2, #1
 8007c4c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8007c50:	683b      	ldr	r3, [r7, #0]
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d104      	bne.n	8007c60 <HAL_TIM_IC_Stop_IT+0x11c>
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	2201      	movs	r2, #1
 8007c5a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007c5e:	e013      	b.n	8007c88 <HAL_TIM_IC_Stop_IT+0x144>
 8007c60:	683b      	ldr	r3, [r7, #0]
 8007c62:	2b04      	cmp	r3, #4
 8007c64:	d104      	bne.n	8007c70 <HAL_TIM_IC_Stop_IT+0x12c>
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	2201      	movs	r2, #1
 8007c6a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007c6e:	e00b      	b.n	8007c88 <HAL_TIM_IC_Stop_IT+0x144>
 8007c70:	683b      	ldr	r3, [r7, #0]
 8007c72:	2b08      	cmp	r3, #8
 8007c74:	d104      	bne.n	8007c80 <HAL_TIM_IC_Stop_IT+0x13c>
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	2201      	movs	r2, #1
 8007c7a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007c7e:	e003      	b.n	8007c88 <HAL_TIM_IC_Stop_IT+0x144>
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	2201      	movs	r2, #1
 8007c84:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Return function status */
  return HAL_OK;
 8007c88:	2300      	movs	r3, #0
}
 8007c8a:	4618      	mov	r0, r3
 8007c8c:	3708      	adds	r7, #8
 8007c8e:	46bd      	mov	sp, r7
 8007c90:	bd80      	pop	{r7, pc}
 8007c92:	bf00      	nop

08007c94 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007c94:	b580      	push	{r7, lr}
 8007c96:	b082      	sub	sp, #8
 8007c98:	af00      	add	r7, sp, #0
 8007c9a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	691b      	ldr	r3, [r3, #16]
 8007ca2:	f003 0302 	and.w	r3, r3, #2
 8007ca6:	2b02      	cmp	r3, #2
 8007ca8:	d122      	bne.n	8007cf0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	68db      	ldr	r3, [r3, #12]
 8007cb0:	f003 0302 	and.w	r3, r3, #2
 8007cb4:	2b02      	cmp	r3, #2
 8007cb6:	d11b      	bne.n	8007cf0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	f06f 0202 	mvn.w	r2, #2
 8007cc0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	2201      	movs	r2, #1
 8007cc6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	699b      	ldr	r3, [r3, #24]
 8007cce:	f003 0303 	and.w	r3, r3, #3
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	d003      	beq.n	8007cde <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007cd6:	6878      	ldr	r0, [r7, #4]
 8007cd8:	f7fd fb88 	bl	80053ec <HAL_TIM_IC_CaptureCallback>
 8007cdc:	e005      	b.n	8007cea <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007cde:	6878      	ldr	r0, [r7, #4]
 8007ce0:	f000 fa7c 	bl	80081dc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007ce4:	6878      	ldr	r0, [r7, #4]
 8007ce6:	f000 fa82 	bl	80081ee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	2200      	movs	r2, #0
 8007cee:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	691b      	ldr	r3, [r3, #16]
 8007cf6:	f003 0304 	and.w	r3, r3, #4
 8007cfa:	2b04      	cmp	r3, #4
 8007cfc:	d122      	bne.n	8007d44 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	68db      	ldr	r3, [r3, #12]
 8007d04:	f003 0304 	and.w	r3, r3, #4
 8007d08:	2b04      	cmp	r3, #4
 8007d0a:	d11b      	bne.n	8007d44 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	f06f 0204 	mvn.w	r2, #4
 8007d14:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	2202      	movs	r2, #2
 8007d1a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	699b      	ldr	r3, [r3, #24]
 8007d22:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d003      	beq.n	8007d32 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007d2a:	6878      	ldr	r0, [r7, #4]
 8007d2c:	f7fd fb5e 	bl	80053ec <HAL_TIM_IC_CaptureCallback>
 8007d30:	e005      	b.n	8007d3e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007d32:	6878      	ldr	r0, [r7, #4]
 8007d34:	f000 fa52 	bl	80081dc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007d38:	6878      	ldr	r0, [r7, #4]
 8007d3a:	f000 fa58 	bl	80081ee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	2200      	movs	r2, #0
 8007d42:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	691b      	ldr	r3, [r3, #16]
 8007d4a:	f003 0308 	and.w	r3, r3, #8
 8007d4e:	2b08      	cmp	r3, #8
 8007d50:	d122      	bne.n	8007d98 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	68db      	ldr	r3, [r3, #12]
 8007d58:	f003 0308 	and.w	r3, r3, #8
 8007d5c:	2b08      	cmp	r3, #8
 8007d5e:	d11b      	bne.n	8007d98 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	f06f 0208 	mvn.w	r2, #8
 8007d68:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	2204      	movs	r2, #4
 8007d6e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	69db      	ldr	r3, [r3, #28]
 8007d76:	f003 0303 	and.w	r3, r3, #3
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	d003      	beq.n	8007d86 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007d7e:	6878      	ldr	r0, [r7, #4]
 8007d80:	f7fd fb34 	bl	80053ec <HAL_TIM_IC_CaptureCallback>
 8007d84:	e005      	b.n	8007d92 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007d86:	6878      	ldr	r0, [r7, #4]
 8007d88:	f000 fa28 	bl	80081dc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007d8c:	6878      	ldr	r0, [r7, #4]
 8007d8e:	f000 fa2e 	bl	80081ee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	2200      	movs	r2, #0
 8007d96:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	691b      	ldr	r3, [r3, #16]
 8007d9e:	f003 0310 	and.w	r3, r3, #16
 8007da2:	2b10      	cmp	r3, #16
 8007da4:	d122      	bne.n	8007dec <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	68db      	ldr	r3, [r3, #12]
 8007dac:	f003 0310 	and.w	r3, r3, #16
 8007db0:	2b10      	cmp	r3, #16
 8007db2:	d11b      	bne.n	8007dec <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	f06f 0210 	mvn.w	r2, #16
 8007dbc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	2208      	movs	r2, #8
 8007dc2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	69db      	ldr	r3, [r3, #28]
 8007dca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d003      	beq.n	8007dda <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007dd2:	6878      	ldr	r0, [r7, #4]
 8007dd4:	f7fd fb0a 	bl	80053ec <HAL_TIM_IC_CaptureCallback>
 8007dd8:	e005      	b.n	8007de6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007dda:	6878      	ldr	r0, [r7, #4]
 8007ddc:	f000 f9fe 	bl	80081dc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007de0:	6878      	ldr	r0, [r7, #4]
 8007de2:	f000 fa04 	bl	80081ee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	2200      	movs	r2, #0
 8007dea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	691b      	ldr	r3, [r3, #16]
 8007df2:	f003 0301 	and.w	r3, r3, #1
 8007df6:	2b01      	cmp	r3, #1
 8007df8:	d10e      	bne.n	8007e18 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	68db      	ldr	r3, [r3, #12]
 8007e00:	f003 0301 	and.w	r3, r3, #1
 8007e04:	2b01      	cmp	r3, #1
 8007e06:	d107      	bne.n	8007e18 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	f06f 0201 	mvn.w	r2, #1
 8007e10:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007e12:	6878      	ldr	r0, [r7, #4]
 8007e14:	f7fc f97d 	bl	8004112 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	691b      	ldr	r3, [r3, #16]
 8007e1e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007e22:	2b80      	cmp	r3, #128	; 0x80
 8007e24:	d10e      	bne.n	8007e44 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	68db      	ldr	r3, [r3, #12]
 8007e2c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007e30:	2b80      	cmp	r3, #128	; 0x80
 8007e32:	d107      	bne.n	8007e44 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007e3c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007e3e:	6878      	ldr	r0, [r7, #4]
 8007e40:	f000 fc79 	bl	8008736 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	691b      	ldr	r3, [r3, #16]
 8007e4a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007e4e:	2b40      	cmp	r3, #64	; 0x40
 8007e50:	d10e      	bne.n	8007e70 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	68db      	ldr	r3, [r3, #12]
 8007e58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007e5c:	2b40      	cmp	r3, #64	; 0x40
 8007e5e:	d107      	bne.n	8007e70 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007e68:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007e6a:	6878      	ldr	r0, [r7, #4]
 8007e6c:	f000 f9c8 	bl	8008200 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	691b      	ldr	r3, [r3, #16]
 8007e76:	f003 0320 	and.w	r3, r3, #32
 8007e7a:	2b20      	cmp	r3, #32
 8007e7c:	d10e      	bne.n	8007e9c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	68db      	ldr	r3, [r3, #12]
 8007e84:	f003 0320 	and.w	r3, r3, #32
 8007e88:	2b20      	cmp	r3, #32
 8007e8a:	d107      	bne.n	8007e9c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	f06f 0220 	mvn.w	r2, #32
 8007e94:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007e96:	6878      	ldr	r0, [r7, #4]
 8007e98:	f000 fc44 	bl	8008724 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007e9c:	bf00      	nop
 8007e9e:	3708      	adds	r7, #8
 8007ea0:	46bd      	mov	sp, r7
 8007ea2:	bd80      	pop	{r7, pc}

08007ea4 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8007ea4:	b580      	push	{r7, lr}
 8007ea6:	b084      	sub	sp, #16
 8007ea8:	af00      	add	r7, sp, #0
 8007eaa:	60f8      	str	r0, [r7, #12]
 8007eac:	60b9      	str	r1, [r7, #8]
 8007eae:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007eb0:	68fb      	ldr	r3, [r7, #12]
 8007eb2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007eb6:	2b01      	cmp	r3, #1
 8007eb8:	d101      	bne.n	8007ebe <HAL_TIM_IC_ConfigChannel+0x1a>
 8007eba:	2302      	movs	r3, #2
 8007ebc:	e082      	b.n	8007fc4 <HAL_TIM_IC_ConfigChannel+0x120>
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	2201      	movs	r2, #1
 8007ec2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	2b00      	cmp	r3, #0
 8007eca:	d11b      	bne.n	8007f04 <HAL_TIM_IC_ConfigChannel+0x60>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	6818      	ldr	r0, [r3, #0]
 8007ed0:	68bb      	ldr	r3, [r7, #8]
 8007ed2:	6819      	ldr	r1, [r3, #0]
 8007ed4:	68bb      	ldr	r3, [r7, #8]
 8007ed6:	685a      	ldr	r2, [r3, #4]
 8007ed8:	68bb      	ldr	r3, [r7, #8]
 8007eda:	68db      	ldr	r3, [r3, #12]
 8007edc:	f000 f9fc 	bl	80082d8 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	699a      	ldr	r2, [r3, #24]
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	f022 020c 	bic.w	r2, r2, #12
 8007eee:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	6999      	ldr	r1, [r3, #24]
 8007ef6:	68bb      	ldr	r3, [r7, #8]
 8007ef8:	689a      	ldr	r2, [r3, #8]
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	430a      	orrs	r2, r1
 8007f00:	619a      	str	r2, [r3, #24]
 8007f02:	e05a      	b.n	8007fba <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_2)
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	2b04      	cmp	r3, #4
 8007f08:	d11c      	bne.n	8007f44 <HAL_TIM_IC_ConfigChannel+0xa0>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	6818      	ldr	r0, [r3, #0]
 8007f0e:	68bb      	ldr	r3, [r7, #8]
 8007f10:	6819      	ldr	r1, [r3, #0]
 8007f12:	68bb      	ldr	r3, [r7, #8]
 8007f14:	685a      	ldr	r2, [r3, #4]
 8007f16:	68bb      	ldr	r3, [r7, #8]
 8007f18:	68db      	ldr	r3, [r3, #12]
 8007f1a:	f000 fa65 	bl	80083e8 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	699a      	ldr	r2, [r3, #24]
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8007f2c:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	6999      	ldr	r1, [r3, #24]
 8007f34:	68bb      	ldr	r3, [r7, #8]
 8007f36:	689b      	ldr	r3, [r3, #8]
 8007f38:	021a      	lsls	r2, r3, #8
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	430a      	orrs	r2, r1
 8007f40:	619a      	str	r2, [r3, #24]
 8007f42:	e03a      	b.n	8007fba <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_3)
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	2b08      	cmp	r3, #8
 8007f48:	d11b      	bne.n	8007f82 <HAL_TIM_IC_ConfigChannel+0xde>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	6818      	ldr	r0, [r3, #0]
 8007f4e:	68bb      	ldr	r3, [r7, #8]
 8007f50:	6819      	ldr	r1, [r3, #0]
 8007f52:	68bb      	ldr	r3, [r7, #8]
 8007f54:	685a      	ldr	r2, [r3, #4]
 8007f56:	68bb      	ldr	r3, [r7, #8]
 8007f58:	68db      	ldr	r3, [r3, #12]
 8007f5a:	f000 fab0 	bl	80084be <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	69da      	ldr	r2, [r3, #28]
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	f022 020c 	bic.w	r2, r2, #12
 8007f6c:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	69d9      	ldr	r1, [r3, #28]
 8007f74:	68bb      	ldr	r3, [r7, #8]
 8007f76:	689a      	ldr	r2, [r3, #8]
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	430a      	orrs	r2, r1
 8007f7e:	61da      	str	r2, [r3, #28]
 8007f80:	e01b      	b.n	8007fba <HAL_TIM_IC_ConfigChannel+0x116>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	6818      	ldr	r0, [r3, #0]
 8007f86:	68bb      	ldr	r3, [r7, #8]
 8007f88:	6819      	ldr	r1, [r3, #0]
 8007f8a:	68bb      	ldr	r3, [r7, #8]
 8007f8c:	685a      	ldr	r2, [r3, #4]
 8007f8e:	68bb      	ldr	r3, [r7, #8]
 8007f90:	68db      	ldr	r3, [r3, #12]
 8007f92:	f000 facf 	bl	8008534 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	69da      	ldr	r2, [r3, #28]
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8007fa4:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	69d9      	ldr	r1, [r3, #28]
 8007fac:	68bb      	ldr	r3, [r7, #8]
 8007fae:	689b      	ldr	r3, [r3, #8]
 8007fb0:	021a      	lsls	r2, r3, #8
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	430a      	orrs	r2, r1
 8007fb8:	61da      	str	r2, [r3, #28]
  }

  __HAL_UNLOCK(htim);
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	2200      	movs	r2, #0
 8007fbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007fc2:	2300      	movs	r3, #0
}
 8007fc4:	4618      	mov	r0, r3
 8007fc6:	3710      	adds	r7, #16
 8007fc8:	46bd      	mov	sp, r7
 8007fca:	bd80      	pop	{r7, pc}

08007fcc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007fcc:	b580      	push	{r7, lr}
 8007fce:	b084      	sub	sp, #16
 8007fd0:	af00      	add	r7, sp, #0
 8007fd2:	6078      	str	r0, [r7, #4]
 8007fd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007fdc:	2b01      	cmp	r3, #1
 8007fde:	d101      	bne.n	8007fe4 <HAL_TIM_ConfigClockSource+0x18>
 8007fe0:	2302      	movs	r3, #2
 8007fe2:	e0b3      	b.n	800814c <HAL_TIM_ConfigClockSource+0x180>
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	2201      	movs	r2, #1
 8007fe8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	2202      	movs	r2, #2
 8007ff0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	689b      	ldr	r3, [r3, #8]
 8007ffa:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8008002:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008004:	68fb      	ldr	r3, [r7, #12]
 8008006:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800800a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	68fa      	ldr	r2, [r7, #12]
 8008012:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008014:	683b      	ldr	r3, [r7, #0]
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800801c:	d03e      	beq.n	800809c <HAL_TIM_ConfigClockSource+0xd0>
 800801e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008022:	f200 8087 	bhi.w	8008134 <HAL_TIM_ConfigClockSource+0x168>
 8008026:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800802a:	f000 8085 	beq.w	8008138 <HAL_TIM_ConfigClockSource+0x16c>
 800802e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008032:	d87f      	bhi.n	8008134 <HAL_TIM_ConfigClockSource+0x168>
 8008034:	2b70      	cmp	r3, #112	; 0x70
 8008036:	d01a      	beq.n	800806e <HAL_TIM_ConfigClockSource+0xa2>
 8008038:	2b70      	cmp	r3, #112	; 0x70
 800803a:	d87b      	bhi.n	8008134 <HAL_TIM_ConfigClockSource+0x168>
 800803c:	2b60      	cmp	r3, #96	; 0x60
 800803e:	d050      	beq.n	80080e2 <HAL_TIM_ConfigClockSource+0x116>
 8008040:	2b60      	cmp	r3, #96	; 0x60
 8008042:	d877      	bhi.n	8008134 <HAL_TIM_ConfigClockSource+0x168>
 8008044:	2b50      	cmp	r3, #80	; 0x50
 8008046:	d03c      	beq.n	80080c2 <HAL_TIM_ConfigClockSource+0xf6>
 8008048:	2b50      	cmp	r3, #80	; 0x50
 800804a:	d873      	bhi.n	8008134 <HAL_TIM_ConfigClockSource+0x168>
 800804c:	2b40      	cmp	r3, #64	; 0x40
 800804e:	d058      	beq.n	8008102 <HAL_TIM_ConfigClockSource+0x136>
 8008050:	2b40      	cmp	r3, #64	; 0x40
 8008052:	d86f      	bhi.n	8008134 <HAL_TIM_ConfigClockSource+0x168>
 8008054:	2b30      	cmp	r3, #48	; 0x30
 8008056:	d064      	beq.n	8008122 <HAL_TIM_ConfigClockSource+0x156>
 8008058:	2b30      	cmp	r3, #48	; 0x30
 800805a:	d86b      	bhi.n	8008134 <HAL_TIM_ConfigClockSource+0x168>
 800805c:	2b20      	cmp	r3, #32
 800805e:	d060      	beq.n	8008122 <HAL_TIM_ConfigClockSource+0x156>
 8008060:	2b20      	cmp	r3, #32
 8008062:	d867      	bhi.n	8008134 <HAL_TIM_ConfigClockSource+0x168>
 8008064:	2b00      	cmp	r3, #0
 8008066:	d05c      	beq.n	8008122 <HAL_TIM_ConfigClockSource+0x156>
 8008068:	2b10      	cmp	r3, #16
 800806a:	d05a      	beq.n	8008122 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 800806c:	e062      	b.n	8008134 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	6818      	ldr	r0, [r3, #0]
 8008072:	683b      	ldr	r3, [r7, #0]
 8008074:	6899      	ldr	r1, [r3, #8]
 8008076:	683b      	ldr	r3, [r7, #0]
 8008078:	685a      	ldr	r2, [r3, #4]
 800807a:	683b      	ldr	r3, [r7, #0]
 800807c:	68db      	ldr	r3, [r3, #12]
 800807e:	f000 faaf 	bl	80085e0 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	689b      	ldr	r3, [r3, #8]
 8008088:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8008090:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	68fa      	ldr	r2, [r7, #12]
 8008098:	609a      	str	r2, [r3, #8]
      break;
 800809a:	e04e      	b.n	800813a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	6818      	ldr	r0, [r3, #0]
 80080a0:	683b      	ldr	r3, [r7, #0]
 80080a2:	6899      	ldr	r1, [r3, #8]
 80080a4:	683b      	ldr	r3, [r7, #0]
 80080a6:	685a      	ldr	r2, [r3, #4]
 80080a8:	683b      	ldr	r3, [r7, #0]
 80080aa:	68db      	ldr	r3, [r3, #12]
 80080ac:	f000 fa98 	bl	80085e0 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	689a      	ldr	r2, [r3, #8]
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80080be:	609a      	str	r2, [r3, #8]
      break;
 80080c0:	e03b      	b.n	800813a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	6818      	ldr	r0, [r3, #0]
 80080c6:	683b      	ldr	r3, [r7, #0]
 80080c8:	6859      	ldr	r1, [r3, #4]
 80080ca:	683b      	ldr	r3, [r7, #0]
 80080cc:	68db      	ldr	r3, [r3, #12]
 80080ce:	461a      	mov	r2, r3
 80080d0:	f000 f95c 	bl	800838c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	2150      	movs	r1, #80	; 0x50
 80080da:	4618      	mov	r0, r3
 80080dc:	f000 fa66 	bl	80085ac <TIM_ITRx_SetConfig>
      break;
 80080e0:	e02b      	b.n	800813a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	6818      	ldr	r0, [r3, #0]
 80080e6:	683b      	ldr	r3, [r7, #0]
 80080e8:	6859      	ldr	r1, [r3, #4]
 80080ea:	683b      	ldr	r3, [r7, #0]
 80080ec:	68db      	ldr	r3, [r3, #12]
 80080ee:	461a      	mov	r2, r3
 80080f0:	f000 f9b6 	bl	8008460 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	2160      	movs	r1, #96	; 0x60
 80080fa:	4618      	mov	r0, r3
 80080fc:	f000 fa56 	bl	80085ac <TIM_ITRx_SetConfig>
      break;
 8008100:	e01b      	b.n	800813a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	6818      	ldr	r0, [r3, #0]
 8008106:	683b      	ldr	r3, [r7, #0]
 8008108:	6859      	ldr	r1, [r3, #4]
 800810a:	683b      	ldr	r3, [r7, #0]
 800810c:	68db      	ldr	r3, [r3, #12]
 800810e:	461a      	mov	r2, r3
 8008110:	f000 f93c 	bl	800838c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	2140      	movs	r1, #64	; 0x40
 800811a:	4618      	mov	r0, r3
 800811c:	f000 fa46 	bl	80085ac <TIM_ITRx_SetConfig>
      break;
 8008120:	e00b      	b.n	800813a <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	681a      	ldr	r2, [r3, #0]
 8008126:	683b      	ldr	r3, [r7, #0]
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	4619      	mov	r1, r3
 800812c:	4610      	mov	r0, r2
 800812e:	f000 fa3d 	bl	80085ac <TIM_ITRx_SetConfig>
        break;
 8008132:	e002      	b.n	800813a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8008134:	bf00      	nop
 8008136:	e000      	b.n	800813a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8008138:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	2201      	movs	r2, #1
 800813e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	2200      	movs	r2, #0
 8008146:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800814a:	2300      	movs	r3, #0
}
 800814c:	4618      	mov	r0, r3
 800814e:	3710      	adds	r7, #16
 8008150:	46bd      	mov	sp, r7
 8008152:	bd80      	pop	{r7, pc}

08008154 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008154:	b480      	push	{r7}
 8008156:	b085      	sub	sp, #20
 8008158:	af00      	add	r7, sp, #0
 800815a:	6078      	str	r0, [r7, #4]
 800815c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800815e:	2300      	movs	r3, #0
 8008160:	60fb      	str	r3, [r7, #12]
 8008162:	683b      	ldr	r3, [r7, #0]
 8008164:	2b0c      	cmp	r3, #12
 8008166:	d831      	bhi.n	80081cc <HAL_TIM_ReadCapturedValue+0x78>
 8008168:	a201      	add	r2, pc, #4	; (adr r2, 8008170 <HAL_TIM_ReadCapturedValue+0x1c>)
 800816a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800816e:	bf00      	nop
 8008170:	080081a5 	.word	0x080081a5
 8008174:	080081cd 	.word	0x080081cd
 8008178:	080081cd 	.word	0x080081cd
 800817c:	080081cd 	.word	0x080081cd
 8008180:	080081af 	.word	0x080081af
 8008184:	080081cd 	.word	0x080081cd
 8008188:	080081cd 	.word	0x080081cd
 800818c:	080081cd 	.word	0x080081cd
 8008190:	080081b9 	.word	0x080081b9
 8008194:	080081cd 	.word	0x080081cd
 8008198:	080081cd 	.word	0x080081cd
 800819c:	080081cd 	.word	0x080081cd
 80081a0:	080081c3 	.word	0x080081c3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80081aa:	60fb      	str	r3, [r7, #12]

      break;
 80081ac:	e00f      	b.n	80081ce <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80081b4:	60fb      	str	r3, [r7, #12]

      break;
 80081b6:	e00a      	b.n	80081ce <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80081be:	60fb      	str	r3, [r7, #12]

      break;
 80081c0:	e005      	b.n	80081ce <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081c8:	60fb      	str	r3, [r7, #12]

      break;
 80081ca:	e000      	b.n	80081ce <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 80081cc:	bf00      	nop
  }

  return tmpreg;
 80081ce:	68fb      	ldr	r3, [r7, #12]
}
 80081d0:	4618      	mov	r0, r3
 80081d2:	3714      	adds	r7, #20
 80081d4:	46bd      	mov	sp, r7
 80081d6:	bc80      	pop	{r7}
 80081d8:	4770      	bx	lr
 80081da:	bf00      	nop

080081dc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80081dc:	b480      	push	{r7}
 80081de:	b083      	sub	sp, #12
 80081e0:	af00      	add	r7, sp, #0
 80081e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80081e4:	bf00      	nop
 80081e6:	370c      	adds	r7, #12
 80081e8:	46bd      	mov	sp, r7
 80081ea:	bc80      	pop	{r7}
 80081ec:	4770      	bx	lr

080081ee <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80081ee:	b480      	push	{r7}
 80081f0:	b083      	sub	sp, #12
 80081f2:	af00      	add	r7, sp, #0
 80081f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80081f6:	bf00      	nop
 80081f8:	370c      	adds	r7, #12
 80081fa:	46bd      	mov	sp, r7
 80081fc:	bc80      	pop	{r7}
 80081fe:	4770      	bx	lr

08008200 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008200:	b480      	push	{r7}
 8008202:	b083      	sub	sp, #12
 8008204:	af00      	add	r7, sp, #0
 8008206:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008208:	bf00      	nop
 800820a:	370c      	adds	r7, #12
 800820c:	46bd      	mov	sp, r7
 800820e:	bc80      	pop	{r7}
 8008210:	4770      	bx	lr
	...

08008214 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008214:	b480      	push	{r7}
 8008216:	b085      	sub	sp, #20
 8008218:	af00      	add	r7, sp, #0
 800821a:	6078      	str	r0, [r7, #4]
 800821c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	4a29      	ldr	r2, [pc, #164]	; (80082cc <TIM_Base_SetConfig+0xb8>)
 8008228:	4293      	cmp	r3, r2
 800822a:	d00b      	beq.n	8008244 <TIM_Base_SetConfig+0x30>
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008232:	d007      	beq.n	8008244 <TIM_Base_SetConfig+0x30>
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	4a26      	ldr	r2, [pc, #152]	; (80082d0 <TIM_Base_SetConfig+0xbc>)
 8008238:	4293      	cmp	r3, r2
 800823a:	d003      	beq.n	8008244 <TIM_Base_SetConfig+0x30>
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	4a25      	ldr	r2, [pc, #148]	; (80082d4 <TIM_Base_SetConfig+0xc0>)
 8008240:	4293      	cmp	r3, r2
 8008242:	d108      	bne.n	8008256 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008244:	68fb      	ldr	r3, [r7, #12]
 8008246:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800824a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800824c:	683b      	ldr	r3, [r7, #0]
 800824e:	685b      	ldr	r3, [r3, #4]
 8008250:	68fa      	ldr	r2, [r7, #12]
 8008252:	4313      	orrs	r3, r2
 8008254:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	4a1c      	ldr	r2, [pc, #112]	; (80082cc <TIM_Base_SetConfig+0xb8>)
 800825a:	4293      	cmp	r3, r2
 800825c:	d00b      	beq.n	8008276 <TIM_Base_SetConfig+0x62>
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008264:	d007      	beq.n	8008276 <TIM_Base_SetConfig+0x62>
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	4a19      	ldr	r2, [pc, #100]	; (80082d0 <TIM_Base_SetConfig+0xbc>)
 800826a:	4293      	cmp	r3, r2
 800826c:	d003      	beq.n	8008276 <TIM_Base_SetConfig+0x62>
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	4a18      	ldr	r2, [pc, #96]	; (80082d4 <TIM_Base_SetConfig+0xc0>)
 8008272:	4293      	cmp	r3, r2
 8008274:	d108      	bne.n	8008288 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800827c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800827e:	683b      	ldr	r3, [r7, #0]
 8008280:	68db      	ldr	r3, [r3, #12]
 8008282:	68fa      	ldr	r2, [r7, #12]
 8008284:	4313      	orrs	r3, r2
 8008286:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008288:	68fb      	ldr	r3, [r7, #12]
 800828a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800828e:	683b      	ldr	r3, [r7, #0]
 8008290:	695b      	ldr	r3, [r3, #20]
 8008292:	4313      	orrs	r3, r2
 8008294:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	68fa      	ldr	r2, [r7, #12]
 800829a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800829c:	683b      	ldr	r3, [r7, #0]
 800829e:	689a      	ldr	r2, [r3, #8]
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80082a4:	683b      	ldr	r3, [r7, #0]
 80082a6:	681a      	ldr	r2, [r3, #0]
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	4a07      	ldr	r2, [pc, #28]	; (80082cc <TIM_Base_SetConfig+0xb8>)
 80082b0:	4293      	cmp	r3, r2
 80082b2:	d103      	bne.n	80082bc <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80082b4:	683b      	ldr	r3, [r7, #0]
 80082b6:	691a      	ldr	r2, [r3, #16]
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	2201      	movs	r2, #1
 80082c0:	615a      	str	r2, [r3, #20]
}
 80082c2:	bf00      	nop
 80082c4:	3714      	adds	r7, #20
 80082c6:	46bd      	mov	sp, r7
 80082c8:	bc80      	pop	{r7}
 80082ca:	4770      	bx	lr
 80082cc:	40012c00 	.word	0x40012c00
 80082d0:	40000400 	.word	0x40000400
 80082d4:	40000800 	.word	0x40000800

080082d8 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80082d8:	b480      	push	{r7}
 80082da:	b087      	sub	sp, #28
 80082dc:	af00      	add	r7, sp, #0
 80082de:	60f8      	str	r0, [r7, #12]
 80082e0:	60b9      	str	r1, [r7, #8]
 80082e2:	607a      	str	r2, [r7, #4]
 80082e4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	6a1b      	ldr	r3, [r3, #32]
 80082ea:	f023 0201 	bic.w	r2, r3, #1
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	699b      	ldr	r3, [r3, #24]
 80082f6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	6a1b      	ldr	r3, [r3, #32]
 80082fc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80082fe:	68fb      	ldr	r3, [r7, #12]
 8008300:	4a1f      	ldr	r2, [pc, #124]	; (8008380 <TIM_TI1_SetConfig+0xa8>)
 8008302:	4293      	cmp	r3, r2
 8008304:	d00b      	beq.n	800831e <TIM_TI1_SetConfig+0x46>
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800830c:	d007      	beq.n	800831e <TIM_TI1_SetConfig+0x46>
 800830e:	68fb      	ldr	r3, [r7, #12]
 8008310:	4a1c      	ldr	r2, [pc, #112]	; (8008384 <TIM_TI1_SetConfig+0xac>)
 8008312:	4293      	cmp	r3, r2
 8008314:	d003      	beq.n	800831e <TIM_TI1_SetConfig+0x46>
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	4a1b      	ldr	r2, [pc, #108]	; (8008388 <TIM_TI1_SetConfig+0xb0>)
 800831a:	4293      	cmp	r3, r2
 800831c:	d101      	bne.n	8008322 <TIM_TI1_SetConfig+0x4a>
 800831e:	2301      	movs	r3, #1
 8008320:	e000      	b.n	8008324 <TIM_TI1_SetConfig+0x4c>
 8008322:	2300      	movs	r3, #0
 8008324:	2b00      	cmp	r3, #0
 8008326:	d008      	beq.n	800833a <TIM_TI1_SetConfig+0x62>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8008328:	697b      	ldr	r3, [r7, #20]
 800832a:	f023 0303 	bic.w	r3, r3, #3
 800832e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8008330:	697a      	ldr	r2, [r7, #20]
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	4313      	orrs	r3, r2
 8008336:	617b      	str	r3, [r7, #20]
 8008338:	e003      	b.n	8008342 <TIM_TI1_SetConfig+0x6a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800833a:	697b      	ldr	r3, [r7, #20]
 800833c:	f043 0301 	orr.w	r3, r3, #1
 8008340:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008342:	697b      	ldr	r3, [r7, #20]
 8008344:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008348:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800834a:	683b      	ldr	r3, [r7, #0]
 800834c:	011b      	lsls	r3, r3, #4
 800834e:	b2db      	uxtb	r3, r3
 8008350:	697a      	ldr	r2, [r7, #20]
 8008352:	4313      	orrs	r3, r2
 8008354:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008356:	693b      	ldr	r3, [r7, #16]
 8008358:	f023 030a 	bic.w	r3, r3, #10
 800835c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800835e:	68bb      	ldr	r3, [r7, #8]
 8008360:	f003 030a 	and.w	r3, r3, #10
 8008364:	693a      	ldr	r2, [r7, #16]
 8008366:	4313      	orrs	r3, r2
 8008368:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800836a:	68fb      	ldr	r3, [r7, #12]
 800836c:	697a      	ldr	r2, [r7, #20]
 800836e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008370:	68fb      	ldr	r3, [r7, #12]
 8008372:	693a      	ldr	r2, [r7, #16]
 8008374:	621a      	str	r2, [r3, #32]
}
 8008376:	bf00      	nop
 8008378:	371c      	adds	r7, #28
 800837a:	46bd      	mov	sp, r7
 800837c:	bc80      	pop	{r7}
 800837e:	4770      	bx	lr
 8008380:	40012c00 	.word	0x40012c00
 8008384:	40000400 	.word	0x40000400
 8008388:	40000800 	.word	0x40000800

0800838c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800838c:	b480      	push	{r7}
 800838e:	b087      	sub	sp, #28
 8008390:	af00      	add	r7, sp, #0
 8008392:	60f8      	str	r0, [r7, #12]
 8008394:	60b9      	str	r1, [r7, #8]
 8008396:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	6a1b      	ldr	r3, [r3, #32]
 800839c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800839e:	68fb      	ldr	r3, [r7, #12]
 80083a0:	6a1b      	ldr	r3, [r3, #32]
 80083a2:	f023 0201 	bic.w	r2, r3, #1
 80083a6:	68fb      	ldr	r3, [r7, #12]
 80083a8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80083aa:	68fb      	ldr	r3, [r7, #12]
 80083ac:	699b      	ldr	r3, [r3, #24]
 80083ae:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80083b0:	693b      	ldr	r3, [r7, #16]
 80083b2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80083b6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	011b      	lsls	r3, r3, #4
 80083bc:	693a      	ldr	r2, [r7, #16]
 80083be:	4313      	orrs	r3, r2
 80083c0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80083c2:	697b      	ldr	r3, [r7, #20]
 80083c4:	f023 030a 	bic.w	r3, r3, #10
 80083c8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80083ca:	697a      	ldr	r2, [r7, #20]
 80083cc:	68bb      	ldr	r3, [r7, #8]
 80083ce:	4313      	orrs	r3, r2
 80083d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	693a      	ldr	r2, [r7, #16]
 80083d6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	697a      	ldr	r2, [r7, #20]
 80083dc:	621a      	str	r2, [r3, #32]
}
 80083de:	bf00      	nop
 80083e0:	371c      	adds	r7, #28
 80083e2:	46bd      	mov	sp, r7
 80083e4:	bc80      	pop	{r7}
 80083e6:	4770      	bx	lr

080083e8 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80083e8:	b480      	push	{r7}
 80083ea:	b087      	sub	sp, #28
 80083ec:	af00      	add	r7, sp, #0
 80083ee:	60f8      	str	r0, [r7, #12]
 80083f0:	60b9      	str	r1, [r7, #8]
 80083f2:	607a      	str	r2, [r7, #4]
 80083f4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80083f6:	68fb      	ldr	r3, [r7, #12]
 80083f8:	6a1b      	ldr	r3, [r3, #32]
 80083fa:	f023 0210 	bic.w	r2, r3, #16
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008402:	68fb      	ldr	r3, [r7, #12]
 8008404:	699b      	ldr	r3, [r3, #24]
 8008406:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	6a1b      	ldr	r3, [r3, #32]
 800840c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800840e:	697b      	ldr	r3, [r7, #20]
 8008410:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008414:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	021b      	lsls	r3, r3, #8
 800841a:	697a      	ldr	r2, [r7, #20]
 800841c:	4313      	orrs	r3, r2
 800841e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008420:	697b      	ldr	r3, [r7, #20]
 8008422:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008426:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8008428:	683b      	ldr	r3, [r7, #0]
 800842a:	031b      	lsls	r3, r3, #12
 800842c:	b29b      	uxth	r3, r3
 800842e:	697a      	ldr	r2, [r7, #20]
 8008430:	4313      	orrs	r3, r2
 8008432:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008434:	693b      	ldr	r3, [r7, #16]
 8008436:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800843a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800843c:	68bb      	ldr	r3, [r7, #8]
 800843e:	011b      	lsls	r3, r3, #4
 8008440:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8008444:	693a      	ldr	r2, [r7, #16]
 8008446:	4313      	orrs	r3, r2
 8008448:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	697a      	ldr	r2, [r7, #20]
 800844e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008450:	68fb      	ldr	r3, [r7, #12]
 8008452:	693a      	ldr	r2, [r7, #16]
 8008454:	621a      	str	r2, [r3, #32]
}
 8008456:	bf00      	nop
 8008458:	371c      	adds	r7, #28
 800845a:	46bd      	mov	sp, r7
 800845c:	bc80      	pop	{r7}
 800845e:	4770      	bx	lr

08008460 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008460:	b480      	push	{r7}
 8008462:	b087      	sub	sp, #28
 8008464:	af00      	add	r7, sp, #0
 8008466:	60f8      	str	r0, [r7, #12]
 8008468:	60b9      	str	r1, [r7, #8]
 800846a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800846c:	68fb      	ldr	r3, [r7, #12]
 800846e:	6a1b      	ldr	r3, [r3, #32]
 8008470:	f023 0210 	bic.w	r2, r3, #16
 8008474:	68fb      	ldr	r3, [r7, #12]
 8008476:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	699b      	ldr	r3, [r3, #24]
 800847c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	6a1b      	ldr	r3, [r3, #32]
 8008482:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008484:	697b      	ldr	r3, [r7, #20]
 8008486:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800848a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	031b      	lsls	r3, r3, #12
 8008490:	697a      	ldr	r2, [r7, #20]
 8008492:	4313      	orrs	r3, r2
 8008494:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008496:	693b      	ldr	r3, [r7, #16]
 8008498:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800849c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800849e:	68bb      	ldr	r3, [r7, #8]
 80084a0:	011b      	lsls	r3, r3, #4
 80084a2:	693a      	ldr	r2, [r7, #16]
 80084a4:	4313      	orrs	r3, r2
 80084a6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80084a8:	68fb      	ldr	r3, [r7, #12]
 80084aa:	697a      	ldr	r2, [r7, #20]
 80084ac:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80084ae:	68fb      	ldr	r3, [r7, #12]
 80084b0:	693a      	ldr	r2, [r7, #16]
 80084b2:	621a      	str	r2, [r3, #32]
}
 80084b4:	bf00      	nop
 80084b6:	371c      	adds	r7, #28
 80084b8:	46bd      	mov	sp, r7
 80084ba:	bc80      	pop	{r7}
 80084bc:	4770      	bx	lr

080084be <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80084be:	b480      	push	{r7}
 80084c0:	b087      	sub	sp, #28
 80084c2:	af00      	add	r7, sp, #0
 80084c4:	60f8      	str	r0, [r7, #12]
 80084c6:	60b9      	str	r1, [r7, #8]
 80084c8:	607a      	str	r2, [r7, #4]
 80084ca:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	6a1b      	ldr	r3, [r3, #32]
 80084d0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80084d8:	68fb      	ldr	r3, [r7, #12]
 80084da:	69db      	ldr	r3, [r3, #28]
 80084dc:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80084de:	68fb      	ldr	r3, [r7, #12]
 80084e0:	6a1b      	ldr	r3, [r3, #32]
 80084e2:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80084e4:	697b      	ldr	r3, [r7, #20]
 80084e6:	f023 0303 	bic.w	r3, r3, #3
 80084ea:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 80084ec:	697a      	ldr	r2, [r7, #20]
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	4313      	orrs	r3, r2
 80084f2:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80084f4:	697b      	ldr	r3, [r7, #20]
 80084f6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80084fa:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80084fc:	683b      	ldr	r3, [r7, #0]
 80084fe:	011b      	lsls	r3, r3, #4
 8008500:	b2db      	uxtb	r3, r3
 8008502:	697a      	ldr	r2, [r7, #20]
 8008504:	4313      	orrs	r3, r2
 8008506:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 8008508:	693b      	ldr	r3, [r7, #16]
 800850a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800850e:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 8008510:	68bb      	ldr	r3, [r7, #8]
 8008512:	021b      	lsls	r3, r3, #8
 8008514:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008518:	693a      	ldr	r2, [r7, #16]
 800851a:	4313      	orrs	r3, r2
 800851c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	697a      	ldr	r2, [r7, #20]
 8008522:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	693a      	ldr	r2, [r7, #16]
 8008528:	621a      	str	r2, [r3, #32]
}
 800852a:	bf00      	nop
 800852c:	371c      	adds	r7, #28
 800852e:	46bd      	mov	sp, r7
 8008530:	bc80      	pop	{r7}
 8008532:	4770      	bx	lr

08008534 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008534:	b480      	push	{r7}
 8008536:	b087      	sub	sp, #28
 8008538:	af00      	add	r7, sp, #0
 800853a:	60f8      	str	r0, [r7, #12]
 800853c:	60b9      	str	r1, [r7, #8]
 800853e:	607a      	str	r2, [r7, #4]
 8008540:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008542:	68fb      	ldr	r3, [r7, #12]
 8008544:	6a1b      	ldr	r3, [r3, #32]
 8008546:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800854a:	68fb      	ldr	r3, [r7, #12]
 800854c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800854e:	68fb      	ldr	r3, [r7, #12]
 8008550:	69db      	ldr	r3, [r3, #28]
 8008552:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008554:	68fb      	ldr	r3, [r7, #12]
 8008556:	6a1b      	ldr	r3, [r3, #32]
 8008558:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800855a:	697b      	ldr	r3, [r7, #20]
 800855c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008560:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	021b      	lsls	r3, r3, #8
 8008566:	697a      	ldr	r2, [r7, #20]
 8008568:	4313      	orrs	r3, r2
 800856a:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800856c:	697b      	ldr	r3, [r7, #20]
 800856e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008572:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8008574:	683b      	ldr	r3, [r7, #0]
 8008576:	031b      	lsls	r3, r3, #12
 8008578:	b29b      	uxth	r3, r3
 800857a:	697a      	ldr	r2, [r7, #20]
 800857c:	4313      	orrs	r3, r2
 800857e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 8008580:	693b      	ldr	r3, [r7, #16]
 8008582:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008586:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 8008588:	68bb      	ldr	r3, [r7, #8]
 800858a:	031b      	lsls	r3, r3, #12
 800858c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008590:	693a      	ldr	r2, [r7, #16]
 8008592:	4313      	orrs	r3, r2
 8008594:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8008596:	68fb      	ldr	r3, [r7, #12]
 8008598:	697a      	ldr	r2, [r7, #20]
 800859a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	693a      	ldr	r2, [r7, #16]
 80085a0:	621a      	str	r2, [r3, #32]
}
 80085a2:	bf00      	nop
 80085a4:	371c      	adds	r7, #28
 80085a6:	46bd      	mov	sp, r7
 80085a8:	bc80      	pop	{r7}
 80085aa:	4770      	bx	lr

080085ac <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80085ac:	b480      	push	{r7}
 80085ae:	b085      	sub	sp, #20
 80085b0:	af00      	add	r7, sp, #0
 80085b2:	6078      	str	r0, [r7, #4]
 80085b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	689b      	ldr	r3, [r3, #8]
 80085ba:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80085bc:	68fb      	ldr	r3, [r7, #12]
 80085be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80085c2:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80085c4:	683a      	ldr	r2, [r7, #0]
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	4313      	orrs	r3, r2
 80085ca:	f043 0307 	orr.w	r3, r3, #7
 80085ce:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	68fa      	ldr	r2, [r7, #12]
 80085d4:	609a      	str	r2, [r3, #8]
}
 80085d6:	bf00      	nop
 80085d8:	3714      	adds	r7, #20
 80085da:	46bd      	mov	sp, r7
 80085dc:	bc80      	pop	{r7}
 80085de:	4770      	bx	lr

080085e0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80085e0:	b480      	push	{r7}
 80085e2:	b087      	sub	sp, #28
 80085e4:	af00      	add	r7, sp, #0
 80085e6:	60f8      	str	r0, [r7, #12]
 80085e8:	60b9      	str	r1, [r7, #8]
 80085ea:	607a      	str	r2, [r7, #4]
 80085ec:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	689b      	ldr	r3, [r3, #8]
 80085f2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80085f4:	697b      	ldr	r3, [r7, #20]
 80085f6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80085fa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80085fc:	683b      	ldr	r3, [r7, #0]
 80085fe:	021a      	lsls	r2, r3, #8
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	431a      	orrs	r2, r3
 8008604:	68bb      	ldr	r3, [r7, #8]
 8008606:	4313      	orrs	r3, r2
 8008608:	697a      	ldr	r2, [r7, #20]
 800860a:	4313      	orrs	r3, r2
 800860c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800860e:	68fb      	ldr	r3, [r7, #12]
 8008610:	697a      	ldr	r2, [r7, #20]
 8008612:	609a      	str	r2, [r3, #8]
}
 8008614:	bf00      	nop
 8008616:	371c      	adds	r7, #28
 8008618:	46bd      	mov	sp, r7
 800861a:	bc80      	pop	{r7}
 800861c:	4770      	bx	lr

0800861e <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800861e:	b480      	push	{r7}
 8008620:	b087      	sub	sp, #28
 8008622:	af00      	add	r7, sp, #0
 8008624:	60f8      	str	r0, [r7, #12]
 8008626:	60b9      	str	r1, [r7, #8]
 8008628:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800862a:	68bb      	ldr	r3, [r7, #8]
 800862c:	f003 031f 	and.w	r3, r3, #31
 8008630:	2201      	movs	r2, #1
 8008632:	fa02 f303 	lsl.w	r3, r2, r3
 8008636:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	6a1a      	ldr	r2, [r3, #32]
 800863c:	697b      	ldr	r3, [r7, #20]
 800863e:	43db      	mvns	r3, r3
 8008640:	401a      	ands	r2, r3
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	6a1a      	ldr	r2, [r3, #32]
 800864a:	68bb      	ldr	r3, [r7, #8]
 800864c:	f003 031f 	and.w	r3, r3, #31
 8008650:	6879      	ldr	r1, [r7, #4]
 8008652:	fa01 f303 	lsl.w	r3, r1, r3
 8008656:	431a      	orrs	r2, r3
 8008658:	68fb      	ldr	r3, [r7, #12]
 800865a:	621a      	str	r2, [r3, #32]
}
 800865c:	bf00      	nop
 800865e:	371c      	adds	r7, #28
 8008660:	46bd      	mov	sp, r7
 8008662:	bc80      	pop	{r7}
 8008664:	4770      	bx	lr
	...

08008668 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008668:	b480      	push	{r7}
 800866a:	b085      	sub	sp, #20
 800866c:	af00      	add	r7, sp, #0
 800866e:	6078      	str	r0, [r7, #4]
 8008670:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008678:	2b01      	cmp	r3, #1
 800867a:	d101      	bne.n	8008680 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800867c:	2302      	movs	r3, #2
 800867e:	e046      	b.n	800870e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	2201      	movs	r2, #1
 8008684:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	2202      	movs	r2, #2
 800868c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	685b      	ldr	r3, [r3, #4]
 8008696:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	689b      	ldr	r3, [r3, #8]
 800869e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80086a0:	68fb      	ldr	r3, [r7, #12]
 80086a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80086a6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80086a8:	683b      	ldr	r3, [r7, #0]
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	68fa      	ldr	r2, [r7, #12]
 80086ae:	4313      	orrs	r3, r2
 80086b0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	68fa      	ldr	r2, [r7, #12]
 80086b8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	4a16      	ldr	r2, [pc, #88]	; (8008718 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80086c0:	4293      	cmp	r3, r2
 80086c2:	d00e      	beq.n	80086e2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80086cc:	d009      	beq.n	80086e2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	4a12      	ldr	r2, [pc, #72]	; (800871c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80086d4:	4293      	cmp	r3, r2
 80086d6:	d004      	beq.n	80086e2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	4a10      	ldr	r2, [pc, #64]	; (8008720 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80086de:	4293      	cmp	r3, r2
 80086e0:	d10c      	bne.n	80086fc <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80086e2:	68bb      	ldr	r3, [r7, #8]
 80086e4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80086e8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80086ea:	683b      	ldr	r3, [r7, #0]
 80086ec:	685b      	ldr	r3, [r3, #4]
 80086ee:	68ba      	ldr	r2, [r7, #8]
 80086f0:	4313      	orrs	r3, r2
 80086f2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	68ba      	ldr	r2, [r7, #8]
 80086fa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	2201      	movs	r2, #1
 8008700:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	2200      	movs	r2, #0
 8008708:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800870c:	2300      	movs	r3, #0
}
 800870e:	4618      	mov	r0, r3
 8008710:	3714      	adds	r7, #20
 8008712:	46bd      	mov	sp, r7
 8008714:	bc80      	pop	{r7}
 8008716:	4770      	bx	lr
 8008718:	40012c00 	.word	0x40012c00
 800871c:	40000400 	.word	0x40000400
 8008720:	40000800 	.word	0x40000800

08008724 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008724:	b480      	push	{r7}
 8008726:	b083      	sub	sp, #12
 8008728:	af00      	add	r7, sp, #0
 800872a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800872c:	bf00      	nop
 800872e:	370c      	adds	r7, #12
 8008730:	46bd      	mov	sp, r7
 8008732:	bc80      	pop	{r7}
 8008734:	4770      	bx	lr

08008736 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008736:	b480      	push	{r7}
 8008738:	b083      	sub	sp, #12
 800873a:	af00      	add	r7, sp, #0
 800873c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800873e:	bf00      	nop
 8008740:	370c      	adds	r7, #12
 8008742:	46bd      	mov	sp, r7
 8008744:	bc80      	pop	{r7}
 8008746:	4770      	bx	lr

08008748 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008748:	b580      	push	{r7, lr}
 800874a:	b082      	sub	sp, #8
 800874c:	af00      	add	r7, sp, #0
 800874e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	2b00      	cmp	r3, #0
 8008754:	d101      	bne.n	800875a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008756:	2301      	movs	r3, #1
 8008758:	e03f      	b.n	80087da <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008760:	b2db      	uxtb	r3, r3
 8008762:	2b00      	cmp	r3, #0
 8008764:	d106      	bne.n	8008774 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	2200      	movs	r2, #0
 800876a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800876e:	6878      	ldr	r0, [r7, #4]
 8008770:	f7fc f9de 	bl	8004b30 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	2224      	movs	r2, #36	; 0x24
 8008778:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	68da      	ldr	r2, [r3, #12]
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800878a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800878c:	6878      	ldr	r0, [r7, #4]
 800878e:	f000 fbe5 	bl	8008f5c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	691a      	ldr	r2, [r3, #16]
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80087a0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	695a      	ldr	r2, [r3, #20]
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80087b0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	68da      	ldr	r2, [r3, #12]
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80087c0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	2200      	movs	r2, #0
 80087c6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	2220      	movs	r2, #32
 80087cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	2220      	movs	r2, #32
 80087d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80087d8:	2300      	movs	r3, #0
}
 80087da:	4618      	mov	r0, r3
 80087dc:	3708      	adds	r7, #8
 80087de:	46bd      	mov	sp, r7
 80087e0:	bd80      	pop	{r7, pc}

080087e2 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80087e2:	b480      	push	{r7}
 80087e4:	b085      	sub	sp, #20
 80087e6:	af00      	add	r7, sp, #0
 80087e8:	60f8      	str	r0, [r7, #12]
 80087ea:	60b9      	str	r1, [r7, #8]
 80087ec:	4613      	mov	r3, r2
 80087ee:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80087f0:	68fb      	ldr	r3, [r7, #12]
 80087f2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80087f6:	b2db      	uxtb	r3, r3
 80087f8:	2b20      	cmp	r3, #32
 80087fa:	d130      	bne.n	800885e <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 80087fc:	68bb      	ldr	r3, [r7, #8]
 80087fe:	2b00      	cmp	r3, #0
 8008800:	d002      	beq.n	8008808 <HAL_UART_Transmit_IT+0x26>
 8008802:	88fb      	ldrh	r3, [r7, #6]
 8008804:	2b00      	cmp	r3, #0
 8008806:	d101      	bne.n	800880c <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8008808:	2301      	movs	r3, #1
 800880a:	e029      	b.n	8008860 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800880c:	68fb      	ldr	r3, [r7, #12]
 800880e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008812:	2b01      	cmp	r3, #1
 8008814:	d101      	bne.n	800881a <HAL_UART_Transmit_IT+0x38>
 8008816:	2302      	movs	r3, #2
 8008818:	e022      	b.n	8008860 <HAL_UART_Transmit_IT+0x7e>
 800881a:	68fb      	ldr	r3, [r7, #12]
 800881c:	2201      	movs	r2, #1
 800881e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8008822:	68fb      	ldr	r3, [r7, #12]
 8008824:	68ba      	ldr	r2, [r7, #8]
 8008826:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8008828:	68fb      	ldr	r3, [r7, #12]
 800882a:	88fa      	ldrh	r2, [r7, #6]
 800882c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	88fa      	ldrh	r2, [r7, #6]
 8008832:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	2200      	movs	r2, #0
 8008838:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800883a:	68fb      	ldr	r3, [r7, #12]
 800883c:	2221      	movs	r2, #33	; 0x21
 800883e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8008842:	68fb      	ldr	r3, [r7, #12]
 8008844:	2200      	movs	r2, #0
 8008846:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 800884a:	68fb      	ldr	r3, [r7, #12]
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	68da      	ldr	r2, [r3, #12]
 8008850:	68fb      	ldr	r3, [r7, #12]
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8008858:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800885a:	2300      	movs	r3, #0
 800885c:	e000      	b.n	8008860 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 800885e:	2302      	movs	r3, #2
  }
}
 8008860:	4618      	mov	r0, r3
 8008862:	3714      	adds	r7, #20
 8008864:	46bd      	mov	sp, r7
 8008866:	bc80      	pop	{r7}
 8008868:	4770      	bx	lr

0800886a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800886a:	b580      	push	{r7, lr}
 800886c:	b084      	sub	sp, #16
 800886e:	af00      	add	r7, sp, #0
 8008870:	60f8      	str	r0, [r7, #12]
 8008872:	60b9      	str	r1, [r7, #8]
 8008874:	4613      	mov	r3, r2
 8008876:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008878:	68fb      	ldr	r3, [r7, #12]
 800887a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800887e:	b2db      	uxtb	r3, r3
 8008880:	2b20      	cmp	r3, #32
 8008882:	d11d      	bne.n	80088c0 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8008884:	68bb      	ldr	r3, [r7, #8]
 8008886:	2b00      	cmp	r3, #0
 8008888:	d002      	beq.n	8008890 <HAL_UART_Receive_IT+0x26>
 800888a:	88fb      	ldrh	r3, [r7, #6]
 800888c:	2b00      	cmp	r3, #0
 800888e:	d101      	bne.n	8008894 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8008890:	2301      	movs	r3, #1
 8008892:	e016      	b.n	80088c2 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008894:	68fb      	ldr	r3, [r7, #12]
 8008896:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800889a:	2b01      	cmp	r3, #1
 800889c:	d101      	bne.n	80088a2 <HAL_UART_Receive_IT+0x38>
 800889e:	2302      	movs	r3, #2
 80088a0:	e00f      	b.n	80088c2 <HAL_UART_Receive_IT+0x58>
 80088a2:	68fb      	ldr	r3, [r7, #12]
 80088a4:	2201      	movs	r2, #1
 80088a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	2200      	movs	r2, #0
 80088ae:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 80088b0:	88fb      	ldrh	r3, [r7, #6]
 80088b2:	461a      	mov	r2, r3
 80088b4:	68b9      	ldr	r1, [r7, #8]
 80088b6:	68f8      	ldr	r0, [r7, #12]
 80088b8:	f000 f9c6 	bl	8008c48 <UART_Start_Receive_IT>
 80088bc:	4603      	mov	r3, r0
 80088be:	e000      	b.n	80088c2 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 80088c0:	2302      	movs	r3, #2
  }
}
 80088c2:	4618      	mov	r0, r3
 80088c4:	3710      	adds	r7, #16
 80088c6:	46bd      	mov	sp, r7
 80088c8:	bd80      	pop	{r7, pc}
	...

080088cc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80088cc:	b580      	push	{r7, lr}
 80088ce:	b08a      	sub	sp, #40	; 0x28
 80088d0:	af00      	add	r7, sp, #0
 80088d2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	68db      	ldr	r3, [r3, #12]
 80088e2:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	681b      	ldr	r3, [r3, #0]
 80088e8:	695b      	ldr	r3, [r3, #20]
 80088ea:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 80088ec:	2300      	movs	r3, #0
 80088ee:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 80088f0:	2300      	movs	r3, #0
 80088f2:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80088f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088f6:	f003 030f 	and.w	r3, r3, #15
 80088fa:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 80088fc:	69bb      	ldr	r3, [r7, #24]
 80088fe:	2b00      	cmp	r3, #0
 8008900:	d10d      	bne.n	800891e <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008902:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008904:	f003 0320 	and.w	r3, r3, #32
 8008908:	2b00      	cmp	r3, #0
 800890a:	d008      	beq.n	800891e <HAL_UART_IRQHandler+0x52>
 800890c:	6a3b      	ldr	r3, [r7, #32]
 800890e:	f003 0320 	and.w	r3, r3, #32
 8008912:	2b00      	cmp	r3, #0
 8008914:	d003      	beq.n	800891e <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8008916:	6878      	ldr	r0, [r7, #4]
 8008918:	f000 fa76 	bl	8008e08 <UART_Receive_IT>
      return;
 800891c:	e17b      	b.n	8008c16 <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800891e:	69bb      	ldr	r3, [r7, #24]
 8008920:	2b00      	cmp	r3, #0
 8008922:	f000 80b1 	beq.w	8008a88 <HAL_UART_IRQHandler+0x1bc>
 8008926:	69fb      	ldr	r3, [r7, #28]
 8008928:	f003 0301 	and.w	r3, r3, #1
 800892c:	2b00      	cmp	r3, #0
 800892e:	d105      	bne.n	800893c <HAL_UART_IRQHandler+0x70>
 8008930:	6a3b      	ldr	r3, [r7, #32]
 8008932:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8008936:	2b00      	cmp	r3, #0
 8008938:	f000 80a6 	beq.w	8008a88 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800893c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800893e:	f003 0301 	and.w	r3, r3, #1
 8008942:	2b00      	cmp	r3, #0
 8008944:	d00a      	beq.n	800895c <HAL_UART_IRQHandler+0x90>
 8008946:	6a3b      	ldr	r3, [r7, #32]
 8008948:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800894c:	2b00      	cmp	r3, #0
 800894e:	d005      	beq.n	800895c <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008954:	f043 0201 	orr.w	r2, r3, #1
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800895c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800895e:	f003 0304 	and.w	r3, r3, #4
 8008962:	2b00      	cmp	r3, #0
 8008964:	d00a      	beq.n	800897c <HAL_UART_IRQHandler+0xb0>
 8008966:	69fb      	ldr	r3, [r7, #28]
 8008968:	f003 0301 	and.w	r3, r3, #1
 800896c:	2b00      	cmp	r3, #0
 800896e:	d005      	beq.n	800897c <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008974:	f043 0202 	orr.w	r2, r3, #2
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800897c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800897e:	f003 0302 	and.w	r3, r3, #2
 8008982:	2b00      	cmp	r3, #0
 8008984:	d00a      	beq.n	800899c <HAL_UART_IRQHandler+0xd0>
 8008986:	69fb      	ldr	r3, [r7, #28]
 8008988:	f003 0301 	and.w	r3, r3, #1
 800898c:	2b00      	cmp	r3, #0
 800898e:	d005      	beq.n	800899c <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008994:	f043 0204 	orr.w	r2, r3, #4
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 800899c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800899e:	f003 0308 	and.w	r3, r3, #8
 80089a2:	2b00      	cmp	r3, #0
 80089a4:	d00f      	beq.n	80089c6 <HAL_UART_IRQHandler+0xfa>
 80089a6:	6a3b      	ldr	r3, [r7, #32]
 80089a8:	f003 0320 	and.w	r3, r3, #32
 80089ac:	2b00      	cmp	r3, #0
 80089ae:	d104      	bne.n	80089ba <HAL_UART_IRQHandler+0xee>
 80089b0:	69fb      	ldr	r3, [r7, #28]
 80089b2:	f003 0301 	and.w	r3, r3, #1
 80089b6:	2b00      	cmp	r3, #0
 80089b8:	d005      	beq.n	80089c6 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80089be:	f043 0208 	orr.w	r2, r3, #8
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80089ca:	2b00      	cmp	r3, #0
 80089cc:	f000 811e 	beq.w	8008c0c <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80089d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089d2:	f003 0320 	and.w	r3, r3, #32
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	d007      	beq.n	80089ea <HAL_UART_IRQHandler+0x11e>
 80089da:	6a3b      	ldr	r3, [r7, #32]
 80089dc:	f003 0320 	and.w	r3, r3, #32
 80089e0:	2b00      	cmp	r3, #0
 80089e2:	d002      	beq.n	80089ea <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 80089e4:	6878      	ldr	r0, [r7, #4]
 80089e6:	f000 fa0f 	bl	8008e08 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	695b      	ldr	r3, [r3, #20]
 80089f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	bf14      	ite	ne
 80089f8:	2301      	movne	r3, #1
 80089fa:	2300      	moveq	r3, #0
 80089fc:	b2db      	uxtb	r3, r3
 80089fe:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a04:	f003 0308 	and.w	r3, r3, #8
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	d102      	bne.n	8008a12 <HAL_UART_IRQHandler+0x146>
 8008a0c:	697b      	ldr	r3, [r7, #20]
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d031      	beq.n	8008a76 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008a12:	6878      	ldr	r0, [r7, #4]
 8008a14:	f000 f951 	bl	8008cba <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	695b      	ldr	r3, [r3, #20]
 8008a1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008a22:	2b00      	cmp	r3, #0
 8008a24:	d023      	beq.n	8008a6e <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	695a      	ldr	r2, [r3, #20]
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008a34:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a3a:	2b00      	cmp	r3, #0
 8008a3c:	d013      	beq.n	8008a66 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a42:	4a76      	ldr	r2, [pc, #472]	; (8008c1c <HAL_UART_IRQHandler+0x350>)
 8008a44:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a4a:	4618      	mov	r0, r3
 8008a4c:	f7fd fd7a 	bl	8006544 <HAL_DMA_Abort_IT>
 8008a50:	4603      	mov	r3, r0
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	d016      	beq.n	8008a84 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a5a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008a5c:	687a      	ldr	r2, [r7, #4]
 8008a5e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8008a60:	4610      	mov	r0, r2
 8008a62:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008a64:	e00e      	b.n	8008a84 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008a66:	6878      	ldr	r0, [r7, #4]
 8008a68:	f000 f8da 	bl	8008c20 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008a6c:	e00a      	b.n	8008a84 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008a6e:	6878      	ldr	r0, [r7, #4]
 8008a70:	f000 f8d6 	bl	8008c20 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008a74:	e006      	b.n	8008a84 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008a76:	6878      	ldr	r0, [r7, #4]
 8008a78:	f000 f8d2 	bl	8008c20 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	2200      	movs	r2, #0
 8008a80:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8008a82:	e0c3      	b.n	8008c0c <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008a84:	bf00      	nop
    return;
 8008a86:	e0c1      	b.n	8008c0c <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a8c:	2b01      	cmp	r3, #1
 8008a8e:	f040 80a1 	bne.w	8008bd4 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8008a92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a94:	f003 0310 	and.w	r3, r3, #16
 8008a98:	2b00      	cmp	r3, #0
 8008a9a:	f000 809b 	beq.w	8008bd4 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8008a9e:	6a3b      	ldr	r3, [r7, #32]
 8008aa0:	f003 0310 	and.w	r3, r3, #16
 8008aa4:	2b00      	cmp	r3, #0
 8008aa6:	f000 8095 	beq.w	8008bd4 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008aaa:	2300      	movs	r3, #0
 8008aac:	60fb      	str	r3, [r7, #12]
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	60fb      	str	r3, [r7, #12]
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	685b      	ldr	r3, [r3, #4]
 8008abc:	60fb      	str	r3, [r7, #12]
 8008abe:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	695b      	ldr	r3, [r3, #20]
 8008ac6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	d04e      	beq.n	8008b6c <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	685b      	ldr	r3, [r3, #4]
 8008ad6:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8008ad8:	8a3b      	ldrh	r3, [r7, #16]
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	f000 8098 	beq.w	8008c10 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008ae4:	8a3a      	ldrh	r2, [r7, #16]
 8008ae6:	429a      	cmp	r2, r3
 8008ae8:	f080 8092 	bcs.w	8008c10 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	8a3a      	ldrh	r2, [r7, #16]
 8008af0:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008af6:	699b      	ldr	r3, [r3, #24]
 8008af8:	2b20      	cmp	r3, #32
 8008afa:	d02b      	beq.n	8008b54 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	68da      	ldr	r2, [r3, #12]
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008b0a:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	695a      	ldr	r2, [r3, #20]
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	f022 0201 	bic.w	r2, r2, #1
 8008b1a:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	695a      	ldr	r2, [r3, #20]
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008b2a:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	2220      	movs	r2, #32
 8008b30:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	2200      	movs	r2, #0
 8008b38:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	68da      	ldr	r2, [r3, #12]
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	f022 0210 	bic.w	r2, r2, #16
 8008b48:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b4e:	4618      	mov	r0, r3
 8008b50:	f7fd fcbd 	bl	80064ce <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008b5c:	b29b      	uxth	r3, r3
 8008b5e:	1ad3      	subs	r3, r2, r3
 8008b60:	b29b      	uxth	r3, r3
 8008b62:	4619      	mov	r1, r3
 8008b64:	6878      	ldr	r0, [r7, #4]
 8008b66:	f000 f864 	bl	8008c32 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8008b6a:	e051      	b.n	8008c10 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008b74:	b29b      	uxth	r3, r3
 8008b76:	1ad3      	subs	r3, r2, r3
 8008b78:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008b7e:	b29b      	uxth	r3, r3
 8008b80:	2b00      	cmp	r3, #0
 8008b82:	d047      	beq.n	8008c14 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 8008b84:	8a7b      	ldrh	r3, [r7, #18]
 8008b86:	2b00      	cmp	r3, #0
 8008b88:	d044      	beq.n	8008c14 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	68da      	ldr	r2, [r3, #12]
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8008b98:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	695a      	ldr	r2, [r3, #20]
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	f022 0201 	bic.w	r2, r2, #1
 8008ba8:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	2220      	movs	r2, #32
 8008bae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	2200      	movs	r2, #0
 8008bb6:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	68da      	ldr	r2, [r3, #12]
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	f022 0210 	bic.w	r2, r2, #16
 8008bc6:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008bc8:	8a7b      	ldrh	r3, [r7, #18]
 8008bca:	4619      	mov	r1, r3
 8008bcc:	6878      	ldr	r0, [r7, #4]
 8008bce:	f000 f830 	bl	8008c32 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8008bd2:	e01f      	b.n	8008c14 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008bd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bd6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008bda:	2b00      	cmp	r3, #0
 8008bdc:	d008      	beq.n	8008bf0 <HAL_UART_IRQHandler+0x324>
 8008bde:	6a3b      	ldr	r3, [r7, #32]
 8008be0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008be4:	2b00      	cmp	r3, #0
 8008be6:	d003      	beq.n	8008bf0 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8008be8:	6878      	ldr	r0, [r7, #4]
 8008bea:	f000 f8a6 	bl	8008d3a <UART_Transmit_IT>
    return;
 8008bee:	e012      	b.n	8008c16 <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008bf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bf2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008bf6:	2b00      	cmp	r3, #0
 8008bf8:	d00d      	beq.n	8008c16 <HAL_UART_IRQHandler+0x34a>
 8008bfa:	6a3b      	ldr	r3, [r7, #32]
 8008bfc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c00:	2b00      	cmp	r3, #0
 8008c02:	d008      	beq.n	8008c16 <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 8008c04:	6878      	ldr	r0, [r7, #4]
 8008c06:	f000 f8e7 	bl	8008dd8 <UART_EndTransmit_IT>
    return;
 8008c0a:	e004      	b.n	8008c16 <HAL_UART_IRQHandler+0x34a>
    return;
 8008c0c:	bf00      	nop
 8008c0e:	e002      	b.n	8008c16 <HAL_UART_IRQHandler+0x34a>
      return;
 8008c10:	bf00      	nop
 8008c12:	e000      	b.n	8008c16 <HAL_UART_IRQHandler+0x34a>
      return;
 8008c14:	bf00      	nop
  }
}
 8008c16:	3728      	adds	r7, #40	; 0x28
 8008c18:	46bd      	mov	sp, r7
 8008c1a:	bd80      	pop	{r7, pc}
 8008c1c:	08008d13 	.word	0x08008d13

08008c20 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008c20:	b480      	push	{r7}
 8008c22:	b083      	sub	sp, #12
 8008c24:	af00      	add	r7, sp, #0
 8008c26:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008c28:	bf00      	nop
 8008c2a:	370c      	adds	r7, #12
 8008c2c:	46bd      	mov	sp, r7
 8008c2e:	bc80      	pop	{r7}
 8008c30:	4770      	bx	lr

08008c32 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008c32:	b480      	push	{r7}
 8008c34:	b083      	sub	sp, #12
 8008c36:	af00      	add	r7, sp, #0
 8008c38:	6078      	str	r0, [r7, #4]
 8008c3a:	460b      	mov	r3, r1
 8008c3c:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008c3e:	bf00      	nop
 8008c40:	370c      	adds	r7, #12
 8008c42:	46bd      	mov	sp, r7
 8008c44:	bc80      	pop	{r7}
 8008c46:	4770      	bx	lr

08008c48 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008c48:	b480      	push	{r7}
 8008c4a:	b085      	sub	sp, #20
 8008c4c:	af00      	add	r7, sp, #0
 8008c4e:	60f8      	str	r0, [r7, #12]
 8008c50:	60b9      	str	r1, [r7, #8]
 8008c52:	4613      	mov	r3, r2
 8008c54:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8008c56:	68fb      	ldr	r3, [r7, #12]
 8008c58:	68ba      	ldr	r2, [r7, #8]
 8008c5a:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	88fa      	ldrh	r2, [r7, #6]
 8008c60:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	88fa      	ldrh	r2, [r7, #6]
 8008c66:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	2200      	movs	r2, #0
 8008c6c:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	2222      	movs	r2, #34	; 0x22
 8008c72:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	2200      	movs	r2, #0
 8008c7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8008c7e:	68fb      	ldr	r3, [r7, #12]
 8008c80:	681b      	ldr	r3, [r3, #0]
 8008c82:	68da      	ldr	r2, [r3, #12]
 8008c84:	68fb      	ldr	r3, [r7, #12]
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008c8c:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8008c8e:	68fb      	ldr	r3, [r7, #12]
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	695a      	ldr	r2, [r3, #20]
 8008c94:	68fb      	ldr	r3, [r7, #12]
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	f042 0201 	orr.w	r2, r2, #1
 8008c9c:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8008c9e:	68fb      	ldr	r3, [r7, #12]
 8008ca0:	681b      	ldr	r3, [r3, #0]
 8008ca2:	68da      	ldr	r2, [r3, #12]
 8008ca4:	68fb      	ldr	r3, [r7, #12]
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	f042 0220 	orr.w	r2, r2, #32
 8008cac:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8008cae:	2300      	movs	r3, #0
}
 8008cb0:	4618      	mov	r0, r3
 8008cb2:	3714      	adds	r7, #20
 8008cb4:	46bd      	mov	sp, r7
 8008cb6:	bc80      	pop	{r7}
 8008cb8:	4770      	bx	lr

08008cba <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008cba:	b480      	push	{r7}
 8008cbc:	b083      	sub	sp, #12
 8008cbe:	af00      	add	r7, sp, #0
 8008cc0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	68da      	ldr	r2, [r3, #12]
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8008cd0:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	695a      	ldr	r2, [r3, #20]
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	f022 0201 	bic.w	r2, r2, #1
 8008ce0:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008ce6:	2b01      	cmp	r3, #1
 8008ce8:	d107      	bne.n	8008cfa <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	68da      	ldr	r2, [r3, #12]
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	681b      	ldr	r3, [r3, #0]
 8008cf4:	f022 0210 	bic.w	r2, r2, #16
 8008cf8:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	2220      	movs	r2, #32
 8008cfe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	2200      	movs	r2, #0
 8008d06:	631a      	str	r2, [r3, #48]	; 0x30
}
 8008d08:	bf00      	nop
 8008d0a:	370c      	adds	r7, #12
 8008d0c:	46bd      	mov	sp, r7
 8008d0e:	bc80      	pop	{r7}
 8008d10:	4770      	bx	lr

08008d12 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008d12:	b580      	push	{r7, lr}
 8008d14:	b084      	sub	sp, #16
 8008d16:	af00      	add	r7, sp, #0
 8008d18:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d1e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008d20:	68fb      	ldr	r3, [r7, #12]
 8008d22:	2200      	movs	r2, #0
 8008d24:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8008d26:	68fb      	ldr	r3, [r7, #12]
 8008d28:	2200      	movs	r2, #0
 8008d2a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008d2c:	68f8      	ldr	r0, [r7, #12]
 8008d2e:	f7ff ff77 	bl	8008c20 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008d32:	bf00      	nop
 8008d34:	3710      	adds	r7, #16
 8008d36:	46bd      	mov	sp, r7
 8008d38:	bd80      	pop	{r7, pc}

08008d3a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008d3a:	b480      	push	{r7}
 8008d3c:	b085      	sub	sp, #20
 8008d3e:	af00      	add	r7, sp, #0
 8008d40:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008d48:	b2db      	uxtb	r3, r3
 8008d4a:	2b21      	cmp	r3, #33	; 0x21
 8008d4c:	d13e      	bne.n	8008dcc <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	689b      	ldr	r3, [r3, #8]
 8008d52:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008d56:	d114      	bne.n	8008d82 <UART_Transmit_IT+0x48>
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	691b      	ldr	r3, [r3, #16]
 8008d5c:	2b00      	cmp	r3, #0
 8008d5e:	d110      	bne.n	8008d82 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	6a1b      	ldr	r3, [r3, #32]
 8008d64:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008d66:	68fb      	ldr	r3, [r7, #12]
 8008d68:	881b      	ldrh	r3, [r3, #0]
 8008d6a:	461a      	mov	r2, r3
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008d74:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	6a1b      	ldr	r3, [r3, #32]
 8008d7a:	1c9a      	adds	r2, r3, #2
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	621a      	str	r2, [r3, #32]
 8008d80:	e008      	b.n	8008d94 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	6a1b      	ldr	r3, [r3, #32]
 8008d86:	1c59      	adds	r1, r3, #1
 8008d88:	687a      	ldr	r2, [r7, #4]
 8008d8a:	6211      	str	r1, [r2, #32]
 8008d8c:	781a      	ldrb	r2, [r3, #0]
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	681b      	ldr	r3, [r3, #0]
 8008d92:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008d98:	b29b      	uxth	r3, r3
 8008d9a:	3b01      	subs	r3, #1
 8008d9c:	b29b      	uxth	r3, r3
 8008d9e:	687a      	ldr	r2, [r7, #4]
 8008da0:	4619      	mov	r1, r3
 8008da2:	84d1      	strh	r1, [r2, #38]	; 0x26
 8008da4:	2b00      	cmp	r3, #0
 8008da6:	d10f      	bne.n	8008dc8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	68da      	ldr	r2, [r3, #12]
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008db6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	68da      	ldr	r2, [r3, #12]
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008dc6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008dc8:	2300      	movs	r3, #0
 8008dca:	e000      	b.n	8008dce <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008dcc:	2302      	movs	r3, #2
  }
}
 8008dce:	4618      	mov	r0, r3
 8008dd0:	3714      	adds	r7, #20
 8008dd2:	46bd      	mov	sp, r7
 8008dd4:	bc80      	pop	{r7}
 8008dd6:	4770      	bx	lr

08008dd8 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008dd8:	b580      	push	{r7, lr}
 8008dda:	b082      	sub	sp, #8
 8008ddc:	af00      	add	r7, sp, #0
 8008dde:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	681b      	ldr	r3, [r3, #0]
 8008de4:	68da      	ldr	r2, [r3, #12]
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008dee:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	2220      	movs	r2, #32
 8008df4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008df8:	6878      	ldr	r0, [r7, #4]
 8008dfa:	f7fb f981 	bl	8004100 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008dfe:	2300      	movs	r3, #0
}
 8008e00:	4618      	mov	r0, r3
 8008e02:	3708      	adds	r7, #8
 8008e04:	46bd      	mov	sp, r7
 8008e06:	bd80      	pop	{r7, pc}

08008e08 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008e08:	b580      	push	{r7, lr}
 8008e0a:	b086      	sub	sp, #24
 8008e0c:	af00      	add	r7, sp, #0
 8008e0e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008e16:	b2db      	uxtb	r3, r3
 8008e18:	2b22      	cmp	r3, #34	; 0x22
 8008e1a:	f040 8099 	bne.w	8008f50 <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	689b      	ldr	r3, [r3, #8]
 8008e22:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008e26:	d117      	bne.n	8008e58 <UART_Receive_IT+0x50>
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	691b      	ldr	r3, [r3, #16]
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	d113      	bne.n	8008e58 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8008e30:	2300      	movs	r3, #0
 8008e32:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008e38:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	685b      	ldr	r3, [r3, #4]
 8008e40:	b29b      	uxth	r3, r3
 8008e42:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008e46:	b29a      	uxth	r2, r3
 8008e48:	693b      	ldr	r3, [r7, #16]
 8008e4a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008e50:	1c9a      	adds	r2, r3, #2
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	629a      	str	r2, [r3, #40]	; 0x28
 8008e56:	e026      	b.n	8008ea6 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008e5c:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 8008e5e:	2300      	movs	r3, #0
 8008e60:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	689b      	ldr	r3, [r3, #8]
 8008e66:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008e6a:	d007      	beq.n	8008e7c <UART_Receive_IT+0x74>
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	689b      	ldr	r3, [r3, #8]
 8008e70:	2b00      	cmp	r3, #0
 8008e72:	d10a      	bne.n	8008e8a <UART_Receive_IT+0x82>
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	691b      	ldr	r3, [r3, #16]
 8008e78:	2b00      	cmp	r3, #0
 8008e7a:	d106      	bne.n	8008e8a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	681b      	ldr	r3, [r3, #0]
 8008e80:	685b      	ldr	r3, [r3, #4]
 8008e82:	b2da      	uxtb	r2, r3
 8008e84:	697b      	ldr	r3, [r7, #20]
 8008e86:	701a      	strb	r2, [r3, #0]
 8008e88:	e008      	b.n	8008e9c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	685b      	ldr	r3, [r3, #4]
 8008e90:	b2db      	uxtb	r3, r3
 8008e92:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008e96:	b2da      	uxtb	r2, r3
 8008e98:	697b      	ldr	r3, [r7, #20]
 8008e9a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008ea0:	1c5a      	adds	r2, r3, #1
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008eaa:	b29b      	uxth	r3, r3
 8008eac:	3b01      	subs	r3, #1
 8008eae:	b29b      	uxth	r3, r3
 8008eb0:	687a      	ldr	r2, [r7, #4]
 8008eb2:	4619      	mov	r1, r3
 8008eb4:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8008eb6:	2b00      	cmp	r3, #0
 8008eb8:	d148      	bne.n	8008f4c <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	68da      	ldr	r2, [r3, #12]
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	f022 0220 	bic.w	r2, r2, #32
 8008ec8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	68da      	ldr	r2, [r3, #12]
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	681b      	ldr	r3, [r3, #0]
 8008ed4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008ed8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	681b      	ldr	r3, [r3, #0]
 8008ede:	695a      	ldr	r2, [r3, #20]
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	f022 0201 	bic.w	r2, r2, #1
 8008ee8:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	2220      	movs	r2, #32
 8008eee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008ef6:	2b01      	cmp	r3, #1
 8008ef8:	d123      	bne.n	8008f42 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	2200      	movs	r2, #0
 8008efe:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	68da      	ldr	r2, [r3, #12]
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	f022 0210 	bic.w	r2, r2, #16
 8008f0e:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	681b      	ldr	r3, [r3, #0]
 8008f16:	f003 0310 	and.w	r3, r3, #16
 8008f1a:	2b10      	cmp	r3, #16
 8008f1c:	d10a      	bne.n	8008f34 <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008f1e:	2300      	movs	r3, #0
 8008f20:	60fb      	str	r3, [r7, #12]
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	681b      	ldr	r3, [r3, #0]
 8008f26:	681b      	ldr	r3, [r3, #0]
 8008f28:	60fb      	str	r3, [r7, #12]
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	685b      	ldr	r3, [r3, #4]
 8008f30:	60fb      	str	r3, [r7, #12]
 8008f32:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008f38:	4619      	mov	r1, r3
 8008f3a:	6878      	ldr	r0, [r7, #4]
 8008f3c:	f7ff fe79 	bl	8008c32 <HAL_UARTEx_RxEventCallback>
 8008f40:	e002      	b.n	8008f48 <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8008f42:	6878      	ldr	r0, [r7, #4]
 8008f44:	f7fb f8c8 	bl	80040d8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008f48:	2300      	movs	r3, #0
 8008f4a:	e002      	b.n	8008f52 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 8008f4c:	2300      	movs	r3, #0
 8008f4e:	e000      	b.n	8008f52 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8008f50:	2302      	movs	r3, #2
  }
}
 8008f52:	4618      	mov	r0, r3
 8008f54:	3718      	adds	r7, #24
 8008f56:	46bd      	mov	sp, r7
 8008f58:	bd80      	pop	{r7, pc}
	...

08008f5c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008f5c:	b580      	push	{r7, lr}
 8008f5e:	b084      	sub	sp, #16
 8008f60:	af00      	add	r7, sp, #0
 8008f62:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	681b      	ldr	r3, [r3, #0]
 8008f68:	691b      	ldr	r3, [r3, #16]
 8008f6a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	68da      	ldr	r2, [r3, #12]
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	681b      	ldr	r3, [r3, #0]
 8008f76:	430a      	orrs	r2, r1
 8008f78:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	689a      	ldr	r2, [r3, #8]
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	691b      	ldr	r3, [r3, #16]
 8008f82:	431a      	orrs	r2, r3
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	695b      	ldr	r3, [r3, #20]
 8008f88:	4313      	orrs	r3, r2
 8008f8a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	681b      	ldr	r3, [r3, #0]
 8008f90:	68db      	ldr	r3, [r3, #12]
 8008f92:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8008f96:	f023 030c 	bic.w	r3, r3, #12
 8008f9a:	687a      	ldr	r2, [r7, #4]
 8008f9c:	6812      	ldr	r2, [r2, #0]
 8008f9e:	68b9      	ldr	r1, [r7, #8]
 8008fa0:	430b      	orrs	r3, r1
 8008fa2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	681b      	ldr	r3, [r3, #0]
 8008fa8:	695b      	ldr	r3, [r3, #20]
 8008faa:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	699a      	ldr	r2, [r3, #24]
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	430a      	orrs	r2, r1
 8008fb8:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	681b      	ldr	r3, [r3, #0]
 8008fbe:	4a2c      	ldr	r2, [pc, #176]	; (8009070 <UART_SetConfig+0x114>)
 8008fc0:	4293      	cmp	r3, r2
 8008fc2:	d103      	bne.n	8008fcc <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8008fc4:	f7fe f8d0 	bl	8007168 <HAL_RCC_GetPCLK2Freq>
 8008fc8:	60f8      	str	r0, [r7, #12]
 8008fca:	e002      	b.n	8008fd2 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8008fcc:	f7fe f8b8 	bl	8007140 <HAL_RCC_GetPCLK1Freq>
 8008fd0:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008fd2:	68fa      	ldr	r2, [r7, #12]
 8008fd4:	4613      	mov	r3, r2
 8008fd6:	009b      	lsls	r3, r3, #2
 8008fd8:	4413      	add	r3, r2
 8008fda:	009a      	lsls	r2, r3, #2
 8008fdc:	441a      	add	r2, r3
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	685b      	ldr	r3, [r3, #4]
 8008fe2:	009b      	lsls	r3, r3, #2
 8008fe4:	fbb2 f3f3 	udiv	r3, r2, r3
 8008fe8:	4a22      	ldr	r2, [pc, #136]	; (8009074 <UART_SetConfig+0x118>)
 8008fea:	fba2 2303 	umull	r2, r3, r2, r3
 8008fee:	095b      	lsrs	r3, r3, #5
 8008ff0:	0119      	lsls	r1, r3, #4
 8008ff2:	68fa      	ldr	r2, [r7, #12]
 8008ff4:	4613      	mov	r3, r2
 8008ff6:	009b      	lsls	r3, r3, #2
 8008ff8:	4413      	add	r3, r2
 8008ffa:	009a      	lsls	r2, r3, #2
 8008ffc:	441a      	add	r2, r3
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	685b      	ldr	r3, [r3, #4]
 8009002:	009b      	lsls	r3, r3, #2
 8009004:	fbb2 f2f3 	udiv	r2, r2, r3
 8009008:	4b1a      	ldr	r3, [pc, #104]	; (8009074 <UART_SetConfig+0x118>)
 800900a:	fba3 0302 	umull	r0, r3, r3, r2
 800900e:	095b      	lsrs	r3, r3, #5
 8009010:	2064      	movs	r0, #100	; 0x64
 8009012:	fb00 f303 	mul.w	r3, r0, r3
 8009016:	1ad3      	subs	r3, r2, r3
 8009018:	011b      	lsls	r3, r3, #4
 800901a:	3332      	adds	r3, #50	; 0x32
 800901c:	4a15      	ldr	r2, [pc, #84]	; (8009074 <UART_SetConfig+0x118>)
 800901e:	fba2 2303 	umull	r2, r3, r2, r3
 8009022:	095b      	lsrs	r3, r3, #5
 8009024:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009028:	4419      	add	r1, r3
 800902a:	68fa      	ldr	r2, [r7, #12]
 800902c:	4613      	mov	r3, r2
 800902e:	009b      	lsls	r3, r3, #2
 8009030:	4413      	add	r3, r2
 8009032:	009a      	lsls	r2, r3, #2
 8009034:	441a      	add	r2, r3
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	685b      	ldr	r3, [r3, #4]
 800903a:	009b      	lsls	r3, r3, #2
 800903c:	fbb2 f2f3 	udiv	r2, r2, r3
 8009040:	4b0c      	ldr	r3, [pc, #48]	; (8009074 <UART_SetConfig+0x118>)
 8009042:	fba3 0302 	umull	r0, r3, r3, r2
 8009046:	095b      	lsrs	r3, r3, #5
 8009048:	2064      	movs	r0, #100	; 0x64
 800904a:	fb00 f303 	mul.w	r3, r0, r3
 800904e:	1ad3      	subs	r3, r2, r3
 8009050:	011b      	lsls	r3, r3, #4
 8009052:	3332      	adds	r3, #50	; 0x32
 8009054:	4a07      	ldr	r2, [pc, #28]	; (8009074 <UART_SetConfig+0x118>)
 8009056:	fba2 2303 	umull	r2, r3, r2, r3
 800905a:	095b      	lsrs	r3, r3, #5
 800905c:	f003 020f 	and.w	r2, r3, #15
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	681b      	ldr	r3, [r3, #0]
 8009064:	440a      	add	r2, r1
 8009066:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8009068:	bf00      	nop
 800906a:	3710      	adds	r7, #16
 800906c:	46bd      	mov	sp, r7
 800906e:	bd80      	pop	{r7, pc}
 8009070:	40013800 	.word	0x40013800
 8009074:	51eb851f 	.word	0x51eb851f

08009078 <__libc_init_array>:
 8009078:	b570      	push	{r4, r5, r6, lr}
 800907a:	2600      	movs	r6, #0
 800907c:	4d0c      	ldr	r5, [pc, #48]	; (80090b0 <__libc_init_array+0x38>)
 800907e:	4c0d      	ldr	r4, [pc, #52]	; (80090b4 <__libc_init_array+0x3c>)
 8009080:	1b64      	subs	r4, r4, r5
 8009082:	10a4      	asrs	r4, r4, #2
 8009084:	42a6      	cmp	r6, r4
 8009086:	d109      	bne.n	800909c <__libc_init_array+0x24>
 8009088:	f000 f822 	bl	80090d0 <_init>
 800908c:	2600      	movs	r6, #0
 800908e:	4d0a      	ldr	r5, [pc, #40]	; (80090b8 <__libc_init_array+0x40>)
 8009090:	4c0a      	ldr	r4, [pc, #40]	; (80090bc <__libc_init_array+0x44>)
 8009092:	1b64      	subs	r4, r4, r5
 8009094:	10a4      	asrs	r4, r4, #2
 8009096:	42a6      	cmp	r6, r4
 8009098:	d105      	bne.n	80090a6 <__libc_init_array+0x2e>
 800909a:	bd70      	pop	{r4, r5, r6, pc}
 800909c:	f855 3b04 	ldr.w	r3, [r5], #4
 80090a0:	4798      	blx	r3
 80090a2:	3601      	adds	r6, #1
 80090a4:	e7ee      	b.n	8009084 <__libc_init_array+0xc>
 80090a6:	f855 3b04 	ldr.w	r3, [r5], #4
 80090aa:	4798      	blx	r3
 80090ac:	3601      	adds	r6, #1
 80090ae:	e7f2      	b.n	8009096 <__libc_init_array+0x1e>
 80090b0:	08009400 	.word	0x08009400
 80090b4:	08009400 	.word	0x08009400
 80090b8:	08009400 	.word	0x08009400
 80090bc:	08009404 	.word	0x08009404

080090c0 <memset>:
 80090c0:	4603      	mov	r3, r0
 80090c2:	4402      	add	r2, r0
 80090c4:	4293      	cmp	r3, r2
 80090c6:	d100      	bne.n	80090ca <memset+0xa>
 80090c8:	4770      	bx	lr
 80090ca:	f803 1b01 	strb.w	r1, [r3], #1
 80090ce:	e7f9      	b.n	80090c4 <memset+0x4>

080090d0 <_init>:
 80090d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80090d2:	bf00      	nop
 80090d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80090d6:	bc08      	pop	{r3}
 80090d8:	469e      	mov	lr, r3
 80090da:	4770      	bx	lr

080090dc <_fini>:
 80090dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80090de:	bf00      	nop
 80090e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80090e2:	bc08      	pop	{r3}
 80090e4:	469e      	mov	lr, r3
 80090e6:	4770      	bx	lr
