{"vcs1":{"timestamp_begin":1740046081.114328309, "rt":3.79, "ut":3.56, "st":0.19}}
{"vcselab":{"timestamp_begin":1740046084.982769723, "rt":0.26, "ut":0.16, "st":0.09}}
{"link":{"timestamp_begin":1740046085.307027412, "rt":0.24, "ut":0.12, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1740046080.817587460}
{"VCS_COMP_START_TIME": 1740046080.817587460}
{"VCS_COMP_END_TIME": 1740046085.614221160}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm -timescale=1ns/1ns top.sv -o sim"}
{"vcs1": {"peak_mem": 287844}}
{"vcselab": {"peak_mem": 150348}}
