{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1736379732394 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1736379732395 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan  8 17:42:12 2025 " "Processing started: Wed Jan  8 17:42:12 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1736379732395 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736379732395 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MOD_16_XY -c MOD_16_XY " "Command: quartus_map --read_settings_files=on --write_settings_files=off MOD_16_XY -c MOD_16_XY" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736379732395 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1736379732899 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1736379732899 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mod_16_xy.vhd 2 1 " "Using design file mod_16_xy.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOD_16_XY-behavioral " "Found design unit 1: MOD_16_XY-behavioral" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736379744818 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOD_16_XY " "Found entity 1: MOD_16_XY" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736379744818 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1736379744818 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MOD_16_XY " "Elaborating entity \"MOD_16_XY\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1736379744824 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "display1 mod_16_xy.vhd(69) " "VHDL Process Statement warning at mod_16_xy.vhd(69): inferring latch(es) for signal or variable \"display1\", which holds its previous value in one or more paths through the process" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 69 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1736379744828 "|MOD_16_XY"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "display2 mod_16_xy.vhd(69) " "VHDL Process Statement warning at mod_16_xy.vhd(69): inferring latch(es) for signal or variable \"display2\", which holds its previous value in one or more paths through the process" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 69 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1736379744828 "|MOD_16_XY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display2\[0\] mod_16_xy.vhd(69) " "Inferred latch for \"display2\[0\]\" at mod_16_xy.vhd(69)" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736379744829 "|MOD_16_XY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display2\[1\] mod_16_xy.vhd(69) " "Inferred latch for \"display2\[1\]\" at mod_16_xy.vhd(69)" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736379744830 "|MOD_16_XY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display2\[2\] mod_16_xy.vhd(69) " "Inferred latch for \"display2\[2\]\" at mod_16_xy.vhd(69)" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736379744830 "|MOD_16_XY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display2\[3\] mod_16_xy.vhd(69) " "Inferred latch for \"display2\[3\]\" at mod_16_xy.vhd(69)" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736379744830 "|MOD_16_XY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display2\[4\] mod_16_xy.vhd(69) " "Inferred latch for \"display2\[4\]\" at mod_16_xy.vhd(69)" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736379744830 "|MOD_16_XY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display2\[5\] mod_16_xy.vhd(69) " "Inferred latch for \"display2\[5\]\" at mod_16_xy.vhd(69)" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736379744830 "|MOD_16_XY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display2\[6\] mod_16_xy.vhd(69) " "Inferred latch for \"display2\[6\]\" at mod_16_xy.vhd(69)" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736379744830 "|MOD_16_XY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display1\[0\] mod_16_xy.vhd(69) " "Inferred latch for \"display1\[0\]\" at mod_16_xy.vhd(69)" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736379744830 "|MOD_16_XY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display1\[1\] mod_16_xy.vhd(69) " "Inferred latch for \"display1\[1\]\" at mod_16_xy.vhd(69)" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736379744830 "|MOD_16_XY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display1\[2\] mod_16_xy.vhd(69) " "Inferred latch for \"display1\[2\]\" at mod_16_xy.vhd(69)" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736379744831 "|MOD_16_XY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display1\[3\] mod_16_xy.vhd(69) " "Inferred latch for \"display1\[3\]\" at mod_16_xy.vhd(69)" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736379744831 "|MOD_16_XY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display1\[4\] mod_16_xy.vhd(69) " "Inferred latch for \"display1\[4\]\" at mod_16_xy.vhd(69)" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736379744831 "|MOD_16_XY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display1\[5\] mod_16_xy.vhd(69) " "Inferred latch for \"display1\[5\]\" at mod_16_xy.vhd(69)" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736379744831 "|MOD_16_XY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display1\[6\] mod_16_xy.vhd(69) " "Inferred latch for \"display1\[6\]\" at mod_16_xy.vhd(69)" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736379744831 "|MOD_16_XY"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "clk_1hz " "Inserted always-enabled tri-state buffer between \"clk_1hz\" and its non-tri-state driver." {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1736379745124 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "estado\[0\] " "Inserted always-enabled tri-state buffer between \"estado\[0\]\" and its non-tri-state driver." {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 44 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1736379745124 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "estado\[1\] " "Inserted always-enabled tri-state buffer between \"estado\[1\]\" and its non-tri-state driver." {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 44 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1736379745124 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "estado\[2\] " "Inserted always-enabled tri-state buffer between \"estado\[2\]\" and its non-tri-state driver." {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 44 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1736379745124 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "estado\[3\] " "Inserted always-enabled tri-state buffer between \"estado\[3\]\" and its non-tri-state driver." {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 44 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1736379745124 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "estado\[4\] " "Inserted always-enabled tri-state buffer between \"estado\[4\]\" and its non-tri-state driver." {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 44 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1736379745124 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1736379745124 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "clk_1hz " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"clk_1hz\" is moved to its source" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 15 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1736379745125 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "estado\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"estado\[0\]\" is moved to its source" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 44 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1736379745125 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "estado\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"estado\[1\]\" is moved to its source" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 44 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1736379745125 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "estado\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"estado\[2\]\" is moved to its source" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 44 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1736379745125 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "estado\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"estado\[3\]\" is moved to its source" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 44 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1736379745125 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "estado\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"estado\[4\]\" is moved to its source" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 44 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1736379745125 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1736379745125 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "display1\[6\]\$latch display1\[2\]\$latch " "Duplicate LATCH primitive \"display1\[6\]\$latch\" merged with LATCH primitive \"display1\[2\]\$latch\"" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 69 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1736379745126 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "display1\[3\]\$latch display1\[2\]\$latch " "Duplicate LATCH primitive \"display1\[3\]\$latch\" merged with LATCH primitive \"display1\[2\]\$latch\"" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 69 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1736379745126 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1736379745126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display1\[0\]\$latch " "Latch display1\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado\[4\]~reg0 " "Ports D and ENA on the latch are fed by the same signal estado\[4\]~reg0" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1736379745126 ""}  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 69 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1736379745126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display1\[1\]\$latch " "Latch display1\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado\[0\]~reg0 " "Ports D and ENA on the latch are fed by the same signal estado\[0\]~reg0" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1736379745126 ""}  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 69 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1736379745126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display1\[2\]\$latch " "Latch display1\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado\[3\]~reg0 " "Ports D and ENA on the latch are fed by the same signal estado\[3\]~reg0" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1736379745127 ""}  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 69 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1736379745127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display1\[4\]\$latch " "Latch display1\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado\[4\]~reg0 " "Ports D and ENA on the latch are fed by the same signal estado\[4\]~reg0" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1736379745127 ""}  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 69 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1736379745127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display2\[0\]\$latch " "Latch display2\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado\[0\]~reg0 " "Ports D and ENA on the latch are fed by the same signal estado\[0\]~reg0" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1736379745127 ""}  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 69 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1736379745127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display2\[1\]\$latch " "Latch display2\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado\[3\]~reg0 " "Ports D and ENA on the latch are fed by the same signal estado\[3\]~reg0" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1736379745127 ""}  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 69 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1736379745127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display2\[2\]\$latch " "Latch display2\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado\[0\]~reg0 " "Ports D and ENA on the latch are fed by the same signal estado\[0\]~reg0" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1736379745127 ""}  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 69 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1736379745127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display2\[4\]\$latch " "Latch display2\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado\[0\]~reg0 " "Ports D and ENA on the latch are fed by the same signal estado\[0\]~reg0" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1736379745127 ""}  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 69 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1736379745127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display2\[5\]\$latch " "Latch display2\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado\[0\]~reg0 " "Ports D and ENA on the latch are fed by the same signal estado\[0\]~reg0" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1736379745127 ""}  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 69 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1736379745127 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "clk_1hz~synth " "Node \"clk_1hz~synth\"" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736379745154 ""} { "Warning" "WMLS_MLS_NODE_NAME" "estado\[0\]~synth " "Node \"estado\[0\]~synth\"" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736379745154 ""} { "Warning" "WMLS_MLS_NODE_NAME" "estado\[1\]~synth " "Node \"estado\[1\]~synth\"" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736379745154 ""} { "Warning" "WMLS_MLS_NODE_NAME" "estado\[2\]~synth " "Node \"estado\[2\]~synth\"" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736379745154 ""} { "Warning" "WMLS_MLS_NODE_NAME" "estado\[3\]~synth " "Node \"estado\[3\]~synth\"" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736379745154 ""} { "Warning" "WMLS_MLS_NODE_NAME" "estado\[4\]~synth " "Node \"estado\[4\]~synth\"" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736379745154 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1736379745154 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "display1\[5\] GND " "Pin \"display1\[5\]\" is stuck at GND" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736379745154 "|MOD_16_XY|display1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2\[3\] GND " "Pin \"display2\[3\]\" is stuck at GND" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736379745154 "|MOD_16_XY|display2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2\[6\] GND " "Pin \"display2\[6\]\" is stuck at GND" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736379745154 "|MOD_16_XY|display2[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1736379745154 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "123 " "Implemented 123 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1736379745215 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1736379745215 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "6 " "Implemented 6 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1736379745215 ""} { "Info" "ICUT_CUT_TM_LCELLS" "100 " "Implemented 100 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1736379745215 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1736379745215 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1736379745306 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan  8 17:42:25 2025 " "Processing ended: Wed Jan  8 17:42:25 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1736379745306 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1736379745306 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1736379745306 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1736379745306 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1736379746869 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1736379746870 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan  8 17:42:26 2025 " "Processing started: Wed Jan  8 17:42:26 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1736379746870 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1736379746870 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MOD_16_XY -c MOD_16_XY " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MOD_16_XY -c MOD_16_XY" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1736379746870 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1736379747050 ""}
{ "Info" "0" "" "Project  = MOD_16_XY" {  } {  } 0 0 "Project  = MOD_16_XY" 0 0 "Fitter" 0 0 1736379747051 ""}
{ "Info" "0" "" "Revision = MOD_16_XY" {  } {  } 0 0 "Revision = MOD_16_XY" 0 0 "Fitter" 0 0 1736379747051 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1736379747122 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1736379747123 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MOD_16_XY EPM240T100C5 " "Selected device EPM240T100C5 for design \"MOD_16_XY\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1736379747127 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1736379747174 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1736379747175 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1736379747216 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1736379747222 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1736379747349 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1736379747349 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Device EPM570T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1736379747349 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1736379747349 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1736379747349 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1736379747349 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "6 23 " "No exact pin location assignment(s) for 6 pins of 23 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1736379747361 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "The Timing Analyzer is analyzing 9 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1736379747389 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MOD_16_XY.sdc " "Synopsys Design Constraints File file not found: 'MOD_16_XY.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1736379747389 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1736379747390 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1736379747395 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1736379747395 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1736379747396 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1736379747396 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "   1.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1736379747396 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clk_1hz~reg0 " "   1.000 clk_1hz~reg0" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1736379747396 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 estado\[0\]~reg0 " "   1.000 estado\[0\]~reg0" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1736379747396 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1736379747396 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1736379747400 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1736379747400 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1736379747403 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 12 " "Automatically promoted signal \"clk\" to use Global clock in PIN 12" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 14 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1736379747407 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "Mux10~2 Global clock " "Automatically promoted signal \"Mux10~2\" to use Global clock" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 71 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1736379747407 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "clk_1hz~reg0 Global clock " "Automatically promoted some destinations of signal \"clk_1hz~reg0\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "clk_1hz " "Destination \"clk_1hz\" may be non-global or may not use global clock" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 15 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1736379747407 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "clk_1hz~reg0 " "Destination \"clk_1hz~reg0\" may be non-global or may not use global clock" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 31 0 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1736379747407 ""}  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 31 0 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1736379747407 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1736379747407 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1736379747409 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1736379747429 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1736379747486 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1736379747486 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1736379747487 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1736379747487 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "6 unused 3.3V 0 0 6 " "Number of I/O pins in group: 6 (unused VREF, 3.3V VCCIO, 0 input, 0 output, 6 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1736379747491 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1736379747491 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1736379747491 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 37 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1736379747491 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 16 26 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 16 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1736379747491 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1736379747491 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1736379747491 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1736379747503 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1736379747509 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1736379747654 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1736379747812 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1736379747815 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1736379749092 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1736379749092 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1736379749141 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1736379749352 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1736379749352 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1736379749502 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1736379749502 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1736379749503 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.65 " "Total time spent on timing analysis during the Fitter is 0.65 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1736379749517 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1736379749533 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "6 " "Following 6 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "clk_1hz a permanently enabled " "Pin clk_1hz has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { clk_1hz } } } { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1736379749558 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "estado\[0\] a permanently enabled " "Pin estado\[0\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { estado[0] } } } { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1736379749558 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "estado\[1\] a permanently enabled " "Pin estado\[1\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { estado[1] } } } { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1736379749558 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "estado\[2\] a permanently enabled " "Pin estado\[2\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { estado[2] } } } { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1736379749558 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "estado\[3\] a permanently enabled " "Pin estado\[3\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { estado[3] } } } { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1736379749558 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "estado\[4\] a permanently enabled " "Pin estado\[4\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { estado[4] } } } { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/mod_16_xy.vhd" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1736379749558 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1736379749558 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1736379749559 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/output_files/MOD_16_XY.fit.smsg " "Generated suppressed messages file C:/Users/mcmin/Documents/GitHub/Aplicaciones_sistemas_digitales_UPIICSA/CONTADORES_V2/MOD_16_XY/output_files/MOD_16_XY.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1736379749620 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6154 " "Peak virtual memory: 6154 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1736379749659 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan  8 17:42:29 2025 " "Processing ended: Wed Jan  8 17:42:29 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1736379749659 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1736379749659 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1736379749659 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1736379749659 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1736379750957 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1736379750958 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan  8 17:42:30 2025 " "Processing started: Wed Jan  8 17:42:30 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1736379750958 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1736379750958 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MOD_16_XY -c MOD_16_XY " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MOD_16_XY -c MOD_16_XY" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1736379750958 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1736379751363 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1736379751388 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1736379751394 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4669 " "Peak virtual memory: 4669 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1736379751580 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan  8 17:42:31 2025 " "Processing ended: Wed Jan  8 17:42:31 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1736379751580 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1736379751580 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1736379751580 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1736379751580 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1736379752222 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1736379753084 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1736379753084 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan  8 17:42:32 2025 " "Processing started: Wed Jan  8 17:42:32 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1736379753084 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1736379753084 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MOD_16_XY -c MOD_16_XY " "Command: quartus_sta MOD_16_XY -c MOD_16_XY" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1736379753085 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1736379753251 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1736379753419 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1736379753419 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736379753455 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736379753455 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1736379753502 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1736379753611 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "The Timing Analyzer is analyzing 9 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1736379753654 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MOD_16_XY.sdc " "Synopsys Design Constraints File file not found: 'MOD_16_XY.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1736379753678 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1736379753678 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name estado\[0\]~reg0 estado\[0\]~reg0 " "create_clock -period 1.000 -name estado\[0\]~reg0 estado\[0\]~reg0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1736379753680 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1736379753680 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_1hz~reg0 clk_1hz~reg0 " "create_clock -period 1.000 -name clk_1hz~reg0 clk_1hz~reg0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1736379753680 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1736379753680 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1736379753684 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1736379753700 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1736379753702 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.128 " "Worst-case setup slack is -7.128" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736379753705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736379753705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.128            -162.957 clk  " "   -7.128            -162.957 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736379753705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.479             -29.566 clk_1hz~reg0  " "   -6.479             -29.566 clk_1hz~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736379753705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.763              -3.295 estado\[0\]~reg0  " "   -0.763              -3.295 estado\[0\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736379753705 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736379753705 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -6.324 " "Worst-case hold slack is -6.324" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736379753711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736379753711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.324             -44.905 estado\[0\]~reg0  " "   -6.324             -44.905 estado\[0\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736379753711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.826              -1.826 clk  " "   -1.826              -1.826 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736379753711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.363              -2.389 clk_1hz~reg0  " "   -1.363              -2.389 clk_1hz~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736379753711 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736379753711 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1736379753716 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1736379753724 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736379753732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736379753732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 clk  " "   -2.289              -2.289 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736379753732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.019               0.000 estado\[0\]~reg0  " "    0.019               0.000 estado\[0\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736379753732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clk_1hz~reg0  " "    0.234               0.000 clk_1hz~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736379753732 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736379753732 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1736379753784 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1736379753801 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1736379753801 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4674 " "Peak virtual memory: 4674 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1736379753865 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan  8 17:42:33 2025 " "Processing ended: Wed Jan  8 17:42:33 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1736379753865 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1736379753865 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1736379753865 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1736379753865 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 52 s " "Quartus Prime Full Compilation was successful. 0 errors, 52 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1736379754540 ""}
