m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/swd/intelFPGA_lite/20.1
vproject
Z0 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z1 !s110 1604281641
!i10b 1
!s100 =Jjgk4Ec_Ne;^WaYHJCP=3
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
IEjk29^Rj^h5YFiImXFJkR1
Z3 VDg1SIo80bB@j0V0VzS_@n1
S1
Z4 dC:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src
w1604281601
8project.v
Fproject.v
!i122 371
L0 1 449
Z5 OV;L;2020.1;71
r1
!s85 0
31
Z6 !s108 1604281641.000000
!s107 sram.sv|project.v|C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv|
Z7 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv|
!i113 1
Z8 o-work work -sv
Z9 tCvgOpt 0
vsram
R0
R1
!i10b 1
!s100 ;Q5bR9XgCF`hA6eMg6jn:3
R2
I]fgj[>D>gUA0FlNP7j3TY3
R3
S1
R4
w1604070748
8sram.sv
Fsram.sv
!i122 371
L0 4 90
R5
r1
!s85 0
31
R6
Z10 !s107 sram.sv|project.v|C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv|
R7
!i113 1
R8
R9
vtb_top
R0
R1
!i10b 1
!s100 QFn?z1i>AETcM`j:WTYEa1
R2
I^XaaT?;fA1EBU6b[?cmM`1
R3
S1
R4
w1604250954
8C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv
FC:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv
!i122 371
L0 3 212
R5
r1
!s85 0
31
R6
R10
R7
!i113 1
R8
R9
