
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/sims0702/DDC_project-main/lab3.srcs/sources_1/bd/design_1/ip/design_1_Debounce_Switch_0_0/design_1_Debounce_Switch_0_0.dcp' for cell 'design_1_i/Debounce_Switch_0'
INFO: [Project 1-454] Reading design checkpoint '/home/sims0702/DDC_project-main/lab3.srcs/sources_1/bd/design_1/ip/design_1_Debounce_Switch_0_1/design_1_Debounce_Switch_0_1.dcp' for cell 'design_1_i/Debounce_Switch_1'
INFO: [Project 1-454] Reading design checkpoint '/home/sims0702/DDC_project-main/lab3.srcs/sources_1/bd/design_1/ip/design_1_Debounce_Switch_0_2/design_1_Debounce_Switch_0_2.dcp' for cell 'design_1_i/Debounce_Switch_2'
INFO: [Project 1-454] Reading design checkpoint '/home/sims0702/DDC_project-main/lab3.srcs/sources_1/bd/design_1/ip/design_1_Debounce_Switch_0_3/design_1_Debounce_Switch_0_3.dcp' for cell 'design_1_i/Debounce_Switch_3'
INFO: [Project 1-454] Reading design checkpoint '/home/sims0702/DDC_project-main/lab3.srcs/sources_1/bd/design_1/ip/design_1_Debounce_Switch_0_4/design_1_Debounce_Switch_0_4.dcp' for cell 'design_1_i/Debounce_Switch_4'
INFO: [Project 1-454] Reading design checkpoint '/home/sims0702/DDC_project-main/lab3.srcs/sources_1/bd/design_1/ip/design_1_Debounce_Switch_2_0/design_1_Debounce_Switch_2_0.dcp' for cell 'design_1_i/Debounce_Switch_5'
INFO: [Project 1-454] Reading design checkpoint '/home/sims0702/DDC_project-main/lab3.srcs/sources_1/bd/design_1/ip/design_1_FSM_VGA_all_0_0/design_1_FSM_VGA_all_0_0.dcp' for cell 'design_1_i/FSM_VGA_all_0'
INFO: [Project 1-454] Reading design checkpoint '/home/sims0702/DDC_project-main/lab3.srcs/sources_1/bd/design_1/ip/design_1_VGA_pattern_0_0/design_1_VGA_pattern_0_0.dcp' for cell 'design_1_i/VGA_pattern_0'
INFO: [Project 1-454] Reading design checkpoint '/home/sims0702/DDC_project-main/lab3.srcs/sources_1/bd/design_1/ip/design_1_VGA_timings_0_0/design_1_VGA_timings_0_0.dcp' for cell 'design_1_i/VGA_timings_0'
INFO: [Project 1-454] Reading design checkpoint '/home/sims0702/DDC_project-main/lab3.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'design_1_i/clk_wiz_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2215.051 ; gain = 0.000 ; free physical = 1959 ; free virtual = 7347
INFO: [Netlist 29-17] Analyzing 47 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
WARNING: [Opt 31-35] Removing redundant IBUF, design_1_i/clk_wiz_0/inst/clkin1_ibufg, from the path connected to top-level port: iClk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [/home/sims0702/DDC_project-main/lab3.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/sims0702/DDC_project-main/lab3.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/sims0702/DDC_project-main/lab3.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/sims0702/DDC_project-main/lab3.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/sims0702/DDC_project-main/lab3.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2368.996 ; gain = 153.945 ; free physical = 1493 ; free virtual = 6882
Finished Parsing XDC File [/home/sims0702/DDC_project-main/lab3.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/sims0702/DDC_project-main/lab3.srcs/constrs_1/imports/Documents/PYNQ-Z2 v1.0.xdc]
Finished Parsing XDC File [/home/sims0702/DDC_project-main/lab3.srcs/constrs_1/imports/Documents/PYNQ-Z2 v1.0.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2368.996 ; gain = 0.000 ; free physical = 1493 ; free virtual = 6882
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2368.996 ; gain = 153.945 ; free physical = 1493 ; free virtual = 6882
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2469.684 ; gain = 100.688 ; free physical = 1483 ; free virtual = 6872

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 11a8b22b2

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2469.684 ; gain = 0.000 ; free physical = 1483 ; free virtual = 6872

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 11a8b22b2

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2568.668 ; gain = 0.000 ; free physical = 1322 ; free virtual = 6712
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 11a8b22b2

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2568.668 ; gain = 0.000 ; free physical = 1322 ; free virtual = 6712
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 178c292bb

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2568.668 ; gain = 0.000 ; free physical = 1322 ; free virtual = 6711
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 178c292bb

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2568.668 ; gain = 0.000 ; free physical = 1322 ; free virtual = 6711
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 178c292bb

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2568.668 ; gain = 0.000 ; free physical = 1322 ; free virtual = 6711
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 178c292bb

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2568.668 ; gain = 0.000 ; free physical = 1322 ; free virtual = 6711
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              1  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2568.668 ; gain = 0.000 ; free physical = 1322 ; free virtual = 6711
Ending Logic Optimization Task | Checksum: 1044ccdb9

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2568.668 ; gain = 0.000 ; free physical = 1322 ; free virtual = 6711

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1044ccdb9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2568.668 ; gain = 0.000 ; free physical = 1322 ; free virtual = 6711

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1044ccdb9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2568.668 ; gain = 0.000 ; free physical = 1322 ; free virtual = 6711

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2568.668 ; gain = 0.000 ; free physical = 1322 ; free virtual = 6711
Ending Netlist Obfuscation Task | Checksum: 1044ccdb9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2568.668 ; gain = 0.000 ; free physical = 1322 ; free virtual = 6711
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2579.641 ; gain = 2.969 ; free physical = 1318 ; free virtual = 6708
INFO: [Common 17-1381] The checkpoint '/home/sims0702/DDC_project-main/lab3.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/sims0702/DDC_project-main/lab3.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2732.020 ; gain = 0.000 ; free physical = 1290 ; free virtual = 6680
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: da1b5a33

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2732.020 ; gain = 0.000 ; free physical = 1290 ; free virtual = 6680
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2732.020 ; gain = 0.000 ; free physical = 1290 ; free virtual = 6680

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12410e708

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2732.020 ; gain = 0.000 ; free physical = 1277 ; free virtual = 6667

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1963fdee2

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2732.020 ; gain = 0.000 ; free physical = 1280 ; free virtual = 6670

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1963fdee2

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2732.020 ; gain = 0.000 ; free physical = 1280 ; free virtual = 6670
Phase 1 Placer Initialization | Checksum: 1963fdee2

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2732.020 ; gain = 0.000 ; free physical = 1280 ; free virtual = 6669

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1907890ff

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2732.020 ; gain = 0.000 ; free physical = 1268 ; free virtual = 6657

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 4 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 0 new cell, deleted 2 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2732.020 ; gain = 0.000 ; free physical = 1258 ; free virtual = 6648

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              2  |                     2  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              2  |                     2  |           0  |           8  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 21759517a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2732.020 ; gain = 0.000 ; free physical = 1259 ; free virtual = 6649
Phase 2.2 Global Placement Core | Checksum: 123ed3f6a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2732.020 ; gain = 0.000 ; free physical = 1258 ; free virtual = 6647
Phase 2 Global Placement | Checksum: 123ed3f6a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2732.020 ; gain = 0.000 ; free physical = 1258 ; free virtual = 6648

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 17b233176

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2732.020 ; gain = 0.000 ; free physical = 1258 ; free virtual = 6648

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 11f21ff1b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2732.020 ; gain = 0.000 ; free physical = 1258 ; free virtual = 6647

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: ad2a26ce

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2732.020 ; gain = 0.000 ; free physical = 1258 ; free virtual = 6647

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: ad2a26ce

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2732.020 ; gain = 0.000 ; free physical = 1257 ; free virtual = 6646

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: d282c5d5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2732.020 ; gain = 0.000 ; free physical = 1256 ; free virtual = 6646

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: cf8e88d1

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2732.020 ; gain = 0.000 ; free physical = 1255 ; free virtual = 6644

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1163fc5f8

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2732.020 ; gain = 0.000 ; free physical = 1255 ; free virtual = 6644

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1163fc5f8

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2732.020 ; gain = 0.000 ; free physical = 1255 ; free virtual = 6644

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1480cf20c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2732.020 ; gain = 0.000 ; free physical = 1256 ; free virtual = 6645
Phase 3 Detail Placement | Checksum: 1480cf20c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2732.020 ; gain = 0.000 ; free physical = 1256 ; free virtual = 6645

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1a4be55ba

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.121 | TNS=-4.889 |
Phase 1 Physical Synthesis Initialization | Checksum: e05492d9

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2732.020 ; gain = 0.000 ; free physical = 1255 ; free virtual = 6644
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1c4873581

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2732.020 ; gain = 0.000 ; free physical = 1255 ; free virtual = 6644
Phase 4.1.1.1 BUFG Insertion | Checksum: 1a4be55ba

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2732.020 ; gain = 0.000 ; free physical = 1255 ; free virtual = 6644
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.027. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 2032cac1f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2732.020 ; gain = 0.000 ; free physical = 1259 ; free virtual = 6649
Phase 4.1 Post Commit Optimization | Checksum: 2032cac1f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2732.020 ; gain = 0.000 ; free physical = 1259 ; free virtual = 6649

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2032cac1f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2732.020 ; gain = 0.000 ; free physical = 1260 ; free virtual = 6649

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2032cac1f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2732.020 ; gain = 0.000 ; free physical = 1260 ; free virtual = 6649

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2732.020 ; gain = 0.000 ; free physical = 1260 ; free virtual = 6649
Phase 4.4 Final Placement Cleanup | Checksum: 16267df3d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2732.020 ; gain = 0.000 ; free physical = 1260 ; free virtual = 6649
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 16267df3d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2732.020 ; gain = 0.000 ; free physical = 1260 ; free virtual = 6649
Ending Placer Task | Checksum: 7b15ff81

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2732.020 ; gain = 0.000 ; free physical = 1260 ; free virtual = 6649
INFO: [Common 17-83] Releasing license: Implementation
81 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2732.020 ; gain = 0.000 ; free physical = 1273 ; free virtual = 6665
INFO: [Common 17-1381] The checkpoint '/home/sims0702/DDC_project-main/lab3.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2732.020 ; gain = 0.000 ; free physical = 1266 ; free virtual = 6656
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2732.020 ; gain = 0.000 ; free physical = 1277 ; free virtual = 6667
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2732.020 ; gain = 0.000 ; free physical = 1267 ; free virtual = 6657

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.027 | TNS=-4.422 |
Phase 1 Physical Synthesis Initialization | Checksum: 9ae76176

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2732.020 ; gain = 0.000 ; free physical = 1265 ; free virtual = 6655
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.027 | TNS=-4.422 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 9ae76176

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2732.020 ; gain = 0.000 ; free physical = 1264 ; free virtual = 6654

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.027 | TNS=-4.422 |
INFO: [Physopt 32-702] Processed net design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_onehot_rFSM_current_reg_n_0_[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/Debounce_Switch_5/inst/o_Switch.  Re-placed instance design_1_i/Debounce_Switch_5/inst/r_State_reg
INFO: [Physopt 32-735] Processed net design_1_i/Debounce_Switch_5/inst/o_Switch. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.988 | TNS=-4.464 |
INFO: [Physopt 32-662] Processed net design_1_i/Debounce_Switch_5/inst/o_Switch.  Did not re-place instance design_1_i/Debounce_Switch_5/inst/r_State_reg
INFO: [Physopt 32-572] Net design_1_i/Debounce_Switch_5/inst/o_Switch was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_1_i/Debounce_Switch_5/inst/o_Switch. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/D[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.943 | TNS=-3.947 |
INFO: [Physopt 32-702] Processed net design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/p_0_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/D[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.884 | TNS=-3.573 |
INFO: [Physopt 32-702] Processed net design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_onehot_rFSM_current_reg_n_0_[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/D[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.772 | TNS=-3.165 |
INFO: [Physopt 32-702] Processed net design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/D[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net iClk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/p_0_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/Debounce_Switch_5/inst/o_Switch.  Re-placed instance design_1_i/Debounce_Switch_5/inst/r_State_reg
INFO: [Physopt 32-735] Processed net design_1_i/Debounce_Switch_5/inst/o_Switch. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.689 | TNS=-3.133 |
INFO: [Physopt 32-702] Processed net design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_onehot_rFSM_current_reg_n_0_[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/Debounce_Switch_5/inst/o_Switch.  Did not re-place instance design_1_i/Debounce_Switch_5/inst/r_State_reg
INFO: [Physopt 32-702] Processed net design_1_i/Debounce_Switch_5/inst/o_Switch. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/D[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.674 | TNS=-3.074 |
INFO: [Physopt 32-702] Processed net design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/D[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net iClk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.674 | TNS=-3.074 |
Phase 3 Critical Path Optimization | Checksum: 9ae76176

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2732.020 ; gain = 0.000 ; free physical = 1264 ; free virtual = 6654

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.674 | TNS=-3.074 |
INFO: [Physopt 32-702] Processed net design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/p_0_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/Debounce_Switch_5/inst/o_Switch.  Re-placed instance design_1_i/Debounce_Switch_5/inst/r_State_reg
INFO: [Physopt 32-735] Processed net design_1_i/Debounce_Switch_5/inst/o_Switch. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.618 | TNS=-2.952 |
INFO: [Physopt 32-702] Processed net design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_onehot_rFSM_current_reg_n_0_[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/Debounce_Switch_5/inst/o_Switch.  Did not re-place instance design_1_i/Debounce_Switch_5/inst/r_State_reg
INFO: [Physopt 32-572] Net design_1_i/Debounce_Switch_5/inst/o_Switch was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_1_i/Debounce_Switch_5/inst/o_Switch. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/D[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net iClk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_onehot_rFSM_current_reg_n_0_[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/Debounce_Switch_5/inst/o_Switch.  Did not re-place instance design_1_i/Debounce_Switch_5/inst/r_State_reg
INFO: [Physopt 32-702] Processed net design_1_i/Debounce_Switch_5/inst/o_Switch. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/D[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net iClk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.618 | TNS=-2.952 |
Phase 4 Critical Path Optimization | Checksum: 9ae76176

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2732.020 ; gain = 0.000 ; free physical = 1263 ; free virtual = 6653
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2732.020 ; gain = 0.000 ; free physical = 1264 ; free virtual = 6654
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.618 | TNS=-2.952 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.409  |          1.470  |            0  |              0  |                     7  |           0  |           2  |  00:00:01  |
|  Total          |          0.409  |          1.470  |            0  |              0  |                     7  |           0  |           3  |  00:00:01  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2732.020 ; gain = 0.000 ; free physical = 1264 ; free virtual = 6654
Ending Physical Synthesis Task | Checksum: 12026d421

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2732.020 ; gain = 0.000 ; free physical = 1264 ; free virtual = 6654
INFO: [Common 17-83] Releasing license: Implementation
141 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2732.020 ; gain = 0.000 ; free physical = 1264 ; free virtual = 6656
INFO: [Common 17-1381] The checkpoint '/home/sims0702/DDC_project-main/lab3.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: bc2a3475 ConstDB: 0 ShapeSum: 39cb2c26 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: f787a56e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2751.625 ; gain = 16.008 ; free physical = 1141 ; free virtual = 6532
Post Restoration Checksum: NetGraph: 5ec03dfd NumContArr: 98c76771 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f787a56e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2751.625 ; gain = 16.008 ; free physical = 1141 ; free virtual = 6532

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: f787a56e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2751.625 ; gain = 16.008 ; free physical = 1107 ; free virtual = 6497

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: f787a56e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2751.625 ; gain = 16.008 ; free physical = 1107 ; free virtual = 6497
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1c4d6698c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2765.656 ; gain = 30.039 ; free physical = 1099 ; free virtual = 6489
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.402 | TNS=-1.871 | WHS=-0.081 | THS=-1.979 |

Phase 2 Router Initialization | Checksum: 19a808201

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2765.656 ; gain = 30.039 ; free physical = 1099 ; free virtual = 6490

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00719685 %
  Global Horizontal Routing Utilization  = 0.00245098 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 370
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 370
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 15333a7b0

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2766.660 ; gain = 31.043 ; free physical = 1098 ; free virtual = 6489
INFO: [Route 35-580] Design has 1 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|              sys_clk_pin |clk_out1_design_1_clk_wiz_0_0 |                               design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_onehot_rFSM_current_reg[6]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.434 | TNS=-2.007 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 17e194abd

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2766.660 ; gain = 31.043 ; free physical = 1098 ; free virtual = 6489

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.434 | TNS=-2.007 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 10038802a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2766.660 ; gain = 31.043 ; free physical = 1098 ; free virtual = 6489
Phase 4 Rip-up And Reroute | Checksum: 10038802a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2766.660 ; gain = 31.043 ; free physical = 1098 ; free virtual = 6489

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 10038802a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2766.660 ; gain = 31.043 ; free physical = 1098 ; free virtual = 6489
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.434 | TNS=-2.007 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1d1424f99

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2766.660 ; gain = 31.043 ; free physical = 1098 ; free virtual = 6489

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1d1424f99

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2766.660 ; gain = 31.043 ; free physical = 1098 ; free virtual = 6489
Phase 5 Delay and Skew Optimization | Checksum: 1d1424f99

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2766.660 ; gain = 31.043 ; free physical = 1098 ; free virtual = 6489

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1d6bd4644

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2766.660 ; gain = 31.043 ; free physical = 1098 ; free virtual = 6489
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.434 | TNS=-2.007 | WHS=0.077  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 16aab16b2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2766.660 ; gain = 31.043 ; free physical = 1098 ; free virtual = 6489
Phase 6 Post Hold Fix | Checksum: 16aab16b2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2766.660 ; gain = 31.043 ; free physical = 1098 ; free virtual = 6489

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.070933 %
  Global Horizontal Routing Utilization  = 0.0389621 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 19.8198%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 23.4234%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 14.7059%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 14.7059%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1128fc944

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2766.660 ; gain = 31.043 ; free physical = 1098 ; free virtual = 6489

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1128fc944

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2766.660 ; gain = 31.043 ; free physical = 1097 ; free virtual = 6488

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 148706bfc

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2766.660 ; gain = 31.043 ; free physical = 1097 ; free virtual = 6488

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.434 | TNS=-2.007 | WHS=0.077  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 148706bfc

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2766.660 ; gain = 31.043 ; free physical = 1098 ; free virtual = 6488
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2766.660 ; gain = 31.043 ; free physical = 1134 ; free virtual = 6524

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
157 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2766.660 ; gain = 34.641 ; free physical = 1134 ; free virtual = 6524
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2774.664 ; gain = 0.000 ; free physical = 1132 ; free virtual = 6524
INFO: [Common 17-1381] The checkpoint '/home/sims0702/DDC_project-main/lab3.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/sims0702/DDC_project-main/lab3.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/sims0702/DDC_project-main/lab3.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
169 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/VGA_pattern_0/inst/oRed1__0 input design_1_i/VGA_pattern_0/inst/oRed1__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/VGA_pattern_0/inst/oRed1__0 input design_1_i/VGA_pattern_0/inst/oRed1__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/VGA_pattern_0/inst/oRed1__0 input design_1_i/VGA_pattern_0/inst/oRed1__0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/VGA_pattern_0/inst/oRed2 input design_1_i/VGA_pattern_0/inst/oRed2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/VGA_pattern_0/inst/oRed2 input design_1_i/VGA_pattern_0/inst/oRed2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/VGA_pattern_0/inst/oRed1 output design_1_i/VGA_pattern_0/inst/oRed1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/VGA_pattern_0/inst/oRed1__0 output design_1_i/VGA_pattern_0/inst/oRed1__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/VGA_pattern_0/inst/oRed2 output design_1_i/VGA_pattern_0/inst/oRed2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/VGA_pattern_0/inst/oRed1 multiplier stage design_1_i/VGA_pattern_0/inst/oRed1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/VGA_pattern_0/inst/oRed1__0 multiplier stage design_1_i/VGA_pattern_0/inst/oRed1__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/VGA_pattern_0/inst/oRed2 multiplier stage design_1_i/VGA_pattern_0/inst/oRed2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 12 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
188 Infos, 15 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 3125.059 ; gain = 165.008 ; free physical = 1106 ; free virtual = 6487
INFO: [Common 17-206] Exiting Vivado at Thu Dec 14 23:17:48 2023...
