# ALU with adder, multiplier, SQ-ROOT, and comparator functions implemented in Altera Quartus 
Synthesized with timing constraints and I/O's defined
