# SAP-1 8bit-CPU

https://user-images.githubusercontent.com/74438849/198173400-826c1631-5be0-4f88-9e11-656a050c9858.mov

SAP-1 8bit-CPU described in verilog and synthesized onto a PYNQ-Z2 FPGA development board connected to a 4 digit 7 segment display for output.

Demo shows the cpu running a program that counts upto 255 and counts back down to 0. Push button 0 on FPGA dev board is used to reset the program.
