Project Information                         c:\snj\pt5220\sbp\pld\spglog00.rpt

MAX+plus II Compiler Report File
Version 8.2 1/12/98
Compiled: 04/13/99 16:21:45

Copyright (C) 1988-1998 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful


SPGLOG00


** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir 			    LCs
POF       Device          Pins    Pins     Pins      LCs    % Utilized

spglog00  EPF6016TC144-2   8        25       0       153         11 %

User Pins:                 8        25       0  



Device-Specific Information:                c:\snj\pt5220\sbp\pld\spglog00.rpt
spglog00

***** Logic for device 'spglog00' compiled without errors.




Device: EPF6016TC144-2

FLEX 6000 Configuration Scheme: Passive Serial

Device Options:
    User-Supplied Start-Up Clock               = OFF
    Auto-Restart Configuration on Frame Error  = OFF
    Release Clears Before Tri-States           = OFF
    Enable Chip_Wide Reset                     = OFF
    Enable Chip-Wide Output Enable             = OFF
    Enable INIT_DONE Output                    = OFF
    Enable JTAG Support                        = OFF
    Low-Voltage I/O                            = OFF

                    W                                                                    
                    I                                                                    
                R R N   R R R R R R R R R R R R         R   R R R R R R R R   R          
                E E D H E E E E E E E E E E E E         E S E E E E E E E E   E S S      
                S S O R S S S S S S S S S S S S       ^ S A S S S S S S S S   S U A A    
                E E W E E E E E E E E E E E E E ^ V   D E M E E E E E E E E   E P M D    
                R R _ F R R R R R R R R R R R R D C   A R P R R R R R R R R   R R P D H  
                V V G O V V V V V V V V V V V V C C G T V _ V V V V V V V V C V _ _ _ R  
                E E P U E E E E E E E E E E E E L I N A E E E E E E E E E E A E i i i E  
                D D S T D D D D D D D D D D D D K O D 0 D N D D D D D D D D 2 D n n n F  
              --------------------------------------------------------------------------_ 
             / 144 142 140 138 136 134 132 130 128 126 124 122 120 118 116 114 112 110   |_ 
            /    143 141 139 137 135 133 131 129 127 125 123 121 119 117 115 113 111 109    | 
  RESERVED |  1                                                                         108 | SPGINT 
  RESERVED |  2                                                                         107 | FIELDREF 
  RESERVED |  3                                                                         106 | FIELDG 
      ^nCE |  4                                                                         105 | ^CONF_DONE 
       GND |  5                                                                         104 | VCCIO 
    VCCINT |  6                                                                         103 | VCCINT 
     VCCIO |  7                                                                         102 | GND 
  RESERVED |  8                                                                         101 | FIELDM 
  RESERVED |  9                                                                         100 | RESERVED 
  RESERVED | 10                                                                          99 | RESERVED 
  RESERVED | 11                                                                          98 | RESERVED 
     HOUTM | 12                                                                          97 | V8REF 
    &HOUTG | 13                                                                          96 | FRAMEG 
  RESERVED | 14                                                                          95 | V4OUTM 
  RESERVED | 15                                                                          94 | FRAMEM 
  RESERVED | 16                                                                          93 | V8OUTG 
     CLOCK | 17                                                                          92 | G 
       GND | 18                                                                          91 | VCCIO 
     VCCIO | 19                             EPF6016TC144-2                               90 | GND 
       GND | 20                                                                          89 | FRAMEREF 
  RESERVED | 21                                                                          88 | RESERVED 
  RESERVED | 22                                                                          87 | RESERVED 
  RESERVED | 23                                                                          86 | RESERVED 
  RESERVED | 24                                                                          85 | RESERVED 
  RESERVED | 25                                                                          84 | RESERVED 
        H9 | 26                                                                          83 | RESERVED 
       &H2 | 27                                                                          82 | H0 
        H7 | 28                                                                          81 | H3 
       H10 | 29                                                                          80 | H1 
       GND | 30                                                                          79 | H4 
    VCCINT | 31                                                                          78 | VCCIO 
     VCCIO | 32                                                                          77 | VCCINT 
     ^MSEL | 33                                                                          76 | GND 
       &H8 | 34                                                                          75 | H5 
  RESERVED | 35                                                                          74 | H6 
  RESERVED | 36                                                                          73 | RESERVED 
           |      38  40  42  44  46  48  50  52  54  56  58  60  62  64  66  68  70  72  _| 
            \   37  39  41  43  45  47  49  51  53  55  57  59  61  63  65  67  69  71   | 
             \--------------------------------------------------------------------------- 
                R R R R R R R R R R R R R R R R ^ G V ^ R R R R R R R R R R R R R R R R  
                E E E E E E E E E E E E E E E E n N C n E E E E E E E E E E E E E E E E  
                S S S S S S S S S S S S S S S S C D C S S S S S S S S S S S S S S S S S  
                E E E E E E E E E E E E E E E E O   I T E E E E E E E E E E E E E E E E  
                R R R R R R R R R R R R R R R R N   O A R R R R R R R R R R R R R R R R  
                V V V V V V V V V V V V V V V V F     T V V V V V V V V V V V V V V V V  
                E E E E E E E E E E E E E E E E I     U E E E E E E E E E E E E E E E E  
                D D D D D D D D D D D D D D D D G     S D D D D D D D D D D D D D D D D  
                                                                                         
                                                                                         


N.C. = Not Connected.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 or 3.3 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 
# = JTAG Boundary-Scan Testing/In-System-Programming or Configuration Pin. The JTAG inputs (TMS, TCK, TDI) should be tied to VCC when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.

Device-Specific Information:                c:\snj\pt5220\sbp\pld\spglog00.rpt
spglog00

** RESOURCE USAGE **

Logic                Column       Row                                   
Array                Interconnect Interconnect                  Sync.   Sync.   Left External  Right External  Borrowed LC1
Block   Logic Cells  Driven       Driven       Clocks  Clears   Clear   Load    Interconnect   Interconnect    Inputs
A7       3/10( 30%)   0/10(  0%)   0/10(  0%)    0/2    0/2      0/1     0/1      3/22( 13%)    5/22( 22%)      0/4
A12     10/10(100%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      9/22( 40%)    6/22( 27%)      0/4
A14      8/10( 80%)   1/10( 10%)   0/10(  0%)    1/2    0/2      0/1     0/1      9/22( 40%)    7/22( 31%)      0/4
A16      4/10( 40%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      1/22(  4%)    3/22( 13%)      0/4
A18      1/10( 10%)   0/10(  0%)   0/10(  0%)    0/2    0/2      0/1     0/1      1/22(  4%)    2/22(  9%)      0/4
A20     10/10(100%)   1/10( 10%)   0/10(  0%)    1/2    0/2      0/1     0/1      8/22( 36%)    6/22( 27%)      0/4
A22      1/10( 10%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      1/22(  4%)    0/22(  0%)      0/4
B2       1/10( 10%)   1/10( 10%)   0/10(  0%)    0/2    0/2      0/1     0/1      2/22(  9%)    2/22(  9%)      0/4
B4       9/10( 90%)   1/10( 10%)   0/10(  0%)    1/2    0/2      0/1     0/1      7/22( 31%)    8/22( 36%)      0/4
B6       8/10( 80%)   1/10( 10%)   0/10(  0%)    0/2    0/2      0/1     0/1      5/22( 22%)    7/22( 31%)      0/4
B7       1/10( 10%)   0/10(  0%)   0/10(  0%)    0/2    0/2      0/1     0/1      1/22(  4%)    1/22(  4%)      0/4
B8       3/10( 30%)   1/10( 10%)   0/10(  0%)    1/2    0/2      0/1     0/1      3/22( 13%)    3/22( 13%)      0/4
B9       1/10( 10%)   0/10(  0%)   0/10(  0%)    0/2    0/2      0/1     0/1      2/22(  9%)    1/22(  4%)      0/4
B10      9/10( 90%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1     10/22( 45%)    8/22( 36%)      0/4
B11      1/10( 10%)   1/10( 10%)   0/10(  0%)    0/2    0/2      0/1     0/1      2/22(  9%)    1/22(  4%)      0/4
B18      4/10( 40%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      2/22(  9%)    2/22(  9%)      0/4
C1      10/10(100%)   2/10( 20%)   0/10(  0%)    1/2    0/2      0/1     0/1      7/22( 31%)    9/22( 40%)      0/4
C3       9/10( 90%)   4/10( 40%)   0/10(  0%)    1/2    0/2      0/1     0/1      4/22( 18%)    3/22( 13%)      0/4
C6       1/10( 10%)   0/10(  0%)   0/10(  0%)    0/2    0/2      0/1     0/1      1/22(  4%)    2/22(  9%)      0/4
C7       1/10( 10%)   1/10( 10%)   0/10(  0%)    1/2    0/2      0/1     0/1      1/22(  4%)    2/22(  9%)      0/4
C9       4/10( 40%)   2/10( 20%)   0/10(  0%)    1/2    0/2      0/1     0/1      1/22(  4%)    3/22( 13%)      0/4
C11      1/10( 10%)   1/10( 10%)   0/10(  0%)    0/2    0/2      0/1     0/1      2/22(  9%)    2/22(  9%)      0/4
C13      9/10( 90%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      3/22( 13%)    4/22( 18%)      0/4
C21      2/10( 20%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      1/22(  4%)    3/22( 13%)      0/4
D5      10/10(100%)   5/10( 50%)   0/10(  0%)    1/2    0/2      0/1     0/1      3/22( 13%)    3/22( 13%)      0/4
D10      2/10( 20%)   2/10( 20%)   0/10(  0%)    1/2    0/2      0/1     0/1      2/22(  9%)    1/22(  4%)      0/4
E15     10/10(100%)   3/10( 30%)   0/10(  0%)    1/2    0/2      0/1     0/1      2/22(  9%)    3/22( 13%)      0/4
E16      1/10( 10%)   1/10( 10%)   0/10(  0%)    1/2    0/2      0/1     0/1      0/22(  0%)    1/22(  4%)      0/4
E17     10/10(100%)   4/10( 40%)   0/10(  0%)    1/2    0/2      0/1     0/1      1/22(  4%)    2/22(  9%)      0/4
E19      7/10( 70%)   2/10( 20%)   0/10(  0%)    1/2    0/2      0/1     0/1      2/22(  9%)    5/22( 22%)      0/4
E21      1/10( 10%)   1/10( 10%)   0/10(  0%)    1/2    0/2      0/1     0/1      0/22(  0%)    2/22(  9%)      0/4
E22      1/10( 10%)   1/10( 10%)   0/10(  0%)    1/2    0/2      0/1     0/1      1/22(  4%)    1/22(  4%)      0/4


Total dedicated input pins used:                 3/4      ( 75%)
Total I/O pins used:                            30/113    ( 26%)
Total logic cells used:                        153/1320   ( 11%)
Average fan-in:                                 3.35/4    ( 83%)
Total fan-in:                                 513/5280    (  9%)

Total input pins required:                       8
Total output pins required:                     25
Total bidirectional pins required:               0
Total reserved pins required                     0
Total logic cells required:                    153
Total flipflops required:                       58
Total packed registers required:                 0
Total logic cells in carry chains:               0
Total number of carry chains:                    0
Total logic cells in cascade chains:             0
Total number of cascade chains:                  0

Synthesized logic cells:                        74/1320   (  5%)

Logic Cell Counts

Column:  01  02  03  04  05  06  07  08  09  10  11  12  13  14  15  16  17  18  19  20  21  22  Total
 A:      0   0   0   0   0   0   3   0   0   0   0  10   0   8   0   4   0   1   0  10   0   1     37
 B:      0   1   0   9   0   8   1   3   1   9   1   0   0   0   0   0   0   4   0   0   0   0     37
 C:     10   0   9   0   0   1   1   0   4   0   1   0   9   0   0   0   0   0   0   0   2   0     37
 D:      0   0   0   0  10   0   0   0   0   2   0   0   0   0   0   0   0   0   0   0   0   0     12
 E:      0   0   0   0   0   0   0   0   0   0   0   0   0   0  10   1  10   0   7   0   1   1     30
 F:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0

Total:  10   1   9   9  10   9   5   3   5  11   2  10   9   8  10   5  10   5   7  10   3   2    153



Device-Specific Information:                c:\snj\pt5220\sbp\pld\spglog00.rpt
spglog00

** INPUTS **

                                               Fan-In    Fan-Out
 Pin     LC   Row  Col  Primitive    Code     INP  FBK  OUT  FBK  Name
 110      -    A    --      INPUT              0    0    0    1  ADD_in
  17      -    -    --      INPUT              0    0    0    0  CLOCK
 107      -    B    --      INPUT              0    0    0    2  FIELDREF
  89      -    -    --      INPUT              0    0    0    2  FRAMEREF
  92      -    -    --      INPUT              0    0    0   20  G
 111      -    A    --      INPUT              0    0    0    1  SAMP_in
 112      -    A    --      INPUT              0    0    0    1  SUPR_in
  97      -    C    --      INPUT              0    0    0    2  V8REF


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
$ = Driven by fast output logic cell


Device-Specific Information:                c:\snj\pt5220\sbp\pld\spglog00.rpt
spglog00

** OUTPUTS **

       Fed By                                  Fan-In    Fan-Out
 Pin     LC   Row  Col  Primitive    Code     INP  FBK  OUT  FBK  Name
 114      -    -    21     OUTPUT          $   0    1    0    0  CA2
 106      -    B    --     OUTPUT              0    1    0    0  FIELDG
 101      -    B    --     OUTPUT              0    1    0    0  FIELDM
  96      -    C    --     OUTPUT              0    1    0    0  FRAMEG
  94      -    C    --     OUTPUT              0    1    0    0  FRAMEM
  13      -    C    --     OUTPUT              0    1    0    0  HOUTG
  12      -    C    --     OUTPUT              0    1    0    0  HOUTM
 109      -    A    --     OUTPUT              0    1    0    0  HREF
 141      -    A    --     OUTPUT              0    1    0    0  HREFOUT
  82      -    E    --     OUTPUT              0    1    0    0  H0
  80      -    E    --     OUTPUT              0    1    0    0  H1
  27      -    E    --     OUTPUT              0    1    0    0  H2
  81      -    E    --     OUTPUT          $   0    1    0    0  H3
  79      -    E    --     OUTPUT              0    1    0    0  H4
  75      -    E    --     OUTPUT              0    1    0    0  H5
  74      -    E    --     OUTPUT              0    1    0    0  H6
  28      -    E    --     OUTPUT              0    1    0    0  H7
  34      -    E    --     OUTPUT              0    1    0    0  H8
  26      -    E    --     OUTPUT              0    1    0    0  H9
  29      -    E    --     OUTPUT              0    1    0    0  H10
 123      -    -    13     OUTPUT          $   0    1    0    0  SAMP_EN
 108      -    A    --     OUTPUT          $   0    1    0    0  SPGINT
  95      -    C    --     OUTPUT              0    1    0    0  V4OUTM
  93      -    C    --     OUTPUT              0    1    0    0  V8OUTG
 142      -    A    --     OUTPUT              0    1    0    0  WINDOW_GPS


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
$ = Driven by fast output logic cell


Device-Specific Information:                c:\snj\pt5220\sbp\pld\spglog00.rpt
spglog00

** BURIED LOGIC **

                                               Fan-In    Fan-Out
 IOC     LC   Row  Col  Primitive    Code     INP  FBK  OUT  FBK  Name
   -      6    A    16        DFF  +          1    2    0    6  ADD
   -      5    B    10        DFF  +          0    4    0    2  FIELDSECOUT
   -      1    C    01        DFF  +          0    4    0    2  FRAMESECOUT
   -      9    C    13        DFF  +          0    1    0    2  HSECOUT
   -      1    E    19        DFF  +          0    2    0    1  HSEC0
   -      1    E    15        DFF  +          0    3    0    1  HSEC1
   -      7    E    19        DFF  +          0    4    0    1  HSEC2
   -      4    E    19        DFF  +          0    3    0    1  HSEC3
   -      6    E    15        DFF  +          0    4    0    1  HSEC4
   -      3    E    15        DFF  +          0    3    0    1  HSEC5
   -      8    E    15        DFF  +          0    4    0    1  HSEC6
   -      2    E    17        DFF  +          0    3    0    1  HSEC7
   -      3    E    17        DFF  +          0    4    0    1  HSEC8
   -      8    E    17        DFF  +          0    3    0    1  HSEC9
   -     10    E    17        DFF  +          0    4    0    1  HSEC10
   -      2    E    19        DFF  +          0    4    0   13  KASECH
   -      1    B    04        DFF  +          0    4    0   12  KASECV
   -      2    A    16        DFF  +          1    2    0    4  SAMP
   -      9    A    16        DFF  +          1    2    0    4  SUPR
   -      2    A    14        DFF  +          0    3    0    8  TID0
   -      6    D    10        DFF  +          0    3    0    9  VSEC0
   -      6    C    03        DFF  +          0    4    0    9  VSEC1
   -      3    C    03        DFF  +          0    4    0    9  VSEC2
   -      6    C    07        DFF  +          0    4    0   11  VSEC3
   -      9    C    09        DFF  +          0    4    0   14  VSEC4
   -      2    C    09        DFF  +          0    4    0   10  VSEC5
   -      2    D    05        DFF  +          0    4    0    6  VSEC6
   -      8    D    05        DFF  +          0    4    0   11  VSEC7
   -      6    D    05        DFF  +          0    4    0   15  VSEC8
   -      1    D    10        DFF  +          0    4    0    9  VSEC9
   -      1    D    05        DFF  +          0    4    0   14  VSEC10
   -      7    D    05        DFF  +          0    4    0    9  VSEC11
   -      1    B    08        DFF  +          0    4    0    2  V8SECOUT
   -      6    E    17        DFF  +          0    4    1    5  :60
   -      7    E    17        DFF  +          0    3    1    7  :61
   -      1    E    17        DFF  +          0    4    1    8  :62
   -      9    E    17        DFF  +          0    3    1   10  :63
   -      9    E    15        DFF  +          0    4    1   11  :64
   -      7    E    15        DFF  +          0    3    1   11  :65
   -      2    E    15        DFF  +          0    4    1   10  :66
   -      6    E    22        DFF  +          0    3    1   12  :67
   -      6    E    19        DFF  +          0    4    1   10  :68
   -      7    E    21        DFF  +          0    3    1   11  :69
   -      6    E    16        DFF  +          0    2    1   10  :70
   -      1    A    20        DFF  +          0    4    1   25  :71
   -      9    A    12        DFF  +          0    2    1    0  :72
   -      8    A    12        DFF  +          0    4    1    0  :73
   -      6    A    22        DFF  +          0    1    1    0  :74
   -      6    A    14        DFF  +          0    4    1    2  :75
   -      6    A    12        DFF  +          1    3    1    0  :76
   -      4    C    13        DFF  +          1    2    1    0  :77
   -      6    B    18        DFF  +          1    2    1    1  :78
   -      2    C    13        DFF  +          1    2    1    1  :79
   -      6    C    13        DFF  +          1    2    1    1  :80
   -      5    C    13        DFF  +          1    2    1    0  :81
   -      1    B    18        DFF  +          1    2    1    1  :82
   -      6    C    21        DFF  +          1    2    1    1  :83
   -      1    C    13        DFF  +          1    2    1    1  :84
   -      3    A    14       AND2   s         0    3    0    2  ~139~1
   -      1    A    16        OR2   s         0    3    0    1  ~598~1
   -     10    A    20        OR2   s         1    3    0    1  ~598~2
   -      9    A    20       AND2   s         0    2    0    2  ~598~3
   -      5    A    20       AND2   s         0    4    0    1  ~598~4
   -      7    A    12       AND2   s         0    4    0    1  ~598~5
   -      1    A    07       AND2   s         1    1    0    1  ~598~6
   -      8    A    20       AND2   s         0    4    0    1  ~598~7
   -      3    A    18       AND2   s         0    3    0    2  ~598~8
   -      4    A    20       AND2   s         0    2    0    1  ~598~9
   -      7    A    20        OR2   s         1    3    0    1  ~598~10
   -      3    A    20        OR2   s         1    3    0    1  ~598~11
   -      6    A    20       AND2   s         0    4    0    1  ~598~12
   -      2    A    20        OR2   s         0    4    0    1  ~598~13
   -      5    A    14       AND2   s         0    2    0    2  ~637~1
   -      8    A    14        OR2   s         0    4    0    1  ~637~2
   -      4    A    14       AND2   s         0    4    0    1  ~637~3
   -      7    A    14       AND2   s         0    4    0    1  ~637~4
   -      6    A    07       AND2             0    4    0    1  :644
   -      2    A    07        OR2             0    4    0    1  :648
   -      3    A    12       AND2             0    2    0    3  :705
   -      3    E    19       AND2             0    3    0    5  :741
   -      5    E    15       AND2             0    3    0    5  :749
   -      4    E    15       AND2             0    3    0    5  :757
   -      5    E    17       AND2             0    3    0    4  :765
   -      8    E    19        OR2   s         1    2    0    1  ~835~1
   -      4    E    17       AND2   s         0    4    0    1  ~835~2
   -     10    E    15       AND2   s         0    4    0    1  ~835~3
   -      9    C    03       AND2             0    2    0    4  :845
   -      5    C    03       AND2             0    2    0    5  :849
   -      1    C    09       AND2             0    2    0    1  :853
   -      6    C    09       AND2             0    3    0    1  :857
   -      2    C    11       AND2             0    4    0    2  :861
   -      3    D    05       AND2             0    2    0    2  :865
   -     10    D    05       AND2             0    2    0    4  :869
   -      4    D    05       AND2             0    2    0    1  :873
   -      5    D    05       AND2             0    3    0    1  :877
   -      9    D    05       AND2             0    4    0    1  :881
   -      9    B    04       AND2   s         0    4    0    1  ~953~1
   -      5    B    04       AND2   s         0    4    0    1  ~953~2
   -      8    B    04       AND2   s         0    3    0    2  ~970~1
   -      4    B    04       AND2   s         1    3    0    1  ~970~2
   -      7    B    04       AND2   s         0    4    0    1  ~970~3
   -      7    B    07       AND2   s         0    2    0    3  ~971~1
   -      3    B    04       AND2   s         0    2    0    1  ~971~2
   -      1    C    03       AND2   s         0    4    0    2  ~1228~1
   -     10    C    01       AND2   s         0    3    0    1  ~1228~2
   -      8    C    03       AND2   s         0    2    0    3  ~1228~3
   -      8    C    01       AND2   s         0    4    0    2  ~1228~4
   -      4    B    02       AND2   s         0    4    0    1  ~1228~5
   -      7    C    01        OR2   s         0    4    0    1  ~1228~6
   -      3    C    06       AND2   s         0    3    0    1  ~1228~7
   -      6    C    01       AND2   s         0    4    0    1  ~1228~8
   -      3    B    06       AND2   s         0    4    0    2  ~1228~9
   -      7    B    06       AND2   s         0    3    0    1  ~1228~10
   -      1    B    06       AND2   s         1    2    0    2  ~1228~11
   -      4    B    06       AND2   s         0    4    0    1  ~1228~12
   -      2    C    03       AND2   s         0    4    0    1  ~1228~13
   -      4    C    03        OR2   s         1    3    0    1  ~1228~14
   -      9    B    10        OR2   s         0    4    0    1  ~1228~15
   -      4    B    10        OR2   s         0    4    0    1  ~1228~16
   -      8    B    10        OR2   s         1    3    0    1  ~1228~17
   -      3    B    10       AND2   s         0    2    0    1  ~1228~18
   -      7    B    10       AND2   s         0    4    0    1  ~1228~19
   -      6    B    04       AND2   s         0    3    0    1  ~1228~20
   -      2    B    04        OR2   s         0    4    0    1  ~1228~21
   -      2    B    10        OR2   s         1    3    0    1  ~1228~22
   -      6    B    10       AND2   s         0    4    0    1  ~1228~23
   -      1    B    10        OR2   s         0    4    0    1  ~1228~24
   -      7    C    03       AND2   s         0    3    0    1  ~1228~25
   -      8    B    11       AND2   s         1    2    0    5  ~1338~1
   -      5    C    01       AND2   s         0    3    0    3  ~1338~2
   -      2    C    01       AND2   s         0    4    0    2  ~1338~3
   -      3    B    08       AND2   s         0    2    0    3  ~1338~4
   -      6    B    06       AND2   s         0    4    0    2  ~1338~5
   -      2    B    09       AND2   s         0    3    0    3  ~1338~6
   -      3    C    01       AND2   s         0    3    0    1  ~1338~7
   -      4    C    01       AND2   s         0    4    0    1  ~1338~8
   -      8    B    06        OR2   s         0    3    0    1  ~1338~9
   -      6    B    08       AND2   s         0    2    0    2  ~1338~10
   -      2    B    06       AND2   s         0    4    0    1  ~1338~11
   -      5    B    06        OR2   s         0    4    0    1  ~1338~12
   -      9    C    01        OR2   s         0    4    0    1  ~1338~13
   -      8    C    13        OR2   s         1    2    0    1  ~1355~1
   -      3    C    13        OR2   s         1    2    0    1  ~1365~1
   -      7    B    18        OR2   s         1    2    0    1  ~1375~1
   -      2    B    18        OR2   s         1    2    0    1  ~1386~1
   -      7    C    13        OR2   s         1    2    0    1  ~1396~1
   -      1    C    21        OR2   s         1    2    0    1  ~1407~1
   -      1    A    12        OR2             0    4    0    1  :1411
   -      2    A    12        OR2             0    4    0    1  :1417
   -      4    A    12       AND2   s         0    2    0    3  ~1423~1
   -      5    A    12        OR2             0    4    0    1  :1423
   -      1    A    14        OR2             0    4    0    1  :1437
   -     10    A    12       AND2   s         0    4    0    3  ~1450~1


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
$ = Driven by fast output logic cell
p = Packed register


Device-Specific Information:                c:\snj\pt5220\sbp\pld\spglog00.rpt
spglog00

** FASTTRACK INTERCONNECT UTILIZATION **

Row FastTrack Interconnect:

          Global         Left Half-      Right Half-
         FastTrack       FastTrack       FastTrack 
Row     Interconnect    Interconnect    Interconnect    Input Pins     Output Pins     Bidir Pins
A:      10/ 96( 10%)     3/ 48(  6%)    16/ 48( 33%)    3/20( 15%)      4/20( 20%)     0/20(  0%)
B:       1/ 96(  1%)    24/ 48( 50%)     4/ 48(  8%)    1/20(  5%)      2/20( 10%)     0/20(  0%)
C:       4/ 96(  4%)    19/ 48( 39%)     6/ 48( 12%)    1/20(  5%)      6/20( 30%)     0/20(  0%)
D:       1/ 96(  1%)     4/ 48(  8%)     0/ 48(  0%)    0/20(  0%)      0/20(  0%)     0/20(  0%)
E:       5/ 96(  5%)     0/ 48(  0%)    11/ 48( 22%)    0/20(  0%)     11/20( 55%)     0/20(  0%)
F:       0/ 96(  0%)     0/ 48(  0%)     0/ 48(  0%)    0/20(  0%)      0/20(  0%)     0/20(  0%)


Column FastTrack Interconnect:

         FastTrack                                 
Column  Interconnect    Input Pins     Output Pins     Bidir Pins
01:      2/20( 10%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
02:      1/20(  5%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
03:      4/20( 20%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
04:      1/20(  5%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
05:      5/20( 25%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
06:      1/20(  5%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
07:      1/20(  5%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
08:      1/20(  5%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
09:      2/20( 10%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
10:      2/20( 10%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
11:      2/20( 10%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
12:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
13:      0/20(  0%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
14:      1/20(  5%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
15:      3/20( 15%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
16:      1/20(  5%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
17:      4/20( 20%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
18:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
19:      2/20( 10%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
20:      1/20(  5%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
21:      1/20(  5%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
22:      1/20(  5%)     0/4(  0%)      0/4(  0%)       0/4(  0%)


Device-Specific Information:                c:\snj\pt5220\sbp\pld\spglog00.rpt
spglog00

** CLOCK SIGNALS **

Type     Fan-out       Name
INPUT       58         CLOCK


Device-Specific Information:                c:\snj\pt5220\sbp\pld\spglog00.rpt
spglog00

** EQUATIONS **

ADD_in   : INPUT;
CLOCK    : INPUT;
FIELDREF : INPUT;
FRAMEREF : INPUT;
G        : INPUT;
SAMP_in  : INPUT;
SUPR_in  : INPUT;
V8REF    : INPUT;

-- Node name is 'ADD' from file "spglog00.tdf" line 61, column 1
-- Equation name is 'ADD', location is LC6_A16, type is buried.
ADD      = DFF( _EQ001, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ001 =  ADD_in &  _LC1_A20
         #  ADD & !_LC1_A20;

-- Node name is 'CA2' from file "spglog00.tdf" line 48, column 1
-- Equation name is 'CA2', type is output 
CA2      =  _LC1_A20;

-- Node name is 'FIELDG' from file "spglog00.tdf" line 54, column 1
-- Equation name is 'FIELDG', type is output 
FIELDG   =  _LC6_B18;

-- Node name is 'FIELDM' from file "spglog00.tdf" line 58, column 1
-- Equation name is 'FIELDM', type is output 
FIELDM   =  _LC1_B18;

-- Node name is 'FIELDSECOUT' from file "spglog00.tdf" line 70, column 1
-- Equation name is 'FIELDSECOUT', location is LC5_B10, type is buried.
FIELDSECOUT = DFF( _EQ002, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ002 =  _LC7_C1 &  _LC8_B11 & !VSEC11
         #  _LC1_B10;

-- Node name is 'FRAMEG' from file "spglog00.tdf" line 55, column 1
-- Equation name is 'FRAMEG', type is output 
FRAMEG   =  _LC2_C13;

-- Node name is 'FRAMEM' from file "spglog00.tdf" line 59, column 1
-- Equation name is 'FRAMEM', type is output 
FRAMEM   =  _LC6_C21;

-- Node name is 'FRAMESECOUT' from file "spglog00.tdf" line 71, column 1
-- Equation name is 'FRAMESECOUT', location is LC1_C1, type is buried.
FRAMESECOUT = DFF( _EQ003, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ003 =  _LC3_C1 & !VSEC11
         #  _LC9_C1 & !VSEC8 & !VSEC11;

-- Node name is 'HOUTG' from file "spglog00.tdf" line 53, column 1
-- Equation name is 'HOUTG', type is output 
HOUTG    =  _LC4_C13;

-- Node name is 'HOUTM' from file "spglog00.tdf" line 57, column 1
-- Equation name is 'HOUTM', type is output 
HOUTM    =  _LC5_C13;

-- Node name is 'HREF' from file "spglog00.tdf" line 49, column 1
-- Equation name is 'HREF', type is output 
HREF     =  _LC9_A12;

-- Node name is 'HREFOUT' from file "spglog00.tdf" line 50, column 1
-- Equation name is 'HREFOUT', type is output 
HREFOUT  =  _LC8_A12;

-- Node name is 'HSECOUT' from file "spglog00.tdf" line 68, column 1
-- Equation name is 'HSECOUT', location is LC9_C13, type is buried.
HSECOUT  = DFF( KASECH, GLOBAL( CLOCK),  VCC,  VCC);

-- Node name is 'HSEC0' from file "spglog00.tdf" line 64, column 5
-- Equation name is 'HSEC0', location is LC1_E19, type is buried.
HSEC0    = DFF( _EQ004, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ004 = !_LC1_A20 & !_LC6_E16;

-- Node name is 'HSEC1' from file "spglog00.tdf" line 64, column 5
-- Equation name is 'HSEC1', location is LC1_E15, type is buried.
HSEC1    = DFF( _EQ005, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ005 = !_LC1_A20 &  _LC6_E16 & !_LC7_E21
         # !_LC1_A20 & !_LC6_E16 &  _LC7_E21;

-- Node name is 'HSEC2' from file "spglog00.tdf" line 64, column 5
-- Equation name is 'HSEC2', location is LC7_E19, type is buried.
HSEC2    = DFF( _EQ006, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ006 = !_LC1_A20 & !_LC6_E16 &  _LC6_E19
         # !_LC1_A20 &  _LC6_E19 & !_LC7_E21
         # !_LC1_A20 &  _LC6_E16 & !_LC6_E19 &  _LC7_E21;

-- Node name is 'HSEC3' from file "spglog00.tdf" line 64, column 5
-- Equation name is 'HSEC3', location is LC4_E19, type is buried.
HSEC3    = DFF( _EQ007, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ007 = !_LC1_A20 & !_LC3_E19 &  _LC6_E22
         # !_LC1_A20 &  _LC3_E19 & !_LC6_E22;

-- Node name is 'HSEC4' from file "spglog00.tdf" line 64, column 5
-- Equation name is 'HSEC4', location is LC6_E15, type is buried.
HSEC4    = DFF( _EQ008, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ008 = !_LC1_A20 &  _LC2_E15 & !_LC6_E22
         # !_LC1_A20 &  _LC2_E15 & !_LC3_E19
         # !_LC1_A20 & !_LC2_E15 &  _LC3_E19 &  _LC6_E22;

-- Node name is 'HSEC5' from file "spglog00.tdf" line 64, column 5
-- Equation name is 'HSEC5', location is LC3_E15, type is buried.
HSEC5    = DFF( _EQ009, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ009 = !_LC1_A20 & !_LC5_E15 &  _LC7_E15
         # !_LC1_A20 &  _LC5_E15 & !_LC7_E15;

-- Node name is 'HSEC6' from file "spglog00.tdf" line 64, column 5
-- Equation name is 'HSEC6', location is LC8_E15, type is buried.
HSEC6    = DFF( _EQ010, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ010 = !_LC1_A20 & !_LC7_E15 &  _LC9_E15
         # !_LC1_A20 & !_LC5_E15 &  _LC9_E15
         # !_LC1_A20 &  _LC5_E15 &  _LC7_E15 & !_LC9_E15;

-- Node name is 'HSEC7' from file "spglog00.tdf" line 64, column 5
-- Equation name is 'HSEC7', location is LC2_E17, type is buried.
HSEC7    = DFF( _EQ011, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ011 = !_LC1_A20 & !_LC4_E15 &  _LC9_E17
         # !_LC1_A20 &  _LC4_E15 & !_LC9_E17;

-- Node name is 'HSEC8' from file "spglog00.tdf" line 64, column 5
-- Equation name is 'HSEC8', location is LC3_E17, type is buried.
HSEC8    = DFF( _EQ012, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ012 = !_LC1_A20 &  _LC1_E17 & !_LC9_E17
         # !_LC1_A20 &  _LC1_E17 & !_LC4_E15
         # !_LC1_A20 & !_LC1_E17 &  _LC4_E15 &  _LC9_E17;

-- Node name is 'HSEC9' from file "spglog00.tdf" line 64, column 5
-- Equation name is 'HSEC9', location is LC8_E17, type is buried.
HSEC9    = DFF( _EQ013, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ013 = !_LC1_A20 & !_LC5_E17 &  _LC7_E17
         # !_LC1_A20 &  _LC5_E17 & !_LC7_E17;

-- Node name is 'HSEC10' from file "spglog00.tdf" line 64, column 5
-- Equation name is 'HSEC10', location is LC10_E17, type is buried.
HSEC10   = DFF( _EQ014, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ014 = !_LC1_A20 &  _LC6_E17 & !_LC7_E17
         # !_LC1_A20 & !_LC5_E17 &  _LC6_E17
         # !_LC1_A20 &  _LC5_E17 & !_LC6_E17 &  _LC7_E17;

-- Node name is 'H0' from file "spglog00.tdf" line 47, column 2
-- Equation name is 'H0', type is output 
H0       =  _LC6_E16;

-- Node name is 'H1' from file "spglog00.tdf" line 47, column 2
-- Equation name is 'H1', type is output 
H1       =  _LC7_E21;

-- Node name is 'H2' from file "spglog00.tdf" line 47, column 2
-- Equation name is 'H2', type is output 
H2       =  _LC6_E19;

-- Node name is 'H3' from file "spglog00.tdf" line 47, column 2
-- Equation name is 'H3', type is output 
H3       =  _LC6_E22;

-- Node name is 'H4' from file "spglog00.tdf" line 47, column 2
-- Equation name is 'H4', type is output 
H4       =  _LC2_E15;

-- Node name is 'H5' from file "spglog00.tdf" line 47, column 2
-- Equation name is 'H5', type is output 
H5       =  _LC7_E15;

-- Node name is 'H6' from file "spglog00.tdf" line 47, column 2
-- Equation name is 'H6', type is output 
H6       =  _LC9_E15;

-- Node name is 'H7' from file "spglog00.tdf" line 47, column 2
-- Equation name is 'H7', type is output 
H7       =  _LC9_E17;

-- Node name is 'H8' from file "spglog00.tdf" line 47, column 2
-- Equation name is 'H8', type is output 
H8       =  _LC1_E17;

-- Node name is 'H9' from file "spglog00.tdf" line 47, column 2
-- Equation name is 'H9', type is output 
H9       =  _LC7_E17;

-- Node name is 'H10' from file "spglog00.tdf" line 47, column 2
-- Equation name is 'H10', type is output 
H10      =  _LC6_E17;

-- Node name is 'KASECH' from file "spglog00.tdf" line 66, column 1
-- Equation name is 'KASECH', location is LC2_E19, type is buried.
KASECH   = DFF( _EQ015, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ015 = !HSEC0 &  _LC4_E17 &  _LC8_E19 &  _LC10_E15;

-- Node name is 'KASECV' from file "spglog00.tdf" line 67, column 1
-- Equation name is 'KASECV', location is LC1_B4, type is buried.
KASECV   = DFF( _EQ016, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ016 =  _LC3_B4 &  _LC5_B4 & !VSEC5
         #  _LC3_B4 &  _LC7_B4 & !VSEC5;

-- Node name is 'SAMP' from file "spglog00.tdf" line 63, column 1
-- Equation name is 'SAMP', location is LC2_A16, type is buried.
SAMP     = DFF( _EQ017, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ017 =  _LC1_A20 &  SAMP_in
         # !_LC1_A20 &  SAMP;

-- Node name is 'SAMP_EN' from file "spglog00.tdf" line 52, column 1
-- Equation name is 'SAMP_EN', type is output 
SAMP_EN  =  _LC6_A14;

-- Node name is 'SPGINT' from file "spglog00.tdf" line 51, column 1
-- Equation name is 'SPGINT', type is output 
SPGINT   =  _LC6_A22;

-- Node name is 'SUPR' from file "spglog00.tdf" line 62, column 1
-- Equation name is 'SUPR', location is LC9_A16, type is buried.
SUPR     = DFF( _EQ018, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ018 =  _LC1_A20 &  SUPR_in
         # !_LC1_A20 &  SUPR;

-- Node name is 'TID0' from file "spglog00.tdf" line 72, column 1
-- Equation name is 'TID0', location is LC2_A14, type is buried.
TID0     = DFF( _EQ019, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ019 =  _LC3_A12 &  _LC3_A14 &  _LC3_A18;

-- Node name is 'VSEC0' from file "spglog00.tdf" line 65, column 5
-- Equation name is 'VSEC0', location is LC6_D10, type is buried.
VSEC0    = DFF( _EQ020, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ020 =  KASECH & !KASECV & !VSEC0
         # !KASECH &  VSEC0;

-- Node name is 'VSEC1' from file "spglog00.tdf" line 65, column 5
-- Equation name is 'VSEC1', location is LC6_C3, type is buried.
VSEC1    = DFF( _EQ021, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ021 = !KASECV & !VSEC0 &  VSEC1
         #  KASECH & !KASECV &  VSEC0 & !VSEC1
         # !KASECH &  VSEC1;

-- Node name is 'VSEC2' from file "spglog00.tdf" line 65, column 5
-- Equation name is 'VSEC2', location is LC3_C3, type is buried.
VSEC2    = DFF( _EQ022, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ022 = !KASECV & !_LC9_C3 &  VSEC2
         #  KASECH & !KASECV &  _LC9_C3 & !VSEC2
         # !KASECH &  VSEC2;

-- Node name is 'VSEC3' from file "spglog00.tdf" line 65, column 5
-- Equation name is 'VSEC3', location is LC6_C7, type is buried.
VSEC3    = DFF( _EQ023, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ023 = !KASECV & !_LC5_C3 &  VSEC3
         #  KASECH & !KASECV &  _LC5_C3 & !VSEC3
         # !KASECH &  VSEC3;

-- Node name is 'VSEC4' from file "spglog00.tdf" line 65, column 5
-- Equation name is 'VSEC4', location is LC9_C9, type is buried.
VSEC4    = DFF( _EQ024, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ024 = !KASECV & !_LC1_C9 &  VSEC4
         #  KASECH & !KASECV &  _LC1_C9 & !VSEC4
         # !KASECH &  VSEC4;

-- Node name is 'VSEC5' from file "spglog00.tdf" line 65, column 5
-- Equation name is 'VSEC5', location is LC2_C9, type is buried.
VSEC5    = DFF( _EQ025, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ025 = !KASECH &  VSEC5
         # !KASECV & !_LC6_C9 &  VSEC5
         #  KASECH & !KASECV &  _LC6_C9 & !VSEC5;

-- Node name is 'VSEC6' from file "spglog00.tdf" line 65, column 5
-- Equation name is 'VSEC6', location is LC2_D5, type is buried.
VSEC6    = DFF( _EQ026, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ026 = !KASECH &  VSEC6
         # !KASECV & !_LC2_C11 &  VSEC6
         #  KASECH & !KASECV &  _LC2_C11 & !VSEC6;

-- Node name is 'VSEC7' from file "spglog00.tdf" line 65, column 5
-- Equation name is 'VSEC7', location is LC8_D5, type is buried.
VSEC7    = DFF( _EQ027, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ027 = !KASECH &  VSEC7
         # !KASECV & !_LC3_D5 &  VSEC7
         #  KASECH & !KASECV &  _LC3_D5 & !VSEC7;

-- Node name is 'VSEC8' from file "spglog00.tdf" line 65, column 5
-- Equation name is 'VSEC8', location is LC6_D5, type is buried.
VSEC8    = DFF( _EQ028, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ028 = !KASECH &  VSEC8
         # !KASECV & !_LC10_D5 &  VSEC8
         #  KASECH & !KASECV &  _LC10_D5 & !VSEC8;

-- Node name is 'VSEC9' from file "spglog00.tdf" line 65, column 5
-- Equation name is 'VSEC9', location is LC1_D10, type is buried.
VSEC9    = DFF( _EQ029, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ029 = !KASECH &  VSEC9
         # !KASECV & !_LC4_D5 &  VSEC9
         #  KASECH & !KASECV &  _LC4_D5 & !VSEC9;

-- Node name is 'VSEC10' from file "spglog00.tdf" line 65, column 5
-- Equation name is 'VSEC10', location is LC1_D5, type is buried.
VSEC10   = DFF( _EQ030, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ030 = !KASECH &  VSEC10
         # !KASECV & !_LC5_D5 &  VSEC10
         #  KASECH & !KASECV &  _LC5_D5 & !VSEC10;

-- Node name is 'VSEC11' from file "spglog00.tdf" line 65, column 5
-- Equation name is 'VSEC11', location is LC7_D5, type is buried.
VSEC11   = DFF( _EQ031, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ031 = !KASECH &  VSEC11
         # !KASECV & !_LC9_D5 &  VSEC11
         #  KASECH & !KASECV &  _LC9_D5 & !VSEC11;

-- Node name is 'V4OUTM' from file "spglog00.tdf" line 60, column 1
-- Equation name is 'V4OUTM', type is output 
V4OUTM   =  _LC1_C13;

-- Node name is 'V8OUTG' from file "spglog00.tdf" line 56, column 1
-- Equation name is 'V8OUTG', type is output 
V8OUTG   =  _LC6_C13;

-- Node name is 'V8SECOUT' from file "spglog00.tdf" line 69, column 1
-- Equation name is 'V8SECOUT', location is LC1_B8, type is buried.
V8SECOUT = DFF( _EQ032, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ032 =  _LC3_B6 &  _LC6_B8 & !VSEC7 & !VSEC11;

-- Node name is 'WINDOW_GPS' from file "spglog00.tdf" line 73, column 1
-- Equation name is 'WINDOW_GPS', type is output 
WINDOW_GPS =  _LC6_A12;

-- Node name is ':60' from file "spglog00.tdf" line 47, column 2
-- Equation name is '_LC6_E17', type is buried 
_LC6_E17 = DFF( _EQ033, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ033 = !_LC1_A20 &  _LC6_E17 & !_LC7_E17
         # !_LC1_A20 & !_LC5_E17 &  _LC6_E17
         # !_LC1_A20 &  _LC5_E17 & !_LC6_E17 &  _LC7_E17;

-- Node name is ':61' from file "spglog00.tdf" line 47, column 2
-- Equation name is '_LC7_E17', type is buried 
_LC7_E17 = DFF( _EQ034, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ034 = !_LC1_A20 & !_LC5_E17 &  _LC7_E17
         # !_LC1_A20 &  _LC5_E17 & !_LC7_E17;

-- Node name is ':62' from file "spglog00.tdf" line 47, column 2
-- Equation name is '_LC1_E17', type is buried 
_LC1_E17 = DFF( _EQ035, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ035 = !_LC1_A20 &  _LC1_E17 & !_LC9_E17
         # !_LC1_A20 &  _LC1_E17 & !_LC4_E15
         # !_LC1_A20 & !_LC1_E17 &  _LC4_E15 &  _LC9_E17;

-- Node name is ':63' from file "spglog00.tdf" line 47, column 2
-- Equation name is '_LC9_E17', type is buried 
_LC9_E17 = DFF( _EQ036, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ036 = !_LC1_A20 & !_LC4_E15 &  _LC9_E17
         # !_LC1_A20 &  _LC4_E15 & !_LC9_E17;

-- Node name is ':64' from file "spglog00.tdf" line 47, column 2
-- Equation name is '_LC9_E15', type is buried 
_LC9_E15 = DFF( _EQ037, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ037 = !_LC1_A20 & !_LC7_E15 &  _LC9_E15
         # !_LC1_A20 & !_LC5_E15 &  _LC9_E15
         # !_LC1_A20 &  _LC5_E15 &  _LC7_E15 & !_LC9_E15;

-- Node name is ':65' from file "spglog00.tdf" line 47, column 2
-- Equation name is '_LC7_E15', type is buried 
_LC7_E15 = DFF( _EQ038, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ038 = !_LC1_A20 & !_LC5_E15 &  _LC7_E15
         # !_LC1_A20 &  _LC5_E15 & !_LC7_E15;

-- Node name is ':66' from file "spglog00.tdf" line 47, column 2
-- Equation name is '_LC2_E15', type is buried 
_LC2_E15 = DFF( _EQ039, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ039 = !_LC1_A20 &  _LC2_E15 & !_LC6_E22
         # !_LC1_A20 &  _LC2_E15 & !_LC3_E19
         # !_LC1_A20 & !_LC2_E15 &  _LC3_E19 &  _LC6_E22;

-- Node name is ':67' from file "spglog00.tdf" line 47, column 2
-- Equation name is '_LC6_E22', type is buried 
_LC6_E22 = DFF( _EQ040, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ040 = !_LC1_A20 & !_LC3_E19 &  _LC6_E22
         # !_LC1_A20 &  _LC3_E19 & !_LC6_E22;

-- Node name is ':68' from file "spglog00.tdf" line 47, column 2
-- Equation name is '_LC6_E19', type is buried 
_LC6_E19 = DFF( _EQ041, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ041 = !_LC1_A20 & !_LC6_E16 &  _LC6_E19
         # !_LC1_A20 &  _LC6_E19 & !_LC7_E21
         # !_LC1_A20 &  _LC6_E16 & !_LC6_E19 &  _LC7_E21;

-- Node name is ':69' from file "spglog00.tdf" line 47, column 2
-- Equation name is '_LC7_E21', type is buried 
_LC7_E21 = DFF( _EQ042, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ042 = !_LC1_A20 &  _LC6_E16 & !_LC7_E21
         # !_LC1_A20 & !_LC6_E16 &  _LC7_E21;

-- Node name is ':70' from file "spglog00.tdf" line 47, column 2
-- Equation name is '_LC6_E16', type is buried 
_LC6_E16 = DFF( _EQ043, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ043 = !_LC1_A20 & !_LC6_E16;

-- Node name is ':71' from file "spglog00.tdf" line 48, column 1
-- Equation name is '_LC1_A20', type is buried 
_LC1_A20 = DFF( _EQ044, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ044 =  _LC5_A20 &  _LC7_A12
         #  _LC2_A20 &  _LC7_A12 & !SAMP;

-- Node name is ':72' from file "spglog00.tdf" line 49, column 1
-- Equation name is '_LC9_A12', type is buried 
_LC9_A12 = DFF( _EQ045, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ045 = !_LC9_E15 &  _LC10_A12;

-- Node name is ':73' from file "spglog00.tdf" line 50, column 1
-- Equation name is '_LC8_A12', type is buried 
_LC8_A12 = DFF( _EQ046, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ046 =  _LC2_A7 &  _LC4_A12
         #  _LC1_E17 &  _LC4_A12
         #  _LC3_A12;

-- Node name is ':74' from file "spglog00.tdf" line 51, column 1
-- Equation name is '_LC6_A22', type is buried 
_LC6_A22 = DFF( _LC3_A12, GLOBAL( CLOCK),  VCC,  VCC);

-- Node name is ':75' from file "spglog00.tdf" line 52, column 1
-- Equation name is '_LC6_A14', type is buried 
_LC6_A14 = DFF( _EQ047, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ047 = !_LC3_A14 &  _LC6_A14
         # !_LC5_A14 &  _LC6_A14
         #  _LC6_A14 & !_LC7_A14
         #  _LC3_A14 &  _LC5_A14 & !_LC6_A14 &  _LC7_A14;

-- Node name is ':76' from file "spglog00.tdf" line 73, column 1
-- Equation name is '_LC6_A12', type is buried 
_LC6_A12 = DFF( _EQ048, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ048 =  _LC1_A14 &  _LC10_A12
         # !G
         #  _LC5_A12;

-- Node name is ':77' from file "spglog00.tdf" line 53, column 1
-- Equation name is '_LC4_C13', type is buried 
_LC4_C13 = DFF( _EQ049, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ049 = !G &  HSECOUT
         #  G &  TID0;

-- Node name is ':78' from file "spglog00.tdf" line 54, column 1
-- Equation name is '_LC6_B18', type is buried 
_LC6_B18 = DFF( _EQ050, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ050 =  FIELDSECOUT & !G
         #  G &  _LC7_B18;

-- Node name is ':79' from file "spglog00.tdf" line 55, column 1
-- Equation name is '_LC2_C13', type is buried 
_LC2_C13 = DFF( _EQ051, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ051 =  FRAMESECOUT & !G
         #  G &  _LC7_C13;

-- Node name is ':80' from file "spglog00.tdf" line 56, column 1
-- Equation name is '_LC6_C13', type is buried 
_LC6_C13 = DFF( _EQ052, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ052 = !G &  V8SECOUT
         #  G &  _LC8_C13;

-- Node name is ':81' from file "spglog00.tdf" line 57, column 1
-- Equation name is '_LC5_C13', type is buried 
_LC5_C13 = DFF( _EQ053, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ053 =  G &  HSECOUT
         # !G &  TID0;

-- Node name is ':82' from file "spglog00.tdf" line 58, column 1
-- Equation name is '_LC1_B18', type is buried 
_LC1_B18 = DFF( _EQ054, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ054 =  FIELDSECOUT &  G
         # !G &  _LC2_B18;

-- Node name is ':83' from file "spglog00.tdf" line 59, column 1
-- Equation name is '_LC6_C21', type is buried 
_LC6_C21 = DFF( _EQ055, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ055 =  FRAMESECOUT &  G
         # !G &  _LC1_C21;

-- Node name is ':84' from file "spglog00.tdf" line 60, column 1
-- Equation name is '_LC1_C13', type is buried 
_LC1_C13 = DFF( _EQ056, GLOBAL( CLOCK),  VCC,  VCC);
  _EQ056 =  G &  V8SECOUT
         # !G &  _LC3_C13;

-- Node name is '~139~1' from file "spglog00.tdf" line 90, column 16
-- Equation name is '~139~1', location is LC3_A14, type is buried.
-- synthesized logic cell 
_LC3_A14 = LCELL( _EQ057);
  _EQ057 = !_LC6_E16 & !_LC6_E19 & !_LC7_E21;

-- Node name is '~598~1' from file "spglog00.tdf" line 117, column 6
-- Equation name is '~598~1', location is LC1_A16, type is buried.
-- synthesized logic cell 
_LC1_A16 = LCELL( _EQ058);
  _EQ058 = !ADD & !SUPR
         #  SAMP;

-- Node name is '~598~2' from file "spglog00.tdf" line 117, column 6
-- Equation name is '~598~2', location is LC10_A20, type is buried.
-- synthesized logic cell 
_LC10_A20 = LCELL( _EQ059);
  _EQ059 = !G &  _LC1_A16 & !_LC6_E19 & !_LC6_E22
         #  G &  _LC1_A16 &  _LC6_E19 &  _LC6_E22;

-- Node name is '~598~3' from file "spglog00.tdf" line 117, column 6
-- Equation name is '~598~3', location is LC9_A20, type is buried.
-- synthesized logic cell 
_LC9_A20 = LCELL( _EQ060);
  _EQ060 =  _LC2_E15 &  _LC7_E21;

-- Node name is '~598~4' from file "spglog00.tdf" line 117, column 6
-- Equation name is '~598~4', location is LC5_A20, type is buried.
-- synthesized logic cell 
_LC5_A20 = LCELL( _EQ061);
  _EQ061 =  _LC7_E15 &  _LC9_A20 & !_LC9_E15 &  _LC10_A20;

-- Node name is '~598~5' from file "spglog00.tdf" line 117, column 6
-- Equation name is '~598~5', location is LC7_A12, type is buried.
-- synthesized logic cell 
_LC7_A12 = LCELL( _EQ062);
  _EQ062 = !_LC1_E17 &  _LC4_A12 & !_LC6_E16 &  _LC9_E17;

-- Node name is '~598~6' from file "spglog00.tdf" line 117, column 6
-- Equation name is '~598~6', location is LC1_A7, type is buried.
-- synthesized logic cell 
_LC1_A7  = LCELL( _EQ063);
  _EQ063 =  G & !_LC7_E21;

-- Node name is '~598~7' from file "spglog00.tdf" line 117, column 6
-- Equation name is '~598~7', location is LC8_A20, type is buried.
-- synthesized logic cell 
_LC8_A20 = LCELL( _EQ064);
  _EQ064 =  ADD &  _LC1_A7 &  _LC6_E19 &  _LC9_E15;

-- Node name is '~598~8' from file "spglog00.tdf" line 117, column 6
-- Equation name is '~598~8', location is LC3_A18, type is buried.
-- synthesized logic cell 
_LC3_A18 = LCELL( _EQ065);
  _EQ065 = !_LC2_E15 & !_LC6_E22 & !_LC7_E15;

-- Node name is '~598~9' from file "spglog00.tdf" line 117, column 6
-- Equation name is '~598~9', location is LC4_A20, type is buried.
-- synthesized logic cell 
_LC4_A20 = LCELL( _EQ066);
  _EQ066 = !ADD &  SUPR;

-- Node name is '~598~10' from file "spglog00.tdf" line 117, column 6
-- Equation name is '~598~10', location is LC7_A20, type is buried.
-- synthesized logic cell 
_LC7_A20 = LCELL( _EQ067);
  _EQ067 =  G &  _LC2_E15 &  _LC4_A20 & !_LC7_E21
         # !G & !_LC2_E15 &  _LC4_A20 &  _LC7_E21;

-- Node name is '~598~11' from file "spglog00.tdf" line 117, column 6
-- Equation name is '~598~11', location is LC3_A20, type is buried.
-- synthesized logic cell 
_LC3_A20 = LCELL( _EQ068);
  _EQ068 =  _LC7_A20
         #  ADD & !G &  _LC9_A20;

-- Node name is '~598~12' from file "spglog00.tdf" line 117, column 6
-- Equation name is '~598~12', location is LC6_A20, type is buried.
-- synthesized logic cell 
_LC6_A20 = LCELL( _EQ069);
  _EQ069 = !_LC6_E19 &  _LC6_E22 &  _LC7_E15 & !_LC9_E15;

-- Node name is '~598~13' from file "spglog00.tdf" line 117, column 6
-- Equation name is '~598~13', location is LC2_A20, type is buried.
-- synthesized logic cell 
_LC2_A20 = LCELL( _EQ070);
  _EQ070 =  _LC3_A18 &  _LC8_A20
         #  _LC3_A20 &  _LC6_A20;

-- Node name is '~637~1' from file "spglog00.tdf" line 122, column 9
-- Equation name is '~637~1', location is LC5_A14, type is buried.
-- synthesized logic cell 
_LC5_A14 = LCELL( _EQ071);
  _EQ071 =  _LC7_E15 &  _LC9_E15;

-- Node name is '~637~2' from file "spglog00.tdf" line 122, column 9
-- Equation name is '~637~2', location is LC8_A14, type is buried.
-- synthesized logic cell 
_LC8_A14 = LCELL( _EQ072);
  _EQ072 = !_LC6_A14
         # !ADD &  SAMP & !SUPR;

-- Node name is '~637~3' from file "spglog00.tdf" line 122, column 9
-- Equation name is '~637~3', location is LC4_A14, type is buried.
-- synthesized logic cell 
_LC4_A14 = LCELL( _EQ073);
  _EQ073 = !_LC6_E17 &  _LC7_E17 &  _LC8_A14 & !_LC9_E17;

-- Node name is '~637~4' from file "spglog00.tdf" line 122, column 9
-- Equation name is '~637~4', location is LC7_A14, type is buried.
-- synthesized logic cell 
_LC7_A14 = LCELL( _EQ074);
  _EQ074 =  _LC1_E17 & !_LC2_E15 &  _LC4_A14 & !_LC6_E22;

-- Node name is ':644' from file "spglog00.tdf" line 126, column 20
-- Equation name is '_LC6_A7', type is buried 
_LC6_A7  = LCELL( _EQ075);
  _EQ075 =  _LC2_E15 &  _LC6_E19 &  _LC6_E22 &  _LC7_E21;

-- Node name is ':648' from file "spglog00.tdf" line 126, column 20
-- Equation name is '_LC2_A7', type is buried 
_LC2_A7  = LCELL( _EQ076);
  _EQ076 =  _LC7_E15 &  _LC9_E17
         #  _LC9_E15 &  _LC9_E17
         #  _LC6_A7 &  _LC9_E17;

-- Node name is ':705' from file "spglog00.tdf" line 129, column 16
-- Equation name is '_LC3_A12', type is buried 
_LC3_A12 = LCELL( _EQ077);
  _EQ077 = !_LC9_E15 &  _LC10_A12;

-- Node name is ':741' from file "spglog00.tdf" line 143, column 13
-- Equation name is '_LC3_E19', type is buried 
_LC3_E19 = LCELL( _EQ078);
  _EQ078 =  _LC6_E16 &  _LC6_E19 &  _LC7_E21;

-- Node name is ':749' from file "spglog00.tdf" line 143, column 13
-- Equation name is '_LC5_E15', type is buried 
_LC5_E15 = LCELL( _EQ079);
  _EQ079 =  _LC2_E15 &  _LC3_E19 &  _LC6_E22;

-- Node name is ':757' from file "spglog00.tdf" line 143, column 13
-- Equation name is '_LC4_E15', type is buried 
_LC4_E15 = LCELL( _EQ080);
  _EQ080 =  _LC5_E15 &  _LC7_E15 &  _LC9_E15;

-- Node name is ':765' from file "spglog00.tdf" line 143, column 13
-- Equation name is '_LC5_E17', type is buried 
_LC5_E17 = LCELL( _EQ081);
  _EQ081 =  _LC1_E17 &  _LC4_E15 &  _LC9_E17;

-- Node name is '~835~1' from file "spglog00.tdf" line 148, column 8
-- Equation name is '~835~1', location is LC8_E19, type is buried.
-- synthesized logic cell 
_LC8_E19 = LCELL( _EQ082);
  _EQ082 = !G &  HSEC2 &  HSEC3
         #  G & !HSEC2 & !HSEC3;

-- Node name is '~835~2' from file "spglog00.tdf" line 148, column 8
-- Equation name is '~835~2', location is LC4_E17, type is buried.
-- synthesized logic cell 
_LC4_E17 = LCELL( _EQ083);
  _EQ083 =  HSEC7 & !HSEC8 &  HSEC9 &  HSEC10;

-- Node name is '~835~3' from file "spglog00.tdf" line 148, column 8
-- Equation name is '~835~3', location is LC10_E15, type is buried.
-- synthesized logic cell 
_LC10_E15 = LCELL( _EQ084);
  _EQ084 =  HSEC1 &  HSEC4 &  HSEC5 & !HSEC6;

-- Node name is ':845' from file "spglog00.tdf" line 158, column 18
-- Equation name is '_LC9_C3', type is buried 
_LC9_C3  = LCELL( _EQ085);
  _EQ085 =  VSEC0 &  VSEC1;

-- Node name is ':849' from file "spglog00.tdf" line 158, column 18
-- Equation name is '_LC5_C3', type is buried 
_LC5_C3  = LCELL( _EQ086);
  _EQ086 =  _LC9_C3 &  VSEC2;

-- Node name is ':853' from file "spglog00.tdf" line 158, column 18
-- Equation name is '_LC1_C9', type is buried 
_LC1_C9  = LCELL( _EQ087);
  _EQ087 =  _LC5_C3 &  VSEC3;

-- Node name is ':857' from file "spglog00.tdf" line 158, column 18
-- Equation name is '_LC6_C9', type is buried 
_LC6_C9  = LCELL( _EQ088);
  _EQ088 =  _LC5_C3 &  VSEC3 &  VSEC4;

-- Node name is ':861' from file "spglog00.tdf" line 158, column 18
-- Equation name is '_LC2_C11', type is buried 
_LC2_C11 = LCELL( _EQ089);
  _EQ089 =  _LC5_C3 &  VSEC3 &  VSEC4 &  VSEC5;

-- Node name is ':865' from file "spglog00.tdf" line 158, column 18
-- Equation name is '_LC3_D5', type is buried 
_LC3_D5  = LCELL( _EQ090);
  _EQ090 =  _LC2_C11 &  VSEC6;

-- Node name is ':869' from file "spglog00.tdf" line 158, column 18
-- Equation name is '_LC10_D5', type is buried 
_LC10_D5 = LCELL( _EQ091);
  _EQ091 =  _LC3_D5 &  VSEC7;

-- Node name is ':873' from file "spglog00.tdf" line 158, column 18
-- Equation name is '_LC4_D5', type is buried 
_LC4_D5  = LCELL( _EQ092);
  _EQ092 =  _LC10_D5 &  VSEC8;

-- Node name is ':877' from file "spglog00.tdf" line 158, column 18
-- Equation name is '_LC5_D5', type is buried 
_LC5_D5  = LCELL( _EQ093);
  _EQ093 =  _LC10_D5 &  VSEC8 &  VSEC9;

-- Node name is ':881' from file "spglog00.tdf" line 158, column 18
-- Equation name is '_LC9_D5', type is buried 
_LC9_D5  = LCELL( _EQ094);
  _EQ094 =  _LC10_D5 &  VSEC8 &  VSEC9 &  VSEC10;

-- Node name is '~953~1' from file "spglog00.tdf" line 166, column 33
-- Equation name is '~953~1', location is LC9_B4, type is buried.
-- synthesized logic cell 
_LC9_B4  = LCELL( _EQ095);
  _EQ095 =  VSEC1 & !VSEC4 &  VSEC7 &  VSEC11;

-- Node name is '~953~2' from file "spglog00.tdf" line 166, column 33
-- Equation name is '~953~2', location is LC5_B4, type is buried.
-- synthesized logic cell 
_LC5_B4  = LCELL( _EQ096);
  _EQ096 =  _LC8_B11 &  _LC9_B4 &  VSEC8 & !VSEC10;

-- Node name is '~970~1' from file "spglog00.tdf" line 167, column 33
-- Equation name is '~970~1', location is LC8_B4, type is buried.
-- synthesized logic cell 
_LC8_B4  = LCELL( _EQ097);
  _EQ097 = !VSEC1 &  VSEC4 & !VSEC7;

-- Node name is '~970~2' from file "spglog00.tdf" line 167, column 33
-- Equation name is '~970~2', location is LC4_B4, type is buried.
-- synthesized logic cell 
_LC4_B4  = LCELL( _EQ098);
  _EQ098 =  G &  VSEC3 & !VSEC6 &  VSEC10;

-- Node name is '~970~3' from file "spglog00.tdf" line 167, column 33
-- Equation name is '~970~3', location is LC7_B4, type is buried.
-- synthesized logic cell 
_LC7_B4  = LCELL( _EQ099);
  _EQ099 =  _LC4_B4 &  _LC8_B4 & !VSEC8 & !VSEC11;

-- Node name is '~971~1' from file "spglog00.tdf" line 167, column 8
-- Equation name is '~971~1', location is LC7_B7, type is buried.
-- synthesized logic cell 
_LC7_B7  = LCELL( _EQ100);
  _EQ100 =  VSEC0 & !VSEC9;

-- Node name is '~971~2' from file "spglog00.tdf" line 167, column 8
-- Equation name is '~971~2', location is LC3_B4, type is buried.
-- synthesized logic cell 
_LC3_B4  = LCELL( _EQ101);
  _EQ101 =  _LC7_B7 & !VSEC2;

-- Node name is '~1228~1' from file "spglog00.tdf" line 191, column 13
-- Equation name is '~1228~1', location is LC1_C3, type is buried.
-- synthesized logic cell 
_LC1_C3  = LCELL( _EQ102);
  _EQ102 =  _LC9_C3 & !VSEC2 & !VSEC8 &  VSEC10;

-- Node name is '~1228~2' from file "spglog00.tdf" line 191, column 13
-- Equation name is '~1228~2', location is LC10_C1, type is buried.
-- synthesized logic cell 
_LC10_C1 = LCELL( _EQ103);
  _EQ103 =  _LC1_C3 &  _LC5_C1 &  VSEC5;

-- Node name is '~1228~3' from file "spglog00.tdf" line 191, column 13
-- Equation name is '~1228~3', location is LC8_C3, type is buried.
-- synthesized logic cell 
_LC8_C3  = LCELL( _EQ104);
  _EQ104 = !VSEC1 &  VSEC2;

-- Node name is '~1228~4' from file "spglog00.tdf" line 191, column 13
-- Equation name is '~1228~4', location is LC8_C1, type is buried.
-- synthesized logic cell 
_LC8_C1  = LCELL( _EQ105);
  _EQ105 =  _LC8_C3 & !VSEC5 &  VSEC8 &  VSEC10;

-- Node name is '~1228~5' from file "spglog00.tdf" line 191, column 13
-- Equation name is '~1228~5', location is LC4_B2, type is buried.
-- synthesized logic cell 
_LC4_B2  = LCELL( _EQ106);
  _EQ106 =  _LC3_B8 &  VSEC1 & !VSEC8 & !VSEC10;

-- Node name is '~1228~6' from file "spglog00.tdf" line 191, column 13
-- Equation name is '~1228~6', location is LC7_C1, type is buried.
-- synthesized logic cell 
_LC7_C1  = LCELL( _EQ107);
  _EQ107 =  _LC10_C1
         #  _LC2_C1 &  _LC8_C1
         #  _LC2_C1 &  _LC4_B2;

-- Node name is '~1228~7' from file "spglog00.tdf" line 191, column 13
-- Equation name is '~1228~7', location is LC3_C6, type is buried.
-- synthesized logic cell 
_LC3_C6  = LCELL( _EQ108);
  _EQ108 =  _LC8_C3 & !VSEC0 &  VSEC11;

-- Node name is '~1228~8' from file "spglog00.tdf" line 191, column 13
-- Equation name is '~1228~8', location is LC6_C1, type is buried.
-- synthesized logic cell 
_LC6_C1  = LCELL( _EQ109);
  _EQ109 =  _LC3_C6 &  _LC5_C1 & !VSEC8 & !VSEC10;

-- Node name is '~1228~9' from file "spglog00.tdf" line 191, column 13
-- Equation name is '~1228~9', location is LC3_B6, type is buried.
-- synthesized logic cell 
_LC3_B6  = LCELL( _EQ110);
  _EQ110 =  _LC6_B6 & !VSEC4 & !VSEC8 & !VSEC10;

-- Node name is '~1228~10' from file "spglog00.tdf" line 191, column 13
-- Equation name is '~1228~10', location is LC7_B6, type is buried.
-- synthesized logic cell 
_LC7_B6  = LCELL( _EQ111);
  _EQ111 = !VSEC4 & !VSEC8 & !VSEC10;

-- Node name is '~1228~11' from file "spglog00.tdf" line 191, column 13
-- Equation name is '~1228~11', location is LC1_B6, type is buried.
-- synthesized logic cell 
_LC1_B6  = LCELL( _EQ112);
  _EQ112 =  G &  VSEC2 &  VSEC3;

-- Node name is '~1228~12' from file "spglog00.tdf" line 191, column 13
-- Equation name is '~1228~12', location is LC4_B6, type is buried.
-- synthesized logic cell 
_LC4_B6  = LCELL( _EQ113);
  _EQ113 =  _LC1_B6 &  _LC7_B6 & !VSEC0 &  VSEC1;

-- Node name is '~1228~13' from file "spglog00.tdf" line 191, column 13
-- Equation name is '~1228~13', location is LC2_C3, type is buried.
-- synthesized logic cell 
_LC2_C3  = LCELL( _EQ114);
  _EQ114 =  _LC8_C3 & !VSEC0 &  VSEC8 & !VSEC10;

-- Node name is '~1228~14' from file "spglog00.tdf" line 191, column 13
-- Equation name is '~1228~14', location is LC4_C3, type is buried.
-- synthesized logic cell 
_LC4_C3  = LCELL( _EQ115);
  _EQ115 =  G &  _LC2_C3 & !VSEC3
         # !G &  _LC1_C3 &  VSEC3;

-- Node name is '~1228~15' from file "spglog00.tdf" line 191, column 13
-- Equation name is '~1228~15', location is LC9_B10, type is buried.
-- synthesized logic cell 
_LC9_B10 = LCELL( _EQ116);
  _EQ116 =  _LC4_B6 &  VSEC9
         #  _LC4_C3 &  VSEC4 &  VSEC9;

-- Node name is '~1228~16' from file "spglog00.tdf" line 191, column 13
-- Equation name is '~1228~16', location is LC4_B10, type is buried.
-- synthesized logic cell 
_LC4_B10 = LCELL( _EQ117);
  _EQ117 =  _LC3_B6 & !VSEC7 & !VSEC11
         #  _LC9_B10 & !VSEC7 & !VSEC11;

-- Node name is '~1228~17' from file "spglog00.tdf" line 191, column 13
-- Equation name is '~1228~17', location is LC8_B10, type is buried.
-- synthesized logic cell 
_LC8_B10 = LCELL( _EQ118);
  _EQ118 = !G &  _LC6_C1 &  VSEC3
         #  _LC4_B10;

-- Node name is '~1228~18' from file "spglog00.tdf" line 191, column 13
-- Equation name is '~1228~18', location is LC3_B10, type is buried.
-- synthesized logic cell 
_LC3_B10 = LCELL( _EQ119);
  _EQ119 = !VSEC4 & !VSEC9;

-- Node name is '~1228~19' from file "spglog00.tdf" line 191, column 13
-- Equation name is '~1228~19', location is LC7_B10, type is buried.
-- synthesized logic cell 
_LC7_B10 = LCELL( _EQ120);
  _EQ120 =  _LC3_B10 &  _LC5_C3 & !VSEC5 & !VSEC7;

-- Node name is '~1228~20' from file "spglog00.tdf" line 191, column 13
-- Equation name is '~1228~20', location is LC6_B4, type is buried.
-- synthesized logic cell 
_LC6_B4  = LCELL( _EQ121);
  _EQ121 =  _LC2_B9 & !VSEC4 &  VSEC7;

-- Node name is '~1228~21' from file "spglog00.tdf" line 191, column 13
-- Equation name is '~1228~21', location is LC2_B4, type is buried.
-- synthesized logic cell 
_LC2_B4  = LCELL( _EQ122);
  _EQ122 =  _LC3_B8 &  _LC6_B4
         #  _LC3_B8 &  _LC7_B7 &  _LC8_B4;

-- Node name is '~1228~22' from file "spglog00.tdf" line 191, column 13
-- Equation name is '~1228~22', location is LC2_B10, type is buried.
-- synthesized logic cell 
_LC2_B10 = LCELL( _EQ123);
  _EQ123 =  G &  _LC7_B10 & !VSEC3
         # !G &  _LC2_B4 &  VSEC3;

-- Node name is '~1228~23' from file "spglog00.tdf" line 191, column 13
-- Equation name is '~1228~23', location is LC6_B10, type is buried.
-- synthesized logic cell 
_LC6_B10 = LCELL( _EQ124);
  _EQ124 =  _LC2_B10 &  VSEC8 & !VSEC10 & !VSEC11;

-- Node name is '~1228~24' from file "spglog00.tdf" line 191, column 13
-- Equation name is '~1228~24', location is LC1_B10, type is buried.
-- synthesized logic cell 
_LC1_B10 = LCELL( _EQ125);
  _EQ125 =  _LC8_B10 & !VSEC5 & !VSEC6
         #  _LC6_B10 & !VSEC6;

-- Node name is '~1228~25' from file "spglog00.tdf" line 191, column 13
-- Equation name is '~1228~25', location is LC7_C3, type is buried.
-- synthesized logic cell 
_LC7_C3  = LCELL( _EQ126);
  _EQ126 =  _LC9_C3 & !VSEC2 &  VSEC10;

-- Node name is '~1338~1' from file "spglog00.tdf" line 200, column 13
-- Equation name is '~1338~1', location is LC8_B11, type is buried.
-- synthesized logic cell 
_LC8_B11 = LCELL( _EQ127);
  _EQ127 = !G & !VSEC3 &  VSEC6;

-- Node name is '~1338~2' from file "spglog00.tdf" line 200, column 13
-- Equation name is '~1338~2', location is LC5_C1, type is buried.
-- synthesized logic cell 
_LC5_C1  = LCELL( _EQ128);
  _EQ128 = !VSEC4 &  VSEC7 & !VSEC9;

-- Node name is '~1338~3' from file "spglog00.tdf" line 200, column 13
-- Equation name is '~1338~3', location is LC2_C1, type is buried.
-- synthesized logic cell 
_LC2_C1  = LCELL( _EQ129);
  _EQ129 = !VSEC0 &  VSEC4 & !VSEC7 &  VSEC9;

-- Node name is '~1338~4' from file "spglog00.tdf" line 200, column 13
-- Equation name is '~1338~4', location is LC3_B8, type is buried.
-- synthesized logic cell 
_LC3_B8  = LCELL( _EQ130);
  _EQ130 = !VSEC2 &  VSEC5;

-- Node name is '~1338~5' from file "spglog00.tdf" line 200, column 13
-- Equation name is '~1338~5', location is LC6_B6, type is buried.
-- synthesized logic cell 
_LC6_B6  = LCELL( _EQ131);
  _EQ131 =  _LC7_B7 & !VSEC1 & !VSEC2 & !VSEC3;

-- Node name is '~1338~6' from file "spglog00.tdf" line 200, column 13
-- Equation name is '~1338~6', location is LC2_B9, type is buried.
-- synthesized logic cell 
_LC2_B9  = LCELL( _EQ132);
  _EQ132 = !VSEC0 &  VSEC1 &  VSEC9;

-- Node name is '~1338~7' from file "spglog00.tdf" line 200, column 13
-- Equation name is '~1338~7', location is LC3_C1, type is buried.
-- synthesized logic cell 
_LC3_C1  = LCELL( _EQ133);
  _EQ133 =  _LC2_C1 &  _LC8_B11 &  _LC8_C1;

-- Node name is '~1338~8' from file "spglog00.tdf" line 200, column 13
-- Equation name is '~1338~8', location is LC4_C1, type is buried.
-- synthesized logic cell 
_LC4_C1  = LCELL( _EQ134);
  _EQ134 =  _LC5_C1 &  _LC7_C3 &  _LC8_B11 &  VSEC5;

-- Node name is '~1338~9' from file "spglog00.tdf" line 200, column 13
-- Equation name is '~1338~9', location is LC8_B6, type is buried.
-- synthesized logic cell 
_LC8_B6  = LCELL( _EQ135);
  _EQ135 =  _LC1_B6 &  _LC2_B9
         #  _LC6_B6;

-- Node name is '~1338~10' from file "spglog00.tdf" line 200, column 13
-- Equation name is '~1338~10', location is LC6_B8, type is buried.
-- synthesized logic cell 
_LC6_B8  = LCELL( _EQ136);
  _EQ136 = !VSEC5 & !VSEC6;

-- Node name is '~1338~11' from file "spglog00.tdf" line 200, column 13
-- Equation name is '~1338~11', location is LC2_B6, type is buried.
-- synthesized logic cell 
_LC2_B6  = LCELL( _EQ137);
  _EQ137 =  _LC2_B9 &  _LC3_B8 &  _LC8_B11 &  VSEC4;

-- Node name is '~1338~12' from file "spglog00.tdf" line 200, column 13
-- Equation name is '~1338~12', location is LC5_B6, type is buried.
-- synthesized logic cell 
_LC5_B6  = LCELL( _EQ138);
  _EQ138 =  _LC6_B8 &  _LC8_B6 & !VSEC4
         #  _LC2_B6;

-- Node name is '~1338~13' from file "spglog00.tdf" line 200, column 13
-- Equation name is '~1338~13', location is LC9_C1, type is buried.
-- synthesized logic cell 
_LC9_C1  = LCELL( _EQ139);
  _EQ139 =  _LC4_C1
         #  _LC5_B6 & !VSEC7 & !VSEC10;

-- Node name is '~1355~1' from file "spglog00.tdf" line 215, column 8
-- Equation name is '~1355~1', location is LC8_C13, type is buried.
-- synthesized logic cell 
_LC8_C13 = LCELL( _EQ140);
  _EQ140 =  TID0 &  V8REF
         #  _LC6_C13 & !TID0;

-- Node name is '~1365~1' from file "spglog00.tdf" line 219, column 8
-- Equation name is '~1365~1', location is LC3_C13, type is buried.
-- synthesized logic cell 
_LC3_C13 = LCELL( _EQ141);
  _EQ141 =  _LC1_C13 & !TID0
         #  TID0 &  V8REF;

-- Node name is '~1375~1' from file "spglog00.tdf" line 230, column 8
-- Equation name is '~1375~1', location is LC7_B18, type is buried.
-- synthesized logic cell 
_LC7_B18 = LCELL( _EQ142);
  _EQ142 = !FIELDREF &  TID0
         #  _LC6_B18 & !TID0;

-- Node name is '~1386~1' from file "spglog00.tdf" line 234, column 8
-- Equation name is '~1386~1', location is LC2_B18, type is buried.
-- synthesized logic cell 
_LC2_B18 = LCELL( _EQ143);
  _EQ143 =  _LC1_B18 & !TID0
         # !FIELDREF &  TID0;

-- Node name is '~1396~1' from file "spglog00.tdf" line 238, column 8
-- Equation name is '~1396~1', location is LC7_C13, type is buried.
-- synthesized logic cell 
_LC7_C13 = LCELL( _EQ144);
  _EQ144 = !FRAMEREF &  TID0
         #  _LC2_C13 & !TID0;

-- Node name is '~1407~1' from file "spglog00.tdf" line 242, column 8
-- Equation name is '~1407~1', location is LC1_C21, type is buried.
-- synthesized logic cell 
_LC1_C21 = LCELL( _EQ145);
  _EQ145 =  _LC6_C21 & !TID0
         # !FRAMEREF &  TID0;

-- Node name is ':1411' from file "spglog00.tdf" line 245, column 22
-- Equation name is '_LC1_A12', type is buried 
_LC1_A12 = LCELL( _EQ146);
  _EQ146 =  _LC6_E16 &  _LC6_E19
         #  _LC6_E19 &  _LC7_E21
         #  _LC6_E22;

-- Node name is ':1417' from file "spglog00.tdf" line 245, column 22
-- Equation name is '_LC2_A12', type is buried 
_LC2_A12 = LCELL( _EQ147);
  _EQ147 =  _LC1_A12 &  _LC2_E15 &  _LC9_E15
         #  _LC7_E15 &  _LC9_E15;

-- Node name is '~1423~1' from file "spglog00.tdf" line 245, column 22
-- Equation name is '~1423~1', location is LC4_A12, type is buried.
-- synthesized logic cell 
_LC4_A12 = LCELL( _EQ148);
  _EQ148 =  _LC6_E17 &  _LC7_E17;

-- Node name is ':1423' from file "spglog00.tdf" line 245, column 22
-- Equation name is '_LC5_A12', type is buried 
_LC5_A12 = LCELL( _EQ149);
  _EQ149 =  _LC2_A12 &  _LC4_A12
         #  _LC4_A12 &  _LC9_E17
         #  _LC1_E17 &  _LC4_A12;

-- Node name is ':1437' from file "spglog00.tdf" line 245, column 40
-- Equation name is '_LC1_A14', type is buried 
_LC1_A14 = LCELL( _EQ150);
  _EQ150 = !_LC2_E15 & !_LC6_E19
         # !_LC2_E15 & !_LC6_E22
         # !_LC5_A14;

-- Node name is '~1450~1' from file "spglog00.tdf" line 245, column 40
-- Equation name is '~1450~1', location is LC10_A12, type is buried.
-- synthesized logic cell 
_LC10_A12 = LCELL( _EQ151);
  _EQ151 = !_LC1_E17 & !_LC6_E17 & !_LC7_E17 & !_LC9_E17;



Project Information                         c:\snj\pt5220\sbp\pld\spglog00.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Multi-Level

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'FLEX6000' family

      CARRY_CHAIN                         = ignore
      CARRY_CHAIN_LENGTH                  = 32
      CASCADE_CHAIN                       = ignore
      CASCADE_CHAIN_LENGTH                = 2
      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SUBFACTOR_EXTRACTION                = on
      IGNORE_SOFT_BUFFERS                 = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:01
   Database Builder                       00:00:01
   Logic Synthesizer                      00:00:04
   Partitioner                            00:00:03
   Fitter                                 00:01:03
   Timing SNF Extractor                   00:00:02
   Assembler                              00:00:04
   --------------------------             --------
   Total Time                             00:01:18


Memory Allocated
-----------------

Peak memory allocated during compilation  = 13,919K
