It's an operational transconductance amplifier (OTA) topology 

Specs:

Technology: 180-nm CMOS

Supply voltage: 2.5 V

Closed loop gain: 2

Phase margin at the required ACL: > 70°

CM input range – low: < 0 V

CM input range – high: > 1 V

Differential output swing: 1.2 Vpk-to-pk

Capacitive load: 500 fF

DC Loop gain: > 60 dB

CL settling time for 1 % error: < 100 ns

Application: 
negative feedback inverting topology using capacitive network of Cin= 2 pF, CF= 1 pF.

The Design using Analog designers toolbox (ADT) and open & closed-loop simulations on Cadence virtuoso.
