<?xml version="1.0" encoding="UTF-8" ?>
<SynplifyOutput>
	<result>Success</result>
	<design>SF2project</design>
	<target_verilog>X:\Graduate\ECEN5863\ProgrammableLogic\Homework2Practical\SF2Project\SF2project\synthesis\SF2project.vm</target_verilog>
</SynplifyOutput>
