
          Lattice Mapping Report File for Design Module 'Practica0'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t TQFP144 -s 5 -oc Commercial
     practica0_impl1.ngd -o practica0_impl1_map.ncd -pr practica0_impl1.prf -mp
     practica0_impl1.mrp -lpf D:/Desktop/Diseno de Sistemas
     Digitales/Departamental 1/Practica 0/impl1/practica0_impl1.lpf -lpf
     D:/Desktop/Diseno de Sistemas Digitales/Departamental 1/Practica
     0/practica0.lpf -c 0 -gui 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HETQFP144
Target Performance:   5
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.11.0.396.4
Mapped on:  01/30/20  22:37:12

Design Summary
--------------

   Number of registers:      0 out of  7209 (0%)
      PFU registers:            0 out of  6864 (0%)
      PIO registers:            0 out of   345 (0%)
   Number of SLICEs:         5 out of  3432 (0%)
      SLICEs as Logic/ROM:      5 out of  3432 (0%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:          0 out of  3432 (0%)
   Number of LUT4s:          9 out of  6864 (0%)
      Number used as logic LUTs:          9
      Number used as distributed RAM:     0
      Number used as ripple logic:        0
      Number used as shift registers:     0
   Number of PIO sites used: 17 + 4(JTAG) out of 115 (18%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:        0 out of 1 (0%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : No
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  0
   Number of Clock Enables:  0
   Number of LSRs:  0

                                    Page 1




Design:  Practica0                                     Date:  01/30/20  22:37:12

Design Summary (cont)
---------------------
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net sel_c: 3 loads
     Net aux_0: 2 loads
     Net codigo_0: 2 loads
     Net n156: 2 loads
     Net n157: 2 loads
     Net n158: 2 loads
     Net n4: 2 loads
     Net ref_c_0: 2 loads
     Net ref_c_1: 2 loads
     Net ref_c_2: 2 loads




   Number of warnings:  0
   Number of errors:    0
     

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| display[6]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| display[5]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| display[4]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| display[3]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| display[2]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| display[1]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| display[0]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| a[2]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| a[1]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| a[0]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| b[2]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| b[1]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

                                    Page 2




Design:  Practica0                                     Date:  01/30/20  22:37:12

IO (PIO) Attributes (cont)
--------------------------
| b[0]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ref[2]              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ref[1]              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ref[0]              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| sel                 | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block GSR_INST undriven or does not drive anything - clipped.

     

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 57 MB
        
































                                    Page 3


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights
     reserved.
