10:24:51 INFO  : Registering command handlers for Vitis TCF services
10:24:51 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Zynq\vitis\axi_gpio_fsbl\vitis\temp_xsdb_launch_script.tcl
10:24:54 INFO  : Platform repository initialization has completed.
10:24:55 INFO  : XSCT server has started successfully.
10:25:02 INFO  : plnx-install-location is set to ''
10:25:02 INFO  : Successfully done setting XSCT server connection channel  
10:25:02 INFO  : Successfully done query RDI_DATADIR 
10:25:02 INFO  : Successfully done setting workspace for the tool. 
10:26:00 INFO  : Result from executing command 'getProjects': system_wrapper
10:26:00 INFO  : Result from executing command 'getPlatforms': 
10:26:00 WARN  : An unexpected exception occurred in the module 'platform project logging'
10:26:00 INFO  : Platform 'system_wrapper' is added to custom repositories.
10:26:09 INFO  : Platform 'system_wrapper' is added to custom repositories.
10:27:21 INFO  : Result from executing command 'getProjects': system_wrapper
10:27:21 INFO  : Result from executing command 'getPlatforms': system_wrapper|D:/Zynq/vitis/axi_gpio_fsbl/vitis/system_wrapper/export/system_wrapper/system_wrapper.xpfm
10:27:21 INFO  : Checking for BSP changes to sync application flags for project 'axi_gpio_fsbl'...
10:31:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:31:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C306AFE5ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C306AFE5ABCD-23727093-0"}' command is executed.
10:31:05 ERROR : fpga configuration failed. DONE PIN is not HIGH
10:31:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:31:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C306AFE5ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C306AFE5ABCD-23727093-0"}' command is executed.
10:31:49 ERROR : fpga configuration failed. DONE PIN is not HIGH
10:32:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:32:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C306AFE5ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C306AFE5ABCD-23727093-0"}' command is executed.
10:32:50 ERROR : fpga configuration failed. DONE PIN is not HIGH
10:33:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:33:00 INFO  : Jtag cable 'Digilent JTAG-SMT2 C306AFE5ABCD' is selected.
10:33:00 INFO  : 'jtag frequency' command is executed.
10:33:00 INFO  : Context for 'APU' is selected.
10:33:00 INFO  : System reset is completed.
10:33:03 INFO  : 'after 3000' command is executed.
10:33:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C306AFE5ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C306AFE5ABCD-23727093-0"}' command is executed.
10:33:06 INFO  : Device configured successfully with "D:/Zynq/vitis/axi_gpio_fsbl/vitis/axi_gpio_fsbl/_ide/bitstream/system_wrapper.bit"
10:33:06 INFO  : Context for 'APU' is selected.
10:33:06 INFO  : Hardware design and registers information is loaded from 'D:/Zynq/vitis/axi_gpio_fsbl/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
10:33:06 INFO  : 'configparams force-mem-access 1' command is executed.
10:33:06 INFO  : Context for 'APU' is selected.
10:33:06 INFO  : Sourcing of 'D:/Zynq/vitis/axi_gpio_fsbl/vitis/axi_gpio_fsbl/_ide/psinit/ps7_init.tcl' is done.
10:33:06 INFO  : 'ps7_init' command is executed.
10:33:06 INFO  : 'ps7_post_config' command is executed.
10:33:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:33:06 INFO  : The application 'D:/Zynq/vitis/axi_gpio_fsbl/vitis/axi_gpio_fsbl/Debug/axi_gpio_fsbl.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:33:07 INFO  : 'configparams force-mem-access 0' command is executed.
10:33:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C306AFE5ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C306AFE5ABCD-23727093-0"}
fpga -file D:/Zynq/vitis/axi_gpio_fsbl/vitis/axi_gpio_fsbl/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Zynq/vitis/axi_gpio_fsbl/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Zynq/vitis/axi_gpio_fsbl/vitis/axi_gpio_fsbl/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Zynq/vitis/axi_gpio_fsbl/vitis/axi_gpio_fsbl/Debug/axi_gpio_fsbl.elf
configparams force-mem-access 0
----------------End of Script----------------

10:33:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:33:07 INFO  : 'con' command is executed.
10:33:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:33:07 INFO  : Launch script is exported to file 'D:\Zynq\vitis\axi_gpio_fsbl\vitis\axi_gpio_fsbl_system\_ide\scripts\debugger_axi_gpio_fsbl-default.tcl'
10:34:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:34:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C306AFE5ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C306AFE5ABCD-23727093-0"}' command is executed.
10:34:58 ERROR : fpga configuration failed. DONE PIN is not HIGH
10:36:58 INFO  : Result from executing command 'getProjects': system_wrapper
10:36:58 INFO  : Result from executing command 'getPlatforms': system_wrapper|D:/Zynq/vitis/axi_gpio_fsbl/vitis/system_wrapper/export/system_wrapper/system_wrapper.xpfm
10:36:58 INFO  : Checking for BSP changes to sync application flags for project 'axi_gpio_fsbl'...
10:37:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:37:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C306AFE5ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C306AFE5ABCD-23727093-0"}' command is executed.
10:37:20 ERROR : fpga configuration failed. DONE PIN is not HIGH
10:39:10 INFO  : Disconnected from the channel tcfchan#3.
10:39:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:39:11 INFO  : Jtag cable 'Digilent JTAG-SMT2 C306AFE5ABCD' is selected.
10:39:11 INFO  : 'jtag frequency' command is executed.
10:39:11 INFO  : Context for 'APU' is selected.
10:39:11 INFO  : System reset is completed.
10:39:14 INFO  : 'after 3000' command is executed.
10:39:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C306AFE5ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C306AFE5ABCD-23727093-0"}' command is executed.
10:39:17 INFO  : Device configured successfully with "D:/Zynq/vitis/axi_gpio_fsbl/vitis/axi_gpio_fsbl/_ide/bitstream/system_wrapper.bit"
10:39:17 INFO  : Context for 'APU' is selected.
10:39:17 INFO  : Hardware design and registers information is loaded from 'D:/Zynq/vitis/axi_gpio_fsbl/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
10:39:17 INFO  : 'configparams force-mem-access 1' command is executed.
10:39:17 INFO  : Context for 'APU' is selected.
10:39:17 INFO  : Sourcing of 'D:/Zynq/vitis/axi_gpio_fsbl/vitis/axi_gpio_fsbl/_ide/psinit/ps7_init.tcl' is done.
10:39:17 INFO  : 'ps7_init' command is executed.
10:39:17 INFO  : 'ps7_post_config' command is executed.
10:39:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:39:17 INFO  : The application 'D:/Zynq/vitis/axi_gpio_fsbl/vitis/axi_gpio_fsbl/Debug/axi_gpio_fsbl.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:39:17 INFO  : 'configparams force-mem-access 0' command is executed.
10:39:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C306AFE5ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C306AFE5ABCD-23727093-0"}
fpga -file D:/Zynq/vitis/axi_gpio_fsbl/vitis/axi_gpio_fsbl/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Zynq/vitis/axi_gpio_fsbl/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Zynq/vitis/axi_gpio_fsbl/vitis/axi_gpio_fsbl/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Zynq/vitis/axi_gpio_fsbl/vitis/axi_gpio_fsbl/Debug/axi_gpio_fsbl.elf
configparams force-mem-access 0
----------------End of Script----------------

10:39:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:39:18 INFO  : 'con' command is executed.
10:39:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:39:18 INFO  : Launch script is exported to file 'D:\Zynq\vitis\axi_gpio_fsbl\vitis\axi_gpio_fsbl_system\_ide\scripts\debugger_axi_gpio_fsbl-default.tcl'
10:40:07 INFO  : Disconnected from the channel tcfchan#7.
10:40:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:40:08 INFO  : Jtag cable 'Digilent JTAG-SMT2 C306AFE5ABCD' is selected.
10:40:08 INFO  : 'jtag frequency' command is executed.
10:40:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C306AFE5ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C306AFE5ABCD-23727093-0"}' command is executed.
10:40:10 INFO  : Device configured successfully with "D:/Zynq/vitis/axi_gpio_fsbl/vitis/axi_gpio_fsbl/_ide/bitstream/system_wrapper.bit"
10:40:10 INFO  : Context for 'APU' is selected.
10:40:10 INFO  : Hardware design and registers information is loaded from 'D:/Zynq/vitis/axi_gpio_fsbl/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
10:40:10 INFO  : 'configparams force-mem-access 1' command is executed.
10:40:10 INFO  : Context for 'APU' is selected.
10:40:10 INFO  : 'stop' command is executed.
10:40:10 INFO  : Sourcing of 'D:/Zynq/vitis/axi_gpio_fsbl/vitis/axi_gpio_fsbl/_ide/psinit/ps7_init.tcl' is done.
10:40:11 INFO  : 'ps7_init' command is executed.
10:40:11 INFO  : 'ps7_post_config' command is executed.
10:40:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:40:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:40:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:40:11 INFO  : The application 'D:/Zynq/vitis/axi_gpio_fsbl/vitis/axi_gpio_fsbl/Debug/axi_gpio_fsbl.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:40:11 INFO  : 'configparams force-mem-access 0' command is executed.
10:40:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C306AFE5ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C306AFE5ABCD-23727093-0"}
fpga -file D:/Zynq/vitis/axi_gpio_fsbl/vitis/axi_gpio_fsbl/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Zynq/vitis/axi_gpio_fsbl/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source D:/Zynq/vitis/axi_gpio_fsbl/vitis/axi_gpio_fsbl/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Zynq/vitis/axi_gpio_fsbl/vitis/axi_gpio_fsbl/Debug/axi_gpio_fsbl.elf
configparams force-mem-access 0
----------------End of Script----------------

10:40:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:40:11 INFO  : 'con' command is executed.
10:40:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:40:11 INFO  : Launch script is exported to file 'D:\Zynq\vitis\axi_gpio_fsbl\vitis\axi_gpio_fsbl_system\_ide\scripts\debugger_axi_gpio_fsbl-default.tcl'
10:40:44 INFO  : Disconnected from the channel tcfchan#8.
10:41:16 INFO  : Checking for BSP changes to sync application flags for project 'axi_gpio_fsbl'...
10:41:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:41:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C306AFE5ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C306AFE5ABCD-23727093-0"}' command is executed.
10:41:35 ERROR : fpga configuration failed. DONE PIN is not HIGH
10:42:00 INFO  : Checking for BSP changes to sync application flags for project 'axi_gpio_fsbl'...
