<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>SAME70 Xplained Software Package: libraries/libchip/include/same70/component/component_twihs.h Source File</title>
<link href="common/style.css" rel="stylesheet" type="text/css"/>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
    <div id="body">
        <div id="title">  SAME70 Xplained Software Package 1.5</div>
        <div id="banner"></div>

<!-- Generated by Doxygen 1.7.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div class="navpath">
    <ul>
      <li><a class="el" href="dir_81818f1c1b01098ad6d8389f2aaf9f72.html">libraries</a>      </li>
      <li><a class="el" href="dir_33c8d9ef0c748cf5c50df7dbf441839e.html">libchip</a>      </li>
      <li><a class="el" href="dir_e8478b5db836196f374324cd3f52c720.html">include</a>      </li>
      <li><a class="el" href="dir_119d38153212911f4d833c021596233d.html">same70</a>      </li>
      <li><a class="el" href="dir_0383970294d34a9ba67ba74a0d26aa52.html">component</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<h1>component_twihs.h</h1>  </div>
</div>
<div class="contents">
<div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/* ---------------------------------------------------------------------------- */</span>
<a name="l00002"></a>00002 <span class="comment">/*                  Atmel Microcontroller Software Support                      */</span>
<a name="l00003"></a>00003 <span class="comment">/*                       SAM Software Package License                           */</span>
<a name="l00004"></a>00004 <span class="comment">/* ---------------------------------------------------------------------------- */</span>
<a name="l00005"></a>00005 <span class="comment">/* Copyright (c) 2015, Atmel Corporation                                        */</span>
<a name="l00006"></a>00006 <span class="comment">/*                                                                              */</span>
<a name="l00007"></a>00007 <span class="comment">/* All rights reserved.                                                         */</span>
<a name="l00008"></a>00008 <span class="comment">/*                                                                              */</span>
<a name="l00009"></a>00009 <span class="comment">/* Redistribution and use in source and binary forms, with or without           */</span>
<a name="l00010"></a>00010 <span class="comment">/* modification, are permitted provided that the following condition is met:    */</span>
<a name="l00011"></a>00011 <span class="comment">/*                                                                              */</span>
<a name="l00012"></a>00012 <span class="comment">/* - Redistributions of source code must retain the above copyright notice,     */</span>
<a name="l00013"></a>00013 <span class="comment">/* this list of conditions and the disclaimer below.                            */</span>
<a name="l00014"></a>00014 <span class="comment">/*                                                                              */</span>
<a name="l00015"></a>00015 <span class="comment">/* Atmel&#39;s name may not be used to endorse or promote products derived from     */</span>
<a name="l00016"></a>00016 <span class="comment">/* this software without specific prior written permission.                     */</span>
<a name="l00017"></a>00017 <span class="comment">/*                                                                              */</span>
<a name="l00018"></a>00018 <span class="comment">/* DISCLAIMER:  THIS SOFTWARE IS PROVIDED BY ATMEL &quot;AS IS&quot; AND ANY EXPRESS OR   */</span>
<a name="l00019"></a>00019 <span class="comment">/* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF */</span>
<a name="l00020"></a>00020 <span class="comment">/* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE   */</span>
<a name="l00021"></a>00021 <span class="comment">/* DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,      */</span>
<a name="l00022"></a>00022 <span class="comment">/* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT */</span>
<a name="l00023"></a>00023 <span class="comment">/* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,  */</span>
<a name="l00024"></a>00024 <span class="comment">/* OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF    */</span>
<a name="l00025"></a>00025 <span class="comment">/* LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING         */</span>
<a name="l00026"></a>00026 <span class="comment">/* NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, */</span>
<a name="l00027"></a>00027 <span class="comment">/* EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                           */</span>
<a name="l00028"></a>00028 <span class="comment">/* ---------------------------------------------------------------------------- */</span>
<a name="l00029"></a>00029 
<a name="l00030"></a>00030 <span class="preprocessor">#ifndef _SAME70_TWIHS_COMPONENT_</span>
<a name="l00031"></a>00031 <span class="preprocessor"></span><span class="preprocessor">#define _SAME70_TWIHS_COMPONENT_</span>
<a name="l00032"></a>00032 <span class="preprocessor"></span>
<a name="l00033"></a>00033 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l00034"></a>00034 <span class="comment">/**  SOFTWARE API DEFINITION FOR Two-wire Interface High Speed */</span>
<a name="l00035"></a>00035 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l00036"></a>00036 <span class="comment">/** \addtogroup SAME70_TWIHS Two-wire Interface High Speed */</span><span class="comment"></span>
<a name="l00037"></a>00037 <span class="comment">/*@{*/</span>
<a name="l00038"></a>00038 
<a name="l00039"></a>00039 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00040"></a>00040 <span class="preprocessor"></span><span class="comment">/** \brief Twihs hardware registers */</span>
<a name="l00041"></a><a class="code" href="struct_twihs.html">00041</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l00042"></a><a class="code" href="struct_twihs.html#a6de7e3c2a08386696770e57b60ca03dd">00042</a>   __O  uint32_t TWIHS_CR;      <span class="comment">/**&lt; \brief (Twihs Offset: 0x00) Control Register */</span>
<a name="l00043"></a><a class="code" href="struct_twihs.html#a285481ca7a364f1a9d0238c0dcc5e974">00043</a>   __IO uint32_t TWIHS_MMR;     <span class="comment">/**&lt; \brief (Twihs Offset: 0x04) Master Mode Register */</span>
<a name="l00044"></a><a class="code" href="struct_twihs.html#a438a8b79eae150ff7a791e693ee6e808">00044</a>   __IO uint32_t TWIHS_SMR;     <span class="comment">/**&lt; \brief (Twihs Offset: 0x08) Slave Mode Register */</span>
<a name="l00045"></a><a class="code" href="struct_twihs.html#a37d8da28028ed81e2c53aed636cb1e5a">00045</a>   __IO uint32_t TWIHS_IADR;    <span class="comment">/**&lt; \brief (Twihs Offset: 0x0C) Internal Address Register */</span>
<a name="l00046"></a><a class="code" href="struct_twihs.html#a16235d4eac6a96a31735362dc2aeec55">00046</a>   __IO uint32_t TWIHS_CWGR;    <span class="comment">/**&lt; \brief (Twihs Offset: 0x10) Clock Waveform Generator Register */</span>
<a name="l00047"></a>00047   __I  uint32_t Reserved1[3];
<a name="l00048"></a><a class="code" href="struct_twihs.html#adf6a3a75348dbacb0e4d0ac179a54e2a">00048</a>   __I  uint32_t TWIHS_SR;      <span class="comment">/**&lt; \brief (Twihs Offset: 0x20) Status Register */</span>
<a name="l00049"></a><a class="code" href="struct_twihs.html#a78d6370595e52dec29e80e6b2d0ee22b">00049</a>   __O  uint32_t TWIHS_IER;     <span class="comment">/**&lt; \brief (Twihs Offset: 0x24) Interrupt Enable Register */</span>
<a name="l00050"></a><a class="code" href="struct_twihs.html#a9fdd4bc0f7f555c13fbb61cbd10d96a7">00050</a>   __O  uint32_t TWIHS_IDR;     <span class="comment">/**&lt; \brief (Twihs Offset: 0x28) Interrupt Disable Register */</span>
<a name="l00051"></a><a class="code" href="struct_twihs.html#a680a560cf577e3808bf452f4acc135b4">00051</a>   __I  uint32_t TWIHS_IMR;     <span class="comment">/**&lt; \brief (Twihs Offset: 0x2C) Interrupt Mask Register */</span>
<a name="l00052"></a><a class="code" href="struct_twihs.html#a9e3afd574c07c841823b0a2313437360">00052</a>   __I  uint32_t TWIHS_RHR;     <span class="comment">/**&lt; \brief (Twihs Offset: 0x30) Receive Holding Register */</span>
<a name="l00053"></a><a class="code" href="struct_twihs.html#a08ddcbb2199973a689073a4a70ab17a4">00053</a>   __O  uint32_t TWIHS_THR;     <span class="comment">/**&lt; \brief (Twihs Offset: 0x34) Transmit Holding Register */</span>
<a name="l00054"></a><a class="code" href="struct_twihs.html#a205f27f56d40e5e0b934623844012b90">00054</a>   __IO uint32_t TWIHS_SMBTR;   <span class="comment">/**&lt; \brief (Twihs Offset: 0x38) SMBus Timing Register */</span>
<a name="l00055"></a>00055   __I  uint32_t Reserved2[2];
<a name="l00056"></a><a class="code" href="struct_twihs.html#a99eab84e859a8e0f3eabff2658d3f95f">00056</a>   __IO uint32_t TWIHS_FILTR;   <span class="comment">/**&lt; \brief (Twihs Offset: 0x44) Filter Register */</span>
<a name="l00057"></a>00057   __I  uint32_t Reserved3[1];
<a name="l00058"></a><a class="code" href="struct_twihs.html#a1f0b68948d1c41cf3296d10c174cd684">00058</a>   __IO uint32_t TWIHS_SWMR;    <span class="comment">/**&lt; \brief (Twihs Offset: 0x4C) SleepWalking Matching Register */</span>
<a name="l00059"></a>00059   __I  uint32_t Reserved4[37];
<a name="l00060"></a><a class="code" href="struct_twihs.html#a67d57414fda24d9a6c55bca2853acada">00060</a>   __IO uint32_t TWIHS_WPMR;    <span class="comment">/**&lt; \brief (Twihs Offset: 0xE4) Write Protection Mode Register */</span>
<a name="l00061"></a><a class="code" href="struct_twihs.html#acfb352af71076e6cd58c6ea4472fb53b">00061</a>   __I  uint32_t TWIHS_WPSR;    <span class="comment">/**&lt; \brief (Twihs Offset: 0xE8) Write Protection Status Register */</span>
<a name="l00062"></a>00062 } <a class="code" href="struct_twihs.html" title="Twihs hardware registers.">Twihs</a>;
<a name="l00063"></a>00063 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00064"></a>00064 <span class="comment">/* -------- TWIHS_CR : (TWIHS Offset: 0x00) Control Register -------- */</span>
<a name="l00065"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#ga4ba1ba1a68e970b54398d26dc0ae8a48">00065</a> <span class="preprocessor">#define TWIHS_CR_START (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (TWIHS_CR) Send a START Condition */</span>
<a name="l00066"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#gad3424350d51ae5d34338e5e5ede5ba1b">00066</a> <span class="preprocessor">#define TWIHS_CR_STOP (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (TWIHS_CR) Send a STOP Condition */</span>
<a name="l00067"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#ga393ddda9f7dff03ae8b700f001b6457b">00067</a> <span class="preprocessor">#define TWIHS_CR_MSEN (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (TWIHS_CR) TWIHS Master Mode Enabled */</span>
<a name="l00068"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#ga5de458bab5539e14e02a39fcb84fb4be">00068</a> <span class="preprocessor">#define TWIHS_CR_MSDIS (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (TWIHS_CR) TWIHS Master Mode Disabled */</span>
<a name="l00069"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#gaa635cedb26df832071a3369c66ae8f1d">00069</a> <span class="preprocessor">#define TWIHS_CR_SVEN (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (TWIHS_CR) TWIHS Slave Mode Enabled */</span>
<a name="l00070"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#ga1c13894f7cfc54e66888c489488330bb">00070</a> <span class="preprocessor">#define TWIHS_CR_SVDIS (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (TWIHS_CR) TWIHS Slave Mode Disabled */</span>
<a name="l00071"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#ga417795d52c77f47b6390a80d99f475f5">00071</a> <span class="preprocessor">#define TWIHS_CR_QUICK (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (TWIHS_CR) SMBus Quick Command */</span>
<a name="l00072"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#gaf1feba3021c4005cb2c678af0a3e73df">00072</a> <span class="preprocessor">#define TWIHS_CR_SWRST (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (TWIHS_CR) Software Reset */</span>
<a name="l00073"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#gadbd9a32258d6f4def33e0d097d2962a6">00073</a> <span class="preprocessor">#define TWIHS_CR_HSEN (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (TWIHS_CR) TWIHS High-Speed Mode Enabled */</span>
<a name="l00074"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#gafe483167f807fcd5049d722c9b0dff26">00074</a> <span class="preprocessor">#define TWIHS_CR_HSDIS (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (TWIHS_CR) TWIHS High-Speed Mode Disabled */</span>
<a name="l00075"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#ga27ff2832266ad576e9f7a2cef6c74d30">00075</a> <span class="preprocessor">#define TWIHS_CR_SMBEN (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (TWIHS_CR) SMBus Mode Enabled */</span>
<a name="l00076"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#ga33116f78221aef6797588010eac49a90">00076</a> <span class="preprocessor">#define TWIHS_CR_SMBDIS (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (TWIHS_CR) SMBus Mode Disabled */</span>
<a name="l00077"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#ga02e1070c45a4f5de00fe286e2b698678">00077</a> <span class="preprocessor">#define TWIHS_CR_PECEN (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (TWIHS_CR) Packet Error Checking Enable */</span>
<a name="l00078"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#ga80f26bce7c95eab8d57550d74dde83d3">00078</a> <span class="preprocessor">#define TWIHS_CR_PECDIS (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (TWIHS_CR) Packet Error Checking Disable */</span>
<a name="l00079"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#ga7fe95fe53adf10112b2dbc4041f0db33">00079</a> <span class="preprocessor">#define TWIHS_CR_PECRQ (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (TWIHS_CR) PEC Request */</span>
<a name="l00080"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#gacf2f5b71c014708e00318f2e5761e81e">00080</a> <span class="preprocessor">#define TWIHS_CR_CLEAR (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (TWIHS_CR) Bus CLEAR Command */</span>
<a name="l00081"></a>00081 <span class="comment">/* -------- TWIHS_MMR : (TWIHS Offset: 0x04) Master Mode Register -------- */</span>
<a name="l00082"></a>00082 <span class="preprocessor">#define TWIHS_MMR_IADRSZ_Pos 8</span>
<a name="l00083"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#ga4cd75b405fc28e3bab72e79b23f50a1c">00083</a> <span class="preprocessor"></span><span class="preprocessor">#define TWIHS_MMR_IADRSZ_Msk (0x3u &lt;&lt; TWIHS_MMR_IADRSZ_Pos) </span><span class="comment">/**&lt; \brief (TWIHS_MMR) Internal Device Address Size */</span>
<a name="l00084"></a>00084 <span class="preprocessor">#define TWIHS_MMR_IADRSZ(value) ((TWIHS_MMR_IADRSZ_Msk &amp; ((value) &lt;&lt; TWIHS_MMR_IADRSZ_Pos)))</span>
<a name="l00085"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#ga2a9c90e1770c746de3279a4f545376a6">00085</a> <span class="preprocessor"></span><span class="preprocessor">#define   TWIHS_MMR_IADRSZ_NONE (0x0u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (TWIHS_MMR) No internal device address */</span>
<a name="l00086"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#ga047866c7f126f822134253b194405923">00086</a> <span class="preprocessor">#define   TWIHS_MMR_IADRSZ_1_BYTE (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (TWIHS_MMR) One-byte internal device address */</span>
<a name="l00087"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#ga03de51a37d897ea549218092ba2c0bef">00087</a> <span class="preprocessor">#define   TWIHS_MMR_IADRSZ_2_BYTE (0x2u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (TWIHS_MMR) Two-byte internal device address */</span>
<a name="l00088"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#ga09e6f852111482d036ac1a865746ec9b">00088</a> <span class="preprocessor">#define   TWIHS_MMR_IADRSZ_3_BYTE (0x3u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (TWIHS_MMR) Three-byte internal device address */</span>
<a name="l00089"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#ga8fbf18a067f85b5e1ee50e246d0dd39c">00089</a> <span class="preprocessor">#define TWIHS_MMR_MREAD (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (TWIHS_MMR) Master Read Direction */</span>
<a name="l00090"></a>00090 <span class="preprocessor">#define TWIHS_MMR_DADR_Pos 16</span>
<a name="l00091"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#ga68bdf52f49a2d12fb812997083e7cd0c">00091</a> <span class="preprocessor"></span><span class="preprocessor">#define TWIHS_MMR_DADR_Msk (0x7fu &lt;&lt; TWIHS_MMR_DADR_Pos) </span><span class="comment">/**&lt; \brief (TWIHS_MMR) Device Address */</span>
<a name="l00092"></a>00092 <span class="preprocessor">#define TWIHS_MMR_DADR(value) ((TWIHS_MMR_DADR_Msk &amp; ((value) &lt;&lt; TWIHS_MMR_DADR_Pos)))</span>
<a name="l00093"></a>00093 <span class="preprocessor"></span><span class="comment">/* -------- TWIHS_SMR : (TWIHS Offset: 0x08) Slave Mode Register -------- */</span>
<a name="l00094"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#ga9f6c90407d27050557f7dffedbe4424f">00094</a> <span class="preprocessor">#define TWIHS_SMR_NACKEN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (TWIHS_SMR) Slave Receiver Data Phase NACK enable */</span>
<a name="l00095"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#ga6eb66f0191a912eb24057f13ae48e9c3">00095</a> <span class="preprocessor">#define TWIHS_SMR_SMDA (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (TWIHS_SMR) SMBus Default Address */</span>
<a name="l00096"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#gace1947c93d8bcff103316f69283d3e33">00096</a> <span class="preprocessor">#define TWIHS_SMR_SMHH (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (TWIHS_SMR) SMBus Host Header */</span>
<a name="l00097"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#gae8015e19d68f540c19d5f7cf91770afc">00097</a> <span class="preprocessor">#define TWIHS_SMR_SCLWSDIS (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (TWIHS_SMR) Clock Wait State Disable */</span>
<a name="l00098"></a>00098 <span class="preprocessor">#define TWIHS_SMR_MASK_Pos 8</span>
<a name="l00099"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#gad54f46b73fd3497a55ce3b4b3f73059f">00099</a> <span class="preprocessor"></span><span class="preprocessor">#define TWIHS_SMR_MASK_Msk (0x7fu &lt;&lt; TWIHS_SMR_MASK_Pos) </span><span class="comment">/**&lt; \brief (TWIHS_SMR) Slave Address Mask */</span>
<a name="l00100"></a>00100 <span class="preprocessor">#define TWIHS_SMR_MASK(value) ((TWIHS_SMR_MASK_Msk &amp; ((value) &lt;&lt; TWIHS_SMR_MASK_Pos)))</span>
<a name="l00101"></a>00101 <span class="preprocessor"></span><span class="preprocessor">#define TWIHS_SMR_SADR_Pos 16</span>
<a name="l00102"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#ga4e89736394ee31cd6465ca8752159c6c">00102</a> <span class="preprocessor"></span><span class="preprocessor">#define TWIHS_SMR_SADR_Msk (0x7fu &lt;&lt; TWIHS_SMR_SADR_Pos) </span><span class="comment">/**&lt; \brief (TWIHS_SMR) Slave Address */</span>
<a name="l00103"></a>00103 <span class="preprocessor">#define TWIHS_SMR_SADR(value) ((TWIHS_SMR_SADR_Msk &amp; ((value) &lt;&lt; TWIHS_SMR_SADR_Pos)))</span>
<a name="l00104"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#ga772bfe7e6b652c65bdec3f463be68c37">00104</a> <span class="preprocessor"></span><span class="preprocessor">#define TWIHS_SMR_SADR1EN (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (TWIHS_SMR) Slave Address 1 Enable */</span>
<a name="l00105"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#gad98d7cfd3f60f1153ef6183eb546a6b4">00105</a> <span class="preprocessor">#define TWIHS_SMR_SADR2EN (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (TWIHS_SMR) Slave Address 2 Enable */</span>
<a name="l00106"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#gaec0df65a455f42aae6df55609a3d449f">00106</a> <span class="preprocessor">#define TWIHS_SMR_SADR3EN (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (TWIHS_SMR) Slave Address 3 Enable */</span>
<a name="l00107"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#gab0b564817f8cf415530b53fba251f92b">00107</a> <span class="preprocessor">#define TWIHS_SMR_DATAMEN (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (TWIHS_SMR) Data Matching Enable */</span>
<a name="l00108"></a>00108 <span class="comment">/* -------- TWIHS_IADR : (TWIHS Offset: 0x0C) Internal Address Register -------- */</span>
<a name="l00109"></a>00109 <span class="preprocessor">#define TWIHS_IADR_IADR_Pos 0</span>
<a name="l00110"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#gaa599cefd29d8d7242890724f7e5db6bb">00110</a> <span class="preprocessor"></span><span class="preprocessor">#define TWIHS_IADR_IADR_Msk (0xffffffu &lt;&lt; TWIHS_IADR_IADR_Pos) </span><span class="comment">/**&lt; \brief (TWIHS_IADR) Internal Address */</span>
<a name="l00111"></a>00111 <span class="preprocessor">#define TWIHS_IADR_IADR(value) ((TWIHS_IADR_IADR_Msk &amp; ((value) &lt;&lt; TWIHS_IADR_IADR_Pos)))</span>
<a name="l00112"></a>00112 <span class="preprocessor"></span><span class="comment">/* -------- TWIHS_CWGR : (TWIHS Offset: 0x10) Clock Waveform Generator Register -------- */</span>
<a name="l00113"></a>00113 <span class="preprocessor">#define TWIHS_CWGR_CLDIV_Pos 0</span>
<a name="l00114"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#ga4acf6f2969dd509802f2adf9fef96520">00114</a> <span class="preprocessor"></span><span class="preprocessor">#define TWIHS_CWGR_CLDIV_Msk (0xffu &lt;&lt; TWIHS_CWGR_CLDIV_Pos) </span><span class="comment">/**&lt; \brief (TWIHS_CWGR) Clock Low Divider */</span>
<a name="l00115"></a>00115 <span class="preprocessor">#define TWIHS_CWGR_CLDIV(value) ((TWIHS_CWGR_CLDIV_Msk &amp; ((value) &lt;&lt; TWIHS_CWGR_CLDIV_Pos)))</span>
<a name="l00116"></a>00116 <span class="preprocessor"></span><span class="preprocessor">#define TWIHS_CWGR_CHDIV_Pos 8</span>
<a name="l00117"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#ga5f355c49097e8cf2e5ab6be7830298ae">00117</a> <span class="preprocessor"></span><span class="preprocessor">#define TWIHS_CWGR_CHDIV_Msk (0xffu &lt;&lt; TWIHS_CWGR_CHDIV_Pos) </span><span class="comment">/**&lt; \brief (TWIHS_CWGR) Clock High Divider */</span>
<a name="l00118"></a>00118 <span class="preprocessor">#define TWIHS_CWGR_CHDIV(value) ((TWIHS_CWGR_CHDIV_Msk &amp; ((value) &lt;&lt; TWIHS_CWGR_CHDIV_Pos)))</span>
<a name="l00119"></a>00119 <span class="preprocessor"></span><span class="preprocessor">#define TWIHS_CWGR_CKDIV_Pos 16</span>
<a name="l00120"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#ga0e9a6fc2396e6d856ee2db153a9374cd">00120</a> <span class="preprocessor"></span><span class="preprocessor">#define TWIHS_CWGR_CKDIV_Msk (0x7u &lt;&lt; TWIHS_CWGR_CKDIV_Pos) </span><span class="comment">/**&lt; \brief (TWIHS_CWGR) Clock Divider */</span>
<a name="l00121"></a>00121 <span class="preprocessor">#define TWIHS_CWGR_CKDIV(value) ((TWIHS_CWGR_CKDIV_Msk &amp; ((value) &lt;&lt; TWIHS_CWGR_CKDIV_Pos)))</span>
<a name="l00122"></a>00122 <span class="preprocessor"></span><span class="preprocessor">#define TWIHS_CWGR_HOLD_Pos 24</span>
<a name="l00123"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#ga5f825543b69ee368ec4f44fdb2e34327">00123</a> <span class="preprocessor"></span><span class="preprocessor">#define TWIHS_CWGR_HOLD_Msk (0x1fu &lt;&lt; TWIHS_CWGR_HOLD_Pos) </span><span class="comment">/**&lt; \brief (TWIHS_CWGR) TWD Hold Time Versus TWCK Falling */</span>
<a name="l00124"></a>00124 <span class="preprocessor">#define TWIHS_CWGR_HOLD(value) ((TWIHS_CWGR_HOLD_Msk &amp; ((value) &lt;&lt; TWIHS_CWGR_HOLD_Pos)))</span>
<a name="l00125"></a>00125 <span class="preprocessor"></span><span class="comment">/* -------- TWIHS_SR : (TWIHS Offset: 0x20) Status Register -------- */</span>
<a name="l00126"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#gad1a38e3c4d41f5b30cd53f9e59a00a45">00126</a> <span class="preprocessor">#define TWIHS_SR_TXCOMP (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (TWIHS_SR) Transmission Completed (cleared by writing TWIHS_THR) */</span>
<a name="l00127"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#ga0af9878bc9db95db94b0bf024cc00138">00127</a> <span class="preprocessor">#define TWIHS_SR_RXRDY (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (TWIHS_SR) Receive Holding Register Ready (cleared by reading TWIHS_RHR) */</span>
<a name="l00128"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#ga5bdee198f4a1c34b583374f4d643d46c">00128</a> <span class="preprocessor">#define TWIHS_SR_TXRDY (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (TWIHS_SR) Transmit Holding Register Ready (cleared by writing TWIHS_THR) */</span>
<a name="l00129"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#ga824528f5d106c0369d2c6d8a07d23fe0">00129</a> <span class="preprocessor">#define TWIHS_SR_SVREAD (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (TWIHS_SR) Slave Read */</span>
<a name="l00130"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#gaf32da0b8ed363127d24cedf7066956bf">00130</a> <span class="preprocessor">#define TWIHS_SR_SVACC (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (TWIHS_SR) Slave Access */</span>
<a name="l00131"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#ga221ce4bfe845f31ae06ccde32effb14a">00131</a> <span class="preprocessor">#define TWIHS_SR_GACC (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (TWIHS_SR) General Call Access (cleared on read) */</span>
<a name="l00132"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#ga2c223f11dd9fff60eb90d8e92a5034aa">00132</a> <span class="preprocessor">#define TWIHS_SR_OVRE (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (TWIHS_SR) Overrun Error (cleared on read) */</span>
<a name="l00133"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#ga2ba234ae07718256696a95012c561568">00133</a> <span class="preprocessor">#define TWIHS_SR_UNRE (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (TWIHS_SR) Underrun Error (cleared on read) */</span>
<a name="l00134"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#ga1f8b080de9403da615990e66eb23ec74">00134</a> <span class="preprocessor">#define TWIHS_SR_NACK (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (TWIHS_SR) Not Acknowledged (cleared on read) */</span>
<a name="l00135"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#ga6cbfc7ea49ab0ed402a55c09d1885809">00135</a> <span class="preprocessor">#define TWIHS_SR_ARBLST (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (TWIHS_SR) Arbitration Lost (cleared on read) */</span>
<a name="l00136"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#ga630e6339760c4ad9bb8aed671f5e74e1">00136</a> <span class="preprocessor">#define TWIHS_SR_SCLWS (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (TWIHS_SR) Clock Wait State */</span>
<a name="l00137"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#gaaa5002779a91ccb19d39f584b995fee5">00137</a> <span class="preprocessor">#define TWIHS_SR_EOSACC (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (TWIHS_SR) End Of Slave Access (cleared on read) */</span>
<a name="l00138"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#ga8ff53cd456ecf39c8029fddebc6ef256">00138</a> <span class="preprocessor">#define TWIHS_SR_MCACK (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (TWIHS_SR) Master Code Acknowledge (cleared on read) */</span>
<a name="l00139"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#ga2f0c03ec5111a0547962f7900bff41ac">00139</a> <span class="preprocessor">#define TWIHS_SR_TOUT (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (TWIHS_SR) Timeout Error (cleared on read) */</span>
<a name="l00140"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#ga12a048f944f906157ee5e110bc7e7a7e">00140</a> <span class="preprocessor">#define TWIHS_SR_PECERR (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (TWIHS_SR) PEC Error (cleared on read) */</span>
<a name="l00141"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#gae496ec3a2f1cee3571a0b7b7226bd8e0">00141</a> <span class="preprocessor">#define TWIHS_SR_SMBDAM (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (TWIHS_SR) SMBus Default Address Match (cleared on read) */</span>
<a name="l00142"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#ga03182ab15325fcde150f1b10f38518ad">00142</a> <span class="preprocessor">#define TWIHS_SR_SMBHHM (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (TWIHS_SR) SMBus Host Header Address Match (cleared on read) */</span>
<a name="l00143"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#gade58e7f5b9edc7750f96c12faab37706">00143</a> <span class="preprocessor">#define TWIHS_SR_SCL (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (TWIHS_SR) SCL Line Value */</span>
<a name="l00144"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#ga8045095d83154de1b8b6105d8a65c65b">00144</a> <span class="preprocessor">#define TWIHS_SR_SDA (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (TWIHS_SR) SDA Line Value */</span>
<a name="l00145"></a>00145 <span class="comment">/* -------- TWIHS_IER : (TWIHS Offset: 0x24) Interrupt Enable Register -------- */</span>
<a name="l00146"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#ga547bea143b221b29f9c56e249da9f20c">00146</a> <span class="preprocessor">#define TWIHS_IER_TXCOMP (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (TWIHS_IER) Transmission Completed Interrupt Enable */</span>
<a name="l00147"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#gaa448561d6fbdb9c6a0e75854f8ec87ea">00147</a> <span class="preprocessor">#define TWIHS_IER_RXRDY (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (TWIHS_IER) Receive Holding Register Ready Interrupt Enable */</span>
<a name="l00148"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#ga33f9d7a904d22bfe3940cd1a06e5e161">00148</a> <span class="preprocessor">#define TWIHS_IER_TXRDY (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (TWIHS_IER) Transmit Holding Register Ready Interrupt Enable */</span>
<a name="l00149"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#ga54c35071760bde625d69c2ea7d408c1b">00149</a> <span class="preprocessor">#define TWIHS_IER_SVACC (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (TWIHS_IER) Slave Access Interrupt Enable */</span>
<a name="l00150"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#ga11ba0dbf37306e1151ffbd34f9740d29">00150</a> <span class="preprocessor">#define TWIHS_IER_GACC (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (TWIHS_IER) General Call Access Interrupt Enable */</span>
<a name="l00151"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#ga6e7126aec5394f03a49f24374fd7ca79">00151</a> <span class="preprocessor">#define TWIHS_IER_OVRE (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (TWIHS_IER) Overrun Error Interrupt Enable */</span>
<a name="l00152"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#gae67d9dadc89e700ee87499bf714bdc2b">00152</a> <span class="preprocessor">#define TWIHS_IER_UNRE (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (TWIHS_IER) Underrun Error Interrupt Enable */</span>
<a name="l00153"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#ga70f7b13474b7c95ec8f18fb548286582">00153</a> <span class="preprocessor">#define TWIHS_IER_NACK (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (TWIHS_IER) Not Acknowledge Interrupt Enable */</span>
<a name="l00154"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#ga9e627aed4ceff7ae88db950103e5694a">00154</a> <span class="preprocessor">#define TWIHS_IER_ARBLST (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (TWIHS_IER) Arbitration Lost Interrupt Enable */</span>
<a name="l00155"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#ga3c604bc0525c3a0cac8753ff2bd52005">00155</a> <span class="preprocessor">#define TWIHS_IER_SCL_WS (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (TWIHS_IER) Clock Wait State Interrupt Enable */</span>
<a name="l00156"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#gab91cc4c5adb22de2dd3043f8d6a6396c">00156</a> <span class="preprocessor">#define TWIHS_IER_EOSACC (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (TWIHS_IER) End Of Slave Access Interrupt Enable */</span>
<a name="l00157"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#ga6a8deb3c6fe5d95721147c4af85bf3a8">00157</a> <span class="preprocessor">#define TWIHS_IER_MCACK (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (TWIHS_IER) Master Code Acknowledge Interrupt Enable */</span>
<a name="l00158"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#ga5b24aa4f154185b3e9e23538f5c1e46c">00158</a> <span class="preprocessor">#define TWIHS_IER_TOUT (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (TWIHS_IER) Timeout Error Interrupt Enable */</span>
<a name="l00159"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#gadff404a1b98982f0f5eb97f596a39e05">00159</a> <span class="preprocessor">#define TWIHS_IER_PECERR (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (TWIHS_IER) PEC Error Interrupt Enable */</span>
<a name="l00160"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#ga824f7905353f48e2cafebee1ec09c4c0">00160</a> <span class="preprocessor">#define TWIHS_IER_SMBDAM (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (TWIHS_IER) SMBus Default Address Match Interrupt Enable */</span>
<a name="l00161"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#ga580d348e0305ca74a62e87539c7c60c3">00161</a> <span class="preprocessor">#define TWIHS_IER_SMBHHM (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (TWIHS_IER) SMBus Host Header Address Match Interrupt Enable */</span>
<a name="l00162"></a>00162 <span class="comment">/* -------- TWIHS_IDR : (TWIHS Offset: 0x28) Interrupt Disable Register -------- */</span>
<a name="l00163"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#gac3486bc3f17bf27b53299fc286aee6b2">00163</a> <span class="preprocessor">#define TWIHS_IDR_TXCOMP (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (TWIHS_IDR) Transmission Completed Interrupt Disable */</span>
<a name="l00164"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#gad340124de194f7071df8e0bcb4849e32">00164</a> <span class="preprocessor">#define TWIHS_IDR_RXRDY (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (TWIHS_IDR) Receive Holding Register Ready Interrupt Disable */</span>
<a name="l00165"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#ga7dac6b39cf7ce7c49a54e581c22e127e">00165</a> <span class="preprocessor">#define TWIHS_IDR_TXRDY (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (TWIHS_IDR) Transmit Holding Register Ready Interrupt Disable */</span>
<a name="l00166"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#ga4bf7f3d88c0482347009dfce423455c8">00166</a> <span class="preprocessor">#define TWIHS_IDR_SVACC (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (TWIHS_IDR) Slave Access Interrupt Disable */</span>
<a name="l00167"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#ga84f3ce2241d840895398a9f578c303cc">00167</a> <span class="preprocessor">#define TWIHS_IDR_GACC (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (TWIHS_IDR) General Call Access Interrupt Disable */</span>
<a name="l00168"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#ga2db9fa0f208ab285ca70badd6449084e">00168</a> <span class="preprocessor">#define TWIHS_IDR_OVRE (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (TWIHS_IDR) Overrun Error Interrupt Disable */</span>
<a name="l00169"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#ga9254bd4171e51da34a69e649fc79f1d1">00169</a> <span class="preprocessor">#define TWIHS_IDR_UNRE (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (TWIHS_IDR) Underrun Error Interrupt Disable */</span>
<a name="l00170"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#ga185b605b791fe739a5ac8d5de3f9a9f4">00170</a> <span class="preprocessor">#define TWIHS_IDR_NACK (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (TWIHS_IDR) Not Acknowledge Interrupt Disable */</span>
<a name="l00171"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#gadff740bf94ab254b763c12af1a20e9e0">00171</a> <span class="preprocessor">#define TWIHS_IDR_ARBLST (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (TWIHS_IDR) Arbitration Lost Interrupt Disable */</span>
<a name="l00172"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#ga50c85c8ff551ecbc22353446e91e4e12">00172</a> <span class="preprocessor">#define TWIHS_IDR_SCL_WS (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (TWIHS_IDR) Clock Wait State Interrupt Disable */</span>
<a name="l00173"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#ga993214ee4a4a7a42cc3f45175a51a6c6">00173</a> <span class="preprocessor">#define TWIHS_IDR_EOSACC (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (TWIHS_IDR) End Of Slave Access Interrupt Disable */</span>
<a name="l00174"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#ga137beebe5ee31bb40101d12e795a060e">00174</a> <span class="preprocessor">#define TWIHS_IDR_MCACK (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (TWIHS_IDR) Master Code Acknowledge Interrupt Disable */</span>
<a name="l00175"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#gab0a6e216d40a76b135e0e929df48f7f8">00175</a> <span class="preprocessor">#define TWIHS_IDR_TOUT (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (TWIHS_IDR) Timeout Error Interrupt Disable */</span>
<a name="l00176"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#ga2f48bda7a5dbcb0227f0eb95d64c95bf">00176</a> <span class="preprocessor">#define TWIHS_IDR_PECERR (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (TWIHS_IDR) PEC Error Interrupt Disable */</span>
<a name="l00177"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#ga4623ad2787b341b2b04ae629bc6202a1">00177</a> <span class="preprocessor">#define TWIHS_IDR_SMBDAM (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (TWIHS_IDR) SMBus Default Address Match Interrupt Disable */</span>
<a name="l00178"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#ga898e1614b5e4a449612dfce69398a422">00178</a> <span class="preprocessor">#define TWIHS_IDR_SMBHHM (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (TWIHS_IDR) SMBus Host Header Address Match Interrupt Disable */</span>
<a name="l00179"></a>00179 <span class="comment">/* -------- TWIHS_IMR : (TWIHS Offset: 0x2C) Interrupt Mask Register -------- */</span>
<a name="l00180"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#gaf3464602e2bf84949da4e8c0ce60193a">00180</a> <span class="preprocessor">#define TWIHS_IMR_TXCOMP (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (TWIHS_IMR) Transmission Completed Interrupt Mask */</span>
<a name="l00181"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#ga8f44b0fbd3f4dfede48e4a127216b8a1">00181</a> <span class="preprocessor">#define TWIHS_IMR_RXRDY (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (TWIHS_IMR) Receive Holding Register Ready Interrupt Mask */</span>
<a name="l00182"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#ga8199ce84d4bbb66a5ebf0832bea3c87a">00182</a> <span class="preprocessor">#define TWIHS_IMR_TXRDY (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (TWIHS_IMR) Transmit Holding Register Ready Interrupt Mask */</span>
<a name="l00183"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#ga85284b8154bd4d1a82146965f7051855">00183</a> <span class="preprocessor">#define TWIHS_IMR_SVACC (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (TWIHS_IMR) Slave Access Interrupt Mask */</span>
<a name="l00184"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#gab1808d77497d0b8ecc347d9c845f2f81">00184</a> <span class="preprocessor">#define TWIHS_IMR_GACC (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (TWIHS_IMR) General Call Access Interrupt Mask */</span>
<a name="l00185"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#gad9d415a7bd1a56b1a2af4e607952b6aa">00185</a> <span class="preprocessor">#define TWIHS_IMR_OVRE (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (TWIHS_IMR) Overrun Error Interrupt Mask */</span>
<a name="l00186"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#ga7b33d82a89bb9615273dfb9e83e5bd7c">00186</a> <span class="preprocessor">#define TWIHS_IMR_UNRE (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (TWIHS_IMR) Underrun Error Interrupt Mask */</span>
<a name="l00187"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#ga4ad4d0c086047111095aeddb3e5332db">00187</a> <span class="preprocessor">#define TWIHS_IMR_NACK (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (TWIHS_IMR) Not Acknowledge Interrupt Mask */</span>
<a name="l00188"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#gab8424ad870e1e6639eaf77a835115716">00188</a> <span class="preprocessor">#define TWIHS_IMR_ARBLST (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (TWIHS_IMR) Arbitration Lost Interrupt Mask */</span>
<a name="l00189"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#ga73ad69d6b7f4c1bfc89ad7e79034efcc">00189</a> <span class="preprocessor">#define TWIHS_IMR_SCL_WS (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (TWIHS_IMR) Clock Wait State Interrupt Mask */</span>
<a name="l00190"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#gaa391b329490e7c3c786683700f1e63c4">00190</a> <span class="preprocessor">#define TWIHS_IMR_EOSACC (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (TWIHS_IMR) End Of Slave Access Interrupt Mask */</span>
<a name="l00191"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#ga33a71e5681caf910aeacd71e7d8229fc">00191</a> <span class="preprocessor">#define TWIHS_IMR_MCACK (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (TWIHS_IMR) Master Code Acknowledge Interrupt Mask */</span>
<a name="l00192"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#ga69c44799b8a99e190e2a6540049a96fa">00192</a> <span class="preprocessor">#define TWIHS_IMR_TOUT (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (TWIHS_IMR) Timeout Error Interrupt Mask */</span>
<a name="l00193"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#ga6a6657d6f611690bdbd5d24eb42bc3b7">00193</a> <span class="preprocessor">#define TWIHS_IMR_PECERR (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (TWIHS_IMR) PEC Error Interrupt Mask */</span>
<a name="l00194"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#ga7d6e85c604c85673b173704e7257b675">00194</a> <span class="preprocessor">#define TWIHS_IMR_SMBDAM (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (TWIHS_IMR) SMBus Default Address Match Interrupt Mask */</span>
<a name="l00195"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#ga412bd20d339947f8de3f3ba244fceaba">00195</a> <span class="preprocessor">#define TWIHS_IMR_SMBHHM (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (TWIHS_IMR) SMBus Host Header Address Match Interrupt Mask */</span>
<a name="l00196"></a>00196 <span class="comment">/* -------- TWIHS_RHR : (TWIHS Offset: 0x30) Receive Holding Register -------- */</span>
<a name="l00197"></a>00197 <span class="preprocessor">#define TWIHS_RHR_RXDATA_Pos 0</span>
<a name="l00198"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#ga75a3d9bd81f1f629260ab3dd14567623">00198</a> <span class="preprocessor"></span><span class="preprocessor">#define TWIHS_RHR_RXDATA_Msk (0xffu &lt;&lt; TWIHS_RHR_RXDATA_Pos) </span><span class="comment">/**&lt; \brief (TWIHS_RHR) Master or Slave Receive Holding Data */</span>
<a name="l00199"></a>00199 <span class="comment">/* -------- TWIHS_THR : (TWIHS Offset: 0x34) Transmit Holding Register -------- */</span>
<a name="l00200"></a>00200 <span class="preprocessor">#define TWIHS_THR_TXDATA_Pos 0</span>
<a name="l00201"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#gafb8cc68069740c4c177ca50e7be4051c">00201</a> <span class="preprocessor"></span><span class="preprocessor">#define TWIHS_THR_TXDATA_Msk (0xffu &lt;&lt; TWIHS_THR_TXDATA_Pos) </span><span class="comment">/**&lt; \brief (TWIHS_THR) Master or Slave Transmit Holding Data */</span>
<a name="l00202"></a>00202 <span class="preprocessor">#define TWIHS_THR_TXDATA(value) ((TWIHS_THR_TXDATA_Msk &amp; ((value) &lt;&lt; TWIHS_THR_TXDATA_Pos)))</span>
<a name="l00203"></a>00203 <span class="preprocessor"></span><span class="comment">/* -------- TWIHS_SMBTR : (TWIHS Offset: 0x38) SMBus Timing Register -------- */</span>
<a name="l00204"></a>00204 <span class="preprocessor">#define TWIHS_SMBTR_PRESC_Pos 0</span>
<a name="l00205"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#gae9c18f9c0b0b50300477f275d3eaaaf3">00205</a> <span class="preprocessor"></span><span class="preprocessor">#define TWIHS_SMBTR_PRESC_Msk (0xfu &lt;&lt; TWIHS_SMBTR_PRESC_Pos) </span><span class="comment">/**&lt; \brief (TWIHS_SMBTR) SMBus Clock Prescaler */</span>
<a name="l00206"></a>00206 <span class="preprocessor">#define TWIHS_SMBTR_PRESC(value) ((TWIHS_SMBTR_PRESC_Msk &amp; ((value) &lt;&lt; TWIHS_SMBTR_PRESC_Pos)))</span>
<a name="l00207"></a>00207 <span class="preprocessor"></span><span class="preprocessor">#define TWIHS_SMBTR_TLOWS_Pos 8</span>
<a name="l00208"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#ga319a853e67e9e337953ecd038ac9d820">00208</a> <span class="preprocessor"></span><span class="preprocessor">#define TWIHS_SMBTR_TLOWS_Msk (0xffu &lt;&lt; TWIHS_SMBTR_TLOWS_Pos) </span><span class="comment">/**&lt; \brief (TWIHS_SMBTR) Slave Clock Stretch Maximum Cycles */</span>
<a name="l00209"></a>00209 <span class="preprocessor">#define TWIHS_SMBTR_TLOWS(value) ((TWIHS_SMBTR_TLOWS_Msk &amp; ((value) &lt;&lt; TWIHS_SMBTR_TLOWS_Pos)))</span>
<a name="l00210"></a>00210 <span class="preprocessor"></span><span class="preprocessor">#define TWIHS_SMBTR_TLOWM_Pos 16</span>
<a name="l00211"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#ga3ce3cb79c18c9157b8be48cea0766aa0">00211</a> <span class="preprocessor"></span><span class="preprocessor">#define TWIHS_SMBTR_TLOWM_Msk (0xffu &lt;&lt; TWIHS_SMBTR_TLOWM_Pos) </span><span class="comment">/**&lt; \brief (TWIHS_SMBTR) Master Clock Stretch Maximum Cycles */</span>
<a name="l00212"></a>00212 <span class="preprocessor">#define TWIHS_SMBTR_TLOWM(value) ((TWIHS_SMBTR_TLOWM_Msk &amp; ((value) &lt;&lt; TWIHS_SMBTR_TLOWM_Pos)))</span>
<a name="l00213"></a>00213 <span class="preprocessor"></span><span class="preprocessor">#define TWIHS_SMBTR_THMAX_Pos 24</span>
<a name="l00214"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#ga254add091a9c6d98cc1614a1e9218c68">00214</a> <span class="preprocessor"></span><span class="preprocessor">#define TWIHS_SMBTR_THMAX_Msk (0xffu &lt;&lt; TWIHS_SMBTR_THMAX_Pos) </span><span class="comment">/**&lt; \brief (TWIHS_SMBTR) Clock High Maximum Cycles */</span>
<a name="l00215"></a>00215 <span class="preprocessor">#define TWIHS_SMBTR_THMAX(value) ((TWIHS_SMBTR_THMAX_Msk &amp; ((value) &lt;&lt; TWIHS_SMBTR_THMAX_Pos)))</span>
<a name="l00216"></a>00216 <span class="preprocessor"></span><span class="comment">/* -------- TWIHS_FILTR : (TWIHS Offset: 0x44) Filter Register -------- */</span>
<a name="l00217"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#gae6ca0e8687d78836c1515fe844253e68">00217</a> <span class="preprocessor">#define TWIHS_FILTR_FILT (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (TWIHS_FILTR) RX Digital Filter */</span>
<a name="l00218"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#ga58c3072e35eec5311d9610dcd5d33f1e">00218</a> <span class="preprocessor">#define TWIHS_FILTR_PADFEN (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (TWIHS_FILTR) PAD Filter Enable */</span>
<a name="l00219"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#gac6a09266dff5f9b9df2ef47dad8c159a">00219</a> <span class="preprocessor">#define TWIHS_FILTR_PADFCFG (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (TWIHS_FILTR) PAD Filter Config */</span>
<a name="l00220"></a>00220 <span class="preprocessor">#define TWIHS_FILTR_THRES_Pos 8</span>
<a name="l00221"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#ga5f777aa5068e773222fa8542b1dea693">00221</a> <span class="preprocessor"></span><span class="preprocessor">#define TWIHS_FILTR_THRES_Msk (0x7u &lt;&lt; TWIHS_FILTR_THRES_Pos) </span><span class="comment">/**&lt; \brief (TWIHS_FILTR) Digital Filter Threshold */</span>
<a name="l00222"></a>00222 <span class="preprocessor">#define TWIHS_FILTR_THRES(value) ((TWIHS_FILTR_THRES_Msk &amp; ((value) &lt;&lt; TWIHS_FILTR_THRES_Pos)))</span>
<a name="l00223"></a>00223 <span class="preprocessor"></span><span class="comment">/* -------- TWIHS_SWMR : (TWIHS Offset: 0x4C) SleepWalking Matching Register -------- */</span>
<a name="l00224"></a>00224 <span class="preprocessor">#define TWIHS_SWMR_SADR1_Pos 0</span>
<a name="l00225"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#ga505e77b5455040e518a4168a48b4f181">00225</a> <span class="preprocessor"></span><span class="preprocessor">#define TWIHS_SWMR_SADR1_Msk (0x7fu &lt;&lt; TWIHS_SWMR_SADR1_Pos) </span><span class="comment">/**&lt; \brief (TWIHS_SWMR) Slave Address 1 */</span>
<a name="l00226"></a>00226 <span class="preprocessor">#define TWIHS_SWMR_SADR1(value) ((TWIHS_SWMR_SADR1_Msk &amp; ((value) &lt;&lt; TWIHS_SWMR_SADR1_Pos)))</span>
<a name="l00227"></a>00227 <span class="preprocessor"></span><span class="preprocessor">#define TWIHS_SWMR_SADR2_Pos 8</span>
<a name="l00228"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#gac69d08ebba20dce10be687a06a15a9dc">00228</a> <span class="preprocessor"></span><span class="preprocessor">#define TWIHS_SWMR_SADR2_Msk (0x7fu &lt;&lt; TWIHS_SWMR_SADR2_Pos) </span><span class="comment">/**&lt; \brief (TWIHS_SWMR) Slave Address 2 */</span>
<a name="l00229"></a>00229 <span class="preprocessor">#define TWIHS_SWMR_SADR2(value) ((TWIHS_SWMR_SADR2_Msk &amp; ((value) &lt;&lt; TWIHS_SWMR_SADR2_Pos)))</span>
<a name="l00230"></a>00230 <span class="preprocessor"></span><span class="preprocessor">#define TWIHS_SWMR_SADR3_Pos 16</span>
<a name="l00231"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#ga052c9c90976a76351f54993bf193e51d">00231</a> <span class="preprocessor"></span><span class="preprocessor">#define TWIHS_SWMR_SADR3_Msk (0x7fu &lt;&lt; TWIHS_SWMR_SADR3_Pos) </span><span class="comment">/**&lt; \brief (TWIHS_SWMR) Slave Address 3 */</span>
<a name="l00232"></a>00232 <span class="preprocessor">#define TWIHS_SWMR_SADR3(value) ((TWIHS_SWMR_SADR3_Msk &amp; ((value) &lt;&lt; TWIHS_SWMR_SADR3_Pos)))</span>
<a name="l00233"></a>00233 <span class="preprocessor"></span><span class="preprocessor">#define TWIHS_SWMR_DATAM_Pos 24</span>
<a name="l00234"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#ga44cb1df1e94861a9fbb62974a8730e2f">00234</a> <span class="preprocessor"></span><span class="preprocessor">#define TWIHS_SWMR_DATAM_Msk (0xffu &lt;&lt; TWIHS_SWMR_DATAM_Pos) </span><span class="comment">/**&lt; \brief (TWIHS_SWMR) Data Match */</span>
<a name="l00235"></a>00235 <span class="preprocessor">#define TWIHS_SWMR_DATAM(value) ((TWIHS_SWMR_DATAM_Msk &amp; ((value) &lt;&lt; TWIHS_SWMR_DATAM_Pos)))</span>
<a name="l00236"></a>00236 <span class="preprocessor"></span><span class="comment">/* -------- TWIHS_WPMR : (TWIHS Offset: 0xE4) Write Protection Mode Register -------- */</span>
<a name="l00237"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#ga0f5bbcefe4e29b43633d06b7a4d08c45">00237</a> <span class="preprocessor">#define TWIHS_WPMR_WPEN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (TWIHS_WPMR) Write Protection Enable */</span>
<a name="l00238"></a>00238 <span class="preprocessor">#define TWIHS_WPMR_WPKEY_Pos 8</span>
<a name="l00239"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#gad433cad3185d19b00f7c05e49cbd7e13">00239</a> <span class="preprocessor"></span><span class="preprocessor">#define TWIHS_WPMR_WPKEY_Msk (0xffffffu &lt;&lt; TWIHS_WPMR_WPKEY_Pos) </span><span class="comment">/**&lt; \brief (TWIHS_WPMR) Write Protection Key */</span>
<a name="l00240"></a>00240 <span class="preprocessor">#define TWIHS_WPMR_WPKEY(value) ((TWIHS_WPMR_WPKEY_Msk &amp; ((value) &lt;&lt; TWIHS_WPMR_WPKEY_Pos)))</span>
<a name="l00241"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#ga99fd2617318e1cd366fe866630322573">00241</a> <span class="preprocessor"></span><span class="preprocessor">#define   TWIHS_WPMR_WPKEY_PASSWD (0x545749u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (TWIHS_WPMR) Writing any other value in this field aborts the write operation of the WPEN bit.Always reads as 0 */</span>
<a name="l00242"></a>00242 <span class="comment">/* -------- TWIHS_WPSR : (TWIHS Offset: 0xE8) Write Protection Status Register -------- */</span>
<a name="l00243"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#ga6238966d28ce45cc4ee70af09739d249">00243</a> <span class="preprocessor">#define TWIHS_WPSR_WPVS (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (TWIHS_WPSR) Write Protection Violation Status */</span>
<a name="l00244"></a>00244 <span class="preprocessor">#define TWIHS_WPSR_WPVSRC_Pos 8</span>
<a name="l00245"></a><a class="code" href="group___s_a_m_e70___t_w_i_h_s.html#gaa7dece5c12c4e3de6238432a6fb75c76">00245</a> <span class="preprocessor"></span><span class="preprocessor">#define TWIHS_WPSR_WPVSRC_Msk (0xffffffu &lt;&lt; TWIHS_WPSR_WPVSRC_Pos) </span><span class="comment">/**&lt; \brief (TWIHS_WPSR) Write Protection Violation Source */</span>
<a name="l00246"></a>00246 <span class="comment"></span>
<a name="l00247"></a>00247 <span class="comment">/*@}*/</span>
<a name="l00248"></a>00248 
<a name="l00249"></a>00249 
<a name="l00250"></a>00250 <span class="preprocessor">#endif </span><span class="comment">/* _SAME70_TWIHS_COMPONENT_ */</span>
</pre></div></div>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr class="footer"/><address class="footer"><small>Generated by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.1 </small></address>
</body>
</html>
