ARM GAS  /var/folders/b4/k4jbz0ms4wg23jtq0w6p483m0000gn/T//ccRFS8Br.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 4
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"spi.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_SPI1_Init,"ax",%progbits
  18              		.align	1
  19              		.global	MX_SPI1_Init
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	MX_SPI1_Init:
  25              	.LFB721:
  26              		.file 1 "hardware/bsp/stm32wlxx/spi.c"
   1:hardware/bsp/stm32wlxx/spi.c **** #include "stm32wlxx_hal.h"
   2:hardware/bsp/stm32wlxx/spi.c **** #include "spi.h"
   3:hardware/bsp/stm32wlxx/spi.c **** 
   4:hardware/bsp/stm32wlxx/spi.c **** SPI_HandleTypeDef hspi1;
   5:hardware/bsp/stm32wlxx/spi.c **** 
   6:hardware/bsp/stm32wlxx/spi.c **** /**
   7:hardware/bsp/stm32wlxx/spi.c ****   * @brief SPI1 Initialization Function
   8:hardware/bsp/stm32wlxx/spi.c ****   * @param None
   9:hardware/bsp/stm32wlxx/spi.c ****   * @retval None
  10:hardware/bsp/stm32wlxx/spi.c ****   */
  11:hardware/bsp/stm32wlxx/spi.c **** void MX_SPI1_Init(void)
  12:hardware/bsp/stm32wlxx/spi.c **** {
  27              		.loc 1 12 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  13:hardware/bsp/stm32wlxx/spi.c ****   hspi1.Instance = SPI1;
  31              		.loc 1 13 3 view .LVU1
  32              		.loc 1 13 18 is_stmt 0 view .LVU2
  33 0000 1048     		ldr	r0, .L3
  14:hardware/bsp/stm32wlxx/spi.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
  34              		.loc 1 14 19 view .LVU3
  35 0002 114A     		ldr	r2, .L3+4
  12:hardware/bsp/stm32wlxx/spi.c ****   hspi1.Instance = SPI1;
  36              		.loc 1 12 1 view .LVU4
  37 0004 08B5     		push	{r3, lr}
  38              	.LCFI0:
  39              		.cfi_def_cfa_offset 8
  40              		.cfi_offset 3, -8
  41              		.cfi_offset 14, -4
  42              		.loc 1 14 19 view .LVU5
  43 0006 4FF48273 		mov	r3, #260
ARM GAS  /var/folders/b4/k4jbz0ms4wg23jtq0w6p483m0000gn/T//ccRFS8Br.s 			page 2


  44 000a C0E90023 		strd	r2, r3, [r0]
  15:hardware/bsp/stm32wlxx/spi.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
  45              		.loc 1 15 3 is_stmt 1 view .LVU6
  16:hardware/bsp/stm32wlxx/spi.c ****   hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
  46              		.loc 1 16 23 is_stmt 0 view .LVU7
  47 000e 0023     		movs	r3, #0
  48 0010 4FF44072 		mov	r2, #768
  49 0014 C0E90232 		strd	r3, r2, [r0, #8]
  17:hardware/bsp/stm32wlxx/spi.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
  50              		.loc 1 17 3 is_stmt 1 view .LVU8
  18:hardware/bsp/stm32wlxx/spi.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
  19:hardware/bsp/stm32wlxx/spi.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
  51              		.loc 1 19 18 is_stmt 0 view .LVU9
  52 0018 4FF40072 		mov	r2, #512
  20:hardware/bsp/stm32wlxx/spi.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
  53              		.loc 1 20 32 view .LVU10
  54 001c C0E90623 		strd	r2, r3, [r0, #24]
  21:hardware/bsp/stm32wlxx/spi.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
  22:hardware/bsp/stm32wlxx/spi.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
  23:hardware/bsp/stm32wlxx/spi.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  24:hardware/bsp/stm32wlxx/spi.c ****   hspi1.Init.CRCPolynomial = 7;
  55              		.loc 1 24 28 view .LVU11
  56 0020 0722     		movs	r2, #7
  18:hardware/bsp/stm32wlxx/spi.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
  57              		.loc 1 18 23 view .LVU12
  58 0022 C0E90433 		strd	r3, r3, [r0, #16]
  19:hardware/bsp/stm32wlxx/spi.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
  59              		.loc 1 19 3 is_stmt 1 view .LVU13
  21:hardware/bsp/stm32wlxx/spi.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
  60              		.loc 1 21 3 view .LVU14
  22:hardware/bsp/stm32wlxx/spi.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  61              		.loc 1 22 21 is_stmt 0 view .LVU15
  62 0026 C0E90833 		strd	r3, r3, [r0, #32]
  23:hardware/bsp/stm32wlxx/spi.c ****   hspi1.Init.CRCPolynomial = 7;
  63              		.loc 1 23 3 is_stmt 1 view .LVU16
  25:hardware/bsp/stm32wlxx/spi.c ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
  64              		.loc 1 25 24 is_stmt 0 view .LVU17
  65 002a C0E90B23 		strd	r2, r3, [r0, #44]
  23:hardware/bsp/stm32wlxx/spi.c ****   hspi1.Init.CRCPolynomial = 7;
  66              		.loc 1 23 29 view .LVU18
  67 002e 8362     		str	r3, [r0, #40]
  24:hardware/bsp/stm32wlxx/spi.c ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
  68              		.loc 1 24 3 is_stmt 1 view .LVU19
  26:hardware/bsp/stm32wlxx/spi.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
  69              		.loc 1 26 3 view .LVU20
  70              		.loc 1 26 23 is_stmt 0 view .LVU21
  71 0030 0823     		movs	r3, #8
  72 0032 4363     		str	r3, [r0, #52]
  27:hardware/bsp/stm32wlxx/spi.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
  73              		.loc 1 27 3 is_stmt 1 view .LVU22
  74              		.loc 1 27 7 is_stmt 0 view .LVU23
  75 0034 FFF7FEFF 		bl	HAL_SPI_Init
  76              	.LVL0:
  77              		.loc 1 27 6 view .LVU24
  78 0038 18B1     		cbz	r0, .L1
  79              	.LBB2:
  28:hardware/bsp/stm32wlxx/spi.c ****   {
ARM GAS  /var/folders/b4/k4jbz0ms4wg23jtq0w6p483m0000gn/T//ccRFS8Br.s 			page 3


  29:hardware/bsp/stm32wlxx/spi.c ****     Error_Handler();
  80              		.loc 1 29 5 is_stmt 1 view .LVU25
  81              	.LBE2:
  30:hardware/bsp/stm32wlxx/spi.c ****   }
  31:hardware/bsp/stm32wlxx/spi.c **** }
  82              		.loc 1 31 1 is_stmt 0 view .LVU26
  83 003a BDE80840 		pop	{r3, lr}
  84              	.LCFI1:
  85              		.cfi_remember_state
  86              		.cfi_restore 14
  87              		.cfi_restore 3
  88              		.cfi_def_cfa_offset 0
  89              	.LBB3:
  29:hardware/bsp/stm32wlxx/spi.c ****   }
  90              		.loc 1 29 5 view .LVU27
  91 003e FFF7FEBF 		b	Error_Handler
  92              	.LVL1:
  93              	.L1:
  94              	.LCFI2:
  95              		.cfi_restore_state
  96              	.LBE3:
  97              		.loc 1 31 1 view .LVU28
  98 0042 08BD     		pop	{r3, pc}
  99              	.L4:
 100              		.align	2
 101              	.L3:
 102 0044 00000000 		.word	.LANCHOR0
 103 0048 00300140 		.word	1073819648
 104              		.cfi_endproc
 105              	.LFE721:
 107              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 108              		.align	1
 109              		.global	HAL_SPI_MspInit
 110              		.syntax unified
 111              		.thumb
 112              		.thumb_func
 114              	HAL_SPI_MspInit:
 115              	.LVL2:
 116              	.LFB722:
  32:hardware/bsp/stm32wlxx/spi.c **** 
  33:hardware/bsp/stm32wlxx/spi.c **** /**
  34:hardware/bsp/stm32wlxx/spi.c **** * @brief SPI MSP Initialization
  35:hardware/bsp/stm32wlxx/spi.c **** * This function configures the hardware resources used in this example
  36:hardware/bsp/stm32wlxx/spi.c **** * @param hspi: SPI handle pointer
  37:hardware/bsp/stm32wlxx/spi.c **** * @retval None
  38:hardware/bsp/stm32wlxx/spi.c **** */
  39:hardware/bsp/stm32wlxx/spi.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
  40:hardware/bsp/stm32wlxx/spi.c **** {
 117              		.loc 1 40 1 is_stmt 1 view -0
 118              		.cfi_startproc
 119              		@ args = 0, pretend = 0, frame = 32
 120              		@ frame_needed = 0, uses_anonymous_args = 0
  41:hardware/bsp/stm32wlxx/spi.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 121              		.loc 1 41 3 view .LVU30
  40:hardware/bsp/stm32wlxx/spi.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 122              		.loc 1 40 1 is_stmt 0 view .LVU31
 123 0000 30B5     		push	{r4, r5, lr}
ARM GAS  /var/folders/b4/k4jbz0ms4wg23jtq0w6p483m0000gn/T//ccRFS8Br.s 			page 4


 124              	.LCFI3:
 125              		.cfi_def_cfa_offset 12
 126              		.cfi_offset 4, -12
 127              		.cfi_offset 5, -8
 128              		.cfi_offset 14, -4
 129 0002 0446     		mov	r4, r0
 130 0004 89B0     		sub	sp, sp, #36
 131              	.LCFI4:
 132              		.cfi_def_cfa_offset 48
 133              		.loc 1 41 20 view .LVU32
 134 0006 1422     		movs	r2, #20
 135 0008 0021     		movs	r1, #0
 136 000a 03A8     		add	r0, sp, #12
 137              	.LVL3:
 138              		.loc 1 41 20 view .LVU33
 139 000c FFF7FEFF 		bl	memset
 140              	.LVL4:
  42:hardware/bsp/stm32wlxx/spi.c ****   if(hspi->Instance==SPI1)
 141              		.loc 1 42 3 is_stmt 1 view .LVU34
 142              		.loc 1 42 5 is_stmt 0 view .LVU35
 143 0010 2268     		ldr	r2, [r4]
 144 0012 1C4B     		ldr	r3, .L7
 145 0014 9A42     		cmp	r2, r3
 146 0016 33D1     		bne	.L5
  43:hardware/bsp/stm32wlxx/spi.c ****   {
  44:hardware/bsp/stm32wlxx/spi.c ****     /* Peripheral clock enable */
  45:hardware/bsp/stm32wlxx/spi.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
 147              		.loc 1 45 5 is_stmt 1 view .LVU36
 148              	.LBB10:
 149              	.LBI10:
 150              		.file 2 "hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h"
   1:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /**
   2:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   ******************************************************************************
   3:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @file    stm32wlxx_ll_bus.h
   4:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @author  MCD Application Team
   5:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @brief   Header file of BUS LL module.
   6:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   @verbatim
   7:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****                       ##### RCC Limitations #####
   8:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   ==============================================================================
   9:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****     [..]
  10:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****       A delay between an RCC peripheral clock enable and the effective peripheral
  11:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****       enabling should be taken into account in order to manage the peripheral read/write
  12:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****       from/to registers.w<
  13:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****       (+) This delay depends on the peripheral mapping.
  14:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****         (++) AHB & APB peripherals, 1 dummy read is necessary
  15:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
  16:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****     [..]
  17:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****       Workarounds:
  18:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****       (#) For AHB & APB peripherals, a dummy read to the peripheral register has been
  19:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****           inserted in each LL_{BUS}_GRP{x}_EnableClock() function.
  20:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
  21:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   @endverbatim
  22:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   ******************************************************************************
  23:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @attention
  24:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *
  25:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * <h2><center>&copy; Copyright (c) 2020 STMicroelectronics.
  26:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * All rights reserved.</center></h2>
ARM GAS  /var/folders/b4/k4jbz0ms4wg23jtq0w6p483m0000gn/T//ccRFS8Br.s 			page 5


  27:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *
  28:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * This software component is licensed by ST under BSD 3-Clause license,
  29:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * the "License"; You may not use this file except in compliance with the
  30:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * License. You may obtain a copy of the License at:
  31:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *                       opensource.org/licenses/BSD-3-Clause
  32:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *
  33:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   ******************************************************************************
  34:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   */
  35:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
  36:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  37:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #ifndef __STM32WLxx_LL_BUS_H
  38:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #define __STM32WLxx_LL_BUS_H
  39:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
  40:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #ifdef __cplusplus
  41:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** extern "C" {
  42:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #endif
  43:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
  44:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /* Includes ------------------------------------------------------------------*/
  45:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #include "stm32wlxx.h"
  46:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
  47:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /** @addtogroup STM32WLxx_LL_Driver
  48:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @{
  49:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   */
  50:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
  51:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #if defined(RCC)
  52:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
  53:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL BUS
  54:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @{
  55:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   */
  56:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
  57:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /* Private types -------------------------------------------------------------*/
  58:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /* Private variables ---------------------------------------------------------*/
  59:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
  60:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /* Private constants ---------------------------------------------------------*/
  61:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
  62:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /* Private macros ------------------------------------------------------------*/
  63:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
  64:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /* Exported types ------------------------------------------------------------*/
  65:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
  66:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /* Exported constants --------------------------------------------------------*/
  67:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_Exported_Constants BUS Exported Constants
  68:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @{
  69:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   */
  70:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
  71:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EC_AHB1_GRP1_PERIPH  AHB1 GRP1 PERIPH
  72:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @{
  73:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   */
  74:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_ALL            (0xFFFFFFFFU)
  75:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_DMA1           RCC_AHB1ENR_DMA1EN
  76:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_DMA2           RCC_AHB1ENR_DMA2EN
  77:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_DMAMUX1        RCC_AHB1ENR_DMAMUX1EN
  78:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_CRC            RCC_AHB1ENR_CRCEN
  79:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /**
  80:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @}
  81:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   */
  82:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
  83:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EC_AHB2_GRP1_PERIPH  AHB2 GRP1 PERIPH
ARM GAS  /var/folders/b4/k4jbz0ms4wg23jtq0w6p483m0000gn/T//ccRFS8Br.s 			page 6


  84:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @{
  85:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   */
  86:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_ALL            (0xFFFFFFFFU)
  87:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOA          RCC_AHB2ENR_GPIOAEN
  88:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOB          RCC_AHB2ENR_GPIOBEN
  89:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOC          RCC_AHB2ENR_GPIOCEN
  90:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOH          RCC_AHB2ENR_GPIOHEN
  91:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /**
  92:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @}
  93:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   */
  94:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
  95:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EC_AHB3_GRP1_PERIPH  AHB3 GRP1 PERIPH
  96:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @{
  97:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   */
  98:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_ALL            (0xFFFFFFFFU)
  99:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_PKA            RCC_AHB3ENR_PKAEN
 100:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_AES            RCC_AHB3ENR_AESEN
 101:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_RNG            RCC_AHB3ENR_RNGEN
 102:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_HSEM           RCC_AHB3ENR_HSEMEN
 103:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #if defined(DUAL_CORE)
 104:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_IPCC           RCC_AHB3ENR_IPCCEN
 105:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #endif /* DUAL_CORE */
 106:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_SRAM1          RCC_AHB3SMENR_SRAM1SMEN
 107:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_SRAM2          RCC_AHB3SMENR_SRAM2SMEN
 108:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_FLASH          RCC_AHB3ENR_FLASHEN
 109:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /**
 110:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @}
 111:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   */
 112:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
 113:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB1_GRP1_PERIPH  APB1 GRP1 PERIPH
 114:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @{
 115:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   */
 116:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_ALL            (0xFFFFFFFFU)
 117:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM2           RCC_APB1ENR1_TIM2EN
 118:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_RTCAPB         RCC_APB1ENR1_RTCAPBEN
 119:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_WWDG           RCC_APB1ENR1_WWDGEN
 120:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_SPI2           RCC_APB1ENR1_SPI2EN
 121:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USART2         RCC_APB1ENR1_USART2EN
 122:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C1           RCC_APB1ENR1_I2C1EN
 123:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C2           RCC_APB1ENR1_I2C2EN
 124:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C3           RCC_APB1ENR1_I2C3EN
 125:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_DAC            RCC_APB1ENR1_DACEN
 126:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_LPTIM1         RCC_APB1ENR1_LPTIM1EN
 127:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /**
 128:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @}
 129:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   */
 130:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
 131:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
 132:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB1_GRP2_PERIPH  APB1 GRP2 PERIPH
 133:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @{
 134:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   */
 135:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_ALL            (0xFFFFFFFFU)
 136:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_LPUART1        RCC_APB1ENR2_LPUART1EN
 137:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_LPTIM2         RCC_APB1ENR2_LPTIM2EN
 138:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_LPTIM3         RCC_APB1ENR2_LPTIM3EN
 139:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /**
 140:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @}
ARM GAS  /var/folders/b4/k4jbz0ms4wg23jtq0w6p483m0000gn/T//ccRFS8Br.s 			page 7


 141:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   */
 142:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
 143:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB2_GRP1_PERIPH  APB2 GRP1 PERIPH
 144:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @{
 145:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   */
 146:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_ALL            (0xFFFFFFFFU)
 147:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_ADC            RCC_APB2ENR_ADCEN
 148:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM1           RCC_APB2ENR_TIM1EN
 149:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SPI1           RCC_APB2ENR_SPI1EN
 150:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_USART1         RCC_APB2ENR_USART1EN
 151:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM16          RCC_APB2ENR_TIM16EN
 152:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM17          RCC_APB2ENR_TIM17EN
 153:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /**
 154:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @}
 155:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   */
 156:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
 157:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB3_GRP1_PERIPH  APB3 GRP1 PERIPH
 158:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @{
 159:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   */
 160:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB3_GRP1_PERIPH_ALL            (0xFFFFFFFFU)
 161:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB3_GRP1_PERIPH_SUBGHZSPI      RCC_APB3ENR_SUBGHZSPIEN
 162:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /**
 163:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @}
 164:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   */
 165:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
 166:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #if defined(DUAL_CORE)
 167:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EC_C2_AHB1_GRP1_PERIPH  C2 AHB1 GRP1 PERIPH
 168:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @{
 169:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   */
 170:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_AHB1_GRP1_PERIPH_DMA1         RCC_C2AHB1ENR_DMA1EN
 171:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_AHB1_GRP1_PERIPH_DMA2         RCC_C2AHB1ENR_DMA2EN
 172:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_AHB1_GRP1_PERIPH_DMAMUX1      RCC_C2AHB1ENR_DMAMUX1EN
 173:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_AHB1_GRP1_PERIPH_CRC          RCC_C2AHB1ENR_CRCEN
 174:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /**
 175:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @}
 176:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   */
 177:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
 178:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
 179:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EC_C2_AHB2_GRP1_PERIPH  C2 AHB2 GRP1 PERIPH
 180:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @{
 181:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   */
 182:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_AHB2_GRP1_PERIPH_GPIOA        RCC_C2AHB2ENR_GPIOAEN
 183:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_AHB2_GRP1_PERIPH_GPIOB        RCC_C2AHB2ENR_GPIOBEN
 184:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_AHB2_GRP1_PERIPH_GPIOC        RCC_C2AHB2ENR_GPIOCEN
 185:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_AHB2_GRP1_PERIPH_GPIOH        RCC_C2AHB2ENR_GPIOHEN
 186:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /**
 187:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @}
 188:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   */
 189:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
 190:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
 191:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EC_C2_AHB3_GRP1_PERIPH  C2 AHB3 GRP1 PERIPH
 192:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @{
 193:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   */
 194:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_AHB3_GRP1_PERIPH_PKA          RCC_C2AHB3ENR_PKAEN
 195:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_AHB3_GRP1_PERIPH_AES          RCC_C2AHB3ENR_AESEN
 196:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_AHB3_GRP1_PERIPH_RNG          RCC_C2AHB3ENR_RNGEN
 197:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_AHB3_GRP1_PERIPH_HSEM         RCC_C2AHB3ENR_HSEMEN
ARM GAS  /var/folders/b4/k4jbz0ms4wg23jtq0w6p483m0000gn/T//ccRFS8Br.s 			page 8


 198:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_AHB3_GRP1_PERIPH_IPCC         RCC_C2AHB3ENR_IPCCEN
 199:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_AHB3_GRP1_PERIPH_FLASH        RCC_C2AHB3ENR_FLASHEN
 200:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_AHB3_GRP1_PERIPH_SRAM1        RCC_C2AHB3SMENR_SRAM1SMEN
 201:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_AHB3_GRP1_PERIPH_SRAM2        RCC_C2AHB3SMENR_SRAM2SMEN
 202:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /**
 203:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @}
 204:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   */
 205:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
 206:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
 207:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EC_C2_APB1_GRP1_PERIPH  C2 APB1 GRP1 PERIPH
 208:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @{
 209:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   */
 210:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_APB1_GRP1_PERIPH_TIM2         RCC_C2APB1ENR1_TIM2EN
 211:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_APB1_GRP1_PERIPH_RTCAPB       RCC_C2APB1ENR1_RTCAPBEN
 212:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_APB1_GRP1_PERIPH_SPI2         RCC_C2APB1ENR1_SPI2EN
 213:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_APB1_GRP1_PERIPH_USART2       RCC_C2APB1ENR1_USART2EN
 214:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_APB1_GRP1_PERIPH_I2C1         RCC_C2APB1ENR1_I2C1EN
 215:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_APB1_GRP1_PERIPH_I2C2         RCC_C2APB1ENR1_I2C2EN
 216:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_APB1_GRP1_PERIPH_I2C3         RCC_C2APB1ENR1_I2C3EN
 217:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_APB1_GRP1_PERIPH_DAC          RCC_C2APB1ENR1_DACEN
 218:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_APB1_GRP1_PERIPH_LPTIM1       RCC_C2APB1ENR1_LPTIM1EN
 219:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /**
 220:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @}
 221:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   */
 222:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
 223:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
 224:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EC_C2_APB1_GRP2_PERIPH  C2 APB1 GRP2 PERIPH
 225:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @{
 226:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   */
 227:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_APB1_GRP2_PERIPH_LPUART1      RCC_C2APB1ENR2_LPUART1EN
 228:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_APB1_GRP2_PERIPH_LPTIM2       RCC_C2APB1ENR2_LPTIM2EN
 229:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_APB1_GRP2_PERIPH_LPTIM3       RCC_C2APB1ENR2_LPTIM3EN
 230:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /**
 231:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @}
 232:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   */
 233:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
 234:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
 235:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EC_C2_APB2_GRP1_PERIPH  C2 APB2 GRP1 PERIPH
 236:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @{
 237:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   */
 238:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_APB2_GRP1_PERIPH_ADC          RCC_C2APB2ENR_ADCEN
 239:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_APB2_GRP1_PERIPH_TIM1         RCC_C2APB2ENR_TIM1EN
 240:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_APB2_GRP1_PERIPH_SPI1         RCC_C2APB2ENR_SPI1EN
 241:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_APB2_GRP1_PERIPH_USART1       RCC_C2APB2ENR_USART1EN
 242:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_APB2_GRP1_PERIPH_TIM16        RCC_C2APB2ENR_TIM16EN
 243:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_APB2_GRP1_PERIPH_TIM17        RCC_C2APB2ENR_TIM17EN
 244:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /**
 245:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @}
 246:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   */
 247:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
 248:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
 249:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EC_C2_APB3_GRP1_PERIPH  C2 APB3 GRP1 PERIPH
 250:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @{
 251:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   */
 252:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_APB3_GRP1_PERIPH_SUBGHZSPI    RCC_C2APB3ENR_SUBGHZSPIEN
 253:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /**
 254:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @}
ARM GAS  /var/folders/b4/k4jbz0ms4wg23jtq0w6p483m0000gn/T//ccRFS8Br.s 			page 9


 255:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   */
 256:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #endif /* DUAL_CORE */
 257:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
 258:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /**
 259:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @}
 260:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   */
 261:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
 262:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /* Exported macro ------------------------------------------------------------*/
 263:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
 264:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /* Exported functions --------------------------------------------------------*/
 265:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
 266:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_Exported_Functions BUS Exported Functions
 267:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @{
 268:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   */
 269:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
 270:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EF_AHB1 AHB1
 271:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @{
 272:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   */
 273:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
 274:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /**
 275:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Enable AHB1 peripherals clock.
 276:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB1ENR      DMA1EN        LL_AHB1_GRP1_EnableClock\n
 277:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1ENR      DMA2EN        LL_AHB1_GRP1_EnableClock\n
 278:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1ENR      DMAMUX1EN     LL_AHB1_GRP1_EnableClock\n
 279:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1ENR      CRCEN         LL_AHB1_GRP1_EnableClock\n
 280:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 281:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 282:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 283:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 284:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 285:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
 286:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   */
 287:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
 288:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** {
 289:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   __IO uint32_t tmpreg;
 290:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   SET_BIT(RCC->AHB1ENR, Periphs);
 291:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 292:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 293:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   (void)tmpreg;
 294:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** }
 295:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
 296:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /**
 297:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Check if AHB1 peripheral clock is enabled or not
 298:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB1ENR      DMA1EN        LL_AHB1_GRP1_IsEnabledClock\n
 299:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1ENR      DMA2EN        LL_AHB1_GRP1_IsEnabledClock\n
 300:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1ENR      DMAMUX1EN     LL_AHB1_GRP1_IsEnabledClock\n
 301:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1ENR      CRCEN         LL_AHB1_GRP1_IsEnabledClock\n
 302:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 303:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 304:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 305:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 306:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 307:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @retval uint32_t
 308:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   */
 309:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB1_GRP1_IsEnabledClock(uint32_t Periphs)
 310:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** {
 311:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   return ((READ_BIT(RCC->AHB1ENR, Periphs) == (Periphs)) ? 1UL : 0UL);
ARM GAS  /var/folders/b4/k4jbz0ms4wg23jtq0w6p483m0000gn/T//ccRFS8Br.s 			page 10


 312:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** }
 313:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
 314:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /**
 315:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Disable AHB1 peripherals clock.
 316:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB1ENR      DMA1EN        LL_AHB1_GRP1_DisableClock\n
 317:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1ENR      DMA2EN        LL_AHB1_GRP1_DisableClock\n
 318:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1ENR      DMAMUX1EN     LL_AHB1_GRP1_DisableClock\n
 319:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1ENR      CRCEN         LL_AHB1_GRP1_DisableClock\n
 320:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 321:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 322:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 323:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 324:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 325:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
 326:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   */
 327:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_DisableClock(uint32_t Periphs)
 328:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** {
 329:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   CLEAR_BIT(RCC->AHB1ENR, Periphs);
 330:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** }
 331:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
 332:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /**
 333:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Force AHB1 peripherals reset.
 334:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB1RSTR     DMA1RST       LL_AHB1_GRP1_ForceReset\n
 335:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1RSTR     DMA2RST       LL_AHB1_GRP1_ForceReset\n
 336:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1RSTR     DMAMUX1RST    LL_AHB1_GRP1_ForceReset\n
 337:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1RSTR     CRCRST        LL_AHB1_GRP1_ForceReset\n
 338:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 339:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ALL
 340:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 341:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 342:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 343:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 344:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
 345:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   */
 346:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_ForceReset(uint32_t Periphs)
 347:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** {
 348:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   SET_BIT(RCC->AHB1RSTR, Periphs);
 349:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** }
 350:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
 351:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /**
 352:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Release AHB1 peripherals reset.
 353:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB1RSTR     DMA1RST       LL_AHB1_GRP1_ReleaseReset\n
 354:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1RSTR     DMA2RST       LL_AHB1_GRP1_ReleaseReset\n
 355:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1RSTR     DMAMUX1RST     LL_AHB1_GRP1_ReleaseReset\n
 356:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1RSTR     CRCRST        LL_AHB1_GRP1_ReleaseReset\n
 357:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 358:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ALL
 359:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 360:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 361:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 362:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 363:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
 364:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   */
 365:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_ReleaseReset(uint32_t Periphs)
 366:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** {
 367:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   CLEAR_BIT(RCC->AHB1RSTR, Periphs);
 368:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** }
ARM GAS  /var/folders/b4/k4jbz0ms4wg23jtq0w6p483m0000gn/T//ccRFS8Br.s 			page 11


 369:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
 370:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /**
 371:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Enable AHB1 peripherals clock during Low Power (Sleep) mode.
 372:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB1SMENR    DMA1SMEN      LL_AHB1_GRP1_EnableClockSleep\n
 373:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1SMENR    DMA2SMEN      LL_AHB1_GRP1_EnableClockSleep\n
 374:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1SMENR    DMAMUX1SMEN   LL_AHB1_GRP1_EnableClockSleep\n
 375:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1SMENR    CRCSMEN       LL_AHB1_GRP1_EnableClockSleep\n
 376:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 377:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 378:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 379:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 380:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 381:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
 382:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   */
 383:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_EnableClockSleep(uint32_t Periphs)
 384:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** {
 385:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   __IO uint32_t tmpreg;
 386:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   SET_BIT(RCC->AHB1SMENR, Periphs);
 387:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 388:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB1SMENR, Periphs);
 389:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   (void)tmpreg;
 390:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** }
 391:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
 392:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /**
 393:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Check if AHB1 peripheral clock is enabled by the clock gating during CPU1 CSleep mode
 394:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB1SMENR    DMA1SMEN      LL_AHB1_GRP1_IsEnabledClockSleep\n
 395:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1SMENR    DMA2SMEN      LL_AHB1_GRP1_IsEnabledClockSleep\n
 396:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1SMENR    DMAMUX1SMEN   LL_AHB1_GRP1_IsEnabledClockSleep\n
 397:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1SMENR    CRCSMEN       LL_AHB1_GRP1_IsEnabledClockSleep
 398:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 399:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 400:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 401:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 402:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 403:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @retval uint32_t
 404:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   */
 405:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB1_GRP1_IsEnabledClockSleep(uint32_t Periphs)
 406:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** {
 407:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   return ((READ_BIT(RCC->AHB1SMENR, Periphs) == (Periphs)) ? 1UL : 0UL);
 408:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** }
 409:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
 410:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /**
 411:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Disable AHB1 peripherals clock during Low Power (Sleep) mode.
 412:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB1SMENR    DMA1SMEN      LL_AHB1_GRP1_DisableClockSleep\n
 413:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1SMENR    DMA2SMEN      LL_AHB1_GRP1_DisableClockSleep\n
 414:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1SMENR    DMAMUX1SMEN   LL_AHB1_GRP1_DisableClockSleep\n
 415:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1SMENR    CRCSMEN       LL_AHB1_GRP1_DisableClockSleep\n
 416:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 417:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 418:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 419:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 420:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 421:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
 422:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   */
 423:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_DisableClockSleep(uint32_t Periphs)
 424:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** {
 425:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   CLEAR_BIT(RCC->AHB1SMENR, Periphs);
ARM GAS  /var/folders/b4/k4jbz0ms4wg23jtq0w6p483m0000gn/T//ccRFS8Br.s 			page 12


 426:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** }
 427:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
 428:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /**
 429:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @}
 430:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   */
 431:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
 432:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EF_AHB2 AHB2
 433:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @{
 434:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   */
 435:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
 436:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /**
 437:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Enable AHB2 peripherals clock.
 438:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB2ENR      GPIOAEN       LL_AHB2_GRP1_EnableClock\n
 439:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB2ENR      GPIOBEN       LL_AHB2_GRP1_EnableClock\n
 440:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB2ENR      GPIOCEN       LL_AHB2_GRP1_EnableClock\n
 441:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB2ENR      GPIOHEN       LL_AHB2_GRP1_EnableClock\n
 442:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 443:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 444:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 445:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 446:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
 447:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
 448:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   */
 449:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
 450:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** {
 451:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   __IO uint32_t tmpreg;
 452:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   SET_BIT(RCC->AHB2ENR, Periphs);
 453:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 454:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 455:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   (void)tmpreg;
 456:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** }
 457:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
 458:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /**
 459:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Check if AHB2 peripheral clock is enabled or not
 460:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB2ENR      GPIOAEN       LL_AHB2_GRP1_IsEnabledClock\n
 461:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB2ENR      GPIOBEN       LL_AHB2_GRP1_IsEnabledClock\n
 462:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB2ENR      GPIOCEN       LL_AHB2_GRP1_IsEnabledClock\n
 463:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB2ENR      GPIOHEN       LL_AHB2_GRP1_IsEnabledClock\n
 464:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 465:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 466:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 467:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 468:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
 469:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @retval uint32_t
 470:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   */
 471:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB2_GRP1_IsEnabledClock(uint32_t Periphs)
 472:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** {
 473:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   return ((READ_BIT(RCC->AHB2ENR, Periphs) == (Periphs)) ? 1UL : 0UL);
 474:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** }
 475:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
 476:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /**
 477:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Disable AHB2 peripherals clock.
 478:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB2ENR      GPIOAEN       LL_AHB2_GRP1_DisableClock\n
 479:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB2ENR      GPIOBEN       LL_AHB2_GRP1_DisableClock\n
 480:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB2ENR      GPIOCEN       LL_AHB2_GRP1_DisableClock\n
 481:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB2ENR      GPIOHEN       LL_AHB2_GRP1_DisableClock\n
 482:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
ARM GAS  /var/folders/b4/k4jbz0ms4wg23jtq0w6p483m0000gn/T//ccRFS8Br.s 			page 13


 483:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 484:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 485:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 486:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
 487:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
 488:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   */
 489:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_DisableClock(uint32_t Periphs)
 490:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** {
 491:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   CLEAR_BIT(RCC->AHB2ENR, Periphs);
 492:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** }
 493:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
 494:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /**
 495:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Force AHB2 peripherals reset.
 496:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB2RSTR     GPIOARST      LL_AHB2_GRP1_ForceReset\n
 497:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB2RSTR     GPIOBRST      LL_AHB2_GRP1_ForceReset\n
 498:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB2RSTR     GPIOCRST      LL_AHB2_GRP1_ForceReset\n
 499:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB2RSTR     GPIOHRST      LL_AHB2_GRP1_ForceReset
 500:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 501:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ALL
 502:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 503:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 504:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 505:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
 506:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
 507:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   */
 508:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_ForceReset(uint32_t Periphs)
 509:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** {
 510:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   SET_BIT(RCC->AHB2RSTR, Periphs);
 511:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** }
 512:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
 513:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /**
 514:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Release AHB2 peripherals reset.
 515:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB2RSTR     GPIOARST      LL_AHB2_GRP1_ReleaseReset\n
 516:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB2RSTR     GPIOBRST      LL_AHB2_GRP1_ReleaseReset\n
 517:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB2RSTR     GPIOCRST      LL_AHB2_GRP1_ReleaseReset\n
 518:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB2RSTR     GPIOHRST      LL_AHB2_GRP1_ReleaseReset\n
 519:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 520:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ALL
 521:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 522:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 523:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 524:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
 525:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
 526:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   */
 527:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_ReleaseReset(uint32_t Periphs)
 528:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** {
 529:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   CLEAR_BIT(RCC->AHB2RSTR, Periphs);
 530:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** }
 531:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
 532:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /**
 533:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Enable AHB2 peripherals clock during Low Power (Sleep) mode.
 534:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB2SMENR    GPIOASMEN     LL_AHB2_GRP1_EnableClockSleep\n
 535:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB2SMENR    GPIOBSMEN     LL_AHB2_GRP1_EnableClockSleep\n
 536:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB2SMENR    GPIOCSMEN     LL_AHB2_GRP1_EnableClockSleep\n
 537:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB2SMENR    GPIOHSMEN     LL_AHB2_GRP1_EnableClockSleep\n
 538:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 539:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
ARM GAS  /var/folders/b4/k4jbz0ms4wg23jtq0w6p483m0000gn/T//ccRFS8Br.s 			page 14


 540:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 541:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 542:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
 543:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
 544:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   */
 545:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_EnableClockSleep(uint32_t Periphs)
 546:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** {
 547:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   __IO uint32_t tmpreg;
 548:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   SET_BIT(RCC->AHB2SMENR, Periphs);
 549:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 550:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB2SMENR, Periphs);
 551:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   (void)tmpreg;
 552:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** }
 553:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
 554:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /**
 555:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Check if AHB2 peripheral clock is enabled by the clock gating during CPU1 CSleep mode
 556:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB2SMENR    GPIOASMEN     LL_AHB2_GRP1_IsEnabledClockSleep\n
 557:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB2SMENR    GPIOBSMEN     LL_AHB2_GRP1_IsEnabledClockSleep\n
 558:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB2SMENR    GPIOCSMEN     LL_AHB2_GRP1_IsEnabledClockSleep\n
 559:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB2SMENR    GPIOHSMEN     LL_AHB2_GRP1_IsEnabledClockSleep
 560:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 561:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 562:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 563:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 564:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
 565:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @retval uint32_t
 566:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   */
 567:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB2_GRP1_IsEnabledClockSleep(uint32_t Periphs)
 568:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** {
 569:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   return ((READ_BIT(RCC->AHB2SMENR, Periphs) == (Periphs)) ? 1UL : 0UL);
 570:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** }
 571:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
 572:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /**
 573:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Disable AHB2 peripherals clock during Low Power (Sleep) mode.
 574:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB2SMENR    GPIOASMEN     LL_AHB2_GRP1_DisableClockSleep\n
 575:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB2SMENR    GPIOBSMEN     LL_AHB2_GRP1_DisableClockSleep\n
 576:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB2SMENR    GPIOCSMEN     LL_AHB2_GRP1_DisableClockSleep\n
 577:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB2SMENR    GPIOHSMEN     LL_AHB2_GRP1_DisableClockSleep\n
 578:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 579:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 580:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 581:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 582:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
 583:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
 584:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   */
 585:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_DisableClockSleep(uint32_t Periphs)
 586:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** {
 587:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   CLEAR_BIT(RCC->AHB2SMENR, Periphs);
 588:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** }
 589:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
 590:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /**
 591:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @}
 592:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   */
 593:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
 594:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EF_AHB3 AHB3
 595:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @{
 596:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   */
ARM GAS  /var/folders/b4/k4jbz0ms4wg23jtq0w6p483m0000gn/T//ccRFS8Br.s 			page 15


 597:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
 598:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #if defined(DUAL_CORE) /* Switch added for Documentation generation purpose to exclude IPCC in else
 599:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /**
 600:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Enable AHB3 peripherals clock.
 601:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB3ENR      PKAEN         LL_AHB3_GRP1_EnableClock\n
 602:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3ENR      AESEN         LL_AHB3_GRP1_EnableClock\n
 603:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3ENR      RNGEN         LL_AHB3_GRP1_EnableClock\n
 604:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3ENR      HSEMEN        LL_AHB3_GRP1_EnableClock\n
 605:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3ENR      IPCCEN        LL_AHB3_GRP1_EnableClock\n
 606:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3ENR      FLASHEN       LL_AHB3_GRP1_EnableClock
 607:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 608:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_PKA
 609:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_AES
 610:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RNG
 611:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_HSEM
 612:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_IPCC
 613:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FLASH
 614:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
 615:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   */
 616:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
 617:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #else
 618:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /**
 619:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Enable AHB3 peripherals clock.
 620:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB3ENR      PKAEN         LL_AHB3_GRP1_EnableClock\n
 621:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3ENR      AESEN         LL_AHB3_GRP1_EnableClock\n
 622:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3ENR      RNGEN         LL_AHB3_GRP1_EnableClock\n
 623:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3ENR      HSEMEN        LL_AHB3_GRP1_EnableClock\n
 624:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3ENR      FLASHEN       LL_AHB3_GRP1_EnableClock
 625:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 626:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_PKA
 627:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_AES
 628:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RNG
 629:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_HSEM
 630:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FLASH
 631:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
 632:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   */
 633:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #endif /* DUAL_CORE */
 634:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_EnableClock(uint32_t Periphs)
 635:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** {
 636:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   __IO uint32_t tmpreg;
 637:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   SET_BIT(RCC->AHB3ENR, Periphs);
 638:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 639:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 640:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   (void)tmpreg;
 641:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** }
 642:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
 643:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #if defined(DUAL_CORE) /* Switch added for Documentation generation purpose to exclude IPCC in else
 644:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /**
 645:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Check if AHB3 peripheral clock is enabled or not
 646:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB3ENR      PKAEN         LL_AHB3_GRP1_IsEnabledClock\n
 647:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3ENR      AESEN         LL_AHB3_GRP1_IsEnabledClock\n
 648:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3ENR      RNGEN         LL_AHB3_GRP1_IsEnabledClock\n
 649:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3ENR      HSEMEN        LL_AHB3_GRP1_IsEnabledClock\n
 650:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3ENR      IPCCEN        LL_AHB3_GRP1_IsEnabledClock\n
 651:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3ENR      FLASHEN       LL_AHB3_GRP1_IsEnabledClock
 652:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 653:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_PKA
ARM GAS  /var/folders/b4/k4jbz0ms4wg23jtq0w6p483m0000gn/T//ccRFS8Br.s 			page 16


 654:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_AES
 655:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RNG
 656:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_HSEM
 657:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_IPCC
 658:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FLASH
 659:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @retval uint32_t
 660:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   */
 661:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #else
 662:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /**
 663:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Check if AHB3 peripheral clock is enabled or not
 664:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB3ENR      PKAEN         LL_AHB3_GRP1_IsEnabledClock\n
 665:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3ENR      AESEN         LL_AHB3_GRP1_IsEnabledClock\n
 666:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3ENR      RNGEN         LL_AHB3_GRP1_IsEnabledClock\n
 667:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3ENR      HSEMEN        LL_AHB3_GRP1_IsEnabledClock\n
 668:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3ENR      FLASHEN       LL_AHB3_GRP1_IsEnabledClock
 669:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 670:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_PKA
 671:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_AES
 672:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RNG
 673:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_HSEM
 674:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FLASH
 675:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @retval uint32_t
 676:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   */
 677:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
 678:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #endif /* DUAL_CORE */
 679:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB3_GRP1_IsEnabledClock(uint32_t Periphs)
 680:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** {
 681:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   return ((READ_BIT(RCC->AHB3ENR, Periphs) == (Periphs)) ? 1UL : 0UL);
 682:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** }
 683:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
 684:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #if defined(DUAL_CORE) /* Switch added for Documentation generation purpose to exclude IPCC in else
 685:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /**
 686:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Disable AHB3 peripherals clock.
 687:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB3ENR      PKAEN         LL_AHB3_GRP1_DisableClock\n
 688:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3ENR      AESEN         LL_AHB3_GRP1_DisableClock\n
 689:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3ENR      RNGEN         LL_AHB3_GRP1_DisableClock\n
 690:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3ENR      HSEMEN        LL_AHB3_GRP1_DisableClock\n
 691:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3ENR      IPCCEN        LL_AHB3_GRP1_DisableClock\n
 692:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3ENR      FLASHEN       LL_AHB3_GRP1_DisableClock
 693:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 694:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_PKA
 695:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_AES
 696:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RNG
 697:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_HSEM
 698:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_IPCC
 699:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FLASH
 700:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
 701:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   */
 702:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
 703:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #else
 704:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /**
 705:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Disable AHB3 peripherals clock.
 706:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB3ENR      PKAEN         LL_AHB3_GRP1_DisableClock\n
 707:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3ENR      AESEN         LL_AHB3_GRP1_DisableClock\n
 708:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3ENR      RNGEN         LL_AHB3_GRP1_DisableClock\n
 709:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3ENR      HSEMEN        LL_AHB3_GRP1_DisableClock\n
 710:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3ENR      FLASHEN       LL_AHB3_GRP1_DisableClock
ARM GAS  /var/folders/b4/k4jbz0ms4wg23jtq0w6p483m0000gn/T//ccRFS8Br.s 			page 17


 711:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 712:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_PKA
 713:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_AES
 714:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RNG
 715:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_HSEM
 716:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FLASH
 717:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
 718:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   */
 719:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #endif /* DUAL_CORE */
 720:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_DisableClock(uint32_t Periphs)
 721:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** {
 722:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   CLEAR_BIT(RCC->AHB3ENR, Periphs);
 723:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** }
 724:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
 725:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #if defined(DUAL_CORE) /* Switch added for Documentation generation purpose to exclude IPCC in else
 726:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /**
 727:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Force AHB3 peripherals reset.
 728:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB3RSTR     PKARST        LL_AHB3_GRP1_ForceReset\n
 729:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3RSTR     AESRST        LL_AHB3_GRP1_ForceReset\n
 730:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3RSTR     RNGRST        LL_AHB3_GRP1_ForceReset\n
 731:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3RSTR     HSEMRST       LL_AHB3_GRP1_ForceReset\n
 732:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3RSTR     IPCCRST       LL_AHB3_GRP1_ForceReset\n
 733:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3RSTR     FLASHRST      LL_AHB3_GRP1_ForceReset
 734:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 735:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_ALL
 736:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_AES
 737:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_PKA
 738:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RNG
 739:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_HSEM
 740:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_IPCC
 741:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FLASH
 742:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
 743:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   */
 744:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #else
 745:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /**
 746:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Force AHB3 peripherals reset.
 747:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB3RSTR     PKARST        LL_AHB3_GRP1_ForceReset\n
 748:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3RSTR     AESRST        LL_AHB3_GRP1_ForceReset\n
 749:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3RSTR     RNGRST        LL_AHB3_GRP1_ForceReset\n
 750:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3RSTR     HSEMRST       LL_AHB3_GRP1_ForceReset\n
 751:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3RSTR     FLASHRST      LL_AHB3_GRP1_ForceReset
 752:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 753:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_ALL
 754:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_AES
 755:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_PKA
 756:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RNG
 757:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_HSEM
 758:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FLASH
 759:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
 760:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   */
 761:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
 762:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #endif /* DUAL_CORE */
 763:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_ForceReset(uint32_t Periphs)
 764:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** {
 765:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   SET_BIT(RCC->AHB3RSTR, Periphs);
 766:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** }
 767:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
ARM GAS  /var/folders/b4/k4jbz0ms4wg23jtq0w6p483m0000gn/T//ccRFS8Br.s 			page 18


 768:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #if defined(DUAL_CORE) /* Switch added for Documentation generation purpose to exclude IPCC in else
 769:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /**
 770:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Release AHB3 peripherals reset.
 771:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB3RSTR     PKARST        LL_AHB3_GRP1_ReleaseReset\n
 772:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3RSTR     AESRST        LL_AHB3_GRP1_ReleaseReset\n
 773:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3RSTR     RNGRST        LL_AHB3_GRP1_ReleaseReset\n
 774:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3RSTR     HSEMRST       LL_AHB3_GRP1_ReleaseReset\n
 775:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3RSTR     IPCCRST       LL_AHB3_GRP1_ReleaseReset\n
 776:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3RSTR     FLASHRST      LL_AHB3_GRP1_ReleaseReset
 777:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 778:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_ALL
 779:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_PKA
 780:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_AES
 781:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RNG
 782:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_HSEM
 783:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_IPCC
 784:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FLASH
 785:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
 786:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   */
 787:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #else
 788:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /**
 789:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Release AHB3 peripherals reset.
 790:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB3RSTR     PKARST        LL_AHB3_GRP1_ReleaseReset\n
 791:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3RSTR     AESRST        LL_AHB3_GRP1_ReleaseReset\n
 792:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3RSTR     RNGRST        LL_AHB3_GRP1_ReleaseReset\n
 793:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3RSTR     HSEMRST       LL_AHB3_GRP1_ReleaseReset\n
 794:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3RSTR     FLASHRST      LL_AHB3_GRP1_ReleaseReset
 795:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 796:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_ALL
 797:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_PKA
 798:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_AES
 799:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RNG
 800:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_HSEM
 801:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FLASH
 802:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
 803:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   */
 804:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
 805:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** #endif /* DUAL_CORE */
 806:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_ReleaseReset(uint32_t Periphs)
 807:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** {
 808:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   CLEAR_BIT(RCC->AHB3RSTR, Periphs);
 809:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** }
 810:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
 811:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /**
 812:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Enable AHB3 peripherals clock during Low Power (Sleep) mode.
 813:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB3SMENR    PKASMEN       LL_AHB3_GRP1_EnableClockSleep\n
 814:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3SMENR    AESSMEN       LL_AHB3_GRP1_EnableClockSleep\n
 815:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3SMENR    RNGSMEN       LL_AHB3_GRP1_EnableClockSleep\n
 816:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1SMENR    SRAM1SMEN     LL_AHB1_GRP1_EnableClockSleep\n
 817:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3SMENR    SRAM2SMEN     LL_AHB3_GRP1_EnableClockSleep\n
 818:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3SMENR    FLASHSMEN     LL_AHB3_GRP1_EnableClockSleep
 819:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 820:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_PKA
 821:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_AES
 822:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RNG
 823:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_SRAM1
 824:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_SRAM2
ARM GAS  /var/folders/b4/k4jbz0ms4wg23jtq0w6p483m0000gn/T//ccRFS8Br.s 			page 19


 825:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FLASH
 826:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
 827:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   */
 828:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_EnableClockSleep(uint32_t Periphs)
 829:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** {
 830:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   __IO uint32_t tmpreg;
 831:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   SET_BIT(RCC->AHB3SMENR, Periphs);
 832:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 833:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB3SMENR, Periphs);
 834:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   (void)tmpreg;
 835:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** }
 836:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
 837:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /**
 838:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Check if AHB3 peripheral clock is enabled by the clock gating during CPU1 CSleep mode
 839:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB3SMENR    PKASMEN       LL_AHB3_GRP1_IsEnabledClockSleep\n
 840:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3SMENR    AESSMEN       LL_AHB3_GRP1_IsEnabledClockSleep\n
 841:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3SMENR    RNGSMEN       LL_AHB3_GRP1_IsEnabledClockSleep\n
 842:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1SMENR    SRAM1SMEN     LL_AHB3_GRP1_IsEnabledClockSleep\n
 843:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3SMENR    SRAM2SMEN     LL_AHB3_GRP1_IsEnabledClockSleep\n
 844:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3SMENR    FLASHSMEN     LL_AHB3_GRP1_IsEnabledClockSleep
 845:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 846:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_PKA
 847:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_AES
 848:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RNG
 849:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_SRAM1
 850:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_SRAM2
 851:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FLASH
 852:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
 853:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   */
 854:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB3_GRP1_IsEnabledClockSleep(uint32_t Periphs)
 855:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** {
 856:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   return ((READ_BIT(RCC->AHB3SMENR, Periphs) == (Periphs)) ? 1UL : 0UL);
 857:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** }
 858:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
 859:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /**
 860:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Disable AHB3 peripherals clock during Low Power (Sleep) mode.
 861:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB3SMENR    PKASMEN       LL_AHB3_GRP1_DisableClockSleep\n
 862:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3SMENR    AESSMEN       LL_AHB3_GRP1_DisableClockSleep\n
 863:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3SMENR    RNGSMEN       LL_AHB3_GRP1_DisableClockSleep\n
 864:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3SMENR    SRAM1SMEN     LL_AHB3_GRP1_DisableClockSleep\n
 865:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3SMENR    SRAM2SMEN     LL_AHB3_GRP1_DisableClockSleep\n
 866:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3SMENR    FLASHSMEN     LL_AHB3_GRP1_DisableClockSleep
 867:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 868:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_PKA
 869:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_AES
 870:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RNG
 871:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_SRAM1
 872:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_SRAM2
 873:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FLASH
 874:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
 875:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   */
 876:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_DisableClockSleep(uint32_t Periphs)
 877:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** {
 878:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   CLEAR_BIT(RCC->AHB3SMENR, Periphs);
 879:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** }
 880:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
 881:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /**
ARM GAS  /var/folders/b4/k4jbz0ms4wg23jtq0w6p483m0000gn/T//ccRFS8Br.s 			page 20


 882:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @}
 883:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   */
 884:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
 885:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EF_APB1 APB1
 886:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @{
 887:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   */
 888:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
 889:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /**
 890:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Enable APB1 peripherals clock.
 891:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll APB1ENR1     TIM2EN        LL_APB1_GRP1_EnableClock\n
 892:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1ENR1     RTCAPBEN      LL_APB1_GRP1_EnableClock\n
 893:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1ENR1     WWDGEN        LL_APB1_GRP1_EnableClock\n
 894:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1ENR1     SPI2EN        LL_APB1_GRP1_EnableClock\n
 895:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1ENR1     USART2EN      LL_APB1_GRP1_EnableClock\n
 896:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1ENR1     I2C1EN        LL_APB1_GRP1_EnableClock\n
 897:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1ENR1     I2C2EN        LL_APB1_GRP1_EnableClock\n
 898:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1ENR1     I2C3EN        LL_APB1_GRP1_EnableClock\n
 899:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1ENR1     DACEN         LL_APB1_GRP1_EnableClock\n
 900:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1ENR1     LPTIM1EN      LL_APB1_GRP1_EnableClock
 901:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 902:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
 903:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_RTCAPB
 904:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
 905:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2
 906:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
 907:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
 908:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
 909:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3
 910:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC
 911:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
 912:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
 913:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   */
 914:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
 915:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** {
 916:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   __IO uint32_t tmpreg;
 917:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   SET_BIT(RCC->APB1ENR1, Periphs);
 918:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 919:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 920:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   (void)tmpreg;
 921:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** }
 922:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
 923:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /**
 924:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Enable APB1 peripherals clock.
 925:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll APB1ENR2     LPUART1EN     LL_APB1_GRP2_EnableClock\n
 926:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1ENR2     LPTIM2EN      LL_APB1_GRP2_EnableClock
 927:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1ENR2     LPTIM3EN      LL_APB1_GRP2_EnableClock
 928:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 929:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPUART1
 930:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM2
 931:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM3
 932:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
 933:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
 934:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   */
 935:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP2_EnableClock(uint32_t Periphs)
 936:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** {
 937:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   __IO uint32_t tmpreg;
 938:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   SET_BIT(RCC->APB1ENR2, Periphs);
ARM GAS  /var/folders/b4/k4jbz0ms4wg23jtq0w6p483m0000gn/T//ccRFS8Br.s 			page 21


 939:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 940:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 941:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   (void)tmpreg;
 942:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** }
 943:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
 944:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /**
 945:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Check if APB1 peripheral clock is enabled or not
 946:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll APB1ENR1     TIM2EN        LL_APB1_GRP1_IsEnabledClock\n
 947:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1ENR1     RTCAPBEN      LL_APB1_GRP1_IsEnabledClock\n
 948:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1ENR1     WWDGEN        LL_APB1_GRP1_IsEnabledClock\n
 949:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1ENR1     SPI2EN        LL_APB1_GRP1_IsEnabledClock\n
 950:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1ENR1     USART2EN      LL_APB1_GRP1_IsEnabledClock\n
 951:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1ENR1     I2C1EN        LL_APB1_GRP1_IsEnabledClock\n
 952:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1ENR1     I2C2EN        LL_APB1_GRP1_IsEnabledClock\n
 953:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1ENR1     I2C3EN        LL_APB1_GRP1_IsEnabledClock\n
 954:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1ENR1     DACEN         LL_APB1_GRP1_IsEnabledClock\n
 955:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1ENR1     LPTIM1EN      LL_APB1_GRP1_IsEnabledClock
 956:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
 957:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 958:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
 959:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_RTCAPB
 960:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
 961:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2
 962:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
 963:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
 964:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
 965:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3
 966:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC
 967:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
 968:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
 969:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @retval uint32_t
 970:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   */
 971:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE uint32_t LL_APB1_GRP1_IsEnabledClock(uint32_t Periphs)
 972:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** {
 973:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   return ((READ_BIT(RCC->APB1ENR1, Periphs) == (Periphs)) ? 1UL : 0UL);
 974:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** }
 975:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
 976:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /**
 977:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Check if APB1 peripheral clock is enabled or not
 978:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll APB1ENR2     LPUART1EN     LL_APB1_GRP2_IsEnabledClock\n
 979:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1ENR2     LPTIM2EN      LL_APB1_GRP2_IsEnabledClock
 980:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1ENR2     LPTIM3EN      LL_APB1_GRP2_IsEnabledClock
 981:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 982:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPUART1
 983:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM2
 984:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM3
 985:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @retval uint32_t
 986:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   */
 987:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE uint32_t LL_APB1_GRP2_IsEnabledClock(uint32_t Periphs)
 988:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** {
 989:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   return ((READ_BIT(RCC->APB1ENR2, Periphs) == (Periphs)) ? 1UL : 0UL);
 990:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** }
 991:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
 992:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /**
 993:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Disable APB1 peripherals clock.
 994:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll APB1ENR1     TIM2EN        LL_APB1_GRP1_DisableClock\n
 995:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1ENR1     RTCAPBEN      LL_APB1_GRP1_DisableClock\n
ARM GAS  /var/folders/b4/k4jbz0ms4wg23jtq0w6p483m0000gn/T//ccRFS8Br.s 			page 22


 996:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1ENR1     SPI2EN        LL_APB1_GRP1_DisableClock\n
 997:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1ENR1     USART2EN      LL_APB1_GRP1_DisableClock\n
 998:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1ENR1     I2C1EN        LL_APB1_GRP1_DisableClock\n
 999:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1ENR1     I2C2EN        LL_APB1_GRP1_DisableClock\n
1000:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1ENR1     I2C3EN        LL_APB1_GRP1_DisableClock\n
1001:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1ENR1     DACEN         LL_APB1_GRP1_DisableClock\n
1002:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1ENR1     LPTIM1EN      LL_APB1_GRP1_DisableClock
1003:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
1004:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1005:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
1006:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_RTCAPB
1007:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
1008:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2
1009:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
1010:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
1011:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
1012:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3
1013:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC
1014:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
1015:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
1016:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
1017:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   */
1018:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_DisableClock(uint32_t Periphs)
1019:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** {
1020:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   CLEAR_BIT(RCC->APB1ENR1, Periphs);
1021:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** }
1022:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
1023:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /**
1024:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Disable APB1 peripherals clock.
1025:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll APB1ENR2     LPUART1EN     LL_APB1_GRP2_DisableClock\n
1026:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1ENR2     LPTIM2EN      LL_APB1_GRP2_DisableClock
1027:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1ENR2     LPTIM3EN      LL_APB1_GRP2_DisableClock
1028:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1029:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPUART1
1030:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM2
1031:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM3
1032:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
1033:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   */
1034:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP2_DisableClock(uint32_t Periphs)
1035:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** {
1036:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   CLEAR_BIT(RCC->APB1ENR2, Periphs);
1037:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** }
1038:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
1039:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /**
1040:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Force APB1 peripherals reset.
1041:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll APB1RSTR1    TIM2RST       LL_APB1_GRP1_ForceReset\n
1042:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1RSTR1    SPI2RST       LL_APB1_GRP1_ForceReset\n
1043:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1RSTR1    USART2RST     LL_APB1_GRP1_ForceReset\n
1044:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1RSTR1    I2C1RST       LL_APB1_GRP1_ForceReset\n
1045:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1RSTR1    I2C2RST       LL_APB1_GRP1_ForceReset\n
1046:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1RSTR1    I2C3RST       LL_APB1_GRP1_ForceReset\n
1047:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1RSTR1    DACRST        LL_APB1_GRP1_ForceReset\n
1048:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1RSTR1    LPTIM1RST     LL_APB1_GRP1_ForceReset
1049:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1050:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_ALL
1051:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
1052:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2
ARM GAS  /var/folders/b4/k4jbz0ms4wg23jtq0w6p483m0000gn/T//ccRFS8Br.s 			page 23


1053:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
1054:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
1055:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
1056:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3
1057:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC
1058:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
1059:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
1060:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
1061:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   */
1062:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_ForceReset(uint32_t Periphs)
1063:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** {
1064:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   SET_BIT(RCC->APB1RSTR1, Periphs);
1065:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** }
1066:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
1067:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /**
1068:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Force APB1 peripherals reset.
1069:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll APB1RSTR2    LPUART1RST    LL_APB1_GRP2_ForceReset\n
1070:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1RSTR2    LPTIM2RST     LL_APB1_GRP2_ForceReset
1071:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1RSTR2    LPTIM3RST     LL_APB1_GRP2_ForceReset
1072:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1073:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_ALL
1074:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPUART1
1075:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM2
1076:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM3
1077:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
1078:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   */
1079:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP2_ForceReset(uint32_t Periphs)
1080:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** {
1081:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   SET_BIT(RCC->APB1RSTR2, Periphs);
1082:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** }
1083:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
1084:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /**
1085:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Release APB1 peripherals reset.
1086:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll APB1RSTR1    TIM2RST       LL_APB1_GRP1_ReleaseReset\n
1087:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1RSTR1    SPI2RST       LL_APB1_GRP1_ReleaseReset\n
1088:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1RSTR1    DACRST        LL_APB1_GRP1_ReleaseReset\n
1089:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1RSTR1    I2C1RST       LL_APB1_GRP1_ReleaseReset\n
1090:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1RSTR1    I2C2RST       LL_APB1_GRP1_ReleaseReset\n
1091:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1RSTR1    I2C3RST       LL_APB1_GRP1_ReleaseReset\n
1092:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1RSTR1    DACRST        LL_APB1_GRP1_ReleaseReset\n
1093:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1RSTR1    LPTIM1RST     LL_APB1_GRP1_ReleaseReset
1094:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1095:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_ALL
1096:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
1097:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2
1098:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
1099:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
1100:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
1101:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3
1102:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC
1103:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
1104:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
1105:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
1106:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   */
1107:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_ReleaseReset(uint32_t Periphs)
1108:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** {
1109:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   CLEAR_BIT(RCC->APB1RSTR1, Periphs);
ARM GAS  /var/folders/b4/k4jbz0ms4wg23jtq0w6p483m0000gn/T//ccRFS8Br.s 			page 24


1110:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** }
1111:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
1112:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /**
1113:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Release APB1 peripherals reset.
1114:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll APB1RSTR2    LPUART1RST    LL_APB1_GRP2_ReleaseReset\n
1115:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1RSTR2    LPTIM2RST     LL_APB1_GRP2_ReleaseReset
1116:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1RSTR2    LPTIM3RST     LL_APB1_GRP2_ReleaseReset
1117:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1118:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_ALL
1119:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPUART1
1120:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM2
1121:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM3
1122:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
1123:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   */
1124:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP2_ReleaseReset(uint32_t Periphs)
1125:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** {
1126:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   CLEAR_BIT(RCC->APB1RSTR2, Periphs);
1127:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** }
1128:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
1129:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /**
1130:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Enable APB1 peripherals clock during Low Power (Sleep) mode.
1131:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll APB1SMENR1   TIM2SMEN      LL_APB1_GRP1_EnableClockSleep\n
1132:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1SMENR1   RTCAPBSMEN    LL_APB1_GRP1_EnableClockSleep\n
1133:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1SMENR1   WWDGSMEN      LL_APB1_GRP1_EnableClockSleep\n
1134:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1SMENR1   SPI2SMEN      LL_APB1_GRP1_EnableClockSleep\n
1135:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1SMENR1   USART2SMEN    LL_APB1_GRP1_EnableClockSleep\n
1136:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1SMENR1   I2C1SMEN      LL_APB1_GRP1_EnableClockSleep\n
1137:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1SMENR1   I2C2SMEN      LL_APB1_GRP1_EnableClockSleep\n
1138:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1SMENR1   I2C3SMEN      LL_APB1_GRP1_EnableClockSleep\n
1139:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1SMENR1   DACSMEN       LL_APB1_GRP1_EnableClockSleep\n
1140:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1SMENR1   LPTIM1SMEN    LL_APB1_GRP1_EnableClockSleep
1141:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1142:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
1143:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_RTCAPB
1144:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
1145:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2
1146:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
1147:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
1148:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
1149:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3
1150:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC
1151:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
1152:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
1153:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
1154:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   */
1155:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_EnableClockSleep(uint32_t Periphs)
1156:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** {
1157:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   __IO uint32_t tmpreg;
1158:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   SET_BIT(RCC->APB1SMENR1, Periphs);
1159:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
1160:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   tmpreg = READ_BIT(RCC->APB1SMENR1, Periphs);
1161:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   (void)tmpreg;
1162:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** }
1163:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
1164:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /**
1165:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Enable APB1 peripherals clock during Low Power (Sleep) mode.
1166:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll APB1SMENR2   LPUART1SMEN   LL_APB1_GRP2_EnableClockSleep\n
ARM GAS  /var/folders/b4/k4jbz0ms4wg23jtq0w6p483m0000gn/T//ccRFS8Br.s 			page 25


1167:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1SMENR2   LPTIM2SMEN    LL_APB1_GRP2_EnableClockSleep
1168:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1SMENR2   LPTIM3SMEN    LL_APB1_GRP2_EnableClockSleep
1169:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1170:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPUART1
1171:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM2
1172:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM3
1173:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
1174:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   */
1175:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP2_EnableClockSleep(uint32_t Periphs)
1176:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** {
1177:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   __IO uint32_t tmpreg;
1178:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   SET_BIT(RCC->APB1SMENR2, Periphs);
1179:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
1180:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   tmpreg = READ_BIT(RCC->APB1SMENR2, Periphs);
1181:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   (void)tmpreg;
1182:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** }
1183:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
1184:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /**
1185:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Check if APB1 clock is enabled by the clock gating during CPU1 CSleep mode
1186:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll APB1SMENR1   TIM2SMEN      LL_APB1_GRP1_IsEnabledClockSleep\n
1187:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1SMENR1   RTCAPBSMEN    LL_APB1_GRP1_IsEnabledClockSleep\n
1188:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1SMENR1   WWDGSMEN      LL_APB1_GRP1_IsEnabledClockSleep\n
1189:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1SMENR1   SPI2SMEN      LL_APB1_GRP1_IsEnabledClockSleep\n
1190:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1SMENR1   USART2SMEN    LL_APB1_GRP1_IsEnabledClockSleep\n
1191:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1SMENR1   I2C1SMEN      LL_APB1_GRP1_IsEnabledClockSleep\n
1192:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1SMENR1   I2C2SMEN      LL_APB1_GRP1_IsEnabledClockSleep\n
1193:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1SMENR1   I2C3SMEN      LL_APB1_GRP1_IsEnabledClockSleep\n
1194:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1SMENR1   DACSMEN       LL_APB1_GRP1_IsEnabledClockSleep\n
1195:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1SMENR1   LPTIM1SMEN    LL_APB1_GRP1_IsEnabledClockSleep
1196:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1197:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
1198:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_RTCAPB
1199:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
1200:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2
1201:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
1202:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
1203:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
1204:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3
1205:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC
1206:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
1207:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
1208:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
1209:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   */
1210:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE uint32_t LL_APB1_GRP1_IsEnabledClockSleep(uint32_t Periphs)
1211:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** {
1212:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   return ((READ_BIT(RCC->APB1SMENR1, Periphs) == (Periphs)) ? 1UL : 0UL);
1213:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** }
1214:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
1215:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /**
1216:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Check if APB1 clock is enabled by the clock gating during CPU1 CSleep mode
1217:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll APB1SMENR2   LPUART1SMEN   LL_APB1_GRP2_IsEnabledClockSleep\n
1218:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1SMENR2   LPTIM2SMEN    LL_APB1_GRP2_IsEnabledClockSleep\n
1219:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1SMENR2   LPTIM3SMEN    LL_APB1_GRP2_IsEnabledClockSleep
1220:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1221:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPUART1
1222:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM2
1223:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM3
ARM GAS  /var/folders/b4/k4jbz0ms4wg23jtq0w6p483m0000gn/T//ccRFS8Br.s 			page 26


1224:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
1225:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   */
1226:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE uint32_t LL_APB1_GRP2_IsEnabledClockSleep(uint32_t Periphs)
1227:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** {
1228:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   return ((READ_BIT(RCC->APB1SMENR2, Periphs) == (Periphs)) ? 1UL : 0UL);
1229:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** }
1230:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
1231:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /**
1232:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Disable APB1 peripherals clock during Low Power (Sleep) mode.
1233:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll APB1SMENR1   TIM2SMEN      LL_APB1_GRP1_DisableClockSleep\n
1234:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1SMENR1   RTCAPBSMEN    LL_APB1_GRP1_DisableClockSleep\n
1235:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1SMENR1   WWDGSMEN      LL_APB1_GRP1_DisableClockSleep\n
1236:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1SMENR1   SPI2SMEN      LL_APB1_GRP1_DisableClockSleep\n
1237:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1SMENR1   USART2SMEN    LL_APB1_GRP1_DisableClockSleep\n
1238:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1SMENR1   I2C1SMEN      LL_APB1_GRP1_DisableClockSleep\n
1239:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1SMENR1   I2C2SMEN      LL_APB1_GRP1_DisableClockSleep\n
1240:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1SMENR1   I2C3SMEN      LL_APB1_GRP1_DisableClockSleep\n
1241:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1SMENR1   DACSMEN       LL_APB1_GRP1_DisableClockSleep\n
1242:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1SMENR1   LPTIM1SMEN    LL_APB1_GRP1_DisableClockSleep
1243:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1244:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
1245:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_RTCAPB
1246:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
1247:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2
1248:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
1249:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
1250:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
1251:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3
1252:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC
1253:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
1254:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
1255:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
1256:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   */
1257:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_DisableClockSleep(uint32_t Periphs)
1258:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** {
1259:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   CLEAR_BIT(RCC->APB1SMENR1, Periphs);
1260:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** }
1261:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
1262:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /**
1263:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Disable APB1 peripherals clock during Low Power (Sleep) mode.
1264:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll APB1SMENR2   LPUART1SMEN   LL_APB1_GRP2_DisableClockSleep\n
1265:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1SMENR2   LPTIM2SMEN    LL_APB1_GRP2_DisableClockSleep
1266:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1SMENR2   LPTIM3SMEN    LL_APB1_GRP2_DisableClockSleep
1267:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1268:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPUART1
1269:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM2
1270:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM3
1271:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
1272:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   */
1273:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP2_DisableClockSleep(uint32_t Periphs)
1274:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** {
1275:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   CLEAR_BIT(RCC->APB1SMENR2, Periphs);
1276:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** }
1277:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
1278:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /**
1279:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @}
1280:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   */
ARM GAS  /var/folders/b4/k4jbz0ms4wg23jtq0w6p483m0000gn/T//ccRFS8Br.s 			page 27


1281:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
1282:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EF_APB2 APB2
1283:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @{
1284:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   */
1285:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
1286:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /**
1287:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Enable APB2 peripherals clock.
1288:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll APB2ENR      ADCEN         LL_APB2_GRP1_EnableClock\n
1289:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         APB2ENR      TIM1EN        LL_APB2_GRP1_EnableClock\n
1290:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         APB2ENR      SPI1EN        LL_APB2_GRP1_EnableClock\n
1291:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         APB2ENR      USART1EN      LL_APB2_GRP1_EnableClock\n
1292:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         APB2ENR      TIM16EN       LL_APB2_GRP1_EnableClock\n
1293:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         APB2ENR      TIM17EN       LL_APB2_GRP1_EnableClock\n
1294:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1295:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_ADC
1296:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM1
1297:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SPI1
1298:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_USART1
1299:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
1300:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
1301:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
1302:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   */
1303:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
 151              		.loc 2 1303 22 view .LVU37
 152              	.LVL5:
 153              	.LBB11:
1304:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** {
1305:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   __IO uint32_t tmpreg;
 154              		.loc 2 1305 3 view .LVU38
1306:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   SET_BIT(RCC->APB2ENR, Periphs);
 155              		.loc 2 1306 3 view .LVU39
 156 0018 4FF0B043 		mov	r3, #1476395008
 157              	.LBE11:
 158              	.LBE10:
  46:hardware/bsp/stm32wlxx/spi.c **** 
  47:hardware/bsp/stm32wlxx/spi.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
  48:hardware/bsp/stm32wlxx/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
  49:hardware/bsp/stm32wlxx/spi.c ****     /**SPI1 GPIO Configuration
  50:hardware/bsp/stm32wlxx/spi.c ****     PA12     ------> SPI1_MOSI
  51:hardware/bsp/stm32wlxx/spi.c ****     PA11     ------> SPI1_MISO
  52:hardware/bsp/stm32wlxx/spi.c ****     PB3     ------> SPI1_SCK
  53:hardware/bsp/stm32wlxx/spi.c ****     */
  54:hardware/bsp/stm32wlxx/spi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_11;
  55:hardware/bsp/stm32wlxx/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 159              		.loc 1 55 26 is_stmt 0 view .LVU40
 160 001c 0225     		movs	r5, #2
 161              	.LBB13:
 162              	.LBB12:
 163              		.loc 2 1306 3 view .LVU41
 164 001e 1A6E     		ldr	r2, [r3, #96]
 165 0020 42F48052 		orr	r2, r2, #4096
 166 0024 1A66     		str	r2, [r3, #96]
1307:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
1308:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 167              		.loc 2 1308 3 is_stmt 1 view .LVU42
 168              		.loc 2 1308 12 is_stmt 0 view .LVU43
 169 0026 1A6E     		ldr	r2, [r3, #96]
ARM GAS  /var/folders/b4/k4jbz0ms4wg23jtq0w6p483m0000gn/T//ccRFS8Br.s 			page 28


 170 0028 02F48052 		and	r2, r2, #4096
 171              		.loc 2 1308 10 view .LVU44
 172 002c 0292     		str	r2, [sp, #8]
1309:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   (void)tmpreg;
 173              		.loc 2 1309 3 is_stmt 1 view .LVU45
 174 002e 029A     		ldr	r2, [sp, #8]
 175              	.LVL6:
 176              		.loc 2 1309 3 is_stmt 0 view .LVU46
 177              	.LBE12:
 178              	.LBE13:
  47:hardware/bsp/stm32wlxx/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 179              		.loc 1 47 5 is_stmt 1 view .LVU47
 180              	.LBB14:
 181              	.LBI14:
 449:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** {
 182              		.loc 2 449 22 view .LVU48
 183              	.LBB15:
 451:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   SET_BIT(RCC->AHB2ENR, Periphs);
 184              		.loc 2 451 3 view .LVU49
 452:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 185              		.loc 2 452 3 view .LVU50
 186 0030 DA6C     		ldr	r2, [r3, #76]
 187 0032 42F00102 		orr	r2, r2, #1
 188 0036 DA64     		str	r2, [r3, #76]
 454:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   (void)tmpreg;
 189              		.loc 2 454 3 view .LVU51
 454:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   (void)tmpreg;
 190              		.loc 2 454 12 is_stmt 0 view .LVU52
 191 0038 DA6C     		ldr	r2, [r3, #76]
 192 003a 02F00102 		and	r2, r2, #1
 454:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   (void)tmpreg;
 193              		.loc 2 454 10 view .LVU53
 194 003e 0192     		str	r2, [sp, #4]
 455:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** }
 195              		.loc 2 455 3 is_stmt 1 view .LVU54
 196 0040 019A     		ldr	r2, [sp, #4]
 197              	.LVL7:
 455:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** }
 198              		.loc 2 455 3 is_stmt 0 view .LVU55
 199              	.LBE15:
 200              	.LBE14:
  48:hardware/bsp/stm32wlxx/spi.c ****     /**SPI1 GPIO Configuration
 201              		.loc 1 48 5 is_stmt 1 view .LVU56
 202              	.LBB16:
 203              	.LBI16:
 449:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** {
 204              		.loc 2 449 22 view .LVU57
 205              	.LBB17:
 451:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   SET_BIT(RCC->AHB2ENR, Periphs);
 206              		.loc 2 451 3 view .LVU58
 452:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 207              		.loc 2 452 3 view .LVU59
 208 0042 DA6C     		ldr	r2, [r3, #76]
 209 0044 42F00202 		orr	r2, r2, #2
 210 0048 DA64     		str	r2, [r3, #76]
 454:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   (void)tmpreg;
 211              		.loc 2 454 3 view .LVU60
ARM GAS  /var/folders/b4/k4jbz0ms4wg23jtq0w6p483m0000gn/T//ccRFS8Br.s 			page 29


 454:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   (void)tmpreg;
 212              		.loc 2 454 12 is_stmt 0 view .LVU61
 213 004a DB6C     		ldr	r3, [r3, #76]
 214 004c 03F00203 		and	r3, r3, #2
 454:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   (void)tmpreg;
 215              		.loc 2 454 10 view .LVU62
 216 0050 0093     		str	r3, [sp]
 455:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** }
 217              		.loc 2 455 3 is_stmt 1 view .LVU63
 218 0052 009B     		ldr	r3, [sp]
 219              	.LVL8:
 455:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** }
 220              		.loc 2 455 3 is_stmt 0 view .LVU64
 221              	.LBE17:
 222              	.LBE16:
  54:hardware/bsp/stm32wlxx/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 223              		.loc 1 54 5 is_stmt 1 view .LVU65
  56:hardware/bsp/stm32wlxx/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
  57:hardware/bsp/stm32wlxx/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  58:hardware/bsp/stm32wlxx/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 224              		.loc 1 58 31 is_stmt 0 view .LVU66
 225 0054 0524     		movs	r4, #5
 226              	.LVL9:
  55:hardware/bsp/stm32wlxx/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 227              		.loc 1 55 26 view .LVU67
 228 0056 4FF4C053 		mov	r3, #6144
  59:hardware/bsp/stm32wlxx/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 229              		.loc 1 59 5 view .LVU68
 230 005a 03A9     		add	r1, sp, #12
 231 005c 4FF09040 		mov	r0, #1207959552
  55:hardware/bsp/stm32wlxx/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 232              		.loc 1 55 26 view .LVU69
 233 0060 CDE90335 		strd	r3, r5, [sp, #12]
  56:hardware/bsp/stm32wlxx/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 234              		.loc 1 56 5 is_stmt 1 view .LVU70
  57:hardware/bsp/stm32wlxx/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 235              		.loc 1 57 5 view .LVU71
  58:hardware/bsp/stm32wlxx/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 236              		.loc 1 58 5 view .LVU72
  58:hardware/bsp/stm32wlxx/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 237              		.loc 1 58 31 is_stmt 0 view .LVU73
 238 0064 0794     		str	r4, [sp, #28]
 239              		.loc 1 59 5 is_stmt 1 view .LVU74
 240 0066 FFF7FEFF 		bl	HAL_GPIO_Init
 241              	.LVL10:
  60:hardware/bsp/stm32wlxx/spi.c **** 
  61:hardware/bsp/stm32wlxx/spi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_3;
 242              		.loc 1 61 5 view .LVU75
 243              		.loc 1 61 25 is_stmt 0 view .LVU76
 244 006a 0823     		movs	r3, #8
  62:hardware/bsp/stm32wlxx/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 245              		.loc 1 62 26 view .LVU77
 246 006c CDE90335 		strd	r3, r5, [sp, #12]
  63:hardware/bsp/stm32wlxx/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 247              		.loc 1 63 5 is_stmt 1 view .LVU78
  64:hardware/bsp/stm32wlxx/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  65:hardware/bsp/stm32wlxx/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
ARM GAS  /var/folders/b4/k4jbz0ms4wg23jtq0w6p483m0000gn/T//ccRFS8Br.s 			page 30


  66:hardware/bsp/stm32wlxx/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 248              		.loc 1 66 5 is_stmt 0 view .LVU79
 249 0070 0548     		ldr	r0, .L7+4
  65:hardware/bsp/stm32wlxx/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 250              		.loc 1 65 31 view .LVU80
 251 0072 0794     		str	r4, [sp, #28]
  63:hardware/bsp/stm32wlxx/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 252              		.loc 1 63 26 view .LVU81
 253 0074 0023     		movs	r3, #0
 254              		.loc 1 66 5 view .LVU82
 255 0076 03A9     		add	r1, sp, #12
  64:hardware/bsp/stm32wlxx/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 256              		.loc 1 64 27 view .LVU83
 257 0078 CDE90533 		strd	r3, r3, [sp, #20]
  65:hardware/bsp/stm32wlxx/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 258              		.loc 1 65 5 is_stmt 1 view .LVU84
 259              		.loc 1 66 5 view .LVU85
 260 007c FFF7FEFF 		bl	HAL_GPIO_Init
 261              	.LVL11:
 262              	.L5:
  67:hardware/bsp/stm32wlxx/spi.c ****   }
  68:hardware/bsp/stm32wlxx/spi.c **** 
  69:hardware/bsp/stm32wlxx/spi.c **** }
 263              		.loc 1 69 1 is_stmt 0 view .LVU86
 264 0080 09B0     		add	sp, sp, #36
 265              	.LCFI5:
 266              		.cfi_def_cfa_offset 12
 267              		@ sp needed
 268 0082 30BD     		pop	{r4, r5, pc}
 269              	.L8:
 270              		.align	2
 271              	.L7:
 272 0084 00300140 		.word	1073819648
 273 0088 00040048 		.word	1207960576
 274              		.cfi_endproc
 275              	.LFE722:
 277              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 278              		.align	1
 279              		.global	HAL_SPI_MspDeInit
 280              		.syntax unified
 281              		.thumb
 282              		.thumb_func
 284              	HAL_SPI_MspDeInit:
 285              	.LVL12:
 286              	.LFB723:
  70:hardware/bsp/stm32wlxx/spi.c **** 
  71:hardware/bsp/stm32wlxx/spi.c **** /**
  72:hardware/bsp/stm32wlxx/spi.c **** * @brief SPI MSP De-Initialization
  73:hardware/bsp/stm32wlxx/spi.c **** * This function freeze the hardware resources used in this example
  74:hardware/bsp/stm32wlxx/spi.c **** * @param hspi: SPI handle pointer
  75:hardware/bsp/stm32wlxx/spi.c **** * @retval None
  76:hardware/bsp/stm32wlxx/spi.c **** */
  77:hardware/bsp/stm32wlxx/spi.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
  78:hardware/bsp/stm32wlxx/spi.c **** {
 287              		.loc 1 78 1 is_stmt 1 view -0
 288              		.cfi_startproc
 289              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /var/folders/b4/k4jbz0ms4wg23jtq0w6p483m0000gn/T//ccRFS8Br.s 			page 31


 290              		@ frame_needed = 0, uses_anonymous_args = 0
  79:hardware/bsp/stm32wlxx/spi.c ****   if(hspi->Instance==SPI1)
 291              		.loc 1 79 3 view .LVU88
  78:hardware/bsp/stm32wlxx/spi.c ****   if(hspi->Instance==SPI1)
 292              		.loc 1 78 1 is_stmt 0 view .LVU89
 293 0000 08B5     		push	{r3, lr}
 294              	.LCFI6:
 295              		.cfi_def_cfa_offset 8
 296              		.cfi_offset 3, -8
 297              		.cfi_offset 14, -4
 298              		.loc 1 79 5 view .LVU90
 299 0002 0268     		ldr	r2, [r0]
 300 0004 0A4B     		ldr	r3, .L11
 301 0006 9A42     		cmp	r2, r3
 302 0008 11D1     		bne	.L9
  80:hardware/bsp/stm32wlxx/spi.c ****   {
  81:hardware/bsp/stm32wlxx/spi.c ****     /* Peripheral clock disable */
  82:hardware/bsp/stm32wlxx/spi.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 303              		.loc 1 82 5 is_stmt 1 view .LVU91
 304              	.LBB20:
 305              	.LBI20:
1310:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** }
1311:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
1312:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /**
1313:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Check if APB2 peripheral clock is enabled or not
1314:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll APB2ENR      ADCEN         LL_APB2_GRP1_IsEnabledClock\n
1315:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         APB2ENR      TIM1EN        LL_APB2_GRP1_IsEnabledClock\n
1316:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         APB2ENR      SPI1EN        LL_APB2_GRP1_IsEnabledClock\n
1317:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         APB2ENR      USART1EN      LL_APB2_GRP1_IsEnabledClock\n
1318:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         APB2ENR      TIM16EN       LL_APB2_GRP1_IsEnabledClock\n
1319:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         APB2ENR      TIM17EN       LL_APB2_GRP1_IsEnabledClock\n
1320:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1321:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_ADC
1322:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM1
1323:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SPI1
1324:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_USART1
1325:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
1326:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
1327:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @retval uint32_t
1328:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   */
1329:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE uint32_t LL_APB2_GRP1_IsEnabledClock(uint32_t Periphs)
1330:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** {
1331:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   return ((READ_BIT(RCC->APB2ENR, Periphs) == (Periphs)) ? 1UL : 0UL);
1332:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** }
1333:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** 
1334:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** /**
1335:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Disable APB2 peripherals clock.
1336:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll APB2ENR      ADCEN         LL_APB2_GRP1_DisableClock\n
1337:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         APB2ENR      TIM1EN        LL_APB2_GRP1_DisableClock\n
1338:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         APB2ENR      SPI1EN        LL_APB2_GRP1_DisableClock\n
1339:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         APB2ENR      USART1EN      LL_APB2_GRP1_DisableClock\n
1340:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         APB2ENR      TIM16EN       LL_APB2_GRP1_DisableClock\n
1341:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         APB2ENR      TIM17EN       LL_APB2_GRP1_DisableClock\n
1342:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1343:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_ADC
1344:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM1
1345:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SPI1
ARM GAS  /var/folders/b4/k4jbz0ms4wg23jtq0w6p483m0000gn/T//ccRFS8Br.s 			page 32


1346:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_USART1
1347:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
1348:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
1349:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
1350:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   */
1351:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_APB2_GRP1_DisableClock(uint32_t Periphs)
 306              		.loc 2 1351 22 view .LVU92
 307              	.LVL13:
 308              	.LBB21:
1352:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h **** {
1353:hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_bus.h ****   CLEAR_BIT(RCC->APB2ENR, Periphs);
 309              		.loc 2 1353 3 view .LVU93
 310 000a 4FF0B042 		mov	r2, #1476395008
 311              	.LBE21:
 312              	.LBE20:
  83:hardware/bsp/stm32wlxx/spi.c **** 
  84:hardware/bsp/stm32wlxx/spi.c ****     /**SPI1 GPIO Configuration
  85:hardware/bsp/stm32wlxx/spi.c ****     PA12     ------> SPI1_MOSI
  86:hardware/bsp/stm32wlxx/spi.c ****     PA11     ------> SPI1_MISO
  87:hardware/bsp/stm32wlxx/spi.c ****     PB3     ------> SPI1_SCK
  88:hardware/bsp/stm32wlxx/spi.c ****     */
  89:hardware/bsp/stm32wlxx/spi.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_12|GPIO_PIN_11);
 313              		.loc 1 89 5 is_stmt 0 view .LVU94
 314 000e 4FF4C051 		mov	r1, #6144
 315              	.LBB23:
 316              	.LBB22:
 317              		.loc 2 1353 3 view .LVU95
 318 0012 136E     		ldr	r3, [r2, #96]
 319 0014 23F48053 		bic	r3, r3, #4096
 320 0018 1366     		str	r3, [r2, #96]
 321              	.LVL14:
 322              		.loc 2 1353 3 view .LVU96
 323              	.LBE22:
 324              	.LBE23:
 325              		.loc 1 89 5 is_stmt 1 view .LVU97
 326 001a 4FF09040 		mov	r0, #1207959552
 327              	.LVL15:
 328              		.loc 1 89 5 is_stmt 0 view .LVU98
 329 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 330              	.LVL16:
  90:hardware/bsp/stm32wlxx/spi.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_3);
 331              		.loc 1 90 5 is_stmt 1 view .LVU99
  91:hardware/bsp/stm32wlxx/spi.c ****     
  92:hardware/bsp/stm32wlxx/spi.c ****   }
  93:hardware/bsp/stm32wlxx/spi.c **** 
  94:hardware/bsp/stm32wlxx/spi.c **** }
 332              		.loc 1 94 1 is_stmt 0 view .LVU100
 333 0022 BDE80840 		pop	{r3, lr}
 334              	.LCFI7:
 335              		.cfi_remember_state
 336              		.cfi_restore 14
 337              		.cfi_restore 3
 338              		.cfi_def_cfa_offset 0
  90:hardware/bsp/stm32wlxx/spi.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_3);
 339              		.loc 1 90 5 view .LVU101
 340 0026 0348     		ldr	r0, .L11+4
 341 0028 0821     		movs	r1, #8
ARM GAS  /var/folders/b4/k4jbz0ms4wg23jtq0w6p483m0000gn/T//ccRFS8Br.s 			page 33


 342 002a FFF7FEBF 		b	HAL_GPIO_DeInit
 343              	.LVL17:
 344              	.L9:
 345              	.LCFI8:
 346              		.cfi_restore_state
 347              		.loc 1 94 1 view .LVU102
 348 002e 08BD     		pop	{r3, pc}
 349              	.L12:
 350              		.align	2
 351              	.L11:
 352 0030 00300140 		.word	1073819648
 353 0034 00040048 		.word	1207960576
 354              		.cfi_endproc
 355              	.LFE723:
 357              		.global	hspi1
 358              		.section	.bss.hspi1,"aw",%nobits
 359              		.align	2
 360              		.set	.LANCHOR0,. + 0
 363              	hspi1:
 364 0000 00000000 		.space	100
 364      00000000 
 364      00000000 
 364      00000000 
 364      00000000 
 365              		.text
 366              	.Letext0:
 367              		.file 3 "/Applications/ARM/arm-none-eabi/include/machine/_default_types.h"
 368              		.file 4 "/Applications/ARM/arm-none-eabi/include/sys/_stdint.h"
 369              		.file 5 "hardware/mcu/st/cmsis_device_wl/Include/stm32wle5xx.h"
 370              		.file 6 "hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_hal_def.h"
 371              		.file 7 "hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_hal_dma.h"
 372              		.file 8 "hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_hal_gpio.h"
 373              		.file 9 "hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_hal_spi.h"
 374              		.file 10 "hardware/mcu/st/stm32wlxx_hal_driver/Inc/stm32wlxx_ll_dma.h"
 375              		.file 11 "<built-in>"
ARM GAS  /var/folders/b4/k4jbz0ms4wg23jtq0w6p483m0000gn/T//ccRFS8Br.s 			page 34


DEFINED SYMBOLS
                            *ABS*:0000000000000000 spi.c
/var/folders/b4/k4jbz0ms4wg23jtq0w6p483m0000gn/T//ccRFS8Br.s:18     .text.MX_SPI1_Init:0000000000000000 $t
/var/folders/b4/k4jbz0ms4wg23jtq0w6p483m0000gn/T//ccRFS8Br.s:24     .text.MX_SPI1_Init:0000000000000000 MX_SPI1_Init
/var/folders/b4/k4jbz0ms4wg23jtq0w6p483m0000gn/T//ccRFS8Br.s:102    .text.MX_SPI1_Init:0000000000000044 $d
/var/folders/b4/k4jbz0ms4wg23jtq0w6p483m0000gn/T//ccRFS8Br.s:108    .text.HAL_SPI_MspInit:0000000000000000 $t
/var/folders/b4/k4jbz0ms4wg23jtq0w6p483m0000gn/T//ccRFS8Br.s:114    .text.HAL_SPI_MspInit:0000000000000000 HAL_SPI_MspInit
/var/folders/b4/k4jbz0ms4wg23jtq0w6p483m0000gn/T//ccRFS8Br.s:272    .text.HAL_SPI_MspInit:0000000000000084 $d
/var/folders/b4/k4jbz0ms4wg23jtq0w6p483m0000gn/T//ccRFS8Br.s:278    .text.HAL_SPI_MspDeInit:0000000000000000 $t
/var/folders/b4/k4jbz0ms4wg23jtq0w6p483m0000gn/T//ccRFS8Br.s:284    .text.HAL_SPI_MspDeInit:0000000000000000 HAL_SPI_MspDeInit
/var/folders/b4/k4jbz0ms4wg23jtq0w6p483m0000gn/T//ccRFS8Br.s:352    .text.HAL_SPI_MspDeInit:0000000000000030 $d
/var/folders/b4/k4jbz0ms4wg23jtq0w6p483m0000gn/T//ccRFS8Br.s:363    .bss.hspi1:0000000000000000 hspi1
/var/folders/b4/k4jbz0ms4wg23jtq0w6p483m0000gn/T//ccRFS8Br.s:359    .bss.hspi1:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_SPI_Init
Error_Handler
memset
HAL_GPIO_Init
HAL_GPIO_DeInit
