tst r0, r1
addcs r2, r3, r0
sub r2, r2, r0, ror 13
bic r3, r2, 8
mvn r0, r3, ror 2
