abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/c7552.blif
Line 21: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 22: Skipping line ".default_output_required 0.00 0.00 ".
Line 23: Skipping line ".default_input_drive 0.10 0.10 ".
Line 24: Skipping line ".default_output_load 2.00 ".
Line 25: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mc7552                         :[0m i/o =  207/  108  lat =    0  nd =  1125  edge =   2605  area =2756.00  delay =69.40  lev = 50
--------------- round 1 ---------------
seed = 4008500862
maxLevel = 4
n850 is replaced by n605 with estimated error 0
error = 0
area = 2730
delay = 69.4
#gates = 1117
output circuit appNtk/c7552_1_0_2730_69.4.blif
time = 32792217 us
--------------- round 2 ---------------
seed = 2385018101
maxLevel = 4
n770 is replaced by n380 with estimated error 6e-05
error = 6e-05
area = 2710
delay = 69.4
#gates = 1108
output circuit appNtk/c7552_2_6e-05_2710_69.4.blif
time = 60444616 us
--------------- round 3 ---------------
seed = 3655301200
maxLevel = 4
n772 is replaced by one with estimated error 6e-05
error = 6e-05
area = 2705
delay = 69.4
#gates = 1106
output circuit appNtk/c7552_3_6e-05_2705_69.4.blif
time = 85220104 us
--------------- round 4 ---------------
seed = 3983173035
maxLevel = 4
n852 is replaced by n398 with estimated error 2e-05
error = 2e-05
area = 2703
delay = 69.4
#gates = 1105
output circuit appNtk/c7552_4_2e-05_2703_69.4.blif
time = 121479875 us
--------------- round 5 ---------------
seed = 2605145340
maxLevel = 4
n695 is replaced by zero with estimated error 0.00016
error = 0.00016
area = 2696
delay = 69.4
#gates = 1102
output circuit appNtk/c7552_5_0.00016_2696_69.4.blif
time = 149792454 us
--------------- round 6 ---------------
seed = 832174678
maxLevel = 4
n854 is replaced by n684 with estimated error 7e-05
error = 7e-05
area = 2689
delay = 69.4
#gates = 1099
output circuit appNtk/c7552_6_7e-05_2689_69.4.blif
time = 178194432 us
--------------- round 7 ---------------
seed = 2529823347
maxLevel = 4
n1169 is replaced by one with estimated error 8e-05
error = 8e-05
area = 2680
delay = 69.4
#gates = 1096
output circuit appNtk/c7552_7_8e-05_2680_69.4.blif
time = 205307765 us
--------------- round 8 ---------------
seed = 1499165946
maxLevel = 4
n827 is replaced by n458 with estimated error 0.00013
error = 0.00013
area = 2669
delay = 69.4
#gates = 1092
output circuit appNtk/c7552_8_0.00013_2669_69.4.blif
time = 231113252 us
--------------- round 9 ---------------
seed = 2136105681
maxLevel = 4
n1391 is replaced by n494 with estimated error 0.00015
error = 0.00015
area = 2666
delay = 69.4
#gates = 1090
output circuit appNtk/c7552_9_0.00015_2666_69.4.blif
time = 255407819 us
--------------- round 10 ---------------
seed = 1002683195
maxLevel = 4
n1335 is replaced by n1230 with estimated error 0.00014
error = 0.00014
area = 2663
delay = 69.4
#gates = 1088
output circuit appNtk/c7552_10_0.00014_2663_69.4.blif
time = 283024122 us
--------------- round 11 ---------------
seed = 3991584915
maxLevel = 4
n822 is replaced by n820 with estimated error 0.00012
error = 0.00012
area = 2653
delay = 69.4
#gates = 1084
output circuit appNtk/c7552_11_0.00012_2653_69.4.blif
time = 310069795 us
--------------- round 12 ---------------
seed = 4192632891
maxLevel = 4
n819 is replaced by n811 with estimated error 0.00015
error = 0.00015
area = 2649
delay = 69.4
#gates = 1083
output circuit appNtk/c7552_12_0.00015_2649_69.4.blif
time = 339682733 us
--------------- round 13 ---------------
seed = 329883240
maxLevel = 4
n868 is replaced by n405 with inverter with estimated error 0.0003
error = 0.0003
area = 2648
delay = 69.4
#gates = 1083
output circuit appNtk/c7552_13_0.0003_2648_69.4.blif
time = 364873663 us
--------------- round 14 ---------------
seed = 2687622340
maxLevel = 4
n1136 is replaced by n1144 with estimated error 0.00024
error = 0.00024
area = 2645
delay = 69.4
#gates = 1082
output circuit appNtk/c7552_14_0.00024_2645_69.4.blif
time = 390553442 us
--------------- round 15 ---------------
seed = 2598905483
maxLevel = 4
n1187 is replaced by n593 with estimated error 0.00031
error = 0.00031
area = 2643
delay = 69.4
#gates = 1081
output circuit appNtk/c7552_15_0.00031_2643_69.4.blif
time = 420581088 us
--------------- round 16 ---------------
seed = 3060064597
maxLevel = 4
n823 is replaced by n789 with inverter with estimated error 0.00027
error = 0.00027
area = 2642
delay = 69.4
#gates = 1081
output circuit appNtk/c7552_16_0.00027_2642_69.4.blif
time = 446535459 us
--------------- round 17 ---------------
seed = 662554629
maxLevel = 4
n808 is replaced by 175 with estimated error 0.00038
error = 0.00038
area = 2639
delay = 69.4
#gates = 1080
output circuit appNtk/c7552_17_0.00038_2639_69.4.blif
time = 473036330 us
--------------- round 18 ---------------
seed = 590852729
maxLevel = 4
n809 is replaced by n802 with estimated error 0.00046
error = 0.00046
area = 2636
delay = 69.4
#gates = 1079
output circuit appNtk/c7552_18_0.00046_2636_69.4.blif
time = 498421424 us
--------------- round 19 ---------------
seed = 3119861031
maxLevel = 4
n820 is replaced by one with estimated error 0.00039
error = 0.00039
area = 2633
delay = 69.4
#gates = 1078
output circuit appNtk/c7552_19_0.00039_2633_69.4.blif
time = 527239676 us
--------------- round 20 ---------------
seed = 1294830423
maxLevel = 4
n871 is replaced by n799 with inverter with estimated error 0.00037
error = 0.00037
area = 2630
delay = 69.4
#gates = 1077
output circuit appNtk/c7552_20_0.00037_2630_69.4.blif
time = 554278339 us
--------------- round 21 ---------------
seed = 3689259603
maxLevel = 4
n1188 is replaced by n1173 with estimated error 0.00039
error = 0.00039
area = 2628
delay = 69.4
#gates = 1076
output circuit appNtk/c7552_21_0.00039_2628_69.4.blif
time = 582667663 us
--------------- round 22 ---------------
seed = 266509127
maxLevel = 4
n673 is replaced by zero with estimated error 0.00042
error = 0.00042
area = 2626
delay = 69.4
#gates = 1075
output circuit appNtk/c7552_22_0.00042_2626_69.4.blif
time = 606156419 us
--------------- round 23 ---------------
seed = 1997148084
maxLevel = 4
n1020 is replaced by n376 with estimated error 0.00038
error = 0.00038
area = 2624
delay = 69.4
#gates = 1074
output circuit appNtk/c7552_23_0.00038_2624_69.4.blif
time = 630157233 us
--------------- round 24 ---------------
seed = 2615271287
maxLevel = 4
n828 is replaced by n401 with estimated error 0.00046
error = 0.00046
area = 2621
delay = 69.4
#gates = 1073
output circuit appNtk/c7552_24_0.00046_2621_69.4.blif
time = 652213362 us
--------------- round 25 ---------------
seed = 100995402
maxLevel = 4
n872 is replaced by one with estimated error 0.00041
error = 0.00041
area = 2617
delay = 69.4
#gates = 1071
output circuit appNtk/c7552_25_0.00041_2617_69.4.blif
time = 678761564 us
--------------- round 26 ---------------
seed = 489697674
maxLevel = 4
n588 is replaced by n418 with estimated error 0.0004
error = 0.0004
area = 2616
delay = 65.9
#gates = 1070
output circuit appNtk/c7552_26_0.0004_2616_65.9.blif
time = 703118045 us
--------------- round 27 ---------------
seed = 14315468
maxLevel = 4
n829 is replaced by n806 with estimated error 0.0006
error = 0.0006
area = 2612
delay = 65.9
#gates = 1069
output circuit appNtk/c7552_27_0.0006_2612_65.9.blif
time = 726859121 us
--------------- round 28 ---------------
seed = 522499586
maxLevel = 4
n1443 is replaced by zero with estimated error 0.00045
error = 0.00045
area = 2611
delay = 65.9
#gates = 1068
output circuit appNtk/c7552_28_0.00045_2611_65.9.blif
time = 747489384 us
--------------- round 29 ---------------
seed = 3532208063
maxLevel = 4
n1341 is replaced by n1330 with estimated error 0.00053
error = 0.00053
area = 2610
delay = 65.9
#gates = 1067
output circuit appNtk/c7552_29_0.00053_2610_65.9.blif
time = 768497966 us
--------------- round 30 ---------------
seed = 4076033549
maxLevel = 4
n851 is replaced by n419 with estimated error 0.00052
error = 0.00052
area = 2607
delay = 65.9
#gates = 1065
output circuit appNtk/c7552_30_0.00052_2607_65.9.blif
time = 790125027 us
--------------- round 31 ---------------
seed = 4145621932
maxLevel = 4
n855 is replaced by n1054 with estimated error 0.00074
error = 0.00074
area = 2603
delay = 65.9
#gates = 1064
output circuit appNtk/c7552_31_0.00074_2603_65.9.blif
time = 810952714 us
--------------- round 32 ---------------
seed = 3523213918
maxLevel = 4
n1183 is replaced by n593 with estimated error 0.00057
error = 0.00057
area = 2602
delay = 65.9
#gates = 1063
output circuit appNtk/c7552_32_0.00057_2602_65.9.blif
time = 831569366 us
--------------- round 33 ---------------
seed = 4031148115
maxLevel = 4
n797 is replaced by n795 with estimated error 0.00082
error = 0.00082
area = 2600
delay = 65.9
#gates = 1062
output circuit appNtk/c7552_33_0.00082_2600_65.9.blif
time = 850116590 us
--------------- round 34 ---------------
seed = 513837143
maxLevel = 4
n830 is replaced by n1105 with inverter with estimated error 0.00084
error = 0.00084
area = 2597
delay = 65.9
#gates = 1062
output circuit appNtk/c7552_34_0.00084_2597_65.9.blif
time = 867936917 us
--------------- round 35 ---------------
seed = 3702330267
maxLevel = 4
n1446 is replaced by zero with estimated error 0.0008
error = 0.0008
area = 2596
delay = 65.9
#gates = 1061
output circuit appNtk/c7552_35_0.0008_2596_65.9.blif
time = 886364300 us
--------------- round 36 ---------------
seed = 1145289761
maxLevel = 4
n799 is replaced by one with estimated error 0.00087
error = 0.00087
area = 2591
delay = 65.9
#gates = 1059
output circuit appNtk/c7552_36_0.00087_2591_65.9.blif
time = 904771798 us
--------------- round 37 ---------------
seed = 2371086706
maxLevel = 4
n1444 is replaced by zero with estimated error 0.00085
error = 0.00085
area = 2590
delay = 65.9
#gates = 1058
output circuit appNtk/c7552_37_0.00085_2590_65.9.blif
time = 922529762 us
--------------- round 38 ---------------
seed = 1723228447
maxLevel = 4
n858 is replaced by n677 with estimated error 0.00094
error = 0.00094
area = 2580
delay = 65.9
#gates = 1054
output circuit appNtk/c7552_38_0.00094_2580_65.9.blif
time = 939894549 us
--------------- round 39 ---------------
seed = 2099991816
maxLevel = 4
n870 is replaced by n791 with estimated error 0.00128
error = 0.00128
area = 2573
delay = 65.9
#gates = 1052
output circuit appNtk/c7552_39_0.00128_2573_65.9.blif
time = 956242413 us
--------------- round 40 ---------------
seed = 787998172
maxLevel = 4
n792 is replaced by n412 with estimated error 0.00126
error = 0.00126
area = 2570
delay = 65.9
#gates = 1051
output circuit appNtk/c7552_40_0.00126_2570_65.9.blif
time = 973011753 us
--------------- round 41 ---------------
seed = 1161001634
maxLevel = 4
n876 is replaced by n791 with estimated error 0.00162
error = 0.00162
area = 2559
delay = 65.9
#gates = 1047
output circuit appNtk/c7552_41_0.00162_2559_65.9.blif
time = 989370919 us
--------------- round 42 ---------------
seed = 1593175074
maxLevel = 4
n745 is replaced by one with estimated error 0.00198
error = 0.00198
area = 2549
delay = 65.9
#gates = 1043
output circuit appNtk/c7552_42_0.00198_2549_65.9.blif
time = 1004987630 us
--------------- round 43 ---------------
seed = 1919327377
maxLevel = 4
n877 is replaced by n789 with estimated error 0.00335
error = 0.00335
area = 2532
delay = 65.9
#gates = 1037
output circuit appNtk/c7552_43_0.00335_2532_65.9.blif
time = 1020095033 us
--------------- round 44 ---------------
seed = 2564623837
maxLevel = 4
n834 is replaced by n698 with estimated error 0.00413
error = 0.00413
area = 2524
delay = 65.9
#gates = 1034
output circuit appNtk/c7552_44_0.00413_2524_65.9.blif
time = 1035048166 us
--------------- round 45 ---------------
seed = 2795502956
maxLevel = 4
n836 is replaced by n714 with estimated error 0.00608
error = 0.00608
area = 2517
delay = 65.9
#gates = 1031
output circuit appNtk/c7552_45_0.00608_2517_65.9.blif
time = 1049923849 us
--------------- round 46 ---------------
seed = 2166064619
maxLevel = 4
n656 is replaced by n1074 with estimated error 0.00801
error = 0.00801
area = 2509
delay = 65.9
#gates = 1028
output circuit appNtk/c7552_46_0.00801_2509_65.9.blif
time = 1064759418 us
--------------- round 47 ---------------
seed = 3843182887
maxLevel = 4
exceed error bound
