

================================================================
== Vivado HLS Report for 'cnn'
================================================================
* Date:           Mon Jul 22 20:56:40 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_type
* Solution:       W14_6_OPT3_SAT
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    20.083|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  47119|  47119|  47119|  47119|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  4760|  4760|       170|          -|          -|    28|    no    |
        | + Loop 1.1  |   168|   168|         6|          -|          -|    28|    no    |
        |- Loop 2     |    30|    30|         3|          -|          -|    10|    no    |
        +-------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 9 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 3 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 24 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([784 x float]* %cnn_input) nounwind, !map !461"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x float]* %prediction_output) nounwind, !map !467"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @cnn_str) nounwind"   --->   Operation 29 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%conv_1_input_0_V = alloca [28 x i14], align 2" [cnn_ap_type/cnn.cpp:19]   --->   Operation 30 'alloca' 'conv_1_input_0_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%conv_1_input_1_V = alloca [28 x i14], align 2" [cnn_ap_type/cnn.cpp:19]   --->   Operation 31 'alloca' 'conv_1_input_1_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%conv_1_input_2_V = alloca [28 x i14], align 2" [cnn_ap_type/cnn.cpp:19]   --->   Operation 32 'alloca' 'conv_1_input_2_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%conv_1_input_3_V = alloca [28 x i14], align 2" [cnn_ap_type/cnn.cpp:19]   --->   Operation 33 'alloca' 'conv_1_input_3_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%conv_1_input_4_V = alloca [28 x i14], align 2" [cnn_ap_type/cnn.cpp:19]   --->   Operation 34 'alloca' 'conv_1_input_4_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%conv_1_input_5_V = alloca [28 x i14], align 2" [cnn_ap_type/cnn.cpp:19]   --->   Operation 35 'alloca' 'conv_1_input_5_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%conv_1_input_6_V = alloca [28 x i14], align 2" [cnn_ap_type/cnn.cpp:19]   --->   Operation 36 'alloca' 'conv_1_input_6_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%conv_1_input_7_V = alloca [28 x i14], align 2" [cnn_ap_type/cnn.cpp:19]   --->   Operation 37 'alloca' 'conv_1_input_7_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%conv_1_input_8_V = alloca [28 x i14], align 2" [cnn_ap_type/cnn.cpp:19]   --->   Operation 38 'alloca' 'conv_1_input_8_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%conv_1_input_9_V = alloca [28 x i14], align 2" [cnn_ap_type/cnn.cpp:19]   --->   Operation 39 'alloca' 'conv_1_input_9_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%conv_1_input_10_V = alloca [28 x i14], align 2" [cnn_ap_type/cnn.cpp:19]   --->   Operation 40 'alloca' 'conv_1_input_10_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%conv_1_input_11_V = alloca [28 x i14], align 2" [cnn_ap_type/cnn.cpp:19]   --->   Operation 41 'alloca' 'conv_1_input_11_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%conv_1_input_12_V = alloca [28 x i14], align 2" [cnn_ap_type/cnn.cpp:19]   --->   Operation 42 'alloca' 'conv_1_input_12_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%conv_1_input_13_V = alloca [28 x i14], align 2" [cnn_ap_type/cnn.cpp:19]   --->   Operation 43 'alloca' 'conv_1_input_13_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%conv_1_input_14_V = alloca [28 x i14], align 2" [cnn_ap_type/cnn.cpp:19]   --->   Operation 44 'alloca' 'conv_1_input_14_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%conv_1_input_15_V = alloca [28 x i14], align 2" [cnn_ap_type/cnn.cpp:19]   --->   Operation 45 'alloca' 'conv_1_input_15_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%conv_1_input_16_V = alloca [28 x i14], align 2" [cnn_ap_type/cnn.cpp:19]   --->   Operation 46 'alloca' 'conv_1_input_16_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%conv_1_input_17_V = alloca [28 x i14], align 2" [cnn_ap_type/cnn.cpp:19]   --->   Operation 47 'alloca' 'conv_1_input_17_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%conv_1_input_18_V = alloca [28 x i14], align 2" [cnn_ap_type/cnn.cpp:19]   --->   Operation 48 'alloca' 'conv_1_input_18_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%conv_1_input_19_V = alloca [28 x i14], align 2" [cnn_ap_type/cnn.cpp:19]   --->   Operation 49 'alloca' 'conv_1_input_19_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%conv_1_input_20_V = alloca [28 x i14], align 2" [cnn_ap_type/cnn.cpp:19]   --->   Operation 50 'alloca' 'conv_1_input_20_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%conv_1_input_21_V = alloca [28 x i14], align 2" [cnn_ap_type/cnn.cpp:19]   --->   Operation 51 'alloca' 'conv_1_input_21_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%conv_1_input_22_V = alloca [28 x i14], align 2" [cnn_ap_type/cnn.cpp:19]   --->   Operation 52 'alloca' 'conv_1_input_22_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%conv_1_input_23_V = alloca [28 x i14], align 2" [cnn_ap_type/cnn.cpp:19]   --->   Operation 53 'alloca' 'conv_1_input_23_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%conv_1_input_24_V = alloca [28 x i14], align 2" [cnn_ap_type/cnn.cpp:19]   --->   Operation 54 'alloca' 'conv_1_input_24_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%conv_1_input_25_V = alloca [28 x i14], align 2" [cnn_ap_type/cnn.cpp:19]   --->   Operation 55 'alloca' 'conv_1_input_25_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%conv_1_input_26_V = alloca [28 x i14], align 2" [cnn_ap_type/cnn.cpp:19]   --->   Operation 56 'alloca' 'conv_1_input_26_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%conv_1_input_27_V = alloca [28 x i14], align 2" [cnn_ap_type/cnn.cpp:19]   --->   Operation 57 'alloca' 'conv_1_input_27_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%conv_1_out_V = alloca [4056 x i14], align 2" [cnn_ap_type/cnn.cpp:32]   --->   Operation 58 'alloca' 'conv_1_out_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%conv_1_out_V_addr = getelementptr [4056 x i14]* %conv_1_out_V, i64 0, i64 0" [cnn_ap_type/cnn.cpp:32]   --->   Operation 59 'getelementptr' 'conv_1_out_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%max_pool_1_out_0_V = alloca [169 x i14], align 2" [cnn_ap_type/cnn.cpp:37]   --->   Operation 60 'alloca' 'max_pool_1_out_0_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%max_pool_1_out_0_V_s = getelementptr [169 x i14]* %max_pool_1_out_0_V, i64 0, i64 0" [cnn_ap_type/cnn.cpp:37]   --->   Operation 61 'getelementptr' 'max_pool_1_out_0_V_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%max_pool_1_out_1_V = alloca [169 x i14], align 2" [cnn_ap_type/cnn.cpp:37]   --->   Operation 62 'alloca' 'max_pool_1_out_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%max_pool_1_out_2_V = alloca [169 x i14], align 2" [cnn_ap_type/cnn.cpp:37]   --->   Operation 63 'alloca' 'max_pool_1_out_2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%max_pool_1_out_3_V = alloca [169 x i14], align 2" [cnn_ap_type/cnn.cpp:37]   --->   Operation 64 'alloca' 'max_pool_1_out_3_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%max_pool_1_out_4_V = alloca [169 x i14], align 2" [cnn_ap_type/cnn.cpp:37]   --->   Operation 65 'alloca' 'max_pool_1_out_4_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%max_pool_1_out_5_V = alloca [169 x i14], align 2" [cnn_ap_type/cnn.cpp:37]   --->   Operation 66 'alloca' 'max_pool_1_out_5_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%conv_2_out_V = alloca [1936 x i14], align 2" [cnn_ap_type/cnn.cpp:42]   --->   Operation 67 'alloca' 'conv_2_out_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%conv_2_out_V_addr = getelementptr [1936 x i14]* %conv_2_out_V, i64 0, i64 0" [cnn_ap_type/cnn.cpp:42]   --->   Operation 68 'getelementptr' 'conv_2_out_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%max_pool_2_out_V = alloca [400 x i14], align 2" [cnn_ap_type/cnn.cpp:47]   --->   Operation 69 'alloca' 'max_pool_2_out_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%max_pool_2_out_V_add = getelementptr [400 x i14]* %max_pool_2_out_V, i64 0, i64 0" [cnn_ap_type/cnn.cpp:47]   --->   Operation 70 'getelementptr' 'max_pool_2_out_V_add' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%flat_array_0_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 71 'alloca' 'flat_array_0_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%flat_array_1_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 72 'alloca' 'flat_array_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%flat_array_2_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 73 'alloca' 'flat_array_2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%flat_array_3_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 74 'alloca' 'flat_array_3_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%flat_array_4_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 75 'alloca' 'flat_array_4_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%flat_array_5_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 76 'alloca' 'flat_array_5_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%flat_array_6_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 77 'alloca' 'flat_array_6_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%flat_array_7_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 78 'alloca' 'flat_array_7_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%flat_array_8_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 79 'alloca' 'flat_array_8_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%flat_array_9_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 80 'alloca' 'flat_array_9_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%flat_array_10_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 81 'alloca' 'flat_array_10_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%flat_array_11_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 82 'alloca' 'flat_array_11_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%flat_array_12_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 83 'alloca' 'flat_array_12_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%flat_array_13_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 84 'alloca' 'flat_array_13_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%flat_array_14_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 85 'alloca' 'flat_array_14_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%flat_array_15_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 86 'alloca' 'flat_array_15_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%flat_array_16_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 87 'alloca' 'flat_array_16_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%flat_array_17_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 88 'alloca' 'flat_array_17_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%flat_array_18_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 89 'alloca' 'flat_array_18_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%flat_array_19_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 90 'alloca' 'flat_array_19_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%flat_array_20_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 91 'alloca' 'flat_array_20_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%flat_array_21_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 92 'alloca' 'flat_array_21_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%flat_array_22_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 93 'alloca' 'flat_array_22_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%flat_array_23_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 94 'alloca' 'flat_array_23_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%flat_array_24_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 95 'alloca' 'flat_array_24_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%flat_array_25_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 96 'alloca' 'flat_array_25_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%flat_array_26_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 97 'alloca' 'flat_array_26_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%flat_array_27_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 98 'alloca' 'flat_array_27_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%flat_array_28_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 99 'alloca' 'flat_array_28_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%flat_array_29_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 100 'alloca' 'flat_array_29_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%flat_array_30_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 101 'alloca' 'flat_array_30_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%flat_array_31_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 102 'alloca' 'flat_array_31_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%flat_array_32_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 103 'alloca' 'flat_array_32_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%flat_array_33_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 104 'alloca' 'flat_array_33_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%flat_array_34_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 105 'alloca' 'flat_array_34_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%flat_array_35_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 106 'alloca' 'flat_array_35_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%flat_array_36_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 107 'alloca' 'flat_array_36_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%flat_array_37_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 108 'alloca' 'flat_array_37_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%flat_array_38_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 109 'alloca' 'flat_array_38_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%flat_array_39_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 110 'alloca' 'flat_array_39_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%flat_array_40_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 111 'alloca' 'flat_array_40_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%flat_array_41_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 112 'alloca' 'flat_array_41_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%flat_array_42_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 113 'alloca' 'flat_array_42_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%flat_array_43_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 114 'alloca' 'flat_array_43_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%flat_array_44_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 115 'alloca' 'flat_array_44_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%flat_array_45_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 116 'alloca' 'flat_array_45_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%flat_array_46_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 117 'alloca' 'flat_array_46_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%flat_array_47_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 118 'alloca' 'flat_array_47_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%flat_array_48_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 119 'alloca' 'flat_array_48_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%flat_array_49_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 120 'alloca' 'flat_array_49_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%dense_2_out_V = alloca [30 x i13], align 2" [cnn_ap_type/cnn.cpp:62]   --->   Operation 121 'alloca' 'dense_2_out_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%prediction_V = alloca [10 x i14], align 2" [cnn_ap_type/cnn.cpp:66]   --->   Operation 122 'alloca' 'prediction_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([784 x float]* %cnn_input, [5 x i8]* @p_str1304, i32 0, i32 0, [1 x i8]* @p_str11305, i32 0, i32 0, [1 x i8]* @p_str11305, [1 x i8]* @p_str11305, [1 x i8]* @p_str11305, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str11305, [1 x i8]* @p_str11305) nounwind" [cnn_ap_type/cnn.cpp:18]   --->   Operation 123 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([10 x float]* %prediction_output, [5 x i8]* @p_str1304, i32 0, i32 0, [1 x i8]* @p_str11305, i32 0, i32 0, [1 x i8]* @p_str11305, [1 x i8]* @p_str11305, [1 x i8]* @p_str11305, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str11305, [1 x i8]* @p_str11305) nounwind" [cnn_ap_type/cnn.cpp:18]   --->   Operation 124 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str21306, i32 0, i32 0, [1 x i8]* @p_str11305, i32 0, i32 0, [9 x i8]* @p_str31307, [1 x i8]* @p_str11305, [1 x i8]* @p_str11305, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str11305, [1 x i8]* @p_str11305) nounwind" [cnn_ap_type/cnn.cpp:18]   --->   Operation 125 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (1.76ns)   --->   "br label %.loopexit" [cnn_ap_type/cnn.cpp:23]   --->   Operation 126 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%ix_in_0 = phi i10 [ 0, %0 ], [ %ix_in, %.loopexit.loopexit ]"   --->   Operation 127 'phi' 'ix_in_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %0 ], [ %i, %.loopexit.loopexit ]"   --->   Operation 128 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (1.36ns)   --->   "%icmp_ln23 = icmp eq i5 %i_0, -4" [cnn_ap_type/cnn.cpp:23]   --->   Operation 129 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 130 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (1.78ns)   --->   "%i = add i5 %i_0, 1" [cnn_ap_type/cnn.cpp:23]   --->   Operation 131 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i35, label %1" [cnn_ap_type/cnn.cpp:23]   --->   Operation 132 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (1.73ns)   --->   "%ix_in = add i10 %ix_in_0, 28" [cnn_ap_type/cnn.cpp:28]   --->   Operation 133 'add' 'ix_in' <Predicate = (!icmp_ln23)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i5 %i_0 to i64" [cnn_ap_type/cnn.cpp:27]   --->   Operation 134 'zext' 'zext_ln27' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%conv_1_input_0_V_ad = getelementptr [28 x i14]* %conv_1_input_0_V, i64 0, i64 %zext_ln27" [cnn_ap_type/cnn.cpp:27]   --->   Operation 135 'getelementptr' 'conv_1_input_0_V_ad' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%conv_1_input_1_V_ad = getelementptr [28 x i14]* %conv_1_input_1_V, i64 0, i64 %zext_ln27" [cnn_ap_type/cnn.cpp:27]   --->   Operation 136 'getelementptr' 'conv_1_input_1_V_ad' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%conv_1_input_2_V_ad = getelementptr [28 x i14]* %conv_1_input_2_V, i64 0, i64 %zext_ln27" [cnn_ap_type/cnn.cpp:27]   --->   Operation 137 'getelementptr' 'conv_1_input_2_V_ad' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%conv_1_input_3_V_ad = getelementptr [28 x i14]* %conv_1_input_3_V, i64 0, i64 %zext_ln27" [cnn_ap_type/cnn.cpp:27]   --->   Operation 138 'getelementptr' 'conv_1_input_3_V_ad' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%conv_1_input_4_V_ad = getelementptr [28 x i14]* %conv_1_input_4_V, i64 0, i64 %zext_ln27" [cnn_ap_type/cnn.cpp:27]   --->   Operation 139 'getelementptr' 'conv_1_input_4_V_ad' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%conv_1_input_5_V_ad = getelementptr [28 x i14]* %conv_1_input_5_V, i64 0, i64 %zext_ln27" [cnn_ap_type/cnn.cpp:27]   --->   Operation 140 'getelementptr' 'conv_1_input_5_V_ad' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%conv_1_input_6_V_ad = getelementptr [28 x i14]* %conv_1_input_6_V, i64 0, i64 %zext_ln27" [cnn_ap_type/cnn.cpp:27]   --->   Operation 141 'getelementptr' 'conv_1_input_6_V_ad' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%conv_1_input_7_V_ad = getelementptr [28 x i14]* %conv_1_input_7_V, i64 0, i64 %zext_ln27" [cnn_ap_type/cnn.cpp:27]   --->   Operation 142 'getelementptr' 'conv_1_input_7_V_ad' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%conv_1_input_8_V_ad = getelementptr [28 x i14]* %conv_1_input_8_V, i64 0, i64 %zext_ln27" [cnn_ap_type/cnn.cpp:27]   --->   Operation 143 'getelementptr' 'conv_1_input_8_V_ad' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%conv_1_input_9_V_ad = getelementptr [28 x i14]* %conv_1_input_9_V, i64 0, i64 %zext_ln27" [cnn_ap_type/cnn.cpp:27]   --->   Operation 144 'getelementptr' 'conv_1_input_9_V_ad' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%conv_1_input_10_V_a = getelementptr [28 x i14]* %conv_1_input_10_V, i64 0, i64 %zext_ln27" [cnn_ap_type/cnn.cpp:27]   --->   Operation 145 'getelementptr' 'conv_1_input_10_V_a' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%conv_1_input_11_V_a = getelementptr [28 x i14]* %conv_1_input_11_V, i64 0, i64 %zext_ln27" [cnn_ap_type/cnn.cpp:27]   --->   Operation 146 'getelementptr' 'conv_1_input_11_V_a' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%conv_1_input_12_V_a = getelementptr [28 x i14]* %conv_1_input_12_V, i64 0, i64 %zext_ln27" [cnn_ap_type/cnn.cpp:27]   --->   Operation 147 'getelementptr' 'conv_1_input_12_V_a' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%conv_1_input_13_V_a = getelementptr [28 x i14]* %conv_1_input_13_V, i64 0, i64 %zext_ln27" [cnn_ap_type/cnn.cpp:27]   --->   Operation 148 'getelementptr' 'conv_1_input_13_V_a' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%conv_1_input_14_V_a = getelementptr [28 x i14]* %conv_1_input_14_V, i64 0, i64 %zext_ln27" [cnn_ap_type/cnn.cpp:27]   --->   Operation 149 'getelementptr' 'conv_1_input_14_V_a' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%conv_1_input_15_V_a = getelementptr [28 x i14]* %conv_1_input_15_V, i64 0, i64 %zext_ln27" [cnn_ap_type/cnn.cpp:27]   --->   Operation 150 'getelementptr' 'conv_1_input_15_V_a' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%conv_1_input_16_V_a = getelementptr [28 x i14]* %conv_1_input_16_V, i64 0, i64 %zext_ln27" [cnn_ap_type/cnn.cpp:27]   --->   Operation 151 'getelementptr' 'conv_1_input_16_V_a' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%conv_1_input_17_V_a = getelementptr [28 x i14]* %conv_1_input_17_V, i64 0, i64 %zext_ln27" [cnn_ap_type/cnn.cpp:27]   --->   Operation 152 'getelementptr' 'conv_1_input_17_V_a' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%conv_1_input_18_V_a = getelementptr [28 x i14]* %conv_1_input_18_V, i64 0, i64 %zext_ln27" [cnn_ap_type/cnn.cpp:27]   --->   Operation 153 'getelementptr' 'conv_1_input_18_V_a' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%conv_1_input_19_V_a = getelementptr [28 x i14]* %conv_1_input_19_V, i64 0, i64 %zext_ln27" [cnn_ap_type/cnn.cpp:27]   --->   Operation 154 'getelementptr' 'conv_1_input_19_V_a' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%conv_1_input_20_V_a = getelementptr [28 x i14]* %conv_1_input_20_V, i64 0, i64 %zext_ln27" [cnn_ap_type/cnn.cpp:27]   --->   Operation 155 'getelementptr' 'conv_1_input_20_V_a' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%conv_1_input_21_V_a = getelementptr [28 x i14]* %conv_1_input_21_V, i64 0, i64 %zext_ln27" [cnn_ap_type/cnn.cpp:27]   --->   Operation 156 'getelementptr' 'conv_1_input_21_V_a' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%conv_1_input_22_V_a = getelementptr [28 x i14]* %conv_1_input_22_V, i64 0, i64 %zext_ln27" [cnn_ap_type/cnn.cpp:27]   --->   Operation 157 'getelementptr' 'conv_1_input_22_V_a' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%conv_1_input_23_V_a = getelementptr [28 x i14]* %conv_1_input_23_V, i64 0, i64 %zext_ln27" [cnn_ap_type/cnn.cpp:27]   --->   Operation 158 'getelementptr' 'conv_1_input_23_V_a' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%conv_1_input_24_V_a = getelementptr [28 x i14]* %conv_1_input_24_V, i64 0, i64 %zext_ln27" [cnn_ap_type/cnn.cpp:27]   --->   Operation 159 'getelementptr' 'conv_1_input_24_V_a' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%conv_1_input_25_V_a = getelementptr [28 x i14]* %conv_1_input_25_V, i64 0, i64 %zext_ln27" [cnn_ap_type/cnn.cpp:27]   --->   Operation 160 'getelementptr' 'conv_1_input_25_V_a' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%conv_1_input_26_V_a = getelementptr [28 x i14]* %conv_1_input_26_V, i64 0, i64 %zext_ln27" [cnn_ap_type/cnn.cpp:27]   --->   Operation 161 'getelementptr' 'conv_1_input_26_V_a' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%conv_1_input_27_V_a = getelementptr [28 x i14]* %conv_1_input_27_V, i64 0, i64 %zext_ln27" [cnn_ap_type/cnn.cpp:27]   --->   Operation 162 'getelementptr' 'conv_1_input_27_V_a' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (1.76ns)   --->   "br label %2" [cnn_ap_type/cnn.cpp:25]   --->   Operation 163 'br' <Predicate = (!icmp_ln23)> <Delay = 1.76>
ST_2 : Operation 164 [1/1] (3.25ns)   --->   "store i14 0, i14* %conv_1_out_V_addr, align 16" [cnn_ap_type/cnn.cpp:32]   --->   Operation 164 'store' <Predicate = (icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 165 [1/1] (3.25ns)   --->   "store i14 0, i14* %max_pool_1_out_0_V_s, align 16" [cnn_ap_type/cnn.cpp:37]   --->   Operation 165 'store' <Predicate = (icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 166 [1/1] (3.25ns)   --->   "store i14 0, i14* %conv_2_out_V_addr, align 16" [cnn_ap_type/cnn.cpp:42]   --->   Operation 166 'store' <Predicate = (icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 167 [1/1] (3.25ns)   --->   "store i14 0, i14* %max_pool_2_out_V_add, align 16" [cnn_ap_type/cnn.cpp:47]   --->   Operation 167 'store' <Predicate = (icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%ix_in_1 = phi i10 [ %ix_in_0, %1 ], [ %add_ln28, %ap_fixed_base.exit32 ]" [cnn_ap_type/cnn.cpp:28]   --->   Operation 168 'phi' 'ix_in_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%j_0 = phi i5 [ 0, %1 ], [ %j, %ap_fixed_base.exit32 ]"   --->   Operation 169 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (1.36ns)   --->   "%icmp_ln25 = icmp eq i5 %j_0, -4" [cnn_ap_type/cnn.cpp:25]   --->   Operation 170 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%empty_66 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 171 'speclooptripcount' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (1.78ns)   --->   "%j = add i5 %j_0, 1" [cnn_ap_type/cnn.cpp:25]   --->   Operation 172 'add' 'j' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25, label %.loopexit.loopexit, label %_ifconv" [cnn_ap_type/cnn.cpp:25]   --->   Operation 173 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln27_1 = zext i10 %ix_in_1 to i64" [cnn_ap_type/cnn.cpp:27]   --->   Operation 174 'zext' 'zext_ln27_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%cnn_input_addr = getelementptr [784 x float]* %cnn_input, i64 0, i64 %zext_ln27_1" [cnn_ap_type/cnn.cpp:27]   --->   Operation 175 'getelementptr' 'cnn_input_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 176 [2/2] (3.25ns)   --->   "%cnn_input_load = load float* %cnn_input_addr, align 4" [cnn_ap_type/cnn.cpp:27]   --->   Operation 176 'load' 'cnn_input_load' <Predicate = (!icmp_ln25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 177 'br' <Predicate = (icmp_ln25)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.69>
ST_4 : Operation 178 [1/2] (3.25ns)   --->   "%cnn_input_load = load float* %cnn_input_addr, align 4" [cnn_ap_type/cnn.cpp:27]   --->   Operation 178 'load' 'cnn_input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 179 [2/2] (4.43ns)   --->   "%d_assign = fpext float %cnn_input_load to double" [cnn_ap_type/cnn.cpp:27]   --->   Operation 179 'fpext' 'd_assign' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 14.7>
ST_5 : Operation 180 [1/2] (4.43ns)   --->   "%d_assign = fpext float %cnn_input_load to double" [cnn_ap_type/cnn.cpp:27]   --->   Operation 180 'fpext' 'd_assign' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "%ireg_V = bitcast double %d_assign to i64" [cnn_ap_type/cnn.cpp:27]   --->   Operation 181 'bitcast' 'ireg_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 182 [1/1] (0.00ns)   --->   "%trunc_ln556 = trunc i64 %ireg_V to i63" [cnn_ap_type/cnn.cpp:27]   --->   Operation 182 'trunc' 'trunc_ln556' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 183 [1/1] (0.00ns)   --->   "%p_Result_50 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [cnn_ap_type/cnn.cpp:27]   --->   Operation 183 'bitselect' 'p_Result_50' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 184 [1/1] (0.00ns)   --->   "%exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)" [cnn_ap_type/cnn.cpp:27]   --->   Operation 184 'partselect' 'exp_tmp_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln461 = zext i11 %exp_tmp_V to i12" [cnn_ap_type/cnn.cpp:27]   --->   Operation 185 'zext' 'zext_ln461' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 186 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%exp_V = add i12 -1023, %zext_ln461" [cnn_ap_type/cnn.cpp:27]   --->   Operation 186 'add' 'exp_V' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 187 [1/1] (0.00ns)   --->   "%trunc_ln565 = trunc i64 %ireg_V to i52" [cnn_ap_type/cnn.cpp:27]   --->   Operation 187 'trunc' 'trunc_ln565' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 188 [1/1] (2.78ns)   --->   "%icmp_ln571 = icmp eq i63 %trunc_ln556, 0" [cnn_ap_type/cnn.cpp:27]   --->   Operation 188 'icmp' 'icmp_ln571' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 189 [1/1] (1.54ns)   --->   "%F2 = sub i12 1075, %zext_ln461" [cnn_ap_type/cnn.cpp:27]   --->   Operation 189 'sub' 'F2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 190 [1/1] (1.99ns)   --->   "%QUAN_INC = icmp sgt i12 %F2, 8" [cnn_ap_type/cnn.cpp:27]   --->   Operation 190 'icmp' 'QUAN_INC' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_1219 = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %F2, i32 3, i32 11)" [cnn_ap_type/cnn.cpp:27]   --->   Operation 191 'partselect' 'tmp_1219' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 192 [1/1] (1.66ns)   --->   "%icmp_ln578 = icmp slt i9 %tmp_1219, 1" [cnn_ap_type/cnn.cpp:27]   --->   Operation 192 'icmp' 'icmp_ln578' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 193 [1/1] (0.98ns)   --->   "%tmp118_cast_cast = select i1 %QUAN_INC, i12 2, i12 1" [cnn_ap_type/cnn.cpp:27]   --->   Operation 193 'select' 'tmp118_cast_cast' <Predicate = true> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 194 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%empty_67 = add i12 %tmp118_cast_cast, %exp_V" [cnn_ap_type/cnn.cpp:27]   --->   Operation 194 'add' 'empty_67' <Predicate = true> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 195 [1/1] (1.99ns)   --->   "%empty_68 = icmp sgt i12 %empty_67, 5" [cnn_ap_type/cnn.cpp:27]   --->   Operation 195 'icmp' 'empty_68' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 16.1>
ST_6 : Operation 196 [1/1] (0.00ns)   --->   "%tmp = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565)" [cnn_ap_type/cnn.cpp:27]   --->   Operation 196 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 197 [1/1] (0.00ns)   --->   "%p_Result_51 = zext i53 %tmp to i54" [cnn_ap_type/cnn.cpp:27]   --->   Operation 197 'zext' 'p_Result_51' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 198 [1/1] (3.23ns)   --->   "%man_V_1 = sub i54 0, %p_Result_51" [cnn_ap_type/cnn.cpp:27]   --->   Operation 198 'sub' 'man_V_1' <Predicate = (p_Result_50)> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 199 [1/1] (0.94ns)   --->   "%p_Val2_s = select i1 %p_Result_50, i54 %man_V_1, i54 %p_Result_51" [cnn_ap_type/cnn.cpp:27]   --->   Operation 199 'select' 'p_Val2_s' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 200 [1/1] (1.54ns)   --->   "%add_ln581 = add i12 -8, %F2" [cnn_ap_type/cnn.cpp:27]   --->   Operation 200 'add' 'add_ln581' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 201 [1/1] (1.54ns)   --->   "%sub_ln581 = sub i12 8, %F2" [cnn_ap_type/cnn.cpp:27]   --->   Operation 201 'sub' 'sub_ln581' <Predicate = (!QUAN_INC)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 202 [1/1] (0.69ns)   --->   "%sh_amt = select i1 %QUAN_INC, i12 %add_ln581, i12 %sub_ln581" [cnn_ap_type/cnn.cpp:27]   --->   Operation 202 'select' 'sh_amt' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln581 = sext i12 %sh_amt to i32" [cnn_ap_type/cnn.cpp:27]   --->   Operation 203 'sext' 'sext_ln581' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 204 [1/1] (1.99ns)   --->   "%icmp_ln582 = icmp eq i12 %F2, 8" [cnn_ap_type/cnn.cpp:27]   --->   Operation 204 'icmp' 'icmp_ln582' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 205 [1/1] (0.00ns)   --->   "%trunc_ln583 = trunc i54 %p_Val2_s to i14" [cnn_ap_type/cnn.cpp:27]   --->   Operation 205 'trunc' 'trunc_ln583' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 206 [1/1] (1.99ns)   --->   "%icmp_ln585 = icmp ult i12 %sh_amt, 54" [cnn_ap_type/cnn.cpp:27]   --->   Operation 206 'icmp' 'icmp_ln585' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 207 [1/1] (1.99ns)   --->   "%icmp_ln603 = icmp ult i12 %sh_amt, 14" [cnn_ap_type/cnn.cpp:27]   --->   Operation 207 'icmp' 'icmp_ln603' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_43)   --->   "%zext_ln586 = zext i32 %sext_ln581 to i54" [cnn_ap_type/cnn.cpp:27]   --->   Operation 208 'zext' 'zext_ln586' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_43)   --->   "%ashr_ln586 = ashr i54 %p_Val2_s, %zext_ln586" [cnn_ap_type/cnn.cpp:27]   --->   Operation 209 'ashr' 'ashr_ln586' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_43)   --->   "%trunc_ln586 = trunc i54 %ashr_ln586 to i14" [cnn_ap_type/cnn.cpp:27]   --->   Operation 210 'trunc' 'trunc_ln586' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_43)   --->   "%bitcast_ln696 = bitcast float %cnn_input_load to i32" [cnn_ap_type/cnn.cpp:27]   --->   Operation 211 'bitcast' 'bitcast_ln696' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_43)   --->   "%tmp_1216 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696, i32 31)" [cnn_ap_type/cnn.cpp:27]   --->   Operation 212 'bitselect' 'tmp_1216' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_43)   --->   "%select_ln588 = select i1 %tmp_1216, i14 -1, i14 0" [cnn_ap_type/cnn.cpp:27]   --->   Operation 213 'select' 'select_ln588' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_45)   --->   "%sext_ln581cast = trunc i32 %sext_ln581 to i14" [cnn_ap_type/cnn.cpp:27]   --->   Operation 214 'trunc' 'sext_ln581cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_45)   --->   "%shl_ln604 = shl i14 %trunc_ln583, %sext_ln581cast" [cnn_ap_type/cnn.cpp:27]   --->   Operation 215 'shl' 'shl_ln604' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 216 [1/1] (4.61ns) (out node of the LUT)   --->   "%p_Val2_43 = select i1 %icmp_ln585, i14 %trunc_ln586, i14 %select_ln588" [cnn_ap_type/cnn.cpp:27]   --->   Operation 216 'select' 'p_Val2_43' <Predicate = true> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 217 [1/1] (1.99ns)   --->   "%icmp_ln591 = icmp sgt i12 %add_ln581, 54" [cnn_ap_type/cnn.cpp:27]   --->   Operation 217 'icmp' 'icmp_ln591' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 218 [1/1] (1.54ns)   --->   "%add_ln591 = add i12 -9, %F2" [cnn_ap_type/cnn.cpp:27]   --->   Operation 218 'add' 'add_ln591' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_44)   --->   "%sext_ln591 = sext i12 %add_ln591 to i32" [cnn_ap_type/cnn.cpp:27]   --->   Operation 219 'sext' 'sext_ln591' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_44)   --->   "%p_Result_47 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %p_Val2_s, i32 %sext_ln591) nounwind" [cnn_ap_type/cnn.cpp:27]   --->   Operation 220 'bitselect' 'p_Result_47' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_44)   --->   "%qb = select i1 %icmp_ln591, i1 %p_Result_50, i1 %p_Result_47" [cnn_ap_type/cnn.cpp:27]   --->   Operation 221 'select' 'qb' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 222 [1/1] (0.00ns)   --->   "%p_Result_52 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %p_Val2_43, i32 13)" [cnn_ap_type/cnn.cpp:27]   --->   Operation 222 'bitselect' 'p_Result_52' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_44)   --->   "%zext_ln415 = zext i1 %qb to i14" [cnn_ap_type/cnn.cpp:27]   --->   Operation 223 'zext' 'zext_ln415' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 224 [1/1] (1.81ns) (out node of the LUT)   --->   "%p_Val2_44 = add i14 %p_Val2_43, %zext_ln415" [cnn_ap_type/cnn.cpp:27]   --->   Operation 224 'add' 'p_Val2_44' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_1218 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %p_Val2_44, i32 13)" [cnn_ap_type/cnn.cpp:27]   --->   Operation 225 'bitselect' 'tmp_1218' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_2)   --->   "%xor_ln416 = xor i1 %tmp_1218, true" [cnn_ap_type/cnn.cpp:27]   --->   Operation 226 'xor' 'xor_ln416' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node select_ln403)   --->   "%select_ln582 = select i1 %icmp_ln582, i14 %trunc_ln583, i14 0" [cnn_ap_type/cnn.cpp:27]   --->   Operation 227 'select' 'select_ln582' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node and_ln578)   --->   "%xor_ln582 = xor i1 %icmp_ln582, true" [cnn_ap_type/cnn.cpp:27]   --->   Operation 228 'xor' 'xor_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 229 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln578 = and i1 %QUAN_INC, %xor_ln582" [cnn_ap_type/cnn.cpp:27]   --->   Operation 229 'and' 'and_ln578' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 230 [1/1] (0.97ns)   --->   "%and_ln403 = and i1 %and_ln578, %p_Result_52" [cnn_ap_type/cnn.cpp:27]   --->   Operation 230 'and' 'and_ln403' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 231 [1/1] (0.70ns) (out node of the LUT)   --->   "%select_ln403 = select i1 %and_ln403, i14 %p_Val2_44, i14 %select_ln582" [cnn_ap_type/cnn.cpp:27]   --->   Operation 231 'select' 'select_ln403' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node select_ln403_1)   --->   "%xor_ln403 = xor i1 %p_Result_52, true" [cnn_ap_type/cnn.cpp:27]   --->   Operation 232 'xor' 'xor_ln403' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node select_ln403_1)   --->   "%and_ln403_1 = and i1 %and_ln578, %xor_ln403" [cnn_ap_type/cnn.cpp:27]   --->   Operation 233 'and' 'and_ln403_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 234 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln403_1 = select i1 %and_ln403_1, i14 %p_Val2_44, i14 %select_ln403" [cnn_ap_type/cnn.cpp:27]   --->   Operation 234 'select' 'select_ln403_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 235 [1/1] (0.97ns)   --->   "%and_ln603 = and i1 %icmp_ln578, %icmp_ln603" [cnn_ap_type/cnn.cpp:27]   --->   Operation 235 'and' 'and_ln603' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 236 [1/1] (3.77ns) (out node of the LUT)   --->   "%p_Val2_45 = select i1 %and_ln603, i14 %shl_ln604, i14 %select_ln403_1" [cnn_ap_type/cnn.cpp:27]   --->   Operation 236 'select' 'p_Val2_45' <Predicate = true> <Delay = 3.77> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_2)   --->   "%and_ln403_2 = and i1 %and_ln403, %xor_ln416" [cnn_ap_type/cnn.cpp:27]   --->   Operation 237 'and' 'and_ln403_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_2)   --->   "%and_ln603_1 = and i1 %icmp_ln578, %icmp_ln603" [cnn_ap_type/cnn.cpp:27]   --->   Operation 238 'and' 'and_ln603_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_2)   --->   "%xor_ln603 = xor i1 %and_ln603_1, true" [cnn_ap_type/cnn.cpp:27]   --->   Operation 239 'xor' 'xor_ln603' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 240 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln603_2 = and i1 %and_ln403_2, %xor_ln603" [cnn_ap_type/cnn.cpp:27]   --->   Operation 240 'and' 'and_ln603_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 241 [1/1] (1.54ns)   --->   "%pos1 = add i12 6, %F2" [cnn_ap_type/cnn.cpp:27]   --->   Operation 241 'add' 'pos1' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_1)   --->   "%sext_ln618 = sext i12 %pos1 to i32" [cnn_ap_type/cnn.cpp:27]   --->   Operation 242 'sext' 'sext_ln618' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 243 [1/1] (1.54ns)   --->   "%pos2 = add i12 7, %F2" [cnn_ap_type/cnn.cpp:27]   --->   Operation 243 'add' 'pos2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 244 [1/1] (0.00ns)   --->   "%sext_ln619 = sext i12 %pos2 to i32" [cnn_ap_type/cnn.cpp:27]   --->   Operation 244 'sext' 'sext_ln619' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 245 [1/1] (0.00ns)   --->   "%p_Result_53 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %p_Val2_45, i32 13)" [cnn_ap_type/cnn.cpp:27]   --->   Operation 245 'bitselect' 'p_Result_53' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 246 [1/1] (1.99ns)   --->   "%icmp_ln621 = icmp slt i12 %pos1, 54" [cnn_ap_type/cnn.cpp:27]   --->   Operation 246 'icmp' 'icmp_ln621' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_1221 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %pos1, i32 11)" [cnn_ap_type/cnn.cpp:27]   --->   Operation 247 'bitselect' 'tmp_1221' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 248 [1/1] (0.97ns)   --->   "%xor_ln621_1 = xor i1 %tmp_1221, true" [cnn_ap_type/cnn.cpp:27]   --->   Operation 248 'xor' 'xor_ln621_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_1)   --->   "%zext_ln623 = zext i32 %sext_ln618 to i54" [cnn_ap_type/cnn.cpp:27]   --->   Operation 249 'zext' 'zext_ln623' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_1)   --->   "%ashr_ln623 = ashr i54 %p_Val2_s, %zext_ln623" [cnn_ap_type/cnn.cpp:27]   --->   Operation 250 'ashr' 'ashr_ln623' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_1)   --->   "%lD = trunc i54 %ashr_ln623 to i1" [cnn_ap_type/cnn.cpp:27]   --->   Operation 251 'trunc' 'lD' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_1)   --->   "%and_ln621 = and i1 %lD, %xor_ln621_1" [cnn_ap_type/cnn.cpp:27]   --->   Operation 252 'and' 'and_ln621' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 253 [1/1] (4.61ns) (out node of the LUT)   --->   "%Range1_all_ones_1 = and i1 %and_ln621, %icmp_ln621" [cnn_ap_type/cnn.cpp:27]   --->   Operation 253 'and' 'Range1_all_ones_1' <Predicate = true> <Delay = 4.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 254 [1/1] (0.00ns)   --->   "%tmp_1222 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %pos2, i32 11)" [cnn_ap_type/cnn.cpp:27]   --->   Operation 254 'bitselect' 'tmp_1222' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 255 [1/1] (0.97ns)   --->   "%xor_ln631 = xor i1 %tmp_1222, true" [cnn_ap_type/cnn.cpp:27]   --->   Operation 255 'xor' 'xor_ln631' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 256 [1/1] (1.99ns)   --->   "%icmp_ln631 = icmp slt i12 %pos2, 54" [cnn_ap_type/cnn.cpp:27]   --->   Operation 256 'icmp' 'icmp_ln631' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node select_ln631)   --->   "%and_ln631 = and i1 %icmp_ln631, %xor_ln631" [cnn_ap_type/cnn.cpp:27]   --->   Operation 257 'and' 'and_ln631' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 258 [1/1] (0.00ns)   --->   "%zext_ln635 = zext i32 %sext_ln619 to i54" [cnn_ap_type/cnn.cpp:27]   --->   Operation 258 'zext' 'zext_ln635' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 259 [1/1] (4.61ns)   --->   "%Range2_V_1 = lshr i54 %p_Val2_s, %zext_ln635" [cnn_ap_type/cnn.cpp:27]   --->   Operation 259 'lshr' 'Range2_V_1' <Predicate = true> <Delay = 4.61> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node Range2_all_ones)   --->   "%r_V = lshr i54 -1, %zext_ln635" [cnn_ap_type/cnn.cpp:27]   --->   Operation 260 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 261 [1/1] (4.42ns) (out node of the LUT)   --->   "%Range2_all_ones = icmp eq i54 %Range2_V_1, %r_V" [cnn_ap_type/cnn.cpp:27]   --->   Operation 261 'icmp' 'Range2_all_ones' <Predicate = true> <Delay = 4.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 262 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln631 = select i1 %and_ln631, i1 %Range2_all_ones, i1 %xor_ln631" [cnn_ap_type/cnn.cpp:27]   --->   Operation 262 'select' 'select_ln631' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 263 [1/1] (0.97ns)   --->   "%and_ln639 = and i1 %icmp_ln631, %xor_ln621_1" [cnn_ap_type/cnn.cpp:27]   --->   Operation 263 'and' 'and_ln639' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node select_ln639)   --->   "%Range1_all_ones = and i1 %select_ln631, %Range1_all_ones_1" [cnn_ap_type/cnn.cpp:27]   --->   Operation 264 'and' 'Range1_all_ones' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 265 [1/1] (2.87ns)   --->   "%icmp_ln641 = icmp eq i54 %Range2_V_1, 0" [cnn_ap_type/cnn.cpp:27]   --->   Operation 265 'icmp' 'icmp_ln641' <Predicate = true> <Delay = 2.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 266 [1/1] (0.97ns)   --->   "%Range1_all_zeros = xor i1 %Range1_all_ones_1, true" [cnn_ap_type/cnn.cpp:27]   --->   Operation 266 'xor' 'Range1_all_zeros' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node xor_ln658)   --->   "%and_ln641 = and i1 %icmp_ln641, %Range1_all_zeros" [cnn_ap_type/cnn.cpp:27]   --->   Operation 267 'and' 'and_ln641' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 268 [1/1] (1.99ns)   --->   "%icmp_ln642 = icmp eq i12 %pos2, 54" [cnn_ap_type/cnn.cpp:27]   --->   Operation 268 'icmp' 'icmp_ln642' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 269 [1/1] (2.87ns)   --->   "%Range1_all_zeros_1 = icmp eq i54 %p_Val2_s, 0" [cnn_ap_type/cnn.cpp:27]   --->   Operation 269 'icmp' 'Range1_all_zeros_1' <Predicate = true> <Delay = 2.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node select_ln642_1)   --->   "%or_ln645 = or i1 %Range1_all_zeros_1, %xor_ln621_1" [cnn_ap_type/cnn.cpp:27]   --->   Operation 270 'or' 'or_ln645' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node and_ln642)   --->   "%xor_ln639_1 = xor i1 %icmp_ln631, true" [cnn_ap_type/cnn.cpp:27]   --->   Operation 271 'xor' 'xor_ln639_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node and_ln642)   --->   "%or_ln639 = or i1 %tmp_1221, %xor_ln639_1" [cnn_ap_type/cnn.cpp:27]   --->   Operation 272 'or' 'or_ln639' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 273 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln642 = and i1 %icmp_ln642, %or_ln639" [cnn_ap_type/cnn.cpp:27]   --->   Operation 273 'and' 'and_ln642' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node select_ln639)   --->   "%select_ln642 = select i1 %and_ln642, i1 %Range1_all_ones_1, i1 %xor_ln621_1" [cnn_ap_type/cnn.cpp:27]   --->   Operation 274 'select' 'select_ln642' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 275 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln639 = select i1 %and_ln639, i1 %Range1_all_ones, i1 %select_ln642" [cnn_ap_type/cnn.cpp:27]   --->   Operation 275 'select' 'select_ln639' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 276 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln642_1 = select i1 %and_ln642, i1 %Range1_all_zeros, i1 %or_ln645" [cnn_ap_type/cnn.cpp:27]   --->   Operation 276 'select' 'select_ln642_1' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node xor_ln658)   --->   "%select_ln639_1 = select i1 %and_ln639, i1 %and_ln641, i1 %select_ln642_1" [cnn_ap_type/cnn.cpp:27]   --->   Operation 277 'select' 'select_ln639_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node xor_ln658)   --->   "%deleted_zeros = select i1 %and_ln603_2, i1 %select_ln639, i1 %select_ln639_1" [cnn_ap_type/cnn.cpp:27]   --->   Operation 278 'select' 'deleted_zeros' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node or_ln652_2)   --->   "%xor_ln652_2 = xor i1 %and_ln403, true" [cnn_ap_type/cnn.cpp:27]   --->   Operation 279 'xor' 'xor_ln652_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node or_ln652_2)   --->   "%or_ln652_3 = or i1 %tmp_1218, %xor_ln652_2" [cnn_ap_type/cnn.cpp:27]   --->   Operation 280 'or' 'or_ln652_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 281 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln652_2 = or i1 %and_ln603, %or_ln652_3" [cnn_ap_type/cnn.cpp:27]   --->   Operation 281 'or' 'or_ln652_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node deleted_ones)   --->   "%xor_ln652_1 = xor i1 %select_ln631, true" [cnn_ap_type/cnn.cpp:27]   --->   Operation 282 'xor' 'xor_ln652_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node deleted_ones)   --->   "%or_ln652 = or i1 %or_ln652_2, %xor_ln652_1" [cnn_ap_type/cnn.cpp:27]   --->   Operation 283 'or' 'or_ln652' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node deleted_ones)   --->   "%and_ln652 = and i1 %select_ln639, %or_ln652_2" [cnn_ap_type/cnn.cpp:27]   --->   Operation 284 'and' 'and_ln652' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node deleted_ones)   --->   "%tmp_1223 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %pos1, i32 11)" [cnn_ap_type/cnn.cpp:27]   --->   Operation 285 'bitselect' 'tmp_1223' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node deleted_ones)   --->   "%or_ln652_1 = or i1 %tmp_1223, %Range1_all_zeros" [cnn_ap_type/cnn.cpp:27]   --->   Operation 286 'or' 'or_ln652_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 287 [1/1] (0.99ns) (out node of the LUT)   --->   "%deleted_ones = select i1 %or_ln652, i1 %and_ln652, i1 %or_ln652_1" [cnn_ap_type/cnn.cpp:27]   --->   Operation 287 'select' 'deleted_ones' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 288 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln658 = xor i1 %deleted_zeros, true" [cnn_ap_type/cnn.cpp:27]   --->   Operation 288 'xor' 'xor_ln658' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 9.18>
ST_7 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node select_ln557)   --->   "%and_ln654 = and i1 %and_ln603_2, %select_ln639" [cnn_ap_type/cnn.cpp:27]   --->   Operation 289 'and' 'and_ln654' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node select_ln557)   --->   "%empty_69 = xor i1 %and_ln654, true" [cnn_ap_type/cnn.cpp:27]   --->   Operation 290 'xor' 'empty_69' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 291 [1/1] (0.97ns)   --->   "%xor_ln621 = xor i1 %icmp_ln621, true" [cnn_ap_type/cnn.cpp:27]   --->   Operation 291 'xor' 'xor_ln621' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node and_ln659)   --->   "%or_ln557 = or i1 %deleted_ones, %xor_ln621" [cnn_ap_type/cnn.cpp:27]   --->   Operation 292 'or' 'or_ln557' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node and_ln621_3)   --->   "%and_ln621_2 = and i1 %p_Result_53, %xor_ln621" [cnn_ap_type/cnn.cpp:27]   --->   Operation 293 'and' 'and_ln621_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 294 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln621_3 = and i1 %and_ln621_2, %p_Result_50" [cnn_ap_type/cnn.cpp:27]   --->   Operation 294 'and' 'and_ln621_3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node select_ln557)   --->   "%and_ln557 = and i1 %icmp_ln621, %p_Result_50" [cnn_ap_type/cnn.cpp:27]   --->   Operation 295 'and' 'and_ln557' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 296 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln557 = select i1 %and_ln557, i1 %empty_69, i1 %and_ln621_3" [cnn_ap_type/cnn.cpp:27]   --->   Operation 296 'select' 'select_ln557' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node overflow)   --->   "%and_ln658 = and i1 %icmp_ln621, %xor_ln658" [cnn_ap_type/cnn.cpp:27]   --->   Operation 297 'and' 'and_ln658' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node overflow)   --->   "%or_ln658 = or i1 %p_Result_53, %and_ln658" [cnn_ap_type/cnn.cpp:27]   --->   Operation 298 'or' 'or_ln658' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node overflow)   --->   "%xor_ln658_1 = xor i1 %p_Result_50, true" [cnn_ap_type/cnn.cpp:27]   --->   Operation 299 'xor' 'xor_ln658_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 300 [1/1] (0.97ns) (out node of the LUT)   --->   "%overflow = and i1 %or_ln658, %xor_ln658_1" [cnn_ap_type/cnn.cpp:27]   --->   Operation 300 'and' 'overflow' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 301 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln659 = and i1 %p_Result_53, %or_ln557" [cnn_ap_type/cnn.cpp:27]   --->   Operation 301 'and' 'and_ln659' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%xor_ln659 = xor i1 %and_ln659, true" [cnn_ap_type/cnn.cpp:27]   --->   Operation 302 'xor' 'xor_ln659' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 303 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow = and i1 %select_ln557, %xor_ln659" [cnn_ap_type/cnn.cpp:27]   --->   Operation 303 'and' 'underflow' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_226)   --->   "%or_ln340 = or i1 %underflow, %overflow" [cnn_ap_type/cnn.cpp:27]   --->   Operation 304 'or' 'or_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_1)   --->   "%xor_ln340 = xor i1 %select_ln557, true" [cnn_ap_type/cnn.cpp:27]   --->   Operation 305 'xor' 'xor_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_1)   --->   "%or_ln340_488 = or i1 %overflow, %xor_ln340" [cnn_ap_type/cnn.cpp:27]   --->   Operation 306 'or' 'or_ln340_488' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_1)   --->   "%or_ln340_489 = or i1 %or_ln340_488, %and_ln659" [cnn_ap_type/cnn.cpp:27]   --->   Operation 307 'or' 'or_ln340_489' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_226)   --->   "%select_ln340 = select i1 %or_ln340, i14 8191, i14 %p_Val2_45" [cnn_ap_type/cnn.cpp:27]   --->   Operation 308 'select' 'select_ln340' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_1)   --->   "%select_ln571 = select i1 %icmp_ln571, i14 0, i14 -8192" [cnn_ap_type/cnn.cpp:27]   --->   Operation 309 'select' 'select_ln571' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_1)   --->   "%or_ln571 = or i1 %icmp_ln571, %underflow" [cnn_ap_type/cnn.cpp:27]   --->   Operation 310 'or' 'or_ln571' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 311 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln571_1 = select i1 %or_ln571, i14 %select_ln571, i14 %p_Val2_45" [cnn_ap_type/cnn.cpp:27]   --->   Operation 311 'select' 'select_ln571_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp58)   --->   "%sel_tmp57_demorgan = or i1 %icmp_ln571, %empty_68" [cnn_ap_type/cnn.cpp:27]   --->   Operation 312 'or' 'sel_tmp57_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 313 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp58 = select i1 %sel_tmp57_demorgan, i14 %select_ln571_1, i14 %p_Val2_45" [cnn_ap_type/cnn.cpp:27]   --->   Operation 313 'select' 'sel_tmp58' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_1)   --->   "%xor_ln571 = xor i1 %icmp_ln571, true" [cnn_ap_type/cnn.cpp:27]   --->   Operation 314 'xor' 'xor_ln571' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_1)   --->   "%and_ln340 = and i1 %or_ln340_489, %xor_ln571" [cnn_ap_type/cnn.cpp:27]   --->   Operation 315 'and' 'and_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 316 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln340_1 = and i1 %and_ln340, %empty_68" [cnn_ap_type/cnn.cpp:27]   --->   Operation 316 'and' 'and_ln340_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 317 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_226 = select i1 %and_ln340_1, i14 %select_ln340, i14 %sel_tmp58" [cnn_ap_type/cnn.cpp:27]   --->   Operation 317 'select' 'select_ln340_226' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 318 [1/1] (1.42ns)   --->   "switch i5 %j_0, label %branch27 [
    i5 0, label %branch0
    i5 1, label %branch1
    i5 2, label %branch2
    i5 3, label %branch3
    i5 4, label %branch4
    i5 5, label %branch5
    i5 6, label %branch6
    i5 7, label %branch7
    i5 8, label %branch8
    i5 9, label %branch9
    i5 10, label %branch10
    i5 11, label %branch11
    i5 12, label %branch12
    i5 13, label %branch13
    i5 14, label %branch14
    i5 15, label %branch15
    i5 -16, label %branch16
    i5 -15, label %branch17
    i5 -14, label %branch18
    i5 -13, label %branch19
    i5 -12, label %branch20
    i5 -11, label %branch21
    i5 -10, label %branch22
    i5 -9, label %branch23
    i5 -8, label %branch24
    i5 -7, label %branch25
    i5 -6, label %branch26
  ]" [cnn_ap_type/cnn.cpp:27]   --->   Operation 318 'switch' <Predicate = true> <Delay = 1.42>
ST_7 : Operation 319 [1/1] (2.32ns)   --->   "store i14 %select_ln340_226, i14* %conv_1_input_26_V_a, align 2" [cnn_ap_type/cnn.cpp:27]   --->   Operation 319 'store' <Predicate = (j_0 == 26)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_7 : Operation 320 [1/1] (0.00ns)   --->   "br label %ap_fixed_base.exit32" [cnn_ap_type/cnn.cpp:27]   --->   Operation 320 'br' <Predicate = (j_0 == 26)> <Delay = 0.00>
ST_7 : Operation 321 [1/1] (2.32ns)   --->   "store i14 %select_ln340_226, i14* %conv_1_input_25_V_a, align 2" [cnn_ap_type/cnn.cpp:27]   --->   Operation 321 'store' <Predicate = (j_0 == 25)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_7 : Operation 322 [1/1] (0.00ns)   --->   "br label %ap_fixed_base.exit32" [cnn_ap_type/cnn.cpp:27]   --->   Operation 322 'br' <Predicate = (j_0 == 25)> <Delay = 0.00>
ST_7 : Operation 323 [1/1] (2.32ns)   --->   "store i14 %select_ln340_226, i14* %conv_1_input_24_V_a, align 2" [cnn_ap_type/cnn.cpp:27]   --->   Operation 323 'store' <Predicate = (j_0 == 24)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_7 : Operation 324 [1/1] (0.00ns)   --->   "br label %ap_fixed_base.exit32" [cnn_ap_type/cnn.cpp:27]   --->   Operation 324 'br' <Predicate = (j_0 == 24)> <Delay = 0.00>
ST_7 : Operation 325 [1/1] (2.32ns)   --->   "store i14 %select_ln340_226, i14* %conv_1_input_23_V_a, align 2" [cnn_ap_type/cnn.cpp:27]   --->   Operation 325 'store' <Predicate = (j_0 == 23)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_7 : Operation 326 [1/1] (0.00ns)   --->   "br label %ap_fixed_base.exit32" [cnn_ap_type/cnn.cpp:27]   --->   Operation 326 'br' <Predicate = (j_0 == 23)> <Delay = 0.00>
ST_7 : Operation 327 [1/1] (2.32ns)   --->   "store i14 %select_ln340_226, i14* %conv_1_input_22_V_a, align 2" [cnn_ap_type/cnn.cpp:27]   --->   Operation 327 'store' <Predicate = (j_0 == 22)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_7 : Operation 328 [1/1] (0.00ns)   --->   "br label %ap_fixed_base.exit32" [cnn_ap_type/cnn.cpp:27]   --->   Operation 328 'br' <Predicate = (j_0 == 22)> <Delay = 0.00>
ST_7 : Operation 329 [1/1] (2.32ns)   --->   "store i14 %select_ln340_226, i14* %conv_1_input_21_V_a, align 2" [cnn_ap_type/cnn.cpp:27]   --->   Operation 329 'store' <Predicate = (j_0 == 21)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_7 : Operation 330 [1/1] (0.00ns)   --->   "br label %ap_fixed_base.exit32" [cnn_ap_type/cnn.cpp:27]   --->   Operation 330 'br' <Predicate = (j_0 == 21)> <Delay = 0.00>
ST_7 : Operation 331 [1/1] (2.32ns)   --->   "store i14 %select_ln340_226, i14* %conv_1_input_20_V_a, align 2" [cnn_ap_type/cnn.cpp:27]   --->   Operation 331 'store' <Predicate = (j_0 == 20)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_7 : Operation 332 [1/1] (0.00ns)   --->   "br label %ap_fixed_base.exit32" [cnn_ap_type/cnn.cpp:27]   --->   Operation 332 'br' <Predicate = (j_0 == 20)> <Delay = 0.00>
ST_7 : Operation 333 [1/1] (2.32ns)   --->   "store i14 %select_ln340_226, i14* %conv_1_input_19_V_a, align 2" [cnn_ap_type/cnn.cpp:27]   --->   Operation 333 'store' <Predicate = (j_0 == 19)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_7 : Operation 334 [1/1] (0.00ns)   --->   "br label %ap_fixed_base.exit32" [cnn_ap_type/cnn.cpp:27]   --->   Operation 334 'br' <Predicate = (j_0 == 19)> <Delay = 0.00>
ST_7 : Operation 335 [1/1] (2.32ns)   --->   "store i14 %select_ln340_226, i14* %conv_1_input_18_V_a, align 2" [cnn_ap_type/cnn.cpp:27]   --->   Operation 335 'store' <Predicate = (j_0 == 18)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_7 : Operation 336 [1/1] (0.00ns)   --->   "br label %ap_fixed_base.exit32" [cnn_ap_type/cnn.cpp:27]   --->   Operation 336 'br' <Predicate = (j_0 == 18)> <Delay = 0.00>
ST_7 : Operation 337 [1/1] (2.32ns)   --->   "store i14 %select_ln340_226, i14* %conv_1_input_17_V_a, align 2" [cnn_ap_type/cnn.cpp:27]   --->   Operation 337 'store' <Predicate = (j_0 == 17)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_7 : Operation 338 [1/1] (0.00ns)   --->   "br label %ap_fixed_base.exit32" [cnn_ap_type/cnn.cpp:27]   --->   Operation 338 'br' <Predicate = (j_0 == 17)> <Delay = 0.00>
ST_7 : Operation 339 [1/1] (2.32ns)   --->   "store i14 %select_ln340_226, i14* %conv_1_input_16_V_a, align 2" [cnn_ap_type/cnn.cpp:27]   --->   Operation 339 'store' <Predicate = (j_0 == 16)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_7 : Operation 340 [1/1] (0.00ns)   --->   "br label %ap_fixed_base.exit32" [cnn_ap_type/cnn.cpp:27]   --->   Operation 340 'br' <Predicate = (j_0 == 16)> <Delay = 0.00>
ST_7 : Operation 341 [1/1] (2.32ns)   --->   "store i14 %select_ln340_226, i14* %conv_1_input_15_V_a, align 2" [cnn_ap_type/cnn.cpp:27]   --->   Operation 341 'store' <Predicate = (j_0 == 15)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_7 : Operation 342 [1/1] (0.00ns)   --->   "br label %ap_fixed_base.exit32" [cnn_ap_type/cnn.cpp:27]   --->   Operation 342 'br' <Predicate = (j_0 == 15)> <Delay = 0.00>
ST_7 : Operation 343 [1/1] (2.32ns)   --->   "store i14 %select_ln340_226, i14* %conv_1_input_14_V_a, align 2" [cnn_ap_type/cnn.cpp:27]   --->   Operation 343 'store' <Predicate = (j_0 == 14)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_7 : Operation 344 [1/1] (0.00ns)   --->   "br label %ap_fixed_base.exit32" [cnn_ap_type/cnn.cpp:27]   --->   Operation 344 'br' <Predicate = (j_0 == 14)> <Delay = 0.00>
ST_7 : Operation 345 [1/1] (2.32ns)   --->   "store i14 %select_ln340_226, i14* %conv_1_input_13_V_a, align 2" [cnn_ap_type/cnn.cpp:27]   --->   Operation 345 'store' <Predicate = (j_0 == 13)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_7 : Operation 346 [1/1] (0.00ns)   --->   "br label %ap_fixed_base.exit32" [cnn_ap_type/cnn.cpp:27]   --->   Operation 346 'br' <Predicate = (j_0 == 13)> <Delay = 0.00>
ST_7 : Operation 347 [1/1] (2.32ns)   --->   "store i14 %select_ln340_226, i14* %conv_1_input_12_V_a, align 2" [cnn_ap_type/cnn.cpp:27]   --->   Operation 347 'store' <Predicate = (j_0 == 12)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_7 : Operation 348 [1/1] (0.00ns)   --->   "br label %ap_fixed_base.exit32" [cnn_ap_type/cnn.cpp:27]   --->   Operation 348 'br' <Predicate = (j_0 == 12)> <Delay = 0.00>
ST_7 : Operation 349 [1/1] (2.32ns)   --->   "store i14 %select_ln340_226, i14* %conv_1_input_11_V_a, align 2" [cnn_ap_type/cnn.cpp:27]   --->   Operation 349 'store' <Predicate = (j_0 == 11)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_7 : Operation 350 [1/1] (0.00ns)   --->   "br label %ap_fixed_base.exit32" [cnn_ap_type/cnn.cpp:27]   --->   Operation 350 'br' <Predicate = (j_0 == 11)> <Delay = 0.00>
ST_7 : Operation 351 [1/1] (2.32ns)   --->   "store i14 %select_ln340_226, i14* %conv_1_input_10_V_a, align 2" [cnn_ap_type/cnn.cpp:27]   --->   Operation 351 'store' <Predicate = (j_0 == 10)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_7 : Operation 352 [1/1] (0.00ns)   --->   "br label %ap_fixed_base.exit32" [cnn_ap_type/cnn.cpp:27]   --->   Operation 352 'br' <Predicate = (j_0 == 10)> <Delay = 0.00>
ST_7 : Operation 353 [1/1] (2.32ns)   --->   "store i14 %select_ln340_226, i14* %conv_1_input_9_V_ad, align 2" [cnn_ap_type/cnn.cpp:27]   --->   Operation 353 'store' <Predicate = (j_0 == 9)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_7 : Operation 354 [1/1] (0.00ns)   --->   "br label %ap_fixed_base.exit32" [cnn_ap_type/cnn.cpp:27]   --->   Operation 354 'br' <Predicate = (j_0 == 9)> <Delay = 0.00>
ST_7 : Operation 355 [1/1] (2.32ns)   --->   "store i14 %select_ln340_226, i14* %conv_1_input_8_V_ad, align 2" [cnn_ap_type/cnn.cpp:27]   --->   Operation 355 'store' <Predicate = (j_0 == 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_7 : Operation 356 [1/1] (0.00ns)   --->   "br label %ap_fixed_base.exit32" [cnn_ap_type/cnn.cpp:27]   --->   Operation 356 'br' <Predicate = (j_0 == 8)> <Delay = 0.00>
ST_7 : Operation 357 [1/1] (2.32ns)   --->   "store i14 %select_ln340_226, i14* %conv_1_input_7_V_ad, align 2" [cnn_ap_type/cnn.cpp:27]   --->   Operation 357 'store' <Predicate = (j_0 == 7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_7 : Operation 358 [1/1] (0.00ns)   --->   "br label %ap_fixed_base.exit32" [cnn_ap_type/cnn.cpp:27]   --->   Operation 358 'br' <Predicate = (j_0 == 7)> <Delay = 0.00>
ST_7 : Operation 359 [1/1] (2.32ns)   --->   "store i14 %select_ln340_226, i14* %conv_1_input_6_V_ad, align 2" [cnn_ap_type/cnn.cpp:27]   --->   Operation 359 'store' <Predicate = (j_0 == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_7 : Operation 360 [1/1] (0.00ns)   --->   "br label %ap_fixed_base.exit32" [cnn_ap_type/cnn.cpp:27]   --->   Operation 360 'br' <Predicate = (j_0 == 6)> <Delay = 0.00>
ST_7 : Operation 361 [1/1] (2.32ns)   --->   "store i14 %select_ln340_226, i14* %conv_1_input_5_V_ad, align 2" [cnn_ap_type/cnn.cpp:27]   --->   Operation 361 'store' <Predicate = (j_0 == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_7 : Operation 362 [1/1] (0.00ns)   --->   "br label %ap_fixed_base.exit32" [cnn_ap_type/cnn.cpp:27]   --->   Operation 362 'br' <Predicate = (j_0 == 5)> <Delay = 0.00>
ST_7 : Operation 363 [1/1] (2.32ns)   --->   "store i14 %select_ln340_226, i14* %conv_1_input_4_V_ad, align 2" [cnn_ap_type/cnn.cpp:27]   --->   Operation 363 'store' <Predicate = (j_0 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_7 : Operation 364 [1/1] (0.00ns)   --->   "br label %ap_fixed_base.exit32" [cnn_ap_type/cnn.cpp:27]   --->   Operation 364 'br' <Predicate = (j_0 == 4)> <Delay = 0.00>
ST_7 : Operation 365 [1/1] (2.32ns)   --->   "store i14 %select_ln340_226, i14* %conv_1_input_3_V_ad, align 2" [cnn_ap_type/cnn.cpp:27]   --->   Operation 365 'store' <Predicate = (j_0 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_7 : Operation 366 [1/1] (0.00ns)   --->   "br label %ap_fixed_base.exit32" [cnn_ap_type/cnn.cpp:27]   --->   Operation 366 'br' <Predicate = (j_0 == 3)> <Delay = 0.00>
ST_7 : Operation 367 [1/1] (2.32ns)   --->   "store i14 %select_ln340_226, i14* %conv_1_input_2_V_ad, align 2" [cnn_ap_type/cnn.cpp:27]   --->   Operation 367 'store' <Predicate = (j_0 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_7 : Operation 368 [1/1] (0.00ns)   --->   "br label %ap_fixed_base.exit32" [cnn_ap_type/cnn.cpp:27]   --->   Operation 368 'br' <Predicate = (j_0 == 2)> <Delay = 0.00>
ST_7 : Operation 369 [1/1] (2.32ns)   --->   "store i14 %select_ln340_226, i14* %conv_1_input_1_V_ad, align 2" [cnn_ap_type/cnn.cpp:27]   --->   Operation 369 'store' <Predicate = (j_0 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_7 : Operation 370 [1/1] (0.00ns)   --->   "br label %ap_fixed_base.exit32" [cnn_ap_type/cnn.cpp:27]   --->   Operation 370 'br' <Predicate = (j_0 == 1)> <Delay = 0.00>
ST_7 : Operation 371 [1/1] (2.32ns)   --->   "store i14 %select_ln340_226, i14* %conv_1_input_0_V_ad, align 2" [cnn_ap_type/cnn.cpp:27]   --->   Operation 371 'store' <Predicate = (j_0 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_7 : Operation 372 [1/1] (0.00ns)   --->   "br label %ap_fixed_base.exit32" [cnn_ap_type/cnn.cpp:27]   --->   Operation 372 'br' <Predicate = (j_0 == 0)> <Delay = 0.00>
ST_7 : Operation 373 [1/1] (2.32ns)   --->   "store i14 %select_ln340_226, i14* %conv_1_input_27_V_a, align 2" [cnn_ap_type/cnn.cpp:27]   --->   Operation 373 'store' <Predicate = (j_0 == 31) | (j_0 == 30) | (j_0 == 29) | (j_0 == 28) | (j_0 == 27)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_7 : Operation 374 [1/1] (0.00ns)   --->   "br label %ap_fixed_base.exit32" [cnn_ap_type/cnn.cpp:27]   --->   Operation 374 'br' <Predicate = (j_0 == 31) | (j_0 == 30) | (j_0 == 29) | (j_0 == 28) | (j_0 == 27)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 1.73>
ST_8 : Operation 375 [1/1] (1.73ns)   --->   "%add_ln28 = add i10 %ix_in_1, 1" [cnn_ap_type/cnn.cpp:28]   --->   Operation 375 'add' 'add_ln28' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 376 [1/1] (0.00ns)   --->   "br label %2" [cnn_ap_type/cnn.cpp:25]   --->   Operation 376 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 2> <Delay = 0.00>
ST_9 : Operation 377 [2/2] (0.00ns)   --->   "call fastcc void @conv_1([28 x i14]* %conv_1_input_0_V, [28 x i14]* %conv_1_input_1_V, [28 x i14]* %conv_1_input_2_V, [28 x i14]* %conv_1_input_3_V, [28 x i14]* %conv_1_input_4_V, [28 x i14]* %conv_1_input_5_V, [28 x i14]* %conv_1_input_6_V, [28 x i14]* %conv_1_input_7_V, [28 x i14]* %conv_1_input_8_V, [28 x i14]* %conv_1_input_9_V, [28 x i14]* %conv_1_input_10_V, [28 x i14]* %conv_1_input_11_V, [28 x i14]* %conv_1_input_12_V, [28 x i14]* %conv_1_input_13_V, [28 x i14]* %conv_1_input_14_V, [28 x i14]* %conv_1_input_15_V, [28 x i14]* %conv_1_input_16_V, [28 x i14]* %conv_1_input_17_V, [28 x i14]* %conv_1_input_18_V, [28 x i14]* %conv_1_input_19_V, [28 x i14]* %conv_1_input_20_V, [28 x i14]* %conv_1_input_21_V, [28 x i14]* %conv_1_input_22_V, [28 x i14]* %conv_1_input_23_V, [28 x i14]* %conv_1_input_24_V, [28 x i14]* %conv_1_input_25_V, [28 x i14]* %conv_1_input_26_V, [28 x i14]* %conv_1_input_27_V, [4056 x i14]* %conv_1_out_V) nounwind" [cnn_ap_type/cnn.cpp:33]   --->   Operation 377 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 3> <Delay = 0.00>
ST_10 : Operation 378 [1/2] (0.00ns)   --->   "call fastcc void @conv_1([28 x i14]* %conv_1_input_0_V, [28 x i14]* %conv_1_input_1_V, [28 x i14]* %conv_1_input_2_V, [28 x i14]* %conv_1_input_3_V, [28 x i14]* %conv_1_input_4_V, [28 x i14]* %conv_1_input_5_V, [28 x i14]* %conv_1_input_6_V, [28 x i14]* %conv_1_input_7_V, [28 x i14]* %conv_1_input_8_V, [28 x i14]* %conv_1_input_9_V, [28 x i14]* %conv_1_input_10_V, [28 x i14]* %conv_1_input_11_V, [28 x i14]* %conv_1_input_12_V, [28 x i14]* %conv_1_input_13_V, [28 x i14]* %conv_1_input_14_V, [28 x i14]* %conv_1_input_15_V, [28 x i14]* %conv_1_input_16_V, [28 x i14]* %conv_1_input_17_V, [28 x i14]* %conv_1_input_18_V, [28 x i14]* %conv_1_input_19_V, [28 x i14]* %conv_1_input_20_V, [28 x i14]* %conv_1_input_21_V, [28 x i14]* %conv_1_input_22_V, [28 x i14]* %conv_1_input_23_V, [28 x i14]* %conv_1_input_24_V, [28 x i14]* %conv_1_input_25_V, [28 x i14]* %conv_1_input_26_V, [28 x i14]* %conv_1_input_27_V, [4056 x i14]* %conv_1_out_V) nounwind" [cnn_ap_type/cnn.cpp:33]   --->   Operation 378 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 4> <Delay = 0.00>
ST_11 : Operation 379 [2/2] (0.00ns)   --->   "call fastcc void @max_pool_1([4056 x i14]* %conv_1_out_V, [169 x i14]* %max_pool_1_out_0_V, [169 x i14]* %max_pool_1_out_1_V, [169 x i14]* %max_pool_1_out_2_V, [169 x i14]* %max_pool_1_out_3_V, [169 x i14]* %max_pool_1_out_4_V, [169 x i14]* %max_pool_1_out_5_V) nounwind" [cnn_ap_type/cnn.cpp:38]   --->   Operation 379 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 5> <Delay = 0.00>
ST_12 : Operation 380 [1/2] (0.00ns)   --->   "call fastcc void @max_pool_1([4056 x i14]* %conv_1_out_V, [169 x i14]* %max_pool_1_out_0_V, [169 x i14]* %max_pool_1_out_1_V, [169 x i14]* %max_pool_1_out_2_V, [169 x i14]* %max_pool_1_out_3_V, [169 x i14]* %max_pool_1_out_4_V, [169 x i14]* %max_pool_1_out_5_V) nounwind" [cnn_ap_type/cnn.cpp:38]   --->   Operation 380 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 6> <Delay = 0.00>
ST_13 : Operation 381 [2/2] (0.00ns)   --->   "call fastcc void @conv_2([169 x i14]* %max_pool_1_out_0_V, [169 x i14]* %max_pool_1_out_1_V, [169 x i14]* %max_pool_1_out_2_V, [169 x i14]* %max_pool_1_out_3_V, [169 x i14]* %max_pool_1_out_4_V, [169 x i14]* %max_pool_1_out_5_V, [1936 x i14]* %conv_2_out_V) nounwind" [cnn_ap_type/cnn.cpp:43]   --->   Operation 381 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 7> <Delay = 0.00>
ST_14 : Operation 382 [1/2] (0.00ns)   --->   "call fastcc void @conv_2([169 x i14]* %max_pool_1_out_0_V, [169 x i14]* %max_pool_1_out_1_V, [169 x i14]* %max_pool_1_out_2_V, [169 x i14]* %max_pool_1_out_3_V, [169 x i14]* %max_pool_1_out_4_V, [169 x i14]* %max_pool_1_out_5_V, [1936 x i14]* %conv_2_out_V) nounwind" [cnn_ap_type/cnn.cpp:43]   --->   Operation 382 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 8> <Delay = 0.00>
ST_15 : Operation 383 [2/2] (0.00ns)   --->   "call fastcc void @max_pool_2([1936 x i14]* %conv_2_out_V, [400 x i14]* %max_pool_2_out_V) nounwind" [cnn_ap_type/cnn.cpp:48]   --->   Operation 383 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 9> <Delay = 2.32>
ST_16 : Operation 384 [1/2] (0.00ns)   --->   "call fastcc void @max_pool_2([1936 x i14]* %conv_2_out_V, [400 x i14]* %max_pool_2_out_V) nounwind" [cnn_ap_type/cnn.cpp:48]   --->   Operation 384 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 385 [1/1] (0.00ns)   --->   "%flat_array_0_V_addr = getelementptr [8 x i14]* %flat_array_0_V, i64 0, i64 0" [cnn_ap_type/cnn.cpp:52]   --->   Operation 385 'getelementptr' 'flat_array_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 386 [1/1] (2.32ns)   --->   "store i14 0, i14* %flat_array_0_V_addr, align 16" [cnn_ap_type/cnn.cpp:52]   --->   Operation 386 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 17 <SV = 10> <Delay = 0.00>
ST_17 : Operation 387 [2/2] (0.00ns)   --->   "call fastcc void @flat([400 x i14]* %max_pool_2_out_V, [8 x i14]* %flat_array_0_V, [8 x i14]* %flat_array_1_V, [8 x i14]* %flat_array_2_V, [8 x i14]* %flat_array_3_V, [8 x i14]* %flat_array_4_V, [8 x i14]* %flat_array_5_V, [8 x i14]* %flat_array_6_V, [8 x i14]* %flat_array_7_V, [8 x i14]* %flat_array_8_V, [8 x i14]* %flat_array_9_V, [8 x i14]* %flat_array_10_V, [8 x i14]* %flat_array_11_V, [8 x i14]* %flat_array_12_V, [8 x i14]* %flat_array_13_V, [8 x i14]* %flat_array_14_V, [8 x i14]* %flat_array_15_V, [8 x i14]* %flat_array_16_V, [8 x i14]* %flat_array_17_V, [8 x i14]* %flat_array_18_V, [8 x i14]* %flat_array_19_V, [8 x i14]* %flat_array_20_V, [8 x i14]* %flat_array_21_V, [8 x i14]* %flat_array_22_V, [8 x i14]* %flat_array_23_V, [8 x i14]* %flat_array_24_V, [8 x i14]* %flat_array_25_V, [8 x i14]* %flat_array_26_V, [8 x i14]* %flat_array_27_V, [8 x i14]* %flat_array_28_V, [8 x i14]* %flat_array_29_V, [8 x i14]* %flat_array_30_V, [8 x i14]* %flat_array_31_V, [8 x i14]* %flat_array_32_V, [8 x i14]* %flat_array_33_V, [8 x i14]* %flat_array_34_V, [8 x i14]* %flat_array_35_V, [8 x i14]* %flat_array_36_V, [8 x i14]* %flat_array_37_V, [8 x i14]* %flat_array_38_V, [8 x i14]* %flat_array_39_V, [8 x i14]* %flat_array_40_V, [8 x i14]* %flat_array_41_V, [8 x i14]* %flat_array_42_V, [8 x i14]* %flat_array_43_V, [8 x i14]* %flat_array_44_V, [8 x i14]* %flat_array_45_V, [8 x i14]* %flat_array_46_V, [8 x i14]* %flat_array_47_V, [8 x i14]* %flat_array_48_V, [8 x i14]* %flat_array_49_V) nounwind" [cnn_ap_type/cnn.cpp:53]   --->   Operation 387 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 11> <Delay = 0.00>
ST_18 : Operation 388 [1/2] (0.00ns)   --->   "call fastcc void @flat([400 x i14]* %max_pool_2_out_V, [8 x i14]* %flat_array_0_V, [8 x i14]* %flat_array_1_V, [8 x i14]* %flat_array_2_V, [8 x i14]* %flat_array_3_V, [8 x i14]* %flat_array_4_V, [8 x i14]* %flat_array_5_V, [8 x i14]* %flat_array_6_V, [8 x i14]* %flat_array_7_V, [8 x i14]* %flat_array_8_V, [8 x i14]* %flat_array_9_V, [8 x i14]* %flat_array_10_V, [8 x i14]* %flat_array_11_V, [8 x i14]* %flat_array_12_V, [8 x i14]* %flat_array_13_V, [8 x i14]* %flat_array_14_V, [8 x i14]* %flat_array_15_V, [8 x i14]* %flat_array_16_V, [8 x i14]* %flat_array_17_V, [8 x i14]* %flat_array_18_V, [8 x i14]* %flat_array_19_V, [8 x i14]* %flat_array_20_V, [8 x i14]* %flat_array_21_V, [8 x i14]* %flat_array_22_V, [8 x i14]* %flat_array_23_V, [8 x i14]* %flat_array_24_V, [8 x i14]* %flat_array_25_V, [8 x i14]* %flat_array_26_V, [8 x i14]* %flat_array_27_V, [8 x i14]* %flat_array_28_V, [8 x i14]* %flat_array_29_V, [8 x i14]* %flat_array_30_V, [8 x i14]* %flat_array_31_V, [8 x i14]* %flat_array_32_V, [8 x i14]* %flat_array_33_V, [8 x i14]* %flat_array_34_V, [8 x i14]* %flat_array_35_V, [8 x i14]* %flat_array_36_V, [8 x i14]* %flat_array_37_V, [8 x i14]* %flat_array_38_V, [8 x i14]* %flat_array_39_V, [8 x i14]* %flat_array_40_V, [8 x i14]* %flat_array_41_V, [8 x i14]* %flat_array_42_V, [8 x i14]* %flat_array_43_V, [8 x i14]* %flat_array_44_V, [8 x i14]* %flat_array_45_V, [8 x i14]* %flat_array_46_V, [8 x i14]* %flat_array_47_V, [8 x i14]* %flat_array_48_V, [8 x i14]* %flat_array_49_V) nounwind" [cnn_ap_type/cnn.cpp:53]   --->   Operation 388 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 12> <Delay = 2.32>
ST_19 : Operation 389 [2/2] (0.00ns)   --->   "%call_ret = call fastcc { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } @dense_1([8 x i14]* %flat_array_0_V, [8 x i14]* %flat_array_1_V, [8 x i14]* %flat_array_2_V, [8 x i14]* %flat_array_3_V, [8 x i14]* %flat_array_4_V, [8 x i14]* %flat_array_5_V, [8 x i14]* %flat_array_6_V, [8 x i14]* %flat_array_7_V, [8 x i14]* %flat_array_8_V, [8 x i14]* %flat_array_9_V, [8 x i14]* %flat_array_10_V, [8 x i14]* %flat_array_11_V, [8 x i14]* %flat_array_12_V, [8 x i14]* %flat_array_13_V, [8 x i14]* %flat_array_14_V, [8 x i14]* %flat_array_15_V, [8 x i14]* %flat_array_16_V, [8 x i14]* %flat_array_17_V, [8 x i14]* %flat_array_18_V, [8 x i14]* %flat_array_19_V, [8 x i14]* %flat_array_20_V, [8 x i14]* %flat_array_21_V, [8 x i14]* %flat_array_22_V, [8 x i14]* %flat_array_23_V, [8 x i14]* %flat_array_24_V, [8 x i14]* %flat_array_25_V, [8 x i14]* %flat_array_26_V, [8 x i14]* %flat_array_27_V, [8 x i14]* %flat_array_28_V, [8 x i14]* %flat_array_29_V, [8 x i14]* %flat_array_30_V, [8 x i14]* %flat_array_31_V, [8 x i14]* %flat_array_32_V, [8 x i14]* %flat_array_33_V, [8 x i14]* %flat_array_34_V, [8 x i14]* %flat_array_35_V, [8 x i14]* %flat_array_36_V, [8 x i14]* %flat_array_37_V, [8 x i14]* %flat_array_38_V, [8 x i14]* %flat_array_39_V, [8 x i14]* %flat_array_40_V, [8 x i14]* %flat_array_41_V, [8 x i14]* %flat_array_42_V, [8 x i14]* %flat_array_43_V, [8 x i14]* %flat_array_44_V, [8 x i14]* %flat_array_45_V, [8 x i14]* %flat_array_46_V, [8 x i14]* %flat_array_47_V, [8 x i14]* %flat_array_48_V, [8 x i14]* %flat_array_49_V) nounwind" [cnn_ap_type/cnn.cpp:58]   --->   Operation 389 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 390 [1/1] (0.00ns)   --->   "%dense_2_out_V_addr = getelementptr [30 x i13]* %dense_2_out_V, i64 0, i64 0" [cnn_ap_type/cnn.cpp:62]   --->   Operation 390 'getelementptr' 'dense_2_out_V_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 391 [1/1] (2.32ns)   --->   "store i13 0, i13* %dense_2_out_V_addr, align 2" [cnn_ap_type/cnn.cpp:62]   --->   Operation 391 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 20 <SV = 13> <Delay = 0.70>
ST_20 : Operation 392 [1/2] (0.70ns)   --->   "%call_ret = call fastcc { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } @dense_1([8 x i14]* %flat_array_0_V, [8 x i14]* %flat_array_1_V, [8 x i14]* %flat_array_2_V, [8 x i14]* %flat_array_3_V, [8 x i14]* %flat_array_4_V, [8 x i14]* %flat_array_5_V, [8 x i14]* %flat_array_6_V, [8 x i14]* %flat_array_7_V, [8 x i14]* %flat_array_8_V, [8 x i14]* %flat_array_9_V, [8 x i14]* %flat_array_10_V, [8 x i14]* %flat_array_11_V, [8 x i14]* %flat_array_12_V, [8 x i14]* %flat_array_13_V, [8 x i14]* %flat_array_14_V, [8 x i14]* %flat_array_15_V, [8 x i14]* %flat_array_16_V, [8 x i14]* %flat_array_17_V, [8 x i14]* %flat_array_18_V, [8 x i14]* %flat_array_19_V, [8 x i14]* %flat_array_20_V, [8 x i14]* %flat_array_21_V, [8 x i14]* %flat_array_22_V, [8 x i14]* %flat_array_23_V, [8 x i14]* %flat_array_24_V, [8 x i14]* %flat_array_25_V, [8 x i14]* %flat_array_26_V, [8 x i14]* %flat_array_27_V, [8 x i14]* %flat_array_28_V, [8 x i14]* %flat_array_29_V, [8 x i14]* %flat_array_30_V, [8 x i14]* %flat_array_31_V, [8 x i14]* %flat_array_32_V, [8 x i14]* %flat_array_33_V, [8 x i14]* %flat_array_34_V, [8 x i14]* %flat_array_35_V, [8 x i14]* %flat_array_36_V, [8 x i14]* %flat_array_37_V, [8 x i14]* %flat_array_38_V, [8 x i14]* %flat_array_39_V, [8 x i14]* %flat_array_40_V, [8 x i14]* %flat_array_41_V, [8 x i14]* %flat_array_42_V, [8 x i14]* %flat_array_43_V, [8 x i14]* %flat_array_44_V, [8 x i14]* %flat_array_45_V, [8 x i14]* %flat_array_46_V, [8 x i14]* %flat_array_47_V, [8 x i14]* %flat_array_48_V, [8 x i14]* %flat_array_49_V) nounwind" [cnn_ap_type/cnn.cpp:58]   --->   Operation 392 'call' 'call_ret' <Predicate = true> <Delay = 0.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 393 [1/1] (0.00ns)   --->   "%dense_1_out_0_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 0" [cnn_ap_type/cnn.cpp:58]   --->   Operation 393 'extractvalue' 'dense_1_out_0_V' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 394 [1/1] (0.00ns)   --->   "%dense_1_out_1_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 1" [cnn_ap_type/cnn.cpp:58]   --->   Operation 394 'extractvalue' 'dense_1_out_1_V' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 395 [1/1] (0.00ns)   --->   "%dense_1_out_2_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 2" [cnn_ap_type/cnn.cpp:58]   --->   Operation 395 'extractvalue' 'dense_1_out_2_V' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 396 [1/1] (0.00ns)   --->   "%dense_1_out_3_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 3" [cnn_ap_type/cnn.cpp:58]   --->   Operation 396 'extractvalue' 'dense_1_out_3_V' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 397 [1/1] (0.00ns)   --->   "%dense_1_out_4_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 4" [cnn_ap_type/cnn.cpp:58]   --->   Operation 397 'extractvalue' 'dense_1_out_4_V' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 398 [1/1] (0.00ns)   --->   "%dense_1_out_5_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 5" [cnn_ap_type/cnn.cpp:58]   --->   Operation 398 'extractvalue' 'dense_1_out_5_V' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 399 [1/1] (0.00ns)   --->   "%dense_1_out_6_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 6" [cnn_ap_type/cnn.cpp:58]   --->   Operation 399 'extractvalue' 'dense_1_out_6_V' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 400 [1/1] (0.00ns)   --->   "%dense_1_out_7_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 7" [cnn_ap_type/cnn.cpp:58]   --->   Operation 400 'extractvalue' 'dense_1_out_7_V' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 401 [1/1] (0.00ns)   --->   "%dense_1_out_8_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 8" [cnn_ap_type/cnn.cpp:58]   --->   Operation 401 'extractvalue' 'dense_1_out_8_V' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 402 [1/1] (0.00ns)   --->   "%dense_1_out_9_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 9" [cnn_ap_type/cnn.cpp:58]   --->   Operation 402 'extractvalue' 'dense_1_out_9_V' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 403 [1/1] (0.00ns)   --->   "%dense_1_out_10_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 10" [cnn_ap_type/cnn.cpp:58]   --->   Operation 403 'extractvalue' 'dense_1_out_10_V' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 404 [1/1] (0.00ns)   --->   "%dense_1_out_11_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 11" [cnn_ap_type/cnn.cpp:58]   --->   Operation 404 'extractvalue' 'dense_1_out_11_V' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 405 [1/1] (0.00ns)   --->   "%dense_1_out_12_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 12" [cnn_ap_type/cnn.cpp:58]   --->   Operation 405 'extractvalue' 'dense_1_out_12_V' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 406 [1/1] (0.00ns)   --->   "%dense_1_out_13_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 13" [cnn_ap_type/cnn.cpp:58]   --->   Operation 406 'extractvalue' 'dense_1_out_13_V' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 407 [1/1] (0.00ns)   --->   "%dense_1_out_14_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 14" [cnn_ap_type/cnn.cpp:58]   --->   Operation 407 'extractvalue' 'dense_1_out_14_V' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 408 [1/1] (0.00ns)   --->   "%dense_1_out_15_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 15" [cnn_ap_type/cnn.cpp:58]   --->   Operation 408 'extractvalue' 'dense_1_out_15_V' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 409 [1/1] (0.00ns)   --->   "%dense_1_out_16_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 16" [cnn_ap_type/cnn.cpp:58]   --->   Operation 409 'extractvalue' 'dense_1_out_16_V' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 410 [1/1] (0.00ns)   --->   "%dense_1_out_17_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 17" [cnn_ap_type/cnn.cpp:58]   --->   Operation 410 'extractvalue' 'dense_1_out_17_V' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 411 [1/1] (0.00ns)   --->   "%dense_1_out_18_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 18" [cnn_ap_type/cnn.cpp:58]   --->   Operation 411 'extractvalue' 'dense_1_out_18_V' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 412 [1/1] (0.00ns)   --->   "%dense_1_out_19_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 19" [cnn_ap_type/cnn.cpp:58]   --->   Operation 412 'extractvalue' 'dense_1_out_19_V' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 413 [1/1] (0.00ns)   --->   "%dense_1_out_20_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 20" [cnn_ap_type/cnn.cpp:58]   --->   Operation 413 'extractvalue' 'dense_1_out_20_V' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 414 [1/1] (0.00ns)   --->   "%dense_1_out_21_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 21" [cnn_ap_type/cnn.cpp:58]   --->   Operation 414 'extractvalue' 'dense_1_out_21_V' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 415 [1/1] (0.00ns)   --->   "%dense_1_out_22_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 22" [cnn_ap_type/cnn.cpp:58]   --->   Operation 415 'extractvalue' 'dense_1_out_22_V' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 416 [1/1] (0.00ns)   --->   "%dense_1_out_23_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 23" [cnn_ap_type/cnn.cpp:58]   --->   Operation 416 'extractvalue' 'dense_1_out_23_V' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 417 [1/1] (0.00ns)   --->   "%dense_1_out_24_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 24" [cnn_ap_type/cnn.cpp:58]   --->   Operation 417 'extractvalue' 'dense_1_out_24_V' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 418 [1/1] (0.00ns)   --->   "%dense_1_out_25_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 25" [cnn_ap_type/cnn.cpp:58]   --->   Operation 418 'extractvalue' 'dense_1_out_25_V' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 419 [1/1] (0.00ns)   --->   "%dense_1_out_26_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 26" [cnn_ap_type/cnn.cpp:58]   --->   Operation 419 'extractvalue' 'dense_1_out_26_V' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 420 [1/1] (0.00ns)   --->   "%dense_1_out_27_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 27" [cnn_ap_type/cnn.cpp:58]   --->   Operation 420 'extractvalue' 'dense_1_out_27_V' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 421 [1/1] (0.00ns)   --->   "%dense_1_out_28_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 28" [cnn_ap_type/cnn.cpp:58]   --->   Operation 421 'extractvalue' 'dense_1_out_28_V' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 422 [1/1] (0.00ns)   --->   "%dense_1_out_29_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 29" [cnn_ap_type/cnn.cpp:58]   --->   Operation 422 'extractvalue' 'dense_1_out_29_V' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 423 [1/1] (0.00ns)   --->   "%dense_1_out_30_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 30" [cnn_ap_type/cnn.cpp:58]   --->   Operation 423 'extractvalue' 'dense_1_out_30_V' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 424 [1/1] (0.00ns)   --->   "%dense_1_out_31_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 31" [cnn_ap_type/cnn.cpp:58]   --->   Operation 424 'extractvalue' 'dense_1_out_31_V' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 425 [1/1] (0.00ns)   --->   "%dense_1_out_32_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 32" [cnn_ap_type/cnn.cpp:58]   --->   Operation 425 'extractvalue' 'dense_1_out_32_V' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 426 [1/1] (0.00ns)   --->   "%dense_1_out_33_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 33" [cnn_ap_type/cnn.cpp:58]   --->   Operation 426 'extractvalue' 'dense_1_out_33_V' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 427 [1/1] (0.00ns)   --->   "%dense_1_out_34_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 34" [cnn_ap_type/cnn.cpp:58]   --->   Operation 427 'extractvalue' 'dense_1_out_34_V' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 428 [1/1] (0.00ns)   --->   "%dense_1_out_35_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 35" [cnn_ap_type/cnn.cpp:58]   --->   Operation 428 'extractvalue' 'dense_1_out_35_V' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 429 [1/1] (0.00ns)   --->   "%dense_1_out_36_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 36" [cnn_ap_type/cnn.cpp:58]   --->   Operation 429 'extractvalue' 'dense_1_out_36_V' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 430 [1/1] (0.00ns)   --->   "%dense_1_out_37_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 37" [cnn_ap_type/cnn.cpp:58]   --->   Operation 430 'extractvalue' 'dense_1_out_37_V' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 431 [1/1] (0.00ns)   --->   "%dense_1_out_38_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 38" [cnn_ap_type/cnn.cpp:58]   --->   Operation 431 'extractvalue' 'dense_1_out_38_V' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 432 [1/1] (0.00ns)   --->   "%dense_1_out_39_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 39" [cnn_ap_type/cnn.cpp:58]   --->   Operation 432 'extractvalue' 'dense_1_out_39_V' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 433 [1/1] (0.00ns)   --->   "%dense_1_out_40_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 40" [cnn_ap_type/cnn.cpp:58]   --->   Operation 433 'extractvalue' 'dense_1_out_40_V' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 434 [1/1] (0.00ns)   --->   "%dense_1_out_41_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 41" [cnn_ap_type/cnn.cpp:58]   --->   Operation 434 'extractvalue' 'dense_1_out_41_V' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 435 [1/1] (0.00ns)   --->   "%dense_1_out_42_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 42" [cnn_ap_type/cnn.cpp:58]   --->   Operation 435 'extractvalue' 'dense_1_out_42_V' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 436 [1/1] (0.00ns)   --->   "%dense_1_out_43_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 43" [cnn_ap_type/cnn.cpp:58]   --->   Operation 436 'extractvalue' 'dense_1_out_43_V' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 437 [1/1] (0.00ns)   --->   "%dense_1_out_44_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 44" [cnn_ap_type/cnn.cpp:58]   --->   Operation 437 'extractvalue' 'dense_1_out_44_V' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 438 [1/1] (0.00ns)   --->   "%dense_1_out_45_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 45" [cnn_ap_type/cnn.cpp:58]   --->   Operation 438 'extractvalue' 'dense_1_out_45_V' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 439 [1/1] (0.00ns)   --->   "%dense_1_out_46_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 46" [cnn_ap_type/cnn.cpp:58]   --->   Operation 439 'extractvalue' 'dense_1_out_46_V' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 440 [1/1] (0.00ns)   --->   "%dense_1_out_47_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 47" [cnn_ap_type/cnn.cpp:58]   --->   Operation 440 'extractvalue' 'dense_1_out_47_V' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 441 [1/1] (0.00ns)   --->   "%dense_1_out_48_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 48" [cnn_ap_type/cnn.cpp:58]   --->   Operation 441 'extractvalue' 'dense_1_out_48_V' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 442 [1/1] (0.00ns)   --->   "%dense_1_out_49_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 49" [cnn_ap_type/cnn.cpp:58]   --->   Operation 442 'extractvalue' 'dense_1_out_49_V' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 443 [2/2] (0.00ns)   --->   "call fastcc void @dense_2(i14 %dense_1_out_0_V, i14 %dense_1_out_1_V, i14 %dense_1_out_2_V, i14 %dense_1_out_3_V, i14 %dense_1_out_4_V, i14 %dense_1_out_5_V, i14 %dense_1_out_6_V, i14 %dense_1_out_7_V, i14 %dense_1_out_8_V, i14 %dense_1_out_9_V, i14 %dense_1_out_10_V, i14 %dense_1_out_11_V, i14 %dense_1_out_12_V, i14 %dense_1_out_13_V, i14 %dense_1_out_14_V, i14 %dense_1_out_15_V, i14 %dense_1_out_16_V, i14 %dense_1_out_17_V, i14 %dense_1_out_18_V, i14 %dense_1_out_19_V, i14 %dense_1_out_20_V, i14 %dense_1_out_21_V, i14 %dense_1_out_22_V, i14 %dense_1_out_23_V, i14 %dense_1_out_24_V, i14 %dense_1_out_25_V, i14 %dense_1_out_26_V, i14 %dense_1_out_27_V, i14 %dense_1_out_28_V, i14 %dense_1_out_29_V, i14 %dense_1_out_30_V, i14 %dense_1_out_31_V, i14 %dense_1_out_32_V, i14 %dense_1_out_33_V, i14 %dense_1_out_34_V, i14 %dense_1_out_35_V, i14 %dense_1_out_36_V, i14 %dense_1_out_37_V, i14 %dense_1_out_38_V, i14 %dense_1_out_39_V, i14 %dense_1_out_40_V, i14 %dense_1_out_41_V, i14 %dense_1_out_42_V, i14 %dense_1_out_43_V, i14 %dense_1_out_44_V, i14 %dense_1_out_45_V, i14 %dense_1_out_46_V, i14 %dense_1_out_47_V, i14 %dense_1_out_48_V, i14 %dense_1_out_49_V, [30 x i13]* %dense_2_out_V) nounwind" [cnn_ap_type/cnn.cpp:63]   --->   Operation 443 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 14> <Delay = 2.32>
ST_21 : Operation 444 [1/2] (0.00ns)   --->   "call fastcc void @dense_2(i14 %dense_1_out_0_V, i14 %dense_1_out_1_V, i14 %dense_1_out_2_V, i14 %dense_1_out_3_V, i14 %dense_1_out_4_V, i14 %dense_1_out_5_V, i14 %dense_1_out_6_V, i14 %dense_1_out_7_V, i14 %dense_1_out_8_V, i14 %dense_1_out_9_V, i14 %dense_1_out_10_V, i14 %dense_1_out_11_V, i14 %dense_1_out_12_V, i14 %dense_1_out_13_V, i14 %dense_1_out_14_V, i14 %dense_1_out_15_V, i14 %dense_1_out_16_V, i14 %dense_1_out_17_V, i14 %dense_1_out_18_V, i14 %dense_1_out_19_V, i14 %dense_1_out_20_V, i14 %dense_1_out_21_V, i14 %dense_1_out_22_V, i14 %dense_1_out_23_V, i14 %dense_1_out_24_V, i14 %dense_1_out_25_V, i14 %dense_1_out_26_V, i14 %dense_1_out_27_V, i14 %dense_1_out_28_V, i14 %dense_1_out_29_V, i14 %dense_1_out_30_V, i14 %dense_1_out_31_V, i14 %dense_1_out_32_V, i14 %dense_1_out_33_V, i14 %dense_1_out_34_V, i14 %dense_1_out_35_V, i14 %dense_1_out_36_V, i14 %dense_1_out_37_V, i14 %dense_1_out_38_V, i14 %dense_1_out_39_V, i14 %dense_1_out_40_V, i14 %dense_1_out_41_V, i14 %dense_1_out_42_V, i14 %dense_1_out_43_V, i14 %dense_1_out_44_V, i14 %dense_1_out_45_V, i14 %dense_1_out_46_V, i14 %dense_1_out_47_V, i14 %dense_1_out_48_V, i14 %dense_1_out_49_V, [30 x i13]* %dense_2_out_V) nounwind" [cnn_ap_type/cnn.cpp:63]   --->   Operation 444 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 445 [1/1] (0.00ns)   --->   "%prediction_V_addr = getelementptr [10 x i14]* %prediction_V, i64 0, i64 0" [cnn_ap_type/cnn.cpp:66]   --->   Operation 445 'getelementptr' 'prediction_V_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 446 [1/1] (2.32ns)   --->   "store i14 0, i14* %prediction_V_addr, align 16" [cnn_ap_type/cnn.cpp:66]   --->   Operation 446 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 22 <SV = 15> <Delay = 0.00>
ST_22 : Operation 447 [2/2] (0.00ns)   --->   "call fastcc void @dense_out([30 x i13]* %dense_2_out_V, [10 x i14]* %prediction_V) nounwind" [cnn_ap_type/cnn.cpp:67]   --->   Operation 447 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 16> <Delay = 1.76>
ST_23 : Operation 448 [1/2] (0.00ns)   --->   "call fastcc void @dense_out([30 x i13]* %dense_2_out_V, [10 x i14]* %prediction_V) nounwind" [cnn_ap_type/cnn.cpp:67]   --->   Operation 448 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 449 [1/1] (1.76ns)   --->   "br label %3" [cnn_ap_type/cnn.cpp:69]   --->   Operation 449 'br' <Predicate = true> <Delay = 1.76>

State 24 <SV = 17> <Delay = 2.32>
ST_24 : Operation 450 [1/1] (0.00ns)   --->   "%i24_0 = phi i4 [ 0, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i35 ], [ %i_1, %_ifconv63 ]"   --->   Operation 450 'phi' 'i24_0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 451 [1/1] (1.30ns)   --->   "%icmp_ln69 = icmp eq i4 %i24_0, -6" [cnn_ap_type/cnn.cpp:69]   --->   Operation 451 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 452 [1/1] (0.00ns)   --->   "%empty_70 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 452 'speclooptripcount' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 453 [1/1] (1.73ns)   --->   "%i_1 = add i4 %i24_0, 1" [cnn_ap_type/cnn.cpp:69]   --->   Operation 453 'add' 'i_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 454 [1/1] (0.00ns)   --->   "br i1 %icmp_ln69, label %4, label %_ifconv63" [cnn_ap_type/cnn.cpp:69]   --->   Operation 454 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 455 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i4 %i24_0 to i64" [cnn_ap_type/cnn.cpp:70]   --->   Operation 455 'zext' 'zext_ln70' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_24 : Operation 456 [1/1] (0.00ns)   --->   "%prediction_V_addr_1 = getelementptr [10 x i14]* %prediction_V, i64 0, i64 %zext_ln70" [cnn_ap_type/cnn.cpp:70]   --->   Operation 456 'getelementptr' 'prediction_V_addr_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_24 : Operation 457 [2/2] (2.32ns)   --->   "%tmp_V_7 = load i14* %prediction_V_addr_1, align 2" [cnn_ap_type/cnn.cpp:70]   --->   Operation 457 'load' 'tmp_V_7' <Predicate = (!icmp_ln69)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_24 : Operation 458 [1/1] (0.00ns)   --->   "ret void" [cnn_ap_type/cnn.cpp:72]   --->   Operation 458 'ret' <Predicate = (icmp_ln69)> <Delay = 0.00>

State 25 <SV = 18> <Delay = 16.7>
ST_25 : Operation 459 [1/2] (2.32ns)   --->   "%tmp_V_7 = load i14* %prediction_V_addr_1, align 2" [cnn_ap_type/cnn.cpp:70]   --->   Operation 459 'load' 'tmp_V_7' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_25 : Operation 460 [1/1] (2.20ns)   --->   "%icmp_ln935 = icmp eq i14 %tmp_V_7, 0" [cnn_ap_type/cnn.cpp:70]   --->   Operation 460 'icmp' 'icmp_ln935' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 461 [1/1] (0.00ns)   --->   "%p_Result_54 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %tmp_V_7, i32 13)" [cnn_ap_type/cnn.cpp:70]   --->   Operation 461 'bitselect' 'p_Result_54' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 462 [1/1] (1.81ns)   --->   "%tmp_V = sub i14 0, %tmp_V_7" [cnn_ap_type/cnn.cpp:70]   --->   Operation 462 'sub' 'tmp_V' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 463 [1/1] (0.70ns)   --->   "%tmp_V_8 = select i1 %p_Result_54, i14 %tmp_V, i14 %tmp_V_7" [cnn_ap_type/cnn.cpp:70]   --->   Operation 463 'select' 'tmp_V_8' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 464 [1/1] (0.00ns)   --->   "%p_Result_s = call i14 @llvm.part.select.i14(i14 %tmp_V_8, i32 13, i32 0) nounwind" [cnn_ap_type/cnn.cpp:70]   --->   Operation 464 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 465 [1/1] (0.00ns)   --->   "%p_Result_55 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 -1, i14 %p_Result_s)" [cnn_ap_type/cnn.cpp:70]   --->   Operation 465 'bitconcatenate' 'p_Result_55' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 466 [1/1] (3.39ns)   --->   "%l = call i32 @llvm.cttz.i32(i32 %p_Result_55, i1 true) nounwind" [cnn_ap_type/cnn.cpp:70]   --->   Operation 466 'cttz' 'l' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 467 [1/1] (2.55ns)   --->   "%sub_ln944 = sub nsw i32 14, %l" [cnn_ap_type/cnn.cpp:70]   --->   Operation 467 'sub' 'sub_ln944' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 468 [1/1] (0.00ns)   --->   "%trunc_ln944 = trunc i32 %sub_ln944 to i14" [cnn_ap_type/cnn.cpp:70]   --->   Operation 468 'trunc' 'trunc_ln944' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 469 [1/1] (2.55ns)   --->   "%lsb_index = add nsw i32 -24, %sub_ln944" [cnn_ap_type/cnn.cpp:70]   --->   Operation 469 'add' 'lsb_index' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 470 [1/1] (0.00ns)   --->   "%tmp_1212 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)" [cnn_ap_type/cnn.cpp:70]   --->   Operation 470 'partselect' 'tmp_1212' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 471 [1/1] (2.47ns)   --->   "%icmp_ln947 = icmp sgt i31 %tmp_1212, 0" [cnn_ap_type/cnn.cpp:70]   --->   Operation 471 'icmp' 'icmp_ln947' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 472 [1/1] (0.00ns)   --->   "%trunc_ln947 = trunc i32 %sub_ln944 to i4" [cnn_ap_type/cnn.cpp:70]   --->   Operation 472 'trunc' 'trunc_ln947' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 473 [1/1] (1.73ns)   --->   "%sub_ln947 = sub i4 7, %trunc_ln947" [cnn_ap_type/cnn.cpp:70]   --->   Operation 473 'sub' 'sub_ln947' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%zext_ln947 = zext i4 %sub_ln947 to i14" [cnn_ap_type/cnn.cpp:70]   --->   Operation 474 'zext' 'zext_ln947' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%lshr_ln947 = lshr i14 -1, %zext_ln947" [cnn_ap_type/cnn.cpp:70]   --->   Operation 475 'lshr' 'lshr_ln947' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%p_Result_42 = and i14 %tmp_V_8, %lshr_ln947" [cnn_ap_type/cnn.cpp:70]   --->   Operation 476 'and' 'p_Result_42' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 477 [1/1] (2.39ns) (out node of the LUT)   --->   "%icmp_ln947_1 = icmp ne i14 %p_Result_42, 0" [cnn_ap_type/cnn.cpp:70]   --->   Operation 477 'icmp' 'icmp_ln947_1' <Predicate = true> <Delay = 2.39> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%a = and i1 %icmp_ln947, %icmp_ln947_1" [cnn_ap_type/cnn.cpp:70]   --->   Operation 478 'and' 'a' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 479 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_1213 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)" [cnn_ap_type/cnn.cpp:70]   --->   Operation 479 'bitselect' 'tmp_1213' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 480 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln949 = xor i1 %tmp_1213, true" [cnn_ap_type/cnn.cpp:70]   --->   Operation 480 'xor' 'xor_ln949' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 481 [1/1] (1.81ns)   --->   "%add_ln949 = add i14 -24, %trunc_ln944" [cnn_ap_type/cnn.cpp:70]   --->   Operation 481 'add' 'add_ln949' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 482 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%p_Result_43 = call i1 @_ssdm_op_BitSelect.i1.i14.i14(i14 %tmp_V_8, i14 %add_ln949)" [cnn_ap_type/cnn.cpp:70]   --->   Operation 482 'bitselect' 'p_Result_43' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 483 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln949 = and i1 %p_Result_43, %xor_ln949" [cnn_ap_type/cnn.cpp:70]   --->   Operation 483 'and' 'and_ln949' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 484 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln949 = or i1 %and_ln949, %a" [cnn_ap_type/cnn.cpp:70]   --->   Operation 484 'or' 'or_ln949' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 485 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949)" [cnn_ap_type/cnn.cpp:70]   --->   Operation 485 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.97>
ST_25 : Operation 486 [1/1] (2.47ns)   --->   "%icmp_ln958 = icmp sgt i32 %lsb_index, 0" [cnn_ap_type/cnn.cpp:70]   --->   Operation 486 'icmp' 'icmp_ln958' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 487 [1/1] (0.00ns)   --->   "%trunc_ln943 = trunc i32 %l to i8" [cnn_ap_type/cnn.cpp:70]   --->   Operation 487 'trunc' 'trunc_ln943' <Predicate = true> <Delay = 0.00>

State 26 <SV = 19> <Delay = 14.9>
ST_26 : Operation 488 [1/1] (0.00ns)   --->   "%m = zext i14 %tmp_V_8 to i32" [cnn_ap_type/cnn.cpp:70]   --->   Operation 488 'zext' 'm' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_26 : Operation 489 [1/1] (2.55ns)   --->   "%add_ln958 = add nsw i32 -25, %sub_ln944" [cnn_ap_type/cnn.cpp:70]   --->   Operation 489 'add' 'add_ln958' <Predicate = (icmp_ln958 & !icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node m_8)   --->   "%lshr_ln958 = lshr i32 %m, %add_ln958" [cnn_ap_type/cnn.cpp:70]   --->   Operation 490 'lshr' 'lshr_ln958' <Predicate = (icmp_ln958 & !icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 491 [1/1] (2.55ns)   --->   "%sub_ln958 = sub i32 25, %sub_ln944" [cnn_ap_type/cnn.cpp:70]   --->   Operation 491 'sub' 'sub_ln958' <Predicate = (!icmp_ln958 & !icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node m_8)   --->   "%shl_ln958 = shl i32 %m, %sub_ln958" [cnn_ap_type/cnn.cpp:70]   --->   Operation 492 'shl' 'shl_ln958' <Predicate = (!icmp_ln958 & !icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node m_8)   --->   "%m_7 = select i1 %icmp_ln958, i32 %lshr_ln958, i32 %shl_ln958" [cnn_ap_type/cnn.cpp:70]   --->   Operation 493 'select' 'm_7' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 494 [1/1] (4.42ns) (out node of the LUT)   --->   "%m_8 = add i32 %m_7, %or_ln" [cnn_ap_type/cnn.cpp:70]   --->   Operation 494 'add' 'm_8' <Predicate = (!icmp_ln935)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 495 [1/1] (0.00ns)   --->   "%m_s = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %m_8, i32 1, i32 31)" [cnn_ap_type/cnn.cpp:70]   --->   Operation 495 'partselect' 'm_s' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_26 : Operation 496 [1/1] (0.00ns)   --->   "%m_11 = zext i31 %m_s to i32" [cnn_ap_type/cnn.cpp:70]   --->   Operation 496 'zext' 'm_11' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_26 : Operation 497 [1/1] (0.00ns)   --->   "%tmp_1214 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %m_8, i32 25)" [cnn_ap_type/cnn.cpp:70]   --->   Operation 497 'bitselect' 'tmp_1214' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_26 : Operation 498 [1/1] (1.24ns)   --->   "%select_ln964 = select i1 %tmp_1214, i8 127, i8 126" [cnn_ap_type/cnn.cpp:70]   --->   Operation 498 'select' 'select_ln964' <Predicate = (!icmp_ln935)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 499 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964 = sub i8 6, %trunc_ln943" [cnn_ap_type/cnn.cpp:70]   --->   Operation 499 'sub' 'sub_ln964' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 500 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964 = add i8 %select_ln964, %sub_ln964" [cnn_ap_type/cnn.cpp:70]   --->   Operation 500 'add' 'add_ln964' <Predicate = (!icmp_ln935)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 501 [1/1] (0.00ns)   --->   "%tmp_s = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_54, i8 %add_ln964)" [cnn_ap_type/cnn.cpp:70]   --->   Operation 501 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_26 : Operation 502 [1/1] (0.00ns)   --->   "%p_Result_56 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %m_11, i9 %tmp_s, i32 23, i32 31)" [cnn_ap_type/cnn.cpp:70]   --->   Operation 502 'partset' 'p_Result_56' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_26 : Operation 503 [1/1] (0.00ns)   --->   "%bitcast_ln739 = bitcast i32 %p_Result_56 to float" [cnn_ap_type/cnn.cpp:70]   --->   Operation 503 'bitcast' 'bitcast_ln739' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_26 : Operation 504 [1/1] (0.69ns)   --->   "%select_ln935 = select i1 %icmp_ln935, float 0.000000e+00, float %bitcast_ln739" [cnn_ap_type/cnn.cpp:70]   --->   Operation 504 'select' 'select_ln935' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 505 [1/1] (0.00ns)   --->   "%prediction_output_ad = getelementptr [10 x float]* %prediction_output, i64 0, i64 %zext_ln70" [cnn_ap_type/cnn.cpp:70]   --->   Operation 505 'getelementptr' 'prediction_output_ad' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 506 [1/1] (2.32ns)   --->   "store float %select_ln935, float* %prediction_output_ad, align 4" [cnn_ap_type/cnn.cpp:70]   --->   Operation 506 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_26 : Operation 507 [1/1] (0.00ns)   --->   "br label %3" [cnn_ap_type/cnn.cpp:69]   --->   Operation 507 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 2.5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('ix_in') with incoming values : ('ix_in', cnn_ap_type/cnn.cpp:28) [168]  (1.77 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln32', cnn_ap_type/cnn.cpp:32) of constant 0 on array 'conv_1_out.V', cnn_ap_type/cnn.cpp:32 [446]  (3.25 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'phi' operation ('ix_in_1', cnn_ap_type/cnn.cpp:28) with incoming values : ('ix_in', cnn_ap_type/cnn.cpp:28) ('add_ln28', cnn_ap_type/cnn.cpp:28) [207]  (0 ns)
	'getelementptr' operation ('cnn_input_addr', cnn_ap_type/cnn.cpp:27) [215]  (0 ns)
	'load' operation ('v', cnn_ap_type/cnn.cpp:27) on array 'cnn_input' [216]  (3.25 ns)

 <State 4>: 7.69ns
The critical path consists of the following:
	'load' operation ('v', cnn_ap_type/cnn.cpp:27) on array 'cnn_input' [216]  (3.25 ns)
	'fpext' operation ('d', cnn_ap_type/cnn.cpp:27) [217]  (4.44 ns)

 <State 5>: 14.7ns
The critical path consists of the following:
	'fpext' operation ('d', cnn_ap_type/cnn.cpp:27) [217]  (4.44 ns)
	'sub' operation ('F2', cnn_ap_type/cnn.cpp:27) [230]  (1.55 ns)
	'icmp' operation ('QUAN_INC', cnn_ap_type/cnn.cpp:27) [231]  (1.99 ns)
	'select' operation ('tmp118_cast_cast', cnn_ap_type/cnn.cpp:27) [275]  (0.98 ns)
	'add' operation ('empty_67', cnn_ap_type/cnn.cpp:27) [276]  (3.79 ns)
	'icmp' operation ('empty_68', cnn_ap_type/cnn.cpp:27) [277]  (1.99 ns)

 <State 6>: 16.2ns
The critical path consists of the following:
	'sub' operation ('man.V', cnn_ap_type/cnn.cpp:27) [227]  (3.24 ns)
	'select' operation ('__Val2__', cnn_ap_type/cnn.cpp:27) [228]  (0.948 ns)
	'lshr' operation ('Range2.V', cnn_ap_type/cnn.cpp:27) [296]  (4.61 ns)
	'icmp' operation ('Range2_all_ones', cnn_ap_type/cnn.cpp:27) [298]  (4.42 ns)
	'select' operation ('select_ln631', cnn_ap_type/cnn.cpp:27) [299]  (0.993 ns)
	'and' operation ('Range1_all_ones', cnn_ap_type/cnn.cpp:27) [301]  (0 ns)
	'select' operation ('select_ln639', cnn_ap_type/cnn.cpp:27) [312]  (0.993 ns)
	'and' operation ('and_ln652', cnn_ap_type/cnn.cpp:27) [321]  (0 ns)
	'select' operation ('deleted_ones', cnn_ap_type/cnn.cpp:27) [324]  (0.993 ns)

 <State 7>: 9.18ns
The critical path consists of the following:
	'xor' operation ('xor_ln621', cnn_ap_type/cnn.cpp:27) [327]  (0.978 ns)
	'and' operation ('and_ln621_2', cnn_ap_type/cnn.cpp:27) [329]  (0 ns)
	'and' operation ('and_ln621_3', cnn_ap_type/cnn.cpp:27) [330]  (0.978 ns)
	'select' operation ('sign', cnn_ap_type/cnn.cpp:27) [332]  (0.993 ns)
	'and' operation ('underflow', cnn_ap_type/cnn.cpp:27) [340]  (0.978 ns)
	'or' operation ('or_ln571', cnn_ap_type/cnn.cpp:27) [347]  (0 ns)
	'select' operation ('select_ln571_1', cnn_ap_type/cnn.cpp:27) [348]  (0.978 ns)
	'select' operation ('sel_tmp58', cnn_ap_type/cnn.cpp:27) [350]  (0.978 ns)
	'select' operation ('select_ln340_226', cnn_ap_type/cnn.cpp:27) [354]  (0.978 ns)
	'store' operation ('store_ln27', cnn_ap_type/cnn.cpp:27) of variable 'select_ln340_226', cnn_ap_type/cnn.cpp:27 on array 'conv_1_input[23].V', cnn_ap_type/cnn.cpp:19 [366]  (2.32 ns)

 <State 8>: 1.73ns
The critical path consists of the following:
	'add' operation ('add_ln28', cnn_ap_type/cnn.cpp:28) [441]  (1.73 ns)

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 0ns
The critical path consists of the following:

 <State 16>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('flat_array_0_V_addr', cnn_ap_type/cnn.cpp:52) [454]  (0 ns)
	'store' operation ('store_ln52', cnn_ap_type/cnn.cpp:52) of constant 0 on array 'flat_array[0].V', cnn_ap_type/cnn.cpp:52 [455]  (2.32 ns)

 <State 17>: 0ns
The critical path consists of the following:

 <State 18>: 0ns
The critical path consists of the following:

 <State 19>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('dense_2_out_V_addr', cnn_ap_type/cnn.cpp:62) [508]  (0 ns)
	'store' operation ('store_ln62', cnn_ap_type/cnn.cpp:62) of constant 0 on array 'dense_2_out.V', cnn_ap_type/cnn.cpp:62 [509]  (2.32 ns)

 <State 20>: 0.702ns
The critical path consists of the following:
	'call' operation ('call_ret', cnn_ap_type/cnn.cpp:58) to 'dense_1' [457]  (0.702 ns)

 <State 21>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('prediction_V_addr', cnn_ap_type/cnn.cpp:66) [511]  (0 ns)
	'store' operation ('store_ln66', cnn_ap_type/cnn.cpp:66) of constant 0 on array 'prediction.V', cnn_ap_type/cnn.cpp:66 [512]  (2.32 ns)

 <State 22>: 0ns
The critical path consists of the following:

 <State 23>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', cnn_ap_type/cnn.cpp:69) [516]  (1.77 ns)

 <State 24>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', cnn_ap_type/cnn.cpp:69) [516]  (0 ns)
	'getelementptr' operation ('prediction_V_addr_1', cnn_ap_type/cnn.cpp:70) [523]  (0 ns)
	'load' operation ('tmp.V', cnn_ap_type/cnn.cpp:70) on array 'prediction.V', cnn_ap_type/cnn.cpp:66 [524]  (2.32 ns)

 <State 25>: 16.8ns
The critical path consists of the following:
	'load' operation ('tmp.V', cnn_ap_type/cnn.cpp:70) on array 'prediction.V', cnn_ap_type/cnn.cpp:66 [524]  (2.32 ns)
	'sub' operation ('tmp.V', cnn_ap_type/cnn.cpp:70) [527]  (1.81 ns)
	'select' operation ('tmp.V', cnn_ap_type/cnn.cpp:70) [528]  (0.702 ns)
	'cttz' operation ('l', cnn_ap_type/cnn.cpp:70) [531]  (3.4 ns)
	'sub' operation ('sub_ln944', cnn_ap_type/cnn.cpp:70) [532]  (2.55 ns)
	'add' operation ('lsb_index', cnn_ap_type/cnn.cpp:70) [534]  (2.55 ns)
	'icmp' operation ('icmp_ln947', cnn_ap_type/cnn.cpp:70) [536]  (2.47 ns)
	'and' operation ('a', cnn_ap_type/cnn.cpp:70) [543]  (0 ns)
	'or' operation ('or_ln949', cnn_ap_type/cnn.cpp:70) [549]  (0 ns)
	blocking operation 0.978 ns on control path)

 <State 26>: 14.9ns
The critical path consists of the following:
	'add' operation ('add_ln958', cnn_ap_type/cnn.cpp:70) [553]  (2.55 ns)
	'lshr' operation ('lshr_ln958', cnn_ap_type/cnn.cpp:70) [554]  (0 ns)
	'select' operation ('m', cnn_ap_type/cnn.cpp:70) [557]  (0 ns)
	'add' operation ('m', cnn_ap_type/cnn.cpp:70) [558]  (4.42 ns)
	'select' operation ('select_ln964', cnn_ap_type/cnn.cpp:70) [562]  (1.25 ns)
	'add' operation ('add_ln964', cnn_ap_type/cnn.cpp:70) [565]  (3.67 ns)
	'select' operation ('select_ln935', cnn_ap_type/cnn.cpp:70) [569]  (0.698 ns)
	'store' operation ('store_ln70', cnn_ap_type/cnn.cpp:70) of variable 'select_ln935', cnn_ap_type/cnn.cpp:70 on array 'prediction_output' [571]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
