
MPU6050_DRIVER.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004728  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000048  080048b0  080048b0  000148b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080048f8  080048f8  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  080048f8  080048f8  000148f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004900  08004900  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004900  08004900  00014900  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004904  08004904  00014904  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08004908  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020070  2**0
                  CONTENTS
 10 .bss          000001c0  20000070  20000070  00020070  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000230  20000230  00020070  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY
 14 .debug_info   000076e1  00000000  00000000  000200e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00001636  00000000  00000000  000277c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000748  00000000  00000000  00028e00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000587  00000000  00000000  00029548  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00020611  00000000  00000000  00029acf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0000a498  00000000  00000000  0004a0e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000c2a43  00000000  00000000  00054578  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  000022a8  00000000  00000000  00116fbc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006a  00000000  00000000  00119264  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000070 	.word	0x20000070
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08004898 	.word	0x08004898

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000074 	.word	0x20000074
 80001c4:	08004898 	.word	0x08004898

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__gedf2>:
 8000964:	f04f 3cff 	mov.w	ip, #4294967295
 8000968:	e006      	b.n	8000978 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__ledf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	e002      	b.n	8000978 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__cmpdf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	f84d cd04 	str.w	ip, [sp, #-4]!
 800097c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000980:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800098e:	d01b      	beq.n	80009c8 <__cmpdf2+0x54>
 8000990:	b001      	add	sp, #4
 8000992:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000996:	bf0c      	ite	eq
 8000998:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800099c:	ea91 0f03 	teqne	r1, r3
 80009a0:	bf02      	ittt	eq
 80009a2:	ea90 0f02 	teqeq	r0, r2
 80009a6:	2000      	moveq	r0, #0
 80009a8:	4770      	bxeq	lr
 80009aa:	f110 0f00 	cmn.w	r0, #0
 80009ae:	ea91 0f03 	teq	r1, r3
 80009b2:	bf58      	it	pl
 80009b4:	4299      	cmppl	r1, r3
 80009b6:	bf08      	it	eq
 80009b8:	4290      	cmpeq	r0, r2
 80009ba:	bf2c      	ite	cs
 80009bc:	17d8      	asrcs	r0, r3, #31
 80009be:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009c2:	f040 0001 	orr.w	r0, r0, #1
 80009c6:	4770      	bx	lr
 80009c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d0:	d102      	bne.n	80009d8 <__cmpdf2+0x64>
 80009d2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009d6:	d107      	bne.n	80009e8 <__cmpdf2+0x74>
 80009d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d1d6      	bne.n	8000990 <__cmpdf2+0x1c>
 80009e2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009e6:	d0d3      	beq.n	8000990 <__cmpdf2+0x1c>
 80009e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop

080009f0 <__aeabi_cdrcmple>:
 80009f0:	4684      	mov	ip, r0
 80009f2:	4610      	mov	r0, r2
 80009f4:	4662      	mov	r2, ip
 80009f6:	468c      	mov	ip, r1
 80009f8:	4619      	mov	r1, r3
 80009fa:	4663      	mov	r3, ip
 80009fc:	e000      	b.n	8000a00 <__aeabi_cdcmpeq>
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdcmpeq>:
 8000a00:	b501      	push	{r0, lr}
 8000a02:	f7ff ffb7 	bl	8000974 <__cmpdf2>
 8000a06:	2800      	cmp	r0, #0
 8000a08:	bf48      	it	mi
 8000a0a:	f110 0f00 	cmnmi.w	r0, #0
 8000a0e:	bd01      	pop	{r0, pc}

08000a10 <__aeabi_dcmpeq>:
 8000a10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a14:	f7ff fff4 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a18:	bf0c      	ite	eq
 8000a1a:	2001      	moveq	r0, #1
 8000a1c:	2000      	movne	r0, #0
 8000a1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a22:	bf00      	nop

08000a24 <__aeabi_dcmplt>:
 8000a24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a28:	f7ff ffea 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a2c:	bf34      	ite	cc
 8000a2e:	2001      	movcc	r0, #1
 8000a30:	2000      	movcs	r0, #0
 8000a32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a36:	bf00      	nop

08000a38 <__aeabi_dcmple>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff ffe0 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a40:	bf94      	ite	ls
 8000a42:	2001      	movls	r0, #1
 8000a44:	2000      	movhi	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmpge>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffce 	bl	80009f0 <__aeabi_cdrcmple>
 8000a54:	bf94      	ite	ls
 8000a56:	2001      	movls	r0, #1
 8000a58:	2000      	movhi	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmpgt>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffc4 	bl	80009f0 <__aeabi_cdrcmple>
 8000a68:	bf34      	ite	cc
 8000a6a:	2001      	movcc	r0, #1
 8000a6c:	2000      	movcs	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmpun>:
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	d102      	bne.n	8000a84 <__aeabi_dcmpun+0x10>
 8000a7e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a82:	d10a      	bne.n	8000a9a <__aeabi_dcmpun+0x26>
 8000a84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x20>
 8000a8e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a92:	d102      	bne.n	8000a9a <__aeabi_dcmpun+0x26>
 8000a94:	f04f 0000 	mov.w	r0, #0
 8000a98:	4770      	bx	lr
 8000a9a:	f04f 0001 	mov.w	r0, #1
 8000a9e:	4770      	bx	lr

08000aa0 <__aeabi_uldivmod>:
 8000aa0:	b953      	cbnz	r3, 8000ab8 <__aeabi_uldivmod+0x18>
 8000aa2:	b94a      	cbnz	r2, 8000ab8 <__aeabi_uldivmod+0x18>
 8000aa4:	2900      	cmp	r1, #0
 8000aa6:	bf08      	it	eq
 8000aa8:	2800      	cmpeq	r0, #0
 8000aaa:	bf1c      	itt	ne
 8000aac:	f04f 31ff 	movne.w	r1, #4294967295
 8000ab0:	f04f 30ff 	movne.w	r0, #4294967295
 8000ab4:	f000 b970 	b.w	8000d98 <__aeabi_idiv0>
 8000ab8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000abc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ac0:	f000 f806 	bl	8000ad0 <__udivmoddi4>
 8000ac4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ac8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000acc:	b004      	add	sp, #16
 8000ace:	4770      	bx	lr

08000ad0 <__udivmoddi4>:
 8000ad0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ad4:	9e08      	ldr	r6, [sp, #32]
 8000ad6:	460d      	mov	r5, r1
 8000ad8:	4604      	mov	r4, r0
 8000ada:	460f      	mov	r7, r1
 8000adc:	2b00      	cmp	r3, #0
 8000ade:	d14a      	bne.n	8000b76 <__udivmoddi4+0xa6>
 8000ae0:	428a      	cmp	r2, r1
 8000ae2:	4694      	mov	ip, r2
 8000ae4:	d965      	bls.n	8000bb2 <__udivmoddi4+0xe2>
 8000ae6:	fab2 f382 	clz	r3, r2
 8000aea:	b143      	cbz	r3, 8000afe <__udivmoddi4+0x2e>
 8000aec:	fa02 fc03 	lsl.w	ip, r2, r3
 8000af0:	f1c3 0220 	rsb	r2, r3, #32
 8000af4:	409f      	lsls	r7, r3
 8000af6:	fa20 f202 	lsr.w	r2, r0, r2
 8000afa:	4317      	orrs	r7, r2
 8000afc:	409c      	lsls	r4, r3
 8000afe:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000b02:	fa1f f58c 	uxth.w	r5, ip
 8000b06:	fbb7 f1fe 	udiv	r1, r7, lr
 8000b0a:	0c22      	lsrs	r2, r4, #16
 8000b0c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000b10:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000b14:	fb01 f005 	mul.w	r0, r1, r5
 8000b18:	4290      	cmp	r0, r2
 8000b1a:	d90a      	bls.n	8000b32 <__udivmoddi4+0x62>
 8000b1c:	eb1c 0202 	adds.w	r2, ip, r2
 8000b20:	f101 37ff 	add.w	r7, r1, #4294967295
 8000b24:	f080 811c 	bcs.w	8000d60 <__udivmoddi4+0x290>
 8000b28:	4290      	cmp	r0, r2
 8000b2a:	f240 8119 	bls.w	8000d60 <__udivmoddi4+0x290>
 8000b2e:	3902      	subs	r1, #2
 8000b30:	4462      	add	r2, ip
 8000b32:	1a12      	subs	r2, r2, r0
 8000b34:	b2a4      	uxth	r4, r4
 8000b36:	fbb2 f0fe 	udiv	r0, r2, lr
 8000b3a:	fb0e 2210 	mls	r2, lr, r0, r2
 8000b3e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000b42:	fb00 f505 	mul.w	r5, r0, r5
 8000b46:	42a5      	cmp	r5, r4
 8000b48:	d90a      	bls.n	8000b60 <__udivmoddi4+0x90>
 8000b4a:	eb1c 0404 	adds.w	r4, ip, r4
 8000b4e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000b52:	f080 8107 	bcs.w	8000d64 <__udivmoddi4+0x294>
 8000b56:	42a5      	cmp	r5, r4
 8000b58:	f240 8104 	bls.w	8000d64 <__udivmoddi4+0x294>
 8000b5c:	4464      	add	r4, ip
 8000b5e:	3802      	subs	r0, #2
 8000b60:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000b64:	1b64      	subs	r4, r4, r5
 8000b66:	2100      	movs	r1, #0
 8000b68:	b11e      	cbz	r6, 8000b72 <__udivmoddi4+0xa2>
 8000b6a:	40dc      	lsrs	r4, r3
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	e9c6 4300 	strd	r4, r3, [r6]
 8000b72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b76:	428b      	cmp	r3, r1
 8000b78:	d908      	bls.n	8000b8c <__udivmoddi4+0xbc>
 8000b7a:	2e00      	cmp	r6, #0
 8000b7c:	f000 80ed 	beq.w	8000d5a <__udivmoddi4+0x28a>
 8000b80:	2100      	movs	r1, #0
 8000b82:	e9c6 0500 	strd	r0, r5, [r6]
 8000b86:	4608      	mov	r0, r1
 8000b88:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b8c:	fab3 f183 	clz	r1, r3
 8000b90:	2900      	cmp	r1, #0
 8000b92:	d149      	bne.n	8000c28 <__udivmoddi4+0x158>
 8000b94:	42ab      	cmp	r3, r5
 8000b96:	d302      	bcc.n	8000b9e <__udivmoddi4+0xce>
 8000b98:	4282      	cmp	r2, r0
 8000b9a:	f200 80f8 	bhi.w	8000d8e <__udivmoddi4+0x2be>
 8000b9e:	1a84      	subs	r4, r0, r2
 8000ba0:	eb65 0203 	sbc.w	r2, r5, r3
 8000ba4:	2001      	movs	r0, #1
 8000ba6:	4617      	mov	r7, r2
 8000ba8:	2e00      	cmp	r6, #0
 8000baa:	d0e2      	beq.n	8000b72 <__udivmoddi4+0xa2>
 8000bac:	e9c6 4700 	strd	r4, r7, [r6]
 8000bb0:	e7df      	b.n	8000b72 <__udivmoddi4+0xa2>
 8000bb2:	b902      	cbnz	r2, 8000bb6 <__udivmoddi4+0xe6>
 8000bb4:	deff      	udf	#255	; 0xff
 8000bb6:	fab2 f382 	clz	r3, r2
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	f040 8090 	bne.w	8000ce0 <__udivmoddi4+0x210>
 8000bc0:	1a8a      	subs	r2, r1, r2
 8000bc2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000bc6:	fa1f fe8c 	uxth.w	lr, ip
 8000bca:	2101      	movs	r1, #1
 8000bcc:	fbb2 f5f7 	udiv	r5, r2, r7
 8000bd0:	fb07 2015 	mls	r0, r7, r5, r2
 8000bd4:	0c22      	lsrs	r2, r4, #16
 8000bd6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000bda:	fb0e f005 	mul.w	r0, lr, r5
 8000bde:	4290      	cmp	r0, r2
 8000be0:	d908      	bls.n	8000bf4 <__udivmoddi4+0x124>
 8000be2:	eb1c 0202 	adds.w	r2, ip, r2
 8000be6:	f105 38ff 	add.w	r8, r5, #4294967295
 8000bea:	d202      	bcs.n	8000bf2 <__udivmoddi4+0x122>
 8000bec:	4290      	cmp	r0, r2
 8000bee:	f200 80cb 	bhi.w	8000d88 <__udivmoddi4+0x2b8>
 8000bf2:	4645      	mov	r5, r8
 8000bf4:	1a12      	subs	r2, r2, r0
 8000bf6:	b2a4      	uxth	r4, r4
 8000bf8:	fbb2 f0f7 	udiv	r0, r2, r7
 8000bfc:	fb07 2210 	mls	r2, r7, r0, r2
 8000c00:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c04:	fb0e fe00 	mul.w	lr, lr, r0
 8000c08:	45a6      	cmp	lr, r4
 8000c0a:	d908      	bls.n	8000c1e <__udivmoddi4+0x14e>
 8000c0c:	eb1c 0404 	adds.w	r4, ip, r4
 8000c10:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c14:	d202      	bcs.n	8000c1c <__udivmoddi4+0x14c>
 8000c16:	45a6      	cmp	lr, r4
 8000c18:	f200 80bb 	bhi.w	8000d92 <__udivmoddi4+0x2c2>
 8000c1c:	4610      	mov	r0, r2
 8000c1e:	eba4 040e 	sub.w	r4, r4, lr
 8000c22:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000c26:	e79f      	b.n	8000b68 <__udivmoddi4+0x98>
 8000c28:	f1c1 0720 	rsb	r7, r1, #32
 8000c2c:	408b      	lsls	r3, r1
 8000c2e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000c32:	ea4c 0c03 	orr.w	ip, ip, r3
 8000c36:	fa05 f401 	lsl.w	r4, r5, r1
 8000c3a:	fa20 f307 	lsr.w	r3, r0, r7
 8000c3e:	40fd      	lsrs	r5, r7
 8000c40:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000c44:	4323      	orrs	r3, r4
 8000c46:	fbb5 f8f9 	udiv	r8, r5, r9
 8000c4a:	fa1f fe8c 	uxth.w	lr, ip
 8000c4e:	fb09 5518 	mls	r5, r9, r8, r5
 8000c52:	0c1c      	lsrs	r4, r3, #16
 8000c54:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000c58:	fb08 f50e 	mul.w	r5, r8, lr
 8000c5c:	42a5      	cmp	r5, r4
 8000c5e:	fa02 f201 	lsl.w	r2, r2, r1
 8000c62:	fa00 f001 	lsl.w	r0, r0, r1
 8000c66:	d90b      	bls.n	8000c80 <__udivmoddi4+0x1b0>
 8000c68:	eb1c 0404 	adds.w	r4, ip, r4
 8000c6c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000c70:	f080 8088 	bcs.w	8000d84 <__udivmoddi4+0x2b4>
 8000c74:	42a5      	cmp	r5, r4
 8000c76:	f240 8085 	bls.w	8000d84 <__udivmoddi4+0x2b4>
 8000c7a:	f1a8 0802 	sub.w	r8, r8, #2
 8000c7e:	4464      	add	r4, ip
 8000c80:	1b64      	subs	r4, r4, r5
 8000c82:	b29d      	uxth	r5, r3
 8000c84:	fbb4 f3f9 	udiv	r3, r4, r9
 8000c88:	fb09 4413 	mls	r4, r9, r3, r4
 8000c8c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000c90:	fb03 fe0e 	mul.w	lr, r3, lr
 8000c94:	45a6      	cmp	lr, r4
 8000c96:	d908      	bls.n	8000caa <__udivmoddi4+0x1da>
 8000c98:	eb1c 0404 	adds.w	r4, ip, r4
 8000c9c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000ca0:	d26c      	bcs.n	8000d7c <__udivmoddi4+0x2ac>
 8000ca2:	45a6      	cmp	lr, r4
 8000ca4:	d96a      	bls.n	8000d7c <__udivmoddi4+0x2ac>
 8000ca6:	3b02      	subs	r3, #2
 8000ca8:	4464      	add	r4, ip
 8000caa:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cae:	fba3 9502 	umull	r9, r5, r3, r2
 8000cb2:	eba4 040e 	sub.w	r4, r4, lr
 8000cb6:	42ac      	cmp	r4, r5
 8000cb8:	46c8      	mov	r8, r9
 8000cba:	46ae      	mov	lr, r5
 8000cbc:	d356      	bcc.n	8000d6c <__udivmoddi4+0x29c>
 8000cbe:	d053      	beq.n	8000d68 <__udivmoddi4+0x298>
 8000cc0:	b156      	cbz	r6, 8000cd8 <__udivmoddi4+0x208>
 8000cc2:	ebb0 0208 	subs.w	r2, r0, r8
 8000cc6:	eb64 040e 	sbc.w	r4, r4, lr
 8000cca:	fa04 f707 	lsl.w	r7, r4, r7
 8000cce:	40ca      	lsrs	r2, r1
 8000cd0:	40cc      	lsrs	r4, r1
 8000cd2:	4317      	orrs	r7, r2
 8000cd4:	e9c6 7400 	strd	r7, r4, [r6]
 8000cd8:	4618      	mov	r0, r3
 8000cda:	2100      	movs	r1, #0
 8000cdc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ce0:	f1c3 0120 	rsb	r1, r3, #32
 8000ce4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ce8:	fa20 f201 	lsr.w	r2, r0, r1
 8000cec:	fa25 f101 	lsr.w	r1, r5, r1
 8000cf0:	409d      	lsls	r5, r3
 8000cf2:	432a      	orrs	r2, r5
 8000cf4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cf8:	fa1f fe8c 	uxth.w	lr, ip
 8000cfc:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d00:	fb07 1510 	mls	r5, r7, r0, r1
 8000d04:	0c11      	lsrs	r1, r2, #16
 8000d06:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000d0a:	fb00 f50e 	mul.w	r5, r0, lr
 8000d0e:	428d      	cmp	r5, r1
 8000d10:	fa04 f403 	lsl.w	r4, r4, r3
 8000d14:	d908      	bls.n	8000d28 <__udivmoddi4+0x258>
 8000d16:	eb1c 0101 	adds.w	r1, ip, r1
 8000d1a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000d1e:	d22f      	bcs.n	8000d80 <__udivmoddi4+0x2b0>
 8000d20:	428d      	cmp	r5, r1
 8000d22:	d92d      	bls.n	8000d80 <__udivmoddi4+0x2b0>
 8000d24:	3802      	subs	r0, #2
 8000d26:	4461      	add	r1, ip
 8000d28:	1b49      	subs	r1, r1, r5
 8000d2a:	b292      	uxth	r2, r2
 8000d2c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000d30:	fb07 1115 	mls	r1, r7, r5, r1
 8000d34:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000d38:	fb05 f10e 	mul.w	r1, r5, lr
 8000d3c:	4291      	cmp	r1, r2
 8000d3e:	d908      	bls.n	8000d52 <__udivmoddi4+0x282>
 8000d40:	eb1c 0202 	adds.w	r2, ip, r2
 8000d44:	f105 38ff 	add.w	r8, r5, #4294967295
 8000d48:	d216      	bcs.n	8000d78 <__udivmoddi4+0x2a8>
 8000d4a:	4291      	cmp	r1, r2
 8000d4c:	d914      	bls.n	8000d78 <__udivmoddi4+0x2a8>
 8000d4e:	3d02      	subs	r5, #2
 8000d50:	4462      	add	r2, ip
 8000d52:	1a52      	subs	r2, r2, r1
 8000d54:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000d58:	e738      	b.n	8000bcc <__udivmoddi4+0xfc>
 8000d5a:	4631      	mov	r1, r6
 8000d5c:	4630      	mov	r0, r6
 8000d5e:	e708      	b.n	8000b72 <__udivmoddi4+0xa2>
 8000d60:	4639      	mov	r1, r7
 8000d62:	e6e6      	b.n	8000b32 <__udivmoddi4+0x62>
 8000d64:	4610      	mov	r0, r2
 8000d66:	e6fb      	b.n	8000b60 <__udivmoddi4+0x90>
 8000d68:	4548      	cmp	r0, r9
 8000d6a:	d2a9      	bcs.n	8000cc0 <__udivmoddi4+0x1f0>
 8000d6c:	ebb9 0802 	subs.w	r8, r9, r2
 8000d70:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000d74:	3b01      	subs	r3, #1
 8000d76:	e7a3      	b.n	8000cc0 <__udivmoddi4+0x1f0>
 8000d78:	4645      	mov	r5, r8
 8000d7a:	e7ea      	b.n	8000d52 <__udivmoddi4+0x282>
 8000d7c:	462b      	mov	r3, r5
 8000d7e:	e794      	b.n	8000caa <__udivmoddi4+0x1da>
 8000d80:	4640      	mov	r0, r8
 8000d82:	e7d1      	b.n	8000d28 <__udivmoddi4+0x258>
 8000d84:	46d0      	mov	r8, sl
 8000d86:	e77b      	b.n	8000c80 <__udivmoddi4+0x1b0>
 8000d88:	3d02      	subs	r5, #2
 8000d8a:	4462      	add	r2, ip
 8000d8c:	e732      	b.n	8000bf4 <__udivmoddi4+0x124>
 8000d8e:	4608      	mov	r0, r1
 8000d90:	e70a      	b.n	8000ba8 <__udivmoddi4+0xd8>
 8000d92:	4464      	add	r4, ip
 8000d94:	3802      	subs	r0, #2
 8000d96:	e742      	b.n	8000c1e <__udivmoddi4+0x14e>

08000d98 <__aeabi_idiv0>:
 8000d98:	4770      	bx	lr
 8000d9a:	bf00      	nop

08000d9c <MPU6050_Init>:
 * @param Typedef structure that holds i2c handle, gyro and accelerometer and temperature data
 * @param Related I2C Handle
 * @retval Returns the number of errors during initialization
 * */
uint8_t MPU6050_Init(MPU6050 *dev, I2C_HandleTypeDef *hi2c)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	b084      	sub	sp, #16
 8000da0:	af00      	add	r7, sp, #0
 8000da2:	6078      	str	r0, [r7, #4]
 8000da4:	6039      	str	r1, [r7, #0]
	dev->i2cHandle = hi2c;
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	683a      	ldr	r2, [r7, #0]
 8000daa:	601a      	str	r2, [r3, #0]

	dev->accel_x = 0;
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	2200      	movs	r2, #0
 8000db0:	809a      	strh	r2, [r3, #4]
	dev->accel_y = 0;
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	2200      	movs	r2, #0
 8000db6:	80da      	strh	r2, [r3, #6]
	dev->accel_z = 0;
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	2200      	movs	r2, #0
 8000dbc:	811a      	strh	r2, [r3, #8]
	dev->gyro_x  = 0;
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	815a      	strh	r2, [r3, #10]
	dev->gyro_y  = 0;
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	819a      	strh	r2, [r3, #12]
	dev->gyro_z  = 0;
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	2200      	movs	r2, #0
 8000dce:	81da      	strh	r2, [r3, #14]

	uint8_t errorNumber = 0;
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	73fb      	strb	r3, [r7, #15]
	uint8_t regData = 0x00;
 8000dd4:	2300      	movs	r3, #0
 8000dd6:	737b      	strb	r3, [r7, #13]
	HAL_StatusTypeDef status;

	/* Perform Reset Sequence (Page 41) */
	status = MPU6050_ReadRegister(dev, MPU6050_PWR_MGMT_1, &regData);
 8000dd8:	f107 030d 	add.w	r3, r7, #13
 8000ddc:	461a      	mov	r2, r3
 8000dde:	216b      	movs	r1, #107	; 0x6b
 8000de0:	6878      	ldr	r0, [r7, #4]
 8000de2:	f000 fcab 	bl	800173c <MPU6050_ReadRegister>
 8000de6:	4603      	mov	r3, r0
 8000de8:	73bb      	strb	r3, [r7, #14]
	regData &= ~(1 << MPU6050_DEVICE_RESET);
 8000dea:	7b7b      	ldrb	r3, [r7, #13]
 8000dec:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000df0:	b2db      	uxtb	r3, r3
 8000df2:	737b      	strb	r3, [r7, #13]
	status = MPU6050_WriteRegister(dev, MPU6050_PWR_MGMT_1, &regData);
 8000df4:	f107 030d 	add.w	r3, r7, #13
 8000df8:	461a      	mov	r2, r3
 8000dfa:	216b      	movs	r1, #107	; 0x6b
 8000dfc:	6878      	ldr	r0, [r7, #4]
 8000dfe:	f000 fcd7 	bl	80017b0 <MPU6050_WriteRegister>
 8000e02:	4603      	mov	r3, r0
 8000e04:	73bb      	strb	r3, [r7, #14]
	HAL_Delay(100);
 8000e06:	2064      	movs	r0, #100	; 0x64
 8000e08:	f000 ff32 	bl	8001c70 <HAL_Delay>
	errorNumber += (status != HAL_OK);
 8000e0c:	7bbb      	ldrb	r3, [r7, #14]
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	bf14      	ite	ne
 8000e12:	2301      	movne	r3, #1
 8000e14:	2300      	moveq	r3, #0
 8000e16:	b2db      	uxtb	r3, r3
 8000e18:	461a      	mov	r2, r3
 8000e1a:	7bfb      	ldrb	r3, [r7, #15]
 8000e1c:	4413      	add	r3, r2
 8000e1e:	73fb      	strb	r3, [r7, #15]


	status = MPU6050_ReadRegister(dev, MPU6050_SIGNAL_PATH_RESET, &regData);
 8000e20:	f107 030d 	add.w	r3, r7, #13
 8000e24:	461a      	mov	r2, r3
 8000e26:	2168      	movs	r1, #104	; 0x68
 8000e28:	6878      	ldr	r0, [r7, #4]
 8000e2a:	f000 fc87 	bl	800173c <MPU6050_ReadRegister>
 8000e2e:	4603      	mov	r3, r0
 8000e30:	73bb      	strb	r3, [r7, #14]
	regData &= ~(7 << 0);	// GYRO_RESET = ACCEL_RESET = TEMP_RESET = Bit 2:0
 8000e32:	7b7b      	ldrb	r3, [r7, #13]
 8000e34:	f023 0307 	bic.w	r3, r3, #7
 8000e38:	b2db      	uxtb	r3, r3
 8000e3a:	737b      	strb	r3, [r7, #13]
	status = MPU6050_WriteRegister(dev, MPU6050_SIGNAL_PATH_RESET, &regData);
 8000e3c:	f107 030d 	add.w	r3, r7, #13
 8000e40:	461a      	mov	r2, r3
 8000e42:	2168      	movs	r1, #104	; 0x68
 8000e44:	6878      	ldr	r0, [r7, #4]
 8000e46:	f000 fcb3 	bl	80017b0 <MPU6050_WriteRegister>
 8000e4a:	4603      	mov	r3, r0
 8000e4c:	73bb      	strb	r3, [r7, #14]
	HAL_Delay(100);
 8000e4e:	2064      	movs	r0, #100	; 0x64
 8000e50:	f000 ff0e 	bl	8001c70 <HAL_Delay>
	errorNumber += (status != HAL_OK);
 8000e54:	7bbb      	ldrb	r3, [r7, #14]
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	bf14      	ite	ne
 8000e5a:	2301      	movne	r3, #1
 8000e5c:	2300      	moveq	r3, #0
 8000e5e:	b2db      	uxtb	r3, r3
 8000e60:	461a      	mov	r2, r3
 8000e62:	7bfb      	ldrb	r3, [r7, #15]
 8000e64:	4413      	add	r3, r2
 8000e66:	73fb      	strb	r3, [r7, #15]

	regData |= (1 << MPU6050_CLK_PLL_XGYRO);	// Recommended Clock Source
 8000e68:	7b7b      	ldrb	r3, [r7, #13]
 8000e6a:	f043 0302 	orr.w	r3, r3, #2
 8000e6e:	b2db      	uxtb	r3, r3
 8000e70:	737b      	strb	r3, [r7, #13]
	regData &= ~(1 << MPU6050_SLEEP_ENABLE);	// Disable Sleep Enabled
 8000e72:	7b7b      	ldrb	r3, [r7, #13]
 8000e74:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000e78:	b2db      	uxtb	r3, r3
 8000e7a:	737b      	strb	r3, [r7, #13]
	regData &= ~(1 << MPU6050_TEMP_DISABLE);	// Temperature Reading Enabled
 8000e7c:	7b7b      	ldrb	r3, [r7, #13]
 8000e7e:	f023 0308 	bic.w	r3, r3, #8
 8000e82:	b2db      	uxtb	r3, r3
 8000e84:	737b      	strb	r3, [r7, #13]

	status = MPU6050_WriteRegister(dev, MPU6050_PWR_MGMT_1, &regData);
 8000e86:	f107 030d 	add.w	r3, r7, #13
 8000e8a:	461a      	mov	r2, r3
 8000e8c:	216b      	movs	r1, #107	; 0x6b
 8000e8e:	6878      	ldr	r0, [r7, #4]
 8000e90:	f000 fc8e 	bl	80017b0 <MPU6050_WriteRegister>
 8000e94:	4603      	mov	r3, r0
 8000e96:	73bb      	strb	r3, [r7, #14]
	errorNumber += (status != HAL_OK);
 8000e98:	7bbb      	ldrb	r3, [r7, #14]
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	bf14      	ite	ne
 8000e9e:	2301      	movne	r3, #1
 8000ea0:	2300      	moveq	r3, #0
 8000ea2:	b2db      	uxtb	r3, r3
 8000ea4:	461a      	mov	r2, r3
 8000ea6:	7bfb      	ldrb	r3, [r7, #15]
 8000ea8:	4413      	add	r3, r2
 8000eaa:	73fb      	strb	r3, [r7, #15]

	/* Gyroscope Settings (Page 14) */
	status = MPU6050_ReadRegister(dev, MPU6050_GYRO_CONFIG, &regData);
 8000eac:	f107 030d 	add.w	r3, r7, #13
 8000eb0:	461a      	mov	r2, r3
 8000eb2:	211b      	movs	r1, #27
 8000eb4:	6878      	ldr	r0, [r7, #4]
 8000eb6:	f000 fc41 	bl	800173c <MPU6050_ReadRegister>
 8000eba:	4603      	mov	r3, r0
 8000ebc:	73bb      	strb	r3, [r7, #14]
	errorNumber += (status != HAL_OK);
 8000ebe:	7bbb      	ldrb	r3, [r7, #14]
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	bf14      	ite	ne
 8000ec4:	2301      	movne	r3, #1
 8000ec6:	2300      	moveq	r3, #0
 8000ec8:	b2db      	uxtb	r3, r3
 8000eca:	461a      	mov	r2, r3
 8000ecc:	7bfb      	ldrb	r3, [r7, #15]
 8000ece:	4413      	add	r3, r2
 8000ed0:	73fb      	strb	r3, [r7, #15]

	regData |= (MPU6050_GYRO_FS_250 << 3);
 8000ed2:	7b7b      	ldrb	r3, [r7, #13]
 8000ed4:	737b      	strb	r3, [r7, #13]
	status = MPU6050_WriteRegister(dev, MPU6050_GYRO_CONFIG, &regData);
 8000ed6:	f107 030d 	add.w	r3, r7, #13
 8000eda:	461a      	mov	r2, r3
 8000edc:	211b      	movs	r1, #27
 8000ede:	6878      	ldr	r0, [r7, #4]
 8000ee0:	f000 fc66 	bl	80017b0 <MPU6050_WriteRegister>
 8000ee4:	4603      	mov	r3, r0
 8000ee6:	73bb      	strb	r3, [r7, #14]
	errorNumber += (status != HAL_OK);
 8000ee8:	7bbb      	ldrb	r3, [r7, #14]
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	bf14      	ite	ne
 8000eee:	2301      	movne	r3, #1
 8000ef0:	2300      	moveq	r3, #0
 8000ef2:	b2db      	uxtb	r3, r3
 8000ef4:	461a      	mov	r2, r3
 8000ef6:	7bfb      	ldrb	r3, [r7, #15]
 8000ef8:	4413      	add	r3, r2
 8000efa:	73fb      	strb	r3, [r7, #15]

	/* Accelerometer Settings (Page 15) */
	status = MPU6050_ReadRegister(dev, MPU6050_ACCEL_CONFIG, &regData);
 8000efc:	f107 030d 	add.w	r3, r7, #13
 8000f00:	461a      	mov	r2, r3
 8000f02:	211c      	movs	r1, #28
 8000f04:	6878      	ldr	r0, [r7, #4]
 8000f06:	f000 fc19 	bl	800173c <MPU6050_ReadRegister>
 8000f0a:	4603      	mov	r3, r0
 8000f0c:	73bb      	strb	r3, [r7, #14]
	errorNumber += (status != HAL_OK);
 8000f0e:	7bbb      	ldrb	r3, [r7, #14]
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	bf14      	ite	ne
 8000f14:	2301      	movne	r3, #1
 8000f16:	2300      	moveq	r3, #0
 8000f18:	b2db      	uxtb	r3, r3
 8000f1a:	461a      	mov	r2, r3
 8000f1c:	7bfb      	ldrb	r3, [r7, #15]
 8000f1e:	4413      	add	r3, r2
 8000f20:	73fb      	strb	r3, [r7, #15]

	regData |= (MPU6050_ACCEL_FS_2 << 3);
 8000f22:	7b7b      	ldrb	r3, [r7, #13]
 8000f24:	737b      	strb	r3, [r7, #13]
	status = MPU6050_WriteRegister(dev, MPU6050_ACCEL_CONFIG, &regData);
 8000f26:	f107 030d 	add.w	r3, r7, #13
 8000f2a:	461a      	mov	r2, r3
 8000f2c:	211c      	movs	r1, #28
 8000f2e:	6878      	ldr	r0, [r7, #4]
 8000f30:	f000 fc3e 	bl	80017b0 <MPU6050_WriteRegister>
 8000f34:	4603      	mov	r3, r0
 8000f36:	73bb      	strb	r3, [r7, #14]
	errorNumber += (status != HAL_OK);
 8000f38:	7bbb      	ldrb	r3, [r7, #14]
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	bf14      	ite	ne
 8000f3e:	2301      	movne	r3, #1
 8000f40:	2300      	moveq	r3, #0
 8000f42:	b2db      	uxtb	r3, r3
 8000f44:	461a      	mov	r2, r3
 8000f46:	7bfb      	ldrb	r3, [r7, #15]
 8000f48:	4413      	add	r3, r2
 8000f4a:	73fb      	strb	r3, [r7, #15]


	/* Check if the address is correct */
	MPU6050_ReadRegister(dev, MPU6050_WHO_AM_I, &regData);
 8000f4c:	f107 030d 	add.w	r3, r7, #13
 8000f50:	461a      	mov	r2, r3
 8000f52:	2175      	movs	r1, #117	; 0x75
 8000f54:	6878      	ldr	r0, [r7, #4]
 8000f56:	f000 fbf1 	bl	800173c <MPU6050_ReadRegister>
	if(regData != 0x68)
 8000f5a:	7b7b      	ldrb	r3, [r7, #13]
 8000f5c:	2b68      	cmp	r3, #104	; 0x68
 8000f5e:	d001      	beq.n	8000f64 <MPU6050_Init+0x1c8>
		errorNumber = 255;
 8000f60:	23ff      	movs	r3, #255	; 0xff
 8000f62:	73fb      	strb	r3, [r7, #15]

	return errorNumber;
 8000f64:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f66:	4618      	mov	r0, r3
 8000f68:	3710      	adds	r7, #16
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	bd80      	pop	{r7, pc}

08000f6e <MPU6050_Read_Gyro>:
 * @param  Typedef structure that holds i2c handle, gyro and accelerometer data
 * @param  int16_t type parameters to hold 3 axis gyro data
 * @retval None
 * */
void MPU6050_Read_Gyro(MPU6050 *dev, int16_t *gyro_x, int16_t *gyro_y, int16_t *gyro_z)
{
 8000f6e:	b580      	push	{r7, lr}
 8000f70:	b086      	sub	sp, #24
 8000f72:	af00      	add	r7, sp, #0
 8000f74:	60f8      	str	r0, [r7, #12]
 8000f76:	60b9      	str	r1, [r7, #8]
 8000f78:	607a      	str	r2, [r7, #4]
 8000f7a:	603b      	str	r3, [r7, #0]
	uint8_t regData[6];

	MPU6050_ReadRegisters(dev, MPU6050_GYRO_XOUT_H, regData, 6);
 8000f7c:	f107 0210 	add.w	r2, r7, #16
 8000f80:	2306      	movs	r3, #6
 8000f82:	2143      	movs	r1, #67	; 0x43
 8000f84:	68f8      	ldr	r0, [r7, #12]
 8000f86:	f000 fbf4 	bl	8001772 <MPU6050_ReadRegisters>

	*gyro_x = (((int16_t)regData[0]) << 8) | regData[1];
 8000f8a:	7c3b      	ldrb	r3, [r7, #16]
 8000f8c:	021b      	lsls	r3, r3, #8
 8000f8e:	b21a      	sxth	r2, r3
 8000f90:	7c7b      	ldrb	r3, [r7, #17]
 8000f92:	b21b      	sxth	r3, r3
 8000f94:	4313      	orrs	r3, r2
 8000f96:	b21a      	sxth	r2, r3
 8000f98:	68bb      	ldr	r3, [r7, #8]
 8000f9a:	801a      	strh	r2, [r3, #0]

	*gyro_y = (((int16_t)regData[2]) << 8) | regData[3];
 8000f9c:	7cbb      	ldrb	r3, [r7, #18]
 8000f9e:	021b      	lsls	r3, r3, #8
 8000fa0:	b21a      	sxth	r2, r3
 8000fa2:	7cfb      	ldrb	r3, [r7, #19]
 8000fa4:	b21b      	sxth	r3, r3
 8000fa6:	4313      	orrs	r3, r2
 8000fa8:	b21a      	sxth	r2, r3
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	801a      	strh	r2, [r3, #0]

	*gyro_z = (((int16_t)regData[4]) << 8) | regData[5];
 8000fae:	7d3b      	ldrb	r3, [r7, #20]
 8000fb0:	021b      	lsls	r3, r3, #8
 8000fb2:	b21a      	sxth	r2, r3
 8000fb4:	7d7b      	ldrb	r3, [r7, #21]
 8000fb6:	b21b      	sxth	r3, r3
 8000fb8:	4313      	orrs	r3, r2
 8000fba:	b21a      	sxth	r2, r3
 8000fbc:	683b      	ldr	r3, [r7, #0]
 8000fbe:	801a      	strh	r2, [r3, #0]

	dev->gyro_x = *gyro_x;
 8000fc0:	68bb      	ldr	r3, [r7, #8]
 8000fc2:	f9b3 2000 	ldrsh.w	r2, [r3]
 8000fc6:	68fb      	ldr	r3, [r7, #12]
 8000fc8:	815a      	strh	r2, [r3, #10]
	dev->gyro_y = *gyro_y;
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	f9b3 2000 	ldrsh.w	r2, [r3]
 8000fd0:	68fb      	ldr	r3, [r7, #12]
 8000fd2:	819a      	strh	r2, [r3, #12]
	dev->gyro_z = *gyro_z;
 8000fd4:	683b      	ldr	r3, [r7, #0]
 8000fd6:	f9b3 2000 	ldrsh.w	r2, [r3]
 8000fda:	68fb      	ldr	r3, [r7, #12]
 8000fdc:	81da      	strh	r2, [r3, #14]
}
 8000fde:	bf00      	nop
 8000fe0:	3718      	adds	r7, #24
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	bd80      	pop	{r7, pc}

08000fe6 <MPU6050_Read_Accel>:
 * @param  Typedef structure that holds i2c handle, gyro and accelerometer data
 * @param  int16_t type parameters to hold 3 axis acceloremeter data
 * @retval None
 * */
void MPU6050_Read_Accel(MPU6050 *dev, int16_t *accel_x, int16_t *accel_y, int16_t *accel_z)
{
 8000fe6:	b580      	push	{r7, lr}
 8000fe8:	b086      	sub	sp, #24
 8000fea:	af00      	add	r7, sp, #0
 8000fec:	60f8      	str	r0, [r7, #12]
 8000fee:	60b9      	str	r1, [r7, #8]
 8000ff0:	607a      	str	r2, [r7, #4]
 8000ff2:	603b      	str	r3, [r7, #0]
	uint8_t regData[6];

	MPU6050_ReadRegisters(dev, MPU6050_ACCEL_XOUT_H, regData, 6);
 8000ff4:	f107 0210 	add.w	r2, r7, #16
 8000ff8:	2306      	movs	r3, #6
 8000ffa:	213b      	movs	r1, #59	; 0x3b
 8000ffc:	68f8      	ldr	r0, [r7, #12]
 8000ffe:	f000 fbb8 	bl	8001772 <MPU6050_ReadRegisters>

	*accel_x = (((int16_t)regData[0]) << 8) | regData[1];
 8001002:	7c3b      	ldrb	r3, [r7, #16]
 8001004:	021b      	lsls	r3, r3, #8
 8001006:	b21a      	sxth	r2, r3
 8001008:	7c7b      	ldrb	r3, [r7, #17]
 800100a:	b21b      	sxth	r3, r3
 800100c:	4313      	orrs	r3, r2
 800100e:	b21a      	sxth	r2, r3
 8001010:	68bb      	ldr	r3, [r7, #8]
 8001012:	801a      	strh	r2, [r3, #0]

	*accel_y = (((int16_t)regData[2]) << 8) | regData[3];
 8001014:	7cbb      	ldrb	r3, [r7, #18]
 8001016:	021b      	lsls	r3, r3, #8
 8001018:	b21a      	sxth	r2, r3
 800101a:	7cfb      	ldrb	r3, [r7, #19]
 800101c:	b21b      	sxth	r3, r3
 800101e:	4313      	orrs	r3, r2
 8001020:	b21a      	sxth	r2, r3
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	801a      	strh	r2, [r3, #0]

	*accel_z = (((int16_t)regData[4]) << 8) | regData[5];
 8001026:	7d3b      	ldrb	r3, [r7, #20]
 8001028:	021b      	lsls	r3, r3, #8
 800102a:	b21a      	sxth	r2, r3
 800102c:	7d7b      	ldrb	r3, [r7, #21]
 800102e:	b21b      	sxth	r3, r3
 8001030:	4313      	orrs	r3, r2
 8001032:	b21a      	sxth	r2, r3
 8001034:	683b      	ldr	r3, [r7, #0]
 8001036:	801a      	strh	r2, [r3, #0]

	dev->accel_x = *accel_x;
 8001038:	68bb      	ldr	r3, [r7, #8]
 800103a:	f9b3 2000 	ldrsh.w	r2, [r3]
 800103e:	68fb      	ldr	r3, [r7, #12]
 8001040:	809a      	strh	r2, [r3, #4]
	dev->accel_y = *accel_y;
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001048:	68fb      	ldr	r3, [r7, #12]
 800104a:	80da      	strh	r2, [r3, #6]
	dev->accel_z = *accel_z;
 800104c:	683b      	ldr	r3, [r7, #0]
 800104e:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001052:	68fb      	ldr	r3, [r7, #12]
 8001054:	811a      	strh	r2, [r3, #8]
}
 8001056:	bf00      	nop
 8001058:	3718      	adds	r7, #24
 800105a:	46bd      	mov	sp, r7
 800105c:	bd80      	pop	{r7, pc}
	...

08001060 <MPU6050_Gyro_SelfTest>:
 * @param  Typedef structure that holds i2c handle, gyro and accelerometer data
 * @param  Double type parameters to hold 3 axis Change from Factory Trim of the Self-Test Response(%)
 * @retval returns 1 if self-test is succesfull, else returns -1
 * */
uint8_t MPU6050_Gyro_SelfTest(MPU6050 *dev, double *xG_change, double *yG_change, double *zG_change)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b090      	sub	sp, #64	; 0x40
 8001064:	af00      	add	r7, sp, #0
 8001066:	60f8      	str	r0, [r7, #12]
 8001068:	60b9      	str	r1, [r7, #8]
 800106a:	607a      	str	r2, [r7, #4]
 800106c:	603b      	str	r3, [r7, #0]
	uint8_t regData = 0x00;
 800106e:	2300      	movs	r3, #0
 8001070:	777b      	strb	r3, [r7, #29]
	int16_t X_OUT_ST_EN, Y_OUT_ST_EN, Z_OUT_ST_EN;
	int16_t X_OUT_ST_DIS, Y_OUT_ST_DIS, Z_OUT_ST_DIS;
	int16_t X_STR, Y_STR, Z_STR;

	// Make sure Full Scale Range is +-250 dps & Self Test is enabled
	MPU6050_ReadRegister(dev, MPU6050_GYRO_CONFIG, &regData);
 8001072:	f107 031d 	add.w	r3, r7, #29
 8001076:	461a      	mov	r2, r3
 8001078:	211b      	movs	r1, #27
 800107a:	68f8      	ldr	r0, [r7, #12]
 800107c:	f000 fb5e 	bl	800173c <MPU6050_ReadRegister>
	regData |= (MPU6050_GYRO_FS_250 << 3);
 8001080:	7f7b      	ldrb	r3, [r7, #29]
 8001082:	777b      	strb	r3, [r7, #29]
	regData |= (1 << MPU6050_X_SELFTEST_EN) | (1 << MPU6050_Y_SELFTEST_EN) | (1 << MPU6050_Z_SELFTEST_EN);
 8001084:	7f7b      	ldrb	r3, [r7, #29]
 8001086:	f063 031f 	orn	r3, r3, #31
 800108a:	b2db      	uxtb	r3, r3
 800108c:	777b      	strb	r3, [r7, #29]
	MPU6050_WriteRegister(dev, MPU6050_GYRO_CONFIG, &regData);
 800108e:	f107 031d 	add.w	r3, r7, #29
 8001092:	461a      	mov	r2, r3
 8001094:	211b      	movs	r1, #27
 8001096:	68f8      	ldr	r0, [r7, #12]
 8001098:	f000 fb8a 	bl	80017b0 <MPU6050_WriteRegister>

	// Gyroscope Output with Self-Test Enabled
	MPU6050_Read_Gyro(dev, &X_OUT_ST_EN, &Y_OUT_ST_EN, &Z_OUT_ST_EN);
 800109c:	f107 0316 	add.w	r3, r7, #22
 80010a0:	f107 0218 	add.w	r2, r7, #24
 80010a4:	f107 011a 	add.w	r1, r7, #26
 80010a8:	68f8      	ldr	r0, [r7, #12]
 80010aa:	f7ff ff60 	bl	8000f6e <MPU6050_Read_Gyro>

	/* Read Self-Test Registers */
	MPU6050_ReadRegister(dev, MPU6050_SELF_TEST_X, &regData);
 80010ae:	f107 031d 	add.w	r3, r7, #29
 80010b2:	461a      	mov	r2, r3
 80010b4:	210d      	movs	r1, #13
 80010b6:	68f8      	ldr	r0, [r7, #12]
 80010b8:	f000 fb40 	bl	800173c <MPU6050_ReadRegister>
	XG_TEST = regData & (0x1F);
 80010bc:	7f7b      	ldrb	r3, [r7, #29]
 80010be:	f003 031f 	and.w	r3, r3, #31
 80010c2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	MPU6050_ReadRegister(dev, MPU6050_SELF_TEST_Y, &regData);
 80010c6:	f107 031d 	add.w	r3, r7, #29
 80010ca:	461a      	mov	r2, r3
 80010cc:	210e      	movs	r1, #14
 80010ce:	68f8      	ldr	r0, [r7, #12]
 80010d0:	f000 fb34 	bl	800173c <MPU6050_ReadRegister>
	YG_TEST = regData & (0x1F);
 80010d4:	7f7b      	ldrb	r3, [r7, #29]
 80010d6:	f003 031f 	and.w	r3, r3, #31
 80010da:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	MPU6050_ReadRegister(dev, MPU6050_SELF_TEST_Z, &regData);
 80010de:	f107 031d 	add.w	r3, r7, #29
 80010e2:	461a      	mov	r2, r3
 80010e4:	210f      	movs	r1, #15
 80010e6:	68f8      	ldr	r0, [r7, #12]
 80010e8:	f000 fb28 	bl	800173c <MPU6050_ReadRegister>
	ZG_TEST = regData & (0x1F);
 80010ec:	7f7b      	ldrb	r3, [r7, #29]
 80010ee:	f003 031f 	and.w	r3, r3, #31
 80010f2:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

	// Calculate Gyro_X Factory Trim Value
	if(XG_TEST == 0)
 80010f6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d106      	bne.n	800110c <MPU6050_Gyro_SelfTest+0xac>
		X_FT = 0;
 80010fe:	f04f 0200 	mov.w	r2, #0
 8001102:	f04f 0300 	mov.w	r3, #0
 8001106:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
 800110a:	e018      	b.n	800113e <MPU6050_Gyro_SelfTest+0xde>
	else
		X_FT = 25 * 131 * pow(1.046, XG_TEST - 1);
 800110c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001110:	3b01      	subs	r3, #1
 8001112:	4618      	mov	r0, r3
 8001114:	f7ff f9aa 	bl	800046c <__aeabi_i2d>
 8001118:	4602      	mov	r2, r0
 800111a:	460b      	mov	r3, r1
 800111c:	ec43 2b11 	vmov	d1, r2, r3
 8001120:	ed9f 0b8d 	vldr	d0, [pc, #564]	; 8001358 <MPU6050_Gyro_SelfTest+0x2f8>
 8001124:	f002 fc80 	bl	8003a28 <pow>
 8001128:	ec51 0b10 	vmov	r0, r1, d0
 800112c:	a38e      	add	r3, pc, #568	; (adr r3, 8001368 <MPU6050_Gyro_SelfTest+0x308>)
 800112e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001132:	f7ff fa05 	bl	8000540 <__aeabi_dmul>
 8001136:	4602      	mov	r2, r0
 8001138:	460b      	mov	r3, r1
 800113a:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38

	// Calculate Gyro_Y Factory Trim Value
	if(YG_TEST == 0)
 800113e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001142:	2b00      	cmp	r3, #0
 8001144:	d106      	bne.n	8001154 <MPU6050_Gyro_SelfTest+0xf4>
		Y_FT = 0;
 8001146:	f04f 0200 	mov.w	r2, #0
 800114a:	f04f 0300 	mov.w	r3, #0
 800114e:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
 8001152:	e018      	b.n	8001186 <MPU6050_Gyro_SelfTest+0x126>
	else
		Y_FT = -25 * 131 * pow(1.046, YG_TEST - 1);
 8001154:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001158:	3b01      	subs	r3, #1
 800115a:	4618      	mov	r0, r3
 800115c:	f7ff f986 	bl	800046c <__aeabi_i2d>
 8001160:	4602      	mov	r2, r0
 8001162:	460b      	mov	r3, r1
 8001164:	ec43 2b11 	vmov	d1, r2, r3
 8001168:	ed9f 0b7b 	vldr	d0, [pc, #492]	; 8001358 <MPU6050_Gyro_SelfTest+0x2f8>
 800116c:	f002 fc5c 	bl	8003a28 <pow>
 8001170:	ec51 0b10 	vmov	r0, r1, d0
 8001174:	a37e      	add	r3, pc, #504	; (adr r3, 8001370 <MPU6050_Gyro_SelfTest+0x310>)
 8001176:	e9d3 2300 	ldrd	r2, r3, [r3]
 800117a:	f7ff f9e1 	bl	8000540 <__aeabi_dmul>
 800117e:	4602      	mov	r2, r0
 8001180:	460b      	mov	r3, r1
 8001182:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

	// Calculate Gyro_Z Factory Trim Value
	if(ZG_TEST == 0)
 8001186:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800118a:	2b00      	cmp	r3, #0
 800118c:	d106      	bne.n	800119c <MPU6050_Gyro_SelfTest+0x13c>
		Z_FT = 0;
 800118e:	f04f 0200 	mov.w	r2, #0
 8001192:	f04f 0300 	mov.w	r3, #0
 8001196:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 800119a:	e018      	b.n	80011ce <MPU6050_Gyro_SelfTest+0x16e>
	else
		Z_FT = 25 * 131 * pow(1.046, ZG_TEST - 1);
 800119c:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80011a0:	3b01      	subs	r3, #1
 80011a2:	4618      	mov	r0, r3
 80011a4:	f7ff f962 	bl	800046c <__aeabi_i2d>
 80011a8:	4602      	mov	r2, r0
 80011aa:	460b      	mov	r3, r1
 80011ac:	ec43 2b11 	vmov	d1, r2, r3
 80011b0:	ed9f 0b69 	vldr	d0, [pc, #420]	; 8001358 <MPU6050_Gyro_SelfTest+0x2f8>
 80011b4:	f002 fc38 	bl	8003a28 <pow>
 80011b8:	ec51 0b10 	vmov	r0, r1, d0
 80011bc:	a36a      	add	r3, pc, #424	; (adr r3, 8001368 <MPU6050_Gyro_SelfTest+0x308>)
 80011be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011c2:	f7ff f9bd 	bl	8000540 <__aeabi_dmul>
 80011c6:	4602      	mov	r2, r0
 80011c8:	460b      	mov	r3, r1
 80011ca:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28


	// Disable Self Test
	MPU6050_ReadRegister(dev, MPU6050_GYRO_CONFIG, &regData);
 80011ce:	f107 031d 	add.w	r3, r7, #29
 80011d2:	461a      	mov	r2, r3
 80011d4:	211b      	movs	r1, #27
 80011d6:	68f8      	ldr	r0, [r7, #12]
 80011d8:	f000 fab0 	bl	800173c <MPU6050_ReadRegister>
	regData &= ~((1 << MPU6050_X_SELFTEST_EN) | (1 << MPU6050_Y_SELFTEST_EN) | (1 << MPU6050_Z_SELFTEST_EN));
 80011dc:	7f7b      	ldrb	r3, [r7, #29]
 80011de:	f003 031f 	and.w	r3, r3, #31
 80011e2:	b2db      	uxtb	r3, r3
 80011e4:	777b      	strb	r3, [r7, #29]
	MPU6050_WriteRegister(dev, MPU6050_GYRO_CONFIG, &regData);
 80011e6:	f107 031d 	add.w	r3, r7, #29
 80011ea:	461a      	mov	r2, r3
 80011ec:	211b      	movs	r1, #27
 80011ee:	68f8      	ldr	r0, [r7, #12]
 80011f0:	f000 fade 	bl	80017b0 <MPU6050_WriteRegister>

	// Gyroscope Output with Self-Test Disabled
	MPU6050_Read_Gyro(dev, &X_OUT_ST_DIS, &Y_OUT_ST_DIS, &Z_OUT_ST_DIS);
 80011f4:	f107 0310 	add.w	r3, r7, #16
 80011f8:	f107 0212 	add.w	r2, r7, #18
 80011fc:	f107 0114 	add.w	r1, r7, #20
 8001200:	68f8      	ldr	r0, [r7, #12]
 8001202:	f7ff feb4 	bl	8000f6e <MPU6050_Read_Gyro>

	/* Calculate Self Test Response (STR) */
	X_STR = X_OUT_ST_EN - X_OUT_ST_DIS;
 8001206:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 800120a:	b29a      	uxth	r2, r3
 800120c:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001210:	b29b      	uxth	r3, r3
 8001212:	1ad3      	subs	r3, r2, r3
 8001214:	b29b      	uxth	r3, r3
 8001216:	847b      	strh	r3, [r7, #34]	; 0x22
	Y_STR = Y_OUT_ST_EN - Y_OUT_ST_DIS;
 8001218:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 800121c:	b29a      	uxth	r2, r3
 800121e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001222:	b29b      	uxth	r3, r3
 8001224:	1ad3      	subs	r3, r2, r3
 8001226:	b29b      	uxth	r3, r3
 8001228:	843b      	strh	r3, [r7, #32]
	Z_STR = Z_OUT_ST_EN - Z_OUT_ST_DIS;
 800122a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800122e:	b29a      	uxth	r2, r3
 8001230:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001234:	b29b      	uxth	r3, r3
 8001236:	1ad3      	subs	r3, r2, r3
 8001238:	b29b      	uxth	r3, r3
 800123a:	83fb      	strh	r3, [r7, #30]

	/* Change from Factory Trim of the Self-Test Response(%) */
	*xG_change = (X_STR - X_FT) / X_FT;
 800123c:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8001240:	4618      	mov	r0, r3
 8001242:	f7ff f913 	bl	800046c <__aeabi_i2d>
 8001246:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800124a:	f7fe ffc1 	bl	80001d0 <__aeabi_dsub>
 800124e:	4602      	mov	r2, r0
 8001250:	460b      	mov	r3, r1
 8001252:	4610      	mov	r0, r2
 8001254:	4619      	mov	r1, r3
 8001256:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800125a:	f7ff fa9b 	bl	8000794 <__aeabi_ddiv>
 800125e:	4602      	mov	r2, r0
 8001260:	460b      	mov	r3, r1
 8001262:	68b9      	ldr	r1, [r7, #8]
 8001264:	e9c1 2300 	strd	r2, r3, [r1]

	*yG_change = (Y_STR - Y_FT) / Y_FT;
 8001268:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 800126c:	4618      	mov	r0, r3
 800126e:	f7ff f8fd 	bl	800046c <__aeabi_i2d>
 8001272:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001276:	f7fe ffab 	bl	80001d0 <__aeabi_dsub>
 800127a:	4602      	mov	r2, r0
 800127c:	460b      	mov	r3, r1
 800127e:	4610      	mov	r0, r2
 8001280:	4619      	mov	r1, r3
 8001282:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001286:	f7ff fa85 	bl	8000794 <__aeabi_ddiv>
 800128a:	4602      	mov	r2, r0
 800128c:	460b      	mov	r3, r1
 800128e:	6879      	ldr	r1, [r7, #4]
 8001290:	e9c1 2300 	strd	r2, r3, [r1]

	*zG_change = (Z_STR - Z_FT) / Z_FT;
 8001294:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001298:	4618      	mov	r0, r3
 800129a:	f7ff f8e7 	bl	800046c <__aeabi_i2d>
 800129e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80012a2:	f7fe ff95 	bl	80001d0 <__aeabi_dsub>
 80012a6:	4602      	mov	r2, r0
 80012a8:	460b      	mov	r3, r1
 80012aa:	4610      	mov	r0, r2
 80012ac:	4619      	mov	r1, r3
 80012ae:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80012b2:	f7ff fa6f 	bl	8000794 <__aeabi_ddiv>
 80012b6:	4602      	mov	r2, r0
 80012b8:	460b      	mov	r3, r1
 80012ba:	6839      	ldr	r1, [r7, #0]
 80012bc:	e9c1 2300 	strd	r2, r3, [r1]

	if((*xG_change > 14) || (*xG_change < -14) || (*yG_change > 14) || (*yG_change < -14) || (*zG_change > 14) || (*zG_change < -14))
 80012c0:	68bb      	ldr	r3, [r7, #8]
 80012c2:	e9d3 0100 	ldrd	r0, r1, [r3]
 80012c6:	f04f 0200 	mov.w	r2, #0
 80012ca:	4b25      	ldr	r3, [pc, #148]	; (8001360 <MPU6050_Gyro_SelfTest+0x300>)
 80012cc:	f7ff fbc8 	bl	8000a60 <__aeabi_dcmpgt>
 80012d0:	4603      	mov	r3, r0
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d136      	bne.n	8001344 <MPU6050_Gyro_SelfTest+0x2e4>
 80012d6:	68bb      	ldr	r3, [r7, #8]
 80012d8:	e9d3 0100 	ldrd	r0, r1, [r3]
 80012dc:	f04f 0200 	mov.w	r2, #0
 80012e0:	4b20      	ldr	r3, [pc, #128]	; (8001364 <MPU6050_Gyro_SelfTest+0x304>)
 80012e2:	f7ff fb9f 	bl	8000a24 <__aeabi_dcmplt>
 80012e6:	4603      	mov	r3, r0
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d12b      	bne.n	8001344 <MPU6050_Gyro_SelfTest+0x2e4>
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	e9d3 0100 	ldrd	r0, r1, [r3]
 80012f2:	f04f 0200 	mov.w	r2, #0
 80012f6:	4b1a      	ldr	r3, [pc, #104]	; (8001360 <MPU6050_Gyro_SelfTest+0x300>)
 80012f8:	f7ff fbb2 	bl	8000a60 <__aeabi_dcmpgt>
 80012fc:	4603      	mov	r3, r0
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d120      	bne.n	8001344 <MPU6050_Gyro_SelfTest+0x2e4>
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001308:	f04f 0200 	mov.w	r2, #0
 800130c:	4b15      	ldr	r3, [pc, #84]	; (8001364 <MPU6050_Gyro_SelfTest+0x304>)
 800130e:	f7ff fb89 	bl	8000a24 <__aeabi_dcmplt>
 8001312:	4603      	mov	r3, r0
 8001314:	2b00      	cmp	r3, #0
 8001316:	d115      	bne.n	8001344 <MPU6050_Gyro_SelfTest+0x2e4>
 8001318:	683b      	ldr	r3, [r7, #0]
 800131a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800131e:	f04f 0200 	mov.w	r2, #0
 8001322:	4b0f      	ldr	r3, [pc, #60]	; (8001360 <MPU6050_Gyro_SelfTest+0x300>)
 8001324:	f7ff fb9c 	bl	8000a60 <__aeabi_dcmpgt>
 8001328:	4603      	mov	r3, r0
 800132a:	2b00      	cmp	r3, #0
 800132c:	d10a      	bne.n	8001344 <MPU6050_Gyro_SelfTest+0x2e4>
 800132e:	683b      	ldr	r3, [r7, #0]
 8001330:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001334:	f04f 0200 	mov.w	r2, #0
 8001338:	4b0a      	ldr	r3, [pc, #40]	; (8001364 <MPU6050_Gyro_SelfTest+0x304>)
 800133a:	f7ff fb73 	bl	8000a24 <__aeabi_dcmplt>
 800133e:	4603      	mov	r3, r0
 8001340:	2b00      	cmp	r3, #0
 8001342:	d001      	beq.n	8001348 <MPU6050_Gyro_SelfTest+0x2e8>
		return -1;
 8001344:	23ff      	movs	r3, #255	; 0xff
 8001346:	e000      	b.n	800134a <MPU6050_Gyro_SelfTest+0x2ea>
	else
		return 1;
 8001348:	2301      	movs	r3, #1
}
 800134a:	4618      	mov	r0, r3
 800134c:	3740      	adds	r7, #64	; 0x40
 800134e:	46bd      	mov	sp, r7
 8001350:	bd80      	pop	{r7, pc}
 8001352:	bf00      	nop
 8001354:	f3af 8000 	nop.w
 8001358:	7ef9db23 	.word	0x7ef9db23
 800135c:	3ff0bc6a 	.word	0x3ff0bc6a
 8001360:	402c0000 	.word	0x402c0000
 8001364:	c02c0000 	.word	0xc02c0000
 8001368:	00000000 	.word	0x00000000
 800136c:	40a99600 	.word	0x40a99600
 8001370:	00000000 	.word	0x00000000
 8001374:	c0a99600 	.word	0xc0a99600

08001378 <MPU6050_Accel_SelfTest>:
 * @param  Typedef structure that holds i2c handle, gyro and accelerometer data
 * @param  Double type parameters to hold 3 axis Change from Factory Trim of the Self-Test Response(%)
 * @retval returns 1 if self-test is succesfull, else returns -1
 * */
uint8_t MPU6050_Accel_SelfTest(MPU6050 *dev, double *xA_change, double *yA_change, double *zA_change)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	b092      	sub	sp, #72	; 0x48
 800137c:	af00      	add	r7, sp, #0
 800137e:	60f8      	str	r0, [r7, #12]
 8001380:	60b9      	str	r1, [r7, #8]
 8001382:	607a      	str	r2, [r7, #4]
 8001384:	603b      	str	r3, [r7, #0]
	uint8_t regData = 0x00;
 8001386:	2300      	movs	r3, #0
 8001388:	77fb      	strb	r3, [r7, #31]
	int16_t X_OUT_ST_DIS, Y_OUT_ST_DIS, Z_OUT_ST_DIS;
	int16_t X_STR, Y_STR, Z_STR;


	// Make sure Full Scale Range is +-8 g & Self Test is enabled
	MPU6050_ReadRegister(dev, MPU6050_ACCEL_CONFIG, &regData);
 800138a:	f107 031f 	add.w	r3, r7, #31
 800138e:	461a      	mov	r2, r3
 8001390:	211c      	movs	r1, #28
 8001392:	68f8      	ldr	r0, [r7, #12]
 8001394:	f000 f9d2 	bl	800173c <MPU6050_ReadRegister>
	regData |= (MPU6050_ACCEL_FS_8 << 3);
 8001398:	7ffb      	ldrb	r3, [r7, #31]
 800139a:	f043 0310 	orr.w	r3, r3, #16
 800139e:	b2db      	uxtb	r3, r3
 80013a0:	77fb      	strb	r3, [r7, #31]
	regData |= (1 << MPU6050_X_SELFTEST_EN) | (1 << MPU6050_Y_SELFTEST_EN) | (1 << MPU6050_Z_SELFTEST_EN);
 80013a2:	7ffb      	ldrb	r3, [r7, #31]
 80013a4:	f063 031f 	orn	r3, r3, #31
 80013a8:	b2db      	uxtb	r3, r3
 80013aa:	77fb      	strb	r3, [r7, #31]
	MPU6050_WriteRegister(dev, MPU6050_ACCEL_CONFIG, &regData);
 80013ac:	f107 031f 	add.w	r3, r7, #31
 80013b0:	461a      	mov	r2, r3
 80013b2:	211c      	movs	r1, #28
 80013b4:	68f8      	ldr	r0, [r7, #12]
 80013b6:	f000 f9fb 	bl	80017b0 <MPU6050_WriteRegister>

	// Accelerometer Output with Self-Test Enabled
	MPU6050_Read_Accel(dev, &X_OUT_ST_EN, &Y_OUT_ST_EN, &Z_OUT_ST_EN);
 80013ba:	f107 0318 	add.w	r3, r7, #24
 80013be:	f107 021a 	add.w	r2, r7, #26
 80013c2:	f107 011c 	add.w	r1, r7, #28
 80013c6:	68f8      	ldr	r0, [r7, #12]
 80013c8:	f7ff fe0d 	bl	8000fe6 <MPU6050_Read_Accel>

	/* Read Self-Test Registers */
	MPU6050_ReadRegister(dev, MPU6050_SELF_TEST_X, &regData);
 80013cc:	f107 031f 	add.w	r3, r7, #31
 80013d0:	461a      	mov	r2, r3
 80013d2:	210d      	movs	r1, #13
 80013d4:	68f8      	ldr	r0, [r7, #12]
 80013d6:	f000 f9b1 	bl	800173c <MPU6050_ReadRegister>
	XA_TEST_HIGH = (regData & (0xE0)) >> 5;
 80013da:	7ffb      	ldrb	r3, [r7, #31]
 80013dc:	095b      	lsrs	r3, r3, #5
 80013de:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	MPU6050_ReadRegister(dev, MPU6050_SELF_TEST_A, &regData);
 80013e2:	f107 031f 	add.w	r3, r7, #31
 80013e6:	461a      	mov	r2, r3
 80013e8:	2110      	movs	r1, #16
 80013ea:	68f8      	ldr	r0, [r7, #12]
 80013ec:	f000 f9a6 	bl	800173c <MPU6050_ReadRegister>
	XA_TEST_LOW  = (regData & (0x30)) >> 4;
 80013f0:	7ffb      	ldrb	r3, [r7, #31]
 80013f2:	111b      	asrs	r3, r3, #4
 80013f4:	b2db      	uxtb	r3, r3
 80013f6:	f003 0303 	and.w	r3, r3, #3
 80013fa:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e

	MPU6050_ReadRegister(dev, MPU6050_SELF_TEST_Y, &regData);
 80013fe:	f107 031f 	add.w	r3, r7, #31
 8001402:	461a      	mov	r2, r3
 8001404:	210e      	movs	r1, #14
 8001406:	68f8      	ldr	r0, [r7, #12]
 8001408:	f000 f998 	bl	800173c <MPU6050_ReadRegister>
	YA_TEST_HIGH = (regData & (0xE0)) >> 5;
 800140c:	7ffb      	ldrb	r3, [r7, #31]
 800140e:	095b      	lsrs	r3, r3, #5
 8001410:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
	MPU6050_ReadRegister(dev, MPU6050_SELF_TEST_A, &regData);
 8001414:	f107 031f 	add.w	r3, r7, #31
 8001418:	461a      	mov	r2, r3
 800141a:	2110      	movs	r1, #16
 800141c:	68f8      	ldr	r0, [r7, #12]
 800141e:	f000 f98d 	bl	800173c <MPU6050_ReadRegister>
	YA_TEST_LOW  = (regData & (0x0C)) >> 2;
 8001422:	7ffb      	ldrb	r3, [r7, #31]
 8001424:	109b      	asrs	r3, r3, #2
 8001426:	b2db      	uxtb	r3, r3
 8001428:	f003 0303 	and.w	r3, r3, #3
 800142c:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c

	MPU6050_ReadRegister(dev, MPU6050_SELF_TEST_Z, &regData);
 8001430:	f107 031f 	add.w	r3, r7, #31
 8001434:	461a      	mov	r2, r3
 8001436:	210f      	movs	r1, #15
 8001438:	68f8      	ldr	r0, [r7, #12]
 800143a:	f000 f97f 	bl	800173c <MPU6050_ReadRegister>
	ZA_TEST_HIGH = (regData & (0xE0)) >> 5;
 800143e:	7ffb      	ldrb	r3, [r7, #31]
 8001440:	095b      	lsrs	r3, r3, #5
 8001442:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	MPU6050_ReadRegister(dev, MPU6050_SELF_TEST_A, &regData);
 8001446:	f107 031f 	add.w	r3, r7, #31
 800144a:	461a      	mov	r2, r3
 800144c:	2110      	movs	r1, #16
 800144e:	68f8      	ldr	r0, [r7, #12]
 8001450:	f000 f974 	bl	800173c <MPU6050_ReadRegister>
	ZA_TEST_LOW  = regData & (0x03);
 8001454:	7ffb      	ldrb	r3, [r7, #31]
 8001456:	f003 0303 	and.w	r3, r3, #3
 800145a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a

	XA_TEST = (XA_TEST_HIGH << 2) + XA_TEST_LOW;
 800145e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001462:	009b      	lsls	r3, r3, #2
 8001464:	b2da      	uxtb	r2, r3
 8001466:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800146a:	4413      	add	r3, r2
 800146c:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
	YA_TEST = (YA_TEST_HIGH << 2) + YA_TEST_LOW;
 8001470:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8001474:	009b      	lsls	r3, r3, #2
 8001476:	b2da      	uxtb	r2, r3
 8001478:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800147c:	4413      	add	r3, r2
 800147e:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	ZA_TEST = (ZA_TEST_HIGH << 2) + ZA_TEST_LOW;
 8001482:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8001486:	009b      	lsls	r3, r3, #2
 8001488:	b2da      	uxtb	r2, r3
 800148a:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 800148e:	4413      	add	r3, r2
 8001490:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	// Calculate Accel_X Factory Trim Value
	if(XA_TEST == 0)
 8001494:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8001498:	2b00      	cmp	r3, #0
 800149a:	d106      	bne.n	80014aa <MPU6050_Accel_SelfTest+0x132>
		X_FT = 0;
 800149c:	f04f 0200 	mov.w	r2, #0
 80014a0:	f04f 0300 	mov.w	r3, #0
 80014a4:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
 80014a8:	e01f      	b.n	80014ea <MPU6050_Accel_SelfTest+0x172>
	else
		X_FT = 4096 * 0.34 * pow(0.92 / 0.34, (XA_TEST - 1) / 30);
 80014aa:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 80014ae:	3b01      	subs	r3, #1
 80014b0:	4a9f      	ldr	r2, [pc, #636]	; (8001730 <MPU6050_Accel_SelfTest+0x3b8>)
 80014b2:	fb82 1203 	smull	r1, r2, r2, r3
 80014b6:	441a      	add	r2, r3
 80014b8:	1112      	asrs	r2, r2, #4
 80014ba:	17db      	asrs	r3, r3, #31
 80014bc:	1ad3      	subs	r3, r2, r3
 80014be:	4618      	mov	r0, r3
 80014c0:	f7fe ffd4 	bl	800046c <__aeabi_i2d>
 80014c4:	4602      	mov	r2, r0
 80014c6:	460b      	mov	r3, r1
 80014c8:	ec43 2b11 	vmov	d1, r2, r3
 80014cc:	ed9f 0b94 	vldr	d0, [pc, #592]	; 8001720 <MPU6050_Accel_SelfTest+0x3a8>
 80014d0:	f002 faaa 	bl	8003a28 <pow>
 80014d4:	ec51 0b10 	vmov	r0, r1, d0
 80014d8:	a393      	add	r3, pc, #588	; (adr r3, 8001728 <MPU6050_Accel_SelfTest+0x3b0>)
 80014da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014de:	f7ff f82f 	bl	8000540 <__aeabi_dmul>
 80014e2:	4602      	mov	r2, r0
 80014e4:	460b      	mov	r3, r1
 80014e6:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40

	// Calculate Accel_Y Factory Trim Value
	if(YA_TEST == 0)
 80014ea:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d106      	bne.n	8001500 <MPU6050_Accel_SelfTest+0x188>
		Y_FT = 0;
 80014f2:	f04f 0200 	mov.w	r2, #0
 80014f6:	f04f 0300 	mov.w	r3, #0
 80014fa:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
 80014fe:	e01f      	b.n	8001540 <MPU6050_Accel_SelfTest+0x1c8>
	else
		Y_FT = 4096 * 0.34 * pow(0.92 / 0.34, (YA_TEST - 1) / 30);
 8001500:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001504:	3b01      	subs	r3, #1
 8001506:	4a8a      	ldr	r2, [pc, #552]	; (8001730 <MPU6050_Accel_SelfTest+0x3b8>)
 8001508:	fb82 1203 	smull	r1, r2, r2, r3
 800150c:	441a      	add	r2, r3
 800150e:	1112      	asrs	r2, r2, #4
 8001510:	17db      	asrs	r3, r3, #31
 8001512:	1ad3      	subs	r3, r2, r3
 8001514:	4618      	mov	r0, r3
 8001516:	f7fe ffa9 	bl	800046c <__aeabi_i2d>
 800151a:	4602      	mov	r2, r0
 800151c:	460b      	mov	r3, r1
 800151e:	ec43 2b11 	vmov	d1, r2, r3
 8001522:	ed9f 0b7f 	vldr	d0, [pc, #508]	; 8001720 <MPU6050_Accel_SelfTest+0x3a8>
 8001526:	f002 fa7f 	bl	8003a28 <pow>
 800152a:	ec51 0b10 	vmov	r0, r1, d0
 800152e:	a37e      	add	r3, pc, #504	; (adr r3, 8001728 <MPU6050_Accel_SelfTest+0x3b0>)
 8001530:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001534:	f7ff f804 	bl	8000540 <__aeabi_dmul>
 8001538:	4602      	mov	r2, r0
 800153a:	460b      	mov	r3, r1
 800153c:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38

	// Calculate Accel_Z Factory Trim Value
	if(ZA_TEST == 0)
 8001540:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001544:	2b00      	cmp	r3, #0
 8001546:	d106      	bne.n	8001556 <MPU6050_Accel_SelfTest+0x1de>
		Z_FT = 0;
 8001548:	f04f 0200 	mov.w	r2, #0
 800154c:	f04f 0300 	mov.w	r3, #0
 8001550:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
 8001554:	e01f      	b.n	8001596 <MPU6050_Accel_SelfTest+0x21e>
	else
		Z_FT = 4096 * 0.34 * pow(0.92 / 0.34, (ZA_TEST - 1) / 30);
 8001556:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800155a:	3b01      	subs	r3, #1
 800155c:	4a74      	ldr	r2, [pc, #464]	; (8001730 <MPU6050_Accel_SelfTest+0x3b8>)
 800155e:	fb82 1203 	smull	r1, r2, r2, r3
 8001562:	441a      	add	r2, r3
 8001564:	1112      	asrs	r2, r2, #4
 8001566:	17db      	asrs	r3, r3, #31
 8001568:	1ad3      	subs	r3, r2, r3
 800156a:	4618      	mov	r0, r3
 800156c:	f7fe ff7e 	bl	800046c <__aeabi_i2d>
 8001570:	4602      	mov	r2, r0
 8001572:	460b      	mov	r3, r1
 8001574:	ec43 2b11 	vmov	d1, r2, r3
 8001578:	ed9f 0b69 	vldr	d0, [pc, #420]	; 8001720 <MPU6050_Accel_SelfTest+0x3a8>
 800157c:	f002 fa54 	bl	8003a28 <pow>
 8001580:	ec51 0b10 	vmov	r0, r1, d0
 8001584:	a368      	add	r3, pc, #416	; (adr r3, 8001728 <MPU6050_Accel_SelfTest+0x3b0>)
 8001586:	e9d3 2300 	ldrd	r2, r3, [r3]
 800158a:	f7fe ffd9 	bl	8000540 <__aeabi_dmul>
 800158e:	4602      	mov	r2, r0
 8001590:	460b      	mov	r3, r1
 8001592:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30


	// Disable Self Test
	MPU6050_ReadRegister(dev, MPU6050_ACCEL_CONFIG, &regData);
 8001596:	f107 031f 	add.w	r3, r7, #31
 800159a:	461a      	mov	r2, r3
 800159c:	211c      	movs	r1, #28
 800159e:	68f8      	ldr	r0, [r7, #12]
 80015a0:	f000 f8cc 	bl	800173c <MPU6050_ReadRegister>
	regData &= ~((1 << MPU6050_X_SELFTEST_EN) | (1 << MPU6050_Y_SELFTEST_EN) | (1 << MPU6050_Z_SELFTEST_EN));
 80015a4:	7ffb      	ldrb	r3, [r7, #31]
 80015a6:	f003 031f 	and.w	r3, r3, #31
 80015aa:	b2db      	uxtb	r3, r3
 80015ac:	77fb      	strb	r3, [r7, #31]
	MPU6050_WriteRegister(dev, MPU6050_ACCEL_CONFIG, &regData);
 80015ae:	f107 031f 	add.w	r3, r7, #31
 80015b2:	461a      	mov	r2, r3
 80015b4:	211c      	movs	r1, #28
 80015b6:	68f8      	ldr	r0, [r7, #12]
 80015b8:	f000 f8fa 	bl	80017b0 <MPU6050_WriteRegister>

	// Accelerometer Output with Self-Test Disabled
	MPU6050_Read_Accel(dev, &X_OUT_ST_DIS, &Y_OUT_ST_DIS, &Z_OUT_ST_DIS);
 80015bc:	f107 0312 	add.w	r3, r7, #18
 80015c0:	f107 0214 	add.w	r2, r7, #20
 80015c4:	f107 0116 	add.w	r1, r7, #22
 80015c8:	68f8      	ldr	r0, [r7, #12]
 80015ca:	f7ff fd0c 	bl	8000fe6 <MPU6050_Read_Accel>

	/* Calculate Self Test Response (STR) */
	X_STR = X_OUT_ST_EN - X_OUT_ST_DIS;
 80015ce:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 80015d2:	b29a      	uxth	r2, r3
 80015d4:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80015d8:	b29b      	uxth	r3, r3
 80015da:	1ad3      	subs	r3, r2, r3
 80015dc:	b29b      	uxth	r3, r3
 80015de:	84bb      	strh	r3, [r7, #36]	; 0x24
	Y_STR = Y_OUT_ST_EN - Y_OUT_ST_DIS;
 80015e0:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80015e4:	b29a      	uxth	r2, r3
 80015e6:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80015ea:	b29b      	uxth	r3, r3
 80015ec:	1ad3      	subs	r3, r2, r3
 80015ee:	b29b      	uxth	r3, r3
 80015f0:	847b      	strh	r3, [r7, #34]	; 0x22
	Z_STR = Z_OUT_ST_EN - Z_OUT_ST_DIS;
 80015f2:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 80015f6:	b29a      	uxth	r2, r3
 80015f8:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80015fc:	b29b      	uxth	r3, r3
 80015fe:	1ad3      	subs	r3, r2, r3
 8001600:	b29b      	uxth	r3, r3
 8001602:	843b      	strh	r3, [r7, #32]

	/* Change from Factory Trim of the Self-Test Response(%) */
	*xA_change = (X_STR - X_FT) / X_FT;
 8001604:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 8001608:	4618      	mov	r0, r3
 800160a:	f7fe ff2f 	bl	800046c <__aeabi_i2d>
 800160e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8001612:	f7fe fddd 	bl	80001d0 <__aeabi_dsub>
 8001616:	4602      	mov	r2, r0
 8001618:	460b      	mov	r3, r1
 800161a:	4610      	mov	r0, r2
 800161c:	4619      	mov	r1, r3
 800161e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8001622:	f7ff f8b7 	bl	8000794 <__aeabi_ddiv>
 8001626:	4602      	mov	r2, r0
 8001628:	460b      	mov	r3, r1
 800162a:	68b9      	ldr	r1, [r7, #8]
 800162c:	e9c1 2300 	strd	r2, r3, [r1]

	*yA_change = (Y_STR - Y_FT) / Y_FT;
 8001630:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8001634:	4618      	mov	r0, r3
 8001636:	f7fe ff19 	bl	800046c <__aeabi_i2d>
 800163a:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800163e:	f7fe fdc7 	bl	80001d0 <__aeabi_dsub>
 8001642:	4602      	mov	r2, r0
 8001644:	460b      	mov	r3, r1
 8001646:	4610      	mov	r0, r2
 8001648:	4619      	mov	r1, r3
 800164a:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800164e:	f7ff f8a1 	bl	8000794 <__aeabi_ddiv>
 8001652:	4602      	mov	r2, r0
 8001654:	460b      	mov	r3, r1
 8001656:	6879      	ldr	r1, [r7, #4]
 8001658:	e9c1 2300 	strd	r2, r3, [r1]

	*zA_change = (Z_STR - Z_FT) / Z_FT;
 800165c:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8001660:	4618      	mov	r0, r3
 8001662:	f7fe ff03 	bl	800046c <__aeabi_i2d>
 8001666:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800166a:	f7fe fdb1 	bl	80001d0 <__aeabi_dsub>
 800166e:	4602      	mov	r2, r0
 8001670:	460b      	mov	r3, r1
 8001672:	4610      	mov	r0, r2
 8001674:	4619      	mov	r1, r3
 8001676:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800167a:	f7ff f88b 	bl	8000794 <__aeabi_ddiv>
 800167e:	4602      	mov	r2, r0
 8001680:	460b      	mov	r3, r1
 8001682:	6839      	ldr	r1, [r7, #0]
 8001684:	e9c1 2300 	strd	r2, r3, [r1]

	if((*xA_change > 14) || (*xA_change < -14) || (*yA_change > 14) || (*yA_change < -14) || (*zA_change > 14) || (*zA_change < -14))
 8001688:	68bb      	ldr	r3, [r7, #8]
 800168a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800168e:	f04f 0200 	mov.w	r2, #0
 8001692:	4b28      	ldr	r3, [pc, #160]	; (8001734 <MPU6050_Accel_SelfTest+0x3bc>)
 8001694:	f7ff f9e4 	bl	8000a60 <__aeabi_dcmpgt>
 8001698:	4603      	mov	r3, r0
 800169a:	2b00      	cmp	r3, #0
 800169c:	d136      	bne.n	800170c <MPU6050_Accel_SelfTest+0x394>
 800169e:	68bb      	ldr	r3, [r7, #8]
 80016a0:	e9d3 0100 	ldrd	r0, r1, [r3]
 80016a4:	f04f 0200 	mov.w	r2, #0
 80016a8:	4b23      	ldr	r3, [pc, #140]	; (8001738 <MPU6050_Accel_SelfTest+0x3c0>)
 80016aa:	f7ff f9bb 	bl	8000a24 <__aeabi_dcmplt>
 80016ae:	4603      	mov	r3, r0
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d12b      	bne.n	800170c <MPU6050_Accel_SelfTest+0x394>
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80016ba:	f04f 0200 	mov.w	r2, #0
 80016be:	4b1d      	ldr	r3, [pc, #116]	; (8001734 <MPU6050_Accel_SelfTest+0x3bc>)
 80016c0:	f7ff f9ce 	bl	8000a60 <__aeabi_dcmpgt>
 80016c4:	4603      	mov	r3, r0
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d120      	bne.n	800170c <MPU6050_Accel_SelfTest+0x394>
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	e9d3 0100 	ldrd	r0, r1, [r3]
 80016d0:	f04f 0200 	mov.w	r2, #0
 80016d4:	4b18      	ldr	r3, [pc, #96]	; (8001738 <MPU6050_Accel_SelfTest+0x3c0>)
 80016d6:	f7ff f9a5 	bl	8000a24 <__aeabi_dcmplt>
 80016da:	4603      	mov	r3, r0
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d115      	bne.n	800170c <MPU6050_Accel_SelfTest+0x394>
 80016e0:	683b      	ldr	r3, [r7, #0]
 80016e2:	e9d3 0100 	ldrd	r0, r1, [r3]
 80016e6:	f04f 0200 	mov.w	r2, #0
 80016ea:	4b12      	ldr	r3, [pc, #72]	; (8001734 <MPU6050_Accel_SelfTest+0x3bc>)
 80016ec:	f7ff f9b8 	bl	8000a60 <__aeabi_dcmpgt>
 80016f0:	4603      	mov	r3, r0
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d10a      	bne.n	800170c <MPU6050_Accel_SelfTest+0x394>
 80016f6:	683b      	ldr	r3, [r7, #0]
 80016f8:	e9d3 0100 	ldrd	r0, r1, [r3]
 80016fc:	f04f 0200 	mov.w	r2, #0
 8001700:	4b0d      	ldr	r3, [pc, #52]	; (8001738 <MPU6050_Accel_SelfTest+0x3c0>)
 8001702:	f7ff f98f 	bl	8000a24 <__aeabi_dcmplt>
 8001706:	4603      	mov	r3, r0
 8001708:	2b00      	cmp	r3, #0
 800170a:	d001      	beq.n	8001710 <MPU6050_Accel_SelfTest+0x398>
		return -1;
 800170c:	23ff      	movs	r3, #255	; 0xff
 800170e:	e000      	b.n	8001712 <MPU6050_Accel_SelfTest+0x39a>
	else
		return 1;
 8001710:	2301      	movs	r3, #1
}
 8001712:	4618      	mov	r0, r3
 8001714:	3748      	adds	r7, #72	; 0x48
 8001716:	46bd      	mov	sp, r7
 8001718:	bd80      	pop	{r7, pc}
 800171a:	bf00      	nop
 800171c:	f3af 8000 	nop.w
 8001720:	a5a5a5a5 	.word	0xa5a5a5a5
 8001724:	4005a5a5 	.word	0x4005a5a5
 8001728:	5c28f5c3 	.word	0x5c28f5c3
 800172c:	4095c28f 	.word	0x4095c28f
 8001730:	88888889 	.word	0x88888889
 8001734:	402c0000 	.word	0x402c0000
 8001738:	c02c0000 	.word	0xc02c0000

0800173c <MPU6050_ReadRegister>:
 * @param  reg parameter is the register address from MPU6050
 * @param  data is the parameter to hold register data
 * @retval returns HAL_StatusTypeDef
 * */
HAL_StatusTypeDef MPU6050_ReadRegister(MPU6050 *dev, uint8_t reg, uint8_t *data)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b088      	sub	sp, #32
 8001740:	af04      	add	r7, sp, #16
 8001742:	60f8      	str	r0, [r7, #12]
 8001744:	460b      	mov	r3, r1
 8001746:	607a      	str	r2, [r7, #4]
 8001748:	72fb      	strb	r3, [r7, #11]
	return HAL_I2C_Mem_Read(dev->i2cHandle, MPU6050_I2C_ADDRESS, reg, I2C_MEMADD_SIZE_8BIT, data, 1, HAL_MAX_DELAY);
 800174a:	68fb      	ldr	r3, [r7, #12]
 800174c:	6818      	ldr	r0, [r3, #0]
 800174e:	7afb      	ldrb	r3, [r7, #11]
 8001750:	b29a      	uxth	r2, r3
 8001752:	f04f 33ff 	mov.w	r3, #4294967295
 8001756:	9302      	str	r3, [sp, #8]
 8001758:	2301      	movs	r3, #1
 800175a:	9301      	str	r3, [sp, #4]
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	9300      	str	r3, [sp, #0]
 8001760:	2301      	movs	r3, #1
 8001762:	21d0      	movs	r1, #208	; 0xd0
 8001764:	f000 ff68 	bl	8002638 <HAL_I2C_Mem_Read>
 8001768:	4603      	mov	r3, r0
}
 800176a:	4618      	mov	r0, r3
 800176c:	3710      	adds	r7, #16
 800176e:	46bd      	mov	sp, r7
 8001770:	bd80      	pop	{r7, pc}

08001772 <MPU6050_ReadRegisters>:
 * @param  data is the parameter to hold register data
 * @param  length is the number of consecutive register address
 * @retval returns HAL_StatusTypeDef
 * */
HAL_StatusTypeDef MPU6050_ReadRegisters(MPU6050 *dev, uint8_t reg, uint8_t *data, uint8_t length)
{
 8001772:	b580      	push	{r7, lr}
 8001774:	b088      	sub	sp, #32
 8001776:	af04      	add	r7, sp, #16
 8001778:	60f8      	str	r0, [r7, #12]
 800177a:	607a      	str	r2, [r7, #4]
 800177c:	461a      	mov	r2, r3
 800177e:	460b      	mov	r3, r1
 8001780:	72fb      	strb	r3, [r7, #11]
 8001782:	4613      	mov	r3, r2
 8001784:	72bb      	strb	r3, [r7, #10]
	return HAL_I2C_Mem_Read(dev->i2cHandle, MPU6050_I2C_ADDRESS, reg, I2C_MEMADD_SIZE_8BIT, data, length, HAL_MAX_DELAY);
 8001786:	68fb      	ldr	r3, [r7, #12]
 8001788:	6818      	ldr	r0, [r3, #0]
 800178a:	7afb      	ldrb	r3, [r7, #11]
 800178c:	b29a      	uxth	r2, r3
 800178e:	7abb      	ldrb	r3, [r7, #10]
 8001790:	b29b      	uxth	r3, r3
 8001792:	f04f 31ff 	mov.w	r1, #4294967295
 8001796:	9102      	str	r1, [sp, #8]
 8001798:	9301      	str	r3, [sp, #4]
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	9300      	str	r3, [sp, #0]
 800179e:	2301      	movs	r3, #1
 80017a0:	21d0      	movs	r1, #208	; 0xd0
 80017a2:	f000 ff49 	bl	8002638 <HAL_I2C_Mem_Read>
 80017a6:	4603      	mov	r3, r0
}
 80017a8:	4618      	mov	r0, r3
 80017aa:	3710      	adds	r7, #16
 80017ac:	46bd      	mov	sp, r7
 80017ae:	bd80      	pop	{r7, pc}

080017b0 <MPU6050_WriteRegister>:
 * @param  reg parameter is the register address from MPU6050
 * @param  data is the parameter that will be written to register address
 * @retval returns HAL_StatusTypeDef
 * */
HAL_StatusTypeDef MPU6050_WriteRegister(MPU6050 *dev, uint8_t reg, uint8_t *data)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b088      	sub	sp, #32
 80017b4:	af04      	add	r7, sp, #16
 80017b6:	60f8      	str	r0, [r7, #12]
 80017b8:	460b      	mov	r3, r1
 80017ba:	607a      	str	r2, [r7, #4]
 80017bc:	72fb      	strb	r3, [r7, #11]
	return HAL_I2C_Mem_Write(dev->i2cHandle, MPU6050_I2C_ADDRESS, reg, I2C_MEMADD_SIZE_8BIT, data, 1, HAL_MAX_DELAY);
 80017be:	68fb      	ldr	r3, [r7, #12]
 80017c0:	6818      	ldr	r0, [r3, #0]
 80017c2:	7afb      	ldrb	r3, [r7, #11]
 80017c4:	b29a      	uxth	r2, r3
 80017c6:	f04f 33ff 	mov.w	r3, #4294967295
 80017ca:	9302      	str	r3, [sp, #8]
 80017cc:	2301      	movs	r3, #1
 80017ce:	9301      	str	r3, [sp, #4]
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	9300      	str	r3, [sp, #0]
 80017d4:	2301      	movs	r3, #1
 80017d6:	21d0      	movs	r1, #208	; 0xd0
 80017d8:	f000 fe34 	bl	8002444 <HAL_I2C_Mem_Write>
 80017dc:	4603      	mov	r3, r0
}
 80017de:	4618      	mov	r0, r3
 80017e0:	3710      	adds	r7, #16
 80017e2:	46bd      	mov	sp, r7
 80017e4:	bd80      	pop	{r7, pc}
	...

080017e8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80017e8:	b480      	push	{r7}
 80017ea:	b085      	sub	sp, #20
 80017ec:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80017ee:	2300      	movs	r3, #0
 80017f0:	60fb      	str	r3, [r7, #12]
 80017f2:	4b17      	ldr	r3, [pc, #92]	; (8001850 <MX_GPIO_Init+0x68>)
 80017f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017f6:	4a16      	ldr	r2, [pc, #88]	; (8001850 <MX_GPIO_Init+0x68>)
 80017f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80017fc:	6313      	str	r3, [r2, #48]	; 0x30
 80017fe:	4b14      	ldr	r3, [pc, #80]	; (8001850 <MX_GPIO_Init+0x68>)
 8001800:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001802:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001806:	60fb      	str	r3, [r7, #12]
 8001808:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800180a:	2300      	movs	r3, #0
 800180c:	60bb      	str	r3, [r7, #8]
 800180e:	4b10      	ldr	r3, [pc, #64]	; (8001850 <MX_GPIO_Init+0x68>)
 8001810:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001812:	4a0f      	ldr	r2, [pc, #60]	; (8001850 <MX_GPIO_Init+0x68>)
 8001814:	f043 0301 	orr.w	r3, r3, #1
 8001818:	6313      	str	r3, [r2, #48]	; 0x30
 800181a:	4b0d      	ldr	r3, [pc, #52]	; (8001850 <MX_GPIO_Init+0x68>)
 800181c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800181e:	f003 0301 	and.w	r3, r3, #1
 8001822:	60bb      	str	r3, [r7, #8]
 8001824:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001826:	2300      	movs	r3, #0
 8001828:	607b      	str	r3, [r7, #4]
 800182a:	4b09      	ldr	r3, [pc, #36]	; (8001850 <MX_GPIO_Init+0x68>)
 800182c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800182e:	4a08      	ldr	r2, [pc, #32]	; (8001850 <MX_GPIO_Init+0x68>)
 8001830:	f043 0302 	orr.w	r3, r3, #2
 8001834:	6313      	str	r3, [r2, #48]	; 0x30
 8001836:	4b06      	ldr	r3, [pc, #24]	; (8001850 <MX_GPIO_Init+0x68>)
 8001838:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800183a:	f003 0302 	and.w	r3, r3, #2
 800183e:	607b      	str	r3, [r7, #4]
 8001840:	687b      	ldr	r3, [r7, #4]

}
 8001842:	bf00      	nop
 8001844:	3714      	adds	r7, #20
 8001846:	46bd      	mov	sp, r7
 8001848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184c:	4770      	bx	lr
 800184e:	bf00      	nop
 8001850:	40023800 	.word	0x40023800

08001854 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001858:	4b12      	ldr	r3, [pc, #72]	; (80018a4 <MX_I2C1_Init+0x50>)
 800185a:	4a13      	ldr	r2, [pc, #76]	; (80018a8 <MX_I2C1_Init+0x54>)
 800185c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 800185e:	4b11      	ldr	r3, [pc, #68]	; (80018a4 <MX_I2C1_Init+0x50>)
 8001860:	4a12      	ldr	r2, [pc, #72]	; (80018ac <MX_I2C1_Init+0x58>)
 8001862:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001864:	4b0f      	ldr	r3, [pc, #60]	; (80018a4 <MX_I2C1_Init+0x50>)
 8001866:	2200      	movs	r2, #0
 8001868:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800186a:	4b0e      	ldr	r3, [pc, #56]	; (80018a4 <MX_I2C1_Init+0x50>)
 800186c:	2200      	movs	r2, #0
 800186e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001870:	4b0c      	ldr	r3, [pc, #48]	; (80018a4 <MX_I2C1_Init+0x50>)
 8001872:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001876:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001878:	4b0a      	ldr	r3, [pc, #40]	; (80018a4 <MX_I2C1_Init+0x50>)
 800187a:	2200      	movs	r2, #0
 800187c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800187e:	4b09      	ldr	r3, [pc, #36]	; (80018a4 <MX_I2C1_Init+0x50>)
 8001880:	2200      	movs	r2, #0
 8001882:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001884:	4b07      	ldr	r3, [pc, #28]	; (80018a4 <MX_I2C1_Init+0x50>)
 8001886:	2200      	movs	r2, #0
 8001888:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800188a:	4b06      	ldr	r3, [pc, #24]	; (80018a4 <MX_I2C1_Init+0x50>)
 800188c:	2200      	movs	r2, #0
 800188e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001890:	4804      	ldr	r0, [pc, #16]	; (80018a4 <MX_I2C1_Init+0x50>)
 8001892:	f000 fc93 	bl	80021bc <HAL_I2C_Init>
 8001896:	4603      	mov	r3, r0
 8001898:	2b00      	cmp	r3, #0
 800189a:	d001      	beq.n	80018a0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800189c:	f000 f8e2 	bl	8001a64 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80018a0:	bf00      	nop
 80018a2:	bd80      	pop	{r7, pc}
 80018a4:	2000008c 	.word	0x2000008c
 80018a8:	40005400 	.word	0x40005400
 80018ac:	00061a80 	.word	0x00061a80

080018b0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b08a      	sub	sp, #40	; 0x28
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018b8:	f107 0314 	add.w	r3, r7, #20
 80018bc:	2200      	movs	r2, #0
 80018be:	601a      	str	r2, [r3, #0]
 80018c0:	605a      	str	r2, [r3, #4]
 80018c2:	609a      	str	r2, [r3, #8]
 80018c4:	60da      	str	r2, [r3, #12]
 80018c6:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	4a19      	ldr	r2, [pc, #100]	; (8001934 <HAL_I2C_MspInit+0x84>)
 80018ce:	4293      	cmp	r3, r2
 80018d0:	d12b      	bne.n	800192a <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018d2:	2300      	movs	r3, #0
 80018d4:	613b      	str	r3, [r7, #16]
 80018d6:	4b18      	ldr	r3, [pc, #96]	; (8001938 <HAL_I2C_MspInit+0x88>)
 80018d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018da:	4a17      	ldr	r2, [pc, #92]	; (8001938 <HAL_I2C_MspInit+0x88>)
 80018dc:	f043 0302 	orr.w	r3, r3, #2
 80018e0:	6313      	str	r3, [r2, #48]	; 0x30
 80018e2:	4b15      	ldr	r3, [pc, #84]	; (8001938 <HAL_I2C_MspInit+0x88>)
 80018e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018e6:	f003 0302 	and.w	r3, r3, #2
 80018ea:	613b      	str	r3, [r7, #16]
 80018ec:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80018ee:	23c0      	movs	r3, #192	; 0xc0
 80018f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80018f2:	2312      	movs	r3, #18
 80018f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80018f6:	2301      	movs	r3, #1
 80018f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018fa:	2303      	movs	r3, #3
 80018fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80018fe:	2304      	movs	r3, #4
 8001900:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001902:	f107 0314 	add.w	r3, r7, #20
 8001906:	4619      	mov	r1, r3
 8001908:	480c      	ldr	r0, [pc, #48]	; (800193c <HAL_I2C_MspInit+0x8c>)
 800190a:	f000 fabb 	bl	8001e84 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800190e:	2300      	movs	r3, #0
 8001910:	60fb      	str	r3, [r7, #12]
 8001912:	4b09      	ldr	r3, [pc, #36]	; (8001938 <HAL_I2C_MspInit+0x88>)
 8001914:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001916:	4a08      	ldr	r2, [pc, #32]	; (8001938 <HAL_I2C_MspInit+0x88>)
 8001918:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800191c:	6413      	str	r3, [r2, #64]	; 0x40
 800191e:	4b06      	ldr	r3, [pc, #24]	; (8001938 <HAL_I2C_MspInit+0x88>)
 8001920:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001922:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001926:	60fb      	str	r3, [r7, #12]
 8001928:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800192a:	bf00      	nop
 800192c:	3728      	adds	r7, #40	; 0x28
 800192e:	46bd      	mov	sp, r7
 8001930:	bd80      	pop	{r7, pc}
 8001932:	bf00      	nop
 8001934:	40005400 	.word	0x40005400
 8001938:	40023800 	.word	0x40023800
 800193c:	40020400 	.word	0x40020400

08001940 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b08c      	sub	sp, #48	; 0x30
 8001944:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001946:	f000 f921 	bl	8001b8c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800194a:	f000 f821 	bl	8001990 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800194e:	f7ff ff4b 	bl	80017e8 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001952:	f7ff ff7f 	bl	8001854 <MX_I2C1_Init>
  MPU6050_Init(&mpu6050, &hi2c1);
 8001956:	490c      	ldr	r1, [pc, #48]	; (8001988 <main+0x48>)
 8001958:	480c      	ldr	r0, [pc, #48]	; (800198c <main+0x4c>)
 800195a:	f7ff fa1f 	bl	8000d9c <MPU6050_Init>

//	  MPU6050_Read_Accel(&mpu6050, &accel_x, &accel_y, &accel_z);

//	  MPU6050_Read_All(&mpu6050);

	  MPU6050_Gyro_SelfTest(&mpu6050, &xG_change, &yG_change, &zG_change);
 800195e:	f107 0318 	add.w	r3, r7, #24
 8001962:	f107 0220 	add.w	r2, r7, #32
 8001966:	f107 0128 	add.w	r1, r7, #40	; 0x28
 800196a:	4808      	ldr	r0, [pc, #32]	; (800198c <main+0x4c>)
 800196c:	f7ff fb78 	bl	8001060 <MPU6050_Gyro_SelfTest>

	  MPU6050_Accel_SelfTest(&mpu6050, &xA_change, &yA_change, &zA_change);
 8001970:	463b      	mov	r3, r7
 8001972:	f107 0208 	add.w	r2, r7, #8
 8001976:	f107 0110 	add.w	r1, r7, #16
 800197a:	4804      	ldr	r0, [pc, #16]	; (800198c <main+0x4c>)
 800197c:	f7ff fcfc 	bl	8001378 <MPU6050_Accel_SelfTest>

	  HAL_Delay(100);
 8001980:	2064      	movs	r0, #100	; 0x64
 8001982:	f000 f975 	bl	8001c70 <HAL_Delay>
	  MPU6050_Gyro_SelfTest(&mpu6050, &xG_change, &yG_change, &zG_change);
 8001986:	e7ea      	b.n	800195e <main+0x1e>
 8001988:	2000008c 	.word	0x2000008c
 800198c:	200000e0 	.word	0x200000e0

08001990 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	b094      	sub	sp, #80	; 0x50
 8001994:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001996:	f107 0320 	add.w	r3, r7, #32
 800199a:	2230      	movs	r2, #48	; 0x30
 800199c:	2100      	movs	r1, #0
 800199e:	4618      	mov	r0, r3
 80019a0:	f002 f810 	bl	80039c4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80019a4:	f107 030c 	add.w	r3, r7, #12
 80019a8:	2200      	movs	r2, #0
 80019aa:	601a      	str	r2, [r3, #0]
 80019ac:	605a      	str	r2, [r3, #4]
 80019ae:	609a      	str	r2, [r3, #8]
 80019b0:	60da      	str	r2, [r3, #12]
 80019b2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80019b4:	2300      	movs	r3, #0
 80019b6:	60bb      	str	r3, [r7, #8]
 80019b8:	4b28      	ldr	r3, [pc, #160]	; (8001a5c <SystemClock_Config+0xcc>)
 80019ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019bc:	4a27      	ldr	r2, [pc, #156]	; (8001a5c <SystemClock_Config+0xcc>)
 80019be:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019c2:	6413      	str	r3, [r2, #64]	; 0x40
 80019c4:	4b25      	ldr	r3, [pc, #148]	; (8001a5c <SystemClock_Config+0xcc>)
 80019c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019cc:	60bb      	str	r3, [r7, #8]
 80019ce:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80019d0:	2300      	movs	r3, #0
 80019d2:	607b      	str	r3, [r7, #4]
 80019d4:	4b22      	ldr	r3, [pc, #136]	; (8001a60 <SystemClock_Config+0xd0>)
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	4a21      	ldr	r2, [pc, #132]	; (8001a60 <SystemClock_Config+0xd0>)
 80019da:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80019de:	6013      	str	r3, [r2, #0]
 80019e0:	4b1f      	ldr	r3, [pc, #124]	; (8001a60 <SystemClock_Config+0xd0>)
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80019e8:	607b      	str	r3, [r7, #4]
 80019ea:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80019ec:	2302      	movs	r3, #2
 80019ee:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80019f0:	2301      	movs	r3, #1
 80019f2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80019f4:	2310      	movs	r3, #16
 80019f6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80019f8:	2302      	movs	r3, #2
 80019fa:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80019fc:	2300      	movs	r3, #0
 80019fe:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001a00:	2308      	movs	r3, #8
 8001a02:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001a04:	23a8      	movs	r3, #168	; 0xa8
 8001a06:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001a08:	2302      	movs	r3, #2
 8001a0a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001a0c:	2304      	movs	r3, #4
 8001a0e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a10:	f107 0320 	add.w	r3, r7, #32
 8001a14:	4618      	mov	r0, r3
 8001a16:	f001 fb91 	bl	800313c <HAL_RCC_OscConfig>
 8001a1a:	4603      	mov	r3, r0
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d001      	beq.n	8001a24 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001a20:	f000 f820 	bl	8001a64 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a24:	230f      	movs	r3, #15
 8001a26:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a28:	2302      	movs	r3, #2
 8001a2a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001a30:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001a34:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001a36:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a3a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001a3c:	f107 030c 	add.w	r3, r7, #12
 8001a40:	2105      	movs	r1, #5
 8001a42:	4618      	mov	r0, r3
 8001a44:	f001 fdf2 	bl	800362c <HAL_RCC_ClockConfig>
 8001a48:	4603      	mov	r3, r0
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d001      	beq.n	8001a52 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001a4e:	f000 f809 	bl	8001a64 <Error_Handler>
  }
}
 8001a52:	bf00      	nop
 8001a54:	3750      	adds	r7, #80	; 0x50
 8001a56:	46bd      	mov	sp, r7
 8001a58:	bd80      	pop	{r7, pc}
 8001a5a:	bf00      	nop
 8001a5c:	40023800 	.word	0x40023800
 8001a60:	40007000 	.word	0x40007000

08001a64 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a64:	b480      	push	{r7}
 8001a66:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a68:	b672      	cpsid	i
}
 8001a6a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001a6c:	e7fe      	b.n	8001a6c <Error_Handler+0x8>
	...

08001a70 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a70:	b480      	push	{r7}
 8001a72:	b083      	sub	sp, #12
 8001a74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a76:	2300      	movs	r3, #0
 8001a78:	607b      	str	r3, [r7, #4]
 8001a7a:	4b10      	ldr	r3, [pc, #64]	; (8001abc <HAL_MspInit+0x4c>)
 8001a7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a7e:	4a0f      	ldr	r2, [pc, #60]	; (8001abc <HAL_MspInit+0x4c>)
 8001a80:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a84:	6453      	str	r3, [r2, #68]	; 0x44
 8001a86:	4b0d      	ldr	r3, [pc, #52]	; (8001abc <HAL_MspInit+0x4c>)
 8001a88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a8a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a8e:	607b      	str	r3, [r7, #4]
 8001a90:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a92:	2300      	movs	r3, #0
 8001a94:	603b      	str	r3, [r7, #0]
 8001a96:	4b09      	ldr	r3, [pc, #36]	; (8001abc <HAL_MspInit+0x4c>)
 8001a98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a9a:	4a08      	ldr	r2, [pc, #32]	; (8001abc <HAL_MspInit+0x4c>)
 8001a9c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001aa0:	6413      	str	r3, [r2, #64]	; 0x40
 8001aa2:	4b06      	ldr	r3, [pc, #24]	; (8001abc <HAL_MspInit+0x4c>)
 8001aa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aa6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001aaa:	603b      	str	r3, [r7, #0]
 8001aac:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001aae:	bf00      	nop
 8001ab0:	370c      	adds	r7, #12
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab8:	4770      	bx	lr
 8001aba:	bf00      	nop
 8001abc:	40023800 	.word	0x40023800

08001ac0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ac0:	b480      	push	{r7}
 8001ac2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001ac4:	e7fe      	b.n	8001ac4 <NMI_Handler+0x4>

08001ac6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ac6:	b480      	push	{r7}
 8001ac8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001aca:	e7fe      	b.n	8001aca <HardFault_Handler+0x4>

08001acc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001acc:	b480      	push	{r7}
 8001ace:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ad0:	e7fe      	b.n	8001ad0 <MemManage_Handler+0x4>

08001ad2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ad2:	b480      	push	{r7}
 8001ad4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ad6:	e7fe      	b.n	8001ad6 <BusFault_Handler+0x4>

08001ad8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001adc:	e7fe      	b.n	8001adc <UsageFault_Handler+0x4>

08001ade <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ade:	b480      	push	{r7}
 8001ae0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001ae2:	bf00      	nop
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aea:	4770      	bx	lr

08001aec <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001aec:	b480      	push	{r7}
 8001aee:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001af0:	bf00      	nop
 8001af2:	46bd      	mov	sp, r7
 8001af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af8:	4770      	bx	lr

08001afa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001afa:	b480      	push	{r7}
 8001afc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001afe:	bf00      	nop
 8001b00:	46bd      	mov	sp, r7
 8001b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b06:	4770      	bx	lr

08001b08 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b0c:	f000 f890 	bl	8001c30 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b10:	bf00      	nop
 8001b12:	bd80      	pop	{r7, pc}

08001b14 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001b14:	b480      	push	{r7}
 8001b16:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001b18:	4b06      	ldr	r3, [pc, #24]	; (8001b34 <SystemInit+0x20>)
 8001b1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001b1e:	4a05      	ldr	r2, [pc, #20]	; (8001b34 <SystemInit+0x20>)
 8001b20:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001b24:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b28:	bf00      	nop
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b30:	4770      	bx	lr
 8001b32:	bf00      	nop
 8001b34:	e000ed00 	.word	0xe000ed00

08001b38 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001b38:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001b70 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001b3c:	480d      	ldr	r0, [pc, #52]	; (8001b74 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001b3e:	490e      	ldr	r1, [pc, #56]	; (8001b78 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001b40:	4a0e      	ldr	r2, [pc, #56]	; (8001b7c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001b42:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b44:	e002      	b.n	8001b4c <LoopCopyDataInit>

08001b46 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b46:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b48:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b4a:	3304      	adds	r3, #4

08001b4c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b4c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b4e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b50:	d3f9      	bcc.n	8001b46 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b52:	4a0b      	ldr	r2, [pc, #44]	; (8001b80 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001b54:	4c0b      	ldr	r4, [pc, #44]	; (8001b84 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001b56:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b58:	e001      	b.n	8001b5e <LoopFillZerobss>

08001b5a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b5a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b5c:	3204      	adds	r2, #4

08001b5e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b5e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b60:	d3fb      	bcc.n	8001b5a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001b62:	f7ff ffd7 	bl	8001b14 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001b66:	f001 ff3b 	bl	80039e0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001b6a:	f7ff fee9 	bl	8001940 <main>
  bx  lr    
 8001b6e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001b70:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001b74:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b78:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8001b7c:	08004908 	.word	0x08004908
  ldr r2, =_sbss
 8001b80:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8001b84:	20000230 	.word	0x20000230

08001b88 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001b88:	e7fe      	b.n	8001b88 <ADC_IRQHandler>
	...

08001b8c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001b90:	4b0e      	ldr	r3, [pc, #56]	; (8001bcc <HAL_Init+0x40>)
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	4a0d      	ldr	r2, [pc, #52]	; (8001bcc <HAL_Init+0x40>)
 8001b96:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001b9a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001b9c:	4b0b      	ldr	r3, [pc, #44]	; (8001bcc <HAL_Init+0x40>)
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	4a0a      	ldr	r2, [pc, #40]	; (8001bcc <HAL_Init+0x40>)
 8001ba2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001ba6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ba8:	4b08      	ldr	r3, [pc, #32]	; (8001bcc <HAL_Init+0x40>)
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	4a07      	ldr	r2, [pc, #28]	; (8001bcc <HAL_Init+0x40>)
 8001bae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001bb2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001bb4:	2003      	movs	r0, #3
 8001bb6:	f000 f931 	bl	8001e1c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001bba:	200f      	movs	r0, #15
 8001bbc:	f000 f808 	bl	8001bd0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001bc0:	f7ff ff56 	bl	8001a70 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001bc4:	2300      	movs	r3, #0
}
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	bd80      	pop	{r7, pc}
 8001bca:	bf00      	nop
 8001bcc:	40023c00 	.word	0x40023c00

08001bd0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b082      	sub	sp, #8
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001bd8:	4b12      	ldr	r3, [pc, #72]	; (8001c24 <HAL_InitTick+0x54>)
 8001bda:	681a      	ldr	r2, [r3, #0]
 8001bdc:	4b12      	ldr	r3, [pc, #72]	; (8001c28 <HAL_InitTick+0x58>)
 8001bde:	781b      	ldrb	r3, [r3, #0]
 8001be0:	4619      	mov	r1, r3
 8001be2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001be6:	fbb3 f3f1 	udiv	r3, r3, r1
 8001bea:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bee:	4618      	mov	r0, r3
 8001bf0:	f000 f93b 	bl	8001e6a <HAL_SYSTICK_Config>
 8001bf4:	4603      	mov	r3, r0
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d001      	beq.n	8001bfe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001bfa:	2301      	movs	r3, #1
 8001bfc:	e00e      	b.n	8001c1c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	2b0f      	cmp	r3, #15
 8001c02:	d80a      	bhi.n	8001c1a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c04:	2200      	movs	r2, #0
 8001c06:	6879      	ldr	r1, [r7, #4]
 8001c08:	f04f 30ff 	mov.w	r0, #4294967295
 8001c0c:	f000 f911 	bl	8001e32 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001c10:	4a06      	ldr	r2, [pc, #24]	; (8001c2c <HAL_InitTick+0x5c>)
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001c16:	2300      	movs	r3, #0
 8001c18:	e000      	b.n	8001c1c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001c1a:	2301      	movs	r3, #1
}
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	3708      	adds	r7, #8
 8001c20:	46bd      	mov	sp, r7
 8001c22:	bd80      	pop	{r7, pc}
 8001c24:	20000000 	.word	0x20000000
 8001c28:	20000008 	.word	0x20000008
 8001c2c:	20000004 	.word	0x20000004

08001c30 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c30:	b480      	push	{r7}
 8001c32:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c34:	4b06      	ldr	r3, [pc, #24]	; (8001c50 <HAL_IncTick+0x20>)
 8001c36:	781b      	ldrb	r3, [r3, #0]
 8001c38:	461a      	mov	r2, r3
 8001c3a:	4b06      	ldr	r3, [pc, #24]	; (8001c54 <HAL_IncTick+0x24>)
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	4413      	add	r3, r2
 8001c40:	4a04      	ldr	r2, [pc, #16]	; (8001c54 <HAL_IncTick+0x24>)
 8001c42:	6013      	str	r3, [r2, #0]
}
 8001c44:	bf00      	nop
 8001c46:	46bd      	mov	sp, r7
 8001c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4c:	4770      	bx	lr
 8001c4e:	bf00      	nop
 8001c50:	20000008 	.word	0x20000008
 8001c54:	200000f4 	.word	0x200000f4

08001c58 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c58:	b480      	push	{r7}
 8001c5a:	af00      	add	r7, sp, #0
  return uwTick;
 8001c5c:	4b03      	ldr	r3, [pc, #12]	; (8001c6c <HAL_GetTick+0x14>)
 8001c5e:	681b      	ldr	r3, [r3, #0]
}
 8001c60:	4618      	mov	r0, r3
 8001c62:	46bd      	mov	sp, r7
 8001c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c68:	4770      	bx	lr
 8001c6a:	bf00      	nop
 8001c6c:	200000f4 	.word	0x200000f4

08001c70 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b084      	sub	sp, #16
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001c78:	f7ff ffee 	bl	8001c58 <HAL_GetTick>
 8001c7c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c88:	d005      	beq.n	8001c96 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001c8a:	4b0a      	ldr	r3, [pc, #40]	; (8001cb4 <HAL_Delay+0x44>)
 8001c8c:	781b      	ldrb	r3, [r3, #0]
 8001c8e:	461a      	mov	r2, r3
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	4413      	add	r3, r2
 8001c94:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001c96:	bf00      	nop
 8001c98:	f7ff ffde 	bl	8001c58 <HAL_GetTick>
 8001c9c:	4602      	mov	r2, r0
 8001c9e:	68bb      	ldr	r3, [r7, #8]
 8001ca0:	1ad3      	subs	r3, r2, r3
 8001ca2:	68fa      	ldr	r2, [r7, #12]
 8001ca4:	429a      	cmp	r2, r3
 8001ca6:	d8f7      	bhi.n	8001c98 <HAL_Delay+0x28>
  {
  }
}
 8001ca8:	bf00      	nop
 8001caa:	bf00      	nop
 8001cac:	3710      	adds	r7, #16
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	bd80      	pop	{r7, pc}
 8001cb2:	bf00      	nop
 8001cb4:	20000008 	.word	0x20000008

08001cb8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001cb8:	b480      	push	{r7}
 8001cba:	b085      	sub	sp, #20
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	f003 0307 	and.w	r3, r3, #7
 8001cc6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001cc8:	4b0c      	ldr	r3, [pc, #48]	; (8001cfc <__NVIC_SetPriorityGrouping+0x44>)
 8001cca:	68db      	ldr	r3, [r3, #12]
 8001ccc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001cce:	68ba      	ldr	r2, [r7, #8]
 8001cd0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001cd4:	4013      	ands	r3, r2
 8001cd6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001cdc:	68bb      	ldr	r3, [r7, #8]
 8001cde:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ce0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001ce4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ce8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001cea:	4a04      	ldr	r2, [pc, #16]	; (8001cfc <__NVIC_SetPriorityGrouping+0x44>)
 8001cec:	68bb      	ldr	r3, [r7, #8]
 8001cee:	60d3      	str	r3, [r2, #12]
}
 8001cf0:	bf00      	nop
 8001cf2:	3714      	adds	r7, #20
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfa:	4770      	bx	lr
 8001cfc:	e000ed00 	.word	0xe000ed00

08001d00 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d00:	b480      	push	{r7}
 8001d02:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d04:	4b04      	ldr	r3, [pc, #16]	; (8001d18 <__NVIC_GetPriorityGrouping+0x18>)
 8001d06:	68db      	ldr	r3, [r3, #12]
 8001d08:	0a1b      	lsrs	r3, r3, #8
 8001d0a:	f003 0307 	and.w	r3, r3, #7
}
 8001d0e:	4618      	mov	r0, r3
 8001d10:	46bd      	mov	sp, r7
 8001d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d16:	4770      	bx	lr
 8001d18:	e000ed00 	.word	0xe000ed00

08001d1c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	b083      	sub	sp, #12
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	4603      	mov	r3, r0
 8001d24:	6039      	str	r1, [r7, #0]
 8001d26:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	db0a      	blt.n	8001d46 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d30:	683b      	ldr	r3, [r7, #0]
 8001d32:	b2da      	uxtb	r2, r3
 8001d34:	490c      	ldr	r1, [pc, #48]	; (8001d68 <__NVIC_SetPriority+0x4c>)
 8001d36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d3a:	0112      	lsls	r2, r2, #4
 8001d3c:	b2d2      	uxtb	r2, r2
 8001d3e:	440b      	add	r3, r1
 8001d40:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001d44:	e00a      	b.n	8001d5c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d46:	683b      	ldr	r3, [r7, #0]
 8001d48:	b2da      	uxtb	r2, r3
 8001d4a:	4908      	ldr	r1, [pc, #32]	; (8001d6c <__NVIC_SetPriority+0x50>)
 8001d4c:	79fb      	ldrb	r3, [r7, #7]
 8001d4e:	f003 030f 	and.w	r3, r3, #15
 8001d52:	3b04      	subs	r3, #4
 8001d54:	0112      	lsls	r2, r2, #4
 8001d56:	b2d2      	uxtb	r2, r2
 8001d58:	440b      	add	r3, r1
 8001d5a:	761a      	strb	r2, [r3, #24]
}
 8001d5c:	bf00      	nop
 8001d5e:	370c      	adds	r7, #12
 8001d60:	46bd      	mov	sp, r7
 8001d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d66:	4770      	bx	lr
 8001d68:	e000e100 	.word	0xe000e100
 8001d6c:	e000ed00 	.word	0xe000ed00

08001d70 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d70:	b480      	push	{r7}
 8001d72:	b089      	sub	sp, #36	; 0x24
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	60f8      	str	r0, [r7, #12]
 8001d78:	60b9      	str	r1, [r7, #8]
 8001d7a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	f003 0307 	and.w	r3, r3, #7
 8001d82:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d84:	69fb      	ldr	r3, [r7, #28]
 8001d86:	f1c3 0307 	rsb	r3, r3, #7
 8001d8a:	2b04      	cmp	r3, #4
 8001d8c:	bf28      	it	cs
 8001d8e:	2304      	movcs	r3, #4
 8001d90:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d92:	69fb      	ldr	r3, [r7, #28]
 8001d94:	3304      	adds	r3, #4
 8001d96:	2b06      	cmp	r3, #6
 8001d98:	d902      	bls.n	8001da0 <NVIC_EncodePriority+0x30>
 8001d9a:	69fb      	ldr	r3, [r7, #28]
 8001d9c:	3b03      	subs	r3, #3
 8001d9e:	e000      	b.n	8001da2 <NVIC_EncodePriority+0x32>
 8001da0:	2300      	movs	r3, #0
 8001da2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001da4:	f04f 32ff 	mov.w	r2, #4294967295
 8001da8:	69bb      	ldr	r3, [r7, #24]
 8001daa:	fa02 f303 	lsl.w	r3, r2, r3
 8001dae:	43da      	mvns	r2, r3
 8001db0:	68bb      	ldr	r3, [r7, #8]
 8001db2:	401a      	ands	r2, r3
 8001db4:	697b      	ldr	r3, [r7, #20]
 8001db6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001db8:	f04f 31ff 	mov.w	r1, #4294967295
 8001dbc:	697b      	ldr	r3, [r7, #20]
 8001dbe:	fa01 f303 	lsl.w	r3, r1, r3
 8001dc2:	43d9      	mvns	r1, r3
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001dc8:	4313      	orrs	r3, r2
         );
}
 8001dca:	4618      	mov	r0, r3
 8001dcc:	3724      	adds	r7, #36	; 0x24
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd4:	4770      	bx	lr
	...

08001dd8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b082      	sub	sp, #8
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	3b01      	subs	r3, #1
 8001de4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001de8:	d301      	bcc.n	8001dee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001dea:	2301      	movs	r3, #1
 8001dec:	e00f      	b.n	8001e0e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001dee:	4a0a      	ldr	r2, [pc, #40]	; (8001e18 <SysTick_Config+0x40>)
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	3b01      	subs	r3, #1
 8001df4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001df6:	210f      	movs	r1, #15
 8001df8:	f04f 30ff 	mov.w	r0, #4294967295
 8001dfc:	f7ff ff8e 	bl	8001d1c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e00:	4b05      	ldr	r3, [pc, #20]	; (8001e18 <SysTick_Config+0x40>)
 8001e02:	2200      	movs	r2, #0
 8001e04:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e06:	4b04      	ldr	r3, [pc, #16]	; (8001e18 <SysTick_Config+0x40>)
 8001e08:	2207      	movs	r2, #7
 8001e0a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e0c:	2300      	movs	r3, #0
}
 8001e0e:	4618      	mov	r0, r3
 8001e10:	3708      	adds	r7, #8
 8001e12:	46bd      	mov	sp, r7
 8001e14:	bd80      	pop	{r7, pc}
 8001e16:	bf00      	nop
 8001e18:	e000e010 	.word	0xe000e010

08001e1c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b082      	sub	sp, #8
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e24:	6878      	ldr	r0, [r7, #4]
 8001e26:	f7ff ff47 	bl	8001cb8 <__NVIC_SetPriorityGrouping>
}
 8001e2a:	bf00      	nop
 8001e2c:	3708      	adds	r7, #8
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	bd80      	pop	{r7, pc}

08001e32 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001e32:	b580      	push	{r7, lr}
 8001e34:	b086      	sub	sp, #24
 8001e36:	af00      	add	r7, sp, #0
 8001e38:	4603      	mov	r3, r0
 8001e3a:	60b9      	str	r1, [r7, #8]
 8001e3c:	607a      	str	r2, [r7, #4]
 8001e3e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001e40:	2300      	movs	r3, #0
 8001e42:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001e44:	f7ff ff5c 	bl	8001d00 <__NVIC_GetPriorityGrouping>
 8001e48:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e4a:	687a      	ldr	r2, [r7, #4]
 8001e4c:	68b9      	ldr	r1, [r7, #8]
 8001e4e:	6978      	ldr	r0, [r7, #20]
 8001e50:	f7ff ff8e 	bl	8001d70 <NVIC_EncodePriority>
 8001e54:	4602      	mov	r2, r0
 8001e56:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e5a:	4611      	mov	r1, r2
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	f7ff ff5d 	bl	8001d1c <__NVIC_SetPriority>
}
 8001e62:	bf00      	nop
 8001e64:	3718      	adds	r7, #24
 8001e66:	46bd      	mov	sp, r7
 8001e68:	bd80      	pop	{r7, pc}

08001e6a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001e6a:	b580      	push	{r7, lr}
 8001e6c:	b082      	sub	sp, #8
 8001e6e:	af00      	add	r7, sp, #0
 8001e70:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001e72:	6878      	ldr	r0, [r7, #4]
 8001e74:	f7ff ffb0 	bl	8001dd8 <SysTick_Config>
 8001e78:	4603      	mov	r3, r0
}
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	3708      	adds	r7, #8
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	bd80      	pop	{r7, pc}
	...

08001e84 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e84:	b480      	push	{r7}
 8001e86:	b089      	sub	sp, #36	; 0x24
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
 8001e8c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001e8e:	2300      	movs	r3, #0
 8001e90:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001e92:	2300      	movs	r3, #0
 8001e94:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001e96:	2300      	movs	r3, #0
 8001e98:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	61fb      	str	r3, [r7, #28]
 8001e9e:	e16b      	b.n	8002178 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001ea0:	2201      	movs	r2, #1
 8001ea2:	69fb      	ldr	r3, [r7, #28]
 8001ea4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ea8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001eaa:	683b      	ldr	r3, [r7, #0]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	697a      	ldr	r2, [r7, #20]
 8001eb0:	4013      	ands	r3, r2
 8001eb2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001eb4:	693a      	ldr	r2, [r7, #16]
 8001eb6:	697b      	ldr	r3, [r7, #20]
 8001eb8:	429a      	cmp	r2, r3
 8001eba:	f040 815a 	bne.w	8002172 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001ebe:	683b      	ldr	r3, [r7, #0]
 8001ec0:	685b      	ldr	r3, [r3, #4]
 8001ec2:	f003 0303 	and.w	r3, r3, #3
 8001ec6:	2b01      	cmp	r3, #1
 8001ec8:	d005      	beq.n	8001ed6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001eca:	683b      	ldr	r3, [r7, #0]
 8001ecc:	685b      	ldr	r3, [r3, #4]
 8001ece:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001ed2:	2b02      	cmp	r3, #2
 8001ed4:	d130      	bne.n	8001f38 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	689b      	ldr	r3, [r3, #8]
 8001eda:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001edc:	69fb      	ldr	r3, [r7, #28]
 8001ede:	005b      	lsls	r3, r3, #1
 8001ee0:	2203      	movs	r2, #3
 8001ee2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ee6:	43db      	mvns	r3, r3
 8001ee8:	69ba      	ldr	r2, [r7, #24]
 8001eea:	4013      	ands	r3, r2
 8001eec:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001eee:	683b      	ldr	r3, [r7, #0]
 8001ef0:	68da      	ldr	r2, [r3, #12]
 8001ef2:	69fb      	ldr	r3, [r7, #28]
 8001ef4:	005b      	lsls	r3, r3, #1
 8001ef6:	fa02 f303 	lsl.w	r3, r2, r3
 8001efa:	69ba      	ldr	r2, [r7, #24]
 8001efc:	4313      	orrs	r3, r2
 8001efe:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	69ba      	ldr	r2, [r7, #24]
 8001f04:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	685b      	ldr	r3, [r3, #4]
 8001f0a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001f0c:	2201      	movs	r2, #1
 8001f0e:	69fb      	ldr	r3, [r7, #28]
 8001f10:	fa02 f303 	lsl.w	r3, r2, r3
 8001f14:	43db      	mvns	r3, r3
 8001f16:	69ba      	ldr	r2, [r7, #24]
 8001f18:	4013      	ands	r3, r2
 8001f1a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001f1c:	683b      	ldr	r3, [r7, #0]
 8001f1e:	685b      	ldr	r3, [r3, #4]
 8001f20:	091b      	lsrs	r3, r3, #4
 8001f22:	f003 0201 	and.w	r2, r3, #1
 8001f26:	69fb      	ldr	r3, [r7, #28]
 8001f28:	fa02 f303 	lsl.w	r3, r2, r3
 8001f2c:	69ba      	ldr	r2, [r7, #24]
 8001f2e:	4313      	orrs	r3, r2
 8001f30:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	69ba      	ldr	r2, [r7, #24]
 8001f36:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001f38:	683b      	ldr	r3, [r7, #0]
 8001f3a:	685b      	ldr	r3, [r3, #4]
 8001f3c:	f003 0303 	and.w	r3, r3, #3
 8001f40:	2b03      	cmp	r3, #3
 8001f42:	d017      	beq.n	8001f74 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	68db      	ldr	r3, [r3, #12]
 8001f48:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001f4a:	69fb      	ldr	r3, [r7, #28]
 8001f4c:	005b      	lsls	r3, r3, #1
 8001f4e:	2203      	movs	r2, #3
 8001f50:	fa02 f303 	lsl.w	r3, r2, r3
 8001f54:	43db      	mvns	r3, r3
 8001f56:	69ba      	ldr	r2, [r7, #24]
 8001f58:	4013      	ands	r3, r2
 8001f5a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001f5c:	683b      	ldr	r3, [r7, #0]
 8001f5e:	689a      	ldr	r2, [r3, #8]
 8001f60:	69fb      	ldr	r3, [r7, #28]
 8001f62:	005b      	lsls	r3, r3, #1
 8001f64:	fa02 f303 	lsl.w	r3, r2, r3
 8001f68:	69ba      	ldr	r2, [r7, #24]
 8001f6a:	4313      	orrs	r3, r2
 8001f6c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	69ba      	ldr	r2, [r7, #24]
 8001f72:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001f74:	683b      	ldr	r3, [r7, #0]
 8001f76:	685b      	ldr	r3, [r3, #4]
 8001f78:	f003 0303 	and.w	r3, r3, #3
 8001f7c:	2b02      	cmp	r3, #2
 8001f7e:	d123      	bne.n	8001fc8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001f80:	69fb      	ldr	r3, [r7, #28]
 8001f82:	08da      	lsrs	r2, r3, #3
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	3208      	adds	r2, #8
 8001f88:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f8c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001f8e:	69fb      	ldr	r3, [r7, #28]
 8001f90:	f003 0307 	and.w	r3, r3, #7
 8001f94:	009b      	lsls	r3, r3, #2
 8001f96:	220f      	movs	r2, #15
 8001f98:	fa02 f303 	lsl.w	r3, r2, r3
 8001f9c:	43db      	mvns	r3, r3
 8001f9e:	69ba      	ldr	r2, [r7, #24]
 8001fa0:	4013      	ands	r3, r2
 8001fa2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001fa4:	683b      	ldr	r3, [r7, #0]
 8001fa6:	691a      	ldr	r2, [r3, #16]
 8001fa8:	69fb      	ldr	r3, [r7, #28]
 8001faa:	f003 0307 	and.w	r3, r3, #7
 8001fae:	009b      	lsls	r3, r3, #2
 8001fb0:	fa02 f303 	lsl.w	r3, r2, r3
 8001fb4:	69ba      	ldr	r2, [r7, #24]
 8001fb6:	4313      	orrs	r3, r2
 8001fb8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001fba:	69fb      	ldr	r3, [r7, #28]
 8001fbc:	08da      	lsrs	r2, r3, #3
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	3208      	adds	r2, #8
 8001fc2:	69b9      	ldr	r1, [r7, #24]
 8001fc4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001fce:	69fb      	ldr	r3, [r7, #28]
 8001fd0:	005b      	lsls	r3, r3, #1
 8001fd2:	2203      	movs	r2, #3
 8001fd4:	fa02 f303 	lsl.w	r3, r2, r3
 8001fd8:	43db      	mvns	r3, r3
 8001fda:	69ba      	ldr	r2, [r7, #24]
 8001fdc:	4013      	ands	r3, r2
 8001fde:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001fe0:	683b      	ldr	r3, [r7, #0]
 8001fe2:	685b      	ldr	r3, [r3, #4]
 8001fe4:	f003 0203 	and.w	r2, r3, #3
 8001fe8:	69fb      	ldr	r3, [r7, #28]
 8001fea:	005b      	lsls	r3, r3, #1
 8001fec:	fa02 f303 	lsl.w	r3, r2, r3
 8001ff0:	69ba      	ldr	r2, [r7, #24]
 8001ff2:	4313      	orrs	r3, r2
 8001ff4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	69ba      	ldr	r2, [r7, #24]
 8001ffa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001ffc:	683b      	ldr	r3, [r7, #0]
 8001ffe:	685b      	ldr	r3, [r3, #4]
 8002000:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002004:	2b00      	cmp	r3, #0
 8002006:	f000 80b4 	beq.w	8002172 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800200a:	2300      	movs	r3, #0
 800200c:	60fb      	str	r3, [r7, #12]
 800200e:	4b60      	ldr	r3, [pc, #384]	; (8002190 <HAL_GPIO_Init+0x30c>)
 8002010:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002012:	4a5f      	ldr	r2, [pc, #380]	; (8002190 <HAL_GPIO_Init+0x30c>)
 8002014:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002018:	6453      	str	r3, [r2, #68]	; 0x44
 800201a:	4b5d      	ldr	r3, [pc, #372]	; (8002190 <HAL_GPIO_Init+0x30c>)
 800201c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800201e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002022:	60fb      	str	r3, [r7, #12]
 8002024:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002026:	4a5b      	ldr	r2, [pc, #364]	; (8002194 <HAL_GPIO_Init+0x310>)
 8002028:	69fb      	ldr	r3, [r7, #28]
 800202a:	089b      	lsrs	r3, r3, #2
 800202c:	3302      	adds	r3, #2
 800202e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002032:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002034:	69fb      	ldr	r3, [r7, #28]
 8002036:	f003 0303 	and.w	r3, r3, #3
 800203a:	009b      	lsls	r3, r3, #2
 800203c:	220f      	movs	r2, #15
 800203e:	fa02 f303 	lsl.w	r3, r2, r3
 8002042:	43db      	mvns	r3, r3
 8002044:	69ba      	ldr	r2, [r7, #24]
 8002046:	4013      	ands	r3, r2
 8002048:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	4a52      	ldr	r2, [pc, #328]	; (8002198 <HAL_GPIO_Init+0x314>)
 800204e:	4293      	cmp	r3, r2
 8002050:	d02b      	beq.n	80020aa <HAL_GPIO_Init+0x226>
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	4a51      	ldr	r2, [pc, #324]	; (800219c <HAL_GPIO_Init+0x318>)
 8002056:	4293      	cmp	r3, r2
 8002058:	d025      	beq.n	80020a6 <HAL_GPIO_Init+0x222>
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	4a50      	ldr	r2, [pc, #320]	; (80021a0 <HAL_GPIO_Init+0x31c>)
 800205e:	4293      	cmp	r3, r2
 8002060:	d01f      	beq.n	80020a2 <HAL_GPIO_Init+0x21e>
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	4a4f      	ldr	r2, [pc, #316]	; (80021a4 <HAL_GPIO_Init+0x320>)
 8002066:	4293      	cmp	r3, r2
 8002068:	d019      	beq.n	800209e <HAL_GPIO_Init+0x21a>
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	4a4e      	ldr	r2, [pc, #312]	; (80021a8 <HAL_GPIO_Init+0x324>)
 800206e:	4293      	cmp	r3, r2
 8002070:	d013      	beq.n	800209a <HAL_GPIO_Init+0x216>
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	4a4d      	ldr	r2, [pc, #308]	; (80021ac <HAL_GPIO_Init+0x328>)
 8002076:	4293      	cmp	r3, r2
 8002078:	d00d      	beq.n	8002096 <HAL_GPIO_Init+0x212>
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	4a4c      	ldr	r2, [pc, #304]	; (80021b0 <HAL_GPIO_Init+0x32c>)
 800207e:	4293      	cmp	r3, r2
 8002080:	d007      	beq.n	8002092 <HAL_GPIO_Init+0x20e>
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	4a4b      	ldr	r2, [pc, #300]	; (80021b4 <HAL_GPIO_Init+0x330>)
 8002086:	4293      	cmp	r3, r2
 8002088:	d101      	bne.n	800208e <HAL_GPIO_Init+0x20a>
 800208a:	2307      	movs	r3, #7
 800208c:	e00e      	b.n	80020ac <HAL_GPIO_Init+0x228>
 800208e:	2308      	movs	r3, #8
 8002090:	e00c      	b.n	80020ac <HAL_GPIO_Init+0x228>
 8002092:	2306      	movs	r3, #6
 8002094:	e00a      	b.n	80020ac <HAL_GPIO_Init+0x228>
 8002096:	2305      	movs	r3, #5
 8002098:	e008      	b.n	80020ac <HAL_GPIO_Init+0x228>
 800209a:	2304      	movs	r3, #4
 800209c:	e006      	b.n	80020ac <HAL_GPIO_Init+0x228>
 800209e:	2303      	movs	r3, #3
 80020a0:	e004      	b.n	80020ac <HAL_GPIO_Init+0x228>
 80020a2:	2302      	movs	r3, #2
 80020a4:	e002      	b.n	80020ac <HAL_GPIO_Init+0x228>
 80020a6:	2301      	movs	r3, #1
 80020a8:	e000      	b.n	80020ac <HAL_GPIO_Init+0x228>
 80020aa:	2300      	movs	r3, #0
 80020ac:	69fa      	ldr	r2, [r7, #28]
 80020ae:	f002 0203 	and.w	r2, r2, #3
 80020b2:	0092      	lsls	r2, r2, #2
 80020b4:	4093      	lsls	r3, r2
 80020b6:	69ba      	ldr	r2, [r7, #24]
 80020b8:	4313      	orrs	r3, r2
 80020ba:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80020bc:	4935      	ldr	r1, [pc, #212]	; (8002194 <HAL_GPIO_Init+0x310>)
 80020be:	69fb      	ldr	r3, [r7, #28]
 80020c0:	089b      	lsrs	r3, r3, #2
 80020c2:	3302      	adds	r3, #2
 80020c4:	69ba      	ldr	r2, [r7, #24]
 80020c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80020ca:	4b3b      	ldr	r3, [pc, #236]	; (80021b8 <HAL_GPIO_Init+0x334>)
 80020cc:	689b      	ldr	r3, [r3, #8]
 80020ce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80020d0:	693b      	ldr	r3, [r7, #16]
 80020d2:	43db      	mvns	r3, r3
 80020d4:	69ba      	ldr	r2, [r7, #24]
 80020d6:	4013      	ands	r3, r2
 80020d8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80020da:	683b      	ldr	r3, [r7, #0]
 80020dc:	685b      	ldr	r3, [r3, #4]
 80020de:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d003      	beq.n	80020ee <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80020e6:	69ba      	ldr	r2, [r7, #24]
 80020e8:	693b      	ldr	r3, [r7, #16]
 80020ea:	4313      	orrs	r3, r2
 80020ec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80020ee:	4a32      	ldr	r2, [pc, #200]	; (80021b8 <HAL_GPIO_Init+0x334>)
 80020f0:	69bb      	ldr	r3, [r7, #24]
 80020f2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80020f4:	4b30      	ldr	r3, [pc, #192]	; (80021b8 <HAL_GPIO_Init+0x334>)
 80020f6:	68db      	ldr	r3, [r3, #12]
 80020f8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80020fa:	693b      	ldr	r3, [r7, #16]
 80020fc:	43db      	mvns	r3, r3
 80020fe:	69ba      	ldr	r2, [r7, #24]
 8002100:	4013      	ands	r3, r2
 8002102:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002104:	683b      	ldr	r3, [r7, #0]
 8002106:	685b      	ldr	r3, [r3, #4]
 8002108:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800210c:	2b00      	cmp	r3, #0
 800210e:	d003      	beq.n	8002118 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002110:	69ba      	ldr	r2, [r7, #24]
 8002112:	693b      	ldr	r3, [r7, #16]
 8002114:	4313      	orrs	r3, r2
 8002116:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002118:	4a27      	ldr	r2, [pc, #156]	; (80021b8 <HAL_GPIO_Init+0x334>)
 800211a:	69bb      	ldr	r3, [r7, #24]
 800211c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800211e:	4b26      	ldr	r3, [pc, #152]	; (80021b8 <HAL_GPIO_Init+0x334>)
 8002120:	685b      	ldr	r3, [r3, #4]
 8002122:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002124:	693b      	ldr	r3, [r7, #16]
 8002126:	43db      	mvns	r3, r3
 8002128:	69ba      	ldr	r2, [r7, #24]
 800212a:	4013      	ands	r3, r2
 800212c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800212e:	683b      	ldr	r3, [r7, #0]
 8002130:	685b      	ldr	r3, [r3, #4]
 8002132:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002136:	2b00      	cmp	r3, #0
 8002138:	d003      	beq.n	8002142 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800213a:	69ba      	ldr	r2, [r7, #24]
 800213c:	693b      	ldr	r3, [r7, #16]
 800213e:	4313      	orrs	r3, r2
 8002140:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002142:	4a1d      	ldr	r2, [pc, #116]	; (80021b8 <HAL_GPIO_Init+0x334>)
 8002144:	69bb      	ldr	r3, [r7, #24]
 8002146:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002148:	4b1b      	ldr	r3, [pc, #108]	; (80021b8 <HAL_GPIO_Init+0x334>)
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800214e:	693b      	ldr	r3, [r7, #16]
 8002150:	43db      	mvns	r3, r3
 8002152:	69ba      	ldr	r2, [r7, #24]
 8002154:	4013      	ands	r3, r2
 8002156:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002158:	683b      	ldr	r3, [r7, #0]
 800215a:	685b      	ldr	r3, [r3, #4]
 800215c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002160:	2b00      	cmp	r3, #0
 8002162:	d003      	beq.n	800216c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002164:	69ba      	ldr	r2, [r7, #24]
 8002166:	693b      	ldr	r3, [r7, #16]
 8002168:	4313      	orrs	r3, r2
 800216a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800216c:	4a12      	ldr	r2, [pc, #72]	; (80021b8 <HAL_GPIO_Init+0x334>)
 800216e:	69bb      	ldr	r3, [r7, #24]
 8002170:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002172:	69fb      	ldr	r3, [r7, #28]
 8002174:	3301      	adds	r3, #1
 8002176:	61fb      	str	r3, [r7, #28]
 8002178:	69fb      	ldr	r3, [r7, #28]
 800217a:	2b0f      	cmp	r3, #15
 800217c:	f67f ae90 	bls.w	8001ea0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002180:	bf00      	nop
 8002182:	bf00      	nop
 8002184:	3724      	adds	r7, #36	; 0x24
 8002186:	46bd      	mov	sp, r7
 8002188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218c:	4770      	bx	lr
 800218e:	bf00      	nop
 8002190:	40023800 	.word	0x40023800
 8002194:	40013800 	.word	0x40013800
 8002198:	40020000 	.word	0x40020000
 800219c:	40020400 	.word	0x40020400
 80021a0:	40020800 	.word	0x40020800
 80021a4:	40020c00 	.word	0x40020c00
 80021a8:	40021000 	.word	0x40021000
 80021ac:	40021400 	.word	0x40021400
 80021b0:	40021800 	.word	0x40021800
 80021b4:	40021c00 	.word	0x40021c00
 80021b8:	40013c00 	.word	0x40013c00

080021bc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	b084      	sub	sp, #16
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d101      	bne.n	80021ce <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80021ca:	2301      	movs	r3, #1
 80021cc:	e12b      	b.n	8002426 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80021d4:	b2db      	uxtb	r3, r3
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d106      	bne.n	80021e8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	2200      	movs	r2, #0
 80021de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80021e2:	6878      	ldr	r0, [r7, #4]
 80021e4:	f7ff fb64 	bl	80018b0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	2224      	movs	r2, #36	; 0x24
 80021ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	681a      	ldr	r2, [r3, #0]
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	f022 0201 	bic.w	r2, r2, #1
 80021fe:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	681a      	ldr	r2, [r3, #0]
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800220e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	681a      	ldr	r2, [r3, #0]
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800221e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002220:	f001 fbbc 	bl	800399c <HAL_RCC_GetPCLK1Freq>
 8002224:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	685b      	ldr	r3, [r3, #4]
 800222a:	4a81      	ldr	r2, [pc, #516]	; (8002430 <HAL_I2C_Init+0x274>)
 800222c:	4293      	cmp	r3, r2
 800222e:	d807      	bhi.n	8002240 <HAL_I2C_Init+0x84>
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	4a80      	ldr	r2, [pc, #512]	; (8002434 <HAL_I2C_Init+0x278>)
 8002234:	4293      	cmp	r3, r2
 8002236:	bf94      	ite	ls
 8002238:	2301      	movls	r3, #1
 800223a:	2300      	movhi	r3, #0
 800223c:	b2db      	uxtb	r3, r3
 800223e:	e006      	b.n	800224e <HAL_I2C_Init+0x92>
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	4a7d      	ldr	r2, [pc, #500]	; (8002438 <HAL_I2C_Init+0x27c>)
 8002244:	4293      	cmp	r3, r2
 8002246:	bf94      	ite	ls
 8002248:	2301      	movls	r3, #1
 800224a:	2300      	movhi	r3, #0
 800224c:	b2db      	uxtb	r3, r3
 800224e:	2b00      	cmp	r3, #0
 8002250:	d001      	beq.n	8002256 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002252:	2301      	movs	r3, #1
 8002254:	e0e7      	b.n	8002426 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	4a78      	ldr	r2, [pc, #480]	; (800243c <HAL_I2C_Init+0x280>)
 800225a:	fba2 2303 	umull	r2, r3, r2, r3
 800225e:	0c9b      	lsrs	r3, r3, #18
 8002260:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	685b      	ldr	r3, [r3, #4]
 8002268:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	68ba      	ldr	r2, [r7, #8]
 8002272:	430a      	orrs	r2, r1
 8002274:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	6a1b      	ldr	r3, [r3, #32]
 800227c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	685b      	ldr	r3, [r3, #4]
 8002284:	4a6a      	ldr	r2, [pc, #424]	; (8002430 <HAL_I2C_Init+0x274>)
 8002286:	4293      	cmp	r3, r2
 8002288:	d802      	bhi.n	8002290 <HAL_I2C_Init+0xd4>
 800228a:	68bb      	ldr	r3, [r7, #8]
 800228c:	3301      	adds	r3, #1
 800228e:	e009      	b.n	80022a4 <HAL_I2C_Init+0xe8>
 8002290:	68bb      	ldr	r3, [r7, #8]
 8002292:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002296:	fb02 f303 	mul.w	r3, r2, r3
 800229a:	4a69      	ldr	r2, [pc, #420]	; (8002440 <HAL_I2C_Init+0x284>)
 800229c:	fba2 2303 	umull	r2, r3, r2, r3
 80022a0:	099b      	lsrs	r3, r3, #6
 80022a2:	3301      	adds	r3, #1
 80022a4:	687a      	ldr	r2, [r7, #4]
 80022a6:	6812      	ldr	r2, [r2, #0]
 80022a8:	430b      	orrs	r3, r1
 80022aa:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	69db      	ldr	r3, [r3, #28]
 80022b2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80022b6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	685b      	ldr	r3, [r3, #4]
 80022be:	495c      	ldr	r1, [pc, #368]	; (8002430 <HAL_I2C_Init+0x274>)
 80022c0:	428b      	cmp	r3, r1
 80022c2:	d819      	bhi.n	80022f8 <HAL_I2C_Init+0x13c>
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	1e59      	subs	r1, r3, #1
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	685b      	ldr	r3, [r3, #4]
 80022cc:	005b      	lsls	r3, r3, #1
 80022ce:	fbb1 f3f3 	udiv	r3, r1, r3
 80022d2:	1c59      	adds	r1, r3, #1
 80022d4:	f640 73fc 	movw	r3, #4092	; 0xffc
 80022d8:	400b      	ands	r3, r1
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d00a      	beq.n	80022f4 <HAL_I2C_Init+0x138>
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	1e59      	subs	r1, r3, #1
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	685b      	ldr	r3, [r3, #4]
 80022e6:	005b      	lsls	r3, r3, #1
 80022e8:	fbb1 f3f3 	udiv	r3, r1, r3
 80022ec:	3301      	adds	r3, #1
 80022ee:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80022f2:	e051      	b.n	8002398 <HAL_I2C_Init+0x1dc>
 80022f4:	2304      	movs	r3, #4
 80022f6:	e04f      	b.n	8002398 <HAL_I2C_Init+0x1dc>
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	689b      	ldr	r3, [r3, #8]
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d111      	bne.n	8002324 <HAL_I2C_Init+0x168>
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	1e58      	subs	r0, r3, #1
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	6859      	ldr	r1, [r3, #4]
 8002308:	460b      	mov	r3, r1
 800230a:	005b      	lsls	r3, r3, #1
 800230c:	440b      	add	r3, r1
 800230e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002312:	3301      	adds	r3, #1
 8002314:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002318:	2b00      	cmp	r3, #0
 800231a:	bf0c      	ite	eq
 800231c:	2301      	moveq	r3, #1
 800231e:	2300      	movne	r3, #0
 8002320:	b2db      	uxtb	r3, r3
 8002322:	e012      	b.n	800234a <HAL_I2C_Init+0x18e>
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	1e58      	subs	r0, r3, #1
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	6859      	ldr	r1, [r3, #4]
 800232c:	460b      	mov	r3, r1
 800232e:	009b      	lsls	r3, r3, #2
 8002330:	440b      	add	r3, r1
 8002332:	0099      	lsls	r1, r3, #2
 8002334:	440b      	add	r3, r1
 8002336:	fbb0 f3f3 	udiv	r3, r0, r3
 800233a:	3301      	adds	r3, #1
 800233c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002340:	2b00      	cmp	r3, #0
 8002342:	bf0c      	ite	eq
 8002344:	2301      	moveq	r3, #1
 8002346:	2300      	movne	r3, #0
 8002348:	b2db      	uxtb	r3, r3
 800234a:	2b00      	cmp	r3, #0
 800234c:	d001      	beq.n	8002352 <HAL_I2C_Init+0x196>
 800234e:	2301      	movs	r3, #1
 8002350:	e022      	b.n	8002398 <HAL_I2C_Init+0x1dc>
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	689b      	ldr	r3, [r3, #8]
 8002356:	2b00      	cmp	r3, #0
 8002358:	d10e      	bne.n	8002378 <HAL_I2C_Init+0x1bc>
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	1e58      	subs	r0, r3, #1
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	6859      	ldr	r1, [r3, #4]
 8002362:	460b      	mov	r3, r1
 8002364:	005b      	lsls	r3, r3, #1
 8002366:	440b      	add	r3, r1
 8002368:	fbb0 f3f3 	udiv	r3, r0, r3
 800236c:	3301      	adds	r3, #1
 800236e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002372:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002376:	e00f      	b.n	8002398 <HAL_I2C_Init+0x1dc>
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	1e58      	subs	r0, r3, #1
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	6859      	ldr	r1, [r3, #4]
 8002380:	460b      	mov	r3, r1
 8002382:	009b      	lsls	r3, r3, #2
 8002384:	440b      	add	r3, r1
 8002386:	0099      	lsls	r1, r3, #2
 8002388:	440b      	add	r3, r1
 800238a:	fbb0 f3f3 	udiv	r3, r0, r3
 800238e:	3301      	adds	r3, #1
 8002390:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002394:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002398:	6879      	ldr	r1, [r7, #4]
 800239a:	6809      	ldr	r1, [r1, #0]
 800239c:	4313      	orrs	r3, r2
 800239e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	69da      	ldr	r2, [r3, #28]
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	6a1b      	ldr	r3, [r3, #32]
 80023b2:	431a      	orrs	r2, r3
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	430a      	orrs	r2, r1
 80023ba:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	689b      	ldr	r3, [r3, #8]
 80023c2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80023c6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80023ca:	687a      	ldr	r2, [r7, #4]
 80023cc:	6911      	ldr	r1, [r2, #16]
 80023ce:	687a      	ldr	r2, [r7, #4]
 80023d0:	68d2      	ldr	r2, [r2, #12]
 80023d2:	4311      	orrs	r1, r2
 80023d4:	687a      	ldr	r2, [r7, #4]
 80023d6:	6812      	ldr	r2, [r2, #0]
 80023d8:	430b      	orrs	r3, r1
 80023da:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	68db      	ldr	r3, [r3, #12]
 80023e2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	695a      	ldr	r2, [r3, #20]
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	699b      	ldr	r3, [r3, #24]
 80023ee:	431a      	orrs	r2, r3
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	430a      	orrs	r2, r1
 80023f6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	681a      	ldr	r2, [r3, #0]
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	f042 0201 	orr.w	r2, r2, #1
 8002406:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	2200      	movs	r2, #0
 800240c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	2220      	movs	r2, #32
 8002412:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	2200      	movs	r2, #0
 800241a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	2200      	movs	r2, #0
 8002420:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002424:	2300      	movs	r3, #0
}
 8002426:	4618      	mov	r0, r3
 8002428:	3710      	adds	r7, #16
 800242a:	46bd      	mov	sp, r7
 800242c:	bd80      	pop	{r7, pc}
 800242e:	bf00      	nop
 8002430:	000186a0 	.word	0x000186a0
 8002434:	001e847f 	.word	0x001e847f
 8002438:	003d08ff 	.word	0x003d08ff
 800243c:	431bde83 	.word	0x431bde83
 8002440:	10624dd3 	.word	0x10624dd3

08002444 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	b088      	sub	sp, #32
 8002448:	af02      	add	r7, sp, #8
 800244a:	60f8      	str	r0, [r7, #12]
 800244c:	4608      	mov	r0, r1
 800244e:	4611      	mov	r1, r2
 8002450:	461a      	mov	r2, r3
 8002452:	4603      	mov	r3, r0
 8002454:	817b      	strh	r3, [r7, #10]
 8002456:	460b      	mov	r3, r1
 8002458:	813b      	strh	r3, [r7, #8]
 800245a:	4613      	mov	r3, r2
 800245c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800245e:	f7ff fbfb 	bl	8001c58 <HAL_GetTick>
 8002462:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800246a:	b2db      	uxtb	r3, r3
 800246c:	2b20      	cmp	r3, #32
 800246e:	f040 80d9 	bne.w	8002624 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002472:	697b      	ldr	r3, [r7, #20]
 8002474:	9300      	str	r3, [sp, #0]
 8002476:	2319      	movs	r3, #25
 8002478:	2201      	movs	r2, #1
 800247a:	496d      	ldr	r1, [pc, #436]	; (8002630 <HAL_I2C_Mem_Write+0x1ec>)
 800247c:	68f8      	ldr	r0, [r7, #12]
 800247e:	f000 fc7f 	bl	8002d80 <I2C_WaitOnFlagUntilTimeout>
 8002482:	4603      	mov	r3, r0
 8002484:	2b00      	cmp	r3, #0
 8002486:	d001      	beq.n	800248c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8002488:	2302      	movs	r3, #2
 800248a:	e0cc      	b.n	8002626 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002492:	2b01      	cmp	r3, #1
 8002494:	d101      	bne.n	800249a <HAL_I2C_Mem_Write+0x56>
 8002496:	2302      	movs	r3, #2
 8002498:	e0c5      	b.n	8002626 <HAL_I2C_Mem_Write+0x1e2>
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	2201      	movs	r2, #1
 800249e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	f003 0301 	and.w	r3, r3, #1
 80024ac:	2b01      	cmp	r3, #1
 80024ae:	d007      	beq.n	80024c0 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	681a      	ldr	r2, [r3, #0]
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	f042 0201 	orr.w	r2, r2, #1
 80024be:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	681a      	ldr	r2, [r3, #0]
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80024ce:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	2221      	movs	r2, #33	; 0x21
 80024d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	2240      	movs	r2, #64	; 0x40
 80024dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	2200      	movs	r2, #0
 80024e4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	6a3a      	ldr	r2, [r7, #32]
 80024ea:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80024f0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80024f6:	b29a      	uxth	r2, r3
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	4a4d      	ldr	r2, [pc, #308]	; (8002634 <HAL_I2C_Mem_Write+0x1f0>)
 8002500:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002502:	88f8      	ldrh	r0, [r7, #6]
 8002504:	893a      	ldrh	r2, [r7, #8]
 8002506:	8979      	ldrh	r1, [r7, #10]
 8002508:	697b      	ldr	r3, [r7, #20]
 800250a:	9301      	str	r3, [sp, #4]
 800250c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800250e:	9300      	str	r3, [sp, #0]
 8002510:	4603      	mov	r3, r0
 8002512:	68f8      	ldr	r0, [r7, #12]
 8002514:	f000 fab6 	bl	8002a84 <I2C_RequestMemoryWrite>
 8002518:	4603      	mov	r3, r0
 800251a:	2b00      	cmp	r3, #0
 800251c:	d052      	beq.n	80025c4 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800251e:	2301      	movs	r3, #1
 8002520:	e081      	b.n	8002626 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002522:	697a      	ldr	r2, [r7, #20]
 8002524:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002526:	68f8      	ldr	r0, [r7, #12]
 8002528:	f000 fd00 	bl	8002f2c <I2C_WaitOnTXEFlagUntilTimeout>
 800252c:	4603      	mov	r3, r0
 800252e:	2b00      	cmp	r3, #0
 8002530:	d00d      	beq.n	800254e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002536:	2b04      	cmp	r3, #4
 8002538:	d107      	bne.n	800254a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	681a      	ldr	r2, [r3, #0]
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002548:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800254a:	2301      	movs	r3, #1
 800254c:	e06b      	b.n	8002626 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002552:	781a      	ldrb	r2, [r3, #0]
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800255e:	1c5a      	adds	r2, r3, #1
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002568:	3b01      	subs	r3, #1
 800256a:	b29a      	uxth	r2, r3
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002574:	b29b      	uxth	r3, r3
 8002576:	3b01      	subs	r3, #1
 8002578:	b29a      	uxth	r2, r3
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	695b      	ldr	r3, [r3, #20]
 8002584:	f003 0304 	and.w	r3, r3, #4
 8002588:	2b04      	cmp	r3, #4
 800258a:	d11b      	bne.n	80025c4 <HAL_I2C_Mem_Write+0x180>
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002590:	2b00      	cmp	r3, #0
 8002592:	d017      	beq.n	80025c4 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002598:	781a      	ldrb	r2, [r3, #0]
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025a4:	1c5a      	adds	r2, r3, #1
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80025ae:	3b01      	subs	r3, #1
 80025b0:	b29a      	uxth	r2, r3
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80025ba:	b29b      	uxth	r3, r3
 80025bc:	3b01      	subs	r3, #1
 80025be:	b29a      	uxth	r2, r3
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d1aa      	bne.n	8002522 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80025cc:	697a      	ldr	r2, [r7, #20]
 80025ce:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80025d0:	68f8      	ldr	r0, [r7, #12]
 80025d2:	f000 fcec 	bl	8002fae <I2C_WaitOnBTFFlagUntilTimeout>
 80025d6:	4603      	mov	r3, r0
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d00d      	beq.n	80025f8 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025e0:	2b04      	cmp	r3, #4
 80025e2:	d107      	bne.n	80025f4 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	681a      	ldr	r2, [r3, #0]
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80025f2:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80025f4:	2301      	movs	r3, #1
 80025f6:	e016      	b.n	8002626 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	681a      	ldr	r2, [r3, #0]
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002606:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	2220      	movs	r2, #32
 800260c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	2200      	movs	r2, #0
 8002614:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	2200      	movs	r2, #0
 800261c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002620:	2300      	movs	r3, #0
 8002622:	e000      	b.n	8002626 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8002624:	2302      	movs	r3, #2
  }
}
 8002626:	4618      	mov	r0, r3
 8002628:	3718      	adds	r7, #24
 800262a:	46bd      	mov	sp, r7
 800262c:	bd80      	pop	{r7, pc}
 800262e:	bf00      	nop
 8002630:	00100002 	.word	0x00100002
 8002634:	ffff0000 	.word	0xffff0000

08002638 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	b08c      	sub	sp, #48	; 0x30
 800263c:	af02      	add	r7, sp, #8
 800263e:	60f8      	str	r0, [r7, #12]
 8002640:	4608      	mov	r0, r1
 8002642:	4611      	mov	r1, r2
 8002644:	461a      	mov	r2, r3
 8002646:	4603      	mov	r3, r0
 8002648:	817b      	strh	r3, [r7, #10]
 800264a:	460b      	mov	r3, r1
 800264c:	813b      	strh	r3, [r7, #8]
 800264e:	4613      	mov	r3, r2
 8002650:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002652:	f7ff fb01 	bl	8001c58 <HAL_GetTick>
 8002656:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800265e:	b2db      	uxtb	r3, r3
 8002660:	2b20      	cmp	r3, #32
 8002662:	f040 8208 	bne.w	8002a76 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002666:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002668:	9300      	str	r3, [sp, #0]
 800266a:	2319      	movs	r3, #25
 800266c:	2201      	movs	r2, #1
 800266e:	497b      	ldr	r1, [pc, #492]	; (800285c <HAL_I2C_Mem_Read+0x224>)
 8002670:	68f8      	ldr	r0, [r7, #12]
 8002672:	f000 fb85 	bl	8002d80 <I2C_WaitOnFlagUntilTimeout>
 8002676:	4603      	mov	r3, r0
 8002678:	2b00      	cmp	r3, #0
 800267a:	d001      	beq.n	8002680 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 800267c:	2302      	movs	r3, #2
 800267e:	e1fb      	b.n	8002a78 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002686:	2b01      	cmp	r3, #1
 8002688:	d101      	bne.n	800268e <HAL_I2C_Mem_Read+0x56>
 800268a:	2302      	movs	r3, #2
 800268c:	e1f4      	b.n	8002a78 <HAL_I2C_Mem_Read+0x440>
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	2201      	movs	r2, #1
 8002692:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	f003 0301 	and.w	r3, r3, #1
 80026a0:	2b01      	cmp	r3, #1
 80026a2:	d007      	beq.n	80026b4 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	681a      	ldr	r2, [r3, #0]
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	f042 0201 	orr.w	r2, r2, #1
 80026b2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	681a      	ldr	r2, [r3, #0]
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80026c2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	2222      	movs	r2, #34	; 0x22
 80026c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	2240      	movs	r2, #64	; 0x40
 80026d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	2200      	movs	r2, #0
 80026d8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80026de:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80026e4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80026ea:	b29a      	uxth	r2, r3
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	4a5b      	ldr	r2, [pc, #364]	; (8002860 <HAL_I2C_Mem_Read+0x228>)
 80026f4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80026f6:	88f8      	ldrh	r0, [r7, #6]
 80026f8:	893a      	ldrh	r2, [r7, #8]
 80026fa:	8979      	ldrh	r1, [r7, #10]
 80026fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026fe:	9301      	str	r3, [sp, #4]
 8002700:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002702:	9300      	str	r3, [sp, #0]
 8002704:	4603      	mov	r3, r0
 8002706:	68f8      	ldr	r0, [r7, #12]
 8002708:	f000 fa52 	bl	8002bb0 <I2C_RequestMemoryRead>
 800270c:	4603      	mov	r3, r0
 800270e:	2b00      	cmp	r3, #0
 8002710:	d001      	beq.n	8002716 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8002712:	2301      	movs	r3, #1
 8002714:	e1b0      	b.n	8002a78 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800271a:	2b00      	cmp	r3, #0
 800271c:	d113      	bne.n	8002746 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800271e:	2300      	movs	r3, #0
 8002720:	623b      	str	r3, [r7, #32]
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	695b      	ldr	r3, [r3, #20]
 8002728:	623b      	str	r3, [r7, #32]
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	699b      	ldr	r3, [r3, #24]
 8002730:	623b      	str	r3, [r7, #32]
 8002732:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	681a      	ldr	r2, [r3, #0]
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002742:	601a      	str	r2, [r3, #0]
 8002744:	e184      	b.n	8002a50 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800274a:	2b01      	cmp	r3, #1
 800274c:	d11b      	bne.n	8002786 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	681a      	ldr	r2, [r3, #0]
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800275c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800275e:	2300      	movs	r3, #0
 8002760:	61fb      	str	r3, [r7, #28]
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	695b      	ldr	r3, [r3, #20]
 8002768:	61fb      	str	r3, [r7, #28]
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	699b      	ldr	r3, [r3, #24]
 8002770:	61fb      	str	r3, [r7, #28]
 8002772:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	681a      	ldr	r2, [r3, #0]
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002782:	601a      	str	r2, [r3, #0]
 8002784:	e164      	b.n	8002a50 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800278a:	2b02      	cmp	r3, #2
 800278c:	d11b      	bne.n	80027c6 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	681a      	ldr	r2, [r3, #0]
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800279c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	681a      	ldr	r2, [r3, #0]
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80027ac:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80027ae:	2300      	movs	r3, #0
 80027b0:	61bb      	str	r3, [r7, #24]
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	695b      	ldr	r3, [r3, #20]
 80027b8:	61bb      	str	r3, [r7, #24]
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	699b      	ldr	r3, [r3, #24]
 80027c0:	61bb      	str	r3, [r7, #24]
 80027c2:	69bb      	ldr	r3, [r7, #24]
 80027c4:	e144      	b.n	8002a50 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80027c6:	2300      	movs	r3, #0
 80027c8:	617b      	str	r3, [r7, #20]
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	695b      	ldr	r3, [r3, #20]
 80027d0:	617b      	str	r3, [r7, #20]
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	699b      	ldr	r3, [r3, #24]
 80027d8:	617b      	str	r3, [r7, #20]
 80027da:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80027dc:	e138      	b.n	8002a50 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80027e2:	2b03      	cmp	r3, #3
 80027e4:	f200 80f1 	bhi.w	80029ca <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80027ec:	2b01      	cmp	r3, #1
 80027ee:	d123      	bne.n	8002838 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80027f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80027f2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80027f4:	68f8      	ldr	r0, [r7, #12]
 80027f6:	f000 fc1b 	bl	8003030 <I2C_WaitOnRXNEFlagUntilTimeout>
 80027fa:	4603      	mov	r3, r0
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d001      	beq.n	8002804 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8002800:	2301      	movs	r3, #1
 8002802:	e139      	b.n	8002a78 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	691a      	ldr	r2, [r3, #16]
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800280e:	b2d2      	uxtb	r2, r2
 8002810:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002816:	1c5a      	adds	r2, r3, #1
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002820:	3b01      	subs	r3, #1
 8002822:	b29a      	uxth	r2, r3
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800282c:	b29b      	uxth	r3, r3
 800282e:	3b01      	subs	r3, #1
 8002830:	b29a      	uxth	r2, r3
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002836:	e10b      	b.n	8002a50 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800283c:	2b02      	cmp	r3, #2
 800283e:	d14e      	bne.n	80028de <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002840:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002842:	9300      	str	r3, [sp, #0]
 8002844:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002846:	2200      	movs	r2, #0
 8002848:	4906      	ldr	r1, [pc, #24]	; (8002864 <HAL_I2C_Mem_Read+0x22c>)
 800284a:	68f8      	ldr	r0, [r7, #12]
 800284c:	f000 fa98 	bl	8002d80 <I2C_WaitOnFlagUntilTimeout>
 8002850:	4603      	mov	r3, r0
 8002852:	2b00      	cmp	r3, #0
 8002854:	d008      	beq.n	8002868 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8002856:	2301      	movs	r3, #1
 8002858:	e10e      	b.n	8002a78 <HAL_I2C_Mem_Read+0x440>
 800285a:	bf00      	nop
 800285c:	00100002 	.word	0x00100002
 8002860:	ffff0000 	.word	0xffff0000
 8002864:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	681a      	ldr	r2, [r3, #0]
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002876:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	691a      	ldr	r2, [r3, #16]
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002882:	b2d2      	uxtb	r2, r2
 8002884:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800288a:	1c5a      	adds	r2, r3, #1
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002894:	3b01      	subs	r3, #1
 8002896:	b29a      	uxth	r2, r3
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80028a0:	b29b      	uxth	r3, r3
 80028a2:	3b01      	subs	r3, #1
 80028a4:	b29a      	uxth	r2, r3
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	691a      	ldr	r2, [r3, #16]
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028b4:	b2d2      	uxtb	r2, r2
 80028b6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028bc:	1c5a      	adds	r2, r3, #1
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028c6:	3b01      	subs	r3, #1
 80028c8:	b29a      	uxth	r2, r3
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80028d2:	b29b      	uxth	r3, r3
 80028d4:	3b01      	subs	r3, #1
 80028d6:	b29a      	uxth	r2, r3
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	855a      	strh	r2, [r3, #42]	; 0x2a
 80028dc:	e0b8      	b.n	8002a50 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80028de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028e0:	9300      	str	r3, [sp, #0]
 80028e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80028e4:	2200      	movs	r2, #0
 80028e6:	4966      	ldr	r1, [pc, #408]	; (8002a80 <HAL_I2C_Mem_Read+0x448>)
 80028e8:	68f8      	ldr	r0, [r7, #12]
 80028ea:	f000 fa49 	bl	8002d80 <I2C_WaitOnFlagUntilTimeout>
 80028ee:	4603      	mov	r3, r0
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d001      	beq.n	80028f8 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80028f4:	2301      	movs	r3, #1
 80028f6:	e0bf      	b.n	8002a78 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	681a      	ldr	r2, [r3, #0]
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002906:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	691a      	ldr	r2, [r3, #16]
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002912:	b2d2      	uxtb	r2, r2
 8002914:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800291a:	1c5a      	adds	r2, r3, #1
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002924:	3b01      	subs	r3, #1
 8002926:	b29a      	uxth	r2, r3
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002930:	b29b      	uxth	r3, r3
 8002932:	3b01      	subs	r3, #1
 8002934:	b29a      	uxth	r2, r3
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800293a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800293c:	9300      	str	r3, [sp, #0]
 800293e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002940:	2200      	movs	r2, #0
 8002942:	494f      	ldr	r1, [pc, #316]	; (8002a80 <HAL_I2C_Mem_Read+0x448>)
 8002944:	68f8      	ldr	r0, [r7, #12]
 8002946:	f000 fa1b 	bl	8002d80 <I2C_WaitOnFlagUntilTimeout>
 800294a:	4603      	mov	r3, r0
 800294c:	2b00      	cmp	r3, #0
 800294e:	d001      	beq.n	8002954 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8002950:	2301      	movs	r3, #1
 8002952:	e091      	b.n	8002a78 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	681a      	ldr	r2, [r3, #0]
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002962:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	691a      	ldr	r2, [r3, #16]
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800296e:	b2d2      	uxtb	r2, r2
 8002970:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002976:	1c5a      	adds	r2, r3, #1
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002980:	3b01      	subs	r3, #1
 8002982:	b29a      	uxth	r2, r3
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800298c:	b29b      	uxth	r3, r3
 800298e:	3b01      	subs	r3, #1
 8002990:	b29a      	uxth	r2, r3
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	691a      	ldr	r2, [r3, #16]
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029a0:	b2d2      	uxtb	r2, r2
 80029a2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029a8:	1c5a      	adds	r2, r3, #1
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80029b2:	3b01      	subs	r3, #1
 80029b4:	b29a      	uxth	r2, r3
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80029be:	b29b      	uxth	r3, r3
 80029c0:	3b01      	subs	r3, #1
 80029c2:	b29a      	uxth	r2, r3
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	855a      	strh	r2, [r3, #42]	; 0x2a
 80029c8:	e042      	b.n	8002a50 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80029ca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80029cc:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80029ce:	68f8      	ldr	r0, [r7, #12]
 80029d0:	f000 fb2e 	bl	8003030 <I2C_WaitOnRXNEFlagUntilTimeout>
 80029d4:	4603      	mov	r3, r0
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d001      	beq.n	80029de <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80029da:	2301      	movs	r3, #1
 80029dc:	e04c      	b.n	8002a78 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	691a      	ldr	r2, [r3, #16]
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029e8:	b2d2      	uxtb	r2, r2
 80029ea:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029f0:	1c5a      	adds	r2, r3, #1
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80029fa:	3b01      	subs	r3, #1
 80029fc:	b29a      	uxth	r2, r3
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a06:	b29b      	uxth	r3, r3
 8002a08:	3b01      	subs	r3, #1
 8002a0a:	b29a      	uxth	r2, r3
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	695b      	ldr	r3, [r3, #20]
 8002a16:	f003 0304 	and.w	r3, r3, #4
 8002a1a:	2b04      	cmp	r3, #4
 8002a1c:	d118      	bne.n	8002a50 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	691a      	ldr	r2, [r3, #16]
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a28:	b2d2      	uxtb	r2, r2
 8002a2a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a30:	1c5a      	adds	r2, r3, #1
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a3a:	3b01      	subs	r3, #1
 8002a3c:	b29a      	uxth	r2, r3
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a46:	b29b      	uxth	r3, r3
 8002a48:	3b01      	subs	r3, #1
 8002a4a:	b29a      	uxth	r2, r3
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	f47f aec2 	bne.w	80027de <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	2220      	movs	r2, #32
 8002a5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	2200      	movs	r2, #0
 8002a66:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	2200      	movs	r2, #0
 8002a6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002a72:	2300      	movs	r3, #0
 8002a74:	e000      	b.n	8002a78 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8002a76:	2302      	movs	r3, #2
  }
}
 8002a78:	4618      	mov	r0, r3
 8002a7a:	3728      	adds	r7, #40	; 0x28
 8002a7c:	46bd      	mov	sp, r7
 8002a7e:	bd80      	pop	{r7, pc}
 8002a80:	00010004 	.word	0x00010004

08002a84 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002a84:	b580      	push	{r7, lr}
 8002a86:	b088      	sub	sp, #32
 8002a88:	af02      	add	r7, sp, #8
 8002a8a:	60f8      	str	r0, [r7, #12]
 8002a8c:	4608      	mov	r0, r1
 8002a8e:	4611      	mov	r1, r2
 8002a90:	461a      	mov	r2, r3
 8002a92:	4603      	mov	r3, r0
 8002a94:	817b      	strh	r3, [r7, #10]
 8002a96:	460b      	mov	r3, r1
 8002a98:	813b      	strh	r3, [r7, #8]
 8002a9a:	4613      	mov	r3, r2
 8002a9c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	681a      	ldr	r2, [r3, #0]
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002aac:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002aae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ab0:	9300      	str	r3, [sp, #0]
 8002ab2:	6a3b      	ldr	r3, [r7, #32]
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002aba:	68f8      	ldr	r0, [r7, #12]
 8002abc:	f000 f960 	bl	8002d80 <I2C_WaitOnFlagUntilTimeout>
 8002ac0:	4603      	mov	r3, r0
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d00d      	beq.n	8002ae2 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ad0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002ad4:	d103      	bne.n	8002ade <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002adc:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002ade:	2303      	movs	r3, #3
 8002ae0:	e05f      	b.n	8002ba2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002ae2:	897b      	ldrh	r3, [r7, #10]
 8002ae4:	b2db      	uxtb	r3, r3
 8002ae6:	461a      	mov	r2, r3
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002af0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002af2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002af4:	6a3a      	ldr	r2, [r7, #32]
 8002af6:	492d      	ldr	r1, [pc, #180]	; (8002bac <I2C_RequestMemoryWrite+0x128>)
 8002af8:	68f8      	ldr	r0, [r7, #12]
 8002afa:	f000 f998 	bl	8002e2e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002afe:	4603      	mov	r3, r0
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d001      	beq.n	8002b08 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8002b04:	2301      	movs	r3, #1
 8002b06:	e04c      	b.n	8002ba2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002b08:	2300      	movs	r3, #0
 8002b0a:	617b      	str	r3, [r7, #20]
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	695b      	ldr	r3, [r3, #20]
 8002b12:	617b      	str	r3, [r7, #20]
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	699b      	ldr	r3, [r3, #24]
 8002b1a:	617b      	str	r3, [r7, #20]
 8002b1c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002b1e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002b20:	6a39      	ldr	r1, [r7, #32]
 8002b22:	68f8      	ldr	r0, [r7, #12]
 8002b24:	f000 fa02 	bl	8002f2c <I2C_WaitOnTXEFlagUntilTimeout>
 8002b28:	4603      	mov	r3, r0
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d00d      	beq.n	8002b4a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b32:	2b04      	cmp	r3, #4
 8002b34:	d107      	bne.n	8002b46 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	681a      	ldr	r2, [r3, #0]
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002b44:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002b46:	2301      	movs	r3, #1
 8002b48:	e02b      	b.n	8002ba2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002b4a:	88fb      	ldrh	r3, [r7, #6]
 8002b4c:	2b01      	cmp	r3, #1
 8002b4e:	d105      	bne.n	8002b5c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002b50:	893b      	ldrh	r3, [r7, #8]
 8002b52:	b2da      	uxtb	r2, r3
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	611a      	str	r2, [r3, #16]
 8002b5a:	e021      	b.n	8002ba0 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002b5c:	893b      	ldrh	r3, [r7, #8]
 8002b5e:	0a1b      	lsrs	r3, r3, #8
 8002b60:	b29b      	uxth	r3, r3
 8002b62:	b2da      	uxtb	r2, r3
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002b6a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002b6c:	6a39      	ldr	r1, [r7, #32]
 8002b6e:	68f8      	ldr	r0, [r7, #12]
 8002b70:	f000 f9dc 	bl	8002f2c <I2C_WaitOnTXEFlagUntilTimeout>
 8002b74:	4603      	mov	r3, r0
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d00d      	beq.n	8002b96 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b7e:	2b04      	cmp	r3, #4
 8002b80:	d107      	bne.n	8002b92 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	681a      	ldr	r2, [r3, #0]
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002b90:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002b92:	2301      	movs	r3, #1
 8002b94:	e005      	b.n	8002ba2 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002b96:	893b      	ldrh	r3, [r7, #8]
 8002b98:	b2da      	uxtb	r2, r3
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8002ba0:	2300      	movs	r3, #0
}
 8002ba2:	4618      	mov	r0, r3
 8002ba4:	3718      	adds	r7, #24
 8002ba6:	46bd      	mov	sp, r7
 8002ba8:	bd80      	pop	{r7, pc}
 8002baa:	bf00      	nop
 8002bac:	00010002 	.word	0x00010002

08002bb0 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002bb0:	b580      	push	{r7, lr}
 8002bb2:	b088      	sub	sp, #32
 8002bb4:	af02      	add	r7, sp, #8
 8002bb6:	60f8      	str	r0, [r7, #12]
 8002bb8:	4608      	mov	r0, r1
 8002bba:	4611      	mov	r1, r2
 8002bbc:	461a      	mov	r2, r3
 8002bbe:	4603      	mov	r3, r0
 8002bc0:	817b      	strh	r3, [r7, #10]
 8002bc2:	460b      	mov	r3, r1
 8002bc4:	813b      	strh	r3, [r7, #8]
 8002bc6:	4613      	mov	r3, r2
 8002bc8:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	681a      	ldr	r2, [r3, #0]
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002bd8:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	681a      	ldr	r2, [r3, #0]
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002be8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002bea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bec:	9300      	str	r3, [sp, #0]
 8002bee:	6a3b      	ldr	r3, [r7, #32]
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002bf6:	68f8      	ldr	r0, [r7, #12]
 8002bf8:	f000 f8c2 	bl	8002d80 <I2C_WaitOnFlagUntilTimeout>
 8002bfc:	4603      	mov	r3, r0
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d00d      	beq.n	8002c1e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c0c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002c10:	d103      	bne.n	8002c1a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002c18:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002c1a:	2303      	movs	r3, #3
 8002c1c:	e0aa      	b.n	8002d74 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002c1e:	897b      	ldrh	r3, [r7, #10]
 8002c20:	b2db      	uxtb	r3, r3
 8002c22:	461a      	mov	r2, r3
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002c2c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002c2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c30:	6a3a      	ldr	r2, [r7, #32]
 8002c32:	4952      	ldr	r1, [pc, #328]	; (8002d7c <I2C_RequestMemoryRead+0x1cc>)
 8002c34:	68f8      	ldr	r0, [r7, #12]
 8002c36:	f000 f8fa 	bl	8002e2e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002c3a:	4603      	mov	r3, r0
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d001      	beq.n	8002c44 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8002c40:	2301      	movs	r3, #1
 8002c42:	e097      	b.n	8002d74 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002c44:	2300      	movs	r3, #0
 8002c46:	617b      	str	r3, [r7, #20]
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	695b      	ldr	r3, [r3, #20]
 8002c4e:	617b      	str	r3, [r7, #20]
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	699b      	ldr	r3, [r3, #24]
 8002c56:	617b      	str	r3, [r7, #20]
 8002c58:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002c5a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002c5c:	6a39      	ldr	r1, [r7, #32]
 8002c5e:	68f8      	ldr	r0, [r7, #12]
 8002c60:	f000 f964 	bl	8002f2c <I2C_WaitOnTXEFlagUntilTimeout>
 8002c64:	4603      	mov	r3, r0
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d00d      	beq.n	8002c86 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c6e:	2b04      	cmp	r3, #4
 8002c70:	d107      	bne.n	8002c82 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	681a      	ldr	r2, [r3, #0]
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002c80:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002c82:	2301      	movs	r3, #1
 8002c84:	e076      	b.n	8002d74 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002c86:	88fb      	ldrh	r3, [r7, #6]
 8002c88:	2b01      	cmp	r3, #1
 8002c8a:	d105      	bne.n	8002c98 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002c8c:	893b      	ldrh	r3, [r7, #8]
 8002c8e:	b2da      	uxtb	r2, r3
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	611a      	str	r2, [r3, #16]
 8002c96:	e021      	b.n	8002cdc <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002c98:	893b      	ldrh	r3, [r7, #8]
 8002c9a:	0a1b      	lsrs	r3, r3, #8
 8002c9c:	b29b      	uxth	r3, r3
 8002c9e:	b2da      	uxtb	r2, r3
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002ca6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002ca8:	6a39      	ldr	r1, [r7, #32]
 8002caa:	68f8      	ldr	r0, [r7, #12]
 8002cac:	f000 f93e 	bl	8002f2c <I2C_WaitOnTXEFlagUntilTimeout>
 8002cb0:	4603      	mov	r3, r0
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d00d      	beq.n	8002cd2 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cba:	2b04      	cmp	r3, #4
 8002cbc:	d107      	bne.n	8002cce <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	681a      	ldr	r2, [r3, #0]
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002ccc:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002cce:	2301      	movs	r3, #1
 8002cd0:	e050      	b.n	8002d74 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002cd2:	893b      	ldrh	r3, [r7, #8]
 8002cd4:	b2da      	uxtb	r2, r3
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002cdc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002cde:	6a39      	ldr	r1, [r7, #32]
 8002ce0:	68f8      	ldr	r0, [r7, #12]
 8002ce2:	f000 f923 	bl	8002f2c <I2C_WaitOnTXEFlagUntilTimeout>
 8002ce6:	4603      	mov	r3, r0
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d00d      	beq.n	8002d08 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cf0:	2b04      	cmp	r3, #4
 8002cf2:	d107      	bne.n	8002d04 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	681a      	ldr	r2, [r3, #0]
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002d02:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002d04:	2301      	movs	r3, #1
 8002d06:	e035      	b.n	8002d74 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	681a      	ldr	r2, [r3, #0]
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002d16:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002d18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d1a:	9300      	str	r3, [sp, #0]
 8002d1c:	6a3b      	ldr	r3, [r7, #32]
 8002d1e:	2200      	movs	r2, #0
 8002d20:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002d24:	68f8      	ldr	r0, [r7, #12]
 8002d26:	f000 f82b 	bl	8002d80 <I2C_WaitOnFlagUntilTimeout>
 8002d2a:	4603      	mov	r3, r0
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d00d      	beq.n	8002d4c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d3a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002d3e:	d103      	bne.n	8002d48 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002d46:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002d48:	2303      	movs	r3, #3
 8002d4a:	e013      	b.n	8002d74 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002d4c:	897b      	ldrh	r3, [r7, #10]
 8002d4e:	b2db      	uxtb	r3, r3
 8002d50:	f043 0301 	orr.w	r3, r3, #1
 8002d54:	b2da      	uxtb	r2, r3
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002d5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d5e:	6a3a      	ldr	r2, [r7, #32]
 8002d60:	4906      	ldr	r1, [pc, #24]	; (8002d7c <I2C_RequestMemoryRead+0x1cc>)
 8002d62:	68f8      	ldr	r0, [r7, #12]
 8002d64:	f000 f863 	bl	8002e2e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002d68:	4603      	mov	r3, r0
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d001      	beq.n	8002d72 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8002d6e:	2301      	movs	r3, #1
 8002d70:	e000      	b.n	8002d74 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8002d72:	2300      	movs	r3, #0
}
 8002d74:	4618      	mov	r0, r3
 8002d76:	3718      	adds	r7, #24
 8002d78:	46bd      	mov	sp, r7
 8002d7a:	bd80      	pop	{r7, pc}
 8002d7c:	00010002 	.word	0x00010002

08002d80 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002d80:	b580      	push	{r7, lr}
 8002d82:	b084      	sub	sp, #16
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	60f8      	str	r0, [r7, #12]
 8002d88:	60b9      	str	r1, [r7, #8]
 8002d8a:	603b      	str	r3, [r7, #0]
 8002d8c:	4613      	mov	r3, r2
 8002d8e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002d90:	e025      	b.n	8002dde <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002d92:	683b      	ldr	r3, [r7, #0]
 8002d94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d98:	d021      	beq.n	8002dde <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d9a:	f7fe ff5d 	bl	8001c58 <HAL_GetTick>
 8002d9e:	4602      	mov	r2, r0
 8002da0:	69bb      	ldr	r3, [r7, #24]
 8002da2:	1ad3      	subs	r3, r2, r3
 8002da4:	683a      	ldr	r2, [r7, #0]
 8002da6:	429a      	cmp	r2, r3
 8002da8:	d302      	bcc.n	8002db0 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002daa:	683b      	ldr	r3, [r7, #0]
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d116      	bne.n	8002dde <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	2200      	movs	r2, #0
 8002db4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	2220      	movs	r2, #32
 8002dba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dca:	f043 0220 	orr.w	r2, r3, #32
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	2200      	movs	r2, #0
 8002dd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002dda:	2301      	movs	r3, #1
 8002ddc:	e023      	b.n	8002e26 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002dde:	68bb      	ldr	r3, [r7, #8]
 8002de0:	0c1b      	lsrs	r3, r3, #16
 8002de2:	b2db      	uxtb	r3, r3
 8002de4:	2b01      	cmp	r3, #1
 8002de6:	d10d      	bne.n	8002e04 <I2C_WaitOnFlagUntilTimeout+0x84>
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	695b      	ldr	r3, [r3, #20]
 8002dee:	43da      	mvns	r2, r3
 8002df0:	68bb      	ldr	r3, [r7, #8]
 8002df2:	4013      	ands	r3, r2
 8002df4:	b29b      	uxth	r3, r3
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	bf0c      	ite	eq
 8002dfa:	2301      	moveq	r3, #1
 8002dfc:	2300      	movne	r3, #0
 8002dfe:	b2db      	uxtb	r3, r3
 8002e00:	461a      	mov	r2, r3
 8002e02:	e00c      	b.n	8002e1e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	699b      	ldr	r3, [r3, #24]
 8002e0a:	43da      	mvns	r2, r3
 8002e0c:	68bb      	ldr	r3, [r7, #8]
 8002e0e:	4013      	ands	r3, r2
 8002e10:	b29b      	uxth	r3, r3
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	bf0c      	ite	eq
 8002e16:	2301      	moveq	r3, #1
 8002e18:	2300      	movne	r3, #0
 8002e1a:	b2db      	uxtb	r3, r3
 8002e1c:	461a      	mov	r2, r3
 8002e1e:	79fb      	ldrb	r3, [r7, #7]
 8002e20:	429a      	cmp	r2, r3
 8002e22:	d0b6      	beq.n	8002d92 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002e24:	2300      	movs	r3, #0
}
 8002e26:	4618      	mov	r0, r3
 8002e28:	3710      	adds	r7, #16
 8002e2a:	46bd      	mov	sp, r7
 8002e2c:	bd80      	pop	{r7, pc}

08002e2e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002e2e:	b580      	push	{r7, lr}
 8002e30:	b084      	sub	sp, #16
 8002e32:	af00      	add	r7, sp, #0
 8002e34:	60f8      	str	r0, [r7, #12]
 8002e36:	60b9      	str	r1, [r7, #8]
 8002e38:	607a      	str	r2, [r7, #4]
 8002e3a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002e3c:	e051      	b.n	8002ee2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	695b      	ldr	r3, [r3, #20]
 8002e44:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e48:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002e4c:	d123      	bne.n	8002e96 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	681a      	ldr	r2, [r3, #0]
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002e5c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002e66:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	2200      	movs	r2, #0
 8002e6c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	2220      	movs	r2, #32
 8002e72:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	2200      	movs	r2, #0
 8002e7a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e82:	f043 0204 	orr.w	r2, r3, #4
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002e92:	2301      	movs	r3, #1
 8002e94:	e046      	b.n	8002f24 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e9c:	d021      	beq.n	8002ee2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e9e:	f7fe fedb 	bl	8001c58 <HAL_GetTick>
 8002ea2:	4602      	mov	r2, r0
 8002ea4:	683b      	ldr	r3, [r7, #0]
 8002ea6:	1ad3      	subs	r3, r2, r3
 8002ea8:	687a      	ldr	r2, [r7, #4]
 8002eaa:	429a      	cmp	r2, r3
 8002eac:	d302      	bcc.n	8002eb4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d116      	bne.n	8002ee2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	2200      	movs	r2, #0
 8002eb8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	2220      	movs	r2, #32
 8002ebe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	2200      	movs	r2, #0
 8002ec6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ece:	f043 0220 	orr.w	r2, r3, #32
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	2200      	movs	r2, #0
 8002eda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002ede:	2301      	movs	r3, #1
 8002ee0:	e020      	b.n	8002f24 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002ee2:	68bb      	ldr	r3, [r7, #8]
 8002ee4:	0c1b      	lsrs	r3, r3, #16
 8002ee6:	b2db      	uxtb	r3, r3
 8002ee8:	2b01      	cmp	r3, #1
 8002eea:	d10c      	bne.n	8002f06 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	695b      	ldr	r3, [r3, #20]
 8002ef2:	43da      	mvns	r2, r3
 8002ef4:	68bb      	ldr	r3, [r7, #8]
 8002ef6:	4013      	ands	r3, r2
 8002ef8:	b29b      	uxth	r3, r3
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	bf14      	ite	ne
 8002efe:	2301      	movne	r3, #1
 8002f00:	2300      	moveq	r3, #0
 8002f02:	b2db      	uxtb	r3, r3
 8002f04:	e00b      	b.n	8002f1e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	699b      	ldr	r3, [r3, #24]
 8002f0c:	43da      	mvns	r2, r3
 8002f0e:	68bb      	ldr	r3, [r7, #8]
 8002f10:	4013      	ands	r3, r2
 8002f12:	b29b      	uxth	r3, r3
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	bf14      	ite	ne
 8002f18:	2301      	movne	r3, #1
 8002f1a:	2300      	moveq	r3, #0
 8002f1c:	b2db      	uxtb	r3, r3
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d18d      	bne.n	8002e3e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8002f22:	2300      	movs	r3, #0
}
 8002f24:	4618      	mov	r0, r3
 8002f26:	3710      	adds	r7, #16
 8002f28:	46bd      	mov	sp, r7
 8002f2a:	bd80      	pop	{r7, pc}

08002f2c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	b084      	sub	sp, #16
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	60f8      	str	r0, [r7, #12]
 8002f34:	60b9      	str	r1, [r7, #8]
 8002f36:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002f38:	e02d      	b.n	8002f96 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002f3a:	68f8      	ldr	r0, [r7, #12]
 8002f3c:	f000 f8ce 	bl	80030dc <I2C_IsAcknowledgeFailed>
 8002f40:	4603      	mov	r3, r0
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d001      	beq.n	8002f4a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002f46:	2301      	movs	r3, #1
 8002f48:	e02d      	b.n	8002fa6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002f4a:	68bb      	ldr	r3, [r7, #8]
 8002f4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f50:	d021      	beq.n	8002f96 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002f52:	f7fe fe81 	bl	8001c58 <HAL_GetTick>
 8002f56:	4602      	mov	r2, r0
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	1ad3      	subs	r3, r2, r3
 8002f5c:	68ba      	ldr	r2, [r7, #8]
 8002f5e:	429a      	cmp	r2, r3
 8002f60:	d302      	bcc.n	8002f68 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002f62:	68bb      	ldr	r3, [r7, #8]
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d116      	bne.n	8002f96 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	2200      	movs	r2, #0
 8002f6c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	2220      	movs	r2, #32
 8002f72:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	2200      	movs	r2, #0
 8002f7a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f82:	f043 0220 	orr.w	r2, r3, #32
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002f92:	2301      	movs	r3, #1
 8002f94:	e007      	b.n	8002fa6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	695b      	ldr	r3, [r3, #20]
 8002f9c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002fa0:	2b80      	cmp	r3, #128	; 0x80
 8002fa2:	d1ca      	bne.n	8002f3a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002fa4:	2300      	movs	r3, #0
}
 8002fa6:	4618      	mov	r0, r3
 8002fa8:	3710      	adds	r7, #16
 8002faa:	46bd      	mov	sp, r7
 8002fac:	bd80      	pop	{r7, pc}

08002fae <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002fae:	b580      	push	{r7, lr}
 8002fb0:	b084      	sub	sp, #16
 8002fb2:	af00      	add	r7, sp, #0
 8002fb4:	60f8      	str	r0, [r7, #12]
 8002fb6:	60b9      	str	r1, [r7, #8]
 8002fb8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002fba:	e02d      	b.n	8003018 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002fbc:	68f8      	ldr	r0, [r7, #12]
 8002fbe:	f000 f88d 	bl	80030dc <I2C_IsAcknowledgeFailed>
 8002fc2:	4603      	mov	r3, r0
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d001      	beq.n	8002fcc <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002fc8:	2301      	movs	r3, #1
 8002fca:	e02d      	b.n	8003028 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002fcc:	68bb      	ldr	r3, [r7, #8]
 8002fce:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fd2:	d021      	beq.n	8003018 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002fd4:	f7fe fe40 	bl	8001c58 <HAL_GetTick>
 8002fd8:	4602      	mov	r2, r0
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	1ad3      	subs	r3, r2, r3
 8002fde:	68ba      	ldr	r2, [r7, #8]
 8002fe0:	429a      	cmp	r2, r3
 8002fe2:	d302      	bcc.n	8002fea <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002fe4:	68bb      	ldr	r3, [r7, #8]
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d116      	bne.n	8003018 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	2200      	movs	r2, #0
 8002fee:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	2220      	movs	r2, #32
 8002ff4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	2200      	movs	r2, #0
 8002ffc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003004:	f043 0220 	orr.w	r2, r3, #32
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	2200      	movs	r2, #0
 8003010:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003014:	2301      	movs	r3, #1
 8003016:	e007      	b.n	8003028 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	695b      	ldr	r3, [r3, #20]
 800301e:	f003 0304 	and.w	r3, r3, #4
 8003022:	2b04      	cmp	r3, #4
 8003024:	d1ca      	bne.n	8002fbc <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003026:	2300      	movs	r3, #0
}
 8003028:	4618      	mov	r0, r3
 800302a:	3710      	adds	r7, #16
 800302c:	46bd      	mov	sp, r7
 800302e:	bd80      	pop	{r7, pc}

08003030 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003030:	b580      	push	{r7, lr}
 8003032:	b084      	sub	sp, #16
 8003034:	af00      	add	r7, sp, #0
 8003036:	60f8      	str	r0, [r7, #12]
 8003038:	60b9      	str	r1, [r7, #8]
 800303a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800303c:	e042      	b.n	80030c4 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	695b      	ldr	r3, [r3, #20]
 8003044:	f003 0310 	and.w	r3, r3, #16
 8003048:	2b10      	cmp	r3, #16
 800304a:	d119      	bne.n	8003080 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f06f 0210 	mvn.w	r2, #16
 8003054:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	2200      	movs	r2, #0
 800305a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	2220      	movs	r2, #32
 8003060:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	2200      	movs	r2, #0
 8003068:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	2200      	movs	r2, #0
 8003078:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800307c:	2301      	movs	r3, #1
 800307e:	e029      	b.n	80030d4 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003080:	f7fe fdea 	bl	8001c58 <HAL_GetTick>
 8003084:	4602      	mov	r2, r0
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	1ad3      	subs	r3, r2, r3
 800308a:	68ba      	ldr	r2, [r7, #8]
 800308c:	429a      	cmp	r2, r3
 800308e:	d302      	bcc.n	8003096 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003090:	68bb      	ldr	r3, [r7, #8]
 8003092:	2b00      	cmp	r3, #0
 8003094:	d116      	bne.n	80030c4 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	2200      	movs	r2, #0
 800309a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	2220      	movs	r2, #32
 80030a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	2200      	movs	r2, #0
 80030a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030b0:	f043 0220 	orr.w	r2, r3, #32
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	2200      	movs	r2, #0
 80030bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80030c0:	2301      	movs	r3, #1
 80030c2:	e007      	b.n	80030d4 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	695b      	ldr	r3, [r3, #20]
 80030ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80030ce:	2b40      	cmp	r3, #64	; 0x40
 80030d0:	d1b5      	bne.n	800303e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80030d2:	2300      	movs	r3, #0
}
 80030d4:	4618      	mov	r0, r3
 80030d6:	3710      	adds	r7, #16
 80030d8:	46bd      	mov	sp, r7
 80030da:	bd80      	pop	{r7, pc}

080030dc <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80030dc:	b480      	push	{r7}
 80030de:	b083      	sub	sp, #12
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	695b      	ldr	r3, [r3, #20]
 80030ea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80030ee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80030f2:	d11b      	bne.n	800312c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80030fc:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	2200      	movs	r2, #0
 8003102:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	2220      	movs	r2, #32
 8003108:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	2200      	movs	r2, #0
 8003110:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003118:	f043 0204 	orr.w	r2, r3, #4
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	2200      	movs	r2, #0
 8003124:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003128:	2301      	movs	r3, #1
 800312a:	e000      	b.n	800312e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800312c:	2300      	movs	r3, #0
}
 800312e:	4618      	mov	r0, r3
 8003130:	370c      	adds	r7, #12
 8003132:	46bd      	mov	sp, r7
 8003134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003138:	4770      	bx	lr
	...

0800313c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800313c:	b580      	push	{r7, lr}
 800313e:	b086      	sub	sp, #24
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	2b00      	cmp	r3, #0
 8003148:	d101      	bne.n	800314e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800314a:	2301      	movs	r3, #1
 800314c:	e267      	b.n	800361e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f003 0301 	and.w	r3, r3, #1
 8003156:	2b00      	cmp	r3, #0
 8003158:	d075      	beq.n	8003246 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800315a:	4b88      	ldr	r3, [pc, #544]	; (800337c <HAL_RCC_OscConfig+0x240>)
 800315c:	689b      	ldr	r3, [r3, #8]
 800315e:	f003 030c 	and.w	r3, r3, #12
 8003162:	2b04      	cmp	r3, #4
 8003164:	d00c      	beq.n	8003180 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003166:	4b85      	ldr	r3, [pc, #532]	; (800337c <HAL_RCC_OscConfig+0x240>)
 8003168:	689b      	ldr	r3, [r3, #8]
 800316a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800316e:	2b08      	cmp	r3, #8
 8003170:	d112      	bne.n	8003198 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003172:	4b82      	ldr	r3, [pc, #520]	; (800337c <HAL_RCC_OscConfig+0x240>)
 8003174:	685b      	ldr	r3, [r3, #4]
 8003176:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800317a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800317e:	d10b      	bne.n	8003198 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003180:	4b7e      	ldr	r3, [pc, #504]	; (800337c <HAL_RCC_OscConfig+0x240>)
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003188:	2b00      	cmp	r3, #0
 800318a:	d05b      	beq.n	8003244 <HAL_RCC_OscConfig+0x108>
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	685b      	ldr	r3, [r3, #4]
 8003190:	2b00      	cmp	r3, #0
 8003192:	d157      	bne.n	8003244 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003194:	2301      	movs	r3, #1
 8003196:	e242      	b.n	800361e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	685b      	ldr	r3, [r3, #4]
 800319c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80031a0:	d106      	bne.n	80031b0 <HAL_RCC_OscConfig+0x74>
 80031a2:	4b76      	ldr	r3, [pc, #472]	; (800337c <HAL_RCC_OscConfig+0x240>)
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	4a75      	ldr	r2, [pc, #468]	; (800337c <HAL_RCC_OscConfig+0x240>)
 80031a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80031ac:	6013      	str	r3, [r2, #0]
 80031ae:	e01d      	b.n	80031ec <HAL_RCC_OscConfig+0xb0>
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	685b      	ldr	r3, [r3, #4]
 80031b4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80031b8:	d10c      	bne.n	80031d4 <HAL_RCC_OscConfig+0x98>
 80031ba:	4b70      	ldr	r3, [pc, #448]	; (800337c <HAL_RCC_OscConfig+0x240>)
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	4a6f      	ldr	r2, [pc, #444]	; (800337c <HAL_RCC_OscConfig+0x240>)
 80031c0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80031c4:	6013      	str	r3, [r2, #0]
 80031c6:	4b6d      	ldr	r3, [pc, #436]	; (800337c <HAL_RCC_OscConfig+0x240>)
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	4a6c      	ldr	r2, [pc, #432]	; (800337c <HAL_RCC_OscConfig+0x240>)
 80031cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80031d0:	6013      	str	r3, [r2, #0]
 80031d2:	e00b      	b.n	80031ec <HAL_RCC_OscConfig+0xb0>
 80031d4:	4b69      	ldr	r3, [pc, #420]	; (800337c <HAL_RCC_OscConfig+0x240>)
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	4a68      	ldr	r2, [pc, #416]	; (800337c <HAL_RCC_OscConfig+0x240>)
 80031da:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80031de:	6013      	str	r3, [r2, #0]
 80031e0:	4b66      	ldr	r3, [pc, #408]	; (800337c <HAL_RCC_OscConfig+0x240>)
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	4a65      	ldr	r2, [pc, #404]	; (800337c <HAL_RCC_OscConfig+0x240>)
 80031e6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80031ea:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	685b      	ldr	r3, [r3, #4]
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d013      	beq.n	800321c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031f4:	f7fe fd30 	bl	8001c58 <HAL_GetTick>
 80031f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031fa:	e008      	b.n	800320e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80031fc:	f7fe fd2c 	bl	8001c58 <HAL_GetTick>
 8003200:	4602      	mov	r2, r0
 8003202:	693b      	ldr	r3, [r7, #16]
 8003204:	1ad3      	subs	r3, r2, r3
 8003206:	2b64      	cmp	r3, #100	; 0x64
 8003208:	d901      	bls.n	800320e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800320a:	2303      	movs	r3, #3
 800320c:	e207      	b.n	800361e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800320e:	4b5b      	ldr	r3, [pc, #364]	; (800337c <HAL_RCC_OscConfig+0x240>)
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003216:	2b00      	cmp	r3, #0
 8003218:	d0f0      	beq.n	80031fc <HAL_RCC_OscConfig+0xc0>
 800321a:	e014      	b.n	8003246 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800321c:	f7fe fd1c 	bl	8001c58 <HAL_GetTick>
 8003220:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003222:	e008      	b.n	8003236 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003224:	f7fe fd18 	bl	8001c58 <HAL_GetTick>
 8003228:	4602      	mov	r2, r0
 800322a:	693b      	ldr	r3, [r7, #16]
 800322c:	1ad3      	subs	r3, r2, r3
 800322e:	2b64      	cmp	r3, #100	; 0x64
 8003230:	d901      	bls.n	8003236 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003232:	2303      	movs	r3, #3
 8003234:	e1f3      	b.n	800361e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003236:	4b51      	ldr	r3, [pc, #324]	; (800337c <HAL_RCC_OscConfig+0x240>)
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800323e:	2b00      	cmp	r3, #0
 8003240:	d1f0      	bne.n	8003224 <HAL_RCC_OscConfig+0xe8>
 8003242:	e000      	b.n	8003246 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003244:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f003 0302 	and.w	r3, r3, #2
 800324e:	2b00      	cmp	r3, #0
 8003250:	d063      	beq.n	800331a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003252:	4b4a      	ldr	r3, [pc, #296]	; (800337c <HAL_RCC_OscConfig+0x240>)
 8003254:	689b      	ldr	r3, [r3, #8]
 8003256:	f003 030c 	and.w	r3, r3, #12
 800325a:	2b00      	cmp	r3, #0
 800325c:	d00b      	beq.n	8003276 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800325e:	4b47      	ldr	r3, [pc, #284]	; (800337c <HAL_RCC_OscConfig+0x240>)
 8003260:	689b      	ldr	r3, [r3, #8]
 8003262:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003266:	2b08      	cmp	r3, #8
 8003268:	d11c      	bne.n	80032a4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800326a:	4b44      	ldr	r3, [pc, #272]	; (800337c <HAL_RCC_OscConfig+0x240>)
 800326c:	685b      	ldr	r3, [r3, #4]
 800326e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003272:	2b00      	cmp	r3, #0
 8003274:	d116      	bne.n	80032a4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003276:	4b41      	ldr	r3, [pc, #260]	; (800337c <HAL_RCC_OscConfig+0x240>)
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f003 0302 	and.w	r3, r3, #2
 800327e:	2b00      	cmp	r3, #0
 8003280:	d005      	beq.n	800328e <HAL_RCC_OscConfig+0x152>
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	68db      	ldr	r3, [r3, #12]
 8003286:	2b01      	cmp	r3, #1
 8003288:	d001      	beq.n	800328e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800328a:	2301      	movs	r3, #1
 800328c:	e1c7      	b.n	800361e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800328e:	4b3b      	ldr	r3, [pc, #236]	; (800337c <HAL_RCC_OscConfig+0x240>)
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	691b      	ldr	r3, [r3, #16]
 800329a:	00db      	lsls	r3, r3, #3
 800329c:	4937      	ldr	r1, [pc, #220]	; (800337c <HAL_RCC_OscConfig+0x240>)
 800329e:	4313      	orrs	r3, r2
 80032a0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80032a2:	e03a      	b.n	800331a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	68db      	ldr	r3, [r3, #12]
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d020      	beq.n	80032ee <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80032ac:	4b34      	ldr	r3, [pc, #208]	; (8003380 <HAL_RCC_OscConfig+0x244>)
 80032ae:	2201      	movs	r2, #1
 80032b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032b2:	f7fe fcd1 	bl	8001c58 <HAL_GetTick>
 80032b6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80032b8:	e008      	b.n	80032cc <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80032ba:	f7fe fccd 	bl	8001c58 <HAL_GetTick>
 80032be:	4602      	mov	r2, r0
 80032c0:	693b      	ldr	r3, [r7, #16]
 80032c2:	1ad3      	subs	r3, r2, r3
 80032c4:	2b02      	cmp	r3, #2
 80032c6:	d901      	bls.n	80032cc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80032c8:	2303      	movs	r3, #3
 80032ca:	e1a8      	b.n	800361e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80032cc:	4b2b      	ldr	r3, [pc, #172]	; (800337c <HAL_RCC_OscConfig+0x240>)
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	f003 0302 	and.w	r3, r3, #2
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d0f0      	beq.n	80032ba <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032d8:	4b28      	ldr	r3, [pc, #160]	; (800337c <HAL_RCC_OscConfig+0x240>)
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	691b      	ldr	r3, [r3, #16]
 80032e4:	00db      	lsls	r3, r3, #3
 80032e6:	4925      	ldr	r1, [pc, #148]	; (800337c <HAL_RCC_OscConfig+0x240>)
 80032e8:	4313      	orrs	r3, r2
 80032ea:	600b      	str	r3, [r1, #0]
 80032ec:	e015      	b.n	800331a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80032ee:	4b24      	ldr	r3, [pc, #144]	; (8003380 <HAL_RCC_OscConfig+0x244>)
 80032f0:	2200      	movs	r2, #0
 80032f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032f4:	f7fe fcb0 	bl	8001c58 <HAL_GetTick>
 80032f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80032fa:	e008      	b.n	800330e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80032fc:	f7fe fcac 	bl	8001c58 <HAL_GetTick>
 8003300:	4602      	mov	r2, r0
 8003302:	693b      	ldr	r3, [r7, #16]
 8003304:	1ad3      	subs	r3, r2, r3
 8003306:	2b02      	cmp	r3, #2
 8003308:	d901      	bls.n	800330e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800330a:	2303      	movs	r3, #3
 800330c:	e187      	b.n	800361e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800330e:	4b1b      	ldr	r3, [pc, #108]	; (800337c <HAL_RCC_OscConfig+0x240>)
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f003 0302 	and.w	r3, r3, #2
 8003316:	2b00      	cmp	r3, #0
 8003318:	d1f0      	bne.n	80032fc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	f003 0308 	and.w	r3, r3, #8
 8003322:	2b00      	cmp	r3, #0
 8003324:	d036      	beq.n	8003394 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	695b      	ldr	r3, [r3, #20]
 800332a:	2b00      	cmp	r3, #0
 800332c:	d016      	beq.n	800335c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800332e:	4b15      	ldr	r3, [pc, #84]	; (8003384 <HAL_RCC_OscConfig+0x248>)
 8003330:	2201      	movs	r2, #1
 8003332:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003334:	f7fe fc90 	bl	8001c58 <HAL_GetTick>
 8003338:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800333a:	e008      	b.n	800334e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800333c:	f7fe fc8c 	bl	8001c58 <HAL_GetTick>
 8003340:	4602      	mov	r2, r0
 8003342:	693b      	ldr	r3, [r7, #16]
 8003344:	1ad3      	subs	r3, r2, r3
 8003346:	2b02      	cmp	r3, #2
 8003348:	d901      	bls.n	800334e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800334a:	2303      	movs	r3, #3
 800334c:	e167      	b.n	800361e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800334e:	4b0b      	ldr	r3, [pc, #44]	; (800337c <HAL_RCC_OscConfig+0x240>)
 8003350:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003352:	f003 0302 	and.w	r3, r3, #2
 8003356:	2b00      	cmp	r3, #0
 8003358:	d0f0      	beq.n	800333c <HAL_RCC_OscConfig+0x200>
 800335a:	e01b      	b.n	8003394 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800335c:	4b09      	ldr	r3, [pc, #36]	; (8003384 <HAL_RCC_OscConfig+0x248>)
 800335e:	2200      	movs	r2, #0
 8003360:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003362:	f7fe fc79 	bl	8001c58 <HAL_GetTick>
 8003366:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003368:	e00e      	b.n	8003388 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800336a:	f7fe fc75 	bl	8001c58 <HAL_GetTick>
 800336e:	4602      	mov	r2, r0
 8003370:	693b      	ldr	r3, [r7, #16]
 8003372:	1ad3      	subs	r3, r2, r3
 8003374:	2b02      	cmp	r3, #2
 8003376:	d907      	bls.n	8003388 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003378:	2303      	movs	r3, #3
 800337a:	e150      	b.n	800361e <HAL_RCC_OscConfig+0x4e2>
 800337c:	40023800 	.word	0x40023800
 8003380:	42470000 	.word	0x42470000
 8003384:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003388:	4b88      	ldr	r3, [pc, #544]	; (80035ac <HAL_RCC_OscConfig+0x470>)
 800338a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800338c:	f003 0302 	and.w	r3, r3, #2
 8003390:	2b00      	cmp	r3, #0
 8003392:	d1ea      	bne.n	800336a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f003 0304 	and.w	r3, r3, #4
 800339c:	2b00      	cmp	r3, #0
 800339e:	f000 8097 	beq.w	80034d0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80033a2:	2300      	movs	r3, #0
 80033a4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80033a6:	4b81      	ldr	r3, [pc, #516]	; (80035ac <HAL_RCC_OscConfig+0x470>)
 80033a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d10f      	bne.n	80033d2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80033b2:	2300      	movs	r3, #0
 80033b4:	60bb      	str	r3, [r7, #8]
 80033b6:	4b7d      	ldr	r3, [pc, #500]	; (80035ac <HAL_RCC_OscConfig+0x470>)
 80033b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033ba:	4a7c      	ldr	r2, [pc, #496]	; (80035ac <HAL_RCC_OscConfig+0x470>)
 80033bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80033c0:	6413      	str	r3, [r2, #64]	; 0x40
 80033c2:	4b7a      	ldr	r3, [pc, #488]	; (80035ac <HAL_RCC_OscConfig+0x470>)
 80033c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033ca:	60bb      	str	r3, [r7, #8]
 80033cc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80033ce:	2301      	movs	r3, #1
 80033d0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033d2:	4b77      	ldr	r3, [pc, #476]	; (80035b0 <HAL_RCC_OscConfig+0x474>)
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d118      	bne.n	8003410 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80033de:	4b74      	ldr	r3, [pc, #464]	; (80035b0 <HAL_RCC_OscConfig+0x474>)
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	4a73      	ldr	r2, [pc, #460]	; (80035b0 <HAL_RCC_OscConfig+0x474>)
 80033e4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80033e8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80033ea:	f7fe fc35 	bl	8001c58 <HAL_GetTick>
 80033ee:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033f0:	e008      	b.n	8003404 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80033f2:	f7fe fc31 	bl	8001c58 <HAL_GetTick>
 80033f6:	4602      	mov	r2, r0
 80033f8:	693b      	ldr	r3, [r7, #16]
 80033fa:	1ad3      	subs	r3, r2, r3
 80033fc:	2b02      	cmp	r3, #2
 80033fe:	d901      	bls.n	8003404 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003400:	2303      	movs	r3, #3
 8003402:	e10c      	b.n	800361e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003404:	4b6a      	ldr	r3, [pc, #424]	; (80035b0 <HAL_RCC_OscConfig+0x474>)
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800340c:	2b00      	cmp	r3, #0
 800340e:	d0f0      	beq.n	80033f2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	689b      	ldr	r3, [r3, #8]
 8003414:	2b01      	cmp	r3, #1
 8003416:	d106      	bne.n	8003426 <HAL_RCC_OscConfig+0x2ea>
 8003418:	4b64      	ldr	r3, [pc, #400]	; (80035ac <HAL_RCC_OscConfig+0x470>)
 800341a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800341c:	4a63      	ldr	r2, [pc, #396]	; (80035ac <HAL_RCC_OscConfig+0x470>)
 800341e:	f043 0301 	orr.w	r3, r3, #1
 8003422:	6713      	str	r3, [r2, #112]	; 0x70
 8003424:	e01c      	b.n	8003460 <HAL_RCC_OscConfig+0x324>
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	689b      	ldr	r3, [r3, #8]
 800342a:	2b05      	cmp	r3, #5
 800342c:	d10c      	bne.n	8003448 <HAL_RCC_OscConfig+0x30c>
 800342e:	4b5f      	ldr	r3, [pc, #380]	; (80035ac <HAL_RCC_OscConfig+0x470>)
 8003430:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003432:	4a5e      	ldr	r2, [pc, #376]	; (80035ac <HAL_RCC_OscConfig+0x470>)
 8003434:	f043 0304 	orr.w	r3, r3, #4
 8003438:	6713      	str	r3, [r2, #112]	; 0x70
 800343a:	4b5c      	ldr	r3, [pc, #368]	; (80035ac <HAL_RCC_OscConfig+0x470>)
 800343c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800343e:	4a5b      	ldr	r2, [pc, #364]	; (80035ac <HAL_RCC_OscConfig+0x470>)
 8003440:	f043 0301 	orr.w	r3, r3, #1
 8003444:	6713      	str	r3, [r2, #112]	; 0x70
 8003446:	e00b      	b.n	8003460 <HAL_RCC_OscConfig+0x324>
 8003448:	4b58      	ldr	r3, [pc, #352]	; (80035ac <HAL_RCC_OscConfig+0x470>)
 800344a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800344c:	4a57      	ldr	r2, [pc, #348]	; (80035ac <HAL_RCC_OscConfig+0x470>)
 800344e:	f023 0301 	bic.w	r3, r3, #1
 8003452:	6713      	str	r3, [r2, #112]	; 0x70
 8003454:	4b55      	ldr	r3, [pc, #340]	; (80035ac <HAL_RCC_OscConfig+0x470>)
 8003456:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003458:	4a54      	ldr	r2, [pc, #336]	; (80035ac <HAL_RCC_OscConfig+0x470>)
 800345a:	f023 0304 	bic.w	r3, r3, #4
 800345e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	689b      	ldr	r3, [r3, #8]
 8003464:	2b00      	cmp	r3, #0
 8003466:	d015      	beq.n	8003494 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003468:	f7fe fbf6 	bl	8001c58 <HAL_GetTick>
 800346c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800346e:	e00a      	b.n	8003486 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003470:	f7fe fbf2 	bl	8001c58 <HAL_GetTick>
 8003474:	4602      	mov	r2, r0
 8003476:	693b      	ldr	r3, [r7, #16]
 8003478:	1ad3      	subs	r3, r2, r3
 800347a:	f241 3288 	movw	r2, #5000	; 0x1388
 800347e:	4293      	cmp	r3, r2
 8003480:	d901      	bls.n	8003486 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003482:	2303      	movs	r3, #3
 8003484:	e0cb      	b.n	800361e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003486:	4b49      	ldr	r3, [pc, #292]	; (80035ac <HAL_RCC_OscConfig+0x470>)
 8003488:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800348a:	f003 0302 	and.w	r3, r3, #2
 800348e:	2b00      	cmp	r3, #0
 8003490:	d0ee      	beq.n	8003470 <HAL_RCC_OscConfig+0x334>
 8003492:	e014      	b.n	80034be <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003494:	f7fe fbe0 	bl	8001c58 <HAL_GetTick>
 8003498:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800349a:	e00a      	b.n	80034b2 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800349c:	f7fe fbdc 	bl	8001c58 <HAL_GetTick>
 80034a0:	4602      	mov	r2, r0
 80034a2:	693b      	ldr	r3, [r7, #16]
 80034a4:	1ad3      	subs	r3, r2, r3
 80034a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80034aa:	4293      	cmp	r3, r2
 80034ac:	d901      	bls.n	80034b2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80034ae:	2303      	movs	r3, #3
 80034b0:	e0b5      	b.n	800361e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80034b2:	4b3e      	ldr	r3, [pc, #248]	; (80035ac <HAL_RCC_OscConfig+0x470>)
 80034b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034b6:	f003 0302 	and.w	r3, r3, #2
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d1ee      	bne.n	800349c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80034be:	7dfb      	ldrb	r3, [r7, #23]
 80034c0:	2b01      	cmp	r3, #1
 80034c2:	d105      	bne.n	80034d0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80034c4:	4b39      	ldr	r3, [pc, #228]	; (80035ac <HAL_RCC_OscConfig+0x470>)
 80034c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034c8:	4a38      	ldr	r2, [pc, #224]	; (80035ac <HAL_RCC_OscConfig+0x470>)
 80034ca:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80034ce:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	699b      	ldr	r3, [r3, #24]
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	f000 80a1 	beq.w	800361c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80034da:	4b34      	ldr	r3, [pc, #208]	; (80035ac <HAL_RCC_OscConfig+0x470>)
 80034dc:	689b      	ldr	r3, [r3, #8]
 80034de:	f003 030c 	and.w	r3, r3, #12
 80034e2:	2b08      	cmp	r3, #8
 80034e4:	d05c      	beq.n	80035a0 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	699b      	ldr	r3, [r3, #24]
 80034ea:	2b02      	cmp	r3, #2
 80034ec:	d141      	bne.n	8003572 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80034ee:	4b31      	ldr	r3, [pc, #196]	; (80035b4 <HAL_RCC_OscConfig+0x478>)
 80034f0:	2200      	movs	r2, #0
 80034f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034f4:	f7fe fbb0 	bl	8001c58 <HAL_GetTick>
 80034f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80034fa:	e008      	b.n	800350e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80034fc:	f7fe fbac 	bl	8001c58 <HAL_GetTick>
 8003500:	4602      	mov	r2, r0
 8003502:	693b      	ldr	r3, [r7, #16]
 8003504:	1ad3      	subs	r3, r2, r3
 8003506:	2b02      	cmp	r3, #2
 8003508:	d901      	bls.n	800350e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800350a:	2303      	movs	r3, #3
 800350c:	e087      	b.n	800361e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800350e:	4b27      	ldr	r3, [pc, #156]	; (80035ac <HAL_RCC_OscConfig+0x470>)
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003516:	2b00      	cmp	r3, #0
 8003518:	d1f0      	bne.n	80034fc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	69da      	ldr	r2, [r3, #28]
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	6a1b      	ldr	r3, [r3, #32]
 8003522:	431a      	orrs	r2, r3
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003528:	019b      	lsls	r3, r3, #6
 800352a:	431a      	orrs	r2, r3
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003530:	085b      	lsrs	r3, r3, #1
 8003532:	3b01      	subs	r3, #1
 8003534:	041b      	lsls	r3, r3, #16
 8003536:	431a      	orrs	r2, r3
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800353c:	061b      	lsls	r3, r3, #24
 800353e:	491b      	ldr	r1, [pc, #108]	; (80035ac <HAL_RCC_OscConfig+0x470>)
 8003540:	4313      	orrs	r3, r2
 8003542:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003544:	4b1b      	ldr	r3, [pc, #108]	; (80035b4 <HAL_RCC_OscConfig+0x478>)
 8003546:	2201      	movs	r2, #1
 8003548:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800354a:	f7fe fb85 	bl	8001c58 <HAL_GetTick>
 800354e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003550:	e008      	b.n	8003564 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003552:	f7fe fb81 	bl	8001c58 <HAL_GetTick>
 8003556:	4602      	mov	r2, r0
 8003558:	693b      	ldr	r3, [r7, #16]
 800355a:	1ad3      	subs	r3, r2, r3
 800355c:	2b02      	cmp	r3, #2
 800355e:	d901      	bls.n	8003564 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003560:	2303      	movs	r3, #3
 8003562:	e05c      	b.n	800361e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003564:	4b11      	ldr	r3, [pc, #68]	; (80035ac <HAL_RCC_OscConfig+0x470>)
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800356c:	2b00      	cmp	r3, #0
 800356e:	d0f0      	beq.n	8003552 <HAL_RCC_OscConfig+0x416>
 8003570:	e054      	b.n	800361c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003572:	4b10      	ldr	r3, [pc, #64]	; (80035b4 <HAL_RCC_OscConfig+0x478>)
 8003574:	2200      	movs	r2, #0
 8003576:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003578:	f7fe fb6e 	bl	8001c58 <HAL_GetTick>
 800357c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800357e:	e008      	b.n	8003592 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003580:	f7fe fb6a 	bl	8001c58 <HAL_GetTick>
 8003584:	4602      	mov	r2, r0
 8003586:	693b      	ldr	r3, [r7, #16]
 8003588:	1ad3      	subs	r3, r2, r3
 800358a:	2b02      	cmp	r3, #2
 800358c:	d901      	bls.n	8003592 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800358e:	2303      	movs	r3, #3
 8003590:	e045      	b.n	800361e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003592:	4b06      	ldr	r3, [pc, #24]	; (80035ac <HAL_RCC_OscConfig+0x470>)
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800359a:	2b00      	cmp	r3, #0
 800359c:	d1f0      	bne.n	8003580 <HAL_RCC_OscConfig+0x444>
 800359e:	e03d      	b.n	800361c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	699b      	ldr	r3, [r3, #24]
 80035a4:	2b01      	cmp	r3, #1
 80035a6:	d107      	bne.n	80035b8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80035a8:	2301      	movs	r3, #1
 80035aa:	e038      	b.n	800361e <HAL_RCC_OscConfig+0x4e2>
 80035ac:	40023800 	.word	0x40023800
 80035b0:	40007000 	.word	0x40007000
 80035b4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80035b8:	4b1b      	ldr	r3, [pc, #108]	; (8003628 <HAL_RCC_OscConfig+0x4ec>)
 80035ba:	685b      	ldr	r3, [r3, #4]
 80035bc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	699b      	ldr	r3, [r3, #24]
 80035c2:	2b01      	cmp	r3, #1
 80035c4:	d028      	beq.n	8003618 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80035d0:	429a      	cmp	r2, r3
 80035d2:	d121      	bne.n	8003618 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80035de:	429a      	cmp	r2, r3
 80035e0:	d11a      	bne.n	8003618 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80035e2:	68fa      	ldr	r2, [r7, #12]
 80035e4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80035e8:	4013      	ands	r3, r2
 80035ea:	687a      	ldr	r2, [r7, #4]
 80035ec:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80035ee:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80035f0:	4293      	cmp	r3, r2
 80035f2:	d111      	bne.n	8003618 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035fe:	085b      	lsrs	r3, r3, #1
 8003600:	3b01      	subs	r3, #1
 8003602:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003604:	429a      	cmp	r2, r3
 8003606:	d107      	bne.n	8003618 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003612:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003614:	429a      	cmp	r2, r3
 8003616:	d001      	beq.n	800361c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003618:	2301      	movs	r3, #1
 800361a:	e000      	b.n	800361e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800361c:	2300      	movs	r3, #0
}
 800361e:	4618      	mov	r0, r3
 8003620:	3718      	adds	r7, #24
 8003622:	46bd      	mov	sp, r7
 8003624:	bd80      	pop	{r7, pc}
 8003626:	bf00      	nop
 8003628:	40023800 	.word	0x40023800

0800362c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800362c:	b580      	push	{r7, lr}
 800362e:	b084      	sub	sp, #16
 8003630:	af00      	add	r7, sp, #0
 8003632:	6078      	str	r0, [r7, #4]
 8003634:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	2b00      	cmp	r3, #0
 800363a:	d101      	bne.n	8003640 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800363c:	2301      	movs	r3, #1
 800363e:	e0cc      	b.n	80037da <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003640:	4b68      	ldr	r3, [pc, #416]	; (80037e4 <HAL_RCC_ClockConfig+0x1b8>)
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f003 0307 	and.w	r3, r3, #7
 8003648:	683a      	ldr	r2, [r7, #0]
 800364a:	429a      	cmp	r2, r3
 800364c:	d90c      	bls.n	8003668 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800364e:	4b65      	ldr	r3, [pc, #404]	; (80037e4 <HAL_RCC_ClockConfig+0x1b8>)
 8003650:	683a      	ldr	r2, [r7, #0]
 8003652:	b2d2      	uxtb	r2, r2
 8003654:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003656:	4b63      	ldr	r3, [pc, #396]	; (80037e4 <HAL_RCC_ClockConfig+0x1b8>)
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f003 0307 	and.w	r3, r3, #7
 800365e:	683a      	ldr	r2, [r7, #0]
 8003660:	429a      	cmp	r2, r3
 8003662:	d001      	beq.n	8003668 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003664:	2301      	movs	r3, #1
 8003666:	e0b8      	b.n	80037da <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	f003 0302 	and.w	r3, r3, #2
 8003670:	2b00      	cmp	r3, #0
 8003672:	d020      	beq.n	80036b6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	f003 0304 	and.w	r3, r3, #4
 800367c:	2b00      	cmp	r3, #0
 800367e:	d005      	beq.n	800368c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003680:	4b59      	ldr	r3, [pc, #356]	; (80037e8 <HAL_RCC_ClockConfig+0x1bc>)
 8003682:	689b      	ldr	r3, [r3, #8]
 8003684:	4a58      	ldr	r2, [pc, #352]	; (80037e8 <HAL_RCC_ClockConfig+0x1bc>)
 8003686:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800368a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	f003 0308 	and.w	r3, r3, #8
 8003694:	2b00      	cmp	r3, #0
 8003696:	d005      	beq.n	80036a4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003698:	4b53      	ldr	r3, [pc, #332]	; (80037e8 <HAL_RCC_ClockConfig+0x1bc>)
 800369a:	689b      	ldr	r3, [r3, #8]
 800369c:	4a52      	ldr	r2, [pc, #328]	; (80037e8 <HAL_RCC_ClockConfig+0x1bc>)
 800369e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80036a2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80036a4:	4b50      	ldr	r3, [pc, #320]	; (80037e8 <HAL_RCC_ClockConfig+0x1bc>)
 80036a6:	689b      	ldr	r3, [r3, #8]
 80036a8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	689b      	ldr	r3, [r3, #8]
 80036b0:	494d      	ldr	r1, [pc, #308]	; (80037e8 <HAL_RCC_ClockConfig+0x1bc>)
 80036b2:	4313      	orrs	r3, r2
 80036b4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f003 0301 	and.w	r3, r3, #1
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d044      	beq.n	800374c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	685b      	ldr	r3, [r3, #4]
 80036c6:	2b01      	cmp	r3, #1
 80036c8:	d107      	bne.n	80036da <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80036ca:	4b47      	ldr	r3, [pc, #284]	; (80037e8 <HAL_RCC_ClockConfig+0x1bc>)
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d119      	bne.n	800370a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80036d6:	2301      	movs	r3, #1
 80036d8:	e07f      	b.n	80037da <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	685b      	ldr	r3, [r3, #4]
 80036de:	2b02      	cmp	r3, #2
 80036e0:	d003      	beq.n	80036ea <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80036e6:	2b03      	cmp	r3, #3
 80036e8:	d107      	bne.n	80036fa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80036ea:	4b3f      	ldr	r3, [pc, #252]	; (80037e8 <HAL_RCC_ClockConfig+0x1bc>)
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d109      	bne.n	800370a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80036f6:	2301      	movs	r3, #1
 80036f8:	e06f      	b.n	80037da <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80036fa:	4b3b      	ldr	r3, [pc, #236]	; (80037e8 <HAL_RCC_ClockConfig+0x1bc>)
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	f003 0302 	and.w	r3, r3, #2
 8003702:	2b00      	cmp	r3, #0
 8003704:	d101      	bne.n	800370a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003706:	2301      	movs	r3, #1
 8003708:	e067      	b.n	80037da <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800370a:	4b37      	ldr	r3, [pc, #220]	; (80037e8 <HAL_RCC_ClockConfig+0x1bc>)
 800370c:	689b      	ldr	r3, [r3, #8]
 800370e:	f023 0203 	bic.w	r2, r3, #3
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	685b      	ldr	r3, [r3, #4]
 8003716:	4934      	ldr	r1, [pc, #208]	; (80037e8 <HAL_RCC_ClockConfig+0x1bc>)
 8003718:	4313      	orrs	r3, r2
 800371a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800371c:	f7fe fa9c 	bl	8001c58 <HAL_GetTick>
 8003720:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003722:	e00a      	b.n	800373a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003724:	f7fe fa98 	bl	8001c58 <HAL_GetTick>
 8003728:	4602      	mov	r2, r0
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	1ad3      	subs	r3, r2, r3
 800372e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003732:	4293      	cmp	r3, r2
 8003734:	d901      	bls.n	800373a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003736:	2303      	movs	r3, #3
 8003738:	e04f      	b.n	80037da <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800373a:	4b2b      	ldr	r3, [pc, #172]	; (80037e8 <HAL_RCC_ClockConfig+0x1bc>)
 800373c:	689b      	ldr	r3, [r3, #8]
 800373e:	f003 020c 	and.w	r2, r3, #12
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	685b      	ldr	r3, [r3, #4]
 8003746:	009b      	lsls	r3, r3, #2
 8003748:	429a      	cmp	r2, r3
 800374a:	d1eb      	bne.n	8003724 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800374c:	4b25      	ldr	r3, [pc, #148]	; (80037e4 <HAL_RCC_ClockConfig+0x1b8>)
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f003 0307 	and.w	r3, r3, #7
 8003754:	683a      	ldr	r2, [r7, #0]
 8003756:	429a      	cmp	r2, r3
 8003758:	d20c      	bcs.n	8003774 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800375a:	4b22      	ldr	r3, [pc, #136]	; (80037e4 <HAL_RCC_ClockConfig+0x1b8>)
 800375c:	683a      	ldr	r2, [r7, #0]
 800375e:	b2d2      	uxtb	r2, r2
 8003760:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003762:	4b20      	ldr	r3, [pc, #128]	; (80037e4 <HAL_RCC_ClockConfig+0x1b8>)
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	f003 0307 	and.w	r3, r3, #7
 800376a:	683a      	ldr	r2, [r7, #0]
 800376c:	429a      	cmp	r2, r3
 800376e:	d001      	beq.n	8003774 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003770:	2301      	movs	r3, #1
 8003772:	e032      	b.n	80037da <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	f003 0304 	and.w	r3, r3, #4
 800377c:	2b00      	cmp	r3, #0
 800377e:	d008      	beq.n	8003792 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003780:	4b19      	ldr	r3, [pc, #100]	; (80037e8 <HAL_RCC_ClockConfig+0x1bc>)
 8003782:	689b      	ldr	r3, [r3, #8]
 8003784:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	68db      	ldr	r3, [r3, #12]
 800378c:	4916      	ldr	r1, [pc, #88]	; (80037e8 <HAL_RCC_ClockConfig+0x1bc>)
 800378e:	4313      	orrs	r3, r2
 8003790:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	f003 0308 	and.w	r3, r3, #8
 800379a:	2b00      	cmp	r3, #0
 800379c:	d009      	beq.n	80037b2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800379e:	4b12      	ldr	r3, [pc, #72]	; (80037e8 <HAL_RCC_ClockConfig+0x1bc>)
 80037a0:	689b      	ldr	r3, [r3, #8]
 80037a2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	691b      	ldr	r3, [r3, #16]
 80037aa:	00db      	lsls	r3, r3, #3
 80037ac:	490e      	ldr	r1, [pc, #56]	; (80037e8 <HAL_RCC_ClockConfig+0x1bc>)
 80037ae:	4313      	orrs	r3, r2
 80037b0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80037b2:	f000 f821 	bl	80037f8 <HAL_RCC_GetSysClockFreq>
 80037b6:	4602      	mov	r2, r0
 80037b8:	4b0b      	ldr	r3, [pc, #44]	; (80037e8 <HAL_RCC_ClockConfig+0x1bc>)
 80037ba:	689b      	ldr	r3, [r3, #8]
 80037bc:	091b      	lsrs	r3, r3, #4
 80037be:	f003 030f 	and.w	r3, r3, #15
 80037c2:	490a      	ldr	r1, [pc, #40]	; (80037ec <HAL_RCC_ClockConfig+0x1c0>)
 80037c4:	5ccb      	ldrb	r3, [r1, r3]
 80037c6:	fa22 f303 	lsr.w	r3, r2, r3
 80037ca:	4a09      	ldr	r2, [pc, #36]	; (80037f0 <HAL_RCC_ClockConfig+0x1c4>)
 80037cc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80037ce:	4b09      	ldr	r3, [pc, #36]	; (80037f4 <HAL_RCC_ClockConfig+0x1c8>)
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	4618      	mov	r0, r3
 80037d4:	f7fe f9fc 	bl	8001bd0 <HAL_InitTick>

  return HAL_OK;
 80037d8:	2300      	movs	r3, #0
}
 80037da:	4618      	mov	r0, r3
 80037dc:	3710      	adds	r7, #16
 80037de:	46bd      	mov	sp, r7
 80037e0:	bd80      	pop	{r7, pc}
 80037e2:	bf00      	nop
 80037e4:	40023c00 	.word	0x40023c00
 80037e8:	40023800 	.word	0x40023800
 80037ec:	080048b0 	.word	0x080048b0
 80037f0:	20000000 	.word	0x20000000
 80037f4:	20000004 	.word	0x20000004

080037f8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80037f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80037fc:	b090      	sub	sp, #64	; 0x40
 80037fe:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003800:	2300      	movs	r3, #0
 8003802:	637b      	str	r3, [r7, #52]	; 0x34
 8003804:	2300      	movs	r3, #0
 8003806:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003808:	2300      	movs	r3, #0
 800380a:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 800380c:	2300      	movs	r3, #0
 800380e:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003810:	4b59      	ldr	r3, [pc, #356]	; (8003978 <HAL_RCC_GetSysClockFreq+0x180>)
 8003812:	689b      	ldr	r3, [r3, #8]
 8003814:	f003 030c 	and.w	r3, r3, #12
 8003818:	2b08      	cmp	r3, #8
 800381a:	d00d      	beq.n	8003838 <HAL_RCC_GetSysClockFreq+0x40>
 800381c:	2b08      	cmp	r3, #8
 800381e:	f200 80a1 	bhi.w	8003964 <HAL_RCC_GetSysClockFreq+0x16c>
 8003822:	2b00      	cmp	r3, #0
 8003824:	d002      	beq.n	800382c <HAL_RCC_GetSysClockFreq+0x34>
 8003826:	2b04      	cmp	r3, #4
 8003828:	d003      	beq.n	8003832 <HAL_RCC_GetSysClockFreq+0x3a>
 800382a:	e09b      	b.n	8003964 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800382c:	4b53      	ldr	r3, [pc, #332]	; (800397c <HAL_RCC_GetSysClockFreq+0x184>)
 800382e:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8003830:	e09b      	b.n	800396a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003832:	4b53      	ldr	r3, [pc, #332]	; (8003980 <HAL_RCC_GetSysClockFreq+0x188>)
 8003834:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003836:	e098      	b.n	800396a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003838:	4b4f      	ldr	r3, [pc, #316]	; (8003978 <HAL_RCC_GetSysClockFreq+0x180>)
 800383a:	685b      	ldr	r3, [r3, #4]
 800383c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003840:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003842:	4b4d      	ldr	r3, [pc, #308]	; (8003978 <HAL_RCC_GetSysClockFreq+0x180>)
 8003844:	685b      	ldr	r3, [r3, #4]
 8003846:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800384a:	2b00      	cmp	r3, #0
 800384c:	d028      	beq.n	80038a0 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800384e:	4b4a      	ldr	r3, [pc, #296]	; (8003978 <HAL_RCC_GetSysClockFreq+0x180>)
 8003850:	685b      	ldr	r3, [r3, #4]
 8003852:	099b      	lsrs	r3, r3, #6
 8003854:	2200      	movs	r2, #0
 8003856:	623b      	str	r3, [r7, #32]
 8003858:	627a      	str	r2, [r7, #36]	; 0x24
 800385a:	6a3b      	ldr	r3, [r7, #32]
 800385c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003860:	2100      	movs	r1, #0
 8003862:	4b47      	ldr	r3, [pc, #284]	; (8003980 <HAL_RCC_GetSysClockFreq+0x188>)
 8003864:	fb03 f201 	mul.w	r2, r3, r1
 8003868:	2300      	movs	r3, #0
 800386a:	fb00 f303 	mul.w	r3, r0, r3
 800386e:	4413      	add	r3, r2
 8003870:	4a43      	ldr	r2, [pc, #268]	; (8003980 <HAL_RCC_GetSysClockFreq+0x188>)
 8003872:	fba0 1202 	umull	r1, r2, r0, r2
 8003876:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003878:	460a      	mov	r2, r1
 800387a:	62ba      	str	r2, [r7, #40]	; 0x28
 800387c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800387e:	4413      	add	r3, r2
 8003880:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003882:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003884:	2200      	movs	r2, #0
 8003886:	61bb      	str	r3, [r7, #24]
 8003888:	61fa      	str	r2, [r7, #28]
 800388a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800388e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8003892:	f7fd f905 	bl	8000aa0 <__aeabi_uldivmod>
 8003896:	4602      	mov	r2, r0
 8003898:	460b      	mov	r3, r1
 800389a:	4613      	mov	r3, r2
 800389c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800389e:	e053      	b.n	8003948 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80038a0:	4b35      	ldr	r3, [pc, #212]	; (8003978 <HAL_RCC_GetSysClockFreq+0x180>)
 80038a2:	685b      	ldr	r3, [r3, #4]
 80038a4:	099b      	lsrs	r3, r3, #6
 80038a6:	2200      	movs	r2, #0
 80038a8:	613b      	str	r3, [r7, #16]
 80038aa:	617a      	str	r2, [r7, #20]
 80038ac:	693b      	ldr	r3, [r7, #16]
 80038ae:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80038b2:	f04f 0b00 	mov.w	fp, #0
 80038b6:	4652      	mov	r2, sl
 80038b8:	465b      	mov	r3, fp
 80038ba:	f04f 0000 	mov.w	r0, #0
 80038be:	f04f 0100 	mov.w	r1, #0
 80038c2:	0159      	lsls	r1, r3, #5
 80038c4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80038c8:	0150      	lsls	r0, r2, #5
 80038ca:	4602      	mov	r2, r0
 80038cc:	460b      	mov	r3, r1
 80038ce:	ebb2 080a 	subs.w	r8, r2, sl
 80038d2:	eb63 090b 	sbc.w	r9, r3, fp
 80038d6:	f04f 0200 	mov.w	r2, #0
 80038da:	f04f 0300 	mov.w	r3, #0
 80038de:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80038e2:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80038e6:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80038ea:	ebb2 0408 	subs.w	r4, r2, r8
 80038ee:	eb63 0509 	sbc.w	r5, r3, r9
 80038f2:	f04f 0200 	mov.w	r2, #0
 80038f6:	f04f 0300 	mov.w	r3, #0
 80038fa:	00eb      	lsls	r3, r5, #3
 80038fc:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003900:	00e2      	lsls	r2, r4, #3
 8003902:	4614      	mov	r4, r2
 8003904:	461d      	mov	r5, r3
 8003906:	eb14 030a 	adds.w	r3, r4, sl
 800390a:	603b      	str	r3, [r7, #0]
 800390c:	eb45 030b 	adc.w	r3, r5, fp
 8003910:	607b      	str	r3, [r7, #4]
 8003912:	f04f 0200 	mov.w	r2, #0
 8003916:	f04f 0300 	mov.w	r3, #0
 800391a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800391e:	4629      	mov	r1, r5
 8003920:	028b      	lsls	r3, r1, #10
 8003922:	4621      	mov	r1, r4
 8003924:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003928:	4621      	mov	r1, r4
 800392a:	028a      	lsls	r2, r1, #10
 800392c:	4610      	mov	r0, r2
 800392e:	4619      	mov	r1, r3
 8003930:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003932:	2200      	movs	r2, #0
 8003934:	60bb      	str	r3, [r7, #8]
 8003936:	60fa      	str	r2, [r7, #12]
 8003938:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800393c:	f7fd f8b0 	bl	8000aa0 <__aeabi_uldivmod>
 8003940:	4602      	mov	r2, r0
 8003942:	460b      	mov	r3, r1
 8003944:	4613      	mov	r3, r2
 8003946:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003948:	4b0b      	ldr	r3, [pc, #44]	; (8003978 <HAL_RCC_GetSysClockFreq+0x180>)
 800394a:	685b      	ldr	r3, [r3, #4]
 800394c:	0c1b      	lsrs	r3, r3, #16
 800394e:	f003 0303 	and.w	r3, r3, #3
 8003952:	3301      	adds	r3, #1
 8003954:	005b      	lsls	r3, r3, #1
 8003956:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8003958:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800395a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800395c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003960:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003962:	e002      	b.n	800396a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003964:	4b05      	ldr	r3, [pc, #20]	; (800397c <HAL_RCC_GetSysClockFreq+0x184>)
 8003966:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003968:	bf00      	nop
    }
  }
  return sysclockfreq;
 800396a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 800396c:	4618      	mov	r0, r3
 800396e:	3740      	adds	r7, #64	; 0x40
 8003970:	46bd      	mov	sp, r7
 8003972:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003976:	bf00      	nop
 8003978:	40023800 	.word	0x40023800
 800397c:	00f42400 	.word	0x00f42400
 8003980:	017d7840 	.word	0x017d7840

08003984 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003984:	b480      	push	{r7}
 8003986:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003988:	4b03      	ldr	r3, [pc, #12]	; (8003998 <HAL_RCC_GetHCLKFreq+0x14>)
 800398a:	681b      	ldr	r3, [r3, #0]
}
 800398c:	4618      	mov	r0, r3
 800398e:	46bd      	mov	sp, r7
 8003990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003994:	4770      	bx	lr
 8003996:	bf00      	nop
 8003998:	20000000 	.word	0x20000000

0800399c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800399c:	b580      	push	{r7, lr}
 800399e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80039a0:	f7ff fff0 	bl	8003984 <HAL_RCC_GetHCLKFreq>
 80039a4:	4602      	mov	r2, r0
 80039a6:	4b05      	ldr	r3, [pc, #20]	; (80039bc <HAL_RCC_GetPCLK1Freq+0x20>)
 80039a8:	689b      	ldr	r3, [r3, #8]
 80039aa:	0a9b      	lsrs	r3, r3, #10
 80039ac:	f003 0307 	and.w	r3, r3, #7
 80039b0:	4903      	ldr	r1, [pc, #12]	; (80039c0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80039b2:	5ccb      	ldrb	r3, [r1, r3]
 80039b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80039b8:	4618      	mov	r0, r3
 80039ba:	bd80      	pop	{r7, pc}
 80039bc:	40023800 	.word	0x40023800
 80039c0:	080048c0 	.word	0x080048c0

080039c4 <memset>:
 80039c4:	4402      	add	r2, r0
 80039c6:	4603      	mov	r3, r0
 80039c8:	4293      	cmp	r3, r2
 80039ca:	d100      	bne.n	80039ce <memset+0xa>
 80039cc:	4770      	bx	lr
 80039ce:	f803 1b01 	strb.w	r1, [r3], #1
 80039d2:	e7f9      	b.n	80039c8 <memset+0x4>

080039d4 <__errno>:
 80039d4:	4b01      	ldr	r3, [pc, #4]	; (80039dc <__errno+0x8>)
 80039d6:	6818      	ldr	r0, [r3, #0]
 80039d8:	4770      	bx	lr
 80039da:	bf00      	nop
 80039dc:	20000058 	.word	0x20000058

080039e0 <__libc_init_array>:
 80039e0:	b570      	push	{r4, r5, r6, lr}
 80039e2:	4d0d      	ldr	r5, [pc, #52]	; (8003a18 <__libc_init_array+0x38>)
 80039e4:	4c0d      	ldr	r4, [pc, #52]	; (8003a1c <__libc_init_array+0x3c>)
 80039e6:	1b64      	subs	r4, r4, r5
 80039e8:	10a4      	asrs	r4, r4, #2
 80039ea:	2600      	movs	r6, #0
 80039ec:	42a6      	cmp	r6, r4
 80039ee:	d109      	bne.n	8003a04 <__libc_init_array+0x24>
 80039f0:	4d0b      	ldr	r5, [pc, #44]	; (8003a20 <__libc_init_array+0x40>)
 80039f2:	4c0c      	ldr	r4, [pc, #48]	; (8003a24 <__libc_init_array+0x44>)
 80039f4:	f000 ff50 	bl	8004898 <_init>
 80039f8:	1b64      	subs	r4, r4, r5
 80039fa:	10a4      	asrs	r4, r4, #2
 80039fc:	2600      	movs	r6, #0
 80039fe:	42a6      	cmp	r6, r4
 8003a00:	d105      	bne.n	8003a0e <__libc_init_array+0x2e>
 8003a02:	bd70      	pop	{r4, r5, r6, pc}
 8003a04:	f855 3b04 	ldr.w	r3, [r5], #4
 8003a08:	4798      	blx	r3
 8003a0a:	3601      	adds	r6, #1
 8003a0c:	e7ee      	b.n	80039ec <__libc_init_array+0xc>
 8003a0e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003a12:	4798      	blx	r3
 8003a14:	3601      	adds	r6, #1
 8003a16:	e7f2      	b.n	80039fe <__libc_init_array+0x1e>
 8003a18:	08004900 	.word	0x08004900
 8003a1c:	08004900 	.word	0x08004900
 8003a20:	08004900 	.word	0x08004900
 8003a24:	08004904 	.word	0x08004904

08003a28 <pow>:
 8003a28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a2a:	ed2d 8b02 	vpush	{d8}
 8003a2e:	eeb0 8a40 	vmov.f32	s16, s0
 8003a32:	eef0 8a60 	vmov.f32	s17, s1
 8003a36:	ec55 4b11 	vmov	r4, r5, d1
 8003a3a:	f000 f871 	bl	8003b20 <__ieee754_pow>
 8003a3e:	4622      	mov	r2, r4
 8003a40:	462b      	mov	r3, r5
 8003a42:	4620      	mov	r0, r4
 8003a44:	4629      	mov	r1, r5
 8003a46:	ec57 6b10 	vmov	r6, r7, d0
 8003a4a:	f7fd f813 	bl	8000a74 <__aeabi_dcmpun>
 8003a4e:	2800      	cmp	r0, #0
 8003a50:	d13b      	bne.n	8003aca <pow+0xa2>
 8003a52:	ec51 0b18 	vmov	r0, r1, d8
 8003a56:	2200      	movs	r2, #0
 8003a58:	2300      	movs	r3, #0
 8003a5a:	f7fc ffd9 	bl	8000a10 <__aeabi_dcmpeq>
 8003a5e:	b1b8      	cbz	r0, 8003a90 <pow+0x68>
 8003a60:	2200      	movs	r2, #0
 8003a62:	2300      	movs	r3, #0
 8003a64:	4620      	mov	r0, r4
 8003a66:	4629      	mov	r1, r5
 8003a68:	f7fc ffd2 	bl	8000a10 <__aeabi_dcmpeq>
 8003a6c:	2800      	cmp	r0, #0
 8003a6e:	d146      	bne.n	8003afe <pow+0xd6>
 8003a70:	ec45 4b10 	vmov	d0, r4, r5
 8003a74:	f000 f848 	bl	8003b08 <finite>
 8003a78:	b338      	cbz	r0, 8003aca <pow+0xa2>
 8003a7a:	2200      	movs	r2, #0
 8003a7c:	2300      	movs	r3, #0
 8003a7e:	4620      	mov	r0, r4
 8003a80:	4629      	mov	r1, r5
 8003a82:	f7fc ffcf 	bl	8000a24 <__aeabi_dcmplt>
 8003a86:	b300      	cbz	r0, 8003aca <pow+0xa2>
 8003a88:	f7ff ffa4 	bl	80039d4 <__errno>
 8003a8c:	2322      	movs	r3, #34	; 0x22
 8003a8e:	e01b      	b.n	8003ac8 <pow+0xa0>
 8003a90:	ec47 6b10 	vmov	d0, r6, r7
 8003a94:	f000 f838 	bl	8003b08 <finite>
 8003a98:	b9e0      	cbnz	r0, 8003ad4 <pow+0xac>
 8003a9a:	eeb0 0a48 	vmov.f32	s0, s16
 8003a9e:	eef0 0a68 	vmov.f32	s1, s17
 8003aa2:	f000 f831 	bl	8003b08 <finite>
 8003aa6:	b1a8      	cbz	r0, 8003ad4 <pow+0xac>
 8003aa8:	ec45 4b10 	vmov	d0, r4, r5
 8003aac:	f000 f82c 	bl	8003b08 <finite>
 8003ab0:	b180      	cbz	r0, 8003ad4 <pow+0xac>
 8003ab2:	4632      	mov	r2, r6
 8003ab4:	463b      	mov	r3, r7
 8003ab6:	4630      	mov	r0, r6
 8003ab8:	4639      	mov	r1, r7
 8003aba:	f7fc ffdb 	bl	8000a74 <__aeabi_dcmpun>
 8003abe:	2800      	cmp	r0, #0
 8003ac0:	d0e2      	beq.n	8003a88 <pow+0x60>
 8003ac2:	f7ff ff87 	bl	80039d4 <__errno>
 8003ac6:	2321      	movs	r3, #33	; 0x21
 8003ac8:	6003      	str	r3, [r0, #0]
 8003aca:	ecbd 8b02 	vpop	{d8}
 8003ace:	ec47 6b10 	vmov	d0, r6, r7
 8003ad2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003ad4:	2200      	movs	r2, #0
 8003ad6:	2300      	movs	r3, #0
 8003ad8:	4630      	mov	r0, r6
 8003ada:	4639      	mov	r1, r7
 8003adc:	f7fc ff98 	bl	8000a10 <__aeabi_dcmpeq>
 8003ae0:	2800      	cmp	r0, #0
 8003ae2:	d0f2      	beq.n	8003aca <pow+0xa2>
 8003ae4:	eeb0 0a48 	vmov.f32	s0, s16
 8003ae8:	eef0 0a68 	vmov.f32	s1, s17
 8003aec:	f000 f80c 	bl	8003b08 <finite>
 8003af0:	2800      	cmp	r0, #0
 8003af2:	d0ea      	beq.n	8003aca <pow+0xa2>
 8003af4:	ec45 4b10 	vmov	d0, r4, r5
 8003af8:	f000 f806 	bl	8003b08 <finite>
 8003afc:	e7c3      	b.n	8003a86 <pow+0x5e>
 8003afe:	4f01      	ldr	r7, [pc, #4]	; (8003b04 <pow+0xdc>)
 8003b00:	2600      	movs	r6, #0
 8003b02:	e7e2      	b.n	8003aca <pow+0xa2>
 8003b04:	3ff00000 	.word	0x3ff00000

08003b08 <finite>:
 8003b08:	b082      	sub	sp, #8
 8003b0a:	ed8d 0b00 	vstr	d0, [sp]
 8003b0e:	9801      	ldr	r0, [sp, #4]
 8003b10:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8003b14:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8003b18:	0fc0      	lsrs	r0, r0, #31
 8003b1a:	b002      	add	sp, #8
 8003b1c:	4770      	bx	lr
	...

08003b20 <__ieee754_pow>:
 8003b20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003b24:	ed2d 8b06 	vpush	{d8-d10}
 8003b28:	b089      	sub	sp, #36	; 0x24
 8003b2a:	ed8d 1b00 	vstr	d1, [sp]
 8003b2e:	e9dd 2900 	ldrd	r2, r9, [sp]
 8003b32:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 8003b36:	ea58 0102 	orrs.w	r1, r8, r2
 8003b3a:	ec57 6b10 	vmov	r6, r7, d0
 8003b3e:	d115      	bne.n	8003b6c <__ieee754_pow+0x4c>
 8003b40:	19b3      	adds	r3, r6, r6
 8003b42:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 8003b46:	4152      	adcs	r2, r2
 8003b48:	4299      	cmp	r1, r3
 8003b4a:	4b89      	ldr	r3, [pc, #548]	; (8003d70 <__ieee754_pow+0x250>)
 8003b4c:	4193      	sbcs	r3, r2
 8003b4e:	f080 84d1 	bcs.w	80044f4 <__ieee754_pow+0x9d4>
 8003b52:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003b56:	4630      	mov	r0, r6
 8003b58:	4639      	mov	r1, r7
 8003b5a:	f7fc fb3b 	bl	80001d4 <__adddf3>
 8003b5e:	ec41 0b10 	vmov	d0, r0, r1
 8003b62:	b009      	add	sp, #36	; 0x24
 8003b64:	ecbd 8b06 	vpop	{d8-d10}
 8003b68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003b6c:	4b81      	ldr	r3, [pc, #516]	; (8003d74 <__ieee754_pow+0x254>)
 8003b6e:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 8003b72:	429c      	cmp	r4, r3
 8003b74:	ee10 aa10 	vmov	sl, s0
 8003b78:	463d      	mov	r5, r7
 8003b7a:	dc06      	bgt.n	8003b8a <__ieee754_pow+0x6a>
 8003b7c:	d101      	bne.n	8003b82 <__ieee754_pow+0x62>
 8003b7e:	2e00      	cmp	r6, #0
 8003b80:	d1e7      	bne.n	8003b52 <__ieee754_pow+0x32>
 8003b82:	4598      	cmp	r8, r3
 8003b84:	dc01      	bgt.n	8003b8a <__ieee754_pow+0x6a>
 8003b86:	d10f      	bne.n	8003ba8 <__ieee754_pow+0x88>
 8003b88:	b172      	cbz	r2, 8003ba8 <__ieee754_pow+0x88>
 8003b8a:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 8003b8e:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 8003b92:	ea55 050a 	orrs.w	r5, r5, sl
 8003b96:	d1dc      	bne.n	8003b52 <__ieee754_pow+0x32>
 8003b98:	e9dd 3200 	ldrd	r3, r2, [sp]
 8003b9c:	18db      	adds	r3, r3, r3
 8003b9e:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 8003ba2:	4152      	adcs	r2, r2
 8003ba4:	429d      	cmp	r5, r3
 8003ba6:	e7d0      	b.n	8003b4a <__ieee754_pow+0x2a>
 8003ba8:	2d00      	cmp	r5, #0
 8003baa:	da3b      	bge.n	8003c24 <__ieee754_pow+0x104>
 8003bac:	4b72      	ldr	r3, [pc, #456]	; (8003d78 <__ieee754_pow+0x258>)
 8003bae:	4598      	cmp	r8, r3
 8003bb0:	dc51      	bgt.n	8003c56 <__ieee754_pow+0x136>
 8003bb2:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8003bb6:	4598      	cmp	r8, r3
 8003bb8:	f340 84ab 	ble.w	8004512 <__ieee754_pow+0x9f2>
 8003bbc:	ea4f 5328 	mov.w	r3, r8, asr #20
 8003bc0:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8003bc4:	2b14      	cmp	r3, #20
 8003bc6:	dd0f      	ble.n	8003be8 <__ieee754_pow+0xc8>
 8003bc8:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8003bcc:	fa22 f103 	lsr.w	r1, r2, r3
 8003bd0:	fa01 f303 	lsl.w	r3, r1, r3
 8003bd4:	4293      	cmp	r3, r2
 8003bd6:	f040 849c 	bne.w	8004512 <__ieee754_pow+0x9f2>
 8003bda:	f001 0101 	and.w	r1, r1, #1
 8003bde:	f1c1 0302 	rsb	r3, r1, #2
 8003be2:	9304      	str	r3, [sp, #16]
 8003be4:	b182      	cbz	r2, 8003c08 <__ieee754_pow+0xe8>
 8003be6:	e05f      	b.n	8003ca8 <__ieee754_pow+0x188>
 8003be8:	2a00      	cmp	r2, #0
 8003bea:	d15b      	bne.n	8003ca4 <__ieee754_pow+0x184>
 8003bec:	f1c3 0314 	rsb	r3, r3, #20
 8003bf0:	fa48 f103 	asr.w	r1, r8, r3
 8003bf4:	fa01 f303 	lsl.w	r3, r1, r3
 8003bf8:	4543      	cmp	r3, r8
 8003bfa:	f040 8487 	bne.w	800450c <__ieee754_pow+0x9ec>
 8003bfe:	f001 0101 	and.w	r1, r1, #1
 8003c02:	f1c1 0302 	rsb	r3, r1, #2
 8003c06:	9304      	str	r3, [sp, #16]
 8003c08:	4b5c      	ldr	r3, [pc, #368]	; (8003d7c <__ieee754_pow+0x25c>)
 8003c0a:	4598      	cmp	r8, r3
 8003c0c:	d132      	bne.n	8003c74 <__ieee754_pow+0x154>
 8003c0e:	f1b9 0f00 	cmp.w	r9, #0
 8003c12:	f280 8477 	bge.w	8004504 <__ieee754_pow+0x9e4>
 8003c16:	4959      	ldr	r1, [pc, #356]	; (8003d7c <__ieee754_pow+0x25c>)
 8003c18:	4632      	mov	r2, r6
 8003c1a:	463b      	mov	r3, r7
 8003c1c:	2000      	movs	r0, #0
 8003c1e:	f7fc fdb9 	bl	8000794 <__aeabi_ddiv>
 8003c22:	e79c      	b.n	8003b5e <__ieee754_pow+0x3e>
 8003c24:	2300      	movs	r3, #0
 8003c26:	9304      	str	r3, [sp, #16]
 8003c28:	2a00      	cmp	r2, #0
 8003c2a:	d13d      	bne.n	8003ca8 <__ieee754_pow+0x188>
 8003c2c:	4b51      	ldr	r3, [pc, #324]	; (8003d74 <__ieee754_pow+0x254>)
 8003c2e:	4598      	cmp	r8, r3
 8003c30:	d1ea      	bne.n	8003c08 <__ieee754_pow+0xe8>
 8003c32:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8003c36:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8003c3a:	ea53 030a 	orrs.w	r3, r3, sl
 8003c3e:	f000 8459 	beq.w	80044f4 <__ieee754_pow+0x9d4>
 8003c42:	4b4f      	ldr	r3, [pc, #316]	; (8003d80 <__ieee754_pow+0x260>)
 8003c44:	429c      	cmp	r4, r3
 8003c46:	dd08      	ble.n	8003c5a <__ieee754_pow+0x13a>
 8003c48:	f1b9 0f00 	cmp.w	r9, #0
 8003c4c:	f2c0 8456 	blt.w	80044fc <__ieee754_pow+0x9dc>
 8003c50:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003c54:	e783      	b.n	8003b5e <__ieee754_pow+0x3e>
 8003c56:	2302      	movs	r3, #2
 8003c58:	e7e5      	b.n	8003c26 <__ieee754_pow+0x106>
 8003c5a:	f1b9 0f00 	cmp.w	r9, #0
 8003c5e:	f04f 0000 	mov.w	r0, #0
 8003c62:	f04f 0100 	mov.w	r1, #0
 8003c66:	f6bf af7a 	bge.w	8003b5e <__ieee754_pow+0x3e>
 8003c6a:	e9dd 0300 	ldrd	r0, r3, [sp]
 8003c6e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8003c72:	e774      	b.n	8003b5e <__ieee754_pow+0x3e>
 8003c74:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8003c78:	d106      	bne.n	8003c88 <__ieee754_pow+0x168>
 8003c7a:	4632      	mov	r2, r6
 8003c7c:	463b      	mov	r3, r7
 8003c7e:	4630      	mov	r0, r6
 8003c80:	4639      	mov	r1, r7
 8003c82:	f7fc fc5d 	bl	8000540 <__aeabi_dmul>
 8003c86:	e76a      	b.n	8003b5e <__ieee754_pow+0x3e>
 8003c88:	4b3e      	ldr	r3, [pc, #248]	; (8003d84 <__ieee754_pow+0x264>)
 8003c8a:	4599      	cmp	r9, r3
 8003c8c:	d10c      	bne.n	8003ca8 <__ieee754_pow+0x188>
 8003c8e:	2d00      	cmp	r5, #0
 8003c90:	db0a      	blt.n	8003ca8 <__ieee754_pow+0x188>
 8003c92:	ec47 6b10 	vmov	d0, r6, r7
 8003c96:	b009      	add	sp, #36	; 0x24
 8003c98:	ecbd 8b06 	vpop	{d8-d10}
 8003c9c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003ca0:	f000 bd20 	b.w	80046e4 <__ieee754_sqrt>
 8003ca4:	2300      	movs	r3, #0
 8003ca6:	9304      	str	r3, [sp, #16]
 8003ca8:	ec47 6b10 	vmov	d0, r6, r7
 8003cac:	f000 fc62 	bl	8004574 <fabs>
 8003cb0:	ec51 0b10 	vmov	r0, r1, d0
 8003cb4:	f1ba 0f00 	cmp.w	sl, #0
 8003cb8:	d129      	bne.n	8003d0e <__ieee754_pow+0x1ee>
 8003cba:	b124      	cbz	r4, 8003cc6 <__ieee754_pow+0x1a6>
 8003cbc:	4b2f      	ldr	r3, [pc, #188]	; (8003d7c <__ieee754_pow+0x25c>)
 8003cbe:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 8003cc2:	429a      	cmp	r2, r3
 8003cc4:	d123      	bne.n	8003d0e <__ieee754_pow+0x1ee>
 8003cc6:	f1b9 0f00 	cmp.w	r9, #0
 8003cca:	da05      	bge.n	8003cd8 <__ieee754_pow+0x1b8>
 8003ccc:	4602      	mov	r2, r0
 8003cce:	460b      	mov	r3, r1
 8003cd0:	2000      	movs	r0, #0
 8003cd2:	492a      	ldr	r1, [pc, #168]	; (8003d7c <__ieee754_pow+0x25c>)
 8003cd4:	f7fc fd5e 	bl	8000794 <__aeabi_ddiv>
 8003cd8:	2d00      	cmp	r5, #0
 8003cda:	f6bf af40 	bge.w	8003b5e <__ieee754_pow+0x3e>
 8003cde:	9b04      	ldr	r3, [sp, #16]
 8003ce0:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8003ce4:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8003ce8:	431c      	orrs	r4, r3
 8003cea:	d108      	bne.n	8003cfe <__ieee754_pow+0x1de>
 8003cec:	4602      	mov	r2, r0
 8003cee:	460b      	mov	r3, r1
 8003cf0:	4610      	mov	r0, r2
 8003cf2:	4619      	mov	r1, r3
 8003cf4:	f7fc fa6c 	bl	80001d0 <__aeabi_dsub>
 8003cf8:	4602      	mov	r2, r0
 8003cfa:	460b      	mov	r3, r1
 8003cfc:	e78f      	b.n	8003c1e <__ieee754_pow+0xfe>
 8003cfe:	9b04      	ldr	r3, [sp, #16]
 8003d00:	2b01      	cmp	r3, #1
 8003d02:	f47f af2c 	bne.w	8003b5e <__ieee754_pow+0x3e>
 8003d06:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8003d0a:	4619      	mov	r1, r3
 8003d0c:	e727      	b.n	8003b5e <__ieee754_pow+0x3e>
 8003d0e:	0feb      	lsrs	r3, r5, #31
 8003d10:	3b01      	subs	r3, #1
 8003d12:	9306      	str	r3, [sp, #24]
 8003d14:	9a06      	ldr	r2, [sp, #24]
 8003d16:	9b04      	ldr	r3, [sp, #16]
 8003d18:	4313      	orrs	r3, r2
 8003d1a:	d102      	bne.n	8003d22 <__ieee754_pow+0x202>
 8003d1c:	4632      	mov	r2, r6
 8003d1e:	463b      	mov	r3, r7
 8003d20:	e7e6      	b.n	8003cf0 <__ieee754_pow+0x1d0>
 8003d22:	4b19      	ldr	r3, [pc, #100]	; (8003d88 <__ieee754_pow+0x268>)
 8003d24:	4598      	cmp	r8, r3
 8003d26:	f340 80fb 	ble.w	8003f20 <__ieee754_pow+0x400>
 8003d2a:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8003d2e:	4598      	cmp	r8, r3
 8003d30:	4b13      	ldr	r3, [pc, #76]	; (8003d80 <__ieee754_pow+0x260>)
 8003d32:	dd0c      	ble.n	8003d4e <__ieee754_pow+0x22e>
 8003d34:	429c      	cmp	r4, r3
 8003d36:	dc0f      	bgt.n	8003d58 <__ieee754_pow+0x238>
 8003d38:	f1b9 0f00 	cmp.w	r9, #0
 8003d3c:	da0f      	bge.n	8003d5e <__ieee754_pow+0x23e>
 8003d3e:	2000      	movs	r0, #0
 8003d40:	b009      	add	sp, #36	; 0x24
 8003d42:	ecbd 8b06 	vpop	{d8-d10}
 8003d46:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003d4a:	f000 bcc2 	b.w	80046d2 <__math_oflow>
 8003d4e:	429c      	cmp	r4, r3
 8003d50:	dbf2      	blt.n	8003d38 <__ieee754_pow+0x218>
 8003d52:	4b0a      	ldr	r3, [pc, #40]	; (8003d7c <__ieee754_pow+0x25c>)
 8003d54:	429c      	cmp	r4, r3
 8003d56:	dd19      	ble.n	8003d8c <__ieee754_pow+0x26c>
 8003d58:	f1b9 0f00 	cmp.w	r9, #0
 8003d5c:	dcef      	bgt.n	8003d3e <__ieee754_pow+0x21e>
 8003d5e:	2000      	movs	r0, #0
 8003d60:	b009      	add	sp, #36	; 0x24
 8003d62:	ecbd 8b06 	vpop	{d8-d10}
 8003d66:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003d6a:	f000 bca9 	b.w	80046c0 <__math_uflow>
 8003d6e:	bf00      	nop
 8003d70:	fff00000 	.word	0xfff00000
 8003d74:	7ff00000 	.word	0x7ff00000
 8003d78:	433fffff 	.word	0x433fffff
 8003d7c:	3ff00000 	.word	0x3ff00000
 8003d80:	3fefffff 	.word	0x3fefffff
 8003d84:	3fe00000 	.word	0x3fe00000
 8003d88:	41e00000 	.word	0x41e00000
 8003d8c:	4b60      	ldr	r3, [pc, #384]	; (8003f10 <__ieee754_pow+0x3f0>)
 8003d8e:	2200      	movs	r2, #0
 8003d90:	f7fc fa1e 	bl	80001d0 <__aeabi_dsub>
 8003d94:	a354      	add	r3, pc, #336	; (adr r3, 8003ee8 <__ieee754_pow+0x3c8>)
 8003d96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d9a:	4604      	mov	r4, r0
 8003d9c:	460d      	mov	r5, r1
 8003d9e:	f7fc fbcf 	bl	8000540 <__aeabi_dmul>
 8003da2:	a353      	add	r3, pc, #332	; (adr r3, 8003ef0 <__ieee754_pow+0x3d0>)
 8003da4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003da8:	4606      	mov	r6, r0
 8003daa:	460f      	mov	r7, r1
 8003dac:	4620      	mov	r0, r4
 8003dae:	4629      	mov	r1, r5
 8003db0:	f7fc fbc6 	bl	8000540 <__aeabi_dmul>
 8003db4:	4b57      	ldr	r3, [pc, #348]	; (8003f14 <__ieee754_pow+0x3f4>)
 8003db6:	4682      	mov	sl, r0
 8003db8:	468b      	mov	fp, r1
 8003dba:	2200      	movs	r2, #0
 8003dbc:	4620      	mov	r0, r4
 8003dbe:	4629      	mov	r1, r5
 8003dc0:	f7fc fbbe 	bl	8000540 <__aeabi_dmul>
 8003dc4:	4602      	mov	r2, r0
 8003dc6:	460b      	mov	r3, r1
 8003dc8:	a14b      	add	r1, pc, #300	; (adr r1, 8003ef8 <__ieee754_pow+0x3d8>)
 8003dca:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003dce:	f7fc f9ff 	bl	80001d0 <__aeabi_dsub>
 8003dd2:	4622      	mov	r2, r4
 8003dd4:	462b      	mov	r3, r5
 8003dd6:	f7fc fbb3 	bl	8000540 <__aeabi_dmul>
 8003dda:	4602      	mov	r2, r0
 8003ddc:	460b      	mov	r3, r1
 8003dde:	2000      	movs	r0, #0
 8003de0:	494d      	ldr	r1, [pc, #308]	; (8003f18 <__ieee754_pow+0x3f8>)
 8003de2:	f7fc f9f5 	bl	80001d0 <__aeabi_dsub>
 8003de6:	4622      	mov	r2, r4
 8003de8:	4680      	mov	r8, r0
 8003dea:	4689      	mov	r9, r1
 8003dec:	462b      	mov	r3, r5
 8003dee:	4620      	mov	r0, r4
 8003df0:	4629      	mov	r1, r5
 8003df2:	f7fc fba5 	bl	8000540 <__aeabi_dmul>
 8003df6:	4602      	mov	r2, r0
 8003df8:	460b      	mov	r3, r1
 8003dfa:	4640      	mov	r0, r8
 8003dfc:	4649      	mov	r1, r9
 8003dfe:	f7fc fb9f 	bl	8000540 <__aeabi_dmul>
 8003e02:	a33f      	add	r3, pc, #252	; (adr r3, 8003f00 <__ieee754_pow+0x3e0>)
 8003e04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e08:	f7fc fb9a 	bl	8000540 <__aeabi_dmul>
 8003e0c:	4602      	mov	r2, r0
 8003e0e:	460b      	mov	r3, r1
 8003e10:	4650      	mov	r0, sl
 8003e12:	4659      	mov	r1, fp
 8003e14:	f7fc f9dc 	bl	80001d0 <__aeabi_dsub>
 8003e18:	4602      	mov	r2, r0
 8003e1a:	460b      	mov	r3, r1
 8003e1c:	4680      	mov	r8, r0
 8003e1e:	4689      	mov	r9, r1
 8003e20:	4630      	mov	r0, r6
 8003e22:	4639      	mov	r1, r7
 8003e24:	f7fc f9d6 	bl	80001d4 <__adddf3>
 8003e28:	2000      	movs	r0, #0
 8003e2a:	4632      	mov	r2, r6
 8003e2c:	463b      	mov	r3, r7
 8003e2e:	4604      	mov	r4, r0
 8003e30:	460d      	mov	r5, r1
 8003e32:	f7fc f9cd 	bl	80001d0 <__aeabi_dsub>
 8003e36:	4602      	mov	r2, r0
 8003e38:	460b      	mov	r3, r1
 8003e3a:	4640      	mov	r0, r8
 8003e3c:	4649      	mov	r1, r9
 8003e3e:	f7fc f9c7 	bl	80001d0 <__aeabi_dsub>
 8003e42:	9b04      	ldr	r3, [sp, #16]
 8003e44:	9a06      	ldr	r2, [sp, #24]
 8003e46:	3b01      	subs	r3, #1
 8003e48:	4313      	orrs	r3, r2
 8003e4a:	4682      	mov	sl, r0
 8003e4c:	468b      	mov	fp, r1
 8003e4e:	f040 81e7 	bne.w	8004220 <__ieee754_pow+0x700>
 8003e52:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 8003f08 <__ieee754_pow+0x3e8>
 8003e56:	eeb0 8a47 	vmov.f32	s16, s14
 8003e5a:	eef0 8a67 	vmov.f32	s17, s15
 8003e5e:	e9dd 6700 	ldrd	r6, r7, [sp]
 8003e62:	2600      	movs	r6, #0
 8003e64:	4632      	mov	r2, r6
 8003e66:	463b      	mov	r3, r7
 8003e68:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003e6c:	f7fc f9b0 	bl	80001d0 <__aeabi_dsub>
 8003e70:	4622      	mov	r2, r4
 8003e72:	462b      	mov	r3, r5
 8003e74:	f7fc fb64 	bl	8000540 <__aeabi_dmul>
 8003e78:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003e7c:	4680      	mov	r8, r0
 8003e7e:	4689      	mov	r9, r1
 8003e80:	4650      	mov	r0, sl
 8003e82:	4659      	mov	r1, fp
 8003e84:	f7fc fb5c 	bl	8000540 <__aeabi_dmul>
 8003e88:	4602      	mov	r2, r0
 8003e8a:	460b      	mov	r3, r1
 8003e8c:	4640      	mov	r0, r8
 8003e8e:	4649      	mov	r1, r9
 8003e90:	f7fc f9a0 	bl	80001d4 <__adddf3>
 8003e94:	4632      	mov	r2, r6
 8003e96:	463b      	mov	r3, r7
 8003e98:	4680      	mov	r8, r0
 8003e9a:	4689      	mov	r9, r1
 8003e9c:	4620      	mov	r0, r4
 8003e9e:	4629      	mov	r1, r5
 8003ea0:	f7fc fb4e 	bl	8000540 <__aeabi_dmul>
 8003ea4:	460b      	mov	r3, r1
 8003ea6:	4604      	mov	r4, r0
 8003ea8:	460d      	mov	r5, r1
 8003eaa:	4602      	mov	r2, r0
 8003eac:	4649      	mov	r1, r9
 8003eae:	4640      	mov	r0, r8
 8003eb0:	f7fc f990 	bl	80001d4 <__adddf3>
 8003eb4:	4b19      	ldr	r3, [pc, #100]	; (8003f1c <__ieee754_pow+0x3fc>)
 8003eb6:	4299      	cmp	r1, r3
 8003eb8:	ec45 4b19 	vmov	d9, r4, r5
 8003ebc:	4606      	mov	r6, r0
 8003ebe:	460f      	mov	r7, r1
 8003ec0:	468b      	mov	fp, r1
 8003ec2:	f340 82f0 	ble.w	80044a6 <__ieee754_pow+0x986>
 8003ec6:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8003eca:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8003ece:	4303      	orrs	r3, r0
 8003ed0:	f000 81e4 	beq.w	800429c <__ieee754_pow+0x77c>
 8003ed4:	ec51 0b18 	vmov	r0, r1, d8
 8003ed8:	2200      	movs	r2, #0
 8003eda:	2300      	movs	r3, #0
 8003edc:	f7fc fda2 	bl	8000a24 <__aeabi_dcmplt>
 8003ee0:	3800      	subs	r0, #0
 8003ee2:	bf18      	it	ne
 8003ee4:	2001      	movne	r0, #1
 8003ee6:	e72b      	b.n	8003d40 <__ieee754_pow+0x220>
 8003ee8:	60000000 	.word	0x60000000
 8003eec:	3ff71547 	.word	0x3ff71547
 8003ef0:	f85ddf44 	.word	0xf85ddf44
 8003ef4:	3e54ae0b 	.word	0x3e54ae0b
 8003ef8:	55555555 	.word	0x55555555
 8003efc:	3fd55555 	.word	0x3fd55555
 8003f00:	652b82fe 	.word	0x652b82fe
 8003f04:	3ff71547 	.word	0x3ff71547
 8003f08:	00000000 	.word	0x00000000
 8003f0c:	bff00000 	.word	0xbff00000
 8003f10:	3ff00000 	.word	0x3ff00000
 8003f14:	3fd00000 	.word	0x3fd00000
 8003f18:	3fe00000 	.word	0x3fe00000
 8003f1c:	408fffff 	.word	0x408fffff
 8003f20:	4bd5      	ldr	r3, [pc, #852]	; (8004278 <__ieee754_pow+0x758>)
 8003f22:	402b      	ands	r3, r5
 8003f24:	2200      	movs	r2, #0
 8003f26:	b92b      	cbnz	r3, 8003f34 <__ieee754_pow+0x414>
 8003f28:	4bd4      	ldr	r3, [pc, #848]	; (800427c <__ieee754_pow+0x75c>)
 8003f2a:	f7fc fb09 	bl	8000540 <__aeabi_dmul>
 8003f2e:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8003f32:	460c      	mov	r4, r1
 8003f34:	1523      	asrs	r3, r4, #20
 8003f36:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8003f3a:	4413      	add	r3, r2
 8003f3c:	9305      	str	r3, [sp, #20]
 8003f3e:	4bd0      	ldr	r3, [pc, #832]	; (8004280 <__ieee754_pow+0x760>)
 8003f40:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8003f44:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8003f48:	429c      	cmp	r4, r3
 8003f4a:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8003f4e:	dd08      	ble.n	8003f62 <__ieee754_pow+0x442>
 8003f50:	4bcc      	ldr	r3, [pc, #816]	; (8004284 <__ieee754_pow+0x764>)
 8003f52:	429c      	cmp	r4, r3
 8003f54:	f340 8162 	ble.w	800421c <__ieee754_pow+0x6fc>
 8003f58:	9b05      	ldr	r3, [sp, #20]
 8003f5a:	3301      	adds	r3, #1
 8003f5c:	9305      	str	r3, [sp, #20]
 8003f5e:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8003f62:	2400      	movs	r4, #0
 8003f64:	00e3      	lsls	r3, r4, #3
 8003f66:	9307      	str	r3, [sp, #28]
 8003f68:	4bc7      	ldr	r3, [pc, #796]	; (8004288 <__ieee754_pow+0x768>)
 8003f6a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8003f6e:	ed93 7b00 	vldr	d7, [r3]
 8003f72:	4629      	mov	r1, r5
 8003f74:	ec53 2b17 	vmov	r2, r3, d7
 8003f78:	eeb0 9a47 	vmov.f32	s18, s14
 8003f7c:	eef0 9a67 	vmov.f32	s19, s15
 8003f80:	4682      	mov	sl, r0
 8003f82:	f7fc f925 	bl	80001d0 <__aeabi_dsub>
 8003f86:	4652      	mov	r2, sl
 8003f88:	4606      	mov	r6, r0
 8003f8a:	460f      	mov	r7, r1
 8003f8c:	462b      	mov	r3, r5
 8003f8e:	ec51 0b19 	vmov	r0, r1, d9
 8003f92:	f7fc f91f 	bl	80001d4 <__adddf3>
 8003f96:	4602      	mov	r2, r0
 8003f98:	460b      	mov	r3, r1
 8003f9a:	2000      	movs	r0, #0
 8003f9c:	49bb      	ldr	r1, [pc, #748]	; (800428c <__ieee754_pow+0x76c>)
 8003f9e:	f7fc fbf9 	bl	8000794 <__aeabi_ddiv>
 8003fa2:	ec41 0b1a 	vmov	d10, r0, r1
 8003fa6:	4602      	mov	r2, r0
 8003fa8:	460b      	mov	r3, r1
 8003faa:	4630      	mov	r0, r6
 8003fac:	4639      	mov	r1, r7
 8003fae:	f7fc fac7 	bl	8000540 <__aeabi_dmul>
 8003fb2:	2300      	movs	r3, #0
 8003fb4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003fb8:	9302      	str	r3, [sp, #8]
 8003fba:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8003fbe:	46ab      	mov	fp, r5
 8003fc0:	106d      	asrs	r5, r5, #1
 8003fc2:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8003fc6:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8003fca:	ec41 0b18 	vmov	d8, r0, r1
 8003fce:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 8003fd2:	2200      	movs	r2, #0
 8003fd4:	4640      	mov	r0, r8
 8003fd6:	4649      	mov	r1, r9
 8003fd8:	4614      	mov	r4, r2
 8003fda:	461d      	mov	r5, r3
 8003fdc:	f7fc fab0 	bl	8000540 <__aeabi_dmul>
 8003fe0:	4602      	mov	r2, r0
 8003fe2:	460b      	mov	r3, r1
 8003fe4:	4630      	mov	r0, r6
 8003fe6:	4639      	mov	r1, r7
 8003fe8:	f7fc f8f2 	bl	80001d0 <__aeabi_dsub>
 8003fec:	ec53 2b19 	vmov	r2, r3, d9
 8003ff0:	4606      	mov	r6, r0
 8003ff2:	460f      	mov	r7, r1
 8003ff4:	4620      	mov	r0, r4
 8003ff6:	4629      	mov	r1, r5
 8003ff8:	f7fc f8ea 	bl	80001d0 <__aeabi_dsub>
 8003ffc:	4602      	mov	r2, r0
 8003ffe:	460b      	mov	r3, r1
 8004000:	4650      	mov	r0, sl
 8004002:	4659      	mov	r1, fp
 8004004:	f7fc f8e4 	bl	80001d0 <__aeabi_dsub>
 8004008:	4642      	mov	r2, r8
 800400a:	464b      	mov	r3, r9
 800400c:	f7fc fa98 	bl	8000540 <__aeabi_dmul>
 8004010:	4602      	mov	r2, r0
 8004012:	460b      	mov	r3, r1
 8004014:	4630      	mov	r0, r6
 8004016:	4639      	mov	r1, r7
 8004018:	f7fc f8da 	bl	80001d0 <__aeabi_dsub>
 800401c:	ec53 2b1a 	vmov	r2, r3, d10
 8004020:	f7fc fa8e 	bl	8000540 <__aeabi_dmul>
 8004024:	ec53 2b18 	vmov	r2, r3, d8
 8004028:	ec41 0b19 	vmov	d9, r0, r1
 800402c:	ec51 0b18 	vmov	r0, r1, d8
 8004030:	f7fc fa86 	bl	8000540 <__aeabi_dmul>
 8004034:	a37c      	add	r3, pc, #496	; (adr r3, 8004228 <__ieee754_pow+0x708>)
 8004036:	e9d3 2300 	ldrd	r2, r3, [r3]
 800403a:	4604      	mov	r4, r0
 800403c:	460d      	mov	r5, r1
 800403e:	f7fc fa7f 	bl	8000540 <__aeabi_dmul>
 8004042:	a37b      	add	r3, pc, #492	; (adr r3, 8004230 <__ieee754_pow+0x710>)
 8004044:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004048:	f7fc f8c4 	bl	80001d4 <__adddf3>
 800404c:	4622      	mov	r2, r4
 800404e:	462b      	mov	r3, r5
 8004050:	f7fc fa76 	bl	8000540 <__aeabi_dmul>
 8004054:	a378      	add	r3, pc, #480	; (adr r3, 8004238 <__ieee754_pow+0x718>)
 8004056:	e9d3 2300 	ldrd	r2, r3, [r3]
 800405a:	f7fc f8bb 	bl	80001d4 <__adddf3>
 800405e:	4622      	mov	r2, r4
 8004060:	462b      	mov	r3, r5
 8004062:	f7fc fa6d 	bl	8000540 <__aeabi_dmul>
 8004066:	a376      	add	r3, pc, #472	; (adr r3, 8004240 <__ieee754_pow+0x720>)
 8004068:	e9d3 2300 	ldrd	r2, r3, [r3]
 800406c:	f7fc f8b2 	bl	80001d4 <__adddf3>
 8004070:	4622      	mov	r2, r4
 8004072:	462b      	mov	r3, r5
 8004074:	f7fc fa64 	bl	8000540 <__aeabi_dmul>
 8004078:	a373      	add	r3, pc, #460	; (adr r3, 8004248 <__ieee754_pow+0x728>)
 800407a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800407e:	f7fc f8a9 	bl	80001d4 <__adddf3>
 8004082:	4622      	mov	r2, r4
 8004084:	462b      	mov	r3, r5
 8004086:	f7fc fa5b 	bl	8000540 <__aeabi_dmul>
 800408a:	a371      	add	r3, pc, #452	; (adr r3, 8004250 <__ieee754_pow+0x730>)
 800408c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004090:	f7fc f8a0 	bl	80001d4 <__adddf3>
 8004094:	4622      	mov	r2, r4
 8004096:	4606      	mov	r6, r0
 8004098:	460f      	mov	r7, r1
 800409a:	462b      	mov	r3, r5
 800409c:	4620      	mov	r0, r4
 800409e:	4629      	mov	r1, r5
 80040a0:	f7fc fa4e 	bl	8000540 <__aeabi_dmul>
 80040a4:	4602      	mov	r2, r0
 80040a6:	460b      	mov	r3, r1
 80040a8:	4630      	mov	r0, r6
 80040aa:	4639      	mov	r1, r7
 80040ac:	f7fc fa48 	bl	8000540 <__aeabi_dmul>
 80040b0:	4642      	mov	r2, r8
 80040b2:	4604      	mov	r4, r0
 80040b4:	460d      	mov	r5, r1
 80040b6:	464b      	mov	r3, r9
 80040b8:	ec51 0b18 	vmov	r0, r1, d8
 80040bc:	f7fc f88a 	bl	80001d4 <__adddf3>
 80040c0:	ec53 2b19 	vmov	r2, r3, d9
 80040c4:	f7fc fa3c 	bl	8000540 <__aeabi_dmul>
 80040c8:	4622      	mov	r2, r4
 80040ca:	462b      	mov	r3, r5
 80040cc:	f7fc f882 	bl	80001d4 <__adddf3>
 80040d0:	4642      	mov	r2, r8
 80040d2:	4682      	mov	sl, r0
 80040d4:	468b      	mov	fp, r1
 80040d6:	464b      	mov	r3, r9
 80040d8:	4640      	mov	r0, r8
 80040da:	4649      	mov	r1, r9
 80040dc:	f7fc fa30 	bl	8000540 <__aeabi_dmul>
 80040e0:	4b6b      	ldr	r3, [pc, #428]	; (8004290 <__ieee754_pow+0x770>)
 80040e2:	2200      	movs	r2, #0
 80040e4:	4606      	mov	r6, r0
 80040e6:	460f      	mov	r7, r1
 80040e8:	f7fc f874 	bl	80001d4 <__adddf3>
 80040ec:	4652      	mov	r2, sl
 80040ee:	465b      	mov	r3, fp
 80040f0:	f7fc f870 	bl	80001d4 <__adddf3>
 80040f4:	2000      	movs	r0, #0
 80040f6:	4604      	mov	r4, r0
 80040f8:	460d      	mov	r5, r1
 80040fa:	4602      	mov	r2, r0
 80040fc:	460b      	mov	r3, r1
 80040fe:	4640      	mov	r0, r8
 8004100:	4649      	mov	r1, r9
 8004102:	f7fc fa1d 	bl	8000540 <__aeabi_dmul>
 8004106:	4b62      	ldr	r3, [pc, #392]	; (8004290 <__ieee754_pow+0x770>)
 8004108:	4680      	mov	r8, r0
 800410a:	4689      	mov	r9, r1
 800410c:	2200      	movs	r2, #0
 800410e:	4620      	mov	r0, r4
 8004110:	4629      	mov	r1, r5
 8004112:	f7fc f85d 	bl	80001d0 <__aeabi_dsub>
 8004116:	4632      	mov	r2, r6
 8004118:	463b      	mov	r3, r7
 800411a:	f7fc f859 	bl	80001d0 <__aeabi_dsub>
 800411e:	4602      	mov	r2, r0
 8004120:	460b      	mov	r3, r1
 8004122:	4650      	mov	r0, sl
 8004124:	4659      	mov	r1, fp
 8004126:	f7fc f853 	bl	80001d0 <__aeabi_dsub>
 800412a:	ec53 2b18 	vmov	r2, r3, d8
 800412e:	f7fc fa07 	bl	8000540 <__aeabi_dmul>
 8004132:	4622      	mov	r2, r4
 8004134:	4606      	mov	r6, r0
 8004136:	460f      	mov	r7, r1
 8004138:	462b      	mov	r3, r5
 800413a:	ec51 0b19 	vmov	r0, r1, d9
 800413e:	f7fc f9ff 	bl	8000540 <__aeabi_dmul>
 8004142:	4602      	mov	r2, r0
 8004144:	460b      	mov	r3, r1
 8004146:	4630      	mov	r0, r6
 8004148:	4639      	mov	r1, r7
 800414a:	f7fc f843 	bl	80001d4 <__adddf3>
 800414e:	4606      	mov	r6, r0
 8004150:	460f      	mov	r7, r1
 8004152:	4602      	mov	r2, r0
 8004154:	460b      	mov	r3, r1
 8004156:	4640      	mov	r0, r8
 8004158:	4649      	mov	r1, r9
 800415a:	f7fc f83b 	bl	80001d4 <__adddf3>
 800415e:	a33e      	add	r3, pc, #248	; (adr r3, 8004258 <__ieee754_pow+0x738>)
 8004160:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004164:	2000      	movs	r0, #0
 8004166:	4604      	mov	r4, r0
 8004168:	460d      	mov	r5, r1
 800416a:	f7fc f9e9 	bl	8000540 <__aeabi_dmul>
 800416e:	4642      	mov	r2, r8
 8004170:	ec41 0b18 	vmov	d8, r0, r1
 8004174:	464b      	mov	r3, r9
 8004176:	4620      	mov	r0, r4
 8004178:	4629      	mov	r1, r5
 800417a:	f7fc f829 	bl	80001d0 <__aeabi_dsub>
 800417e:	4602      	mov	r2, r0
 8004180:	460b      	mov	r3, r1
 8004182:	4630      	mov	r0, r6
 8004184:	4639      	mov	r1, r7
 8004186:	f7fc f823 	bl	80001d0 <__aeabi_dsub>
 800418a:	a335      	add	r3, pc, #212	; (adr r3, 8004260 <__ieee754_pow+0x740>)
 800418c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004190:	f7fc f9d6 	bl	8000540 <__aeabi_dmul>
 8004194:	a334      	add	r3, pc, #208	; (adr r3, 8004268 <__ieee754_pow+0x748>)
 8004196:	e9d3 2300 	ldrd	r2, r3, [r3]
 800419a:	4606      	mov	r6, r0
 800419c:	460f      	mov	r7, r1
 800419e:	4620      	mov	r0, r4
 80041a0:	4629      	mov	r1, r5
 80041a2:	f7fc f9cd 	bl	8000540 <__aeabi_dmul>
 80041a6:	4602      	mov	r2, r0
 80041a8:	460b      	mov	r3, r1
 80041aa:	4630      	mov	r0, r6
 80041ac:	4639      	mov	r1, r7
 80041ae:	f7fc f811 	bl	80001d4 <__adddf3>
 80041b2:	9a07      	ldr	r2, [sp, #28]
 80041b4:	4b37      	ldr	r3, [pc, #220]	; (8004294 <__ieee754_pow+0x774>)
 80041b6:	4413      	add	r3, r2
 80041b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041bc:	f7fc f80a 	bl	80001d4 <__adddf3>
 80041c0:	4682      	mov	sl, r0
 80041c2:	9805      	ldr	r0, [sp, #20]
 80041c4:	468b      	mov	fp, r1
 80041c6:	f7fc f951 	bl	800046c <__aeabi_i2d>
 80041ca:	9a07      	ldr	r2, [sp, #28]
 80041cc:	4b32      	ldr	r3, [pc, #200]	; (8004298 <__ieee754_pow+0x778>)
 80041ce:	4413      	add	r3, r2
 80041d0:	e9d3 8900 	ldrd	r8, r9, [r3]
 80041d4:	4606      	mov	r6, r0
 80041d6:	460f      	mov	r7, r1
 80041d8:	4652      	mov	r2, sl
 80041da:	465b      	mov	r3, fp
 80041dc:	ec51 0b18 	vmov	r0, r1, d8
 80041e0:	f7fb fff8 	bl	80001d4 <__adddf3>
 80041e4:	4642      	mov	r2, r8
 80041e6:	464b      	mov	r3, r9
 80041e8:	f7fb fff4 	bl	80001d4 <__adddf3>
 80041ec:	4632      	mov	r2, r6
 80041ee:	463b      	mov	r3, r7
 80041f0:	f7fb fff0 	bl	80001d4 <__adddf3>
 80041f4:	2000      	movs	r0, #0
 80041f6:	4632      	mov	r2, r6
 80041f8:	463b      	mov	r3, r7
 80041fa:	4604      	mov	r4, r0
 80041fc:	460d      	mov	r5, r1
 80041fe:	f7fb ffe7 	bl	80001d0 <__aeabi_dsub>
 8004202:	4642      	mov	r2, r8
 8004204:	464b      	mov	r3, r9
 8004206:	f7fb ffe3 	bl	80001d0 <__aeabi_dsub>
 800420a:	ec53 2b18 	vmov	r2, r3, d8
 800420e:	f7fb ffdf 	bl	80001d0 <__aeabi_dsub>
 8004212:	4602      	mov	r2, r0
 8004214:	460b      	mov	r3, r1
 8004216:	4650      	mov	r0, sl
 8004218:	4659      	mov	r1, fp
 800421a:	e610      	b.n	8003e3e <__ieee754_pow+0x31e>
 800421c:	2401      	movs	r4, #1
 800421e:	e6a1      	b.n	8003f64 <__ieee754_pow+0x444>
 8004220:	ed9f 7b13 	vldr	d7, [pc, #76]	; 8004270 <__ieee754_pow+0x750>
 8004224:	e617      	b.n	8003e56 <__ieee754_pow+0x336>
 8004226:	bf00      	nop
 8004228:	4a454eef 	.word	0x4a454eef
 800422c:	3fca7e28 	.word	0x3fca7e28
 8004230:	93c9db65 	.word	0x93c9db65
 8004234:	3fcd864a 	.word	0x3fcd864a
 8004238:	a91d4101 	.word	0xa91d4101
 800423c:	3fd17460 	.word	0x3fd17460
 8004240:	518f264d 	.word	0x518f264d
 8004244:	3fd55555 	.word	0x3fd55555
 8004248:	db6fabff 	.word	0xdb6fabff
 800424c:	3fdb6db6 	.word	0x3fdb6db6
 8004250:	33333303 	.word	0x33333303
 8004254:	3fe33333 	.word	0x3fe33333
 8004258:	e0000000 	.word	0xe0000000
 800425c:	3feec709 	.word	0x3feec709
 8004260:	dc3a03fd 	.word	0xdc3a03fd
 8004264:	3feec709 	.word	0x3feec709
 8004268:	145b01f5 	.word	0x145b01f5
 800426c:	be3e2fe0 	.word	0xbe3e2fe0
 8004270:	00000000 	.word	0x00000000
 8004274:	3ff00000 	.word	0x3ff00000
 8004278:	7ff00000 	.word	0x7ff00000
 800427c:	43400000 	.word	0x43400000
 8004280:	0003988e 	.word	0x0003988e
 8004284:	000bb679 	.word	0x000bb679
 8004288:	080048c8 	.word	0x080048c8
 800428c:	3ff00000 	.word	0x3ff00000
 8004290:	40080000 	.word	0x40080000
 8004294:	080048e8 	.word	0x080048e8
 8004298:	080048d8 	.word	0x080048d8
 800429c:	a3b3      	add	r3, pc, #716	; (adr r3, 800456c <__ieee754_pow+0xa4c>)
 800429e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042a2:	4640      	mov	r0, r8
 80042a4:	4649      	mov	r1, r9
 80042a6:	f7fb ff95 	bl	80001d4 <__adddf3>
 80042aa:	4622      	mov	r2, r4
 80042ac:	ec41 0b1a 	vmov	d10, r0, r1
 80042b0:	462b      	mov	r3, r5
 80042b2:	4630      	mov	r0, r6
 80042b4:	4639      	mov	r1, r7
 80042b6:	f7fb ff8b 	bl	80001d0 <__aeabi_dsub>
 80042ba:	4602      	mov	r2, r0
 80042bc:	460b      	mov	r3, r1
 80042be:	ec51 0b1a 	vmov	r0, r1, d10
 80042c2:	f7fc fbcd 	bl	8000a60 <__aeabi_dcmpgt>
 80042c6:	2800      	cmp	r0, #0
 80042c8:	f47f ae04 	bne.w	8003ed4 <__ieee754_pow+0x3b4>
 80042cc:	4aa2      	ldr	r2, [pc, #648]	; (8004558 <__ieee754_pow+0xa38>)
 80042ce:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80042d2:	4293      	cmp	r3, r2
 80042d4:	f340 8107 	ble.w	80044e6 <__ieee754_pow+0x9c6>
 80042d8:	151b      	asrs	r3, r3, #20
 80042da:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 80042de:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 80042e2:	fa4a fa03 	asr.w	sl, sl, r3
 80042e6:	44da      	add	sl, fp
 80042e8:	f3ca 510a 	ubfx	r1, sl, #20, #11
 80042ec:	489b      	ldr	r0, [pc, #620]	; (800455c <__ieee754_pow+0xa3c>)
 80042ee:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 80042f2:	4108      	asrs	r0, r1
 80042f4:	ea00 030a 	and.w	r3, r0, sl
 80042f8:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 80042fc:	f1c1 0114 	rsb	r1, r1, #20
 8004300:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8004304:	fa4a fa01 	asr.w	sl, sl, r1
 8004308:	f1bb 0f00 	cmp.w	fp, #0
 800430c:	f04f 0200 	mov.w	r2, #0
 8004310:	4620      	mov	r0, r4
 8004312:	4629      	mov	r1, r5
 8004314:	bfb8      	it	lt
 8004316:	f1ca 0a00 	rsblt	sl, sl, #0
 800431a:	f7fb ff59 	bl	80001d0 <__aeabi_dsub>
 800431e:	ec41 0b19 	vmov	d9, r0, r1
 8004322:	4642      	mov	r2, r8
 8004324:	464b      	mov	r3, r9
 8004326:	ec51 0b19 	vmov	r0, r1, d9
 800432a:	f7fb ff53 	bl	80001d4 <__adddf3>
 800432e:	a37a      	add	r3, pc, #488	; (adr r3, 8004518 <__ieee754_pow+0x9f8>)
 8004330:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004334:	2000      	movs	r0, #0
 8004336:	4604      	mov	r4, r0
 8004338:	460d      	mov	r5, r1
 800433a:	f7fc f901 	bl	8000540 <__aeabi_dmul>
 800433e:	ec53 2b19 	vmov	r2, r3, d9
 8004342:	4606      	mov	r6, r0
 8004344:	460f      	mov	r7, r1
 8004346:	4620      	mov	r0, r4
 8004348:	4629      	mov	r1, r5
 800434a:	f7fb ff41 	bl	80001d0 <__aeabi_dsub>
 800434e:	4602      	mov	r2, r0
 8004350:	460b      	mov	r3, r1
 8004352:	4640      	mov	r0, r8
 8004354:	4649      	mov	r1, r9
 8004356:	f7fb ff3b 	bl	80001d0 <__aeabi_dsub>
 800435a:	a371      	add	r3, pc, #452	; (adr r3, 8004520 <__ieee754_pow+0xa00>)
 800435c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004360:	f7fc f8ee 	bl	8000540 <__aeabi_dmul>
 8004364:	a370      	add	r3, pc, #448	; (adr r3, 8004528 <__ieee754_pow+0xa08>)
 8004366:	e9d3 2300 	ldrd	r2, r3, [r3]
 800436a:	4680      	mov	r8, r0
 800436c:	4689      	mov	r9, r1
 800436e:	4620      	mov	r0, r4
 8004370:	4629      	mov	r1, r5
 8004372:	f7fc f8e5 	bl	8000540 <__aeabi_dmul>
 8004376:	4602      	mov	r2, r0
 8004378:	460b      	mov	r3, r1
 800437a:	4640      	mov	r0, r8
 800437c:	4649      	mov	r1, r9
 800437e:	f7fb ff29 	bl	80001d4 <__adddf3>
 8004382:	4604      	mov	r4, r0
 8004384:	460d      	mov	r5, r1
 8004386:	4602      	mov	r2, r0
 8004388:	460b      	mov	r3, r1
 800438a:	4630      	mov	r0, r6
 800438c:	4639      	mov	r1, r7
 800438e:	f7fb ff21 	bl	80001d4 <__adddf3>
 8004392:	4632      	mov	r2, r6
 8004394:	463b      	mov	r3, r7
 8004396:	4680      	mov	r8, r0
 8004398:	4689      	mov	r9, r1
 800439a:	f7fb ff19 	bl	80001d0 <__aeabi_dsub>
 800439e:	4602      	mov	r2, r0
 80043a0:	460b      	mov	r3, r1
 80043a2:	4620      	mov	r0, r4
 80043a4:	4629      	mov	r1, r5
 80043a6:	f7fb ff13 	bl	80001d0 <__aeabi_dsub>
 80043aa:	4642      	mov	r2, r8
 80043ac:	4606      	mov	r6, r0
 80043ae:	460f      	mov	r7, r1
 80043b0:	464b      	mov	r3, r9
 80043b2:	4640      	mov	r0, r8
 80043b4:	4649      	mov	r1, r9
 80043b6:	f7fc f8c3 	bl	8000540 <__aeabi_dmul>
 80043ba:	a35d      	add	r3, pc, #372	; (adr r3, 8004530 <__ieee754_pow+0xa10>)
 80043bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043c0:	4604      	mov	r4, r0
 80043c2:	460d      	mov	r5, r1
 80043c4:	f7fc f8bc 	bl	8000540 <__aeabi_dmul>
 80043c8:	a35b      	add	r3, pc, #364	; (adr r3, 8004538 <__ieee754_pow+0xa18>)
 80043ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043ce:	f7fb feff 	bl	80001d0 <__aeabi_dsub>
 80043d2:	4622      	mov	r2, r4
 80043d4:	462b      	mov	r3, r5
 80043d6:	f7fc f8b3 	bl	8000540 <__aeabi_dmul>
 80043da:	a359      	add	r3, pc, #356	; (adr r3, 8004540 <__ieee754_pow+0xa20>)
 80043dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043e0:	f7fb fef8 	bl	80001d4 <__adddf3>
 80043e4:	4622      	mov	r2, r4
 80043e6:	462b      	mov	r3, r5
 80043e8:	f7fc f8aa 	bl	8000540 <__aeabi_dmul>
 80043ec:	a356      	add	r3, pc, #344	; (adr r3, 8004548 <__ieee754_pow+0xa28>)
 80043ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043f2:	f7fb feed 	bl	80001d0 <__aeabi_dsub>
 80043f6:	4622      	mov	r2, r4
 80043f8:	462b      	mov	r3, r5
 80043fa:	f7fc f8a1 	bl	8000540 <__aeabi_dmul>
 80043fe:	a354      	add	r3, pc, #336	; (adr r3, 8004550 <__ieee754_pow+0xa30>)
 8004400:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004404:	f7fb fee6 	bl	80001d4 <__adddf3>
 8004408:	4622      	mov	r2, r4
 800440a:	462b      	mov	r3, r5
 800440c:	f7fc f898 	bl	8000540 <__aeabi_dmul>
 8004410:	4602      	mov	r2, r0
 8004412:	460b      	mov	r3, r1
 8004414:	4640      	mov	r0, r8
 8004416:	4649      	mov	r1, r9
 8004418:	f7fb feda 	bl	80001d0 <__aeabi_dsub>
 800441c:	4604      	mov	r4, r0
 800441e:	460d      	mov	r5, r1
 8004420:	4602      	mov	r2, r0
 8004422:	460b      	mov	r3, r1
 8004424:	4640      	mov	r0, r8
 8004426:	4649      	mov	r1, r9
 8004428:	f7fc f88a 	bl	8000540 <__aeabi_dmul>
 800442c:	2200      	movs	r2, #0
 800442e:	ec41 0b19 	vmov	d9, r0, r1
 8004432:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004436:	4620      	mov	r0, r4
 8004438:	4629      	mov	r1, r5
 800443a:	f7fb fec9 	bl	80001d0 <__aeabi_dsub>
 800443e:	4602      	mov	r2, r0
 8004440:	460b      	mov	r3, r1
 8004442:	ec51 0b19 	vmov	r0, r1, d9
 8004446:	f7fc f9a5 	bl	8000794 <__aeabi_ddiv>
 800444a:	4632      	mov	r2, r6
 800444c:	4604      	mov	r4, r0
 800444e:	460d      	mov	r5, r1
 8004450:	463b      	mov	r3, r7
 8004452:	4640      	mov	r0, r8
 8004454:	4649      	mov	r1, r9
 8004456:	f7fc f873 	bl	8000540 <__aeabi_dmul>
 800445a:	4632      	mov	r2, r6
 800445c:	463b      	mov	r3, r7
 800445e:	f7fb feb9 	bl	80001d4 <__adddf3>
 8004462:	4602      	mov	r2, r0
 8004464:	460b      	mov	r3, r1
 8004466:	4620      	mov	r0, r4
 8004468:	4629      	mov	r1, r5
 800446a:	f7fb feb1 	bl	80001d0 <__aeabi_dsub>
 800446e:	4642      	mov	r2, r8
 8004470:	464b      	mov	r3, r9
 8004472:	f7fb fead 	bl	80001d0 <__aeabi_dsub>
 8004476:	460b      	mov	r3, r1
 8004478:	4602      	mov	r2, r0
 800447a:	4939      	ldr	r1, [pc, #228]	; (8004560 <__ieee754_pow+0xa40>)
 800447c:	2000      	movs	r0, #0
 800447e:	f7fb fea7 	bl	80001d0 <__aeabi_dsub>
 8004482:	ec41 0b10 	vmov	d0, r0, r1
 8004486:	ee10 3a90 	vmov	r3, s1
 800448a:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800448e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004492:	da2b      	bge.n	80044ec <__ieee754_pow+0x9cc>
 8004494:	4650      	mov	r0, sl
 8004496:	f000 f877 	bl	8004588 <scalbn>
 800449a:	ec51 0b10 	vmov	r0, r1, d0
 800449e:	ec53 2b18 	vmov	r2, r3, d8
 80044a2:	f7ff bbee 	b.w	8003c82 <__ieee754_pow+0x162>
 80044a6:	4b2f      	ldr	r3, [pc, #188]	; (8004564 <__ieee754_pow+0xa44>)
 80044a8:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 80044ac:	429e      	cmp	r6, r3
 80044ae:	f77f af0d 	ble.w	80042cc <__ieee754_pow+0x7ac>
 80044b2:	4b2d      	ldr	r3, [pc, #180]	; (8004568 <__ieee754_pow+0xa48>)
 80044b4:	440b      	add	r3, r1
 80044b6:	4303      	orrs	r3, r0
 80044b8:	d009      	beq.n	80044ce <__ieee754_pow+0x9ae>
 80044ba:	ec51 0b18 	vmov	r0, r1, d8
 80044be:	2200      	movs	r2, #0
 80044c0:	2300      	movs	r3, #0
 80044c2:	f7fc faaf 	bl	8000a24 <__aeabi_dcmplt>
 80044c6:	3800      	subs	r0, #0
 80044c8:	bf18      	it	ne
 80044ca:	2001      	movne	r0, #1
 80044cc:	e448      	b.n	8003d60 <__ieee754_pow+0x240>
 80044ce:	4622      	mov	r2, r4
 80044d0:	462b      	mov	r3, r5
 80044d2:	f7fb fe7d 	bl	80001d0 <__aeabi_dsub>
 80044d6:	4642      	mov	r2, r8
 80044d8:	464b      	mov	r3, r9
 80044da:	f7fc fab7 	bl	8000a4c <__aeabi_dcmpge>
 80044de:	2800      	cmp	r0, #0
 80044e0:	f43f aef4 	beq.w	80042cc <__ieee754_pow+0x7ac>
 80044e4:	e7e9      	b.n	80044ba <__ieee754_pow+0x99a>
 80044e6:	f04f 0a00 	mov.w	sl, #0
 80044ea:	e71a      	b.n	8004322 <__ieee754_pow+0x802>
 80044ec:	ec51 0b10 	vmov	r0, r1, d0
 80044f0:	4619      	mov	r1, r3
 80044f2:	e7d4      	b.n	800449e <__ieee754_pow+0x97e>
 80044f4:	491a      	ldr	r1, [pc, #104]	; (8004560 <__ieee754_pow+0xa40>)
 80044f6:	2000      	movs	r0, #0
 80044f8:	f7ff bb31 	b.w	8003b5e <__ieee754_pow+0x3e>
 80044fc:	2000      	movs	r0, #0
 80044fe:	2100      	movs	r1, #0
 8004500:	f7ff bb2d 	b.w	8003b5e <__ieee754_pow+0x3e>
 8004504:	4630      	mov	r0, r6
 8004506:	4639      	mov	r1, r7
 8004508:	f7ff bb29 	b.w	8003b5e <__ieee754_pow+0x3e>
 800450c:	9204      	str	r2, [sp, #16]
 800450e:	f7ff bb7b 	b.w	8003c08 <__ieee754_pow+0xe8>
 8004512:	2300      	movs	r3, #0
 8004514:	f7ff bb65 	b.w	8003be2 <__ieee754_pow+0xc2>
 8004518:	00000000 	.word	0x00000000
 800451c:	3fe62e43 	.word	0x3fe62e43
 8004520:	fefa39ef 	.word	0xfefa39ef
 8004524:	3fe62e42 	.word	0x3fe62e42
 8004528:	0ca86c39 	.word	0x0ca86c39
 800452c:	be205c61 	.word	0xbe205c61
 8004530:	72bea4d0 	.word	0x72bea4d0
 8004534:	3e663769 	.word	0x3e663769
 8004538:	c5d26bf1 	.word	0xc5d26bf1
 800453c:	3ebbbd41 	.word	0x3ebbbd41
 8004540:	af25de2c 	.word	0xaf25de2c
 8004544:	3f11566a 	.word	0x3f11566a
 8004548:	16bebd93 	.word	0x16bebd93
 800454c:	3f66c16c 	.word	0x3f66c16c
 8004550:	5555553e 	.word	0x5555553e
 8004554:	3fc55555 	.word	0x3fc55555
 8004558:	3fe00000 	.word	0x3fe00000
 800455c:	fff00000 	.word	0xfff00000
 8004560:	3ff00000 	.word	0x3ff00000
 8004564:	4090cbff 	.word	0x4090cbff
 8004568:	3f6f3400 	.word	0x3f6f3400
 800456c:	652b82fe 	.word	0x652b82fe
 8004570:	3c971547 	.word	0x3c971547

08004574 <fabs>:
 8004574:	ec51 0b10 	vmov	r0, r1, d0
 8004578:	ee10 2a10 	vmov	r2, s0
 800457c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8004580:	ec43 2b10 	vmov	d0, r2, r3
 8004584:	4770      	bx	lr
	...

08004588 <scalbn>:
 8004588:	b570      	push	{r4, r5, r6, lr}
 800458a:	ec55 4b10 	vmov	r4, r5, d0
 800458e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8004592:	4606      	mov	r6, r0
 8004594:	462b      	mov	r3, r5
 8004596:	b999      	cbnz	r1, 80045c0 <scalbn+0x38>
 8004598:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800459c:	4323      	orrs	r3, r4
 800459e:	d03f      	beq.n	8004620 <scalbn+0x98>
 80045a0:	4b35      	ldr	r3, [pc, #212]	; (8004678 <scalbn+0xf0>)
 80045a2:	4629      	mov	r1, r5
 80045a4:	ee10 0a10 	vmov	r0, s0
 80045a8:	2200      	movs	r2, #0
 80045aa:	f7fb ffc9 	bl	8000540 <__aeabi_dmul>
 80045ae:	4b33      	ldr	r3, [pc, #204]	; (800467c <scalbn+0xf4>)
 80045b0:	429e      	cmp	r6, r3
 80045b2:	4604      	mov	r4, r0
 80045b4:	460d      	mov	r5, r1
 80045b6:	da10      	bge.n	80045da <scalbn+0x52>
 80045b8:	a327      	add	r3, pc, #156	; (adr r3, 8004658 <scalbn+0xd0>)
 80045ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045be:	e01f      	b.n	8004600 <scalbn+0x78>
 80045c0:	f240 72ff 	movw	r2, #2047	; 0x7ff
 80045c4:	4291      	cmp	r1, r2
 80045c6:	d10c      	bne.n	80045e2 <scalbn+0x5a>
 80045c8:	ee10 2a10 	vmov	r2, s0
 80045cc:	4620      	mov	r0, r4
 80045ce:	4629      	mov	r1, r5
 80045d0:	f7fb fe00 	bl	80001d4 <__adddf3>
 80045d4:	4604      	mov	r4, r0
 80045d6:	460d      	mov	r5, r1
 80045d8:	e022      	b.n	8004620 <scalbn+0x98>
 80045da:	460b      	mov	r3, r1
 80045dc:	f3c1 510a 	ubfx	r1, r1, #20, #11
 80045e0:	3936      	subs	r1, #54	; 0x36
 80045e2:	f24c 3250 	movw	r2, #50000	; 0xc350
 80045e6:	4296      	cmp	r6, r2
 80045e8:	dd0d      	ble.n	8004606 <scalbn+0x7e>
 80045ea:	2d00      	cmp	r5, #0
 80045ec:	a11c      	add	r1, pc, #112	; (adr r1, 8004660 <scalbn+0xd8>)
 80045ee:	e9d1 0100 	ldrd	r0, r1, [r1]
 80045f2:	da02      	bge.n	80045fa <scalbn+0x72>
 80045f4:	a11c      	add	r1, pc, #112	; (adr r1, 8004668 <scalbn+0xe0>)
 80045f6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80045fa:	a319      	add	r3, pc, #100	; (adr r3, 8004660 <scalbn+0xd8>)
 80045fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004600:	f7fb ff9e 	bl	8000540 <__aeabi_dmul>
 8004604:	e7e6      	b.n	80045d4 <scalbn+0x4c>
 8004606:	1872      	adds	r2, r6, r1
 8004608:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800460c:	428a      	cmp	r2, r1
 800460e:	dcec      	bgt.n	80045ea <scalbn+0x62>
 8004610:	2a00      	cmp	r2, #0
 8004612:	dd08      	ble.n	8004626 <scalbn+0x9e>
 8004614:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8004618:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800461c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8004620:	ec45 4b10 	vmov	d0, r4, r5
 8004624:	bd70      	pop	{r4, r5, r6, pc}
 8004626:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800462a:	da08      	bge.n	800463e <scalbn+0xb6>
 800462c:	2d00      	cmp	r5, #0
 800462e:	a10a      	add	r1, pc, #40	; (adr r1, 8004658 <scalbn+0xd0>)
 8004630:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004634:	dac0      	bge.n	80045b8 <scalbn+0x30>
 8004636:	a10e      	add	r1, pc, #56	; (adr r1, 8004670 <scalbn+0xe8>)
 8004638:	e9d1 0100 	ldrd	r0, r1, [r1]
 800463c:	e7bc      	b.n	80045b8 <scalbn+0x30>
 800463e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8004642:	3236      	adds	r2, #54	; 0x36
 8004644:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8004648:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800464c:	4620      	mov	r0, r4
 800464e:	4b0c      	ldr	r3, [pc, #48]	; (8004680 <scalbn+0xf8>)
 8004650:	2200      	movs	r2, #0
 8004652:	e7d5      	b.n	8004600 <scalbn+0x78>
 8004654:	f3af 8000 	nop.w
 8004658:	c2f8f359 	.word	0xc2f8f359
 800465c:	01a56e1f 	.word	0x01a56e1f
 8004660:	8800759c 	.word	0x8800759c
 8004664:	7e37e43c 	.word	0x7e37e43c
 8004668:	8800759c 	.word	0x8800759c
 800466c:	fe37e43c 	.word	0xfe37e43c
 8004670:	c2f8f359 	.word	0xc2f8f359
 8004674:	81a56e1f 	.word	0x81a56e1f
 8004678:	43500000 	.word	0x43500000
 800467c:	ffff3cb0 	.word	0xffff3cb0
 8004680:	3c900000 	.word	0x3c900000

08004684 <with_errno>:
 8004684:	b570      	push	{r4, r5, r6, lr}
 8004686:	4604      	mov	r4, r0
 8004688:	460d      	mov	r5, r1
 800468a:	4616      	mov	r6, r2
 800468c:	f7ff f9a2 	bl	80039d4 <__errno>
 8004690:	4629      	mov	r1, r5
 8004692:	6006      	str	r6, [r0, #0]
 8004694:	4620      	mov	r0, r4
 8004696:	bd70      	pop	{r4, r5, r6, pc}

08004698 <xflow>:
 8004698:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800469a:	4614      	mov	r4, r2
 800469c:	461d      	mov	r5, r3
 800469e:	b108      	cbz	r0, 80046a4 <xflow+0xc>
 80046a0:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80046a4:	e9cd 2300 	strd	r2, r3, [sp]
 80046a8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80046ac:	4620      	mov	r0, r4
 80046ae:	4629      	mov	r1, r5
 80046b0:	f7fb ff46 	bl	8000540 <__aeabi_dmul>
 80046b4:	2222      	movs	r2, #34	; 0x22
 80046b6:	b003      	add	sp, #12
 80046b8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80046bc:	f7ff bfe2 	b.w	8004684 <with_errno>

080046c0 <__math_uflow>:
 80046c0:	b508      	push	{r3, lr}
 80046c2:	2200      	movs	r2, #0
 80046c4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80046c8:	f7ff ffe6 	bl	8004698 <xflow>
 80046cc:	ec41 0b10 	vmov	d0, r0, r1
 80046d0:	bd08      	pop	{r3, pc}

080046d2 <__math_oflow>:
 80046d2:	b508      	push	{r3, lr}
 80046d4:	2200      	movs	r2, #0
 80046d6:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 80046da:	f7ff ffdd 	bl	8004698 <xflow>
 80046de:	ec41 0b10 	vmov	d0, r0, r1
 80046e2:	bd08      	pop	{r3, pc}

080046e4 <__ieee754_sqrt>:
 80046e4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80046e8:	ec55 4b10 	vmov	r4, r5, d0
 80046ec:	4e67      	ldr	r6, [pc, #412]	; (800488c <__ieee754_sqrt+0x1a8>)
 80046ee:	43ae      	bics	r6, r5
 80046f0:	ee10 0a10 	vmov	r0, s0
 80046f4:	ee10 2a10 	vmov	r2, s0
 80046f8:	4629      	mov	r1, r5
 80046fa:	462b      	mov	r3, r5
 80046fc:	d10d      	bne.n	800471a <__ieee754_sqrt+0x36>
 80046fe:	f7fb ff1f 	bl	8000540 <__aeabi_dmul>
 8004702:	4602      	mov	r2, r0
 8004704:	460b      	mov	r3, r1
 8004706:	4620      	mov	r0, r4
 8004708:	4629      	mov	r1, r5
 800470a:	f7fb fd63 	bl	80001d4 <__adddf3>
 800470e:	4604      	mov	r4, r0
 8004710:	460d      	mov	r5, r1
 8004712:	ec45 4b10 	vmov	d0, r4, r5
 8004716:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800471a:	2d00      	cmp	r5, #0
 800471c:	dc0b      	bgt.n	8004736 <__ieee754_sqrt+0x52>
 800471e:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8004722:	4326      	orrs	r6, r4
 8004724:	d0f5      	beq.n	8004712 <__ieee754_sqrt+0x2e>
 8004726:	b135      	cbz	r5, 8004736 <__ieee754_sqrt+0x52>
 8004728:	f7fb fd52 	bl	80001d0 <__aeabi_dsub>
 800472c:	4602      	mov	r2, r0
 800472e:	460b      	mov	r3, r1
 8004730:	f7fc f830 	bl	8000794 <__aeabi_ddiv>
 8004734:	e7eb      	b.n	800470e <__ieee754_sqrt+0x2a>
 8004736:	1509      	asrs	r1, r1, #20
 8004738:	f000 808d 	beq.w	8004856 <__ieee754_sqrt+0x172>
 800473c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004740:	f2a1 36ff 	subw	r6, r1, #1023	; 0x3ff
 8004744:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004748:	07c9      	lsls	r1, r1, #31
 800474a:	bf5c      	itt	pl
 800474c:	005b      	lslpl	r3, r3, #1
 800474e:	eb03 73d2 	addpl.w	r3, r3, r2, lsr #31
 8004752:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8004756:	bf58      	it	pl
 8004758:	0052      	lslpl	r2, r2, #1
 800475a:	2500      	movs	r5, #0
 800475c:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 8004760:	1076      	asrs	r6, r6, #1
 8004762:	0052      	lsls	r2, r2, #1
 8004764:	f04f 0e16 	mov.w	lr, #22
 8004768:	46ac      	mov	ip, r5
 800476a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800476e:	eb0c 0001 	add.w	r0, ip, r1
 8004772:	4298      	cmp	r0, r3
 8004774:	bfde      	ittt	le
 8004776:	1a1b      	suble	r3, r3, r0
 8004778:	eb00 0c01 	addle.w	ip, r0, r1
 800477c:	186d      	addle	r5, r5, r1
 800477e:	005b      	lsls	r3, r3, #1
 8004780:	f1be 0e01 	subs.w	lr, lr, #1
 8004784:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 8004788:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800478c:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8004790:	d1ed      	bne.n	800476e <__ieee754_sqrt+0x8a>
 8004792:	4674      	mov	r4, lr
 8004794:	2720      	movs	r7, #32
 8004796:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800479a:	4563      	cmp	r3, ip
 800479c:	eb01 000e 	add.w	r0, r1, lr
 80047a0:	dc02      	bgt.n	80047a8 <__ieee754_sqrt+0xc4>
 80047a2:	d113      	bne.n	80047cc <__ieee754_sqrt+0xe8>
 80047a4:	4290      	cmp	r0, r2
 80047a6:	d811      	bhi.n	80047cc <__ieee754_sqrt+0xe8>
 80047a8:	2800      	cmp	r0, #0
 80047aa:	eb00 0e01 	add.w	lr, r0, r1
 80047ae:	da57      	bge.n	8004860 <__ieee754_sqrt+0x17c>
 80047b0:	f1be 0f00 	cmp.w	lr, #0
 80047b4:	db54      	blt.n	8004860 <__ieee754_sqrt+0x17c>
 80047b6:	f10c 0801 	add.w	r8, ip, #1
 80047ba:	eba3 030c 	sub.w	r3, r3, ip
 80047be:	4290      	cmp	r0, r2
 80047c0:	bf88      	it	hi
 80047c2:	f103 33ff 	addhi.w	r3, r3, #4294967295
 80047c6:	1a12      	subs	r2, r2, r0
 80047c8:	440c      	add	r4, r1
 80047ca:	46c4      	mov	ip, r8
 80047cc:	005b      	lsls	r3, r3, #1
 80047ce:	3f01      	subs	r7, #1
 80047d0:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 80047d4:	ea4f 0151 	mov.w	r1, r1, lsr #1
 80047d8:	ea4f 0242 	mov.w	r2, r2, lsl #1
 80047dc:	d1dd      	bne.n	800479a <__ieee754_sqrt+0xb6>
 80047de:	4313      	orrs	r3, r2
 80047e0:	d01b      	beq.n	800481a <__ieee754_sqrt+0x136>
 80047e2:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 8004890 <__ieee754_sqrt+0x1ac>
 80047e6:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 8004894 <__ieee754_sqrt+0x1b0>
 80047ea:	e9da 0100 	ldrd	r0, r1, [sl]
 80047ee:	e9db 2300 	ldrd	r2, r3, [fp]
 80047f2:	f7fb fced 	bl	80001d0 <__aeabi_dsub>
 80047f6:	e9da 8900 	ldrd	r8, r9, [sl]
 80047fa:	4602      	mov	r2, r0
 80047fc:	460b      	mov	r3, r1
 80047fe:	4640      	mov	r0, r8
 8004800:	4649      	mov	r1, r9
 8004802:	f7fc f919 	bl	8000a38 <__aeabi_dcmple>
 8004806:	b140      	cbz	r0, 800481a <__ieee754_sqrt+0x136>
 8004808:	f1b4 3fff 	cmp.w	r4, #4294967295
 800480c:	e9da 0100 	ldrd	r0, r1, [sl]
 8004810:	e9db 2300 	ldrd	r2, r3, [fp]
 8004814:	d126      	bne.n	8004864 <__ieee754_sqrt+0x180>
 8004816:	3501      	adds	r5, #1
 8004818:	463c      	mov	r4, r7
 800481a:	106a      	asrs	r2, r5, #1
 800481c:	0863      	lsrs	r3, r4, #1
 800481e:	07e9      	lsls	r1, r5, #31
 8004820:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8004824:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 8004828:	bf48      	it	mi
 800482a:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800482e:	eb02 5506 	add.w	r5, r2, r6, lsl #20
 8004832:	461c      	mov	r4, r3
 8004834:	e76d      	b.n	8004712 <__ieee754_sqrt+0x2e>
 8004836:	0ad3      	lsrs	r3, r2, #11
 8004838:	3815      	subs	r0, #21
 800483a:	0552      	lsls	r2, r2, #21
 800483c:	2b00      	cmp	r3, #0
 800483e:	d0fa      	beq.n	8004836 <__ieee754_sqrt+0x152>
 8004840:	02dc      	lsls	r4, r3, #11
 8004842:	d50a      	bpl.n	800485a <__ieee754_sqrt+0x176>
 8004844:	f1c1 0420 	rsb	r4, r1, #32
 8004848:	fa22 f404 	lsr.w	r4, r2, r4
 800484c:	1e4d      	subs	r5, r1, #1
 800484e:	408a      	lsls	r2, r1
 8004850:	4323      	orrs	r3, r4
 8004852:	1b41      	subs	r1, r0, r5
 8004854:	e772      	b.n	800473c <__ieee754_sqrt+0x58>
 8004856:	4608      	mov	r0, r1
 8004858:	e7f0      	b.n	800483c <__ieee754_sqrt+0x158>
 800485a:	005b      	lsls	r3, r3, #1
 800485c:	3101      	adds	r1, #1
 800485e:	e7ef      	b.n	8004840 <__ieee754_sqrt+0x15c>
 8004860:	46e0      	mov	r8, ip
 8004862:	e7aa      	b.n	80047ba <__ieee754_sqrt+0xd6>
 8004864:	f7fb fcb6 	bl	80001d4 <__adddf3>
 8004868:	e9da 8900 	ldrd	r8, r9, [sl]
 800486c:	4602      	mov	r2, r0
 800486e:	460b      	mov	r3, r1
 8004870:	4640      	mov	r0, r8
 8004872:	4649      	mov	r1, r9
 8004874:	f7fc f8d6 	bl	8000a24 <__aeabi_dcmplt>
 8004878:	b120      	cbz	r0, 8004884 <__ieee754_sqrt+0x1a0>
 800487a:	1ca0      	adds	r0, r4, #2
 800487c:	bf08      	it	eq
 800487e:	3501      	addeq	r5, #1
 8004880:	3402      	adds	r4, #2
 8004882:	e7ca      	b.n	800481a <__ieee754_sqrt+0x136>
 8004884:	3401      	adds	r4, #1
 8004886:	f024 0401 	bic.w	r4, r4, #1
 800488a:	e7c6      	b.n	800481a <__ieee754_sqrt+0x136>
 800488c:	7ff00000 	.word	0x7ff00000
 8004890:	20000060 	.word	0x20000060
 8004894:	20000068 	.word	0x20000068

08004898 <_init>:
 8004898:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800489a:	bf00      	nop
 800489c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800489e:	bc08      	pop	{r3}
 80048a0:	469e      	mov	lr, r3
 80048a2:	4770      	bx	lr

080048a4 <_fini>:
 80048a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80048a6:	bf00      	nop
 80048a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80048aa:	bc08      	pop	{r3}
 80048ac:	469e      	mov	lr, r3
 80048ae:	4770      	bx	lr
