__design_bin_path=/home/windyphony/Documents/verilog/M_P_SMUET/full_adder_32b/sim
opt_data_elab=/home/windyphony/Documents/verilog/M_P_SMUET/full_adder_32b/sim/work/@_opt
