
---------- Begin Simulation Statistics ----------
host_inst_rate                                 172409                       # Simulator instruction rate (inst/s)
host_mem_usage                                 404964                       # Number of bytes of host memory used
host_seconds                                   116.00                       # Real time elapsed on the host
host_tick_rate                              430245960                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000008                       # Number of instructions simulated
sim_seconds                                  0.049910                       # Number of seconds simulated
sim_ticks                                 49910183500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            7235882                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 48001.664556                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 39066.604469                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                6166828                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    51316371500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.147743                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses              1069054                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            475249                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency  23197906000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.082064                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          593804                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1244859                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 77922.623270                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 75163.696060                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits                847582                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   30956866005                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.319134                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              397277                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           148873                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency  18670962756                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.199544                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         248404                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 54075.574488                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  12.622772                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           81053                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   4382987539                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             8480741                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 56108.230342                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 49713.216635                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 7014410                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     82273237505                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.172901                       # miss rate for demand accesses
system.cpu.dcache.demand_misses               1466331                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             624122                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  41868868756                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.099308                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           842208                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.997160                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1021.092243                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            8480741                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 56108.230342                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 49713.216635                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                7014410                       # number of overall hits
system.cpu.dcache.overall_miss_latency    82273237505                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.172901                       # miss rate for overall accesses
system.cpu.dcache.overall_misses              1466331                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            624122                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  41868868756                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.099308                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          842208                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 592792                       # number of replacements
system.cpu.dcache.sampled_refs                 593816                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1021.092243                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  7495604                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           501360658000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   248402                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13021416                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 70199.704142                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 68215.764331                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13020740                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency       47455000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000052                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  676                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                46                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency     42839500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000048                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             628                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets 52666.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               20667.841270                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets       316000                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13021416                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 70199.704142                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 68215.764331                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13020740                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency        47455000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000052                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   676                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                 46                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency     42839500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000048                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              628                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.716281                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            366.735873                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13021416                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 70199.704142                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 68215.764331                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13020740                       # number of overall hits
system.cpu.icache.overall_miss_latency       47455000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000052                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  676                       # number of overall misses
system.cpu.icache.overall_mshr_hits                46                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency     42839500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000048                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             628                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                    118                       # number of replacements
system.cpu.icache.sampled_refs                    630                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                366.735873                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13020740                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle           548222460000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 74785.692335                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency     32536861593                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                435068                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                       11                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     70045.454545                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 54681.818182                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_miss_latency               770500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                       1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                         11                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency          601500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate                  1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                    11                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     594435                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       85327.741370                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  70138.926702                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         374089                       # number of ReadReq hits
system.l2.ReadReq_miss_latency            18801626500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.370681                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                       220346                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                      2901                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency       15251148500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.365796                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                  217442                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                  248393                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    74131.345622                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 58538.402805                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency         18413707333                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                    248393                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency    14540529488                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses               248393                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   248402                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       248402                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.954111                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      594446                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        85326.978494                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   70138.144795                       # average overall mshr miss latency
system.l2.demand_hits                          374089                       # number of demand (read+write) hits
system.l2.demand_miss_latency             18802397000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.370693                       # miss rate for demand accesses
system.l2.demand_misses                        220357                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                       2901                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency        15251750000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.365808                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   217453                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.462641                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.266052                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   7579.907920                       # Average occupied blocks per context
system.l2.occ_blocks::1                   4358.991200                       # Average occupied blocks per context
system.l2.overall_accesses                     594446                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       85326.978494                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  73236.894434                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         374089                       # number of overall hits
system.l2.overall_miss_latency            18802397000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.370693                       # miss rate for overall accesses
system.l2.overall_misses                       220357                       # number of overall misses
system.l2.overall_mshr_hits                      2901                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       47788611593                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             1.097696                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  652521                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.859420                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                        373906                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher       143354                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted             137                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       617366                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued           443044                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit        30790                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         636087                       # number of replacements
system.l2.sampled_refs                         652471                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      11938.899119                       # Cycle average of tags in use
system.l2.total_refs                           622530                       # Total number of references to valid blocks.
system.l2.warmup_cycle                   549313867500                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                           248402                       # number of writebacks
system.switch_cpus.dtb.data_accesses          4326978                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              4306851                       # DTB hits
system.switch_cpus.dtb.data_misses              20127                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          3637064                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              3616995                       # DTB read hits
system.switch_cpus.dtb.read_misses              20069                       # DTB read misses
system.switch_cpus.dtb.write_accesses          689914                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              689856                       # DTB write hits
system.switch_cpus.dtb.write_misses                58                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10020134                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10020129                       # ITB hits
system.switch_cpus.itb.fetch_misses                 5                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 78012253                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   4821338                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits         108248                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups       152818                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        13596                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted       195252                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups         208120                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS              3                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       149702                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       721042                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     17320462                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.579649                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.832916                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     15288219     88.27%     88.27% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       252606      1.46%     89.73% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       238739      1.38%     91.10% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       293175      1.69%     92.80% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       209620      1.21%     94.01% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       137540      0.79%     94.80% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       120976      0.70%     95.50% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        58545      0.34%     95.84% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       721042      4.16%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     17320462                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10039796                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         3597948                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          4152951                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        13593                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10039796                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      8253446                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000005                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000005                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     2.180810                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               2.180810                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      7270326                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred            3                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        12857                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     29887614                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      5966434                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      4018646                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1350459                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           12                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        65055                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        6797173                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            6766099                       # DTB hits
system.switch_cpus_1.dtb.data_misses            31074                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        6159663                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            6128612                       # DTB read hits
system.switch_cpus_1.dtb.read_misses            31051                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        637510                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            637487                       # DTB write hits
system.switch_cpus_1.dtb.write_misses              23                       # DTB write misses
system.switch_cpus_1.fetch.Branches            208120                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3001285                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             7119398                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       309381                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             30153272                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        791867                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.009543                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3001285                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches       108251                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.382663                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     18670921                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.614986                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.130161                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       14552817     77.94%     77.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          50148      0.27%     78.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         120820      0.65%     78.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          80080      0.43%     79.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         159612      0.85%     80.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          59301      0.32%     80.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         172138      0.92%     81.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         154577      0.83%     82.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        3321428     17.79%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     18670921                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               3137192                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches         158950                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop               42469                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.645508                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            6910414                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           637510                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         6651916                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11510352                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.845422                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         5623676                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.527801                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             11544465                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        18306                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles       4433751                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      7355513                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      2821168                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts       838469                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     18362578                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      6272904                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts      1598120                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     14077322                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        40646                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         2635                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1350459                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles        97042                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      2523777                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads         1981                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         1639                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      3757541                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       283465                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         1639                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         8428                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect         9878                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.458545                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.458545                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu       974124      6.21%      6.21% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult         8173      0.05%      6.27% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%      6.27% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      4385489     27.98%     34.24% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     34.24% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt            0      0.00%     34.24% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      3037998     19.38%     53.62% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            0      0.00%     53.62% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     53.62% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      6605362     42.14%     95.76% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       664302      4.24%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     15675448                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       151109                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.009640                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu           10      0.01%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd         1297      0.86%      0.86% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      0.86% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      0.86% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        53088     35.13%     36.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     36.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     36.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        94969     62.85%     98.85% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         1745      1.15%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     18670921                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.839565                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.488550                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     12204713     65.37%     65.37% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      2276970     12.20%     77.56% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1837707      9.84%     87.41% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1093780      5.86%     93.26% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       576006      3.09%     96.35% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       260121      1.39%     97.74% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       197402      1.06%     98.80% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7       141093      0.76%     99.55% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        83129      0.45%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     18670921                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.718790                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         18320109                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        15675448                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      8319669                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued      1205834                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      7428578                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3001296                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3001285                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              11                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       330796                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores        91773                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      7355513                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores       838469                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               21808113                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      6225874                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      9193394                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents        84824                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      6477896                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       995289                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        20711                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     41713098                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     26796803                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     25331470                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3549489                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1350459                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      1067202                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     16137996                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      2812600                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 49546                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
