-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity chan_est_top_chan_est_top_Pipeline_pilot_scan_DMRS_IM_ROM_AUTO_1R is 
    generic(
             DataWidth     : integer := 15; 
             AddressWidth     : integer := 8; 
             AddressRange    : integer := 172
    ); 
    port (
 
          address0        : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0             : in std_logic; 
          q0              : out std_logic_vector(DataWidth-1 downto 0);

          reset               : in std_logic;
          clk                 : in std_logic
    ); 
end entity; 


architecture rtl of chan_est_top_chan_est_top_Pipeline_pilot_scan_DMRS_IM_ROM_AUTO_1R is 
 
signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0); 

type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 

signal mem0 : mem_array := (
    0 => "010110101000001", 1 => "010110101000001", 2 => "101001010111110", 3 => "101001010111110", 
    4 => "010110101000001", 5 => "010110101000001", 6 => "101001010111110", 7 => "101001010111110", 
    8 => "010110101000001", 9 => "010110101000001", 10 => "101001010111110", 11 => "101001010111110", 
    12 => "010110101000001", 13 => "010110101000001", 14 => "101001010111110", 15 => "101001010111110", 
    16 => "010110101000001", 17 => "101001010111110", 18 => "010110101000001", 19 => "101001010111110", 
    20 => "010110101000001", 21 => "101001010111110", 22 => "010110101000001", 23 => "101001010111110", 
    24 => "101001010111110", 25 => "010110101000001", 26 => "101001010111110", 27 => "010110101000001", 
    28 => "010110101000001", 29 => "101001010111110", 30 => "101001010111110", 31 => "010110101000001", 
    32 => "010110101000001", 33 => "101001010111110", 34 => "101001010111110", 35 => "010110101000001", 
    36 => "010110101000001", 37 => "101001010111110", 38 => "101001010111110", 39 => "010110101000001", 
    40 => "010110101000001", 41 => "101001010111110", 42 => "101001010111110", 43 => "010110101000001", 
    44 => "101001010111110", 45 => "101001010111110", 46 => "010110101000001", 47 => "010110101000001", 
    48 => "101001010111110", 49 => "101001010111110", 50 => "010110101000001", 51 => "010110101000001", 
    52 => "101001010111110", 53 => "101001010111110", 54 => "010110101000001", 55 => "010110101000001", 
    56 => "101001010111110", 57 => "101001010111110", 58 => "010110101000001", 59 => "010110101000001", 
    60 => "101001010111110", 61 => "010110101000001", 62 => "101001010111110", 63 => "010110101000001", 
    64 => "101001010111110", 65 => "010110101000001", 66 => "101001010111110", 67 => "010110101000001", 
    68 => "010110101000001", 69 => "101001010111110", 70 => "101001010111110", 71 => "010110101000001", 
    72 => "010110101000001", 73 => "101001010111110", 74 => "010110101000001", 75 => "101001010111110", 
    76 => "101001010111110", 77 => "010110101000001", 78 => "010110101000001", 79 => "101001010111110", 
    80 => "101001010111110", 81 => "010110101000001", 82 => "010110101000001", 83 => "101001010111110", 
    84 => "101001010111110", 85 => "010110101000001", 86 => "101001010111110", 87 => "101001010111110", 
    88 => "010110101000001", 89 => "010110101000001", 90 => "101001010111110", 91 => "101001010111110", 
    92 => "010110101000001", 93 => "010110101000001", 94 => "101001010111110", 95 => "101001010111110", 
    96 => "010110101000001", 97 => "010110101000001", 98 => "101001010111110", 99 => "101001010111110", 
    100 => "010110101000001", 101 => "010110101000001", 102 => "101001010111110", 103 => "010110101000001", 
    104 => "101001010111110", 105 => "010110101000001", 106 => "101001010111110", 107 => "010110101000001", 
    108 => "010110101000001", 109 => "101001010111110", 110 => "101001010111110", 111 => "010110101000001", 
    112 => "010110101000001", 113 => "101001010111110", 114 => "101001010111110", 115 => "010110101000001", 
    116 => "010110101000001", 117 => "101001010111110", 118 => "101001010111110", 119 => "010110101000001", 
    120 => "010110101000001", 121 => "101001010111110", 122 => "101001010111110", 123 => "010110101000001", 
    124 => "010110101000001", 125 => "101001010111110", 126 => "101001010111110", 127 => "010110101000001", 
    128 => "010110101000001", 129 => "101001010111110", 130 => "101001010111110", 131 => "010110101000001", 
    132 => "010110101000001", 133 => "101001010111110", 134 => "101001010111110", 135 => "010110101000001", 
    136 => "010110101000001", 137 => "101001010111110", 138 => "101001010111110", 139 => "010110101000001", 
    140 => "010110101000001", 141 => "101001010111110", 142 => "101001010111110", 143 => "010110101000001", 
    144 => "010110101000001", 145 => "101001010111110", 146 => "101001010111110", 147 => "010110101000001", 
    148 => "010110101000001", 149 => "101001010111110", 150 => "101001010111110", 151 => "010110101000001", 
    152 => "010110101000001", 153 => "101001010111110", 154 => "101001010111110", 155 => "010110101000001", 
    156 => "010110101000001", 157 => "101001010111110", 158 => "101001010111110", 159 => "010110101000001", 
    160 => "010110101000001", 161 => "101001010111110", 162 => "101001010111110", 163 => "010110101000001", 
    164 => "010110101000001", 165 => "101001010111110", 166 => "101001010111110", 167 => "010110101000001", 
    168 => "010110101000001", 169 => "101001010111110", 170 => "010110101000001", 171 => "101001010111110");



begin 

 
memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
 
        if (ce0 = '1') then  
            q0 <= mem0(CONV_INTEGER(address0_tmp)); 
        end if;

end if;
end process;

end rtl;

