

================================================================
== Vitis HLS Report for 'TopPL'
================================================================
* Date:           Mon May 12 19:57:06 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        toppl
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: versalaicore
* Target device:  xcvc1902-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  2.22 ns|  2.232 ns|     0.60 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 8, States = { 1 2 3 4 5 6 7 8 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%muxLogicCE_to_ITER_read = muxlogic"   --->   Operation 9 'muxlogic' 'muxLogicCE_to_ITER_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.00ns)   --->   "%ITER_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %ITER"   --->   Operation 10 'read' 'ITER_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 126 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%muxLogicCE_to_ConvArray_read = muxlogic"   --->   Operation 11 'muxlogic' 'muxLogicCE_to_ConvArray_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.00ns)   --->   "%ConvArray_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %ConvArray"   --->   Operation 12 'read' 'ConvArray_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 126 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%muxLogicCE_to_S_read = muxlogic"   --->   Operation 13 'muxlogic' 'muxLogicCE_to_S_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.00ns)   --->   "%S_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %S"   --->   Operation 14 'read' 'S_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 126 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%muxLogicCE_to_U_read = muxlogic"   --->   Operation 15 'muxlogic' 'muxLogicCE_to_U_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.00ns)   --->   "%U_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %U"   --->   Operation 16 'read' 'U_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 126 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%muxLogicCE_to_dataIn_read = muxlogic"   --->   Operation 17 'muxlogic' 'muxLogicCE_to_dataIn_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.00ns)   --->   "%dataIn_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %dataIn"   --->   Operation 18 'read' 'dataIn_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 126 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 19 [1/1] (0.84ns)   --->   "%convSet = alloca i64 1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:362]   --->   Operation 19 'alloca' 'convSet' <Predicate = true> <Delay = 0.84> <CoreInst = "FIFO_SRL">   --->   Core 85 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.84> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 20 [1/1] (0.84ns)   --->   "%convSet_1 = alloca i64 1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:362]   --->   Operation 20 'alloca' 'convSet_1' <Predicate = true> <Delay = 0.84> <CoreInst = "FIFO_SRL">   --->   Core 85 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.84> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 21 [1/1] (0.64ns)   --->   "%syscontrol = alloca i64 1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:363]   --->   Operation 21 'alloca' 'syscontrol' <Predicate = true> <Delay = 0.64> <CoreInst = "FIFO_SRL">   --->   Core 85 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 4> <FIFO>
ST_1 : Operation 22 [1/1] (0.64ns)   --->   "%syscontrol_1 = alloca i64 1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:363]   --->   Operation 22 'alloca' 'syscontrol_1' <Predicate = true> <Delay = 0.64> <CoreInst = "FIFO_SRL">   --->   Core 85 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 4> <FIFO>
ST_1 : Operation 23 [1/1] (0.64ns)   --->   "%syscontrol_2 = alloca i64 1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:363]   --->   Operation 23 'alloca' 'syscontrol_2' <Predicate = true> <Delay = 0.64> <CoreInst = "FIFO_SRL">   --->   Core 85 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 4> <FIFO>
ST_1 : Operation 24 [1/1] (0.94ns)   --->   "%send_fifo = alloca i64 1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:364]   --->   Operation 24 'alloca' 'send_fifo' <Predicate = true> <Delay = 0.94> <CoreInst = "FIFO_BRAM">   --->   Core 83 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 0.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 512> <FIFO>
ST_1 : Operation 25 [1/1] (0.94ns)   --->   "%send_fifo_1 = alloca i64 1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:364]   --->   Operation 25 'alloca' 'send_fifo_1' <Predicate = true> <Delay = 0.94> <CoreInst = "FIFO_BRAM">   --->   Core 83 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 0.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 512> <FIFO>
ST_1 : Operation 26 [1/1] (0.96ns)   --->   "%receive_fifo = alloca i64 1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:365]   --->   Operation 26 'alloca' 'receive_fifo' <Predicate = true> <Delay = 0.96> <CoreInst = "FIFO_URAM">   --->   Core 86 'FIFO_URAM' <Latency = 0> <II = 1> <Delay = 0.96> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4096> <FIFO>
ST_1 : Operation 27 [1/1] (0.96ns)   --->   "%receive_fifo_1 = alloca i64 1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:365]   --->   Operation 27 'alloca' 'receive_fifo_1' <Predicate = true> <Delay = 0.96> <CoreInst = "FIFO_URAM">   --->   Core 86 'FIFO_URAM' <Latency = 0> <II = 1> <Delay = 0.96> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4096> <FIFO>
ST_1 : Operation 28 [2/2] (0.00ns)   --->   "%call_ln367 = call void @SystemControl, i32 %ITER_read, i32 %gmem3, i64 %ConvArray_read, i1 %syscontrol, i1 %syscontrol_1, i1 %syscontrol_2, i32 %convSet, i32 %convSet_1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:367]   --->   Operation 28 'call' 'call_ln367' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 29 [1/2] (0.00ns)   --->   "%call_ln367 = call void @SystemControl, i32 %ITER_read, i32 %gmem3, i64 %ConvArray_read, i1 %syscontrol, i1 %syscontrol_1, i1 %syscontrol_2, i32 %convSet, i32 %convSet_1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:367]   --->   Operation 29 'call' 'call_ln367' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 30 [2/2] (0.00ns)   --->   "%call_ln368 = call void @Send, i1 %syscontrol, i128 %send_fifo, i128 %send_fifo_1, i128 %sweep_tx0_0_V_data_V, i16 %sweep_tx0_0_V_keep_V, i16 %sweep_tx0_0_V_strb_V, i1 %sweep_tx0_0_V_last_V, i128 %sweep_tx0_1_V_data_V, i16 %sweep_tx0_1_V_keep_V, i16 %sweep_tx0_1_V_strb_V, i1 %sweep_tx0_1_V_last_V, i128 %norm_tx0_V_data_V, i16 %norm_tx0_V_keep_V, i16 %norm_tx0_V_strb_V, i1 %norm_tx0_V_last_V" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:368]   --->   Operation 30 'call' 'call_ln368' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 31 [1/2] (0.00ns)   --->   "%call_ln368 = call void @Send, i1 %syscontrol, i128 %send_fifo, i128 %send_fifo_1, i128 %sweep_tx0_0_V_data_V, i16 %sweep_tx0_0_V_keep_V, i16 %sweep_tx0_0_V_strb_V, i1 %sweep_tx0_0_V_last_V, i128 %sweep_tx0_1_V_data_V, i16 %sweep_tx0_1_V_keep_V, i16 %sweep_tx0_1_V_strb_V, i1 %sweep_tx0_1_V_last_V, i128 %norm_tx0_V_data_V, i16 %norm_tx0_V_keep_V, i16 %norm_tx0_V_strb_V, i1 %norm_tx0_V_last_V" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:368]   --->   Operation 31 'call' 'call_ln368' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 32 [2/2] (0.00ns)   --->   "%call_ln372 = call void @RoundRobin, i1 %syscontrol_1, i512 %gmem0, i64 %dataIn_read, i512 %gmem1, i64 %U_read, i512 %gmem2, i64 %S_read, i128 %send_fifo, i128 %send_fifo_1, i128 %receive_fifo, i128 %receive_fifo_1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:372]   --->   Operation 32 'call' 'call_ln372' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 33 [1/2] (0.00ns)   --->   "%call_ln372 = call void @RoundRobin, i1 %syscontrol_1, i512 %gmem0, i64 %dataIn_read, i512 %gmem1, i64 %U_read, i512 %gmem2, i64 %S_read, i128 %send_fifo, i128 %send_fifo_1, i128 %receive_fifo, i128 %receive_fifo_1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:372]   --->   Operation 33 'call' 'call_ln372' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 34 [2/2] (0.00ns)   --->   "%call_ln375 = call void @Receive, i1 %syscontrol_2, i32 %convSet, i32 %convSet_1, i128 %receive_fifo, i128 %receive_fifo_1, i128 %sweep_rx0_0_V_data_V, i16 %sweep_rx0_0_V_keep_V, i16 %sweep_rx0_0_V_strb_V, i1 %sweep_rx0_0_V_last_V, i128 %sweep_rx0_1_V_data_V, i16 %sweep_rx0_1_V_keep_V, i16 %sweep_rx0_1_V_strb_V, i1 %sweep_rx0_1_V_last_V, i128 %norm_rx0_V_data_V, i16 %norm_rx0_V_keep_V, i16 %norm_rx0_V_strb_V, i1 %norm_rx0_V_last_V" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:375]   --->   Operation 34 'call' 'call_ln375' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 35 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln360 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_26" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:360]   --->   Operation 35 'specdataflowpipeline' 'specdataflowpipeline_ln360' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 36 [1/1] (0.00ns)   --->   "%spectopmodule_ln331 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_33" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:331]   --->   Operation 36 'spectopmodule' 'spectopmodule_ln331' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln331 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_32, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:331]   --->   Operation 37 'specinterface' 'specinterface_ln331' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem0, void @empty_37, i32 0, i32 0, void @empty_26, i32 64, i32 2048, void @empty_25, void @empty_24, void @empty_26, i32 16, i32 16, i32 64, i32 64, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem0"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem1, void @empty_37, i32 0, i32 0, void @empty_26, i32 64, i32 2048, void @empty_23, void @empty_24, void @empty_26, i32 16, i32 16, i32 64, i32 64, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem1"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem2, void @empty_37, i32 0, i32 0, void @empty_26, i32 64, i32 512, void @empty_22, void @empty_24, void @empty_26, i32 16, i32 16, i32 64, i32 64, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem2"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem3, void @empty_37, i32 0, i32 0, void @empty_26, i32 64, i32 8192, void @empty_21, void @empty_24, void @empty_26, i32 16, i32 16, i32 64, i32 64, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem3"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dataIn, void @empty_30, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_19, void @empty_12, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_2, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dataIn, void @empty_3, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_2, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %U, void @empty_30, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_19, void @empty_4, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_2, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %U, void @empty_3, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_2, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %S, void @empty_30, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_19, void @empty_49, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_2, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %S, void @empty_3, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_2, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ConvArray, void @empty_30, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_19, void @empty_5, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_2, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ConvArray, void @empty_3, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_2, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ITER"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ITER, void @empty_30, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_19, void @empty_6, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ITER, void @empty_7, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %sweep_tx0_0_V_data_V, i16 %sweep_tx0_0_V_keep_V, i16 %sweep_tx0_0_V_strb_V, i1 %sweep_tx0_0_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %sweep_tx0_0_V_data_V"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %sweep_tx0_0_V_keep_V"   --->   Operation 59 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %sweep_tx0_0_V_strb_V"   --->   Operation 60 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %sweep_tx0_0_V_last_V"   --->   Operation 61 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %sweep_rx0_0_V_data_V, i16 %sweep_rx0_0_V_keep_V, i16 %sweep_rx0_0_V_strb_V, i1 %sweep_rx0_0_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %sweep_rx0_0_V_data_V"   --->   Operation 63 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %sweep_rx0_0_V_keep_V"   --->   Operation 64 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %sweep_rx0_0_V_strb_V"   --->   Operation 65 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %sweep_rx0_0_V_last_V"   --->   Operation 66 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %sweep_tx0_1_V_data_V, i16 %sweep_tx0_1_V_keep_V, i16 %sweep_tx0_1_V_strb_V, i1 %sweep_tx0_1_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %sweep_tx0_1_V_data_V"   --->   Operation 68 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %sweep_tx0_1_V_keep_V"   --->   Operation 69 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %sweep_tx0_1_V_strb_V"   --->   Operation 70 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %sweep_tx0_1_V_last_V"   --->   Operation 71 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %sweep_rx0_1_V_data_V, i16 %sweep_rx0_1_V_keep_V, i16 %sweep_rx0_1_V_strb_V, i1 %sweep_rx0_1_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %sweep_rx0_1_V_data_V"   --->   Operation 73 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %sweep_rx0_1_V_keep_V"   --->   Operation 74 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %sweep_rx0_1_V_strb_V"   --->   Operation 75 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %sweep_rx0_1_V_last_V"   --->   Operation 76 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %norm_tx0_V_data_V, i16 %norm_tx0_V_keep_V, i16 %norm_tx0_V_strb_V, i1 %norm_tx0_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %norm_tx0_V_data_V"   --->   Operation 78 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %norm_tx0_V_keep_V"   --->   Operation 79 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %norm_tx0_V_strb_V"   --->   Operation 80 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %norm_tx0_V_last_V"   --->   Operation 81 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %norm_rx0_V_data_V, i16 %norm_rx0_V_keep_V, i16 %norm_rx0_V_strb_V, i1 %norm_rx0_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %norm_rx0_V_data_V"   --->   Operation 83 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %norm_rx0_V_keep_V"   --->   Operation 84 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %norm_rx0_V_strb_V"   --->   Operation 85 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %norm_rx0_V_last_V"   --->   Operation 86 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_30, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_19, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @convSet_str, i32 1, void @p_str1, void @p_str1, i32 4, i32 4, i32 %convSet, i32 %convSet"   --->   Operation 88 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %convSet, void @empty_1, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%empty_160 = specchannel i32 @_ssdm_op_SpecChannel, void @convSet_OC_1_str, i32 1, void @p_str2, void @p_str2, i32 4, i32 4, i32 %convSet_1, i32 %convSet_1"   --->   Operation 90 'specchannel' 'empty_160' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %convSet_1, void @empty_1, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%empty_161 = specchannel i32 @_ssdm_op_SpecChannel, void @syscontrol_str, i32 1, void @p_str3, void @p_str3, i32 4, i32 4, i1 %syscontrol, i1 %syscontrol"   --->   Operation 92 'specchannel' 'empty_161' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %syscontrol, void @empty_1, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%empty_162 = specchannel i32 @_ssdm_op_SpecChannel, void @syscontrol_OC_1_str, i32 1, void @p_str4, void @p_str4, i32 4, i32 4, i1 %syscontrol_1, i1 %syscontrol_1"   --->   Operation 94 'specchannel' 'empty_162' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %syscontrol_1, void @empty_1, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%empty_163 = specchannel i32 @_ssdm_op_SpecChannel, void @syscontrol_OC_2_str, i32 1, void @p_str5, void @p_str5, i32 4, i32 4, i1 %syscontrol_2, i1 %syscontrol_2"   --->   Operation 96 'specchannel' 'empty_163' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %syscontrol_2, void @empty_1, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%empty_164 = specchannel i32 @_ssdm_op_SpecChannel, void @send_fifo_str, i32 1, void @p_str6, void @p_str6, i32 512, i32 512, i128 %send_fifo, i128 %send_fifo"   --->   Operation 98 'specchannel' 'empty_164' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%specmemcore_ln368 = specmemcore void @_ssdm_op_SpecMemCore, i128 %send_fifo, i64 666, i64 8, i64 18446744073709551615" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:368]   --->   Operation 99 'specmemcore' 'specmemcore_ln368' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %send_fifo, void @empty_1, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%empty_165 = specchannel i32 @_ssdm_op_SpecChannel, void @send_fifo_OC_1_str, i32 1, void @p_str7, void @p_str7, i32 512, i32 512, i128 %send_fifo_1, i128 %send_fifo_1"   --->   Operation 101 'specchannel' 'empty_165' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%specmemcore_ln368 = specmemcore void @_ssdm_op_SpecMemCore, i128 %send_fifo_1, i64 666, i64 8, i64 18446744073709551615" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:368]   --->   Operation 102 'specmemcore' 'specmemcore_ln368' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %send_fifo_1, void @empty_1, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 103 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%empty_166 = specchannel i32 @_ssdm_op_SpecChannel, void @receive_fifo_str, i32 1, void @p_str8, void @p_str8, i32 4096, i32 4096, i128 %receive_fifo, i128 %receive_fifo"   --->   Operation 104 'specchannel' 'empty_166' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%specmemcore_ln375 = specmemcore void @_ssdm_op_SpecMemCore, i128 %receive_fifo, i64 666, i64 11, i64 18446744073709551615" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:375]   --->   Operation 105 'specmemcore' 'specmemcore_ln375' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %receive_fifo, void @empty_1, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 106 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%empty_167 = specchannel i32 @_ssdm_op_SpecChannel, void @receive_fifo_OC_1_str, i32 1, void @p_str9, void @p_str9, i32 4096, i32 4096, i128 %receive_fifo_1, i128 %receive_fifo_1"   --->   Operation 107 'specchannel' 'empty_167' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%specmemcore_ln375 = specmemcore void @_ssdm_op_SpecMemCore, i128 %receive_fifo_1, i64 666, i64 11, i64 18446744073709551615" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:375]   --->   Operation 108 'specmemcore' 'specmemcore_ln375' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %receive_fifo_1, void @empty_1, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 109 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln379 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i128 %sweep_rx0_0_V_data_V, i16 %sweep_rx0_0_V_keep_V, i16 %sweep_rx0_0_V_strb_V, i1 0, i1 %sweep_rx0_0_V_last_V, i1 0, i1 0, void @empty_14" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:379]   --->   Operation 110 'specaxissidechannel' 'specaxissidechannel_ln379' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln379 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i128 %sweep_rx0_1_V_data_V, i16 %sweep_rx0_1_V_keep_V, i16 %sweep_rx0_1_V_strb_V, i1 0, i1 %sweep_rx0_1_V_last_V, i1 0, i1 0, void @empty_15" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:379]   --->   Operation 111 'specaxissidechannel' 'specaxissidechannel_ln379' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln379 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i128 %norm_rx0_V_data_V, i16 %norm_rx0_V_keep_V, i16 %norm_rx0_V_strb_V, i1 0, i1 %norm_rx0_V_last_V, i1 0, i1 0, void @empty_16" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:379]   --->   Operation 112 'specaxissidechannel' 'specaxissidechannel_ln379' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln379 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i128 %sweep_tx0_1_V_data_V, i16 %sweep_tx0_1_V_keep_V, i16 %sweep_tx0_1_V_strb_V, i1 0, i1 %sweep_tx0_1_V_last_V, i1 0, i1 0, void @empty_8" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:379]   --->   Operation 113 'specaxissidechannel' 'specaxissidechannel_ln379' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln379 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i128 %sweep_tx0_0_V_data_V, i16 %sweep_tx0_0_V_keep_V, i16 %sweep_tx0_0_V_strb_V, i1 0, i1 %sweep_tx0_0_V_last_V, i1 0, i1 0, void @empty_9" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:379]   --->   Operation 114 'specaxissidechannel' 'specaxissidechannel_ln379' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln379 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i128 %norm_tx0_V_data_V, i16 %norm_tx0_V_keep_V, i16 %norm_tx0_V_strb_V, i1 0, i1 %norm_tx0_V_last_V, i1 0, i1 0, void @empty_10" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:379]   --->   Operation 115 'specaxissidechannel' 'specaxissidechannel_ln379' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 116 [1/2] (0.00ns)   --->   "%call_ln375 = call void @Receive, i1 %syscontrol_2, i32 %convSet, i32 %convSet_1, i128 %receive_fifo, i128 %receive_fifo_1, i128 %sweep_rx0_0_V_data_V, i16 %sweep_rx0_0_V_keep_V, i16 %sweep_rx0_0_V_strb_V, i1 %sweep_rx0_0_V_last_V, i128 %sweep_rx0_1_V_data_V, i16 %sweep_rx0_1_V_keep_V, i16 %sweep_rx0_1_V_strb_V, i1 %sweep_rx0_1_V_last_V, i128 %norm_rx0_V_data_V, i16 %norm_rx0_V_keep_V, i16 %norm_rx0_V_strb_V, i1 %norm_rx0_V_last_V" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:375]   --->   Operation 116 'call' 'call_ln375' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%ret_ln379 = ret" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:379]   --->   Operation 117 'ret' 'ret_ln379' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 2.222ns, clock uncertainty: 0.600ns.

 <State 1>: 1.000ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicCE_to_ITER_read') [87]  (0.000 ns)
	wire read operation ('ITER_read') on port 'ITER' [88]  (1.000 ns)

 <State 2>: 0.000ns
The critical path consists of the following:

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 0.000ns
The critical path consists of the following:

 <State 6>: 0.000ns
The critical path consists of the following:

 <State 7>: 0.000ns
The critical path consists of the following:

 <State 8>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
