#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
# Start of session at: Mon Jan 28 15:48:22 2019
# Process ID: 5426
# Log file: /media/ssinghal/480A-D8B5/CS220Labs/Lab3_2_2/rip/planAhead_run_1/planAhead.log
# Journal file: /media/ssinghal/480A-D8B5/CS220Labs/Lab3_2_2/rip/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source /media/ssinghal/480A-D8B5/CS220Labs/Lab3_2_2/rip/pa.fromHdl.tcl
update_compile_order -fileset sim_1
startgroup
set_property package_pin C9 [get_ports clk]
endgroup
startgroup
set_property package_pin F12 [get_ports led0]
endgroup
startgroup
set_property package_pin E12 [get_ports led1]
endgroup
startgroup
set_property package_pin E11 [get_ports led2]
endgroup
startgroup
set_property package_pin F11 [get_ports led3]
endgroup
startgroup
set_property package_pin C11 [get_ports led4]
endgroup
startgroup
set_property package_pin D11 [get_ports led5]
endgroup
startgroup
set_property package_pin E9 [get_ports led6]
endgroup
startgroup
set_property package_pin F9 [get_ports led7]
endgroup
set_property iostandard LVTTL [get_ports [list led0]]
set_property iostandard LVTTL [get_ports [list led1]]
set_property iostandard LVTTL [get_ports [list led2]]
set_property iostandard LVTTL [get_ports [list led3]]
set_property iostandard LVTTL [get_ports [list led4]]
set_property iostandard LVTTL [get_ports [list led5]]
set_property iostandard LVTTL [get_ports [list led6]]
set_property iostandard LVTTL [get_ports [list led7]]
set_property iostandard LVCMOS33 [get_ports [list clk]]
save_constraints
