#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Sun Aug 19 15:37:41 2018
# Process ID: 4516
# Log file: C:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/axi_conv_fp_3x3/vivado.log
# Journal file: C:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/axi_conv_fp_3x3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/TungLT/Documents/sobel_x/vdma_hdmi_conv_v1/axi_conv_fp_3x3' since last save.
WARNING: [Project 1-312] File not found as 'C:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/ip/design_1_axi_conv_fp_3x3_0_0/design_1_axi_conv_fp_3x3_0_0.upgrade_log'; using path 'C:/Users/TungLT/Documents/sobel_x/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/ip/design_1_axi_conv_fp_3x3_0_0/design_1_axi_conv_fp_3x3_0_0.upgrade_log' instead.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-312] File not found as 'C:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/ip/design_1_axi_conv_fp_3x3_0_0/design_1_axi_conv_fp_3x3_0_0.upgrade_log'; using path 'C:/Users/TungLT/Documents/sobel_x/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/ip/design_1_axi_conv_fp_3x3_0_0/design_1_axi_conv_fp_3x3_0_0.upgrade_log' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/ip/design_1_axi_conv_fp_3x3_0_0/design_1_axi_conv_fp_3x3_0_0.upgrade_log'; using path 'C:/Users/TungLT/Documents/sobel_x/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/ip/design_1_axi_conv_fp_3x3_0_0/design_1_axi_conv_fp_3x3_0_0.upgrade_log' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/ip_repo'.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_hls_img_Mean_1_0/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_hls_img_Mean_1_0/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_AGC_ip_AGC_1_5/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_AGC_ip_AGC_1_5/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelRD_hls_ip_delete_line_ip_delete_line_1_1/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelRD_hls_ip_delete_line_ip_delete_line_1_1/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_draw_template_1_6/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_draw_template_1_6/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_zoom_zoom_1_8/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_zoom_zoom_1_8/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_hls_param_topbot_param_TopBot_1_5/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_hls_param_topbot_param_TopBot_1_5/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_AGC_1_16/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_AGC_1_16/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_deadpixel_1_2/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_deadpixel_1_2/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_NUC2P_1_23/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_NUC2P_1_23/component.xml. This IP will not be included in the IP Catalog.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:35 ; elapsed = 00:00:21 . Memory (MB): peak = 722.645 ; gain = 163.332
ipx::edit_ip_in_project -upgrade true -name AXI_Convolution_Fixed_Point_3x3_v1_0_project -directory C:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.tmp/AXI_Convolution_Fixed_Point_3x3_v1_0_project c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/ip_repo/AXI_Convolution_Fixed_Point_3x3_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/tunglt/desktop/sobel_x/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.tmp/axi_convolution_fixed_point_3x3_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/ip_repo'.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_hls_img_Mean_1_0/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_hls_img_Mean_1_0/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_AGC_ip_AGC_1_5/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_AGC_ip_AGC_1_5/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelRD_hls_ip_delete_line_ip_delete_line_1_1/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelRD_hls_ip_delete_line_ip_delete_line_1_1/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_draw_template_1_6/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_draw_template_1_6/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_zoom_zoom_1_8/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_zoom_zoom_1_8/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_hls_param_topbot_param_TopBot_1_5/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_hls_param_topbot_param_TopBot_1_5/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_AGC_1_16/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_AGC_1_16/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_deadpixel_1_2/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_deadpixel_1_2/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_NUC2P_1_23/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_NUC2P_1_23/component.xml. This IP will not be included in the IP Catalog.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp'.
ipx::edit_ip_in_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 753.500 ; gain = 9.641
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'AXI_Convolution_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'c:/users/tunglt/desktop/sobel_x/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.tmp/axi_convolution_fixed_point_3x3_v1_0_project/AXI_Convolution_Fixed_Point_3x3_v1_0_project.sim/sim_1/behav'
"xvlog -m64 --relax -prj AXI_Convolution_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/tunglt/desktop/sobel_x/vdma_hdmi_conv_v1/ip_repo/AXI_Convolution_Fixed_Point_3x3_1.0/hdl/qmults.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qmults
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/tunglt/desktop/sobel_x/vdma_hdmi_conv_v1/ip_repo/AXI_Convolution_Fixed_Point_3x3_1.0/hdl/qadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qadd
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/tunglt/desktop/sobel_x/vdma_hdmi_conv_v1/ip_repo/AXI_Convolution_Fixed_Point_3x3_1.0/hdl/shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/tunglt/desktop/sobel_x/vdma_hdmi_conv_v1/ip_repo/AXI_Convolution_Fixed_Point_3x3_1.0/hdl/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/tunglt/desktop/sobel_x/vdma_hdmi_conv_v1/ip_repo/AXI_Convolution_Fixed_Point_3x3_1.0/hdl/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/tunglt/desktop/sobel_x/vdma_hdmi_conv_v1/ip_repo/AXI_Convolution_Fixed_Point_3x3_1.0/hdl/line_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/tunglt/desktop/sobel_x/vdma_hdmi_conv_v1/ip_repo/AXI_Convolution_Fixed_Point_3x3_1.0/hdl/conv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/tunglt/desktop/sobel_x/vdma_hdmi_conv_v1/ip_repo/AXI_Convolution_Fixed_Point_3x3_1.0/hdl/AXI_Convolution_Fixed_Point_3x3_v1_0_S_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_Convolution_Fixed_Point_3x3_v1_0_S_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/tunglt/desktop/sobel_x/vdma_hdmi_conv_v1/ip_repo/AXI_Convolution_Fixed_Point_3x3_1.0/hdl/AXI_Convolution_Fixed_Point_3x3_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_Convolution_Fixed_Point_3x3_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/tunglt/desktop/sobel_x/vdma_hdmi_conv_v1/ip_repo/AXI_Convolution_Fixed_Point_3x3_1.0/hdl/AXI_Convolution_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_Convolution_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/tunglt/desktop/sobel_x/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.tmp/axi_convolution_fixed_point_3x3_v1_0_project/AXI_Convolution_Fixed_Point_3x3_v1_0_project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/users/tunglt/desktop/sobel_x/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.tmp/axi_convolution_fixed_point_3x3_v1_0_project/AXI_Convolution_Fixed_Point_3x3_v1_0_project.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 6074395985a6498dbb6a0adf415f69e5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_Convolution_testbench_behav xil_defaultlib.AXI_Convolution_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port b [c:/users/tunglt/desktop/sobel_x/vdma_hdmi_conv_v1/ip_repo/AXI_Convolution_Fixed_Point_3x3_1.0/hdl/conv.v:95]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port b [c:/users/tunglt/desktop/sobel_x/vdma_hdmi_conv_v1/ip_repo/AXI_Convolution_Fixed_Point_3x3_1.0/hdl/conv.v:97]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port b [c:/users/tunglt/desktop/sobel_x/vdma_hdmi_conv_v1/ip_repo/AXI_Convolution_Fixed_Point_3x3_1.0/hdl/conv.v:99]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "c:/users/tunglt/desktop/sobel_x/vdma_hdmi_conv_v1/ip_repo/AXI_Convolution_Fixed_Point_3x3_1.0/hdl/shift.v" Line 4. Module shift(IMAGE_WIDTH=640,KERNEL_SIZE=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "c:/users/tunglt/desktop/sobel_x/vdma_hdmi_conv_v1/ip_repo/AXI_Convolution_Fixed_Point_3x3_1.0/hdl/shift.v" Line 4. Module shift(IMAGE_WIDTH=640,KERNEL_SIZE=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "c:/users/tunglt/desktop/sobel_x/vdma_hdmi_conv_v1/ip_repo/AXI_Convolution_Fixed_Point_3x3_1.0/hdl/shift.v" Line 4. Module shift(IMAGE_WIDTH=640,KERNEL_SIZE=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "c:/users/tunglt/desktop/sobel_x/vdma_hdmi_conv_v1/ip_repo/AXI_Convolution_Fixed_Point_3x3_1.0/hdl/shift.v" Line 4. Module shift(IMAGE_WIDTH=640,KERNEL_SIZE=3) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AXI_Convolution_Fixed_Point_3x3_...
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.shift(IMAGE_WIDTH=640,KERNEL_SIZ...
Compiling module xil_defaultlib.line_buffer(IMAGE_WIDTH=640,KERN...
Compiling module xil_defaultlib.qmults(FP_WORD_LENGTH=11,FP_FRAC...
Compiling module xil_defaultlib.qadd(FP_WORD_LENGTH=11,FP_FRAC_L...
Compiling module xil_defaultlib.mac(FP_WORD_LENGTH=11,FP_FRAC_LE...
Compiling module xil_defaultlib.conv(IMAGE_HEIGHT=480,IMAGE_WIDT...
Compiling module xil_defaultlib.AXI_Convolution_Fixed_Point_3x3_...
Compiling module xil_defaultlib.AXI_Convolution_testbench
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot AXI_Convolution_testbench_behav
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'c:/users/tunglt/desktop/sobel_x/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.tmp/axi_convolution_fixed_point_3x3_v1_0_project/AXI_Convolution_Fixed_Point_3x3_v1_0_project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "AXI_Convolution_testbench_behav -key {Behavioral:sim_1:Functional:AXI_Convolution_testbench} -tclbatch {AXI_Convolution_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source AXI_Convolution_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/AXI_Convolution_testbench/data_reg" to the wave window because it has 7372800 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AXI_Convolution_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 798.617 ; gain = 13.621
run all
run: Time (s): cpu = 00:00:31 ; elapsed = 00:04:22 . Memory (MB): peak = 832.723 ; gain = 23.754
close_sim
INFO: [Simtcl 6-16] Simulation closed
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source c:/users/tunglt/desktop/sobel_x/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.tmp/axi_convolution_fixed_point_3x3_v1_0_project/AXI_Convolution_Fixed_Point_3x3_v1_0_project.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] 'c:/users/tunglt/desktop/sobel_x/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.tmp/axi_convolution_fixed_point_3x3_v1_0_project/AXI_Convolution_Fixed_Point_3x3_v1_0_project.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Sun Aug 19 15:50:55 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:26 . Memory (MB): peak = 93.820 ; gain = 0.016
INFO: [Common 17-206] Exiting Webtalk at Sun Aug 19 15:50:55 2018...
close_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:28 . Memory (MB): peak = 832.723 ; gain = 0.000
set_property  ip_repo_paths  {c:/users/tunglt/desktop/sobel_x/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0 c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/ip_repo c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/users/tunglt/desktop/sobel_x/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp'.
set_property  ip_repo_paths  {c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/ip_repo c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp'.
ipx::edit_ip_in_project -upgrade true -name AXI_Convolution_Fixed_Point_3x3_v1_0_project -directory C:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.tmp/AXI_Convolution_Fixed_Point_3x3_v1_0_project c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/ip_repo/AXI_Convolution_Fixed_Point_3x3_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/tunglt/desktop/sobel_x/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.tmp/axi_convolution_fixed_point_3x3_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/ip_repo'.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_hls_img_Mean_1_0/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_hls_img_Mean_1_0/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_AGC_ip_AGC_1_5/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_AGC_ip_AGC_1_5/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelRD_hls_ip_delete_line_ip_delete_line_1_1/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelRD_hls_ip_delete_line_ip_delete_line_1_1/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_draw_template_1_6/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_draw_template_1_6/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_zoom_zoom_1_8/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_zoom_zoom_1_8/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_hls_param_topbot_param_TopBot_1_5/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_hls_param_topbot_param_TopBot_1_5/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_AGC_1_16/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_AGC_1_16/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_deadpixel_1_2/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_deadpixel_1_2/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_NUC2P_1_23/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_NUC2P_1_23/component.xml. This IP will not be included in the IP Catalog.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp'.
ipx::edit_ip_in_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 869.781 ; gain = 8.785
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
set_property  ip_repo_paths  {c:/users/tunglt/desktop/sobel_x/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0 c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/ip_repo c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/users/tunglt/desktop/sobel_x/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp'.
set_property  ip_repo_paths  {c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/ip_repo c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp'.
open_bd_design {C:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:axi_vdma:6.2 - axi_vdma_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:axi_vdma:6.2 - axi_vdma_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_40M
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axis_data_fifo:1.1 - axis_data_fifo_0
Adding component instance block -- xilinx.com:user:AXI_Convolution_Fixed_Point_3x3:1.0 - AXI_Convolution_Fixed_Point_3x3_0
Adding component instance block -- avnet:zedboard:zed_hdmi_out:2.0 - zed_hdmi_out_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - gnd
Adding component instance block -- xilinx.com:ip:axi_iic:2.0 - axi_iic_0
Adding component instance block -- xilinx.com:ip:v_cresample:4.0 - v_cresample_0
Adding component instance block -- xilinx.com:user:swap_rgb_to_rbg:1.0 - swap_rgb_to_rbg_0
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:3.0 - v_axi4s_vid_out_0
Adding component instance block -- xilinx.com:ip:v_tc:6.1 - v_tc_0
Adding component instance block -- xilinx.com:ip:v_rgb2ycrcb:7.1 - v_rgb2ycrcb_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - vcc
Successfully read diagram <design_1> from BD file <C:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1014.242 ; gain = 140.355
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:AXI_Convolution_Fixed_Point_3x3:1.0 [get_ips  design_1_AXI_Convolution_Fixed_Point_3x3_0_0]
Upgrading 'C:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_AXI_Convolution_Fixed_Point_3x3_0_0 from AXI_Convolution_Fixed_Point_3x3 1.0 to AXI_Convolution_Fixed_Point_3x3 1.0
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/ip/design_1_AXI_Convolution_Fixed_Point_3x3_0_0/design_1_AXI_Convolution_Fixed_Point_3x3_0_0.upgrade_log'.
Wrote  : <C:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/design_1.bd> 
upgrade_ip: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1062.406 ; gain = 10.316
report_ip_status -name ip_status 
ipx::edit_ip_in_project -upgrade true -name AXI_Convolution_Fixed_Point_3x3_v1_0_project -directory C:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.tmp/AXI_Convolution_Fixed_Point_3x3_v1_0_project c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/ip_repo/AXI_Convolution_Fixed_Point_3x3_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/tunglt/desktop/sobel_x/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.tmp/axi_convolution_fixed_point_3x3_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/ip_repo'.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_hls_img_Mean_1_0/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_hls_img_Mean_1_0/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_AGC_ip_AGC_1_5/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_AGC_ip_AGC_1_5/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelRD_hls_ip_delete_line_ip_delete_line_1_1/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelRD_hls_ip_delete_line_ip_delete_line_1_1/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_draw_template_1_6/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_draw_template_1_6/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_zoom_zoom_1_8/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_zoom_zoom_1_8/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_hls_param_topbot_param_TopBot_1_5/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_hls_param_topbot_param_TopBot_1_5/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_AGC_1_16/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_AGC_1_16/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_deadpixel_1_2/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_deadpixel_1_2/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_NUC2P_1_23/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_NUC2P_1_23/component.xml. This IP will not be included in the IP Catalog.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp'.
ipx::edit_ip_in_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1079.410 ; gain = 17.004
set_property widget {textEdit} [ipgui::get_guiparamspec -name "KERNEL_SIZE" -component [ipx::current_core] ]
set_property enablement_value false [ipx::get_user_parameters KERNEL_SIZE -of_objects [ipx::current_core]]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
set_property  ip_repo_paths  {c:/users/tunglt/desktop/sobel_x/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0 c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/ip_repo c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/users/tunglt/desktop/sobel_x/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp'.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/users/tunglt/desktop/sobel_x/vdma_hdmi_conv_v1/ip_repo/axi_convolution_fixed_point_3x3_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/ip_repo'.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_hls_img_Mean_1_0/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_hls_img_Mean_1_0/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_AGC_ip_AGC_1_5/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_AGC_ip_AGC_1_5/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelRD_hls_ip_delete_line_ip_delete_line_1_1/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelRD_hls_ip_delete_line_ip_delete_line_1_1/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_draw_template_1_6/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_draw_template_1_6/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_zoom_zoom_1_8/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_zoom_zoom_1_8/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_hls_param_topbot_param_TopBot_1_5/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_hls_param_topbot_param_TopBot_1_5/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_AGC_1_16/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_AGC_1_16/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_deadpixel_1_2/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_deadpixel_1_2/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_NUC2P_1_23/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_NUC2P_1_23/component.xml. This IP will not be included in the IP Catalog.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:AXI_Convolution_Fixed_Point_3x3:1.0 [get_ips  design_1_AXI_Convolution_Fixed_Point_3x3_0_0]
Upgrading 'C:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_AXI_Convolution_Fixed_Point_3x3_0_0 from AXI_Convolution_Fixed_Point_3x3 1.0 to AXI_Convolution_Fixed_Point_3x3 1.0
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/ip/design_1_AXI_Convolution_Fixed_Point_3x3_0_0/design_1_AXI_Convolution_Fixed_Point_3x3_0_0.upgrade_log'.
Wrote  : <C:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/design_1.bd> 
upgrade_ip: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1106.949 ; gain = 0.000
set_property  ip_repo_paths  {c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/ip_repo c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp'.
report_ip_status -name ip_status 
regenerate_bd_layout -hierarchy [get_bd_cell convolution_unit]
save_bd_design
Wrote  : <C:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/design_1.bd> 
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
save_bd_design
Wrote  : <C:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/ip_repo/swap_rgb_to_rbg_1.0/component.xml. It will be created.
update_ip_catalog -delete_ip xilinx.com:user:swap_rgb_to_rbg:1.0 -repo_path c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/ip_repo
WARNING: [IP_Flow 19-881] Failed to delete file 'c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/ip_repo/swap_rgb_to_rbg_1.0/hdl/swap_rgb_to_rbg_v1_0.v' because it doesn't exist.
WARNING: [IP_Flow 19-881] Failed to delete file 'c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/ip_repo/swap_rgb_to_rbg_1.0/xgui/swap_rgb_to_rbg_v1_0.tcl' because it doesn't exist.
WARNING: [IP_Flow 19-881] Failed to delete file 'c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/ip_repo/swap_rgb_to_rbg_1.0/bd/bd.tcl' because it doesn't exist.
WARNING: [IP_Flow 19-881] Failed to delete file 'c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/ip_repo/swap_rgb_to_rbg_1.0/component.xml' because it doesn't exist.
INFO: [IP_Flow 19-1659] Deleted IP 'xilinx.com:user:swap_rgb_to_rbg:1.0' from repository 'c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/ip_repo' at c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/ip_repo/swap_rgb_to_rbg_1.0.
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/ip_repo'
create_peripheral xilinx.com user AXIS_Swap_RGB_To_RBG 1.0 -dir C:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/ip_repo
add_peripheral_interface S_AXIS -interface_mode slave -axi_type stream [ipx::find_open_core xilinx.com:user:AXIS_Swap_RGB_To_RBG:1.0]
add_peripheral_interface M_AXIS -interface_mode master -axi_type stream [ipx::find_open_core xilinx.com:user:AXIS_Swap_RGB_To_RBG:1.0]
generate_peripheral -force [ipx::find_open_core xilinx.com:user:AXIS_Swap_RGB_To_RBG:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:AXIS_Swap_RGB_To_RBG:1.0]
set_property  ip_repo_paths  {C:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/ip_repo/AXIS_Swap_RGB_To_RBG_1.0 c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/ip_repo c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp} [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/ip_repo/AXIS_Swap_RGB_To_RBG_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/ip_repo'.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_hls_img_Mean_1_0/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_hls_img_Mean_1_0/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_AGC_ip_AGC_1_5/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_AGC_ip_AGC_1_5/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelRD_hls_ip_delete_line_ip_delete_line_1_1/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelRD_hls_ip_delete_line_ip_delete_line_1_1/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_draw_template_1_6/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_draw_template_1_6/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_zoom_zoom_1_8/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_zoom_zoom_1_8/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_hls_param_topbot_param_TopBot_1_5/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_hls_param_topbot_param_TopBot_1_5/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_AGC_1_16/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_AGC_1_16/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_deadpixel_1_2/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_deadpixel_1_2/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_NUC2P_1_23/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_NUC2P_1_23/component.xml. This IP will not be included in the IP Catalog.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp'.
set_property  ip_repo_paths  {c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/ip_repo c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp'.
ipx::edit_ip_in_project -upgrade true -name AXIS_Swap_RGB_To_RBG_v1_0_project -directory C:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.tmp/AXIS_Swap_RGB_To_RBG_v1_0_project c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/ip_repo/AXIS_Swap_RGB_To_RBG_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/tunglt/desktop/sobel_x/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.tmp/axis_swap_rgb_to_rbg_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/ip_repo'.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_hls_img_Mean_1_0/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_hls_img_Mean_1_0/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_AGC_ip_AGC_1_5/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_AGC_ip_AGC_1_5/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelRD_hls_ip_delete_line_ip_delete_line_1_1/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelRD_hls_ip_delete_line_ip_delete_line_1_1/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_draw_template_1_6/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_draw_template_1_6/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_zoom_zoom_1_8/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_zoom_zoom_1_8/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_hls_param_topbot_param_TopBot_1_5/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_hls_param_topbot_param_TopBot_1_5/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_AGC_1_16/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_AGC_1_16/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_deadpixel_1_2/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_deadpixel_1_2/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_NUC2P_1_23/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_NUC2P_1_23/component.xml. This IP will not be included in the IP Catalog.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp'.
update_compile_order -fileset sim_1
remove_files {c:/users/tunglt/desktop/sobel_x/vdma_hdmi_conv_v1/ip_repo/axis_swap_rgb_to_rbg_1.0/hdl/AXIS_Swap_RGB_To_RBG_v1_0_S_AXIS.v c:/users/tunglt/desktop/sobel_x/vdma_hdmi_conv_v1/ip_repo/axis_swap_rgb_to_rbg_1.0/hdl/AXIS_Swap_RGB_To_RBG_v1_0_M_AXIS.v}
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-4300] HDL parameter 'C_S_AXIS_TDATA_WIDTH' has its value changed from '32' to '24'.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_M_AXIS_TDATA_WIDTH' has its value changed from '32' to '24'.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_M_AXIS_START_COUNT' has its value changed from '32' to '24'.
ERROR: [Common 17-39] 'ipx::merge_project_changes' failed due to earlier errors.
set_property widget {comboBox} [ipgui::get_guiparamspec -name "C_M_AXIS_TDATA_WIDTH" -component [ipx::current_core] ]
set_property value_validation_list 24 [ipx::get_user_parameters C_M_AXIS_TDATA_WIDTH -of_objects [ipx::current_core]]
set_property widget {textEdit} [ipgui::get_guiparamspec -name "C_M_AXIS_START_COUNT" -component [ipx::current_core] ]
set_property value_validation_range_minimum 1 [ipx::get_user_parameters C_M_AXIS_START_COUNT -of_objects [ipx::current_core]]
set_property value_validation_range_maximum 24 [ipx::get_user_parameters C_M_AXIS_START_COUNT -of_objects [ipx::current_core]]
set_property widget {comboBox} [ipgui::get_guiparamspec -name "C_S_AXIS_TDATA_WIDTH" -component [ipx::current_core] ]
set_property value_validation_list 24 [ipx::get_user_parameters C_S_AXIS_TDATA_WIDTH -of_objects [ipx::current_core]]
ipx::add_port_map TUSER [ipx::get_bus_interfaces S_AXIS -of_objects [ipx::current_core]]
set_property physical_name s_axis_tuser [ipx::get_port_maps TUSER -of_objects [ipx::get_bus_interfaces S_AXIS -of_objects [ipx::current_core]]]
ipx::add_port_map TUSER [ipx::get_bus_interfaces M_AXIS -of_objects [ipx::current_core]]
set_property physical_name m_axis_tuser [ipx::get_port_maps TUSER -of_objects [ipx::get_bus_interfaces M_AXIS -of_objects [ipx::current_core]]]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
set_property  ip_repo_paths  {c:/users/tunglt/desktop/sobel_x/vdma_hdmi_conv_v1/ip_repo/axis_swap_rgb_to_rbg_1.0 c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/ip_repo c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/users/tunglt/desktop/sobel_x/vdma_hdmi_conv_v1/ip_repo/axis_swap_rgb_to_rbg_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp'.
set_property  ip_repo_paths  {c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/ip_repo c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp'.
ipx::edit_ip_in_project -upgrade true -name AXIS_Swap_RGB_To_RBG_v1_0_project -directory C:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.tmp/AXIS_Swap_RGB_To_RBG_v1_0_project c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/ip_repo/AXIS_Swap_RGB_To_RBG_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/tunglt/desktop/sobel_x/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.tmp/axis_swap_rgb_to_rbg_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/ip_repo'.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_hls_img_Mean_1_0/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_hls_img_Mean_1_0/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_AGC_ip_AGC_1_5/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_AGC_ip_AGC_1_5/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelRD_hls_ip_delete_line_ip_delete_line_1_1/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelRD_hls_ip_delete_line_ip_delete_line_1_1/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_draw_template_1_6/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_draw_template_1_6/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_zoom_zoom_1_8/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_hls_ip_zoom_zoom_1_8/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_hls_param_topbot_param_TopBot_1_5/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_hls_param_topbot_param_TopBot_1_5/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_AGC_1_16/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_AGC_1_16/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_deadpixel_1_2/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_deadpixel_1_2/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem reading Component, Bad end of element xilinx:coreExtensions line 1: c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_NUC2P_1_23/component.xml(1)
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp/viettelrd_zynq_2017_2_hls_ip_NUC2P_1_23/component.xml. This IP will not be included in the IP Catalog.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp'.
update_compile_order -fileset sim_1
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
set_property  ip_repo_paths  {c:/users/tunglt/desktop/sobel_x/vdma_hdmi_conv_v1/ip_repo/axis_swap_rgb_to_rbg_1.0 c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/ip_repo c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/users/tunglt/desktop/sobel_x/vdma_hdmi_conv_v1/ip_repo/axis_swap_rgb_to_rbg_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp'.
set_property  ip_repo_paths  {c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/ip_repo c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/useripp'.
report_ip_status -name ip_status 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:AXIS_Swap_RGB_To_RBG:1.0 hdmi_display/AXIS_Swap_RGB_To_RBG_0
endgroup
delete_bd_objs [get_bd_intf_nets hdmi_display/swap_rgb_to_rbg_0_M_AXIS] [get_bd_intf_nets hdmi_display/axi_vdma_1_M_AXIS_MM2S] [get_bd_cells hdmi_display/swap_rgb_to_rbg_0]
connect_bd_intf_net [get_bd_intf_pins hdmi_display/S_AXIS] [get_bd_intf_pins hdmi_display/AXIS_Swap_RGB_To_RBG_0/S_AXIS]
connect_bd_intf_net [get_bd_intf_pins hdmi_display/AXIS_Swap_RGB_To_RBG_0/M_AXIS] [get_bd_intf_pins hdmi_display/v_rgb2ycrcb_0/video_in]
regenerate_bd_layout -hierarchy [get_bd_cell hdmi_display]
regenerate_bd_layout -hierarchy [get_bd_cell hdmi_display]
save_bd_design
Wrote  : <C:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/design_1.bd> 
connect_bd_net -net [get_bd_nets hdmi_display/processing_system7_0_FCLK_CLK0] [get_bd_pins hdmi_display/s_axi_aclk] [get_bd_pins hdmi_display/AXIS_Swap_RGB_To_RBG_0/m_axis_aclk]
connect_bd_net -net [get_bd_nets hdmi_display/processing_system7_0_FCLK_CLK0] [get_bd_pins hdmi_display/s_axi_aclk] [get_bd_pins hdmi_display/AXIS_Swap_RGB_To_RBG_0/s_axis_aclk]
connect_bd_net -net [get_bd_nets hdmi_display/rst_processing_system7_0_40M_peripheral_aresetn] [get_bd_pins hdmi_display/aresetn] [get_bd_pins hdmi_display/AXIS_Swap_RGB_To_RBG_0/m_axis_aresetn]
connect_bd_net -net [get_bd_nets hdmi_display/rst_processing_system7_0_40M_peripheral_aresetn] [get_bd_pins hdmi_display/aresetn] [get_bd_pins hdmi_display/AXIS_Swap_RGB_To_RBG_0/s_axis_aresetn]
regenerate_bd_layout -hierarchy [get_bd_cell hdmi_display]
regenerate_bd_layout -hierarchy [get_bd_cell hdmi_display]
save_bd_design
Wrote  : <C:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/design_1.bd> 
regenerate_bd_layout
report_ip_status -name ip_status 
save_bd_design
Wrote  : <C:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/design_1.bd> 
regenerate_bd_layout -hierarchy [get_bd_cell hdmi_display]
regenerate_bd_layout -hierarchy [get_bd_cell hdmi_display]
save_bd_design
Wrote  : <C:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/design_1.bd> 
regenerate_bd_layout -hierarchy [get_bd_cell hdmi_display]
regenerate_bd_layout -hierarchy [get_bd_cell hdmi_display]
save_bd_design
Wrote  : <C:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/design_1.bd> 
open_bd_design {C:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/design_1.bd}
regenerate_bd_layout
save_bd_design
Wrote  : <C:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/design_1.bd> 
regenerate_bd_layout -hierarchy [get_bd_cell convolution_unit]
save_bd_design
Wrote  : <C:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/design_1.bd> 
regenerate_bd_layout -hierarchy [get_bd_cell convolution_unit]
save_bd_design
Wrote  : <C:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/design_1.bd> 
regenerate_bd_layout
save_bd_design
Wrote  : <C:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/design_1.bd> 
reset_target all [get_files  C:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/design_1.bd]
validate_bd_design
INFO: [Ipptcl 7-578] No Compatible Board Interface found.Board Tab not created
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /hdmi_display/AXIS_Swap_RGB_To_RBG_0/S_AXIS(4) and /axi_vdma_1/M_AXIS_MM2S(3)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /hdmi_display/v_rgb2ycrcb_0/video_in(3) and /hdmi_display/AXIS_Swap_RGB_To_RBG_0/M_AXIS(4)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/hdmi_display/v_rgb2ycrcb_0/s_axis_video_tuser_sof
/hdmi_display/AXIS_Swap_RGB_To_RBG_0/s_axis_tstrb
/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/s_axis_tstrb

validate_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1194.262 ; gain = 0.000
save_bd_design
Wrote  : <C:/Users/TungLT/Desktop/sobel_x/vdma_hdmi_conv_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/design_1.bd> 
