{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1519986546209 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1519986546225 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 02 11:29:06 2018 " "Processing started: Fri Mar 02 11:29:06 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1519986546225 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1519986546225 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Projekt1 -c Projekt1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Projekt1 -c Projekt1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1519986546225 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1519986546819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projekt1.sv 1 1 " "Found 1 design units, including 1 entities, in source file projekt1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ProjektX " "Found entity 1: ProjektX" {  } { { "Projekt1.sv" "" { Text "j:/Desktop/SWB/ZAJ1/Projekt1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519986546881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519986546881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog1.v 2 2 " "Found 2 design units, including 2 entities, in source file verilog1.v" { { "Info" "ISGN_ENTITY_NAME" "1 DECtoHEX " "Found entity 1: DECtoHEX" {  } { { "Verilog1.v" "" { Text "j:/Desktop/SWB/ZAJ1/Verilog1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519986546897 ""} { "Info" "ISGN_ENTITY_NAME" "2 Projekt1 " "Found entity 2: Projekt1" {  } { { "Verilog1.v" "" { Text "j:/Desktop/SWB/ZAJ1/Verilog1.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519986546897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519986546897 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Verilog1.v(37) " "Verilog HDL Instantiation warning at Verilog1.v(37): instance has no name" {  } { { "Verilog1.v" "" { Text "j:/Desktop/SWB/ZAJ1/Verilog1.v" 37 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1519986546897 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Verilog1.v(38) " "Verilog HDL Instantiation warning at Verilog1.v(38): instance has no name" {  } { { "Verilog1.v" "" { Text "j:/Desktop/SWB/ZAJ1/Verilog1.v" 38 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1519986546897 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Verilog1.v(39) " "Verilog HDL Instantiation warning at Verilog1.v(39): instance has no name" {  } { { "Verilog1.v" "" { Text "j:/Desktop/SWB/ZAJ1/Verilog1.v" 39 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1519986546897 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Verilog1.v(40) " "Verilog HDL Instantiation warning at Verilog1.v(40): instance has no name" {  } { { "Verilog1.v" "" { Text "j:/Desktop/SWB/ZAJ1/Verilog1.v" 40 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1519986546897 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Projekt1 " "Elaborating entity \"Projekt1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1519986546944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECtoHEX DECtoHEX:comb_3 " "Elaborating entity \"DECtoHEX\" for hierarchy \"DECtoHEX:comb_3\"" {  } { { "Verilog1.v" "comb_3" { Text "j:/Desktop/SWB/ZAJ1/Verilog1.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519986546975 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wyj Verilog1.v(8) " "Verilog HDL Always Construct warning at Verilog1.v(8): inferring latch(es) for variable \"wyj\", which holds its previous value in one or more paths through the always construct" {  } { { "Verilog1.v" "" { Text "j:/Desktop/SWB/ZAJ1/Verilog1.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1519986546975 "|Projekt1|DECtoHEX:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wyj\[0\] Verilog1.v(10) " "Inferred latch for \"wyj\[0\]\" at Verilog1.v(10)" {  } { { "Verilog1.v" "" { Text "j:/Desktop/SWB/ZAJ1/Verilog1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519986546975 "|Projekt1|DECtoHEX:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wyj\[1\] Verilog1.v(10) " "Inferred latch for \"wyj\[1\]\" at Verilog1.v(10)" {  } { { "Verilog1.v" "" { Text "j:/Desktop/SWB/ZAJ1/Verilog1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519986546975 "|Projekt1|DECtoHEX:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wyj\[2\] Verilog1.v(10) " "Inferred latch for \"wyj\[2\]\" at Verilog1.v(10)" {  } { { "Verilog1.v" "" { Text "j:/Desktop/SWB/ZAJ1/Verilog1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519986546975 "|Projekt1|DECtoHEX:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wyj\[3\] Verilog1.v(10) " "Inferred latch for \"wyj\[3\]\" at Verilog1.v(10)" {  } { { "Verilog1.v" "" { Text "j:/Desktop/SWB/ZAJ1/Verilog1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519986546975 "|Projekt1|DECtoHEX:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wyj\[4\] Verilog1.v(10) " "Inferred latch for \"wyj\[4\]\" at Verilog1.v(10)" {  } { { "Verilog1.v" "" { Text "j:/Desktop/SWB/ZAJ1/Verilog1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519986546975 "|Projekt1|DECtoHEX:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wyj\[5\] Verilog1.v(10) " "Inferred latch for \"wyj\[5\]\" at Verilog1.v(10)" {  } { { "Verilog1.v" "" { Text "j:/Desktop/SWB/ZAJ1/Verilog1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519986546975 "|Projekt1|DECtoHEX:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wyj\[6\] Verilog1.v(10) " "Inferred latch for \"wyj\[6\]\" at Verilog1.v(10)" {  } { { "Verilog1.v" "" { Text "j:/Desktop/SWB/ZAJ1/Verilog1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519986546975 "|Projekt1|DECtoHEX:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wyj\[7\] Verilog1.v(10) " "Inferred latch for \"wyj\[7\]\" at Verilog1.v(10)" {  } { { "Verilog1.v" "" { Text "j:/Desktop/SWB/ZAJ1/Verilog1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519986546975 "|Projekt1|DECtoHEX:comb_3"}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "DECtoHEX:comb_5\|wyj\[6\] " "LATCH primitive \"DECtoHEX:comb_5\|wyj\[6\]\" is permanently disabled" {  } { { "Verilog1.v" "" { Text "j:/Desktop/SWB/ZAJ1/Verilog1.v" 10 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1519986547100 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "DECtoHEX:comb_3\|wyj\[6\] " "LATCH primitive \"DECtoHEX:comb_3\|wyj\[6\]\" is permanently disabled" {  } { { "Verilog1.v" "" { Text "j:/Desktop/SWB/ZAJ1/Verilog1.v" 10 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1519986547100 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "DECtoHEX:comb_6\|wyj\[0\] " "LATCH primitive \"DECtoHEX:comb_6\|wyj\[0\]\" is permanently disabled" {  } { { "Verilog1.v" "" { Text "j:/Desktop/SWB/ZAJ1/Verilog1.v" 10 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1519986547100 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "DECtoHEX:comb_6\|wyj\[3\] " "LATCH primitive \"DECtoHEX:comb_6\|wyj\[3\]\" is permanently disabled" {  } { { "Verilog1.v" "" { Text "j:/Desktop/SWB/ZAJ1/Verilog1.v" 10 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1519986547100 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "DECtoHEX:comb_6\|wyj\[4\] " "LATCH primitive \"DECtoHEX:comb_6\|wyj\[4\]\" is permanently disabled" {  } { { "Verilog1.v" "" { Text "j:/Desktop/SWB/ZAJ1/Verilog1.v" 10 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1519986547100 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "DECtoHEX:comb_5\|wyj\[3\] " "LATCH primitive \"DECtoHEX:comb_5\|wyj\[3\]\" is permanently disabled" {  } { { "Verilog1.v" "" { Text "j:/Desktop/SWB/ZAJ1/Verilog1.v" 10 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1519986547100 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "DECtoHEX:comb_5\|wyj\[4\] " "LATCH primitive \"DECtoHEX:comb_5\|wyj\[4\]\" is permanently disabled" {  } { { "Verilog1.v" "" { Text "j:/Desktop/SWB/ZAJ1/Verilog1.v" 10 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1519986547100 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "DECtoHEX:comb_5\|wyj\[5\] " "LATCH primitive \"DECtoHEX:comb_5\|wyj\[5\]\" is permanently disabled" {  } { { "Verilog1.v" "" { Text "j:/Desktop/SWB/ZAJ1/Verilog1.v" 10 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1519986547100 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "DECtoHEX:comb_3\|wyj\[3\] " "LATCH primitive \"DECtoHEX:comb_3\|wyj\[3\]\" is permanently disabled" {  } { { "Verilog1.v" "" { Text "j:/Desktop/SWB/ZAJ1/Verilog1.v" 10 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1519986547100 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "DECtoHEX:comb_3\|wyj\[4\] " "LATCH primitive \"DECtoHEX:comb_3\|wyj\[4\]\" is permanently disabled" {  } { { "Verilog1.v" "" { Text "j:/Desktop/SWB/ZAJ1/Verilog1.v" 10 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1519986547100 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "DECtoHEX:comb_3\|wyj\[5\] " "LATCH primitive \"DECtoHEX:comb_3\|wyj\[5\]\" is permanently disabled" {  } { { "Verilog1.v" "" { Text "j:/Desktop/SWB/ZAJ1/Verilog1.v" 10 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1519986547100 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "DECtoHEX:comb_5\|wyj\[0\] " "LATCH primitive \"DECtoHEX:comb_5\|wyj\[0\]\" is permanently disabled" {  } { { "Verilog1.v" "" { Text "j:/Desktop/SWB/ZAJ1/Verilog1.v" 10 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1519986547100 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "DECtoHEX:comb_3\|wyj\[0\] " "LATCH primitive \"DECtoHEX:comb_3\|wyj\[0\]\" is permanently disabled" {  } { { "Verilog1.v" "" { Text "j:/Desktop/SWB/ZAJ1/Verilog1.v" 10 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1519986547100 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1519986547366 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "Verilog1.v" "" { Text "j:/Desktop/SWB/ZAJ1/Verilog1.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1519986547397 "|Projekt1|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "Verilog1.v" "" { Text "j:/Desktop/SWB/ZAJ1/Verilog1.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1519986547397 "|Projekt1|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "Verilog1.v" "" { Text "j:/Desktop/SWB/ZAJ1/Verilog1.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1519986547397 "|Projekt1|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] VCC " "Pin \"HEX0\[3\]\" is stuck at VCC" {  } { { "Verilog1.v" "" { Text "j:/Desktop/SWB/ZAJ1/Verilog1.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1519986547397 "|Projekt1|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] VCC " "Pin \"HEX0\[4\]\" is stuck at VCC" {  } { { "Verilog1.v" "" { Text "j:/Desktop/SWB/ZAJ1/Verilog1.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1519986547397 "|Projekt1|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "Verilog1.v" "" { Text "j:/Desktop/SWB/ZAJ1/Verilog1.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1519986547397 "|Projekt1|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "Verilog1.v" "" { Text "j:/Desktop/SWB/ZAJ1/Verilog1.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1519986547397 "|Projekt1|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "Verilog1.v" "" { Text "j:/Desktop/SWB/ZAJ1/Verilog1.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1519986547397 "|Projekt1|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "Verilog1.v" "" { Text "j:/Desktop/SWB/ZAJ1/Verilog1.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1519986547397 "|Projekt1|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "Verilog1.v" "" { Text "j:/Desktop/SWB/ZAJ1/Verilog1.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1519986547397 "|Projekt1|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "Verilog1.v" "" { Text "j:/Desktop/SWB/ZAJ1/Verilog1.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1519986547397 "|Projekt1|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Pin \"HEX1\[4\]\" is stuck at VCC" {  } { { "Verilog1.v" "" { Text "j:/Desktop/SWB/ZAJ1/Verilog1.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1519986547397 "|Projekt1|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "Verilog1.v" "" { Text "j:/Desktop/SWB/ZAJ1/Verilog1.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1519986547397 "|Projekt1|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "Verilog1.v" "" { Text "j:/Desktop/SWB/ZAJ1/Verilog1.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1519986547397 "|Projekt1|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "Verilog1.v" "" { Text "j:/Desktop/SWB/ZAJ1/Verilog1.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1519986547397 "|Projekt1|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "Verilog1.v" "" { Text "j:/Desktop/SWB/ZAJ1/Verilog1.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1519986547397 "|Projekt1|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "Verilog1.v" "" { Text "j:/Desktop/SWB/ZAJ1/Verilog1.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1519986547397 "|Projekt1|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "Verilog1.v" "" { Text "j:/Desktop/SWB/ZAJ1/Verilog1.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1519986547397 "|Projekt1|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "Verilog1.v" "" { Text "j:/Desktop/SWB/ZAJ1/Verilog1.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1519986547397 "|Projekt1|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "Verilog1.v" "" { Text "j:/Desktop/SWB/ZAJ1/Verilog1.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1519986547397 "|Projekt1|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "Verilog1.v" "" { Text "j:/Desktop/SWB/ZAJ1/Verilog1.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1519986547397 "|Projekt1|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "Verilog1.v" "" { Text "j:/Desktop/SWB/ZAJ1/Verilog1.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1519986547397 "|Projekt1|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "Verilog1.v" "" { Text "j:/Desktop/SWB/ZAJ1/Verilog1.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1519986547397 "|Projekt1|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "Verilog1.v" "" { Text "j:/Desktop/SWB/ZAJ1/Verilog1.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1519986547397 "|Projekt1|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "Verilog1.v" "" { Text "j:/Desktop/SWB/ZAJ1/Verilog1.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1519986547397 "|Projekt1|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "Verilog1.v" "" { Text "j:/Desktop/SWB/ZAJ1/Verilog1.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1519986547397 "|Projekt1|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "Verilog1.v" "" { Text "j:/Desktop/SWB/ZAJ1/Verilog1.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1519986547397 "|Projekt1|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "Verilog1.v" "" { Text "j:/Desktop/SWB/ZAJ1/Verilog1.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1519986547397 "|Projekt1|HEX3[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1519986547397 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1519986547756 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1519986547756 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "28 " "Implemented 28 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "0 " "Implemented 0 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1519986547881 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1519986547881 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1519986547881 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 49 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "398 " "Peak virtual memory: 398 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1519986547928 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 02 11:29:07 2018 " "Processing ended: Fri Mar 02 11:29:07 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1519986547928 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1519986547928 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1519986547928 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1519986547928 ""}
