// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "05/30/2019 17:03:47"

// 
// Device: Altera 5CSEBA6U23I7DK Package UFBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module hdmi_init (
	select,
	reset_toggle,
	clk_ref,
	hdmi_tx_int,
	state_out,
	clk_100hz_out,
	ready_out,
	reset_out,
	i2c_states,
	ack_out,
	i2c_sda,
	i2c_scl);
input 	select;
input 	reset_toggle;
input 	clk_ref;
input 	hdmi_tx_int;
output 	[3:0] state_out;
output 	clk_100hz_out;
output 	ready_out;
output 	reset_out;
output 	[7:0] i2c_states;
output 	ack_out;
output 	i2c_sda;
output 	i2c_scl;

// Design Ports Information
// state_out[0]	=>  Location: PIN_U14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// state_out[1]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// state_out[2]	=>  Location: PIN_AH13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// state_out[3]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk_100hz_out	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ready_out	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset_out	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i2c_states[0]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i2c_states[1]	=>  Location: PIN_AG13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i2c_states[2]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i2c_states[3]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i2c_states[4]	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i2c_states[5]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i2c_states[6]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i2c_states[7]	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ack_out	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i2c_scl	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i2c_sda	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk_ref	=>  Location: PIN_V11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// select	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset_toggle	=>  Location: PIN_AH16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hdmi_tx_int	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk_ref~input_o ;
wire \select~input_o ;
wire \reset_toggle~input_o ;
wire \sr_latch_n|always0~0_combout ;
wire \sr_latch_n|comb~0_combout ;
wire \sr_latch_n|output_Q~combout ;
wire \i2c|clk_divider|i2c_clk~1_combout ;
wire \clk_ref~inputCLKENA0_outclk ;
wire \clk_divider|count[2]~DUPLICATE_q ;
wire \clk_divider|Add0~13_sumout ;
wire \clk_divider|count[0]~DUPLICATE_q ;
wire \clk_divider|Add0~14 ;
wire \clk_divider|Add0~1_sumout ;
wire \clk_divider|Add0~2 ;
wire \clk_divider|Add0~9_sumout ;
wire \clk_divider|count[8]~DUPLICATE_q ;
wire \clk_divider|Add0~10 ;
wire \clk_divider|Add0~5_sumout ;
wire \clk_divider|count[3]~DUPLICATE_q ;
wire \clk_divider|Add0~6 ;
wire \clk_divider|Add0~49_sumout ;
wire \clk_divider|Add0~50 ;
wire \clk_divider|Add0~29_sumout ;
wire \clk_divider|Add0~30 ;
wire \clk_divider|Add0~25_sumout ;
wire \clk_divider|Add0~26 ;
wire \clk_divider|Add0~17_sumout ;
wire \clk_divider|count[7]~DUPLICATE_q ;
wire \clk_divider|Add0~18 ;
wire \clk_divider|Add0~21_sumout ;
wire \clk_divider|count[6]~DUPLICATE_q ;
wire \clk_divider|Equal0~0_combout ;
wire \clk_divider|Add0~22 ;
wire \clk_divider|Add0~33_sumout ;
wire \clk_divider|count[10]~DUPLICATE_q ;
wire \clk_divider|Add0~34 ;
wire \clk_divider|Add0~37_sumout ;
wire \clk_divider|count[12]~DUPLICATE_q ;
wire \clk_divider|Add0~38 ;
wire \clk_divider|Add0~41_sumout ;
wire \clk_divider|count[11]~DUPLICATE_q ;
wire \clk_divider|Add0~42 ;
wire \clk_divider|Add0~45_sumout ;
wire \clk_divider|Equal0~1_combout ;
wire \i2c|clk_divider|i2c_clk~0_combout ;
wire \i2c|clk_divider|i2c_clk~q ;
wire \clk_divider|i2c_clk~0_combout ;
wire \clk_divider|i2c_clk~q ;
wire \i2c|master|state[2]~DUPLICATE_q ;
wire \i2c|master|state[3]~2_combout ;
wire \i2c|master|finish~0_combout ;
wire \i2c|master|finish~q ;
wire \i2c_sda~input_o ;
wire \i2c|master|ack~4_combout ;
wire \i2c|master|ack~3_combout ;
wire \i2c|master|ack~0_combout ;
wire \i2c|master|Add0~29_sumout ;
wire \i2c|master|count[6]~1_combout ;
wire \i2c|master|command_index[1]~0_combout ;
wire \i2c|master|command_index[1]~1_combout ;
wire \i2c|master|command_index[0]~2_combout ;
wire \i2c|master|Selector7~3_combout ;
wire \i2c|master|count[6]~2_combout ;
wire \i2c|master|Add0~30 ;
wire \i2c|master|Add0~26 ;
wire \i2c|master|Add0~21_sumout ;
wire \i2c|master|count[2]~DUPLICATE_q ;
wire \i2c|master|Add0~22 ;
wire \i2c|master|Add0~17_sumout ;
wire \i2c|master|Add0~18 ;
wire \i2c|master|Add0~13_sumout ;
wire \i2c|master|Add0~14 ;
wire \i2c|master|Add0~9_sumout ;
wire \i2c|master|Add0~10 ;
wire \i2c|master|Add0~1_sumout ;
wire \i2c|master|count[7]~DUPLICATE_q ;
wire \i2c|master|Add0~2 ;
wire \i2c|master|Add0~5_sumout ;
wire \i2c|master|count[4]~DUPLICATE_q ;
wire \i2c|master|Equal0~0_combout ;
wire \i2c|master|ack~2_combout ;
wire \i2c|master|ack~1_combout ;
wire \i2c|master|ack~q ;
wire \Selector1~0_combout ;
wire \hdmi_tx_int~input_o ;
wire \count[0]~2_combout ;
wire \count[1]~4_combout ;
wire \count[2]~3_combout ;
wire \Add0~0_combout ;
wire \count[3]~1_combout ;
wire \count[4]~0_combout ;
wire \LessThan0~0_combout ;
wire \state.0000~q ;
wire \Selector2~0_combout ;
wire \state.STATE_BEGIN~q ;
wire \state~10_combout ;
wire \state.0010~q ;
wire \Selector0~0_combout ;
wire \start~q ;
wire \i2c|master|state[1]~1_combout ;
wire \i2c|master|state[0]~0_combout ;
wire \i2c|master|count[6]~0_combout ;
wire \i2c|master|count[1]~DUPLICATE_q ;
wire \i2c|master|Add0~25_sumout ;
wire \i2c|master|Equal0~1_combout ;
wire \i2c|master|Selector7~0_combout ;
wire \i2c|master|Selector7~1_combout ;
wire \i2c|master|Selector7~2_combout ;
wire \i2c|master|current_data[8]~0_combout ;
wire \i2c|master|command_index[0]~DUPLICATE_q ;
wire \i2c|master|current_data[8]~1_combout ;
wire \WideOr8~0_combout ;
wire \i2c_data[7]~0_combout ;
wire \WideOr9~0_combout ;
wire \WideOr1~0_combout ;
wire \WideOr12~0_combout ;
wire \WideOr13~0_combout ;
wire \WideOr15~0_combout ;
wire \i2c|master|current_data[0]~DUPLICATE_q ;
wire \i2c|master|current_data[0]~4_combout ;
wire \i2c|master|current_data[0]~5_combout ;
wire \WideOr7~0_combout ;
wire \i2c|master|Selector35~0_combout ;
wire \i2c|master|current_data[8]~2_combout ;
wire \i2c|master|current_data[8]~3_combout ;
wire \WideOr6~0_combout ;
wire \WideOr14~0_combout ;
wire \i2c|master|Selector34~0_combout ;
wire \WideOr5~0_combout ;
wire \i2c|master|Selector33~0_combout ;
wire \WideOr4~0_combout ;
wire \i2c|master|Selector32~0_combout ;
wire \WideOr11~0_combout ;
wire \WideOr3~0_combout ;
wire \i2c|master|Selector31~0_combout ;
wire \WideOr2~0_combout ;
wire \WideOr10~0_combout ;
wire \i2c|master|Selector30~0_combout ;
wire \i2c|master|Selector29~0_combout ;
wire \WideOr0~0_combout ;
wire \i2c|master|Selector28~0_combout ;
wire \i2c|master|Selector10~0_combout ;
wire \i2c|master|i2c_sda~q ;
wire \i2c|master|i2c_scl~0_combout ;
wire \i2c|master|i2c_scl~q ;
wire [8:0] \i2c|master|current_data ;
wire [7:0] \i2c|master|command_index ;
wire [5:0] count;
wire [7:0] \i2c|master|state ;
wire [15:0] i2c_data;
wire [7:0] \i2c|master|count ;
wire [12:0] \clk_divider|count ;


// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \state_out[0]~output (
	.i(\state.STATE_BEGIN~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(state_out[0]),
	.obar());
// synopsys translate_off
defparam \state_out[0]~output .bus_hold = "false";
defparam \state_out[0]~output .open_drain_output = "false";
defparam \state_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \state_out[1]~output (
	.i(\state.0010~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(state_out[1]),
	.obar());
// synopsys translate_off
defparam \state_out[1]~output .bus_hold = "false";
defparam \state_out[1]~output .open_drain_output = "false";
defparam \state_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \state_out[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(state_out[2]),
	.obar());
// synopsys translate_off
defparam \state_out[2]~output .bus_hold = "false";
defparam \state_out[2]~output .open_drain_output = "false";
defparam \state_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N36
cyclonev_io_obuf \state_out[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(state_out[3]),
	.obar());
// synopsys translate_off
defparam \state_out[3]~output .bus_hold = "false";
defparam \state_out[3]~output .open_drain_output = "false";
defparam \state_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \clk_100hz_out~output (
	.i(\clk_divider|i2c_clk~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(clk_100hz_out),
	.obar());
// synopsys translate_off
defparam \clk_100hz_out~output .bus_hold = "false";
defparam \clk_100hz_out~output .open_drain_output = "false";
defparam \clk_100hz_out~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \ready_out~output (
	.i(\i2c|master|finish~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ready_out),
	.obar());
// synopsys translate_off
defparam \ready_out~output .bus_hold = "false";
defparam \ready_out~output .open_drain_output = "false";
defparam \ready_out~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \reset_out~output (
	.i(\sr_latch_n|output_Q~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reset_out),
	.obar());
// synopsys translate_off
defparam \reset_out~output .bus_hold = "false";
defparam \reset_out~output .open_drain_output = "false";
defparam \reset_out~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \i2c_states[0]~output (
	.i(\i2c|master|state [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(i2c_states[0]),
	.obar());
// synopsys translate_off
defparam \i2c_states[0]~output .bus_hold = "false";
defparam \i2c_states[0]~output .open_drain_output = "false";
defparam \i2c_states[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \i2c_states[1]~output (
	.i(\i2c|master|state [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(i2c_states[1]),
	.obar());
// synopsys translate_off
defparam \i2c_states[1]~output .bus_hold = "false";
defparam \i2c_states[1]~output .open_drain_output = "false";
defparam \i2c_states[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \i2c_states[2]~output (
	.i(\i2c|master|state [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(i2c_states[2]),
	.obar());
// synopsys translate_off
defparam \i2c_states[2]~output .bus_hold = "false";
defparam \i2c_states[2]~output .open_drain_output = "false";
defparam \i2c_states[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \i2c_states[3]~output (
	.i(\i2c|master|state [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(i2c_states[3]),
	.obar());
// synopsys translate_off
defparam \i2c_states[3]~output .bus_hold = "false";
defparam \i2c_states[3]~output .open_drain_output = "false";
defparam \i2c_states[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \i2c_states[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(i2c_states[4]),
	.obar());
// synopsys translate_off
defparam \i2c_states[4]~output .bus_hold = "false";
defparam \i2c_states[4]~output .open_drain_output = "false";
defparam \i2c_states[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N42
cyclonev_io_obuf \i2c_states[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(i2c_states[5]),
	.obar());
// synopsys translate_off
defparam \i2c_states[5]~output .bus_hold = "false";
defparam \i2c_states[5]~output .open_drain_output = "false";
defparam \i2c_states[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N53
cyclonev_io_obuf \i2c_states[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(i2c_states[6]),
	.obar());
// synopsys translate_off
defparam \i2c_states[6]~output .bus_hold = "false";
defparam \i2c_states[6]~output .open_drain_output = "false";
defparam \i2c_states[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N2
cyclonev_io_obuf \i2c_states[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(i2c_states[7]),
	.obar());
// synopsys translate_off
defparam \i2c_states[7]~output .bus_hold = "false";
defparam \i2c_states[7]~output .open_drain_output = "false";
defparam \i2c_states[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \ack_out~output (
	.i(\i2c|master|ack~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ack_out),
	.obar());
// synopsys translate_off
defparam \ack_out~output .bus_hold = "false";
defparam \ack_out~output .open_drain_output = "false";
defparam \ack_out~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N2
cyclonev_io_obuf \i2c_scl~output (
	.i(\i2c|master|i2c_scl~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(i2c_scl),
	.obar());
// synopsys translate_off
defparam \i2c_scl~output .bus_hold = "false";
defparam \i2c_scl~output .open_drain_output = "false";
defparam \i2c_scl~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N36
cyclonev_io_obuf \i2c_sda~output (
	.i(\i2c|master|i2c_sda~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(i2c_sda),
	.obar());
// synopsys translate_off
defparam \i2c_sda~output .bus_hold = "false";
defparam \i2c_sda~output .open_drain_output = "true";
defparam \i2c_sda~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clk_ref~input (
	.i(clk_ref),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk_ref~input_o ));
// synopsys translate_off
defparam \clk_ref~input .bus_hold = "false";
defparam \clk_ref~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N35
cyclonev_io_ibuf \select~input (
	.i(select),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\select~input_o ));
// synopsys translate_off
defparam \select~input .bus_hold = "false";
defparam \select~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N52
cyclonev_io_ibuf \reset_toggle~input (
	.i(reset_toggle),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset_toggle~input_o ));
// synopsys translate_off
defparam \reset_toggle~input .bus_hold = "false";
defparam \reset_toggle~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X60_Y2_N12
cyclonev_lcell_comb \sr_latch_n|always0~0 (
// Equation(s):
// \sr_latch_n|always0~0_combout  = ( !\reset_toggle~input_o  & ( \select~input_o  ) )

	.dataa(gnd),
	.datab(!\select~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reset_toggle~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sr_latch_n|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sr_latch_n|always0~0 .extended_lut = "off";
defparam \sr_latch_n|always0~0 .lut_mask = 64'h3333333300000000;
defparam \sr_latch_n|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y2_N33
cyclonev_lcell_comb \sr_latch_n|comb~0 (
// Equation(s):
// \sr_latch_n|comb~0_combout  = ( \reset_toggle~input_o  & ( \select~input_o  ) ) # ( !\reset_toggle~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\select~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reset_toggle~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sr_latch_n|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sr_latch_n|comb~0 .extended_lut = "off";
defparam \sr_latch_n|comb~0 .lut_mask = 64'hFFFFFFFF0F0F0F0F;
defparam \sr_latch_n|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y2_N24
cyclonev_lcell_comb \sr_latch_n|output_Q (
// Equation(s):
// \sr_latch_n|output_Q~combout  = ( \sr_latch_n|output_Q~combout  & ( !\sr_latch_n|always0~0_combout  ) ) # ( !\sr_latch_n|output_Q~combout  & ( (!\sr_latch_n|always0~0_combout  & !\sr_latch_n|comb~0_combout ) ) )

	.dataa(gnd),
	.datab(!\sr_latch_n|always0~0_combout ),
	.datac(!\sr_latch_n|comb~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sr_latch_n|output_Q~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sr_latch_n|output_Q~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sr_latch_n|output_Q .extended_lut = "off";
defparam \sr_latch_n|output_Q .lut_mask = 64'hC0C0C0C0CCCCCCCC;
defparam \sr_latch_n|output_Q .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y2_N57
cyclonev_lcell_comb \i2c|clk_divider|i2c_clk~1 (
// Equation(s):
// \i2c|clk_divider|i2c_clk~1_combout  = ( !\i2c|clk_divider|i2c_clk~q  & ( !\sr_latch_n|output_Q~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sr_latch_n|output_Q~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i2c|clk_divider|i2c_clk~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|clk_divider|i2c_clk~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|clk_divider|i2c_clk~1 .extended_lut = "off";
defparam \i2c|clk_divider|i2c_clk~1 .lut_mask = 64'hF0F0F0F000000000;
defparam \i2c|clk_divider|i2c_clk~1 .shared_arith = "off";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \clk_ref~inputCLKENA0 (
	.inclk(\clk_ref~input_o ),
	.ena(vcc),
	.outclk(\clk_ref~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk_ref~inputCLKENA0 .clock_type = "global clock";
defparam \clk_ref~inputCLKENA0 .disable_mode = "low";
defparam \clk_ref~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk_ref~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk_ref~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: FF_X51_Y2_N7
dffeas \clk_divider|count[2]~DUPLICATE (
	.clk(\clk_ref~inputCLKENA0_outclk ),
	.d(\clk_divider|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i2c|clk_divider|i2c_clk~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divider|count[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divider|count[2]~DUPLICATE .is_wysiwyg = "true";
defparam \clk_divider|count[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y2_N0
cyclonev_lcell_comb \clk_divider|Add0~13 (
// Equation(s):
// \clk_divider|Add0~13_sumout  = SUM(( \clk_divider|count[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \clk_divider|Add0~14  = CARRY(( \clk_divider|count[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clk_divider|count[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divider|Add0~13_sumout ),
	.cout(\clk_divider|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \clk_divider|Add0~13 .extended_lut = "off";
defparam \clk_divider|Add0~13 .lut_mask = 64'h0000000000000F0F;
defparam \clk_divider|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y2_N2
dffeas \clk_divider|count[0]~DUPLICATE (
	.clk(\clk_ref~inputCLKENA0_outclk ),
	.d(\clk_divider|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i2c|clk_divider|i2c_clk~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divider|count[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divider|count[0]~DUPLICATE .is_wysiwyg = "true";
defparam \clk_divider|count[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y2_N3
cyclonev_lcell_comb \clk_divider|Add0~1 (
// Equation(s):
// \clk_divider|Add0~1_sumout  = SUM(( \clk_divider|count [1] ) + ( GND ) + ( \clk_divider|Add0~14  ))
// \clk_divider|Add0~2  = CARRY(( \clk_divider|count [1] ) + ( GND ) + ( \clk_divider|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clk_divider|count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divider|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divider|Add0~1_sumout ),
	.cout(\clk_divider|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \clk_divider|Add0~1 .extended_lut = "off";
defparam \clk_divider|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \clk_divider|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y2_N5
dffeas \clk_divider|count[1] (
	.clk(\clk_ref~inputCLKENA0_outclk ),
	.d(\clk_divider|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i2c|clk_divider|i2c_clk~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divider|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divider|count[1] .is_wysiwyg = "true";
defparam \clk_divider|count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y2_N6
cyclonev_lcell_comb \clk_divider|Add0~9 (
// Equation(s):
// \clk_divider|Add0~9_sumout  = SUM(( \clk_divider|count[2]~DUPLICATE_q  ) + ( GND ) + ( \clk_divider|Add0~2  ))
// \clk_divider|Add0~10  = CARRY(( \clk_divider|count[2]~DUPLICATE_q  ) + ( GND ) + ( \clk_divider|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clk_divider|count[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divider|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divider|Add0~9_sumout ),
	.cout(\clk_divider|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \clk_divider|Add0~9 .extended_lut = "off";
defparam \clk_divider|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \clk_divider|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y2_N8
dffeas \clk_divider|count[2] (
	.clk(\clk_ref~inputCLKENA0_outclk ),
	.d(\clk_divider|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i2c|clk_divider|i2c_clk~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divider|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divider|count[2] .is_wysiwyg = "true";
defparam \clk_divider|count[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y2_N25
dffeas \clk_divider|count[8]~DUPLICATE (
	.clk(\clk_ref~inputCLKENA0_outclk ),
	.d(\clk_divider|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i2c|clk_divider|i2c_clk~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divider|count[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divider|count[8]~DUPLICATE .is_wysiwyg = "true";
defparam \clk_divider|count[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y2_N9
cyclonev_lcell_comb \clk_divider|Add0~5 (
// Equation(s):
// \clk_divider|Add0~5_sumout  = SUM(( \clk_divider|count[3]~DUPLICATE_q  ) + ( GND ) + ( \clk_divider|Add0~10  ))
// \clk_divider|Add0~6  = CARRY(( \clk_divider|count[3]~DUPLICATE_q  ) + ( GND ) + ( \clk_divider|Add0~10  ))

	.dataa(gnd),
	.datab(!\clk_divider|count[3]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divider|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divider|Add0~5_sumout ),
	.cout(\clk_divider|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \clk_divider|Add0~5 .extended_lut = "off";
defparam \clk_divider|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \clk_divider|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y2_N11
dffeas \clk_divider|count[3]~DUPLICATE (
	.clk(\clk_ref~inputCLKENA0_outclk ),
	.d(\clk_divider|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i2c|clk_divider|i2c_clk~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divider|count[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divider|count[3]~DUPLICATE .is_wysiwyg = "true";
defparam \clk_divider|count[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y2_N12
cyclonev_lcell_comb \clk_divider|Add0~49 (
// Equation(s):
// \clk_divider|Add0~49_sumout  = SUM(( \clk_divider|count [4] ) + ( GND ) + ( \clk_divider|Add0~6  ))
// \clk_divider|Add0~50  = CARRY(( \clk_divider|count [4] ) + ( GND ) + ( \clk_divider|Add0~6  ))

	.dataa(gnd),
	.datab(!\clk_divider|count [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divider|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divider|Add0~49_sumout ),
	.cout(\clk_divider|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \clk_divider|Add0~49 .extended_lut = "off";
defparam \clk_divider|Add0~49 .lut_mask = 64'h0000FFFF00003333;
defparam \clk_divider|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y2_N14
dffeas \clk_divider|count[4] (
	.clk(\clk_ref~inputCLKENA0_outclk ),
	.d(\clk_divider|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i2c|clk_divider|i2c_clk~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divider|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divider|count[4] .is_wysiwyg = "true";
defparam \clk_divider|count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y2_N15
cyclonev_lcell_comb \clk_divider|Add0~29 (
// Equation(s):
// \clk_divider|Add0~29_sumout  = SUM(( \clk_divider|count [5] ) + ( GND ) + ( \clk_divider|Add0~50  ))
// \clk_divider|Add0~30  = CARRY(( \clk_divider|count [5] ) + ( GND ) + ( \clk_divider|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clk_divider|count [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divider|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divider|Add0~29_sumout ),
	.cout(\clk_divider|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \clk_divider|Add0~29 .extended_lut = "off";
defparam \clk_divider|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clk_divider|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y2_N17
dffeas \clk_divider|count[5] (
	.clk(\clk_ref~inputCLKENA0_outclk ),
	.d(\clk_divider|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i2c|clk_divider|i2c_clk~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divider|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divider|count[5] .is_wysiwyg = "true";
defparam \clk_divider|count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y2_N18
cyclonev_lcell_comb \clk_divider|Add0~25 (
// Equation(s):
// \clk_divider|Add0~25_sumout  = SUM(( \clk_divider|count [6] ) + ( GND ) + ( \clk_divider|Add0~30  ))
// \clk_divider|Add0~26  = CARRY(( \clk_divider|count [6] ) + ( GND ) + ( \clk_divider|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clk_divider|count [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divider|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divider|Add0~25_sumout ),
	.cout(\clk_divider|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \clk_divider|Add0~25 .extended_lut = "off";
defparam \clk_divider|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clk_divider|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y2_N20
dffeas \clk_divider|count[6] (
	.clk(\clk_ref~inputCLKENA0_outclk ),
	.d(\clk_divider|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i2c|clk_divider|i2c_clk~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divider|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divider|count[6] .is_wysiwyg = "true";
defparam \clk_divider|count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y2_N21
cyclonev_lcell_comb \clk_divider|Add0~17 (
// Equation(s):
// \clk_divider|Add0~17_sumout  = SUM(( \clk_divider|count[7]~DUPLICATE_q  ) + ( GND ) + ( \clk_divider|Add0~26  ))
// \clk_divider|Add0~18  = CARRY(( \clk_divider|count[7]~DUPLICATE_q  ) + ( GND ) + ( \clk_divider|Add0~26  ))

	.dataa(!\clk_divider|count[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divider|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divider|Add0~17_sumout ),
	.cout(\clk_divider|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \clk_divider|Add0~17 .extended_lut = "off";
defparam \clk_divider|Add0~17 .lut_mask = 64'h0000FFFF00005555;
defparam \clk_divider|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y2_N23
dffeas \clk_divider|count[7]~DUPLICATE (
	.clk(\clk_ref~inputCLKENA0_outclk ),
	.d(\clk_divider|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i2c|clk_divider|i2c_clk~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divider|count[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divider|count[7]~DUPLICATE .is_wysiwyg = "true";
defparam \clk_divider|count[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y2_N24
cyclonev_lcell_comb \clk_divider|Add0~21 (
// Equation(s):
// \clk_divider|Add0~21_sumout  = SUM(( \clk_divider|count[8]~DUPLICATE_q  ) + ( GND ) + ( \clk_divider|Add0~18  ))
// \clk_divider|Add0~22  = CARRY(( \clk_divider|count[8]~DUPLICATE_q  ) + ( GND ) + ( \clk_divider|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clk_divider|count[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divider|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divider|Add0~21_sumout ),
	.cout(\clk_divider|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \clk_divider|Add0~21 .extended_lut = "off";
defparam \clk_divider|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clk_divider|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y2_N26
dffeas \clk_divider|count[8] (
	.clk(\clk_ref~inputCLKENA0_outclk ),
	.d(\clk_divider|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i2c|clk_divider|i2c_clk~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divider|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divider|count[8] .is_wysiwyg = "true";
defparam \clk_divider|count[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y2_N22
dffeas \clk_divider|count[7] (
	.clk(\clk_ref~inputCLKENA0_outclk ),
	.d(\clk_divider|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i2c|clk_divider|i2c_clk~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divider|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divider|count[7] .is_wysiwyg = "true";
defparam \clk_divider|count[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y2_N1
dffeas \clk_divider|count[0] (
	.clk(\clk_ref~inputCLKENA0_outclk ),
	.d(\clk_divider|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i2c|clk_divider|i2c_clk~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divider|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divider|count[0] .is_wysiwyg = "true";
defparam \clk_divider|count[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y2_N19
dffeas \clk_divider|count[6]~DUPLICATE (
	.clk(\clk_ref~inputCLKENA0_outclk ),
	.d(\clk_divider|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i2c|clk_divider|i2c_clk~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divider|count[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divider|count[6]~DUPLICATE .is_wysiwyg = "true";
defparam \clk_divider|count[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y2_N48
cyclonev_lcell_comb \clk_divider|Equal0~0 (
// Equation(s):
// \clk_divider|Equal0~0_combout  = ( \clk_divider|count[6]~DUPLICATE_q  & ( (\clk_divider|count [8] & (\clk_divider|count [7] & (\clk_divider|count [0] & \clk_divider|count [5]))) ) )

	.dataa(!\clk_divider|count [8]),
	.datab(!\clk_divider|count [7]),
	.datac(!\clk_divider|count [0]),
	.datad(!\clk_divider|count [5]),
	.datae(gnd),
	.dataf(!\clk_divider|count[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_divider|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_divider|Equal0~0 .extended_lut = "off";
defparam \clk_divider|Equal0~0 .lut_mask = 64'h0000000000010001;
defparam \clk_divider|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y2_N27
cyclonev_lcell_comb \clk_divider|Add0~33 (
// Equation(s):
// \clk_divider|Add0~33_sumout  = SUM(( \clk_divider|count [9] ) + ( GND ) + ( \clk_divider|Add0~22  ))
// \clk_divider|Add0~34  = CARRY(( \clk_divider|count [9] ) + ( GND ) + ( \clk_divider|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clk_divider|count [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divider|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divider|Add0~33_sumout ),
	.cout(\clk_divider|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \clk_divider|Add0~33 .extended_lut = "off";
defparam \clk_divider|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clk_divider|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y2_N29
dffeas \clk_divider|count[9] (
	.clk(\clk_ref~inputCLKENA0_outclk ),
	.d(\clk_divider|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i2c|clk_divider|i2c_clk~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divider|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divider|count[9] .is_wysiwyg = "true";
defparam \clk_divider|count[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y2_N32
dffeas \clk_divider|count[10]~DUPLICATE (
	.clk(\clk_ref~inputCLKENA0_outclk ),
	.d(\clk_divider|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i2c|clk_divider|i2c_clk~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divider|count[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divider|count[10]~DUPLICATE .is_wysiwyg = "true";
defparam \clk_divider|count[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y2_N30
cyclonev_lcell_comb \clk_divider|Add0~37 (
// Equation(s):
// \clk_divider|Add0~37_sumout  = SUM(( \clk_divider|count[10]~DUPLICATE_q  ) + ( GND ) + ( \clk_divider|Add0~34  ))
// \clk_divider|Add0~38  = CARRY(( \clk_divider|count[10]~DUPLICATE_q  ) + ( GND ) + ( \clk_divider|Add0~34  ))

	.dataa(gnd),
	.datab(!\clk_divider|count[10]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divider|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divider|Add0~37_sumout ),
	.cout(\clk_divider|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \clk_divider|Add0~37 .extended_lut = "off";
defparam \clk_divider|Add0~37 .lut_mask = 64'h0000FFFF00003333;
defparam \clk_divider|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y2_N31
dffeas \clk_divider|count[10] (
	.clk(\clk_ref~inputCLKENA0_outclk ),
	.d(\clk_divider|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i2c|clk_divider|i2c_clk~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divider|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divider|count[10] .is_wysiwyg = "true";
defparam \clk_divider|count[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y2_N38
dffeas \clk_divider|count[12]~DUPLICATE (
	.clk(\clk_ref~inputCLKENA0_outclk ),
	.d(\clk_divider|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i2c|clk_divider|i2c_clk~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divider|count[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divider|count[12]~DUPLICATE .is_wysiwyg = "true";
defparam \clk_divider|count[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y2_N33
cyclonev_lcell_comb \clk_divider|Add0~41 (
// Equation(s):
// \clk_divider|Add0~41_sumout  = SUM(( \clk_divider|count[11]~DUPLICATE_q  ) + ( GND ) + ( \clk_divider|Add0~38  ))
// \clk_divider|Add0~42  = CARRY(( \clk_divider|count[11]~DUPLICATE_q  ) + ( GND ) + ( \clk_divider|Add0~38  ))

	.dataa(!\clk_divider|count[11]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divider|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divider|Add0~41_sumout ),
	.cout(\clk_divider|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \clk_divider|Add0~41 .extended_lut = "off";
defparam \clk_divider|Add0~41 .lut_mask = 64'h0000FFFF00005555;
defparam \clk_divider|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y2_N35
dffeas \clk_divider|count[11]~DUPLICATE (
	.clk(\clk_ref~inputCLKENA0_outclk ),
	.d(\clk_divider|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i2c|clk_divider|i2c_clk~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divider|count[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divider|count[11]~DUPLICATE .is_wysiwyg = "true";
defparam \clk_divider|count[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y2_N36
cyclonev_lcell_comb \clk_divider|Add0~45 (
// Equation(s):
// \clk_divider|Add0~45_sumout  = SUM(( \clk_divider|count[12]~DUPLICATE_q  ) + ( GND ) + ( \clk_divider|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clk_divider|count[12]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divider|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divider|Add0~45_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_divider|Add0~45 .extended_lut = "off";
defparam \clk_divider|Add0~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \clk_divider|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y2_N37
dffeas \clk_divider|count[12] (
	.clk(\clk_ref~inputCLKENA0_outclk ),
	.d(\clk_divider|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i2c|clk_divider|i2c_clk~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divider|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divider|count[12] .is_wysiwyg = "true";
defparam \clk_divider|count[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y2_N34
dffeas \clk_divider|count[11] (
	.clk(\clk_ref~inputCLKENA0_outclk ),
	.d(\clk_divider|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i2c|clk_divider|i2c_clk~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divider|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divider|count[11] .is_wysiwyg = "true";
defparam \clk_divider|count[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y2_N54
cyclonev_lcell_comb \clk_divider|Equal0~1 (
// Equation(s):
// \clk_divider|Equal0~1_combout  = ( !\clk_divider|count [11] & ( (\clk_divider|count [9] & (!\clk_divider|count [4] & (!\clk_divider|count [10] & !\clk_divider|count [12]))) ) )

	.dataa(!\clk_divider|count [9]),
	.datab(!\clk_divider|count [4]),
	.datac(!\clk_divider|count [10]),
	.datad(!\clk_divider|count [12]),
	.datae(gnd),
	.dataf(!\clk_divider|count [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_divider|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_divider|Equal0~1 .extended_lut = "off";
defparam \clk_divider|Equal0~1 .lut_mask = 64'h4000400000000000;
defparam \clk_divider|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y2_N10
dffeas \clk_divider|count[3] (
	.clk(\clk_ref~inputCLKENA0_outclk ),
	.d(\clk_divider|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i2c|clk_divider|i2c_clk~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divider|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divider|count[3] .is_wysiwyg = "true";
defparam \clk_divider|count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y2_N42
cyclonev_lcell_comb \i2c|clk_divider|i2c_clk~0 (
// Equation(s):
// \i2c|clk_divider|i2c_clk~0_combout  = ( \clk_divider|Equal0~1_combout  & ( \clk_divider|count [3] & ( \sr_latch_n|output_Q~combout  ) ) ) # ( !\clk_divider|Equal0~1_combout  & ( \clk_divider|count [3] & ( \sr_latch_n|output_Q~combout  ) ) ) # ( 
// \clk_divider|Equal0~1_combout  & ( !\clk_divider|count [3] & ( ((\clk_divider|count [2] & (\clk_divider|count [1] & \clk_divider|Equal0~0_combout ))) # (\sr_latch_n|output_Q~combout ) ) ) ) # ( !\clk_divider|Equal0~1_combout  & ( !\clk_divider|count [3] & 
// ( \sr_latch_n|output_Q~combout  ) ) )

	.dataa(!\clk_divider|count [2]),
	.datab(!\clk_divider|count [1]),
	.datac(!\clk_divider|Equal0~0_combout ),
	.datad(!\sr_latch_n|output_Q~combout ),
	.datae(!\clk_divider|Equal0~1_combout ),
	.dataf(!\clk_divider|count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|clk_divider|i2c_clk~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|clk_divider|i2c_clk~0 .extended_lut = "off";
defparam \i2c|clk_divider|i2c_clk~0 .lut_mask = 64'h00FF01FF00FF00FF;
defparam \i2c|clk_divider|i2c_clk~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y2_N53
dffeas \i2c|clk_divider|i2c_clk (
	.clk(\clk_ref~input_o ),
	.d(gnd),
	.asdata(\i2c|clk_divider|i2c_clk~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2c|clk_divider|i2c_clk~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|clk_divider|i2c_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|clk_divider|i2c_clk .is_wysiwyg = "true";
defparam \i2c|clk_divider|i2c_clk .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y2_N51
cyclonev_lcell_comb \clk_divider|i2c_clk~0 (
// Equation(s):
// \clk_divider|i2c_clk~0_combout  = ( !\clk_divider|i2c_clk~q  & ( !\sr_latch_n|output_Q~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sr_latch_n|output_Q~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\clk_divider|i2c_clk~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_divider|i2c_clk~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_divider|i2c_clk~0 .extended_lut = "off";
defparam \clk_divider|i2c_clk~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \clk_divider|i2c_clk~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y2_N47
dffeas \clk_divider|i2c_clk (
	.clk(\clk_ref~input_o ),
	.d(gnd),
	.asdata(\clk_divider|i2c_clk~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2c|clk_divider|i2c_clk~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divider|i2c_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divider|i2c_clk .is_wysiwyg = "true";
defparam \clk_divider|i2c_clk .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y3_N20
dffeas \i2c|master|state[2]~DUPLICATE (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\i2c|master|Selector7~2_combout ),
	.asdata(vcc),
	.clrn(!\sr_latch_n|output_Q~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|state[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|state[2]~DUPLICATE .is_wysiwyg = "true";
defparam \i2c|master|state[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N0
cyclonev_lcell_comb \i2c|master|state[3]~2 (
// Equation(s):
// \i2c|master|state[3]~2_combout  = ( \i2c|master|state [3] & ( (!\i2c|master|state [0]) # (\i2c|master|state [2]) ) ) # ( !\i2c|master|state [3] & ( (!\i2c|master|state [2] & (\start~q  & (!\i2c|master|state [1] & !\i2c|master|state [0]))) # 
// (\i2c|master|state [2] & (((\i2c|master|state [1] & \i2c|master|state [0])))) ) )

	.dataa(!\start~q ),
	.datab(!\i2c|master|state [2]),
	.datac(!\i2c|master|state [1]),
	.datad(!\i2c|master|state [0]),
	.datae(!\i2c|master|state [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|state[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|state[3]~2 .extended_lut = "off";
defparam \i2c|master|state[3]~2 .lut_mask = 64'h4003FF334003FF33;
defparam \i2c|master|state[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y3_N23
dffeas \i2c|master|state[3] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\i2c|master|state[3]~2_combout ),
	.clrn(!\sr_latch_n|output_Q~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|state[3] .is_wysiwyg = "true";
defparam \i2c|master|state[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N39
cyclonev_lcell_comb \i2c|master|finish~0 (
// Equation(s):
// \i2c|master|finish~0_combout  = ( \i2c|master|state [3] & ( \i2c|master|state [1] & ( (\i2c|master|finish~q  & (((!\i2c|master|state [0]) # (\i2c|master|state[2]~DUPLICATE_q )) # (\sr_latch_n|output_Q~combout ))) ) ) ) # ( !\i2c|master|state [3] & ( 
// \i2c|master|state [1] & ( \i2c|master|finish~q  ) ) ) # ( \i2c|master|state [3] & ( !\i2c|master|state [1] & ( ((!\sr_latch_n|output_Q~combout  & (\i2c|master|state [0] & !\i2c|master|state[2]~DUPLICATE_q ))) # (\i2c|master|finish~q ) ) ) ) # ( 
// !\i2c|master|state [3] & ( !\i2c|master|state [1] & ( ((!\sr_latch_n|output_Q~combout  & (!\i2c|master|state [0] & !\i2c|master|state[2]~DUPLICATE_q ))) # (\i2c|master|finish~q ) ) ) )

	.dataa(!\sr_latch_n|output_Q~combout ),
	.datab(!\i2c|master|finish~q ),
	.datac(!\i2c|master|state [0]),
	.datad(!\i2c|master|state[2]~DUPLICATE_q ),
	.datae(!\i2c|master|state [3]),
	.dataf(!\i2c|master|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|finish~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|finish~0 .extended_lut = "off";
defparam \i2c|master|finish~0 .lut_mask = 64'hB3333B3333333133;
defparam \i2c|master|finish~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y3_N11
dffeas \i2c|master|finish (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\i2c|master|finish~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|finish~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|finish .is_wysiwyg = "true";
defparam \i2c|master|finish .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \i2c_sda~input (
	.i(i2c_sda),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i2c_sda~input_o ));
// synopsys translate_off
defparam \i2c_sda~input .bus_hold = "false";
defparam \i2c_sda~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N27
cyclonev_lcell_comb \i2c|master|ack~4 (
// Equation(s):
// \i2c|master|ack~4_combout  = ( \i2c|master|state [0] & ( \i2c|master|state [1] & ( (!\i2c|master|state [2] & (!\sr_latch_n|output_Q~combout  & \i2c|master|state [3])) ) ) ) # ( !\i2c|master|state [0] & ( !\i2c|master|state [1] & ( (!\i2c|master|state [2] 
// & (!\sr_latch_n|output_Q~combout  & !\i2c|master|state [3])) ) ) )

	.dataa(!\i2c|master|state [2]),
	.datab(gnd),
	.datac(!\sr_latch_n|output_Q~combout ),
	.datad(!\i2c|master|state [3]),
	.datae(!\i2c|master|state [0]),
	.dataf(!\i2c|master|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|ack~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|ack~4 .extended_lut = "off";
defparam \i2c|master|ack~4 .lut_mask = 64'hA0000000000000A0;
defparam \i2c|master|ack~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N3
cyclonev_lcell_comb \i2c|master|ack~3 (
// Equation(s):
// \i2c|master|ack~3_combout  = ( !\i2c|master|state [1] & ( (!\i2c|master|state [3] & \i2c|master|state [0]) ) )

	.dataa(!\i2c|master|state [3]),
	.datab(!\i2c|master|state [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i2c|master|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|ack~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|ack~3 .extended_lut = "off";
defparam \i2c|master|ack~3 .lut_mask = 64'h2222222200000000;
defparam \i2c|master|ack~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N15
cyclonev_lcell_comb \i2c|master|ack~0 (
// Equation(s):
// \i2c|master|ack~0_combout  = ( !\i2c|master|state [3] & ( (!\i2c|master|state [1] & (!\sr_latch_n|output_Q~combout  & \i2c|master|state [0])) ) )

	.dataa(!\i2c|master|state [1]),
	.datab(gnd),
	.datac(!\sr_latch_n|output_Q~combout ),
	.datad(!\i2c|master|state [0]),
	.datae(gnd),
	.dataf(!\i2c|master|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|ack~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|ack~0 .extended_lut = "off";
defparam \i2c|master|ack~0 .lut_mask = 64'h00A000A000000000;
defparam \i2c|master|ack~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N30
cyclonev_lcell_comb \i2c|master|Add0~29 (
// Equation(s):
// \i2c|master|Add0~29_sumout  = SUM(( \i2c|master|count [0] ) + ( VCC ) + ( !VCC ))
// \i2c|master|Add0~30  = CARRY(( \i2c|master|count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i2c|master|count [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\i2c|master|Add0~29_sumout ),
	.cout(\i2c|master|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Add0~29 .extended_lut = "off";
defparam \i2c|master|Add0~29 .lut_mask = 64'h0000000000000F0F;
defparam \i2c|master|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N27
cyclonev_lcell_comb \i2c|master|count[6]~1 (
// Equation(s):
// \i2c|master|count[6]~1_combout  = ( \i2c|master|state[2]~DUPLICATE_q  & ( (!\sr_latch_n|output_Q~combout  & (!\i2c|master|state [1] & !\i2c|master|state [3])) ) ) # ( !\i2c|master|state[2]~DUPLICATE_q  & ( (!\sr_latch_n|output_Q~combout  & 
// (!\i2c|master|state [1] & (!\i2c|master|state [0] $ (\i2c|master|state [3])))) ) )

	.dataa(!\sr_latch_n|output_Q~combout ),
	.datab(!\i2c|master|state [0]),
	.datac(!\i2c|master|state [1]),
	.datad(!\i2c|master|state [3]),
	.datae(gnd),
	.dataf(!\i2c|master|state[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|count[6]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|count[6]~1 .extended_lut = "off";
defparam \i2c|master|count[6]~1 .lut_mask = 64'h80208020A000A000;
defparam \i2c|master|count[6]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N54
cyclonev_lcell_comb \i2c|master|command_index[1]~0 (
// Equation(s):
// \i2c|master|command_index[1]~0_combout  = ( \i2c|master|state [2] & ( !\i2c|master|state [1] & ( (!\sr_latch_n|output_Q~combout  & (!\i2c|master|state [3] & \i2c|master|state [0])) ) ) ) # ( !\i2c|master|state [2] & ( !\i2c|master|state [1] & ( 
// (!\sr_latch_n|output_Q~combout  & (!\i2c|master|state [3] $ (\i2c|master|state [0]))) ) ) )

	.dataa(gnd),
	.datab(!\sr_latch_n|output_Q~combout ),
	.datac(!\i2c|master|state [3]),
	.datad(!\i2c|master|state [0]),
	.datae(!\i2c|master|state [2]),
	.dataf(!\i2c|master|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|command_index[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|command_index[1]~0 .extended_lut = "off";
defparam \i2c|master|command_index[1]~0 .lut_mask = 64'hC00C00C000000000;
defparam \i2c|master|command_index[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N42
cyclonev_lcell_comb \i2c|master|command_index[1]~1 (
// Equation(s):
// \i2c|master|command_index[1]~1_combout  = ( \i2c|master|command_index[1]~0_combout  & ( \i2c|master|Equal0~0_combout  & ( (\i2c|master|state [2] & (((\i2c|master|Equal0~1_combout  & \i2c|master|command_index [0])) # (\i2c|master|command_index [1]))) ) ) ) 
// # ( !\i2c|master|command_index[1]~0_combout  & ( \i2c|master|Equal0~0_combout  & ( \i2c|master|command_index [1] ) ) ) # ( \i2c|master|command_index[1]~0_combout  & ( !\i2c|master|Equal0~0_combout  & ( (\i2c|master|command_index [1] & \i2c|master|state 
// [2]) ) ) ) # ( !\i2c|master|command_index[1]~0_combout  & ( !\i2c|master|Equal0~0_combout  & ( \i2c|master|command_index [1] ) ) )

	.dataa(!\i2c|master|Equal0~1_combout ),
	.datab(!\i2c|master|command_index [1]),
	.datac(!\i2c|master|state [2]),
	.datad(!\i2c|master|command_index [0]),
	.datae(!\i2c|master|command_index[1]~0_combout ),
	.dataf(!\i2c|master|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|command_index[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|command_index[1]~1 .extended_lut = "off";
defparam \i2c|master|command_index[1]~1 .lut_mask = 64'h3333030333330307;
defparam \i2c|master|command_index[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y4_N26
dffeas \i2c|master|command_index[1] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\i2c|master|command_index[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|command_index [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|command_index[1] .is_wysiwyg = "true";
defparam \i2c|master|command_index[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N33
cyclonev_lcell_comb \i2c|master|command_index[0]~2 (
// Equation(s):
// \i2c|master|command_index[0]~2_combout  = ( \i2c|master|command_index[1]~0_combout  & ( \i2c|master|Equal0~0_combout  & ( (\i2c|master|state [2] & (!\i2c|master|command_index [0] $ (((!\i2c|master|Equal0~1_combout ) # (\i2c|master|command_index [1]))))) ) 
// ) ) # ( !\i2c|master|command_index[1]~0_combout  & ( \i2c|master|Equal0~0_combout  & ( \i2c|master|command_index [0] ) ) ) # ( \i2c|master|command_index[1]~0_combout  & ( !\i2c|master|Equal0~0_combout  & ( (\i2c|master|state [2] & 
// \i2c|master|command_index [0]) ) ) ) # ( !\i2c|master|command_index[1]~0_combout  & ( !\i2c|master|Equal0~0_combout  & ( \i2c|master|command_index [0] ) ) )

	.dataa(!\i2c|master|command_index [1]),
	.datab(!\i2c|master|state [2]),
	.datac(!\i2c|master|command_index [0]),
	.datad(!\i2c|master|Equal0~1_combout ),
	.datae(!\i2c|master|command_index[1]~0_combout ),
	.dataf(!\i2c|master|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|command_index[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|command_index[0]~2 .extended_lut = "off";
defparam \i2c|master|command_index[0]~2 .lut_mask = 64'h0F0F03030F0F0321;
defparam \i2c|master|command_index[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y4_N11
dffeas \i2c|master|command_index[0] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\i2c|master|command_index[0]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|command_index [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|command_index[0] .is_wysiwyg = "true";
defparam \i2c|master|command_index[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N6
cyclonev_lcell_comb \i2c|master|Selector7~3 (
// Equation(s):
// \i2c|master|Selector7~3_combout  = (\i2c|master|state [0] & !\i2c|master|state [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i2c|master|state [0]),
	.datad(!\i2c|master|state [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Selector7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Selector7~3 .extended_lut = "off";
defparam \i2c|master|Selector7~3 .lut_mask = 64'h0F000F000F000F00;
defparam \i2c|master|Selector7~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N51
cyclonev_lcell_comb \i2c|master|count[6]~2 (
// Equation(s):
// \i2c|master|count[6]~2_combout  = ( \i2c|master|command_index [1] & ( \i2c|master|Selector7~3_combout  & ( (\i2c|master|count[6]~1_combout  & (\i2c|master|command_index [0] & (\i2c|master|Equal0~0_combout  & \i2c|master|Equal0~1_combout ))) ) ) ) # ( 
// !\i2c|master|command_index [1] & ( \i2c|master|Selector7~3_combout  & ( (\i2c|master|count[6]~1_combout  & (\i2c|master|Equal0~0_combout  & \i2c|master|Equal0~1_combout )) ) ) ) # ( \i2c|master|command_index [1] & ( !\i2c|master|Selector7~3_combout  & ( 
// \i2c|master|count[6]~1_combout  ) ) ) # ( !\i2c|master|command_index [1] & ( !\i2c|master|Selector7~3_combout  & ( \i2c|master|count[6]~1_combout  ) ) )

	.dataa(!\i2c|master|count[6]~1_combout ),
	.datab(!\i2c|master|command_index [0]),
	.datac(!\i2c|master|Equal0~0_combout ),
	.datad(!\i2c|master|Equal0~1_combout ),
	.datae(!\i2c|master|command_index [1]),
	.dataf(!\i2c|master|Selector7~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|count[6]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|count[6]~2 .extended_lut = "off";
defparam \i2c|master|count[6]~2 .lut_mask = 64'h5555555500050001;
defparam \i2c|master|count[6]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y4_N31
dffeas \i2c|master|count[0] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\i2c|master|Add0~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i2c|master|count[6]~0_combout ),
	.sload(vcc),
	.ena(\i2c|master|count[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|count[0] .is_wysiwyg = "true";
defparam \i2c|master|count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N33
cyclonev_lcell_comb \i2c|master|Add0~25 (
// Equation(s):
// \i2c|master|Add0~25_sumout  = SUM(( \i2c|master|count[1]~DUPLICATE_q  ) + ( GND ) + ( \i2c|master|Add0~30  ))
// \i2c|master|Add0~26  = CARRY(( \i2c|master|count[1]~DUPLICATE_q  ) + ( GND ) + ( \i2c|master|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i2c|master|count[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i2c|master|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i2c|master|Add0~25_sumout ),
	.cout(\i2c|master|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Add0~25 .extended_lut = "off";
defparam \i2c|master|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \i2c|master|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N36
cyclonev_lcell_comb \i2c|master|Add0~21 (
// Equation(s):
// \i2c|master|Add0~21_sumout  = SUM(( \i2c|master|count[2]~DUPLICATE_q  ) + ( GND ) + ( \i2c|master|Add0~26  ))
// \i2c|master|Add0~22  = CARRY(( \i2c|master|count[2]~DUPLICATE_q  ) + ( GND ) + ( \i2c|master|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2c|master|count[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i2c|master|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i2c|master|Add0~21_sumout ),
	.cout(\i2c|master|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Add0~21 .extended_lut = "off";
defparam \i2c|master|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \i2c|master|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y4_N13
dffeas \i2c|master|count[2]~DUPLICATE (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\i2c|master|Add0~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i2c|master|count[6]~0_combout ),
	.sload(vcc),
	.ena(\i2c|master|count[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|count[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|count[2]~DUPLICATE .is_wysiwyg = "true";
defparam \i2c|master|count[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N39
cyclonev_lcell_comb \i2c|master|Add0~17 (
// Equation(s):
// \i2c|master|Add0~17_sumout  = SUM(( \i2c|master|count [3] ) + ( GND ) + ( \i2c|master|Add0~22  ))
// \i2c|master|Add0~18  = CARRY(( \i2c|master|count [3] ) + ( GND ) + ( \i2c|master|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2c|master|count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i2c|master|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i2c|master|Add0~17_sumout ),
	.cout(\i2c|master|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Add0~17 .extended_lut = "off";
defparam \i2c|master|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \i2c|master|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y4_N35
dffeas \i2c|master|count[3] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\i2c|master|Add0~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i2c|master|count[6]~0_combout ),
	.sload(vcc),
	.ena(\i2c|master|count[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|count[3] .is_wysiwyg = "true";
defparam \i2c|master|count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N42
cyclonev_lcell_comb \i2c|master|Add0~13 (
// Equation(s):
// \i2c|master|Add0~13_sumout  = SUM(( \i2c|master|count [4] ) + ( GND ) + ( \i2c|master|Add0~18  ))
// \i2c|master|Add0~14  = CARRY(( \i2c|master|count [4] ) + ( GND ) + ( \i2c|master|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i2c|master|count [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i2c|master|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i2c|master|Add0~13_sumout ),
	.cout(\i2c|master|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Add0~13 .extended_lut = "off";
defparam \i2c|master|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \i2c|master|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y4_N46
dffeas \i2c|master|count[4] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\i2c|master|Add0~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i2c|master|count[6]~0_combout ),
	.sload(vcc),
	.ena(\i2c|master|count[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|count[4] .is_wysiwyg = "true";
defparam \i2c|master|count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N45
cyclonev_lcell_comb \i2c|master|Add0~9 (
// Equation(s):
// \i2c|master|Add0~9_sumout  = SUM(( \i2c|master|count [5] ) + ( GND ) + ( \i2c|master|Add0~14  ))
// \i2c|master|Add0~10  = CARRY(( \i2c|master|count [5] ) + ( GND ) + ( \i2c|master|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2c|master|count [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i2c|master|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i2c|master|Add0~9_sumout ),
	.cout(\i2c|master|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Add0~9 .extended_lut = "off";
defparam \i2c|master|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \i2c|master|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y4_N58
dffeas \i2c|master|count[5] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\i2c|master|Add0~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i2c|master|count[6]~0_combout ),
	.sload(vcc),
	.ena(\i2c|master|count[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|count[5] .is_wysiwyg = "true";
defparam \i2c|master|count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N48
cyclonev_lcell_comb \i2c|master|Add0~1 (
// Equation(s):
// \i2c|master|Add0~1_sumout  = SUM(( \i2c|master|count [6] ) + ( GND ) + ( \i2c|master|Add0~10  ))
// \i2c|master|Add0~2  = CARRY(( \i2c|master|count [6] ) + ( GND ) + ( \i2c|master|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2c|master|count [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i2c|master|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i2c|master|Add0~1_sumout ),
	.cout(\i2c|master|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Add0~1 .extended_lut = "off";
defparam \i2c|master|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \i2c|master|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y4_N2
dffeas \i2c|master|count[6] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\i2c|master|Add0~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i2c|master|count[6]~0_combout ),
	.sload(vcc),
	.ena(\i2c|master|count[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|count[6] .is_wysiwyg = "true";
defparam \i2c|master|count[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y4_N49
dffeas \i2c|master|count[7]~DUPLICATE (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\i2c|master|Add0~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i2c|master|count[6]~0_combout ),
	.sload(vcc),
	.ena(\i2c|master|count[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|count[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|count[7]~DUPLICATE .is_wysiwyg = "true";
defparam \i2c|master|count[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N51
cyclonev_lcell_comb \i2c|master|Add0~5 (
// Equation(s):
// \i2c|master|Add0~5_sumout  = SUM(( \i2c|master|count[7]~DUPLICATE_q  ) + ( GND ) + ( \i2c|master|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2c|master|count[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i2c|master|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i2c|master|Add0~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Add0~5 .extended_lut = "off";
defparam \i2c|master|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \i2c|master|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y4_N50
dffeas \i2c|master|count[7] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\i2c|master|Add0~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i2c|master|count[6]~0_combout ),
	.sload(vcc),
	.ena(\i2c|master|count[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|count[7] .is_wysiwyg = "true";
defparam \i2c|master|count[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y4_N14
dffeas \i2c|master|count[2] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\i2c|master|Add0~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i2c|master|count[6]~0_combout ),
	.sload(vcc),
	.ena(\i2c|master|count[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|count[2] .is_wysiwyg = "true";
defparam \i2c|master|count[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y4_N47
dffeas \i2c|master|count[4]~DUPLICATE (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\i2c|master|Add0~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i2c|master|count[6]~0_combout ),
	.sload(vcc),
	.ena(\i2c|master|count[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|count[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|count[4]~DUPLICATE .is_wysiwyg = "true";
defparam \i2c|master|count[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N6
cyclonev_lcell_comb \i2c|master|Equal0~0 (
// Equation(s):
// \i2c|master|Equal0~0_combout  = ( !\i2c|master|count[4]~DUPLICATE_q  & ( !\i2c|master|count [5] & ( (!\i2c|master|count [6] & (\i2c|master|count [3] & (!\i2c|master|count [7] & !\i2c|master|count [2]))) ) ) )

	.dataa(!\i2c|master|count [6]),
	.datab(!\i2c|master|count [3]),
	.datac(!\i2c|master|count [7]),
	.datad(!\i2c|master|count [2]),
	.datae(!\i2c|master|count[4]~DUPLICATE_q ),
	.dataf(!\i2c|master|count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Equal0~0 .extended_lut = "off";
defparam \i2c|master|Equal0~0 .lut_mask = 64'h2000000000000000;
defparam \i2c|master|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N15
cyclonev_lcell_comb \i2c|master|ack~2 (
// Equation(s):
// \i2c|master|ack~2_combout  = ( \i2c|master|Equal0~0_combout  & ( \i2c|master|Equal0~1_combout  & ( (!\i2c|master|state [3] & (\i2c|master|state [0] & (!\i2c|master|ack~0_combout  & !\i2c|master|state [1]))) ) ) ) # ( !\i2c|master|Equal0~0_combout  & ( 
// \i2c|master|Equal0~1_combout  & ( (!\i2c|master|state [3] & (\i2c|master|state [0] & !\i2c|master|state [1])) ) ) ) # ( \i2c|master|Equal0~0_combout  & ( !\i2c|master|Equal0~1_combout  & ( (!\i2c|master|state [3] & (\i2c|master|state [0] & 
// !\i2c|master|state [1])) ) ) ) # ( !\i2c|master|Equal0~0_combout  & ( !\i2c|master|Equal0~1_combout  & ( (!\i2c|master|state [3] & (\i2c|master|state [0] & !\i2c|master|state [1])) ) ) )

	.dataa(!\i2c|master|state [3]),
	.datab(!\i2c|master|state [0]),
	.datac(!\i2c|master|ack~0_combout ),
	.datad(!\i2c|master|state [1]),
	.datae(!\i2c|master|Equal0~0_combout ),
	.dataf(!\i2c|master|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|ack~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|ack~2 .extended_lut = "off";
defparam \i2c|master|ack~2 .lut_mask = 64'h2200220022002000;
defparam \i2c|master|ack~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N36
cyclonev_lcell_comb \i2c|master|ack~1 (
// Equation(s):
// \i2c|master|ack~1_combout  = ( \i2c|master|ack~3_combout  & ( \i2c|master|ack~2_combout  & ( (\i2c|master|ack~q  & !\i2c|master|ack~4_combout ) ) ) ) # ( !\i2c|master|ack~3_combout  & ( \i2c|master|ack~2_combout  & ( (\i2c|master|ack~q  & 
// !\i2c|master|ack~4_combout ) ) ) ) # ( \i2c|master|ack~3_combout  & ( !\i2c|master|ack~2_combout  & ( (!\i2c_sda~input_o  & (\i2c|master|ack~q  & (!\i2c|master|ack~4_combout ))) # (\i2c_sda~input_o  & (((\i2c|master|state [2])) # (\i2c|master|ack~q ))) ) 
// ) ) # ( !\i2c|master|ack~3_combout  & ( !\i2c|master|ack~2_combout  & ( (\i2c|master|ack~q  & !\i2c|master|ack~4_combout ) ) ) )

	.dataa(!\i2c_sda~input_o ),
	.datab(!\i2c|master|ack~q ),
	.datac(!\i2c|master|ack~4_combout ),
	.datad(!\i2c|master|state [2]),
	.datae(!\i2c|master|ack~3_combout ),
	.dataf(!\i2c|master|ack~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|ack~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|ack~1 .extended_lut = "off";
defparam \i2c|master|ack~1 .lut_mask = 64'h3030317530303030;
defparam \i2c|master|ack~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y4_N41
dffeas \i2c|master|ack (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\i2c|master|ack~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|ack~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|ack .is_wysiwyg = "true";
defparam \i2c|master|ack .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y3_N0
cyclonev_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = ( \i2c|master|finish~q  & ( !\state.0010~q  & ( (!\i2c|master|ack~q ) # (!\state.STATE_BEGIN~q ) ) ) ) # ( !\i2c|master|finish~q  & ( !\state.0010~q  ) )

	.dataa(!\i2c|master|ack~q ),
	.datab(!\state.STATE_BEGIN~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\i2c|master|finish~q ),
	.dataf(!\state.0010~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector1~0 .extended_lut = "off";
defparam \Selector1~0 .lut_mask = 64'hFFFFEEEE00000000;
defparam \Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N41
cyclonev_io_ibuf \hdmi_tx_int~input (
	.i(hdmi_tx_int),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hdmi_tx_int~input_o ));
// synopsys translate_off
defparam \hdmi_tx_int~input .bus_hold = "false";
defparam \hdmi_tx_int~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N51
cyclonev_lcell_comb \count[0]~2 (
// Equation(s):
// \count[0]~2_combout  = ( count[0] & ( (!\LessThan0~0_combout  & (\hdmi_tx_int~input_o )) # (\LessThan0~0_combout  & ((!\state.0010~q ))) ) ) # ( !count[0] & ( \state.0010~q  ) )

	.dataa(!\hdmi_tx_int~input_o ),
	.datab(!\LessThan0~0_combout ),
	.datac(!\state.0010~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!count[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\count[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \count[0]~2 .extended_lut = "off";
defparam \count[0]~2 .lut_mask = 64'h0F0F0F0F74747474;
defparam \count[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y3_N50
dffeas \count[0] (
	.clk(\clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\count[0]~2_combout ),
	.clrn(!\sr_latch_n|output_Q~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[0]),
	.prn(vcc));
// synopsys translate_off
defparam \count[0] .is_wysiwyg = "true";
defparam \count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N48
cyclonev_lcell_comb \count[1]~4 (
// Equation(s):
// \count[1]~4_combout  = ( \state.0010~q  & ( (!\LessThan0~0_combout  & (\hdmi_tx_int~input_o  & (count[1]))) # (\LessThan0~0_combout  & ((!count[1] $ (!count[0])))) ) ) # ( !\state.0010~q  & ( (count[1] & ((\LessThan0~0_combout ) # (\hdmi_tx_int~input_o 
// ))) ) )

	.dataa(!\hdmi_tx_int~input_o ),
	.datab(!\LessThan0~0_combout ),
	.datac(!count[1]),
	.datad(!count[0]),
	.datae(gnd),
	.dataf(!\state.0010~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\count[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \count[1]~4 .extended_lut = "off";
defparam \count[1]~4 .lut_mask = 64'h0707070707340734;
defparam \count[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y3_N59
dffeas \count[1] (
	.clk(\clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\count[1]~4_combout ),
	.clrn(!\sr_latch_n|output_Q~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[1]),
	.prn(vcc));
// synopsys translate_off
defparam \count[1] .is_wysiwyg = "true";
defparam \count[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y3_N48
cyclonev_lcell_comb \count[2]~3 (
// Equation(s):
// \count[2]~3_combout  = ( count[2] & ( \LessThan0~0_combout  & ( (!count[0]) # ((!\state.0010~q ) # (!count[1])) ) ) ) # ( !count[2] & ( \LessThan0~0_combout  & ( (count[0] & (\state.0010~q  & count[1])) ) ) ) # ( count[2] & ( !\LessThan0~0_combout  & ( 
// \hdmi_tx_int~input_o  ) ) )

	.dataa(!count[0]),
	.datab(!\state.0010~q ),
	.datac(!count[1]),
	.datad(!\hdmi_tx_int~input_o ),
	.datae(!count[2]),
	.dataf(!\LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\count[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \count[2]~3 .extended_lut = "off";
defparam \count[2]~3 .lut_mask = 64'h000000FF0101FEFE;
defparam \count[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y3_N41
dffeas \count[2] (
	.clk(\clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\count[2]~3_combout ),
	.clrn(!\sr_latch_n|output_Q~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[2]),
	.prn(vcc));
// synopsys translate_off
defparam \count[2] .is_wysiwyg = "true";
defparam \count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N45
cyclonev_lcell_comb \Add0~0 (
// Equation(s):
// \Add0~0_combout  = ( count[0] & ( count[2] & ( count[1] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!count[1]),
	.datad(gnd),
	.datae(!count[0]),
	.dataf(!count[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~0 .extended_lut = "off";
defparam \Add0~0 .lut_mask = 64'h0000000000000F0F;
defparam \Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N9
cyclonev_lcell_comb \count[3]~1 (
// Equation(s):
// \count[3]~1_combout  = ( \Add0~0_combout  & ( (!\LessThan0~0_combout  & (count[3] & ((\hdmi_tx_int~input_o )))) # (\LessThan0~0_combout  & (!count[3] $ ((!\state.0010~q )))) ) ) # ( !\Add0~0_combout  & ( (count[3] & ((\hdmi_tx_int~input_o ) # 
// (\LessThan0~0_combout ))) ) )

	.dataa(!count[3]),
	.datab(!\state.0010~q ),
	.datac(!\LessThan0~0_combout ),
	.datad(!\hdmi_tx_int~input_o ),
	.datae(gnd),
	.dataf(!\Add0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\count[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \count[3]~1 .extended_lut = "off";
defparam \count[3]~1 .lut_mask = 64'h0555055506560656;
defparam \count[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y3_N53
dffeas \count[3] (
	.clk(\clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\count[3]~1_combout ),
	.clrn(!\sr_latch_n|output_Q~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[3]),
	.prn(vcc));
// synopsys translate_off
defparam \count[3] .is_wysiwyg = "true";
defparam \count[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y3_N39
cyclonev_lcell_comb \count[4]~0 (
// Equation(s):
// \count[4]~0_combout  = ( \Add0~0_combout  & ( \LessThan0~0_combout  & ( !count[4] $ (((!\state.0010~q ) # (!count[3]))) ) ) ) # ( !\Add0~0_combout  & ( \LessThan0~0_combout  & ( count[4] ) ) ) # ( \Add0~0_combout  & ( !\LessThan0~0_combout  & ( (count[4] 
// & \hdmi_tx_int~input_o ) ) ) ) # ( !\Add0~0_combout  & ( !\LessThan0~0_combout  & ( (count[4] & \hdmi_tx_int~input_o ) ) ) )

	.dataa(!\state.0010~q ),
	.datab(!count[4]),
	.datac(!\hdmi_tx_int~input_o ),
	.datad(!count[3]),
	.datae(!\Add0~0_combout ),
	.dataf(!\LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\count[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \count[4]~0 .extended_lut = "off";
defparam \count[4]~0 .lut_mask = 64'h0303030333333366;
defparam \count[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y3_N38
dffeas \count[4] (
	.clk(\clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\count[4]~0_combout ),
	.clrn(!\sr_latch_n|output_Q~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[4]),
	.prn(vcc));
// synopsys translate_off
defparam \count[4] .is_wysiwyg = "true";
defparam \count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N30
cyclonev_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = ( count[2] & ( (!count[0]) # ((!count[1]) # ((!count[3]) # (!count[4]))) ) ) # ( !count[2] )

	.dataa(!count[0]),
	.datab(!count[1]),
	.datac(!count[3]),
	.datad(!count[4]),
	.datae(gnd),
	.dataf(!count[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~0 .extended_lut = "off";
defparam \LessThan0~0 .lut_mask = 64'hFFFFFFFFFFFEFFFE;
defparam \LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y3_N2
dffeas \state.0000 (
	.clk(\clk_divider|i2c_clk~q ),
	.d(\Selector1~0_combout ),
	.asdata(vcc),
	.clrn(!\sr_latch_n|output_Q~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.0000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.0000 .is_wysiwyg = "true";
defparam \state.0000 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N21
cyclonev_lcell_comb \Selector2~0 (
// Equation(s):
// \Selector2~0_combout  = ( \state.0000~q  & ( (!\i2c|master|finish~q  & \state.STATE_BEGIN~q ) ) ) # ( !\state.0000~q  )

	.dataa(gnd),
	.datab(!\i2c|master|finish~q ),
	.datac(!\state.STATE_BEGIN~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\state.0000~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector2~0 .extended_lut = "off";
defparam \Selector2~0 .lut_mask = 64'hFFFFFFFF0C0C0C0C;
defparam \Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y3_N44
dffeas \state.STATE_BEGIN (
	.clk(\clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\Selector2~0_combout ),
	.clrn(!\sr_latch_n|output_Q~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LessThan0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.STATE_BEGIN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.STATE_BEGIN .is_wysiwyg = "true";
defparam \state.STATE_BEGIN .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N33
cyclonev_lcell_comb \state~10 (
// Equation(s):
// \state~10_combout  = ( \i2c|master|finish~q  & ( (!\i2c|master|ack~q  & \state.STATE_BEGIN~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i2c|master|ack~q ),
	.datad(!\state.STATE_BEGIN~q ),
	.datae(gnd),
	.dataf(!\i2c|master|finish~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~10 .extended_lut = "off";
defparam \state~10 .lut_mask = 64'h0000000000F000F0;
defparam \state~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y3_N35
dffeas \state.0010 (
	.clk(\clk_divider|i2c_clk~q ),
	.d(\state~10_combout ),
	.asdata(vcc),
	.clrn(!\sr_latch_n|output_Q~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.0010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.0010 .is_wysiwyg = "true";
defparam \state.0010 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N42
cyclonev_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = ( \i2c|master|ack~q  & ( (!\start~q  & (((!\state.0010~q  & !\state.STATE_BEGIN~q )))) # (\start~q  & ((!\i2c|master|finish~q ) # ((!\state.STATE_BEGIN~q )))) ) ) # ( !\i2c|master|ack~q  & ( ((!\state.0010~q  & 
// !\state.STATE_BEGIN~q )) # (\start~q ) ) )

	.dataa(!\start~q ),
	.datab(!\i2c|master|finish~q ),
	.datac(!\state.0010~q ),
	.datad(!\state.STATE_BEGIN~q ),
	.datae(gnd),
	.dataf(!\i2c|master|ack~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~0 .extended_lut = "off";
defparam \Selector0~0 .lut_mask = 64'hF555F555F544F544;
defparam \Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y3_N5
dffeas start(
	.clk(\clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\Selector0~0_combout ),
	.clrn(!\sr_latch_n|output_Q~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LessThan0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\start~q ),
	.prn(vcc));
// synopsys translate_off
defparam start.is_wysiwyg = "true";
defparam start.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N54
cyclonev_lcell_comb \i2c|master|state[1]~1 (
// Equation(s):
// \i2c|master|state[1]~1_combout  = ( \i2c|master|state[2]~DUPLICATE_q  & ( !\i2c|master|state [1] $ (((!\i2c|master|state [0]) # (\i2c|master|state [3]))) ) ) # ( !\i2c|master|state[2]~DUPLICATE_q  & ( (!\i2c|master|state [1] & (!\i2c|master|state [3] & 
// ((\start~q ) # (\i2c|master|state [0])))) # (\i2c|master|state [1] & (!\i2c|master|state [0])) ) )

	.dataa(!\i2c|master|state [1]),
	.datab(!\i2c|master|state [0]),
	.datac(!\start~q ),
	.datad(!\i2c|master|state [3]),
	.datae(gnd),
	.dataf(!\i2c|master|state[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|state[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|state[1]~1 .extended_lut = "off";
defparam \i2c|master|state[1]~1 .lut_mask = 64'h6E446E4466556655;
defparam \i2c|master|state[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y3_N26
dffeas \i2c|master|state[1] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\i2c|master|state[1]~1_combout ),
	.clrn(!\sr_latch_n|output_Q~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|state[1] .is_wysiwyg = "true";
defparam \i2c|master|state[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N12
cyclonev_lcell_comb \i2c|master|state[0]~0 (
// Equation(s):
// \i2c|master|state[0]~0_combout  = ( \i2c|master|state [0] & ( (\i2c|master|state [3] & ((\i2c|master|state [2]) # (\i2c|master|state [1]))) ) ) # ( !\i2c|master|state [0] & ( (!\i2c|master|state [1] & (!\i2c|master|state [2] $ (((!\i2c|master|state 
// [3]))))) # (\i2c|master|state [1] & ((!\i2c|master|state [3]) # ((!\i2c|master|state [2] & !\start~q )))) ) )

	.dataa(!\i2c|master|state [1]),
	.datab(!\i2c|master|state [2]),
	.datac(!\start~q ),
	.datad(!\i2c|master|state [3]),
	.datae(gnd),
	.dataf(!\i2c|master|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|state[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|state[0]~0 .extended_lut = "off";
defparam \i2c|master|state[0]~0 .lut_mask = 64'h77C877C800770077;
defparam \i2c|master|state[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y3_N17
dffeas \i2c|master|state[0] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\i2c|master|state[0]~0_combout ),
	.clrn(!\sr_latch_n|output_Q~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|state[0] .is_wysiwyg = "true";
defparam \i2c|master|state[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N0
cyclonev_lcell_comb \i2c|master|count[6]~0 (
// Equation(s):
// \i2c|master|count[6]~0_combout  = ( \i2c|master|state [2] & ( (\i2c|master|state [3]) # (\i2c|master|state [0]) ) ) # ( !\i2c|master|state [2] )

	.dataa(gnd),
	.datab(!\i2c|master|state [0]),
	.datac(!\i2c|master|state [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i2c|master|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|count[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|count[6]~0 .extended_lut = "off";
defparam \i2c|master|count[6]~0 .lut_mask = 64'hFFFFFFFF3F3F3F3F;
defparam \i2c|master|count[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y4_N25
dffeas \i2c|master|count[1]~DUPLICATE (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\i2c|master|Add0~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i2c|master|count[6]~0_combout ),
	.sload(vcc),
	.ena(\i2c|master|count[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|count[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|count[1]~DUPLICATE .is_wysiwyg = "true";
defparam \i2c|master|count[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y4_N26
dffeas \i2c|master|count[1] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\i2c|master|Add0~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i2c|master|count[6]~0_combout ),
	.sload(vcc),
	.ena(\i2c|master|count[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|count[1] .is_wysiwyg = "true";
defparam \i2c|master|count[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N18
cyclonev_lcell_comb \i2c|master|Equal0~1 (
// Equation(s):
// \i2c|master|Equal0~1_combout  = ( \i2c|master|count [0] & ( !\i2c|master|count [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i2c|master|count [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i2c|master|count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Equal0~1 .extended_lut = "off";
defparam \i2c|master|Equal0~1 .lut_mask = 64'h00000000F0F0F0F0;
defparam \i2c|master|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N36
cyclonev_lcell_comb \i2c|master|Selector7~0 (
// Equation(s):
// \i2c|master|Selector7~0_combout  = ( \i2c|master|command_index [1] & ( (!\i2c|master|state [1] & (\i2c|master|state [2] & !\i2c|master|command_index [0])) ) )

	.dataa(!\i2c|master|state [1]),
	.datab(!\i2c|master|state [2]),
	.datac(!\i2c|master|command_index [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i2c|master|command_index [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Selector7~0 .extended_lut = "off";
defparam \i2c|master|Selector7~0 .lut_mask = 64'h0000000020202020;
defparam \i2c|master|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N57
cyclonev_lcell_comb \i2c|master|Selector7~1 (
// Equation(s):
// \i2c|master|Selector7~1_combout  = ( \i2c|master|state [3] & ( \i2c|master|state [2] ) ) # ( !\i2c|master|state [3] & ( (!\i2c|master|state [0] & ((\i2c|master|state [2]))) # (\i2c|master|state [0] & (\i2c|master|state [1] & !\i2c|master|state [2])) ) )

	.dataa(!\i2c|master|state [1]),
	.datab(!\i2c|master|state [0]),
	.datac(!\i2c|master|state [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i2c|master|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Selector7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Selector7~1 .extended_lut = "off";
defparam \i2c|master|Selector7~1 .lut_mask = 64'h1C1C1C1C0F0F0F0F;
defparam \i2c|master|Selector7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N18
cyclonev_lcell_comb \i2c|master|Selector7~2 (
// Equation(s):
// \i2c|master|Selector7~2_combout  = ( \i2c|master|Selector7~1_combout  ) # ( !\i2c|master|Selector7~1_combout  & ( (\i2c|master|Equal0~1_combout  & (\i2c|master|Equal0~0_combout  & \i2c|master|Selector7~0_combout )) ) )

	.dataa(!\i2c|master|Equal0~1_combout ),
	.datab(gnd),
	.datac(!\i2c|master|Equal0~0_combout ),
	.datad(!\i2c|master|Selector7~0_combout ),
	.datae(gnd),
	.dataf(!\i2c|master|Selector7~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Selector7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Selector7~2 .extended_lut = "off";
defparam \i2c|master|Selector7~2 .lut_mask = 64'h00050005FFFFFFFF;
defparam \i2c|master|Selector7~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y3_N19
dffeas \i2c|master|state[2] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\i2c|master|Selector7~2_combout ),
	.asdata(vcc),
	.clrn(!\sr_latch_n|output_Q~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|state[2] .is_wysiwyg = "true";
defparam \i2c|master|state[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N24
cyclonev_lcell_comb \i2c|master|current_data[8]~0 (
// Equation(s):
// \i2c|master|current_data[8]~0_combout  = ( \i2c|master|state [1] & ( (!\i2c|master|state [2]) # ((!\i2c|master|command_index [0] & !\i2c|master|command_index [1])) ) ) # ( !\i2c|master|state [1] & ( (\i2c|master|state [2] & (!\i2c|master|command_index [0] 
// & !\i2c|master|command_index [1])) ) )

	.dataa(gnd),
	.datab(!\i2c|master|state [2]),
	.datac(!\i2c|master|command_index [0]),
	.datad(!\i2c|master|command_index [1]),
	.datae(gnd),
	.dataf(!\i2c|master|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|current_data[8]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|current_data[8]~0 .extended_lut = "off";
defparam \i2c|master|current_data[8]~0 .lut_mask = 64'h30003000FCCCFCCC;
defparam \i2c|master|current_data[8]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y4_N10
dffeas \i2c|master|command_index[0]~DUPLICATE (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\i2c|master|command_index[0]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|command_index[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|command_index[0]~DUPLICATE .is_wysiwyg = "true";
defparam \i2c|master|command_index[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N39
cyclonev_lcell_comb \i2c|master|current_data[8]~1 (
// Equation(s):
// \i2c|master|current_data[8]~1_combout  = ( \i2c|master|command_index [1] & ( (!\i2c|master|state [1] & !\i2c|master|state [2]) ) ) # ( !\i2c|master|command_index [1] & ( (!\i2c|master|state [2] & (!\i2c|master|state [1])) # (\i2c|master|state [2] & 
// ((!\i2c|master|command_index[0]~DUPLICATE_q ))) ) )

	.dataa(!\i2c|master|state [1]),
	.datab(!\i2c|master|state [2]),
	.datac(!\i2c|master|command_index[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i2c|master|command_index [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|current_data[8]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|current_data[8]~1 .extended_lut = "off";
defparam \i2c|master|current_data[8]~1 .lut_mask = 64'hB8B8B8B888888888;
defparam \i2c|master|current_data[8]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N21
cyclonev_lcell_comb \WideOr8~0 (
// Equation(s):
// \WideOr8~0_combout  = ( count[1] & ( count[2] & ( (count[4] & (!count[3] & !count[0])) ) ) ) # ( !count[1] & ( count[2] & ( (count[0] & (!count[4] $ (!count[3]))) ) ) ) # ( count[1] & ( !count[2] & ( (!count[4] & (count[3] & !count[0])) # (count[4] & 
// (!count[3] $ (count[0]))) ) ) ) # ( !count[1] & ( !count[2] & ( (!count[4] & (count[3] & !count[0])) ) ) )

	.dataa(!count[4]),
	.datab(gnd),
	.datac(!count[3]),
	.datad(!count[0]),
	.datae(!count[1]),
	.dataf(!count[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr8~0 .extended_lut = "off";
defparam \WideOr8~0 .lut_mask = 64'h0A005A05005A5000;
defparam \WideOr8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N45
cyclonev_lcell_comb \i2c_data[7]~0 (
// Equation(s):
// \i2c_data[7]~0_combout  = ( \LessThan0~0_combout  & ( (!\state.0000~q  & !\sr_latch_n|output_Q~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\state.0000~q ),
	.datad(!\sr_latch_n|output_Q~combout ),
	.datae(gnd),
	.dataf(!\LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c_data[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c_data[7]~0 .extended_lut = "off";
defparam \i2c_data[7]~0 .lut_mask = 64'h00000000F000F000;
defparam \i2c_data[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y4_N23
dffeas \i2c_data[7] (
	.clk(\clk_divider|i2c_clk~q ),
	.d(\WideOr8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i2c_data[7]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_data[7] .is_wysiwyg = "true";
defparam \i2c_data[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N54
cyclonev_lcell_comb \WideOr9~0 (
// Equation(s):
// \WideOr9~0_combout  = ( count[0] & ( count[4] & ( (count[3] & (!count[1] $ (!count[2]))) ) ) ) # ( !count[0] & ( count[4] & ( (!count[3] & (!count[1] $ (!count[2]))) # (count[3] & ((!count[2]) # (count[1]))) ) ) ) # ( count[0] & ( !count[4] & ( (count[2] 
// & (!count[3] $ (!count[1]))) ) ) ) # ( !count[0] & ( !count[4] & ( (!count[3] & (!count[1] & count[2])) ) ) )

	.dataa(!count[3]),
	.datab(!count[1]),
	.datac(!count[2]),
	.datad(gnd),
	.datae(!count[0]),
	.dataf(!count[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr9~0 .extended_lut = "off";
defparam \WideOr9~0 .lut_mask = 64'h0808060679791414;
defparam \WideOr9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y3_N55
dffeas \i2c_data[6] (
	.clk(\clk_divider|i2c_clk~q ),
	.d(\WideOr9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i2c_data[6]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_data[6] .is_wysiwyg = "true";
defparam \i2c_data[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N30
cyclonev_lcell_comb \WideOr1~0 (
// Equation(s):
// \WideOr1~0_combout  = ( count[1] & ( count[0] & ( (!count[4]) # (!count[2]) ) ) ) # ( !count[1] & ( count[0] & ( !count[4] $ (count[2]) ) ) ) # ( count[1] & ( !count[0] & ( (!count[4]) # (count[2]) ) ) ) # ( !count[1] & ( !count[0] & ( (!count[4]) # 
// (count[2]) ) ) )

	.dataa(gnd),
	.datab(!count[4]),
	.datac(!count[2]),
	.datad(gnd),
	.datae(!count[1]),
	.dataf(!count[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr1~0 .extended_lut = "off";
defparam \WideOr1~0 .lut_mask = 64'hCFCFCFCFC3C3FCFC;
defparam \WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y3_N31
dffeas \i2c_data[14] (
	.clk(\clk_divider|i2c_clk~q ),
	.d(\WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!count[3]),
	.sload(gnd),
	.ena(\i2c_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i2c_data[14]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_data[14] .is_wysiwyg = "true";
defparam \i2c_data[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N54
cyclonev_lcell_comb \WideOr12~0 (
// Equation(s):
// \WideOr12~0_combout  = ( count[3] & ( count[2] & ( (!count[4] & (!count[0] $ (count[1]))) # (count[4] & (!count[0] & count[1])) ) ) ) # ( count[3] & ( !count[2] & ( (count[1] & (!count[4] $ (count[0]))) ) ) ) # ( !count[3] & ( !count[2] & ( (!count[4] & 
// (!count[0] & count[1])) ) ) )

	.dataa(!count[4]),
	.datab(gnd),
	.datac(!count[0]),
	.datad(!count[1]),
	.datae(!count[3]),
	.dataf(!count[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr12~0 .extended_lut = "off";
defparam \WideOr12~0 .lut_mask = 64'h00A000A50000A05A;
defparam \WideOr12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y4_N55
dffeas \i2c_data[3] (
	.clk(\clk_divider|i2c_clk~q ),
	.d(\WideOr12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i2c_data[3]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_data[3] .is_wysiwyg = "true";
defparam \i2c_data[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N51
cyclonev_lcell_comb \WideOr13~0 (
// Equation(s):
// \WideOr13~0_combout  = ( count[4] & ( (!count[0] & (count[1] & ((count[2])))) # (count[0] & ((!count[3] $ (!count[2])))) ) ) # ( !count[4] & ( (count[2] & ((!count[1] & (count[0] & count[3])) # (count[1] & ((count[3]) # (count[0]))))) ) )

	.dataa(!count[1]),
	.datab(!count[0]),
	.datac(!count[3]),
	.datad(!count[2]),
	.datae(gnd),
	.dataf(!count[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr13~0 .extended_lut = "off";
defparam \WideOr13~0 .lut_mask = 64'h0017001703740374;
defparam \WideOr13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y4_N38
dffeas \i2c_data[2] (
	.clk(\clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\WideOr13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2c_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i2c_data[2]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_data[2] .is_wysiwyg = "true";
defparam \i2c_data[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N0
cyclonev_lcell_comb \WideOr15~0 (
// Equation(s):
// \WideOr15~0_combout  = ( count[1] & ( (count[3] & (((count[0] & count[4])) # (count[2]))) ) ) # ( !count[1] & ( (!count[0] & (!count[3] & ((!count[2]) # (count[4])))) ) )

	.dataa(!count[0]),
	.datab(!count[3]),
	.datac(!count[4]),
	.datad(!count[2]),
	.datae(!count[1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr15~0 .extended_lut = "off";
defparam \WideOr15~0 .lut_mask = 64'h8808013388080133;
defparam \WideOr15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y4_N1
dffeas \i2c_data[0] (
	.clk(\clk_divider|i2c_clk~q ),
	.d(\WideOr15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i2c_data[0]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_data[0] .is_wysiwyg = "true";
defparam \i2c_data[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y4_N26
dffeas \i2c|master|current_data[0]~DUPLICATE (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\i2c|master|current_data[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|current_data[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|current_data[0]~DUPLICATE .is_wysiwyg = "true";
defparam \i2c|master|current_data[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N21
cyclonev_lcell_comb \i2c|master|current_data[0]~4 (
// Equation(s):
// \i2c|master|current_data[0]~4_combout  = ( \i2c|master|state [0] & ( (\i2c|master|current_data[0]~DUPLICATE_q  & (((\i2c|master|state [2]) # (\sr_latch_n|output_Q~combout )) # (\i2c|master|state [3]))) ) ) # ( !\i2c|master|state [0] & ( 
// \i2c|master|current_data[0]~DUPLICATE_q  ) )

	.dataa(!\i2c|master|state [3]),
	.datab(!\sr_latch_n|output_Q~combout ),
	.datac(!\i2c|master|current_data[0]~DUPLICATE_q ),
	.datad(!\i2c|master|state [2]),
	.datae(gnd),
	.dataf(!\i2c|master|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|current_data[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|current_data[0]~4 .extended_lut = "off";
defparam \i2c|master|current_data[0]~4 .lut_mask = 64'h0F0F0F0F070F070F;
defparam \i2c|master|current_data[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N24
cyclonev_lcell_comb \i2c|master|current_data[0]~5 (
// Equation(s):
// \i2c|master|current_data[0]~5_combout  = ( \i2c|master|state [2] & ( \i2c|master|command_index [1] & ( \i2c|master|current_data[0]~4_combout  ) ) ) # ( !\i2c|master|state [2] & ( \i2c|master|command_index [1] & ( (\i2c|master|current_data[0]~4_combout ) # 
// (\i2c|master|ack~0_combout ) ) ) ) # ( \i2c|master|state [2] & ( !\i2c|master|command_index [1] & ( ((\i2c|master|Equal0~0_combout  & (\i2c|master|Equal0~1_combout  & \i2c|master|ack~0_combout ))) # (\i2c|master|current_data[0]~4_combout ) ) ) ) # ( 
// !\i2c|master|state [2] & ( !\i2c|master|command_index [1] & ( (\i2c|master|current_data[0]~4_combout ) # (\i2c|master|ack~0_combout ) ) ) )

	.dataa(!\i2c|master|Equal0~0_combout ),
	.datab(!\i2c|master|Equal0~1_combout ),
	.datac(!\i2c|master|ack~0_combout ),
	.datad(!\i2c|master|current_data[0]~4_combout ),
	.datae(!\i2c|master|state [2]),
	.dataf(!\i2c|master|command_index [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|current_data[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|current_data[0]~5 .extended_lut = "off";
defparam \i2c|master|current_data[0]~5 .lut_mask = 64'h0FFF01FF0FFF00FF;
defparam \i2c|master|current_data[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y4_N25
dffeas \i2c|master|current_data[0] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\i2c|master|current_data[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|current_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|current_data[0] .is_wysiwyg = "true";
defparam \i2c|master|current_data[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N3
cyclonev_lcell_comb \WideOr7~0 (
// Equation(s):
// \WideOr7~0_combout  = ( count[1] & ( (!count[0] & ((!count[4] & (count[3])) # (count[4] & (!count[3] & count[2])))) # (count[0] & (!count[2] $ (((count[4] & !count[3]))))) ) ) # ( !count[1] & ( (!count[0] & (count[4] & (!count[3] $ (!count[2])))) # 
// (count[0] & ((!count[2]) # ((!count[4] & !count[3])))) ) )

	.dataa(!count[0]),
	.datab(!count[4]),
	.datac(!count[3]),
	.datad(!count[2]),
	.datae(gnd),
	.dataf(!count[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr7~0 .extended_lut = "off";
defparam \WideOr7~0 .lut_mask = 64'h576057604D384D38;
defparam \WideOr7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y3_N5
dffeas \i2c_data[8] (
	.clk(\clk_divider|i2c_clk~q ),
	.d(\WideOr7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i2c_data[8]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_data[8] .is_wysiwyg = "true";
defparam \i2c_data[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N6
cyclonev_lcell_comb \i2c|master|Selector35~0 (
// Equation(s):
// \i2c|master|Selector35~0_combout  = ( i2c_data[8] & ( (!\i2c|master|current_data[8]~0_combout  & (!\i2c|master|current_data[8]~1_combout  & (i2c_data[0]))) # (\i2c|master|current_data[8]~0_combout  & (((\i2c|master|current_data [0])) # 
// (\i2c|master|current_data[8]~1_combout ))) ) ) # ( !i2c_data[8] & ( (!\i2c|master|current_data[8]~1_combout  & ((!\i2c|master|current_data[8]~0_combout  & (i2c_data[0])) # (\i2c|master|current_data[8]~0_combout  & ((\i2c|master|current_data [0]))))) ) )

	.dataa(!\i2c|master|current_data[8]~0_combout ),
	.datab(!\i2c|master|current_data[8]~1_combout ),
	.datac(!i2c_data[0]),
	.datad(!\i2c|master|current_data [0]),
	.datae(gnd),
	.dataf(!i2c_data[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Selector35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Selector35~0 .extended_lut = "off";
defparam \i2c|master|Selector35~0 .lut_mask = 64'h084C084C195D195D;
defparam \i2c|master|Selector35~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N24
cyclonev_lcell_comb \i2c|master|current_data[8]~2 (
// Equation(s):
// \i2c|master|current_data[8]~2_combout  = ( \i2c|master|state[2]~DUPLICATE_q  & ( (!\sr_latch_n|output_Q~combout  & (\i2c|master|state [0] & (!\i2c|master|state [3] & !\i2c|master|state [1]))) ) ) # ( !\i2c|master|state[2]~DUPLICATE_q  & ( 
// (!\sr_latch_n|output_Q~combout  & (\i2c|master|state [0] & !\i2c|master|state [3])) ) )

	.dataa(!\sr_latch_n|output_Q~combout ),
	.datab(!\i2c|master|state [0]),
	.datac(!\i2c|master|state [3]),
	.datad(!\i2c|master|state [1]),
	.datae(gnd),
	.dataf(!\i2c|master|state[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|current_data[8]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|current_data[8]~2 .extended_lut = "off";
defparam \i2c|master|current_data[8]~2 .lut_mask = 64'h2020202020002000;
defparam \i2c|master|current_data[8]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N27
cyclonev_lcell_comb \i2c|master|current_data[8]~3 (
// Equation(s):
// \i2c|master|current_data[8]~3_combout  = ( \i2c|master|current_data[8]~2_combout  & ( (!\i2c|master|state [2]) # ((!\i2c|master|command_index [1] & (\i2c|master|Equal0~1_combout  & \i2c|master|Equal0~0_combout ))) ) )

	.dataa(!\i2c|master|command_index [1]),
	.datab(!\i2c|master|state [2]),
	.datac(!\i2c|master|Equal0~1_combout ),
	.datad(!\i2c|master|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\i2c|master|current_data[8]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|current_data[8]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|current_data[8]~3 .extended_lut = "off";
defparam \i2c|master|current_data[8]~3 .lut_mask = 64'h00000000CCCECCCE;
defparam \i2c|master|current_data[8]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y4_N7
dffeas \i2c|master|current_data[1] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\i2c|master|Selector35~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c|master|current_data[8]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|current_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|current_data[1] .is_wysiwyg = "true";
defparam \i2c|master|current_data[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N48
cyclonev_lcell_comb \WideOr6~0 (
// Equation(s):
// \WideOr6~0_combout  = ( count[2] & ( (!count[1] & (!count[3] $ (((!count[0]) # (!count[4]))))) # (count[1] & ((!count[0]) # ((!count[4] & count[3])))) ) ) # ( !count[2] & ( (!count[1] & (((count[4] & count[3])))) # (count[1] & ((!count[4] & ((!count[3]))) 
// # (count[4] & (!count[0])))) ) )

	.dataa(!count[1]),
	.datab(!count[0]),
	.datac(!count[4]),
	.datad(!count[3]),
	.datae(gnd),
	.dataf(!count[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr6~0 .extended_lut = "off";
defparam \WideOr6~0 .lut_mask = 64'h540E540E46FC46FC;
defparam \WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y4_N49
dffeas \i2c_data[9] (
	.clk(\clk_divider|i2c_clk~q ),
	.d(\WideOr6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i2c_data[9]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_data[9] .is_wysiwyg = "true";
defparam \i2c_data[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N48
cyclonev_lcell_comb \WideOr14~0 (
// Equation(s):
// \WideOr14~0_combout  = ( count[0] & ( (!count[4] & (count[2] & ((count[3]) # (count[1])))) # (count[4] & ((!count[1] & (!count[2])) # (count[1] & ((count[3]))))) ) ) # ( !count[0] & ( (!count[1] & (((!count[2] & !count[3])))) # (count[1] & (!count[4] & 
// (count[2] & count[3]))) ) )

	.dataa(!count[4]),
	.datab(!count[1]),
	.datac(!count[2]),
	.datad(!count[3]),
	.datae(gnd),
	.dataf(!count[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr14~0 .extended_lut = "off";
defparam \WideOr14~0 .lut_mask = 64'hC002C002425B425B;
defparam \WideOr14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y3_N50
dffeas \i2c_data[1] (
	.clk(\clk_divider|i2c_clk~q ),
	.d(\WideOr14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i2c_data[1]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_data[1] .is_wysiwyg = "true";
defparam \i2c_data[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N42
cyclonev_lcell_comb \i2c|master|Selector34~0 (
// Equation(s):
// \i2c|master|Selector34~0_combout  = ( !\i2c|master|state [2] & ( (((!\i2c|master|state [1]))) # (\i2c|master|current_data [1]) ) ) # ( \i2c|master|state [2] & ( ((!\i2c|master|command_index[0]~DUPLICATE_q  & ((!\i2c|master|command_index [1] & 
// (i2c_data[9])) # (\i2c|master|command_index [1] & ((i2c_data[1]))))) # (\i2c|master|command_index[0]~DUPLICATE_q  & (((i2c_data[1]))))) ) )

	.dataa(!\i2c|master|current_data [1]),
	.datab(!\i2c|master|command_index[0]~DUPLICATE_q ),
	.datac(!i2c_data[9]),
	.datad(!\i2c|master|command_index [1]),
	.datae(!\i2c|master|state [2]),
	.dataf(!i2c_data[1]),
	.datag(!\i2c|master|state [1]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Selector34~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Selector34~0 .extended_lut = "on";
defparam \i2c|master|Selector34~0 .lut_mask = 64'hF5F50C00F5F53FFF;
defparam \i2c|master|Selector34~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y4_N44
dffeas \i2c|master|current_data[2] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\i2c|master|Selector34~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c|master|current_data[8]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|current_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|current_data[2] .is_wysiwyg = "true";
defparam \i2c|master|current_data[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N21
cyclonev_lcell_comb \WideOr5~0 (
// Equation(s):
// \WideOr5~0_combout  = ( count[0] & ( count[3] & ( (!count[4] & ((count[1]) # (count[2]))) # (count[4] & ((!count[1]))) ) ) ) # ( !count[0] & ( count[3] & ( (count[2] & !count[1]) ) ) ) # ( count[0] & ( !count[3] & ( (!count[4] & (count[2] & !count[1])) # 
// (count[4] & ((count[1]))) ) ) ) # ( !count[0] & ( !count[3] & ( (count[2] & ((!count[4]) # (!count[1]))) ) ) )

	.dataa(!count[2]),
	.datab(!count[4]),
	.datac(!count[1]),
	.datad(gnd),
	.datae(!count[0]),
	.dataf(!count[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr5~0 .extended_lut = "off";
defparam \WideOr5~0 .lut_mask = 64'h5454434350507C7C;
defparam \WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y3_N23
dffeas \i2c_data[10] (
	.clk(\clk_divider|i2c_clk~q ),
	.d(\WideOr5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i2c_data[10]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_data[10] .is_wysiwyg = "true";
defparam \i2c_data[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N30
cyclonev_lcell_comb \i2c|master|Selector33~0 (
// Equation(s):
// \i2c|master|Selector33~0_combout  = ( i2c_data[10] & ( (!\i2c|master|current_data[8]~0_combout  & (!\i2c|master|current_data[8]~1_combout  & (i2c_data[2]))) # (\i2c|master|current_data[8]~0_combout  & (((\i2c|master|current_data [2])) # 
// (\i2c|master|current_data[8]~1_combout ))) ) ) # ( !i2c_data[10] & ( (!\i2c|master|current_data[8]~1_combout  & ((!\i2c|master|current_data[8]~0_combout  & (i2c_data[2])) # (\i2c|master|current_data[8]~0_combout  & ((\i2c|master|current_data [2]))))) ) )

	.dataa(!\i2c|master|current_data[8]~0_combout ),
	.datab(!\i2c|master|current_data[8]~1_combout ),
	.datac(!i2c_data[2]),
	.datad(!\i2c|master|current_data [2]),
	.datae(gnd),
	.dataf(!i2c_data[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Selector33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Selector33~0 .extended_lut = "off";
defparam \i2c|master|Selector33~0 .lut_mask = 64'h084C084C195D195D;
defparam \i2c|master|Selector33~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y4_N31
dffeas \i2c|master|current_data[3] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\i2c|master|Selector33~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c|master|current_data[8]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|current_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|current_data[3] .is_wysiwyg = "true";
defparam \i2c|master|current_data[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N39
cyclonev_lcell_comb \WideOr4~0 (
// Equation(s):
// \WideOr4~0_combout  = ( count[1] & ( count[3] & ( (!count[2] & (!count[0])) # (count[2] & ((count[4]))) ) ) ) # ( !count[1] & ( count[3] & ( (count[4] & ((!count[0]) # (!count[2]))) ) ) ) # ( count[1] & ( !count[3] & ( (!count[4] & (count[0] & count[2])) 
// # (count[4] & ((!count[2]))) ) ) ) # ( !count[1] & ( !count[3] & ( (!count[0] & ((!count[2]) # (count[4]))) # (count[0] & (count[4] & !count[2])) ) ) )

	.dataa(!count[0]),
	.datab(!count[4]),
	.datac(gnd),
	.datad(!count[2]),
	.datae(!count[1]),
	.dataf(!count[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr4~0 .extended_lut = "off";
defparam \WideOr4~0 .lut_mask = 64'hBB2233443322AA33;
defparam \WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y3_N41
dffeas \i2c_data[11] (
	.clk(\clk_divider|i2c_clk~q ),
	.d(\WideOr4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i2c_data[11]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_data[11] .is_wysiwyg = "true";
defparam \i2c_data[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N33
cyclonev_lcell_comb \i2c|master|Selector32~0 (
// Equation(s):
// \i2c|master|Selector32~0_combout  = ( i2c_data[11] & ( (!\i2c|master|current_data[8]~0_combout  & (!\i2c|master|current_data[8]~1_combout  & (i2c_data[3]))) # (\i2c|master|current_data[8]~0_combout  & (((\i2c|master|current_data [3])) # 
// (\i2c|master|current_data[8]~1_combout ))) ) ) # ( !i2c_data[11] & ( (!\i2c|master|current_data[8]~1_combout  & ((!\i2c|master|current_data[8]~0_combout  & (i2c_data[3])) # (\i2c|master|current_data[8]~0_combout  & ((\i2c|master|current_data [3]))))) ) )

	.dataa(!\i2c|master|current_data[8]~0_combout ),
	.datab(!\i2c|master|current_data[8]~1_combout ),
	.datac(!i2c_data[3]),
	.datad(!\i2c|master|current_data [3]),
	.datae(gnd),
	.dataf(!i2c_data[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Selector32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Selector32~0 .extended_lut = "off";
defparam \i2c|master|Selector32~0 .lut_mask = 64'h084C084C195D195D;
defparam \i2c|master|Selector32~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y4_N35
dffeas \i2c|master|current_data[4] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\i2c|master|Selector32~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c|master|current_data[8]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|current_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|current_data[4] .is_wysiwyg = "true";
defparam \i2c|master|current_data[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N12
cyclonev_lcell_comb \WideOr11~0 (
// Equation(s):
// \WideOr11~0_combout  = ( count[0] & ( count[2] & ( (!count[4] & count[3]) ) ) ) # ( !count[0] & ( count[2] & ( !count[4] $ (count[3]) ) ) ) # ( count[0] & ( !count[2] & ( ((count[1] & count[4])) # (count[3]) ) ) ) # ( !count[0] & ( !count[2] & ( (count[1] 
// & (!count[4] & !count[3])) ) ) )

	.dataa(!count[1]),
	.datab(!count[4]),
	.datac(gnd),
	.datad(!count[3]),
	.datae(!count[0]),
	.dataf(!count[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr11~0 .extended_lut = "off";
defparam \WideOr11~0 .lut_mask = 64'h440011FFCC3300CC;
defparam \WideOr11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y3_N14
dffeas \i2c_data[4] (
	.clk(\clk_divider|i2c_clk~q ),
	.d(\WideOr11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i2c_data[4]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_data[4] .is_wysiwyg = "true";
defparam \i2c_data[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N30
cyclonev_lcell_comb \WideOr3~0 (
// Equation(s):
// \WideOr3~0_combout  = ( count[2] & ( count[0] & ( (!count[4]) # ((count[3] & count[1])) ) ) ) # ( !count[2] & ( count[0] & ( (!count[3] & ((count[4]))) # (count[3] & (count[1])) ) ) ) # ( count[2] & ( !count[0] & ( ((!count[1]) # (!count[4])) # (count[3]) 
// ) ) ) # ( !count[2] & ( !count[0] & ( (!count[1] & (!count[3])) # (count[1] & ((count[4]))) ) ) )

	.dataa(!count[3]),
	.datab(!count[1]),
	.datac(!count[4]),
	.datad(gnd),
	.datae(!count[2]),
	.dataf(!count[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr3~0 .extended_lut = "off";
defparam \WideOr3~0 .lut_mask = 64'h8B8BFDFD1B1BF1F1;
defparam \WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y4_N32
dffeas \i2c_data[12] (
	.clk(\clk_divider|i2c_clk~q ),
	.d(\WideOr3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i2c_data[12]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_data[12] .is_wysiwyg = "true";
defparam \i2c_data[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N54
cyclonev_lcell_comb \i2c|master|Selector31~0 (
// Equation(s):
// \i2c|master|Selector31~0_combout  = ( !\i2c|master|state [2] & ( (((!\i2c|master|state [1]))) # (\i2c|master|current_data [4]) ) ) # ( \i2c|master|state [2] & ( ((!\i2c|master|command_index[0]~DUPLICATE_q  & ((!\i2c|master|command_index [1] & 
// ((i2c_data[12]))) # (\i2c|master|command_index [1] & (i2c_data[4])))) # (\i2c|master|command_index[0]~DUPLICATE_q  & (i2c_data[4]))) ) )

	.dataa(!\i2c|master|current_data [4]),
	.datab(!i2c_data[4]),
	.datac(!i2c_data[12]),
	.datad(!\i2c|master|command_index[0]~DUPLICATE_q ),
	.datae(!\i2c|master|state [2]),
	.dataf(!\i2c|master|command_index [1]),
	.datag(!\i2c|master|state [1]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Selector31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Selector31~0 .extended_lut = "on";
defparam \i2c|master|Selector31~0 .lut_mask = 64'hF5F50F33F5F53333;
defparam \i2c|master|Selector31~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y4_N56
dffeas \i2c|master|current_data[5] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\i2c|master|Selector31~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c|master|current_data[8]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|current_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|current_data[5] .is_wysiwyg = "true";
defparam \i2c|master|current_data[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N18
cyclonev_lcell_comb \WideOr2~0 (
// Equation(s):
// \WideOr2~0_combout  = ( count[0] & ( count[2] & ( !count[4] $ (((!count[3]) # (!count[1]))) ) ) ) # ( !count[0] & ( count[2] & ( (count[1] & ((count[4]) # (count[3]))) ) ) ) # ( count[0] & ( !count[2] & ( (count[3] & (count[4] & !count[1])) ) ) ) # ( 
// !count[0] & ( !count[2] & ( (count[3] & count[4]) ) ) )

	.dataa(!count[3]),
	.datab(gnd),
	.datac(!count[4]),
	.datad(!count[1]),
	.datae(!count[0]),
	.dataf(!count[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr2~0 .extended_lut = "off";
defparam \WideOr2~0 .lut_mask = 64'h05050500005F0F5A;
defparam \WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y4_N19
dffeas \i2c_data[13] (
	.clk(\clk_divider|i2c_clk~q ),
	.d(\WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i2c_data[13]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_data[13] .is_wysiwyg = "true";
defparam \i2c_data[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N24
cyclonev_lcell_comb \WideOr10~0 (
// Equation(s):
// \WideOr10~0_combout  = ( count[0] & ( count[3] & ( (!count[2] & (count[4] & count[1])) # (count[2] & ((!count[1]))) ) ) ) # ( !count[0] & ( count[3] & ( (count[1] & ((!count[2]) # (count[4]))) ) ) ) # ( count[0] & ( !count[3] & ( (!count[2] & (count[4] & 
// count[1])) # (count[2] & ((!count[1]))) ) ) ) # ( !count[0] & ( !count[3] & ( ((count[4] & count[1])) # (count[2]) ) ) )

	.dataa(!count[2]),
	.datab(!count[4]),
	.datac(gnd),
	.datad(!count[1]),
	.datae(!count[0]),
	.dataf(!count[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr10~0 .extended_lut = "off";
defparam \WideOr10~0 .lut_mask = 64'h5577552200BB5522;
defparam \WideOr10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y3_N25
dffeas \i2c_data[5] (
	.clk(\clk_divider|i2c_clk~q ),
	.d(\WideOr10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i2c_data[5]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_data[5] .is_wysiwyg = "true";
defparam \i2c_data[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N48
cyclonev_lcell_comb \i2c|master|Selector30~0 (
// Equation(s):
// \i2c|master|Selector30~0_combout  = ( !\i2c|master|state [2] & ( (((!\i2c|master|state [1])) # (\i2c|master|current_data [5])) ) ) # ( \i2c|master|state [2] & ( (!\i2c|master|command_index [1] & (((!\i2c|master|command_index[0]~DUPLICATE_q  & 
// (i2c_data[13])) # (\i2c|master|command_index[0]~DUPLICATE_q  & ((i2c_data[5])))))) # (\i2c|master|command_index [1] & ((((i2c_data[5]))))) ) )

	.dataa(!\i2c|master|command_index [1]),
	.datab(!\i2c|master|current_data [5]),
	.datac(!i2c_data[13]),
	.datad(!\i2c|master|command_index[0]~DUPLICATE_q ),
	.datae(!\i2c|master|state [2]),
	.dataf(!i2c_data[5]),
	.datag(!\i2c|master|state [1]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Selector30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Selector30~0 .extended_lut = "on";
defparam \i2c|master|Selector30~0 .lut_mask = 64'hF3F30A00F3F35FFF;
defparam \i2c|master|Selector30~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y4_N50
dffeas \i2c|master|current_data[6] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\i2c|master|Selector30~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c|master|current_data[8]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|current_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|current_data[6] .is_wysiwyg = "true";
defparam \i2c|master|current_data[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N15
cyclonev_lcell_comb \i2c|master|Selector29~0 (
// Equation(s):
// \i2c|master|Selector29~0_combout  = ( !\i2c|master|state [2] & ( (((!\i2c|master|state [1]) # ((\i2c|master|current_data [6])))) ) ) # ( \i2c|master|state [2] & ( (!\i2c|master|command_index [0] & (((!\i2c|master|command_index [1] & ((i2c_data[14]))) # 
// (\i2c|master|command_index [1] & (i2c_data[6]))))) # (\i2c|master|command_index [0] & (i2c_data[6])) ) )

	.dataa(!\i2c|master|command_index [0]),
	.datab(!i2c_data[6]),
	.datac(!i2c_data[14]),
	.datad(!\i2c|master|current_data [6]),
	.datae(!\i2c|master|state [2]),
	.dataf(!\i2c|master|command_index [1]),
	.datag(!\i2c|master|state [1]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Selector29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Selector29~0 .extended_lut = "on";
defparam \i2c|master|Selector29~0 .lut_mask = 64'hF0FF1B1BF0FF3333;
defparam \i2c|master|Selector29~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y4_N16
dffeas \i2c|master|current_data[7] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\i2c|master|Selector29~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c|master|current_data[8]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|current_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|current_data[7] .is_wysiwyg = "true";
defparam \i2c|master|current_data[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N9
cyclonev_lcell_comb \WideOr0~0 (
// Equation(s):
// \WideOr0~0_combout  = ( count[4] & ( count[0] ) ) # ( !count[4] & ( count[0] & ( (count[2] & (!count[1] & count[3])) ) ) ) # ( count[4] & ( !count[0] ) ) # ( !count[4] & ( !count[0] & ( (!count[2] & (!count[1] & !count[3])) ) ) )

	.dataa(!count[2]),
	.datab(!count[1]),
	.datac(!count[3]),
	.datad(gnd),
	.datae(!count[4]),
	.dataf(!count[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr0~0 .extended_lut = "off";
defparam \WideOr0~0 .lut_mask = 64'h8080FFFF0404FFFF;
defparam \WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y3_N11
dffeas \i2c_data[15] (
	.clk(\clk_divider|i2c_clk~q ),
	.d(\WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i2c_data[15]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_data[15] .is_wysiwyg = "true";
defparam \i2c_data[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N9
cyclonev_lcell_comb \i2c|master|Selector28~0 (
// Equation(s):
// \i2c|master|Selector28~0_combout  = ( i2c_data[15] & ( (!\i2c|master|current_data[8]~0_combout  & (!\i2c|master|current_data[8]~1_combout  & (i2c_data[7]))) # (\i2c|master|current_data[8]~0_combout  & (((\i2c|master|current_data [7])) # 
// (\i2c|master|current_data[8]~1_combout ))) ) ) # ( !i2c_data[15] & ( (!\i2c|master|current_data[8]~1_combout  & ((!\i2c|master|current_data[8]~0_combout  & (i2c_data[7])) # (\i2c|master|current_data[8]~0_combout  & ((\i2c|master|current_data [7]))))) ) )

	.dataa(!\i2c|master|current_data[8]~0_combout ),
	.datab(!\i2c|master|current_data[8]~1_combout ),
	.datac(!i2c_data[7]),
	.datad(!\i2c|master|current_data [7]),
	.datae(gnd),
	.dataf(!i2c_data[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Selector28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Selector28~0 .extended_lut = "off";
defparam \i2c|master|Selector28~0 .lut_mask = 64'h084C084C195D195D;
defparam \i2c|master|Selector28~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y4_N10
dffeas \i2c|master|current_data[8] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\i2c|master|Selector28~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c|master|current_data[8]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|current_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|current_data[8] .is_wysiwyg = "true";
defparam \i2c|master|current_data[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N15
cyclonev_lcell_comb \i2c|master|Selector10~0 (
// Equation(s):
// \i2c|master|Selector10~0_combout  = ( \i2c|master|state [1] & ( \i2c|master|state [3] & ( \i2c|master|i2c_sda~q  ) ) ) # ( !\i2c|master|state [1] & ( \i2c|master|state [3] & ( (!\i2c|master|state [2]) # (\i2c|master|i2c_sda~q ) ) ) ) # ( \i2c|master|state 
// [1] & ( !\i2c|master|state [3] & ( (!\i2c|master|state [2] & (\i2c|master|state [0] & \i2c|master|current_data [8])) ) ) ) # ( !\i2c|master|state [1] & ( !\i2c|master|state [3] & ( (!\i2c|master|state [2] & ((!\i2c|master|state [0]))) # (\i2c|master|state 
// [2] & (\i2c|master|i2c_sda~q )) ) ) )

	.dataa(!\i2c|master|state [2]),
	.datab(!\i2c|master|i2c_sda~q ),
	.datac(!\i2c|master|state [0]),
	.datad(!\i2c|master|current_data [8]),
	.datae(!\i2c|master|state [1]),
	.dataf(!\i2c|master|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Selector10~0 .extended_lut = "off";
defparam \i2c|master|Selector10~0 .lut_mask = 64'hB1B1000ABBBB3333;
defparam \i2c|master|Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y2_N31
dffeas \i2c|master|i2c_sda (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\i2c|master|Selector10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\sr_latch_n|output_Q~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|i2c_sda~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|i2c_sda .is_wysiwyg = "true";
defparam \i2c|master|i2c_sda .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N42
cyclonev_lcell_comb \i2c|master|i2c_scl~0 (
// Equation(s):
// \i2c|master|i2c_scl~0_combout  = ( \i2c|master|state [1] & ( \i2c|master|state [3] & ( \i2c|master|i2c_scl~q  ) ) ) # ( !\i2c|master|state [1] & ( \i2c|master|state [3] & ( ((!\sr_latch_n|output_Q~combout  & !\i2c|master|state [2])) # 
// (\i2c|master|i2c_scl~q ) ) ) ) # ( \i2c|master|state [1] & ( !\i2c|master|state [3] & ( (!\sr_latch_n|output_Q~combout  & (\i2c|master|state [0] & ((\i2c|master|state [2]) # (\i2c|master|i2c_scl~q )))) # (\sr_latch_n|output_Q~combout  & 
// (\i2c|master|i2c_scl~q )) ) ) ) # ( !\i2c|master|state [1] & ( !\i2c|master|state [3] & ( (!\sr_latch_n|output_Q~combout  & (((!\i2c|master|state [2]) # (!\i2c|master|state [0])))) # (\sr_latch_n|output_Q~combout  & (\i2c|master|i2c_scl~q )) ) ) )

	.dataa(!\i2c|master|i2c_scl~q ),
	.datab(!\sr_latch_n|output_Q~combout ),
	.datac(!\i2c|master|state [2]),
	.datad(!\i2c|master|state [0]),
	.datae(!\i2c|master|state [1]),
	.dataf(!\i2c|master|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|i2c_scl~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|i2c_scl~0 .extended_lut = "off";
defparam \i2c|master|i2c_scl~0 .lut_mask = 64'hDDD1115DD5D55555;
defparam \i2c|master|i2c_scl~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y2_N53
dffeas \i2c|master|i2c_scl (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\i2c|master|i2c_scl~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|i2c_scl~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|i2c_scl .is_wysiwyg = "true";
defparam \i2c|master|i2c_scl .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y23_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
