
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.011002                       # Number of seconds simulated
sim_ticks                                 11002253517                       # Number of ticks simulated
final_tick                               538104316425                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 197955                       # Simulator instruction rate (inst/s)
host_op_rate                                   249016                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 268253                       # Simulator tick rate (ticks/s)
host_mem_usage                               67371476                       # Number of bytes of host memory used
host_seconds                                 41014.40                       # Real time elapsed on the host
sim_insts                                  8118997802                       # Number of instructions simulated
sim_ops                                   10213255665                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       182400                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4096                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        88320                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       110976                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       355072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        88576                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       182400                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       178176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       314112                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1536512                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4096                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           36480                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       675200                       # Number of bytes written to this memory
system.physmem.bytes_written::total            675200                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1425                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           32                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          690                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          867                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         2774                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          692                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         1425                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         1392                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         2454                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 12004                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            5275                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 5275                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       407189                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     16578422                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       372287                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      8027446                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       453725                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     10086661                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       430457                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     32272661                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       442091                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data      8050714                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       407189                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     16578422                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       395555                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     16194500                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       407189                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     28549788                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               139654299                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       407189                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       372287                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       453725                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       430457                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       442091                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       407189                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       395555                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       407189                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3315684                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          61369246                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               61369246                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          61369246                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       407189                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     16578422                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       372287                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      8027446                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       453725                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     10086661                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       430457                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     32272661                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       442091                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data      8050714                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       407189                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     16578422                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       395555                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     16194500                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       407189                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     28549788                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              201023545                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus0.numCycles                26384302                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2072207                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1699822                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       204838                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       855449                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          809558                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          212176                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9063                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     19803819                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              11784702                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2072207                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1021734                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2592230                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         582496                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       1119041                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1221715                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       203482                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     23889344                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.603299                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.948719                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        21297114     89.15%     89.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          279913      1.17%     90.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          324686      1.36%     91.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          178269      0.75%     92.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          208303      0.87%     93.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          112768      0.47%     93.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           77436      0.32%     94.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          200175      0.84%     94.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1210680      5.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     23889344                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.078539                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.446656                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        19641687                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      1284653                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2571655                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        19244                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        372099                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       335487                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2155                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      14385505                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        11269                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        372099                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        19672514                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         365089                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       833520                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2561204                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        84912                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      14375761                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           21                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         21895                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        39644                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     19974469                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     66944077                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     66944077                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17025516                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         2948941                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3771                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2105                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           231109                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1375570                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       747702                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        19253                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       165092                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          14350087                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3777                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13548866                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18246                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      1814358                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      4212192                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          435                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     23889344                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.567151                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.258114                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     18178438     76.09%     76.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2299057      9.62%     85.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1234136      5.17%     90.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       853080      3.57%     94.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       745855      3.12%     97.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       382525      1.60%     99.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        91894      0.38%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        59984      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        44375      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     23889344                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           3311     11.19%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         12994     43.92%     55.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        13281     44.89%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     11339498     83.69%     83.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       212038      1.56%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1658      0.01%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1253968      9.26%     94.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       741704      5.47%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13548866                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.513520                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              29586                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002184                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     51034906                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     16168360                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13321855                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13578452                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        34118                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       246830                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           94                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          141                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        17158                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          829                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked          121                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        372099                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         316015                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        14208                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     14353883                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         6807                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1375570                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       747702                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2108                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9900                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          141                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       118278                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115297                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       233575                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13347317                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1177575                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       201547                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   19                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             1919051                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1866680                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            741476                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.505881                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13322132                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13321855                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7923006                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20751961                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.504916                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.381796                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12268683                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      2085339                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3342                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205881                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     23517245                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.521689                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.339469                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     18504562     78.69%     78.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2324364      9.88%     88.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       975197      4.15%     92.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       584325      2.48%     95.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       405512      1.72%     96.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       261486      1.11%     98.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       136905      0.58%     98.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       109110      0.46%     99.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       215784      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     23517245                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12268683                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1859284                       # Number of memory references committed
system.switch_cpus0.commit.loads              1128740                       # Number of loads committed
system.switch_cpus0.commit.membars               1668                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755764                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11060836                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       249611                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       215784                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            37655418                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           29080168                       # The number of ROB writes
system.switch_cpus0.timesIdled                 306267                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2494958                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12268683                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.638430                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.638430                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.379013                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.379013                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        60214975                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       18488420                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       13425196                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3338                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus1.numCycles                26384302                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2362058                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1966610                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       215819                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       901398                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          861408                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          254083                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        10031                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     20543058                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              12959670                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2362058                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1115491                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2700735                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         602860                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       1043669                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines          1276796                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       206173                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     24672527                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.645727                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.017643                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        21971792     89.05%     89.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          165299      0.67%     89.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          207753      0.84%     90.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          332578      1.35%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          139673      0.57%     92.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          178695      0.72%     93.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          208510      0.85%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           95867      0.39%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1372360      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     24672527                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.089525                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.491189                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        20421861                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      1176850                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2687725                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         1316                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        384773                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       359366                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          280                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      15842910                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1612                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        384773                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        20443053                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          66173                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1052546                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2667805                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        58170                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      15744370                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           12                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          8347                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        40445                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     21987644                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     73211732                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     73211732                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     18368661                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         3618974                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3794                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1973                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           204023                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1477363                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       770712                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8788                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       170889                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          15371681                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3810                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14735042                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        15501                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      1885233                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      3862325                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          133                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     24672527                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.597225                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.319510                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     18433713     74.71%     74.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2840892     11.51%     86.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1164662      4.72%     90.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       653143      2.65%     93.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       884154      3.58%     97.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       273426      1.11%     98.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       267483      1.08%     99.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       143679      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        11375      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     24672527                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         101710     78.92%     78.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         13993     10.86%     89.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        13177     10.22%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12411495     84.23%     84.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       201504      1.37%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1821      0.01%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1352137      9.18%     94.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       768085      5.21%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14735042                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.558478                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             128880                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008746                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     54286992                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     17260811                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14350315                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14863922                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        11009                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       283434                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           91                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        11954                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        384773                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          50452                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         6502                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     15375497                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        11909                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1477363                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       770712                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1973                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          5675                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            7                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           91                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       127243                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       121813                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       249056                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14478748                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1329402                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       256294                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2097376                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2047010                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            767974                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.548764                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14350407                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14350315                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8596814                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         23094286                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.543896                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.372249                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10686601                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     13168329                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      2207232                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3677                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       217465                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     24287754                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.542180                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.362275                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     18715529     77.06%     77.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2823508     11.63%     88.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      1025312      4.22%     92.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       510321      2.10%     95.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       467548      1.93%     96.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       196601      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       194499      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        92445      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       261991      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     24287754                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10686601                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      13168329                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1952683                       # Number of memory references committed
system.switch_cpus1.commit.loads              1193925                       # Number of loads committed
system.switch_cpus1.commit.membars               1834                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1908688                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11855771                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       271910                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       261991                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            39401246                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           31135922                       # The number of ROB writes
system.switch_cpus1.timesIdled                 313399                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1711775                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10686601                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             13168329                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10686601                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.468914                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.468914                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.405036                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.405036                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        65144289                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20051812                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       14649600                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3674                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus2.numCycles                26384302                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         2144713                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      1754842                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       210803                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       880124                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          841953                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          221480                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9638                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     20640441                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              11991886                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            2144713                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1063433                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2502927                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         576150                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        565576                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines          1263995                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       210816                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     24071558                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.611727                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.953533                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        21568631     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          116954      0.49%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          186170      0.77%     90.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          250846      1.04%     91.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          257481      1.07%     92.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          218581      0.91%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          121032      0.50%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          180534      0.75%     95.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1171329      4.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     24071558                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.081287                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.454508                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        20429898                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       778217                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2498143                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         2947                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        362351                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       352765                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          263                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      14711484                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1546                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        362351                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        20486210                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         143048                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       506321                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2445444                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       128182                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      14705165                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           22                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         18698                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        55178                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     20523936                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     68406108                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     68406108                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17775298                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         2748638                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3627                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1877                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           384621                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1376929                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       745303                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         8810                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       179743                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          14685205                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3641                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         13942111                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         2161                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      1627943                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      3905406                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          113                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     24071558                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.579194                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.270442                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     18169371     75.48%     75.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      2428280     10.09%     85.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1231994      5.12%     90.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       926036      3.85%     94.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       726249      3.02%     97.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       293574      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       186668      0.78%     99.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        96227      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        13159      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     24071558                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           2485     10.60%     10.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          8537     36.41%     47.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        12427     53.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     11725131     84.10%     84.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       208156      1.49%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1748      0.01%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1264186      9.07%     94.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       742890      5.33%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      13942111                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.528424                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              23449                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001682                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     51981390                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     16316845                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     13730529                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      13965560                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        28923                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       221891                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           59                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        10521                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        362351                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         112099                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        12647                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     14688871                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         6133                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1376929                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       745303                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1879                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         10709                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           59                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       121867                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       118940                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       240807                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     13747880                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1189774                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       194231                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   25                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             1932604                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1954354                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            742830                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.521063                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              13730662                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             13730529                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          7883521                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         21236679                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.520405                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.371222                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10362493                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12751295                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      1937576                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3528                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       213232                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     23709207                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.537820                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.385710                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     18475046     77.92%     77.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2595575     10.95%     88.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       979374      4.13%     93.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       466821      1.97%     94.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       395555      1.67%     96.64% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       226000      0.95%     97.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       196647      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        89105      0.38%     98.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       285084      1.20%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     23709207                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10362493                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12751295                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1889820                       # Number of memory references committed
system.switch_cpus2.commit.loads              1155038                       # Number of loads committed
system.switch_cpus2.commit.membars               1760                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1838920                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11488699                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       262627                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       285084                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            38112916                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           29740111                       # The number of ROB writes
system.switch_cpus2.timesIdled                 314540                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2312744                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10362493                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12751295                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10362493                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.546135                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.546135                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.392752                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.392752                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        61876870                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       19127651                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       13640294                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3524                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus3.numCycles                26384302                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         1966290                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1773813                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       105398                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       747435                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          700692                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          108380                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         4615                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     20833670                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              12369622                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            1966290                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       809072                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2444815                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         331833                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       1313212                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1197700                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       105674                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     24815545                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.584952                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.904387                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        22370730     90.15%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           86946      0.35%     90.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          178223      0.72%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           74578      0.30%     91.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          405401      1.63%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          360922      1.45%     94.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           70000      0.28%     94.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          147389      0.59%     95.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1121356      4.52%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     24815545                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.074525                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.468825                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        20695695                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      1452777                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2435675                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         7792                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        223601                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       172835                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          247                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      14506432                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1516                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        223601                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        20719210                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1265848                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       111724                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2421549                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        73606                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      14497440                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          113                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         32417                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        26129                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents         1042                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     17032310                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     68279734                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     68279734                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     15065934                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         1966376                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         1691                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          860                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           181728                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      3417013                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      1726722                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        15538                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        83481                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          14466926                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         1698                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         13894808                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         8028                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      1141372                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      2747933                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     24815545                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.559924                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.355349                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     19861130     80.04%     80.04% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1491895      6.01%     86.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1221416      4.92%     90.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       527530      2.13%     93.09% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       664900      2.68%     95.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       638720      2.57%     98.35% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       363408      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        28525      0.11%     99.93% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        18021      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     24815545                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          35143     11.17%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        271473     86.31%     97.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         7910      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      8721825     62.77%     62.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       121474      0.87%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          831      0.01%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      3328448     23.95%     87.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      1722230     12.39%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      13894808                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.526632                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             314526                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.022636                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     52927715                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     15610367                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13773965                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      14209334                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        25245                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       137260                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           58                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          373                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        11844                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads         1231                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        223601                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        1221062                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        20208                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     14468641                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts          175                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      3417013                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      1726722                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          860                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         13392                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           12                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          373                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        60752                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        62584                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       123336                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13796008                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      3317336                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        98800                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   17                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             5039356                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1806822                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           1722020                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.522887                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13774422                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13773965                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          7442533                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         14686675                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.522052                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.506754                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     11180156                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     13138422                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      1331737                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         1679                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       107472                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     24591944                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.534257                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.356504                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     19821328     80.60%     80.60% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      1745460      7.10%     87.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       817824      3.33%     91.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       806393      3.28%     94.30% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       220279      0.90%     95.20% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       932264      3.79%     98.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        70181      0.29%     99.28% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        51107      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       127108      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     24591944                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     11180156                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      13138422                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               4994631                       # Number of memory references committed
system.switch_cpus3.commit.loads              3279753                       # Number of loads committed
system.switch_cpus3.commit.membars                838                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1734700                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11683541                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       127266                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       127108                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            38934956                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           29163951                       # The number of ROB writes
system.switch_cpus3.timesIdled                 454933                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1568757                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           11180156                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             13138422                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     11180156                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.359923                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.359923                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.423743                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.423743                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        68192662                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       16004718                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       17260302                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          1676                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus4.numCycles                26384302                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         2361722                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1966290                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       216241                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       901188                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          862019                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          253960                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        10035                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     20544273                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              12955150                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            2361722                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      1115979                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2700143                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         603239                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       1040963                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus4.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus4.fetch.CacheLines          1277203                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       206725                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     24670404                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.645562                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     2.017445                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        21970261     89.06%     89.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          165456      0.67%     89.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          208466      0.85%     90.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          332138      1.35%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          139189      0.56%     92.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          178926      0.73%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          208074      0.84%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           95507      0.39%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         1372387      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     24670404                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.089512                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.491017                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        20422731                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      1174373                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2687270                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         1304                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        384724                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       359316                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          289                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      15838483                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1672                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        384724                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        20444003                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          66167                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      1049862                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2667265                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        58376                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      15740846                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents           19                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents          8243                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        40603                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands     21980243                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     73197203                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     73197203                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     18367322                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         3612896                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         3812                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         1991                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           205732                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      1477519                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       770331                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         8483                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       172011                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          15367543                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         3828                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         14732557                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        15622                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      1883285                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      3855357                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved          151                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     24670404                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.597175                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.319334                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     18430809     74.71%     74.71% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      2843127     11.52%     86.23% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1163524      4.72%     90.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       653610      2.65%     93.60% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       883948      3.58%     97.18% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       272930      1.11%     98.29% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       267517      1.08%     99.37% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7       143504      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        11435      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     24670404                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu         101733     78.93%     78.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         13989     10.85%     89.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        13173     10.22%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     12410205     84.24%     84.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       201340      1.37%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         1821      0.01%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      1351444      9.17%     94.79% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       767747      5.21%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      14732557                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.558383                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             128895                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.008749                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     54280031                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     17254748                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     14347898                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      14861452                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        10776                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       283667                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           94                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        11613                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        384724                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles          50567                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         6435                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     15371378                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts        11791                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      1477519                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       770331                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         1991                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          5567                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            5                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           94                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       127382                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       122064                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       249446                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     14476484                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      1329112                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       256069                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             2096757                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         2046683                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            767645                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.548678                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              14347995                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             14347898                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          8595491                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         23091659                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.543804                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.372234                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     10685831                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     13167390                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      2204037                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         3677                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       217876                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     24285680                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.542187                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.362175                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     18713083     77.05%     77.05% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      2823904     11.63%     88.68% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      1025508      4.22%     92.90% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       510442      2.10%     95.01% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       467585      1.93%     96.93% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       196468      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       194248      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        92560      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       261882      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     24285680                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     10685831                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      13167390                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               1952567                       # Number of memory references committed
system.switch_cpus4.commit.loads              1193852                       # Number of loads committed
system.switch_cpus4.commit.membars               1834                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1908544                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         11854939                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       271894                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       261882                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            39395147                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           31127608                       # The number of ROB writes
system.switch_cpus4.timesIdled                 313742                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                1713898                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           10685831                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             13167390                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     10685831                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.469092                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.469092                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.405007                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.405007                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        65134707                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       20047840                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       14644333                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          3674                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus5.numCycles                26384302                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         2072836                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1700326                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       204895                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       855717                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          809819                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          212246                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         9066                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     19809706                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              11788032                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            2072836                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      1022065                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2592987                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         582668                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       1105484                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines          1222076                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       203539                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     23882545                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.603645                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.949218                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        21289558     89.14%     89.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          279981      1.17%     90.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          324781      1.36%     91.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          178330      0.75%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          208385      0.87%     93.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          112801      0.47%     93.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           77458      0.32%     94.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          200251      0.84%     94.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         1211000      5.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     23882545                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.078563                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.446782                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        19647547                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      1271121                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2572410                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        19248                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        372213                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       335594                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred         2155                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      14389685                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts        11269                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        372213                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        19678378                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         354795                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       830281                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2561959                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        84913                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      14379939                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents           21                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         21887                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        39651                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands     19980112                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     66963503                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     66963503                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     17030241                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         2949828                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         3772                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         2105                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           231138                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      1375987                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       747921                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        19256                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       165131                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          14354254                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         3777                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         13552745                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        18248                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      1814986                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      4213598                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved          435                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     23882545                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.567475                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.258405                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     18170037     76.08%     76.08% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      2299676      9.63%     85.71% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1234497      5.17%     90.88% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       853307      3.57%     94.45% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       746087      3.12%     97.58% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       382632      1.60%     99.18% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        91910      0.38%     99.56% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        60006      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        44393      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     23882545                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           3323     11.22%     11.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         13003     43.91%     55.13% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        13287     44.87%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     11342752     83.69%     83.69% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       212075      1.56%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         1659      0.01%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      1254335      9.26%     94.53% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       741924      5.47%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      13552745                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.513667                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              29613                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.002185                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     51035888                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     16173155                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     13325675                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      13582358                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        34118                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       246908                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           94                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          141                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        17161                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads          829                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked          122                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        372213                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         305712                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        14205                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     14358050                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts         6811                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      1375987                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       747921                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         2108                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          9901                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          141                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       118313                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       115329                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       233642                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     13351149                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      1177925                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       201588                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   19                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             1919621                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         1867246                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            741696                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.506026                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              13325952                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             13325675                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          7925195                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         20757868                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.505061                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.381792                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     10002776                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     12272162                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      2086008                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         3342                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       205939                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     23510331                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.521990                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.339796                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     18496215     78.67%     78.67% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      2325032      9.89%     88.56% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       975470      4.15%     92.71% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       584498      2.49%     95.20% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       405643      1.73%     96.92% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       261557      1.11%     98.04% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       136933      0.58%     98.62% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       109123      0.46%     99.08% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       215860      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     23510331                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     10002776                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      12272162                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               1859835                       # Number of memory references committed
system.switch_cpus5.commit.loads              1129075                       # Number of loads committed
system.switch_cpus5.commit.membars               1668                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1756300                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         11063962                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       249691                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       215860                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            37652576                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           29088598                       # The number of ROB writes
system.switch_cpus5.timesIdled                 306357                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                2501757                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           10002776                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             12272162                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     10002776                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.637698                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.637698                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.379118                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.379118                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        60232184                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       18493580                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       13429006                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          3338                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus6.numCycles                26384302                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         2072400                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1699927                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       204892                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       854646                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          808784                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          212419                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         9057                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     19813037                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              11790967                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            2072400                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      1021203                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2593104                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         583800                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       1143411                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines          1222505                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       203626                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     23925028                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.602828                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.948257                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        21331924     89.16%     89.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          279954      1.17%     90.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          324347      1.36%     91.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          178085      0.74%     92.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          208350      0.87%     93.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          112691      0.47%     93.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           77003      0.32%     94.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          200501      0.84%     94.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         1212173      5.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     23925028                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.078547                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.446893                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        19650729                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      1309126                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2572644                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        19197                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        373326                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       335476                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred         2151                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      14396213                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts        11340                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        373326                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        19681514                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         335769                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       887098                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2562153                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        85162                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      14386611                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents           20                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         21642                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        39940                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands     19991287                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     66997507                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     66997507                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     17029608                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         2961676                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         3886                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         2222                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           231267                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      1377853                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       748232                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        19824                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       165007                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          14361523                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         3890                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         13556140                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        18464                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      1824798                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      4239670                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved          547                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     23925028                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.566609                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.257854                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     18211391     76.12%     76.12% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      2301073      9.62%     85.74% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1234404      5.16%     90.90% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       851760      3.56%     94.46% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       746998      3.12%     97.58% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       382769      1.60%     99.18% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        91863      0.38%     99.56% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        60196      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        44574      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     23925028                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu           3269     11.03%     11.03% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         13039     43.98%     55.01% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        13339     44.99%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     11344304     83.68%     83.68% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       212125      1.56%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         1659      0.01%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      1255832      9.26%     94.52% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       742220      5.48%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      13556140                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.513796                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              29647                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002187                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     51085419                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     16190341                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     13327941                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      13585787                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        34018                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       248816                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           90                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          135                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        17491                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads          829                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked          119                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        373326                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         288407                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        13802                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     14365433                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts         6273                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      1377853                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       748232                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         2221                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          9421                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          135                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       118373                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       115435                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       233808                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     13353805                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      1178241                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       202335                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   20                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             1920220                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         1866886                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            741979                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.506127                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              13328209                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             13327941                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          7925642                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         20764389                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.505147                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.381694                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     10002416                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     12271721                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      2093825                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         3343                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       205976                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     23551702                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.521055                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.338842                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     18537862     78.71%     78.71% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      2324806      9.87%     88.58% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       975851      4.14%     92.73% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       584104      2.48%     95.21% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       405748      1.72%     96.93% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       261265      1.11%     98.04% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       136899      0.58%     98.62% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       109146      0.46%     99.08% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       216021      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     23551702                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     10002416                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      12271721                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               1859778                       # Number of memory references committed
system.switch_cpus6.commit.loads              1129037                       # Number of loads committed
system.switch_cpus6.commit.membars               1668                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1756231                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         11063572                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       249683                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       216021                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            37701162                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           29104430                       # The number of ROB writes
system.switch_cpus6.timesIdled                 306218                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                2459274                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           10002416                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             12271721                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     10002416                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.637793                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.637793                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.379105                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.379105                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        60243822                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       18498196                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       13432166                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          3340                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus7.numCycles                26384302                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         2039947                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1668635                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       201789                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       838653                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          801185                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          209244                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         9061                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     19787263                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              11579902                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            2039947                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      1010429                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2424282                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         588578                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        559940                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines          1219022                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       202856                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     23153942                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.611096                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.960904                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        20729660     89.53%     89.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          131917      0.57%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          206600      0.89%     90.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          329110      1.42%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          136215      0.59%     93.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          152470      0.66%     93.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          163690      0.71%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          106762      0.46%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         1197518      5.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     23153942                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.077317                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.438894                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        19603030                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       746063                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2416469                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         6200                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        382179                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       333973                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          279                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      14137344                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1644                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        382179                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        19634365                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         190026                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       467619                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2391778                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        87962                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      14127169                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents         3195                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         24117                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        32969                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents         4703                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands     19611921                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     65715144                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     65715144                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     16688619                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         2923268                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         3626                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         2009                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           265555                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      1347295                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       723263                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        21689                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       164075                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          14105704                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         3636                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         13329352                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        17145                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      1818784                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      4092281                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved          381                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     23153942                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.575684                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.268599                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     17534807     75.73%     75.73% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      2255882      9.74%     85.47% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1231234      5.32%     90.79% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       842367      3.64%     94.43% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       785741      3.39%     97.82% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       225524      0.97%     98.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       176977      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        59825      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        41585      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     23153942                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu           3190     12.74%     12.74% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          9735     38.88%     51.63% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        12111     48.37%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     11166188     83.77%     83.77% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       210847      1.58%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         1614      0.01%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      1232236      9.24%     94.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       718467      5.39%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      13329352                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.505200                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              25036                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001878                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     49854827                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     15928273                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     13110617                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      13354388                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        39153                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       245709                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           40                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          156                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        22788                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads          863                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        382179                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         127025                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        12368                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     14109360                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts         5676                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      1347295                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       723263                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         2010                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          9196                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          156                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       116622                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       115938                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       232560                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     13136086                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      1158036                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       193266                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   20                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             1876112                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         1847379                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            718076                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.497875                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              13110845                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             13110617                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          7666191                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         20029771                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.496910                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.382740                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      9803191                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     12016241                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      2093142                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         3255                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       205734                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     22771763                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.527682                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.380297                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     17892249     78.57%     78.57% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      2363322     10.38%     88.95% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       920644      4.04%     92.99% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       495509      2.18%     95.17% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       370297      1.63%     96.80% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       207593      0.91%     97.71% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       128482      0.56%     98.27% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       114277      0.50%     98.77% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       279390      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     22771763                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      9803191                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      12016241                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               1802055                       # Number of memory references committed
system.switch_cpus7.commit.loads              1101580                       # Number of loads committed
system.switch_cpus7.commit.membars               1624                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1724768                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         10827689                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       244153                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       279390                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            36601691                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           28601017                       # The number of ROB writes
system.switch_cpus7.timesIdled                 321934                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                3230360                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            9803191                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             12016241                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      9803191                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.691399                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.691399                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.371554                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.371554                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        59234659                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       18175521                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       13184475                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          3252                       # number of misc regfile writes
system.l20.replacements                          1460                       # number of replacements
system.l20.tagsinuse                      4095.446863                       # Cycle average of tags in use
system.l20.total_refs                          347245                       # Total number of references to valid blocks.
system.l20.sampled_refs                          5556                       # Sample count of references to valid blocks.
system.l20.avg_refs                         62.499100                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          147.519555                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    29.135035                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   694.491321                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3224.300952                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.036016                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.007113                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.169554                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.787183                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999865                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         4265                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   4266                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            2445                       # number of Writeback hits
system.l20.Writeback_hits::total                 2445                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           15                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         4280                       # number of demand (read+write) hits
system.l20.demand_hits::total                    4281                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         4280                       # number of overall hits
system.l20.overall_hits::total                   4281                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           35                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1423                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1458                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data            2                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           35                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1425                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1460                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           35                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1425                       # number of overall misses
system.l20.overall_misses::total                 1460                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     31111299                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    726593652                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      757704951                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data      1165598                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total      1165598                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     31111299                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    727759250                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       758870549                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     31111299                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    727759250                       # number of overall miss cycles
system.l20.overall_miss_latency::total      758870549                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           36                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         5688                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               5724                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         2445                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             2445                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           17                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               17                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           36                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         5705                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                5741                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           36                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         5705                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               5741                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.250176                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.254717                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data     0.117647                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total        0.117647                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.249781                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.254311                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.249781                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.254311                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 888894.257143                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 510606.923401                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 519687.895062                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data       582799                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total       582799                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 888894.257143                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 510708.245614                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 519774.348630                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 888894.257143                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 510708.245614                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 519774.348630                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 927                       # number of writebacks
system.l20.writebacks::total                      927                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           35                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1423                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1458                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data            2                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           35                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1425                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1460                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           35                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1425                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1460                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     28598299                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    624387339                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    652985638                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data      1021998                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total      1021998                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     28598299                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    625409337                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    654007636                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     28598299                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    625409337                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    654007636                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.250176                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.254717                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.117647                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total     0.117647                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.249781                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.254311                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.249781                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.254311                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 817094.257143                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 438782.388616                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 447863.949246                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data       510999                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total       510999                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 817094.257143                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 438883.745263                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 447950.435616                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 817094.257143                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 438883.745263                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 447950.435616                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           722                       # number of replacements
system.l21.tagsinuse                      4095.331615                       # Cycle average of tags in use
system.l21.total_refs                          253697                       # Total number of references to valid blocks.
system.l21.sampled_refs                          4818                       # Sample count of references to valid blocks.
system.l21.avg_refs                         52.656081                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          122.331615                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    29.797671                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   331.851598                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3611.350731                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.029866                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.007275                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.081018                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.881677                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999837                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         3172                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3174                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1028                       # number of Writeback hits
system.l21.Writeback_hits::total                 1028                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           19                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   19                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         3191                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3193                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         3191                       # number of overall hits
system.l21.overall_hits::total                   3193                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           32                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          690                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  722                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           32                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          690                       # number of demand (read+write) misses
system.l21.demand_misses::total                   722                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           32                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          690                       # number of overall misses
system.l21.overall_misses::total                  722                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     50511144                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    323989992                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      374501136                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     50511144                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    323989992                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       374501136                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     50511144                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    323989992                       # number of overall miss cycles
system.l21.overall_miss_latency::total      374501136                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           34                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         3862                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               3896                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1028                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1028                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           19                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               19                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           34                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         3881                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                3915                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           34                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         3881                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               3915                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.941176                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.178664                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.185318                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.941176                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.177789                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.184419                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.941176                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.177789                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.184419                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 1578473.250000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 469550.713043                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 518699.634349                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 1578473.250000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 469550.713043                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 518699.634349                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 1578473.250000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 469550.713043                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 518699.634349                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 428                       # number of writebacks
system.l21.writebacks::total                      428                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           32                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          690                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             722                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           32                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          690                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              722                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           32                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          690                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             722                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     48206044                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    274157465                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    322363509                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     48206044                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    274157465                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    322363509                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     48206044                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    274157465                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    322363509                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.941176                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.178664                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.185318                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.941176                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.177789                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.184419                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.941176                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.177789                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.184419                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 1506438.875000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 397329.659420                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 446486.854571                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 1506438.875000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 397329.659420                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 446486.854571                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 1506438.875000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 397329.659420                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 446486.854571                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           907                       # number of replacements
system.l22.tagsinuse                      4095.294874                       # Cycle average of tags in use
system.l22.total_refs                          265956                       # Total number of references to valid blocks.
system.l22.sampled_refs                          5003                       # Sample count of references to valid blocks.
system.l22.avg_refs                         53.159304                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           79.206039                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    32.906284                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   413.511240                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3569.671312                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.019337                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.008034                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.100955                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.871502                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999828                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         3322                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   3324                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            1022                       # number of Writeback hits
system.l22.Writeback_hits::total                 1022                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           18                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   18                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         3340                       # number of demand (read+write) hits
system.l22.demand_hits::total                    3342                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         3340                       # number of overall hits
system.l22.overall_hits::total                   3342                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           39                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          868                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  907                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           39                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          868                       # number of demand (read+write) misses
system.l22.demand_misses::total                   907                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           39                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          868                       # number of overall misses
system.l22.overall_misses::total                  907                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     39589894                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    406004924                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      445594818                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     39589894                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    406004924                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       445594818                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     39589894                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    406004924                       # number of overall miss cycles
system.l22.overall_miss_latency::total      445594818                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           41                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         4190                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               4231                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         1022                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             1022                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           18                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               18                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           41                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         4208                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                4249                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           41                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         4208                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               4249                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.951220                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.207160                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.214370                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.951220                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.206274                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.213462                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.951220                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.206274                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.213462                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 1015125.487179                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 467747.608295                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 491284.253583                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 1015125.487179                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 467747.608295                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 491284.253583                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 1015125.487179                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 467747.608295                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 491284.253583                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 481                       # number of writebacks
system.l22.writebacks::total                      481                       # number of writebacks
system.l22.ReadReq_mshr_hits::switch_cpus2.data            1                       # number of ReadReq MSHR hits
system.l22.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l22.demand_mshr_hits::switch_cpus2.data            1                       # number of demand (read+write) MSHR hits
system.l22.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l22.overall_mshr_hits::switch_cpus2.data            1                       # number of overall MSHR hits
system.l22.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           39                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          867                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             906                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           39                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          867                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              906                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           39                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          867                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             906                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     36789694                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    342841524                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    379631218                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     36789694                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    342841524                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    379631218                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     36789694                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    342841524                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    379631218                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.951220                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.206921                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.214134                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.951220                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.206036                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.213227                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.951220                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.206036                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.213227                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 943325.487179                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 395434.283737                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 419019.004415                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 943325.487179                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 395434.283737                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 419019.004415                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 943325.487179                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 395434.283737                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 419019.004415                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          2811                       # number of replacements
system.l23.tagsinuse                      4095.879671                       # Cycle average of tags in use
system.l23.total_refs                          325966                       # Total number of references to valid blocks.
system.l23.sampled_refs                          6907                       # Sample count of references to valid blocks.
system.l23.avg_refs                         47.193572                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           11.810634                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    27.696874                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  1324.817080                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          2731.555083                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.002883                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.006762                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.323442                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.666884                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999971                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         5272                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   5273                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            2253                       # number of Writeback hits
system.l23.Writeback_hits::total                 2253                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data            9                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                    9                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         5281                       # number of demand (read+write) hits
system.l23.demand_hits::total                    5282                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         5281                       # number of overall hits
system.l23.overall_hits::total                   5282                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           37                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         2774                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 2811                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           37                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         2774                       # number of demand (read+write) misses
system.l23.demand_misses::total                  2811                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           37                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         2774                       # number of overall misses
system.l23.overall_misses::total                 2811                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     31901695                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   1431384380                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     1463286075                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     31901695                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   1431384380                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      1463286075                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     31901695                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   1431384380                       # number of overall miss cycles
system.l23.overall_miss_latency::total     1463286075                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           38                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         8046                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               8084                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         2253                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             2253                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            9                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                9                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           38                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         8055                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                8093                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           38                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         8055                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               8093                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.973684                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.344768                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.347724                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.973684                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.344382                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.347337                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.973684                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.344382                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.347337                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 862207.972973                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 516000.136986                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 520557.123799                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 862207.972973                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 516000.136986                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 520557.123799                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 862207.972973                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 516000.136986                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 520557.123799                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 630                       # number of writebacks
system.l23.writebacks::total                      630                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           37                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         2774                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            2811                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           37                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         2774                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             2811                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           37                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         2774                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            2811                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     29244136                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   1232102567                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   1261346703                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     29244136                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   1232102567                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   1261346703                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     29244136                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   1232102567                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   1261346703                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.344768                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.347724                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.973684                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.344382                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.347337                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.973684                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.344382                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.347337                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 790382.054054                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 444160.983057                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 448718.144077                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 790382.054054                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 444160.983057                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 448718.144077                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 790382.054054                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 444160.983057                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 448718.144077                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                           730                       # number of replacements
system.l24.tagsinuse                      4095.426741                       # Cycle average of tags in use
system.l24.total_refs                          253702                       # Total number of references to valid blocks.
system.l24.sampled_refs                          4826                       # Sample count of references to valid blocks.
system.l24.avg_refs                         52.569830                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks          122.426741                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    32.787037                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data   333.308458                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          3606.904505                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.029889                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.008005                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.081374                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.880592                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999860                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            2                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data         3175                       # number of ReadReq hits
system.l24.ReadReq_hits::total                   3177                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks            1030                       # number of Writeback hits
system.l24.Writeback_hits::total                 1030                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data           16                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                   16                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            2                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data         3191                       # number of demand (read+write) hits
system.l24.demand_hits::total                    3193                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            2                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data         3191                       # number of overall hits
system.l24.overall_hits::total                   3193                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           38                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data          692                       # number of ReadReq misses
system.l24.ReadReq_misses::total                  730                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           38                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data          692                       # number of demand (read+write) misses
system.l24.demand_misses::total                   730                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           38                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data          692                       # number of overall misses
system.l24.overall_misses::total                  730                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     53009796                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data    324404655                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total      377414451                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     53009796                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data    324404655                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total       377414451                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     53009796                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data    324404655                       # number of overall miss cycles
system.l24.overall_miss_latency::total      377414451                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           40                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data         3867                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total               3907                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks         1030                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total             1030                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data           16                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total               16                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           40                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data         3883                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                3923                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           40                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data         3883                       # number of overall (read+write) accesses
system.l24.overall_accesses::total               3923                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.950000                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.178950                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.186844                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.950000                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.178213                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.186082                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.950000                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.178213                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.186082                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 1394994.631579                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 468792.854046                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 517006.097260                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 1394994.631579                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 468792.854046                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 517006.097260                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 1394994.631579                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 468792.854046                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 517006.097260                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                 433                       # number of writebacks
system.l24.writebacks::total                      433                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           38                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data          692                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total             730                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           38                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data          692                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total              730                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           38                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data          692                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total             730                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     50279563                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data    274698895                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total    324978458                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     50279563                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data    274698895                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total    324978458                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     50279563                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data    274698895                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total    324978458                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.950000                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.178950                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.186844                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.950000                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.178213                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.186082                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.950000                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.178213                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.186082                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 1323146.394737                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 396963.721098                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 445175.969863                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 1323146.394737                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 396963.721098                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 445175.969863                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 1323146.394737                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 396963.721098                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 445175.969863                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                          1460                       # number of replacements
system.l25.tagsinuse                      4095.447621                       # Cycle average of tags in use
system.l25.total_refs                          347245                       # Total number of references to valid blocks.
system.l25.sampled_refs                          5556                       # Sample count of references to valid blocks.
system.l25.avg_refs                         62.499100                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks          147.517889                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    29.135826                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data   694.628614                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          3224.165292                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.036015                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.007113                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.169587                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.787150                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999865                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data         4265                       # number of ReadReq hits
system.l25.ReadReq_hits::total                   4266                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks            2445                       # number of Writeback hits
system.l25.Writeback_hits::total                 2445                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data           15                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data         4280                       # number of demand (read+write) hits
system.l25.demand_hits::total                    4281                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data         4280                       # number of overall hits
system.l25.overall_hits::total                   4281                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           35                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data         1423                       # number of ReadReq misses
system.l25.ReadReq_misses::total                 1458                       # number of ReadReq misses
system.l25.ReadExReq_misses::switch_cpus5.data            2                       # number of ReadExReq misses
system.l25.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l25.demand_misses::switch_cpus5.inst           35                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data         1425                       # number of demand (read+write) misses
system.l25.demand_misses::total                  1460                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           35                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data         1425                       # number of overall misses
system.l25.overall_misses::total                 1460                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     31899431                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data    722629888                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total      754529319                       # number of ReadReq miss cycles
system.l25.ReadExReq_miss_latency::switch_cpus5.data      1157694                       # number of ReadExReq miss cycles
system.l25.ReadExReq_miss_latency::total      1157694                       # number of ReadExReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     31899431                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data    723787582                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total       755687013                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     31899431                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data    723787582                       # number of overall miss cycles
system.l25.overall_miss_latency::total      755687013                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           36                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data         5688                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total               5724                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks         2445                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total             2445                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data           17                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total               17                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           36                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data         5705                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                5741                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           36                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data         5705                       # number of overall (read+write) accesses
system.l25.overall_accesses::total               5741                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.972222                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.250176                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.254717                       # miss rate for ReadReq accesses
system.l25.ReadExReq_miss_rate::switch_cpus5.data     0.117647                       # miss rate for ReadExReq accesses
system.l25.ReadExReq_miss_rate::total        0.117647                       # miss rate for ReadExReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.972222                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.249781                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.254311                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.972222                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.249781                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.254311                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 911412.314286                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 507821.425158                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 517509.820988                       # average ReadReq miss latency
system.l25.ReadExReq_avg_miss_latency::switch_cpus5.data       578847                       # average ReadExReq miss latency
system.l25.ReadExReq_avg_miss_latency::total       578847                       # average ReadExReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 911412.314286                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 507921.110175                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 517593.844521                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 911412.314286                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 507921.110175                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 517593.844521                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                 927                       # number of writebacks
system.l25.writebacks::total                      927                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           35                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data         1423                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total            1458                       # number of ReadReq MSHR misses
system.l25.ReadExReq_mshr_misses::switch_cpus5.data            2                       # number of ReadExReq MSHR misses
system.l25.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           35                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data         1425                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total             1460                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           35                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data         1425                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total            1460                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     29386006                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data    620443144                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total    649829150                       # number of ReadReq MSHR miss cycles
system.l25.ReadExReq_mshr_miss_latency::switch_cpus5.data      1014094                       # number of ReadExReq MSHR miss cycles
system.l25.ReadExReq_mshr_miss_latency::total      1014094                       # number of ReadExReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     29386006                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data    621457238                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total    650843244                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     29386006                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data    621457238                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total    650843244                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.250176                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.254717                       # mshr miss rate for ReadReq accesses
system.l25.ReadExReq_mshr_miss_rate::switch_cpus5.data     0.117647                       # mshr miss rate for ReadExReq accesses
system.l25.ReadExReq_mshr_miss_rate::total     0.117647                       # mshr miss rate for ReadExReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.972222                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.249781                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.254311                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.972222                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.249781                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.254311                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 839600.171429                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 436010.642305                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 445699.005487                       # average ReadReq mshr miss latency
system.l25.ReadExReq_avg_mshr_miss_latency::switch_cpus5.data       507047                       # average ReadExReq mshr miss latency
system.l25.ReadExReq_avg_mshr_miss_latency::total       507047                       # average ReadExReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 839600.171429                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 436110.342456                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 445783.043836                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 839600.171429                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 436110.342456                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 445783.043836                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                          1426                       # number of replacements
system.l26.tagsinuse                      4095.485454                       # Cycle average of tags in use
system.l26.total_refs                          347230                       # Total number of references to valid blocks.
system.l26.sampled_refs                          5522                       # Sample count of references to valid blocks.
system.l26.avg_refs                         62.881202                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks          147.431856                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    28.888179                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data   684.062974                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          3235.102445                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.035994                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.007053                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.167008                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.789820                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999874                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data         4252                       # number of ReadReq hits
system.l26.ReadReq_hits::total                   4253                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks            2443                       # number of Writeback hits
system.l26.Writeback_hits::total                 2443                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data           15                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data         4267                       # number of demand (read+write) hits
system.l26.demand_hits::total                    4268                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data         4267                       # number of overall hits
system.l26.overall_hits::total                   4268                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           34                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data         1390                       # number of ReadReq misses
system.l26.ReadReq_misses::total                 1424                       # number of ReadReq misses
system.l26.ReadExReq_misses::switch_cpus6.data            2                       # number of ReadExReq misses
system.l26.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l26.demand_misses::switch_cpus6.inst           34                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data         1392                       # number of demand (read+write) misses
system.l26.demand_misses::total                  1426                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           34                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data         1392                       # number of overall misses
system.l26.overall_misses::total                 1426                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     28056705                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data    708180706                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total      736237411                       # number of ReadReq miss cycles
system.l26.ReadExReq_miss_latency::switch_cpus6.data       837792                       # number of ReadExReq miss cycles
system.l26.ReadExReq_miss_latency::total       837792                       # number of ReadExReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     28056705                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data    709018498                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total       737075203                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     28056705                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data    709018498                       # number of overall miss cycles
system.l26.overall_miss_latency::total      737075203                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           35                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data         5642                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total               5677                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks         2443                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total             2443                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data           17                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total               17                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           35                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data         5659                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                5694                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           35                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data         5659                       # number of overall (read+write) accesses
system.l26.overall_accesses::total               5694                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.971429                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.246367                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.250837                       # miss rate for ReadReq accesses
system.l26.ReadExReq_miss_rate::switch_cpus6.data     0.117647                       # miss rate for ReadExReq accesses
system.l26.ReadExReq_miss_rate::total        0.117647                       # miss rate for ReadExReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.971429                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.245980                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.250439                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.971429                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.245980                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.250439                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 825197.205882                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 509482.522302                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 517020.653792                       # average ReadReq miss latency
system.l26.ReadExReq_avg_miss_latency::switch_cpus6.data       418896                       # average ReadExReq miss latency
system.l26.ReadExReq_avg_miss_latency::total       418896                       # average ReadExReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 825197.205882                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 509352.369253                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 516883.031557                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 825197.205882                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 509352.369253                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 516883.031557                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                 902                       # number of writebacks
system.l26.writebacks::total                      902                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           34                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data         1390                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total            1424                       # number of ReadReq MSHR misses
system.l26.ReadExReq_mshr_misses::switch_cpus6.data            2                       # number of ReadExReq MSHR misses
system.l26.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           34                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data         1392                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total             1426                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           34                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data         1392                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total            1426                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     25613830                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data    608290628                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total    633904458                       # number of ReadReq MSHR miss cycles
system.l26.ReadExReq_mshr_miss_latency::switch_cpus6.data       694192                       # number of ReadExReq MSHR miss cycles
system.l26.ReadExReq_mshr_miss_latency::total       694192                       # number of ReadExReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     25613830                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data    608984820                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total    634598650                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     25613830                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data    608984820                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total    634598650                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.246367                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.250837                       # mshr miss rate for ReadReq accesses
system.l26.ReadExReq_mshr_miss_rate::switch_cpus6.data     0.117647                       # mshr miss rate for ReadExReq accesses
system.l26.ReadExReq_mshr_miss_rate::total     0.117647                       # mshr miss rate for ReadExReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.971429                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.245980                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.250439                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.971429                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.245980                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.250439                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 753347.941176                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 437619.156835                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 445157.625000                       # average ReadReq mshr miss latency
system.l26.ReadExReq_avg_mshr_miss_latency::switch_cpus6.data       347096                       # average ReadExReq mshr miss latency
system.l26.ReadExReq_avg_mshr_miss_latency::total       347096                       # average ReadExReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 753347.941176                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 437489.094828                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 445020.091164                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 753347.941176                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 437489.094828                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 445020.091164                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                          2489                       # number of replacements
system.l27.tagsinuse                      4095.518032                       # Cycle average of tags in use
system.l27.total_refs                          324782                       # Total number of references to valid blocks.
system.l27.sampled_refs                          6583                       # Sample count of references to valid blocks.
system.l27.avg_refs                         49.336473                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           37.074548                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    24.258288                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data   938.572274                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          3095.612922                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.009051                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.005922                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.229144                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.755765                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999882                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data         4714                       # number of ReadReq hits
system.l27.ReadReq_hits::total                   4715                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks            1486                       # number of Writeback hits
system.l27.Writeback_hits::total                 1486                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data           14                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                   14                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data         4728                       # number of demand (read+write) hits
system.l27.demand_hits::total                    4729                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data         4728                       # number of overall hits
system.l27.overall_hits::total                   4729                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           35                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data         2453                       # number of ReadReq misses
system.l27.ReadReq_misses::total                 2488                       # number of ReadReq misses
system.l27.ReadExReq_misses::switch_cpus7.data            1                       # number of ReadExReq misses
system.l27.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l27.demand_misses::switch_cpus7.inst           35                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data         2454                       # number of demand (read+write) misses
system.l27.demand_misses::total                  2489                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           35                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data         2454                       # number of overall misses
system.l27.overall_misses::total                 2489                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     29758613                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data   1249047528                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total     1278806141                       # number of ReadReq miss cycles
system.l27.ReadExReq_miss_latency::switch_cpus7.data       179420                       # number of ReadExReq miss cycles
system.l27.ReadExReq_miss_latency::total       179420                       # number of ReadExReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     29758613                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data   1249226948                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total      1278985561                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     29758613                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data   1249226948                       # number of overall miss cycles
system.l27.overall_miss_latency::total     1278985561                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           36                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data         7167                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total               7203                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks         1486                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total             1486                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data           15                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total               15                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           36                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data         7182                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                7218                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           36                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data         7182                       # number of overall (read+write) accesses
system.l27.overall_accesses::total               7218                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.972222                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.342263                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.345412                       # miss rate for ReadReq accesses
system.l27.ReadExReq_miss_rate::switch_cpus7.data     0.066667                       # miss rate for ReadExReq accesses
system.l27.ReadExReq_miss_rate::total        0.066667                       # miss rate for ReadExReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.972222                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.341688                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.344832                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.972222                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.341688                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.344832                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 850246.085714                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 509191.817366                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 513989.606511                       # average ReadReq miss latency
system.l27.ReadExReq_avg_miss_latency::switch_cpus7.data       179420                       # average ReadExReq miss latency
system.l27.ReadExReq_avg_miss_latency::total       179420                       # average ReadExReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 850246.085714                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 509057.436023                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 513855.187224                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 850246.085714                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 509057.436023                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 513855.187224                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                 547                       # number of writebacks
system.l27.writebacks::total                      547                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           35                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data         2453                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total            2488                       # number of ReadReq MSHR misses
system.l27.ReadExReq_mshr_misses::switch_cpus7.data            1                       # number of ReadExReq MSHR misses
system.l27.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           35                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data         2454                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total             2489                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           35                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data         2454                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total            2489                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     27243660                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data   1072835028                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total   1100078688                       # number of ReadReq MSHR miss cycles
system.l27.ReadExReq_mshr_miss_latency::switch_cpus7.data       107620                       # number of ReadExReq MSHR miss cycles
system.l27.ReadExReq_mshr_miss_latency::total       107620                       # number of ReadExReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     27243660                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data   1072942648                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total   1100186308                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     27243660                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data   1072942648                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total   1100186308                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.342263                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.345412                       # mshr miss rate for ReadReq accesses
system.l27.ReadExReq_mshr_miss_rate::switch_cpus7.data     0.066667                       # mshr miss rate for ReadExReq accesses
system.l27.ReadExReq_mshr_miss_rate::total     0.066667                       # mshr miss rate for ReadExReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.972222                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.341688                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.344832                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.972222                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.341688                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.344832                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 778390.285714                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 437356.309825                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 442153.813505                       # average ReadReq mshr miss latency
system.l27.ReadExReq_avg_mshr_miss_latency::switch_cpus7.data       107620                       # average ReadExReq mshr miss latency
system.l27.ReadExReq_avg_mshr_miss_latency::total       107620                       # average ReadExReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 778390.285714                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 437221.942950                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 442019.408598                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 778390.285714                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 437221.942950                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 442019.408598                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               512.239355                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001229759                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1932875.982625                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    30.239355                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          482                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.048461                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.772436                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.820896                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1221667                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1221667                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1221667                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1221667                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1221667                       # number of overall hits
system.cpu0.icache.overall_hits::total        1221667                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           48                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           48                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           48                       # number of overall misses
system.cpu0.icache.overall_misses::total           48                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     37110931                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     37110931                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     37110931                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     37110931                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     37110931                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     37110931                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1221715                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1221715                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1221715                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1221715                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1221715                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1221715                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000039                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000039                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 773144.395833                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 773144.395833                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 773144.395833                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 773144.395833                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 773144.395833                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 773144.395833                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           12                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           12                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           36                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           36                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           36                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     31476665                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     31476665                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     31476665                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     31476665                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     31476665                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     31476665                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 874351.805556                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 874351.805556                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 874351.805556                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 874351.805556                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 874351.805556                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 874351.805556                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5705                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               158373825                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5961                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              26568.331656                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   225.355723                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    30.644277                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.880296                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.119704                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       859843                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         859843                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       726347                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        726347                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1706                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1706                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1669                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1669                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1586190                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1586190                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1586190                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1586190                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        19385                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        19385                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          607                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          607                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        19992                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         19992                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        19992                       # number of overall misses
system.cpu0.dcache.overall_misses::total        19992                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   4572060509                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4572060509                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    248280516                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    248280516                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4820341025                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4820341025                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4820341025                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4820341025                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       879228                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       879228                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       726954                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       726954                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1706                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1706                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1669                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1669                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1606182                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1606182                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1606182                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1606182                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.022048                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.022048                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000835                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000835                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.012447                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.012447                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.012447                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.012447                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 235855.584679                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 235855.584679                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 409028.856672                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 409028.856672                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 241113.496649                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 241113.496649                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 241113.496649                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 241113.496649                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1365654                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              8                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 170706.750000                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2445                       # number of writebacks
system.cpu0.dcache.writebacks::total             2445                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        13697                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        13697                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          590                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          590                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        14287                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        14287                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        14287                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        14287                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5688                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5688                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           17                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5705                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5705                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5705                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5705                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1018510624                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1018510624                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      2159393                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      2159393                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1020670017                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1020670017                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1020670017                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1020670017                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006469                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006469                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.003552                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003552                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.003552                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003552                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 179063.049226                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 179063.049226                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 127023.117647                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 127023.117647                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 178907.978440                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 178907.978440                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 178907.978440                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 178907.978440                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               486.727595                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1003065709                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   489                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2051259.118609                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    31.727595                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          455                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.050846                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.729167                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.780012                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1276751                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1276751                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1276751                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1276751                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1276751                       # number of overall hits
system.cpu1.icache.overall_hits::total        1276751                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           45                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           45                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           45                       # number of overall misses
system.cpu1.icache.overall_misses::total           45                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     76092918                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     76092918                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     76092918                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     76092918                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     76092918                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     76092918                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1276796                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1276796                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1276796                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1276796                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1276796                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1276796                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000035                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000035                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 1690953.733333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 1690953.733333                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 1690953.733333                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 1690953.733333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 1690953.733333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 1690953.733333                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs       811846                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs       811846                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           11                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           11                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           34                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           34                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           34                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     50950804                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     50950804                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     50950804                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     50950804                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     50950804                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     50950804                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 1498553.058824                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 1498553.058824                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 1498553.058824                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 1498553.058824                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 1498553.058824                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 1498553.058824                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3881                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               148813901                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4137                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              35971.452985                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   220.214722                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    35.785278                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.860214                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.139786                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1018227                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1018227                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       754937                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        754937                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1942                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1942                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1837                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1837                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1773164                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1773164                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1773164                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1773164                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         9931                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         9931                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          109                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          109                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        10040                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         10040                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        10040                       # number of overall misses
system.cpu1.dcache.overall_misses::total        10040                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1386905754                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1386905754                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      8122154                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      8122154                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1395027908                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1395027908                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1395027908                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1395027908                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1028158                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1028158                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       755046                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       755046                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1942                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1942                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1837                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1837                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1783204                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1783204                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1783204                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1783204                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009659                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009659                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000144                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000144                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005630                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005630                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005630                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005630                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 139654.189306                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 139654.189306                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 74515.174312                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 74515.174312                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 138947.002789                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 138947.002789                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 138947.002789                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 138947.002789                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1028                       # number of writebacks
system.cpu1.dcache.writebacks::total             1028                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6069                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6069                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           90                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           90                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6159                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6159                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6159                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6159                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3862                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3862                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           19                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           19                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3881                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3881                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3881                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3881                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    536639770                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    536639770                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1341477                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1341477                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    537981247                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    537981247                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    537981247                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    537981247                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003756                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003756                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002176                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002176                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002176                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002176                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 138953.850337                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 138953.850337                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 70604.052632                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 70604.052632                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 138619.233960                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 138619.233960                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 138619.233960                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 138619.233960                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               509.849160                       # Cycle average of tags in use
system.cpu2.icache.total_refs               999959774                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1937906.538760                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    34.849160                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          475                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.055848                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.761218                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.817066                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1263939                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1263939                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1263939                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1263939                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1263939                       # number of overall hits
system.cpu2.icache.overall_hits::total        1263939                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           56                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           56                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           56                       # number of overall misses
system.cpu2.icache.overall_misses::total           56                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     51154266                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     51154266                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     51154266                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     51154266                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     51154266                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     51154266                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1263995                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1263995                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1263995                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1263995                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1263995                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1263995                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000044                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000044                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000044                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000044                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000044                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000044                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 913469.035714                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 913469.035714                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 913469.035714                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 913469.035714                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 913469.035714                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 913469.035714                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           15                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           15                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           15                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           41                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           41                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           41                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     40064048                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     40064048                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     40064048                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     40064048                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     40064048                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     40064048                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 977171.902439                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 977171.902439                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 977171.902439                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 977171.902439                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 977171.902439                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 977171.902439                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4208                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               152500454                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4464                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              34162.288082                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   224.406500                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    31.593500                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.876588                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.123412                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       869914                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         869914                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       731298                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        731298                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1854                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1854                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1762                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1762                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1601212                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1601212                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1601212                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1601212                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        13489                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        13489                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          105                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          105                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        13594                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         13594                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        13594                       # number of overall misses
system.cpu2.dcache.overall_misses::total        13594                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   2443695779                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   2443695779                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      8639720                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      8639720                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   2452335499                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2452335499                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   2452335499                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2452335499                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       883403                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       883403                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       731403                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       731403                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1854                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1854                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1762                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1762                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1614806                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1614806                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1614806                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1614806                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.015269                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.015269                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000144                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000144                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008418                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008418                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008418                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008418                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 181162.115724                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 181162.115724                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 82283.047619                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 82283.047619                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 180398.374209                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 180398.374209                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 180398.374209                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 180398.374209                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1022                       # number of writebacks
system.cpu2.dcache.writebacks::total             1022                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         9299                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         9299                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           87                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           87                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         9386                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         9386                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         9386                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         9386                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4190                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4190                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           18                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4208                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4208                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4208                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4208                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    629564225                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    629564225                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1168978                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1168978                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    630733203                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    630733203                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    630733203                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    630733203                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004743                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004743                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002606                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002606                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002606                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002606                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 150253.991647                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 150253.991647                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 64943.222222                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 64943.222222                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 149889.069154                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 149889.069154                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 149889.069154                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 149889.069154                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     2                       # number of replacements
system.cpu3.icache.tagsinuse               571.660836                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1030780427                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   581                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1774148.755594                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    29.912059                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst   541.748777                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.047936                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.868187                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.916123                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1197646                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1197646                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1197646                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1197646                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1197646                       # number of overall hits
system.cpu3.icache.overall_hits::total        1197646                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           54                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           54                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           54                       # number of overall misses
system.cpu3.icache.overall_misses::total           54                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     43982037                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     43982037                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     43982037                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     43982037                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     43982037                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     43982037                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1197700                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1197700                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1197700                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1197700                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1197700                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1197700                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000045                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000045                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000045                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000045                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000045                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000045                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 814482.166667                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 814482.166667                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 814482.166667                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 814482.166667                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 814482.166667                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 814482.166667                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           16                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           16                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           16                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           38                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           38                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           38                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     32285042                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     32285042                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     32285042                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     32285042                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     32285042                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     32285042                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 849606.368421                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 849606.368421                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 849606.368421                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 849606.368421                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 849606.368421                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 849606.368421                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  8055                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               406389024                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  8311                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              48897.728793                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   111.089491                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data   144.910509                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.433943                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.566057                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      3129954                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        3129954                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      1713147                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1713147                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          841                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          841                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          838                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          838                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      4843101                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4843101                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      4843101                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4843101                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        28879                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        28879                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           29                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           29                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        28908                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         28908                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        28908                       # number of overall misses
system.cpu3.dcache.overall_misses::total        28908                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   7023494923                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   7023494923                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      2325700                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      2325700                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   7025820623                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   7025820623                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   7025820623                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   7025820623                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      3158833                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      3158833                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      1713176                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1713176                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          841                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          841                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          838                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          838                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      4872009                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      4872009                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      4872009                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      4872009                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009142                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009142                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000017                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000017                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005933                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005933                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005933                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005933                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 243204.228782                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 243204.228782                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 80196.551724                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 80196.551724                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 243040.702332                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 243040.702332                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 243040.702332                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 243040.702332                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2253                       # number of writebacks
system.cpu3.dcache.writebacks::total             2253                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        20833                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        20833                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           20                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           20                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        20853                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        20853                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        20853                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        20853                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         8046                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         8046                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            9                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         8055                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         8055                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         8055                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         8055                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   1815983322                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   1815983322                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       586695                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       586695                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   1816570017                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   1816570017                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   1816570017                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   1816570017                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.002547                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002547                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001653                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001653                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001653                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001653                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 225700.139448                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 225700.139448                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 65188.333333                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 65188.333333                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 225520.796648                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 225520.796648                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 225520.796648                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 225520.796648                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               489.716901                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1003066110                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   495                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              2026396.181818                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    34.716901                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          455                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.055636                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.729167                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.784803                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1277152                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1277152                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1277152                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1277152                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1277152                       # number of overall hits
system.cpu4.icache.overall_hits::total        1277152                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           51                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           51                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           51                       # number of overall misses
system.cpu4.icache.overall_misses::total           51                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     77989897                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     77989897                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     77989897                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     77989897                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     77989897                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     77989897                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1277203                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1277203                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1277203                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1277203                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1277203                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1277203                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000040                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000040                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 1529213.666667                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 1529213.666667                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 1529213.666667                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 1529213.666667                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 1529213.666667                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 1529213.666667                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs       171831                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs       171831                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           11                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           11                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           11                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           40                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           40                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           40                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     53471927                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     53471927                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     53471927                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     53471927                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     53471927                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     53471927                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 1336798.175000                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 1336798.175000                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 1336798.175000                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 1336798.175000                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 1336798.175000                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 1336798.175000                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  3883                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               148813912                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  4139                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              35954.073931                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   220.253927                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    35.746073                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.860367                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.139633                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      1018236                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        1018236                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       754923                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        754923                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         1958                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         1958                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         1837                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1837                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      1773159                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         1773159                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      1773159                       # number of overall hits
system.cpu4.dcache.overall_hits::total        1773159                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         9870                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         9870                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           80                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           80                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         9950                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          9950                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         9950                       # number of overall misses
system.cpu4.dcache.overall_misses::total         9950                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   1381867475                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   1381867475                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      6086366                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      6086366                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   1387953841                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   1387953841                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   1387953841                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   1387953841                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      1028106                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      1028106                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       755003                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       755003                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         1958                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         1958                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         1837                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         1837                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      1783109                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      1783109                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      1783109                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      1783109                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.009600                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.009600                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000106                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000106                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.005580                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.005580                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.005580                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.005580                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 140006.836373                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 140006.836373                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 76079.575000                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 76079.575000                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 139492.848342                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 139492.848342                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 139492.848342                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 139492.848342                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         1030                       # number of writebacks
system.cpu4.dcache.writebacks::total             1030                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         6003                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         6003                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           64                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           64                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         6067                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         6067                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         6067                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         6067                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         3867                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         3867                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           16                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           16                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         3883                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         3883                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         3883                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         3883                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    537151026                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    537151026                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      1090542                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      1090542                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    538241568                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    538241568                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    538241568                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    538241568                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.003761                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.003761                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002178                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002178                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002178                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002178                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 138906.394104                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 138906.394104                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 68158.875000                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 68158.875000                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 138614.877157                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 138614.877157                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 138614.877157                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 138614.877157                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               512.240109                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1001230119                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1932876.677606                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    30.240109                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          482                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.048462                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.772436                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.820898                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1222027                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1222027                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1222027                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1222027                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1222027                       # number of overall hits
system.cpu5.icache.overall_hits::total        1222027                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           49                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           49                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           49                       # number of overall misses
system.cpu5.icache.overall_misses::total           49                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     42669071                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     42669071                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     42669071                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     42669071                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     42669071                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     42669071                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1222076                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1222076                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1222076                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1222076                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1222076                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1222076                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000040                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000040                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 870797.367347                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 870797.367347                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 870797.367347                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 870797.367347                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 870797.367347                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 870797.367347                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           13                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           13                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           13                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           36                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           36                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           36                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     32277232                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     32277232                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     32277232                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     32277232                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     32277232                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     32277232                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 896589.777778                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 896589.777778                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 896589.777778                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 896589.777778                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 896589.777778                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 896589.777778                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  5705                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               158374291                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  5961                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              26568.409831                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   225.363275                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    30.636725                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.880325                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.119675                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       860111                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         860111                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       726545                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        726545                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         1706                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         1706                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         1669                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         1669                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      1586656                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         1586656                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      1586656                       # number of overall hits
system.cpu5.dcache.overall_hits::total        1586656                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        19385                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        19385                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          624                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          624                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        20009                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         20009                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        20009                       # number of overall misses
system.cpu5.dcache.overall_misses::total        20009                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   4528364586                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   4528364586                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data    264141422                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total    264141422                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   4792506008                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   4792506008                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   4792506008                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   4792506008                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       879496                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       879496                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       727169                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       727169                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         1706                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         1706                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         1669                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         1669                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      1606665                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      1606665                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      1606665                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      1606665                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.022041                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.022041                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000858                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000858                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.012454                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.012454                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.012454                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.012454                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 233601.474645                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 233601.474645                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 423303.560897                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 423303.560897                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 239517.517517                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 239517.517517                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 239517.517517                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 239517.517517                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets      1389224                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              8                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets       173653                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         2445                       # number of writebacks
system.cpu5.dcache.writebacks::total             2445                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        13697                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        13697                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          607                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          607                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        14304                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        14304                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        14304                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        14304                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         5688                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         5688                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           17                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         5705                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         5705                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         5705                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         5705                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   1014549565                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   1014549565                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      2151183                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      2151183                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   1016700748                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   1016700748                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   1016700748                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   1016700748                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.006467                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.006467                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.003551                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.003551                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.003551                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.003551                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 178366.660513                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 178366.660513                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 126540.176471                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 126540.176471                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 178212.225767                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 178212.225767                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 178212.225767                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 178212.225767                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               511.992637                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1001230550                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1936616.150870                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    29.992637                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          482                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.048065                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.772436                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.820501                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1222458                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1222458                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1222458                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1222458                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1222458                       # number of overall hits
system.cpu6.icache.overall_hits::total        1222458                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           47                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           47                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           47                       # number of overall misses
system.cpu6.icache.overall_misses::total           47                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     33009700                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     33009700                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     33009700                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     33009700                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     33009700                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     33009700                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1222505                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1222505                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1222505                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1222505                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1222505                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1222505                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000038                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000038                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 702334.042553                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 702334.042553                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 702334.042553                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 702334.042553                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 702334.042553                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 702334.042553                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           12                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           12                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           12                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           35                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           35                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           35                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     28412249                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     28412249                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     28412249                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     28412249                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     28412249                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     28412249                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 811778.542857                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 811778.542857                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 811778.542857                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 811778.542857                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 811778.542857                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 811778.542857                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  5659                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               158374787                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  5915                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              26775.111919                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   225.381928                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    30.618072                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.880398                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.119602                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       860524                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         860524                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       726549                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        726549                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         1784                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         1784                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1670                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1670                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      1587073                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         1587073                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      1587073                       # number of overall hits
system.cpu6.dcache.overall_hits::total        1587073                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        19336                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        19336                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          600                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          600                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        19936                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         19936                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        19936                       # number of overall misses
system.cpu6.dcache.overall_misses::total        19936                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   4541096164                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   4541096164                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data    260891297                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total    260891297                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   4801987461                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   4801987461                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   4801987461                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   4801987461                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       879860                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       879860                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       727149                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       727149                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         1784                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         1784                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1670                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1670                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      1607009                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      1607009                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      1607009                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      1607009                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.021976                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.021976                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000825                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000825                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.012406                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.012406                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.012406                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.012406                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 234851.890981                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 234851.890981                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 434818.828333                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 434818.828333                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 240870.157554                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 240870.157554                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 240870.157554                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 240870.157554                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets      1343450                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              9                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets 149272.222222                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         2443                       # number of writebacks
system.cpu6.dcache.writebacks::total             2443                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        13694                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        13694                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          583                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          583                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        14277                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        14277                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        14277                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        14277                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         5642                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         5642                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           17                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         5659                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         5659                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         5659                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         5659                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    998955779                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    998955779                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      1857597                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      1857597                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   1000813376                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   1000813376                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   1000813376                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   1000813376                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.006412                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.006412                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.003521                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.003521                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.003521                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.003521                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 177057.032790                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 177057.032790                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 109270.411765                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 109270.411765                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 176853.397420                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 176853.397420                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 176853.397420                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 176853.397420                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               517.105978                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1005677019                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   526                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1911933.496198                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    27.105978                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          490                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.043439                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.785256                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.828695                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1218974                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1218974                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1218974                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1218974                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1218974                       # number of overall hits
system.cpu7.icache.overall_hits::total        1218974                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           48                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           48                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           48                       # number of overall misses
system.cpu7.icache.overall_misses::total           48                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     40425980                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     40425980                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     40425980                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     40425980                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     40425980                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     40425980                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1219022                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1219022                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1219022                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1219022                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1219022                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1219022                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000039                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000039                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 842207.916667                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 842207.916667                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 842207.916667                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 842207.916667                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 842207.916667                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 842207.916667                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           12                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           12                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           12                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           36                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           36                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           36                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     30142286                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     30142286                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     30142286                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     30142286                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     30142286                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     30142286                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 837285.722222                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 837285.722222                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 837285.722222                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 837285.722222                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 837285.722222                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 837285.722222                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  7181                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               167204061                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  7437                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              22482.729730                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   227.489129                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    28.510871                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.888629                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.111371                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       843311                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         843311                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       697098                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        697098                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         1961                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         1961                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         1626                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         1626                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      1540409                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         1540409                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      1540409                       # number of overall hits
system.cpu7.dcache.overall_hits::total        1540409                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        18495                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        18495                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           92                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           92                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        18587                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         18587                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        18587                       # number of overall misses
system.cpu7.dcache.overall_misses::total        18587                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   4252841375                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   4252841375                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      8578938                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      8578938                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   4261420313                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   4261420313                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   4261420313                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   4261420313                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       861806                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       861806                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       697190                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       697190                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         1961                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         1961                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         1626                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         1626                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      1558996                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      1558996                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      1558996                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      1558996                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.021461                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.021461                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000132                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000132                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.011922                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.011922                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.011922                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.011922                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 229945.464991                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 229945.464991                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 93249.326087                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 93249.326087                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 229268.860655                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 229268.860655                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 229268.860655                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 229268.860655                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         1486                       # number of writebacks
system.cpu7.dcache.writebacks::total             1486                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        11328                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        11328                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           77                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           77                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        11405                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        11405                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        11405                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        11405                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         7167                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         7167                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           15                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         7182                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         7182                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         7182                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         7182                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   1579452820                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   1579452820                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      1089302                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      1089302                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   1580542122                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   1580542122                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   1580542122                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   1580542122                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.008316                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.008316                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.004607                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.004607                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.004607                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.004607                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 220378.515418                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 220378.515418                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 72620.133333                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 72620.133333                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 220069.913952                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 220069.913952                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 220069.913952                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 220069.913952                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
