TRACE::2021-07-29.09:47:14::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:14::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:14::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:16::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw
TRACE::2021-07-29.09:47:16::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:16::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.09:47:16::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-07-29.09:47:16::SCWPlatform::Opened new HwDB with name Genesys_wrapper_0
TRACE::2021-07-29.09:47:16::SCWWriter::formatted JSON is {
	"platformName":	"Genesys_wrapper_07_29",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Genesys_wrapper_07_29",
	"platHandOff":	"E:/newGenesysDDR/pingpong07_29/Genesys_wrapper_07_29.xsa",
	"platIntHandOff":	"<platformDir>/hw/Genesys_wrapper_07_29.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2021-07-29.09:47:16::SCWWriter::formatted JSON is {
	"platformName":	"Genesys_wrapper_07_29",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Genesys_wrapper_07_29",
	"platHandOff":	"E:/newGenesysDDR/pingpong07_29/Genesys_wrapper_07_29.xsa",
	"platIntHandOff":	"<platformDir>/hw/Genesys_wrapper_07_29.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Genesys_wrapper_07_29",
	"systems":	[{
			"systemName":	"Genesys_wrapper_07_29",
			"systemDesc":	"Genesys_wrapper_07_29",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Genesys_wrapper_07_29"
		}]
}
TRACE::2021-07-29.09:47:16::SCWPlatform::Boot application domains not present, creating them
TRACE::2021-07-29.09:47:16::SCWPlatform::Pure FPGA device, no boot application will be created.
TRACE::2021-07-29.09:47:16::SCWWriter::formatted JSON is {
	"platformName":	"Genesys_wrapper_07_29",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Genesys_wrapper_07_29",
	"platHandOff":	"E:/newGenesysDDR/pingpong07_29/Genesys_wrapper_07_29.xsa",
	"platIntHandOff":	"<platformDir>/hw/Genesys_wrapper_07_29.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Genesys_wrapper_07_29",
	"systems":	[{
			"systemName":	"Genesys_wrapper_07_29",
			"systemDesc":	"Genesys_wrapper_07_29",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Genesys_wrapper_07_29"
		}]
}
TRACE::2021-07-29.09:47:16::SCWWriter::formatted JSON is {
	"platformName":	"Genesys_wrapper_07_29",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Genesys_wrapper_07_29",
	"platHandOff":	"E:/newGenesysDDR/pingpong07_29/Genesys_wrapper_07_29.xsa",
	"platIntHandOff":	"<platformDir>/hw/Genesys_wrapper_07_29.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Genesys_wrapper_07_29",
	"systems":	[{
			"systemName":	"Genesys_wrapper_07_29",
			"systemDesc":	"Genesys_wrapper_07_29",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Genesys_wrapper_07_29"
		}]
}
TRACE::2021-07-29.09:47:16::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:16::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:16::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:16::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw
TRACE::2021-07-29.09:47:16::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:16::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.09:47:16::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_0
TRACE::2021-07-29.09:47:16::SCWPlatform::Opened existing hwdb Genesys_wrapper_0
TRACE::2021-07-29.09:47:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.09:47:16::SCWDomain::checking for install qemu data   : 
TRACE::2021-07-29.09:47:16::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:16::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:16::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:16::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw
TRACE::2021-07-29.09:47:16::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:16::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.09:47:16::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_0
TRACE::2021-07-29.09:47:16::SCWPlatform::Opened existing hwdb Genesys_wrapper_0
TRACE::2021-07-29.09:47:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.09:47:16::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:16::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:16::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:16::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw
TRACE::2021-07-29.09:47:16::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:16::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.09:47:16::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_0
TRACE::2021-07-29.09:47:16::SCWPlatform::Opened existing hwdb Genesys_wrapper_0
TRACE::2021-07-29.09:47:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.09:47:16::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.09:47:16::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-07-29.09:47:16::SCWMssOS::No sw design opened at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.09:47:16::SCWMssOS::mss does not exists at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.09:47:16::SCWMssOS::Creating sw design at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.09:47:16::SCWMssOS::Adding the swdes entry, created swdb E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss with des name E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.09:47:16::SCWMssOS::updating the scw layer changes to swdes at   E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.09:47:16::SCWMssOS::Writing mss at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.09:47:16::SCWMssOS::Completed writing the mss file at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp
TRACE::2021-07-29.09:47:16::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-07-29.09:47:16::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-07-29.09:47:16::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:16::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:16::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:16::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw
TRACE::2021-07-29.09:47:16::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:16::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.09:47:16::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_0
TRACE::2021-07-29.09:47:16::SCWPlatform::Opened existing hwdb Genesys_wrapper_0
TRACE::2021-07-29.09:47:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.09:47:16::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.09:47:16::SCWMssOS::DEBUG:  swdes dump  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss|E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss||

TRACE::2021-07-29.09:47:16::SCWMssOS::Sw design exists and opened at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.09:47:16::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:16::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:16::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:16::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw
TRACE::2021-07-29.09:47:16::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:16::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.09:47:16::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_0
TRACE::2021-07-29.09:47:16::SCWPlatform::Opened existing hwdb Genesys_wrapper_0
TRACE::2021-07-29.09:47:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.09:47:16::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.09:47:16::SCWMssOS::DEBUG:  swdes dump  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss|E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss||

TRACE::2021-07-29.09:47:16::SCWMssOS::Sw design exists and opened at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.09:47:16::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:16::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:16::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:16::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw
TRACE::2021-07-29.09:47:16::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:16::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.09:47:16::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_0
TRACE::2021-07-29.09:47:16::SCWPlatform::Opened existing hwdb Genesys_wrapper_0
TRACE::2021-07-29.09:47:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.09:47:16::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.09:47:16::SCWMssOS::DEBUG:  swdes dump  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss|E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss||

TRACE::2021-07-29.09:47:16::SCWMssOS::Sw design exists and opened at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.09:47:16::SCWWriter::formatted JSON is {
	"platformName":	"Genesys_wrapper_07_29",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Genesys_wrapper_07_29",
	"platHandOff":	"E:/newGenesysDDR/pingpong07_29/Genesys_wrapper_07_29.xsa",
	"platIntHandOff":	"<platformDir>/hw/Genesys_wrapper_07_29.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Genesys_wrapper_07_29",
	"systems":	[{
			"systemName":	"Genesys_wrapper_07_29",
			"systemDesc":	"Genesys_wrapper_07_29",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Genesys_wrapper_07_29",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-07-29.09:47:16::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:16::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:16::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:16::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw
TRACE::2021-07-29.09:47:16::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:16::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.09:47:16::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_0
TRACE::2021-07-29.09:47:16::SCWPlatform::Opened existing hwdb Genesys_wrapper_0
TRACE::2021-07-29.09:47:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.09:47:16::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.09:47:16::SCWMssOS::DEBUG:  swdes dump  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss|E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss||

TRACE::2021-07-29.09:47:16::SCWMssOS::Sw design exists and opened at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.09:47:16::SCWMssOS::Completed writing the mss file at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp
TRACE::2021-07-29.09:47:16::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2021-07-29.09:47:17::SCWPlatform::Started generating the artifacts platform Genesys_wrapper_07_29
TRACE::2021-07-29.09:47:17::SCWPlatform::Sanity checking of platform is completed
LOG::2021-07-29.09:47:17::SCWPlatform::Started generating the artifacts for system configuration Genesys_wrapper_07_29
LOG::2021-07-29.09:47:17::SCWSystem::Checking the domain standalone_domain
LOG::2021-07-29.09:47:17::SCWSystem::Not a boot domain 
LOG::2021-07-29.09:47:17::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-07-29.09:47:17::SCWDomain::Generating domain artifcats
TRACE::2021-07-29.09:47:17::SCWMssOS::Generating standalone artifcats
TRACE::2021-07-29.09:47:17::SCWMssOS:: Copying the user libraries. 
TRACE::2021-07-29.09:47:17::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:17::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:17::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:17::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw
TRACE::2021-07-29.09:47:17::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:17::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.09:47:17::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_0
TRACE::2021-07-29.09:47:17::SCWPlatform::Opened existing hwdb Genesys_wrapper_0
TRACE::2021-07-29.09:47:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.09:47:17::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.09:47:17::SCWMssOS::DEBUG:  swdes dump  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss|E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss||

KEYINFO::2021-07-29.09:47:17::SCWMssOS::Could not open the swdb for E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
KEYINFO::2021-07-29.09:47:17::SCWMssOS::Could not open the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss is not found

TRACE::2021-07-29.09:47:17::SCWMssOS::Cleared the swdb table entry
TRACE::2021-07-29.09:47:17::SCWMssOS::No sw design opened at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.09:47:17::SCWMssOS::mss exists loading the mss file  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.09:47:17::SCWMssOS::Opened the sw design from mss  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.09:47:17::SCWMssOS::Adding the swdes entry E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2021-07-29.09:47:17::SCWMssOS::updating the scw layer about changes
TRACE::2021-07-29.09:47:17::SCWMssOS::Opened the sw design.  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.09:47:17::SCWMssOS::Completed writing the mss file at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp
TRACE::2021-07-29.09:47:17::SCWMssOS::Mss edits present, copying mssfile into export location E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.09:47:17::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-07-29.09:47:17::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-07-29.09:47:17::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-07-29.09:47:17::SCWMssOS::skipping the bsp build ... 
TRACE::2021-07-29.09:47:17::SCWMssOS::Copying to export directory.
TRACE::2021-07-29.09:47:17::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-07-29.09:47:17::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-07-29.09:47:17::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-07-29.09:47:17::SCWSystem::Completed Processing the sysconfig Genesys_wrapper_07_29
LOG::2021-07-29.09:47:17::SCWPlatform::Completed generating the artifacts for system configuration Genesys_wrapper_07_29
TRACE::2021-07-29.09:47:17::SCWPlatform::Started preparing the platform 
TRACE::2021-07-29.09:47:17::SCWSystem::Writing the bif file for system config Genesys_wrapper_07_29
TRACE::2021-07-29.09:47:17::SCWSystem::dir created 
TRACE::2021-07-29.09:47:17::SCWSystem::Writing the bif 
TRACE::2021-07-29.09:47:17::SCWPlatform::Started writing the spfm file 
TRACE::2021-07-29.09:47:17::SCWPlatform::Started writing the xpfm file 
TRACE::2021-07-29.09:47:17::SCWPlatform::Completed generating the platform
TRACE::2021-07-29.09:47:17::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:17::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:17::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:17::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw
TRACE::2021-07-29.09:47:17::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:17::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.09:47:17::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_0
TRACE::2021-07-29.09:47:17::SCWPlatform::Opened existing hwdb Genesys_wrapper_0
TRACE::2021-07-29.09:47:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.09:47:17::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.09:47:17::SCWMssOS::DEBUG:  swdes dump  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-07-29.09:47:17::SCWMssOS::Sw design exists and opened at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.09:47:17::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:17::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:17::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:17::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw
TRACE::2021-07-29.09:47:17::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:17::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.09:47:17::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_0
TRACE::2021-07-29.09:47:17::SCWPlatform::Opened existing hwdb Genesys_wrapper_0
TRACE::2021-07-29.09:47:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.09:47:17::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.09:47:17::SCWMssOS::DEBUG:  swdes dump  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-07-29.09:47:17::SCWMssOS::Sw design exists and opened at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.09:47:17::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:17::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:17::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:17::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw
TRACE::2021-07-29.09:47:17::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:17::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.09:47:17::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_0
TRACE::2021-07-29.09:47:17::SCWPlatform::Opened existing hwdb Genesys_wrapper_0
TRACE::2021-07-29.09:47:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.09:47:17::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.09:47:17::SCWMssOS::DEBUG:  swdes dump  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-07-29.09:47:17::SCWMssOS::Sw design exists and opened at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.09:47:17::SCWWriter::formatted JSON is {
	"platformName":	"Genesys_wrapper_07_29",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Genesys_wrapper_07_29",
	"platHandOff":	"E:/newGenesysDDR/pingpong07_29/Genesys_wrapper_07_29.xsa",
	"platIntHandOff":	"<platformDir>/hw/Genesys_wrapper_07_29.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Genesys_wrapper_07_29",
	"systems":	[{
			"systemName":	"Genesys_wrapper_07_29",
			"systemDesc":	"Genesys_wrapper_07_29",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Genesys_wrapper_07_29",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"6fdf21ddf7fe1ec54dc0f1f01949c90c",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-07-29.09:47:17::SCWPlatform::updated the xpfm file.
TRACE::2021-07-29.09:47:17::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:17::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:17::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:17::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw
TRACE::2021-07-29.09:47:17::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:17::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.09:47:17::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_0
TRACE::2021-07-29.09:47:17::SCWPlatform::Opened existing hwdb Genesys_wrapper_0
TRACE::2021-07-29.09:47:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.09:47:17::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.09:47:17::SCWMssOS::DEBUG:  swdes dump  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-07-29.09:47:17::SCWMssOS::Sw design exists and opened at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.09:47:17::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:17::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:17::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:17::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw
TRACE::2021-07-29.09:47:17::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:17::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.09:47:17::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_0
TRACE::2021-07-29.09:47:17::SCWPlatform::Opened existing hwdb Genesys_wrapper_0
TRACE::2021-07-29.09:47:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.09:47:17::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.09:47:17::SCWMssOS::DEBUG:  swdes dump  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-07-29.09:47:17::SCWMssOS::Sw design exists and opened at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.09:47:17::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:17::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:17::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:17::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw
TRACE::2021-07-29.09:47:17::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:17::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.09:47:17::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_0
TRACE::2021-07-29.09:47:17::SCWPlatform::Opened existing hwdb Genesys_wrapper_0
TRACE::2021-07-29.09:47:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.09:47:17::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.09:47:17::SCWMssOS::DEBUG:  swdes dump  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-07-29.09:47:17::SCWMssOS::Sw design exists and opened at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.09:47:17::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:17::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:17::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:17::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw
TRACE::2021-07-29.09:47:17::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:17::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.09:47:17::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_0
TRACE::2021-07-29.09:47:17::SCWPlatform::Opened existing hwdb Genesys_wrapper_0
TRACE::2021-07-29.09:47:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.09:47:17::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.09:47:17::SCWMssOS::DEBUG:  swdes dump  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-07-29.09:47:17::SCWMssOS::Sw design exists and opened at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.09:47:17::SCWWriter::formatted JSON is {
	"platformName":	"Genesys_wrapper_07_29",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Genesys_wrapper_07_29",
	"platHandOff":	"E:/newGenesysDDR/pingpong07_29/Genesys_wrapper_07_29.xsa",
	"platIntHandOff":	"<platformDir>/hw/Genesys_wrapper_07_29.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Genesys_wrapper_07_29",
	"systems":	[{
			"systemName":	"Genesys_wrapper_07_29",
			"systemDesc":	"Genesys_wrapper_07_29",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Genesys_wrapper_07_29",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"6fdf21ddf7fe1ec54dc0f1f01949c90c",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-07-29.09:47:17::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:17::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:17::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:17::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw
TRACE::2021-07-29.09:47:17::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:17::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.09:47:17::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_0
TRACE::2021-07-29.09:47:17::SCWPlatform::Opened existing hwdb Genesys_wrapper_0
TRACE::2021-07-29.09:47:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.09:47:17::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.09:47:17::SCWMssOS::DEBUG:  swdes dump  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-07-29.09:47:17::SCWMssOS::Sw design exists and opened at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.09:47:17::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:17::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:17::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:17::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw
TRACE::2021-07-29.09:47:17::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:17::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.09:47:17::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_0
TRACE::2021-07-29.09:47:17::SCWPlatform::Opened existing hwdb Genesys_wrapper_0
TRACE::2021-07-29.09:47:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.09:47:17::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.09:47:17::SCWMssOS::DEBUG:  swdes dump  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-07-29.09:47:17::SCWMssOS::Sw design exists and opened at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.09:47:17::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:17::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:17::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:17::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw
TRACE::2021-07-29.09:47:17::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:17::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.09:47:17::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_0
TRACE::2021-07-29.09:47:17::SCWPlatform::Opened existing hwdb Genesys_wrapper_0
TRACE::2021-07-29.09:47:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.09:47:17::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.09:47:17::SCWMssOS::DEBUG:  swdes dump  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-07-29.09:47:17::SCWMssOS::Sw design exists and opened at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.09:47:17::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:17::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:17::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:17::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw
TRACE::2021-07-29.09:47:17::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:17::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.09:47:17::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_0
TRACE::2021-07-29.09:47:17::SCWPlatform::Opened existing hwdb Genesys_wrapper_0
TRACE::2021-07-29.09:47:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.09:47:17::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.09:47:17::SCWMssOS::DEBUG:  swdes dump  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-07-29.09:47:17::SCWMssOS::Sw design exists and opened at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.09:47:17::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:17::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:17::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:17::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw
TRACE::2021-07-29.09:47:17::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:17::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.09:47:17::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_0
TRACE::2021-07-29.09:47:17::SCWPlatform::Opened existing hwdb Genesys_wrapper_0
TRACE::2021-07-29.09:47:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.09:47:17::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.09:47:17::SCWMssOS::DEBUG:  swdes dump  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-07-29.09:47:17::SCWMssOS::Sw design exists and opened at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.09:47:17::SCWWriter::formatted JSON is {
	"platformName":	"Genesys_wrapper_07_29",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Genesys_wrapper_07_29",
	"platHandOff":	"E:/newGenesysDDR/pingpong07_29/Genesys_wrapper_07_29.xsa",
	"platIntHandOff":	"<platformDir>/hw/Genesys_wrapper_07_29.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Genesys_wrapper_07_29",
	"systems":	[{
			"systemName":	"Genesys_wrapper_07_29",
			"systemDesc":	"Genesys_wrapper_07_29",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Genesys_wrapper_07_29",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"6fdf21ddf7fe1ec54dc0f1f01949c90c",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-07-29.09:47:17::SCWPlatform::Started generating the artifacts platform Genesys_wrapper_07_29
TRACE::2021-07-29.09:47:17::SCWPlatform::Sanity checking of platform is completed
LOG::2021-07-29.09:47:17::SCWPlatform::Started generating the artifacts for system configuration Genesys_wrapper_07_29
LOG::2021-07-29.09:47:17::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-07-29.09:47:17::SCWDomain::Generating domain artifcats
TRACE::2021-07-29.09:47:17::SCWMssOS::Generating standalone artifcats
TRACE::2021-07-29.09:47:17::SCWMssOS:: Copying the user libraries. 
TRACE::2021-07-29.09:47:17::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:17::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:17::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:17::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw
TRACE::2021-07-29.09:47:17::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:17::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.09:47:17::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_0
TRACE::2021-07-29.09:47:17::SCWPlatform::Opened existing hwdb Genesys_wrapper_0
TRACE::2021-07-29.09:47:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.09:47:17::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.09:47:17::SCWMssOS::DEBUG:  swdes dump  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-07-29.09:47:17::SCWMssOS::Sw design exists and opened at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.09:47:17::SCWMssOS::Completed writing the mss file at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp
TRACE::2021-07-29.09:47:17::SCWMssOS::Mss edits present, copying mssfile into export location E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.09:47:17::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-07-29.09:47:17::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-07-29.09:47:17::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2021-07-29.09:47:17::SCWMssOS::skipping the bsp build ... 
TRACE::2021-07-29.09:47:17::SCWMssOS::Copying to export directory.
TRACE::2021-07-29.09:47:17::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-07-29.09:47:17::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-07-29.09:47:17::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-07-29.09:47:17::SCWSystem::Completed Processing the sysconfig Genesys_wrapper_07_29
LOG::2021-07-29.09:47:17::SCWPlatform::Completed generating the artifacts for system configuration Genesys_wrapper_07_29
TRACE::2021-07-29.09:47:17::SCWPlatform::Started preparing the platform 
TRACE::2021-07-29.09:47:17::SCWSystem::Writing the bif file for system config Genesys_wrapper_07_29
TRACE::2021-07-29.09:47:17::SCWSystem::dir created 
TRACE::2021-07-29.09:47:17::SCWSystem::Writing the bif 
TRACE::2021-07-29.09:47:17::SCWPlatform::Started writing the spfm file 
TRACE::2021-07-29.09:47:17::SCWPlatform::Started writing the xpfm file 
TRACE::2021-07-29.09:47:17::SCWPlatform::Completed generating the platform
TRACE::2021-07-29.09:47:17::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:17::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:17::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:17::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw
TRACE::2021-07-29.09:47:17::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:17::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.09:47:17::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_0
TRACE::2021-07-29.09:47:17::SCWPlatform::Opened existing hwdb Genesys_wrapper_0
TRACE::2021-07-29.09:47:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.09:47:17::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.09:47:17::SCWMssOS::DEBUG:  swdes dump  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-07-29.09:47:17::SCWMssOS::Sw design exists and opened at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.09:47:17::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:17::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:17::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:17::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw
TRACE::2021-07-29.09:47:17::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:17::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.09:47:17::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_0
TRACE::2021-07-29.09:47:17::SCWPlatform::Opened existing hwdb Genesys_wrapper_0
TRACE::2021-07-29.09:47:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.09:47:17::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.09:47:17::SCWMssOS::DEBUG:  swdes dump  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-07-29.09:47:17::SCWMssOS::Sw design exists and opened at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.09:47:17::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:17::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:17::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:17::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw
TRACE::2021-07-29.09:47:17::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:17::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.09:47:17::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_0
TRACE::2021-07-29.09:47:17::SCWPlatform::Opened existing hwdb Genesys_wrapper_0
TRACE::2021-07-29.09:47:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.09:47:17::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.09:47:17::SCWMssOS::DEBUG:  swdes dump  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-07-29.09:47:17::SCWMssOS::Sw design exists and opened at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.09:47:17::SCWWriter::formatted JSON is {
	"platformName":	"Genesys_wrapper_07_29",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Genesys_wrapper_07_29",
	"platHandOff":	"E:/newGenesysDDR/pingpong07_29/Genesys_wrapper_07_29.xsa",
	"platIntHandOff":	"<platformDir>/hw/Genesys_wrapper_07_29.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Genesys_wrapper_07_29",
	"systems":	[{
			"systemName":	"Genesys_wrapper_07_29",
			"systemDesc":	"Genesys_wrapper_07_29",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Genesys_wrapper_07_29",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"6fdf21ddf7fe1ec54dc0f1f01949c90c",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-07-29.09:47:17::SCWPlatform::updated the xpfm file.
LOG::2021-07-29.09:47:56::SCWPlatform::Started generating the artifacts platform Genesys_wrapper_07_29
TRACE::2021-07-29.09:47:56::SCWPlatform::Sanity checking of platform is completed
LOG::2021-07-29.09:47:56::SCWPlatform::Started generating the artifacts for system configuration Genesys_wrapper_07_29
LOG::2021-07-29.09:47:56::SCWSystem::Checking the domain standalone_domain
LOG::2021-07-29.09:47:56::SCWSystem::Not a boot domain 
LOG::2021-07-29.09:47:56::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-07-29.09:47:56::SCWDomain::Generating domain artifcats
TRACE::2021-07-29.09:47:56::SCWMssOS::Generating standalone artifcats
TRACE::2021-07-29.09:47:56::SCWMssOS:: Copying the user libraries. 
TRACE::2021-07-29.09:47:56::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:56::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:56::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:56::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw
TRACE::2021-07-29.09:47:56::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:56::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.09:47:56::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_0
TRACE::2021-07-29.09:47:56::SCWPlatform::Opened existing hwdb Genesys_wrapper_0
TRACE::2021-07-29.09:47:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.09:47:56::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.09:47:56::SCWMssOS::DEBUG:  swdes dump  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-07-29.09:47:56::SCWMssOS::Sw design exists and opened at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.09:47:56::SCWMssOS::Completed writing the mss file at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp
TRACE::2021-07-29.09:47:56::SCWMssOS::Mss edits present, copying mssfile into export location E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.09:47:56::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-07-29.09:47:56::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-07-29.09:47:56::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2021-07-29.09:47:56::SCWMssOS::doing bsp build ... 
TRACE::2021-07-29.09:47:56::SCWMssOS::System Command Ran  E: & cd  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp & make 
TRACE::2021-07-29.09:47:56::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_3/src"

TRACE::2021-07-29.09:47:56::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-07-29.09:47:56::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-07-29.09:47:56::SCWMssOS::-Wextra"

TRACE::2021-07-29.09:47:56::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_10/src"

TRACE::2021-07-29.09:47:56::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-07-29.09:47:56::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-07-29.09:47:56::SCWMssOS::-Wextra"

TRACE::2021-07-29.09:47:56::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_5/src"

TRACE::2021-07-29.09:47:56::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-07-29.09:47:56::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-07-29.09:47:56::SCWMssOS::-Wextra"

TRACE::2021-07-29.09:47:56::SCWMssOS::"Running Make include in microblaze_0/libsrc/pingpong_clk_v1_0/src"

TRACE::2021-07-29.09:47:56::SCWMssOS::make -C microblaze_0/libsrc/pingpong_clk_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2021-07-29.09:47:56::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-section
TRACE::2021-07-29.09:47:56::SCWMssOS::s -Wall -Wextra"

TRACE::2021-07-29.09:47:56::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_1/src"

TRACE::2021-07-29.09:47:56::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-07-29.09:47:56::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2021-07-29.09:47:56::SCWMssOS::-Wall -Wextra"

TRACE::2021-07-29.09:47:56::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_3/src"

TRACE::2021-07-29.09:47:56::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-07-29.09:47:56::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2021-07-29.09:47:56::SCWMssOS::all -Wextra"

TRACE::2021-07-29.09:47:56::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_3/src"

TRACE::2021-07-29.09:47:56::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-07-29.09:47:56::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-07-29.09:47:56::SCWMssOS::xtra"

TRACE::2021-07-29.09:47:56::SCWMssOS::"Compiling bram"

TRACE::2021-07-29.09:47:57::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_10/src"

TRACE::2021-07-29.09:47:57::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-07-29.09:47:57::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-07-29.09:47:57::SCWMssOS::xtra"

TRACE::2021-07-29.09:47:57::SCWMssOS::"Compiling cpu"

TRACE::2021-07-29.09:47:57::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_5/src"

TRACE::2021-07-29.09:47:57::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-07-29.09:47:57::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-07-29.09:47:57::SCWMssOS::xtra"

TRACE::2021-07-29.09:47:57::SCWMssOS::"Compiling gpio"

TRACE::2021-07-29.09:47:57::SCWMssOS::"Running Make libs in microblaze_0/libsrc/pingpong_clk_v1_0/src"

TRACE::2021-07-29.09:47:57::SCWMssOS::make -C microblaze_0/libsrc/pingpong_clk_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2021-07-29.09:47:57::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2021-07-29.09:47:57::SCWMssOS::Wall -Wextra"

TRACE::2021-07-29.09:47:57::SCWMssOS::"Compiling pingpong_clk..."

TRACE::2021-07-29.09:47:57::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v7_1/src"

TRACE::2021-07-29.09:47:57::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-07-29.09:47:57::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-07-29.09:47:57::SCWMssOS::ll -Wextra"

TRACE::2021-07-29.09:47:57::SCWMssOS::"Compiling standalone";

TRACE::2021-07-29.09:47:59::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_3/src"

TRACE::2021-07-29.09:47:59::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-07-29.09:47:59::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2021-07-29.09:47:59::SCWMssOS:: -Wextra"

TRACE::2021-07-29.09:47:59::SCWMssOS::"Compiling uartlite"

TRACE::2021-07-29.09:47:59::SCWMssOS::'Finished building libraries'

TRACE::2021-07-29.09:47:59::SCWMssOS::Copying to export directory.
TRACE::2021-07-29.09:47:59::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-07-29.09:47:59::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-07-29.09:47:59::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-07-29.09:47:59::SCWSystem::Completed Processing the sysconfig Genesys_wrapper_07_29
LOG::2021-07-29.09:47:59::SCWPlatform::Completed generating the artifacts for system configuration Genesys_wrapper_07_29
TRACE::2021-07-29.09:47:59::SCWPlatform::Started preparing the platform 
TRACE::2021-07-29.09:47:59::SCWSystem::Writing the bif file for system config Genesys_wrapper_07_29
TRACE::2021-07-29.09:47:59::SCWSystem::dir created 
TRACE::2021-07-29.09:47:59::SCWSystem::Writing the bif 
TRACE::2021-07-29.09:47:59::SCWPlatform::Started writing the spfm file 
TRACE::2021-07-29.09:47:59::SCWPlatform::Started writing the xpfm file 
TRACE::2021-07-29.09:47:59::SCWPlatform::Completed generating the platform
TRACE::2021-07-29.09:47:59::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:59::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:59::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:59::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw
TRACE::2021-07-29.09:47:59::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:59::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.09:47:59::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_0
TRACE::2021-07-29.09:47:59::SCWPlatform::Opened existing hwdb Genesys_wrapper_0
TRACE::2021-07-29.09:47:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.09:47:59::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.09:47:59::SCWMssOS::DEBUG:  swdes dump  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-07-29.09:47:59::SCWMssOS::Sw design exists and opened at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.09:47:59::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:59::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:59::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:59::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw
TRACE::2021-07-29.09:47:59::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:59::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.09:47:59::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_0
TRACE::2021-07-29.09:47:59::SCWPlatform::Opened existing hwdb Genesys_wrapper_0
TRACE::2021-07-29.09:47:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.09:47:59::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.09:47:59::SCWMssOS::DEBUG:  swdes dump  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-07-29.09:47:59::SCWMssOS::Sw design exists and opened at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.09:47:59::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:59::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:59::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:59::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw
TRACE::2021-07-29.09:47:59::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:59::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.09:47:59::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_0
TRACE::2021-07-29.09:47:59::SCWPlatform::Opened existing hwdb Genesys_wrapper_0
TRACE::2021-07-29.09:47:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.09:47:59::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.09:47:59::SCWMssOS::DEBUG:  swdes dump  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-07-29.09:47:59::SCWMssOS::Sw design exists and opened at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.09:47:59::SCWWriter::formatted JSON is {
	"platformName":	"Genesys_wrapper_07_29",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Genesys_wrapper_07_29",
	"platHandOff":	"E:/newGenesysDDR/pingpong07_29/Genesys_wrapper_07_29.xsa",
	"platIntHandOff":	"<platformDir>/hw/Genesys_wrapper_07_29.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Genesys_wrapper_07_29",
	"systems":	[{
			"systemName":	"Genesys_wrapper_07_29",
			"systemDesc":	"Genesys_wrapper_07_29",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Genesys_wrapper_07_29",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"6fdf21ddf7fe1ec54dc0f1f01949c90c",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-07-29.09:47:59::SCWPlatform::updated the xpfm file.
TRACE::2021-07-29.09:47:59::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:59::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:59::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:59::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw
TRACE::2021-07-29.09:47:59::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.09:47:59::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.09:47:59::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_0
TRACE::2021-07-29.09:47:59::SCWPlatform::Opened existing hwdb Genesys_wrapper_0
TRACE::2021-07-29.09:47:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.09:47:59::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.09:47:59::SCWMssOS::DEBUG:  swdes dump  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-07-29.09:47:59::SCWMssOS::Sw design exists and opened at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.10:50:20::SCWPlatform::Clearing the existing platform
TRACE::2021-07-29.10:50:20::SCWSystem::Clearing the existing sysconfig
TRACE::2021-07-29.10:50:20::SCWMssOS::Removing the swdes entry for  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.10:50:20::SCWSystem::Clearing the domains completed.
TRACE::2021-07-29.10:50:20::SCWPlatform::Clearing the opened hw db.
TRACE::2021-07-29.10:50:20::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:50:20::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:50:20::SCWPlatform:: Platform location is E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw
TRACE::2021-07-29.10:50:20::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:50:20::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.10:50:20::SCWPlatform::Removing the HwDB with name E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:50:20::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:50:20::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:50:20::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:50:20::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw
TRACE::2021-07-29.10:50:20::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:50:20::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.10:50:20::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-07-29.10:50:21::SCWPlatform::Opened new HwDB with name Genesys_wrapper_2
TRACE::2021-07-29.10:50:21::SCWReader::Active system found as  Genesys_wrapper_07_29
TRACE::2021-07-29.10:50:21::SCWReader::Handling sysconfig Genesys_wrapper_07_29
TRACE::2021-07-29.10:50:21::SCWDomain::checking for install qemu data   : 
TRACE::2021-07-29.10:50:21::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:50:21::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:50:21::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:50:21::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw
TRACE::2021-07-29.10:50:21::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:50:21::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.10:50:21::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_2
TRACE::2021-07-29.10:50:21::SCWPlatform::Opened existing hwdb Genesys_wrapper_2
TRACE::2021-07-29.10:50:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.10:50:21::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:50:21::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:50:21::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:50:21::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw
TRACE::2021-07-29.10:50:21::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:50:21::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.10:50:21::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_2
TRACE::2021-07-29.10:50:21::SCWPlatform::Opened existing hwdb Genesys_wrapper_2
TRACE::2021-07-29.10:50:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.10:50:21::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:50:21::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:50:21::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:50:21::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw
TRACE::2021-07-29.10:50:21::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:50:21::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.10:50:21::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_2
TRACE::2021-07-29.10:50:21::SCWPlatform::Opened existing hwdb Genesys_wrapper_2
TRACE::2021-07-29.10:50:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.10:50:21::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.10:50:21::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-07-29.10:50:21::SCWMssOS::No sw design opened at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.10:50:21::SCWMssOS::mss exists loading the mss file  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.10:50:21::SCWMssOS::Opened the sw design from mss  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.10:50:21::SCWMssOS::Adding the swdes entry E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2021-07-29.10:50:21::SCWMssOS::updating the scw layer about changes
TRACE::2021-07-29.10:50:21::SCWMssOS::Opened the sw design.  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.10:50:21::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-07-29.10:50:21::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-07-29.10:50:21::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:50:21::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:50:21::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:50:21::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw
TRACE::2021-07-29.10:50:21::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:50:21::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.10:50:21::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_2
TRACE::2021-07-29.10:50:21::SCWPlatform::Opened existing hwdb Genesys_wrapper_2
TRACE::2021-07-29.10:50:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.10:50:21::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.10:50:21::SCWMssOS::DEBUG:  swdes dump  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-07-29.10:50:21::SCWMssOS::Sw design exists and opened at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.10:50:21::SCWReader::No isolation master present  
TRACE::2021-07-29.10:50:21::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:50:21::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:50:21::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:50:21::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw
TRACE::2021-07-29.10:50:21::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:50:21::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.10:50:21::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_2
TRACE::2021-07-29.10:50:21::SCWPlatform::Opened existing hwdb Genesys_wrapper_2
TRACE::2021-07-29.10:50:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.10:50:21::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.10:50:21::SCWMssOS::DEBUG:  swdes dump  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-07-29.10:50:21::SCWMssOS::Sw design exists and opened at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.10:50:21::SCWMssOS::In reload Mss file.
TRACE::2021-07-29.10:50:21::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:50:21::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:50:21::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:50:21::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw
TRACE::2021-07-29.10:50:21::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:50:21::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.10:50:21::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_2
TRACE::2021-07-29.10:50:21::SCWPlatform::Opened existing hwdb Genesys_wrapper_2
TRACE::2021-07-29.10:50:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.10:50:21::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.10:50:21::SCWMssOS::DEBUG:  swdes dump  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss|system||

KEYINFO::2021-07-29.10:50:21::SCWMssOS::Could not open the swdb for system
KEYINFO::2021-07-29.10:50:21::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2021-07-29.10:50:21::SCWMssOS::Cleared the swdb table entry
TRACE::2021-07-29.10:50:21::SCWMssOS::No sw design opened at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.10:50:21::SCWMssOS::mss exists loading the mss file  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.10:50:21::SCWMssOS::Opened the sw design from mss  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.10:50:21::SCWMssOS::Adding the swdes entry E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2021-07-29.10:50:21::SCWMssOS::updating the scw layer about changes
TRACE::2021-07-29.10:50:21::SCWMssOS::Opened the sw design.  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.10:50:21::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:50:21::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:50:21::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:50:21::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw
TRACE::2021-07-29.10:50:21::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:50:21::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.10:50:21::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_2
TRACE::2021-07-29.10:50:21::SCWPlatform::Opened existing hwdb Genesys_wrapper_2
TRACE::2021-07-29.10:50:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.10:50:21::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.10:50:21::SCWMssOS::DEBUG:  swdes dump  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-07-29.10:50:21::SCWMssOS::Sw design exists and opened at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.10:50:21::SCWMssOS::Removing the swdes entry for  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.10:52:49::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/tempdsa/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:52:49::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/tempdsa/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:52:49::SCWPlatform:: Platform location is E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/tempdsa
TRACE::2021-07-29.10:52:49::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/tempdsa/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:52:49::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.10:52:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.10:52:50::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2021-07-29.10:52:50::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:52:50::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:52:50::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:52:50::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw
TRACE::2021-07-29.10:52:50::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:52:50::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.10:52:50::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_2
TRACE::2021-07-29.10:52:50::SCWPlatform::Opened existing hwdb Genesys_wrapper_2
TRACE::2021-07-29.10:52:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.10:52:50::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:52:50::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:52:50::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:52:50::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw
TRACE::2021-07-29.10:52:50::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:52:50::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.10:52:50::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_2
TRACE::2021-07-29.10:52:50::SCWPlatform::Opened existing hwdb Genesys_wrapper_2
TRACE::2021-07-29.10:52:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.10:52:50::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.10:52:50::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-07-29.10:52:50::SCWMssOS::No sw design opened at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.10:52:50::SCWMssOS::mss exists loading the mss file  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.10:52:50::SCWMssOS::Opened the sw design from mss  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.10:52:50::SCWMssOS::Adding the swdes entry E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2021-07-29.10:52:50::SCWMssOS::updating the scw layer about changes
TRACE::2021-07-29.10:52:50::SCWMssOS::Opened the sw design.  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.10:52:50::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/tempdsa/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:52:50::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/tempdsa/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:52:50::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/tempdsa/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:52:50::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/tempdsa
TRACE::2021-07-29.10:52:50::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/tempdsa/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:52:50::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.10:52:50::SCWPlatform::update - Opened existing hwdb Genesys_wrapper_3
TRACE::2021-07-29.10:52:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.10:52:50::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2021-07-29.10:52:50::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:52:50::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:52:50::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:52:50::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw
TRACE::2021-07-29.10:52:50::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:52:50::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.10:52:50::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-07-29.10:52:51::SCWPlatform::Opened new HwDB with name Genesys_wrapper_4
TRACE::2021-07-29.10:52:51::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:52:51::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:52:51::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:52:51::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw
TRACE::2021-07-29.10:52:51::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:52:51::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.10:52:51::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_4
TRACE::2021-07-29.10:52:51::SCWPlatform::Opened existing hwdb Genesys_wrapper_4
TRACE::2021-07-29.10:52:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.10:52:51::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.10:52:51::SCWMssOS::DEBUG:  swdes dump  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-07-29.10:52:51::SCWMssOS::Sw design exists and opened at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.10:52:51::SCWWriter::formatted JSON is {
	"platformName":	"Genesys_wrapper_07_29",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Genesys_wrapper_07_29",
	"platHandOff":	"E:/newGenesysDDR/pingpong07_29/Genesys_wrapper_07_29.xsa",
	"platIntHandOff":	"<platformDir>/hw/Genesys_wrapper_07_29.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Genesys_wrapper_07_29",
	"systems":	[{
			"systemName":	"Genesys_wrapper_07_29",
			"systemDesc":	"Genesys_wrapper_07_29",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Genesys_wrapper_07_29",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"6fdf21ddf7fe1ec54dc0f1f01949c90c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-07-29.10:52:52::SCWPlatform::Clearing the existing platform
TRACE::2021-07-29.10:52:52::SCWSystem::Clearing the existing sysconfig
TRACE::2021-07-29.10:52:52::SCWMssOS::Removing the swdes entry for  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.10:52:52::SCWSystem::Clearing the domains completed.
TRACE::2021-07-29.10:52:52::SCWPlatform::Clearing the opened hw db.
TRACE::2021-07-29.10:52:52::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:52:52::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:52:52::SCWPlatform:: Platform location is E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw
TRACE::2021-07-29.10:52:52::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:52:52::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.10:52:52::SCWPlatform::Removing the HwDB with name E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:52:52::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:52:52::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:52:52::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:52:52::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw
TRACE::2021-07-29.10:52:52::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:52:52::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.10:52:52::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-07-29.10:52:53::SCWPlatform::Opened new HwDB with name Genesys_wrapper_5
TRACE::2021-07-29.10:52:53::SCWReader::Active system found as  Genesys_wrapper_07_29
TRACE::2021-07-29.10:52:53::SCWReader::Handling sysconfig Genesys_wrapper_07_29
TRACE::2021-07-29.10:52:53::SCWDomain::checking for install qemu data   : 
TRACE::2021-07-29.10:52:53::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:52:53::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:52:53::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:52:53::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw
TRACE::2021-07-29.10:52:53::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:52:53::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.10:52:53::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_5
TRACE::2021-07-29.10:52:53::SCWPlatform::Opened existing hwdb Genesys_wrapper_5
TRACE::2021-07-29.10:52:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.10:52:53::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:52:53::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:52:53::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:52:53::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw
TRACE::2021-07-29.10:52:53::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:52:53::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.10:52:53::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_5
TRACE::2021-07-29.10:52:53::SCWPlatform::Opened existing hwdb Genesys_wrapper_5
TRACE::2021-07-29.10:52:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.10:52:53::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:52:53::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:52:53::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:52:53::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw
TRACE::2021-07-29.10:52:53::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:52:53::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.10:52:53::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_5
TRACE::2021-07-29.10:52:53::SCWPlatform::Opened existing hwdb Genesys_wrapper_5
TRACE::2021-07-29.10:52:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.10:52:53::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.10:52:53::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-07-29.10:52:53::SCWMssOS::No sw design opened at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.10:52:53::SCWMssOS::mss exists loading the mss file  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.10:52:53::SCWMssOS::Opened the sw design from mss  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.10:52:53::SCWMssOS::Adding the swdes entry E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2021-07-29.10:52:53::SCWMssOS::updating the scw layer about changes
TRACE::2021-07-29.10:52:53::SCWMssOS::Opened the sw design.  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.10:52:53::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-07-29.10:52:53::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-07-29.10:52:53::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:52:53::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:52:53::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:52:53::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw
TRACE::2021-07-29.10:52:53::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:52:53::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.10:52:53::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_5
TRACE::2021-07-29.10:52:53::SCWPlatform::Opened existing hwdb Genesys_wrapper_5
TRACE::2021-07-29.10:52:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.10:52:53::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.10:52:53::SCWMssOS::DEBUG:  swdes dump  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-07-29.10:52:53::SCWMssOS::Sw design exists and opened at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.10:52:53::SCWReader::No isolation master present  
TRACE::2021-07-29.10:52:53::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:52:53::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:52:53::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:52:53::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw
TRACE::2021-07-29.10:52:53::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:52:53::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.10:52:53::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_5
TRACE::2021-07-29.10:52:53::SCWPlatform::Opened existing hwdb Genesys_wrapper_5
TRACE::2021-07-29.10:52:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.10:52:53::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.10:52:53::SCWMssOS::DEBUG:  swdes dump  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-07-29.10:52:53::SCWMssOS::Sw design exists and opened at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.10:52:53::SCWMssOS::In reload Mss file.
TRACE::2021-07-29.10:52:53::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:52:53::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:52:53::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:52:53::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw
TRACE::2021-07-29.10:52:53::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:52:53::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.10:52:53::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_5
TRACE::2021-07-29.10:52:53::SCWPlatform::Opened existing hwdb Genesys_wrapper_5
TRACE::2021-07-29.10:52:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.10:52:53::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.10:52:53::SCWMssOS::DEBUG:  swdes dump  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss|system||

KEYINFO::2021-07-29.10:52:53::SCWMssOS::Could not open the swdb for system
KEYINFO::2021-07-29.10:52:53::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2021-07-29.10:52:53::SCWMssOS::Cleared the swdb table entry
TRACE::2021-07-29.10:52:53::SCWMssOS::No sw design opened at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.10:52:53::SCWMssOS::mss exists loading the mss file  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.10:52:53::SCWMssOS::Opened the sw design from mss  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.10:52:53::SCWMssOS::Adding the swdes entry E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2021-07-29.10:52:53::SCWMssOS::updating the scw layer about changes
TRACE::2021-07-29.10:52:53::SCWMssOS::Opened the sw design.  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.10:52:53::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:52:53::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:52:53::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:52:53::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw
TRACE::2021-07-29.10:52:53::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:52:53::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.10:52:53::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_5
TRACE::2021-07-29.10:52:53::SCWPlatform::Opened existing hwdb Genesys_wrapper_5
TRACE::2021-07-29.10:52:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.10:52:53::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.10:52:53::SCWMssOS::DEBUG:  swdes dump  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-07-29.10:52:53::SCWMssOS::Sw design exists and opened at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.10:52:53::SCWMssOS::Removing the swdes entry for  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.10:54:34::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:54:34::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:54:34::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:54:36::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw
TRACE::2021-07-29.10:54:36::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:54:36::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.10:54:36::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-07-29.10:54:37::SCWPlatform::Opened new HwDB with name Genesys_wrapper
TRACE::2021-07-29.10:54:37::SCWReader::Active system found as  Genesys_wrapper_07_29
TRACE::2021-07-29.10:54:37::SCWReader::Handling sysconfig Genesys_wrapper_07_29
TRACE::2021-07-29.10:54:37::SCWDomain::checking for install qemu data   : 
TRACE::2021-07-29.10:54:37::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:54:37::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:54:37::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:54:37::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw
TRACE::2021-07-29.10:54:37::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:54:37::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.10:54:37::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper
TRACE::2021-07-29.10:54:37::SCWPlatform::Opened existing hwdb Genesys_wrapper
TRACE::2021-07-29.10:54:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.10:54:37::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:54:37::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:54:37::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:54:37::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw
TRACE::2021-07-29.10:54:37::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:54:37::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.10:54:37::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper
TRACE::2021-07-29.10:54:37::SCWPlatform::Opened existing hwdb Genesys_wrapper
TRACE::2021-07-29.10:54:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.10:54:37::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:54:37::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:54:37::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:54:37::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw
TRACE::2021-07-29.10:54:37::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:54:37::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.10:54:37::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper
TRACE::2021-07-29.10:54:37::SCWPlatform::Opened existing hwdb Genesys_wrapper
TRACE::2021-07-29.10:54:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.10:54:37::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.10:54:37::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-07-29.10:54:37::SCWMssOS::No sw design opened at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.10:54:37::SCWMssOS::mss exists loading the mss file  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.10:54:37::SCWMssOS::Opened the sw design from mss  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.10:54:37::SCWMssOS::Adding the swdes entry E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2021-07-29.10:54:37::SCWMssOS::updating the scw layer about changes
TRACE::2021-07-29.10:54:37::SCWMssOS::Opened the sw design.  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.10:54:37::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-07-29.10:54:37::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-07-29.10:54:37::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:54:37::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:54:37::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:54:37::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw
TRACE::2021-07-29.10:54:37::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:54:37::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.10:54:37::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper
TRACE::2021-07-29.10:54:37::SCWPlatform::Opened existing hwdb Genesys_wrapper
TRACE::2021-07-29.10:54:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.10:54:37::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.10:54:37::SCWMssOS::DEBUG:  swdes dump  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-07-29.10:54:37::SCWMssOS::Sw design exists and opened at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.10:54:37::SCWReader::No isolation master present  
TRACE::2021-07-29.10:54:37::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:54:37::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:54:37::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:54:37::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw
TRACE::2021-07-29.10:54:37::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:54:37::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.10:54:37::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper
TRACE::2021-07-29.10:54:37::SCWPlatform::Opened existing hwdb Genesys_wrapper
TRACE::2021-07-29.10:54:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.10:54:37::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.10:54:37::SCWMssOS::DEBUG:  swdes dump  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-07-29.10:54:37::SCWMssOS::Sw design exists and opened at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.10:54:37::SCWWriter::formatted JSON is {
	"platformName":	"Genesys_wrapper_07_29",
	"sprVersion":	"2.0",
	"mode":	"cmd",
	"dsaType":	"Fixed",
	"platformDesc":	"Genesys_wrapper_07_29",
	"platHandOff":	"E:/newGenesysDDR/pingpong07_29/Genesys_wrapper_07_29.xsa",
	"platIntHandOff":	"<platformDir>/hw/Genesys_wrapper_07_29.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Genesys_wrapper_07_29",
	"systems":	[{
			"systemName":	"Genesys_wrapper_07_29",
			"systemDesc":	"Genesys_wrapper_07_29",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Genesys_wrapper_07_29",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"6fdf21ddf7fe1ec54dc0f1f01949c90c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-07-29.10:54:37::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:54:37::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:54:37::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:54:37::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw
TRACE::2021-07-29.10:54:37::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:54:37::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.10:54:37::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper
TRACE::2021-07-29.10:54:37::SCWPlatform::Opened existing hwdb Genesys_wrapper
TRACE::2021-07-29.10:54:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.10:54:37::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.10:54:37::SCWMssOS::DEBUG:  swdes dump  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-07-29.10:54:37::SCWMssOS::Sw design exists and opened at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.10:54:37::SCWMssOS::Removing the swdes entry for  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.10:54:37::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:54:37::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:54:37::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:54:37::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw
TRACE::2021-07-29.10:54:37::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:54:37::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.10:54:37::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper
TRACE::2021-07-29.10:54:37::SCWPlatform::Opened existing hwdb Genesys_wrapper
TRACE::2021-07-29.10:54:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.10:54:37::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.10:54:37::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-07-29.10:54:37::SCWMssOS::No sw design opened at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.10:54:37::SCWMssOS::mss exists loading the mss file  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.10:54:37::SCWMssOS::Opened the sw design from mss  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.10:54:37::SCWMssOS::Adding the swdes entry E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2021-07-29.10:54:37::SCWMssOS::updating the scw layer about changes
TRACE::2021-07-29.10:54:37::SCWMssOS::Opened the sw design.  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.10:54:37::SCWMssOS::In reload Mss file.
TRACE::2021-07-29.10:54:37::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:54:37::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:54:37::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:54:37::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw
TRACE::2021-07-29.10:54:37::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:54:37::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.10:54:37::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper
TRACE::2021-07-29.10:54:37::SCWPlatform::Opened existing hwdb Genesys_wrapper
TRACE::2021-07-29.10:54:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.10:54:37::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.10:54:37::SCWMssOS::DEBUG:  swdes dump  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss|system||

KEYINFO::2021-07-29.10:54:37::SCWMssOS::Could not open the swdb for system
KEYINFO::2021-07-29.10:54:37::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2021-07-29.10:54:37::SCWMssOS::Cleared the swdb table entry
TRACE::2021-07-29.10:54:37::SCWMssOS::No sw design opened at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.10:54:37::SCWMssOS::mss exists loading the mss file  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.10:54:37::SCWMssOS::Opened the sw design from mss  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.10:54:37::SCWMssOS::Adding the swdes entry E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2021-07-29.10:54:37::SCWMssOS::updating the scw layer about changes
TRACE::2021-07-29.10:54:37::SCWMssOS::Opened the sw design.  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.10:54:37::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:54:37::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:54:37::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:54:37::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw
TRACE::2021-07-29.10:54:37::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:54:37::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.10:54:37::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper
TRACE::2021-07-29.10:54:37::SCWPlatform::Opened existing hwdb Genesys_wrapper
TRACE::2021-07-29.10:54:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.10:54:37::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.10:54:37::SCWMssOS::DEBUG:  swdes dump  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-07-29.10:54:37::SCWMssOS::Sw design exists and opened at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.10:54:37::SCWMssOS::Removing the swdes entry for  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.10:57:05::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:57:05::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:57:05::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:57:05::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw
TRACE::2021-07-29.10:57:05::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:57:05::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.10:57:05::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper
TRACE::2021-07-29.10:57:05::SCWPlatform::Opened existing hwdb Genesys_wrapper
TRACE::2021-07-29.10:57:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.10:57:05::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.10:57:05::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-07-29.10:57:05::SCWMssOS::No sw design opened at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.10:57:05::SCWMssOS::mss exists loading the mss file  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.10:57:05::SCWMssOS::Opened the sw design from mss  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.10:57:05::SCWMssOS::Adding the swdes entry E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2021-07-29.10:57:05::SCWMssOS::updating the scw layer about changes
TRACE::2021-07-29.10:57:05::SCWMssOS::Opened the sw design.  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.10:57:05::SCWMssOS::Completed writing the mss file at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp
TRACE::2021-07-29.10:57:05::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2021-07-29.10:57:48::SCWMssOS::cleaning the bsp 
TRACE::2021-07-29.10:57:48::SCWMssOS::System Command Ran  E: & cd  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp & make clean 
TRACE::2021-07-29.10:57:48::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s clean 

TRACE::2021-07-29.10:57:48::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s clean 

TRACE::2021-07-29.10:57:48::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s clean 

TRACE::2021-07-29.10:57:48::SCWMssOS::make -C microblaze_0/libsrc/pingpong_clk_v1_0/src -s clean 

ERROR::2021-07-29.10:57:48::SCWSystem::Error in Processing the domain standalone_domain
LOG::2021-07-29.10:57:50::SCWPlatform::Started generating the artifacts platform Genesys_wrapper_07_29
TRACE::2021-07-29.10:57:50::SCWPlatform::Sanity checking of platform is completed
LOG::2021-07-29.10:57:50::SCWPlatform::Started generating the artifacts for system configuration Genesys_wrapper_07_29
LOG::2021-07-29.10:57:50::SCWSystem::Checking the domain standalone_domain
LOG::2021-07-29.10:57:50::SCWSystem::Not a boot domain 
LOG::2021-07-29.10:57:50::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-07-29.10:57:50::SCWDomain::Generating domain artifcats
TRACE::2021-07-29.10:57:50::SCWMssOS::Generating standalone artifcats
TRACE::2021-07-29.10:57:50::SCWMssOS:: Copying the user libraries. 
TRACE::2021-07-29.10:57:50::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:57:50::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:57:50::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:57:50::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw
TRACE::2021-07-29.10:57:50::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:57:50::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.10:57:50::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper
TRACE::2021-07-29.10:57:50::SCWPlatform::Opened existing hwdb Genesys_wrapper
TRACE::2021-07-29.10:57:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.10:57:50::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.10:57:50::SCWMssOS::DEBUG:  swdes dump  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss|system||

KEYINFO::2021-07-29.10:57:50::SCWMssOS::Could not open the swdb for system
KEYINFO::2021-07-29.10:57:50::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2021-07-29.10:57:50::SCWMssOS::Cleared the swdb table entry
TRACE::2021-07-29.10:57:50::SCWMssOS::No sw design opened at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.10:57:50::SCWMssOS::mss exists loading the mss file  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.10:57:50::SCWMssOS::Opened the sw design from mss  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.10:57:50::SCWMssOS::Adding the swdes entry E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2021-07-29.10:57:50::SCWMssOS::updating the scw layer about changes
TRACE::2021-07-29.10:57:50::SCWMssOS::Opened the sw design.  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.10:57:50::SCWMssOS::Completed writing the mss file at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp
TRACE::2021-07-29.10:57:50::SCWMssOS::Mss edits present, copying mssfile into export location E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.10:57:50::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-07-29.10:57:50::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-07-29.10:57:50::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2021-07-29.10:57:50::SCWMssOS::doing bsp build ... 
TRACE::2021-07-29.10:57:50::SCWMssOS::System Command Ran  E: & cd  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp & make 
TRACE::2021-07-29.10:57:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_3/src"

TRACE::2021-07-29.10:57:50::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-07-29.10:57:50::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-07-29.10:57:50::SCWMssOS::-Wextra"

TRACE::2021-07-29.10:57:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_10/src"

TRACE::2021-07-29.10:57:50::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-07-29.10:57:50::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-07-29.10:57:50::SCWMssOS::-Wextra"

TRACE::2021-07-29.10:57:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_5/src"

TRACE::2021-07-29.10:57:50::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-07-29.10:57:50::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-07-29.10:57:50::SCWMssOS::-Wextra"

TRACE::2021-07-29.10:57:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/pingpong_clk_v1_0/src"

TRACE::2021-07-29.10:57:50::SCWMssOS::make -C microblaze_0/libsrc/pingpong_clk_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2021-07-29.10:57:50::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-section
TRACE::2021-07-29.10:57:50::SCWMssOS::s -Wall -Wextra"

TRACE::2021-07-29.10:57:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_1/src"

TRACE::2021-07-29.10:57:50::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-07-29.10:57:50::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2021-07-29.10:57:50::SCWMssOS::-Wall -Wextra"

TRACE::2021-07-29.10:57:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_3/src"

TRACE::2021-07-29.10:57:50::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-07-29.10:57:50::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2021-07-29.10:57:50::SCWMssOS::all -Wextra"

TRACE::2021-07-29.10:57:50::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_3/src"

TRACE::2021-07-29.10:57:50::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-07-29.10:57:50::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-07-29.10:57:50::SCWMssOS::xtra"

TRACE::2021-07-29.10:57:50::SCWMssOS::"Compiling bram"

TRACE::2021-07-29.10:57:51::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_10/src"

TRACE::2021-07-29.10:57:51::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-07-29.10:57:51::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-07-29.10:57:51::SCWMssOS::xtra"

TRACE::2021-07-29.10:57:51::SCWMssOS::"Compiling cpu"

TRACE::2021-07-29.10:57:51::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_5/src"

TRACE::2021-07-29.10:57:51::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-07-29.10:57:51::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-07-29.10:57:51::SCWMssOS::xtra"

TRACE::2021-07-29.10:57:51::SCWMssOS::"Compiling gpio"

TRACE::2021-07-29.10:57:51::SCWMssOS::"Running Make libs in microblaze_0/libsrc/pingpong_clk_v1_0/src"

TRACE::2021-07-29.10:57:51::SCWMssOS::make -C microblaze_0/libsrc/pingpong_clk_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2021-07-29.10:57:51::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2021-07-29.10:57:51::SCWMssOS::Wall -Wextra"

TRACE::2021-07-29.10:57:51::SCWMssOS::"Compiling pingpong_clk..."

TRACE::2021-07-29.10:57:51::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v7_1/src"

TRACE::2021-07-29.10:57:51::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-07-29.10:57:51::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-07-29.10:57:51::SCWMssOS::ll -Wextra"

TRACE::2021-07-29.10:57:51::SCWMssOS::"Compiling standalone";

TRACE::2021-07-29.10:57:53::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_3/src"

TRACE::2021-07-29.10:57:53::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-07-29.10:57:53::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2021-07-29.10:57:53::SCWMssOS:: -Wextra"

TRACE::2021-07-29.10:57:53::SCWMssOS::"Compiling uartlite"

TRACE::2021-07-29.10:57:53::SCWMssOS::'Finished building libraries'

TRACE::2021-07-29.10:57:54::SCWMssOS::Copying to export directory.
TRACE::2021-07-29.10:57:54::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-07-29.10:57:54::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-07-29.10:57:54::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-07-29.10:57:54::SCWSystem::Completed Processing the sysconfig Genesys_wrapper_07_29
LOG::2021-07-29.10:57:54::SCWPlatform::Completed generating the artifacts for system configuration Genesys_wrapper_07_29
TRACE::2021-07-29.10:57:54::SCWPlatform::Started preparing the platform 
TRACE::2021-07-29.10:57:54::SCWSystem::Writing the bif file for system config Genesys_wrapper_07_29
TRACE::2021-07-29.10:57:54::SCWSystem::dir created 
TRACE::2021-07-29.10:57:54::SCWSystem::Writing the bif 
TRACE::2021-07-29.10:57:54::SCWPlatform::Started writing the spfm file 
TRACE::2021-07-29.10:57:54::SCWPlatform::Started writing the xpfm file 
TRACE::2021-07-29.10:57:54::SCWPlatform::Completed generating the platform
TRACE::2021-07-29.10:57:54::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:57:54::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:57:54::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:57:54::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw
TRACE::2021-07-29.10:57:54::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:57:54::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.10:57:54::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper
TRACE::2021-07-29.10:57:54::SCWPlatform::Opened existing hwdb Genesys_wrapper
TRACE::2021-07-29.10:57:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.10:57:54::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.10:57:54::SCWMssOS::DEBUG:  swdes dump  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-07-29.10:57:54::SCWMssOS::Sw design exists and opened at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.10:57:54::SCWWriter::formatted JSON is {
	"platformName":	"Genesys_wrapper_07_29",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Genesys_wrapper_07_29",
	"platHandOff":	"E:/newGenesysDDR/pingpong07_29/Genesys_wrapper_07_29.xsa",
	"platIntHandOff":	"<platformDir>/hw/Genesys_wrapper_07_29.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Genesys_wrapper_07_29",
	"systems":	[{
			"systemName":	"Genesys_wrapper_07_29",
			"systemDesc":	"Genesys_wrapper_07_29",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Genesys_wrapper_07_29",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"6fdf21ddf7fe1ec54dc0f1f01949c90c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-07-29.10:57:54::SCWPlatform::updated the xpfm file.
TRACE::2021-07-29.10:57:54::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:57:54::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:57:54::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:57:54::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw
TRACE::2021-07-29.10:57:54::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.10:57:54::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.10:57:54::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper
TRACE::2021-07-29.10:57:54::SCWPlatform::Opened existing hwdb Genesys_wrapper
TRACE::2021-07-29.10:57:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.10:57:54::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.10:57:54::SCWMssOS::DEBUG:  swdes dump  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-07-29.10:57:54::SCWMssOS::Sw design exists and opened at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:04:28::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/tempdsa/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:04:28::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/tempdsa/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:04:28::SCWPlatform:: Platform location is E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/tempdsa
TRACE::2021-07-29.11:04:28::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/tempdsa/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:04:28::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.11:04:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.11:04:29::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2021-07-29.11:04:29::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:04:29::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:04:29::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:04:29::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw
TRACE::2021-07-29.11:04:29::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:04:29::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.11:04:29::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper
TRACE::2021-07-29.11:04:29::SCWPlatform::Opened existing hwdb Genesys_wrapper
TRACE::2021-07-29.11:04:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.11:04:29::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:04:29::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:04:29::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:04:29::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw
TRACE::2021-07-29.11:04:29::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:04:29::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.11:04:29::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper
TRACE::2021-07-29.11:04:29::SCWPlatform::Opened existing hwdb Genesys_wrapper
TRACE::2021-07-29.11:04:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.11:04:29::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:04:29::SCWMssOS::DEBUG:  swdes dump  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-07-29.11:04:29::SCWMssOS::Sw design exists and opened at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:04:29::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/tempdsa/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:04:29::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/tempdsa/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:04:29::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/tempdsa/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:04:29::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/tempdsa
TRACE::2021-07-29.11:04:29::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/tempdsa/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:04:29::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.11:04:29::SCWPlatform::update - Opened existing hwdb Genesys_wrapper_1
TRACE::2021-07-29.11:04:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.11:04:29::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2021-07-29.11:04:29::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:04:29::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:04:29::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:04:29::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw
TRACE::2021-07-29.11:04:29::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:04:29::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.11:04:29::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-07-29.11:04:30::SCWPlatform::Opened new HwDB with name Genesys_wrapper_2
TRACE::2021-07-29.11:04:30::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:04:30::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:04:30::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:04:30::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw
TRACE::2021-07-29.11:04:30::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:04:30::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.11:04:30::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_2
TRACE::2021-07-29.11:04:30::SCWPlatform::Opened existing hwdb Genesys_wrapper_2
TRACE::2021-07-29.11:04:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.11:04:30::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:04:30::SCWMssOS::DEBUG:  swdes dump  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-07-29.11:04:30::SCWMssOS::Sw design exists and opened at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:04:30::SCWWriter::formatted JSON is {
	"platformName":	"Genesys_wrapper_07_29",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Genesys_wrapper_07_29",
	"platHandOff":	"E:/newGenesysDDR/pingpong07_29/Genesys_wrapper_07_29.xsa",
	"platIntHandOff":	"<platformDir>/hw/Genesys_wrapper_07_29.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Genesys_wrapper_07_29",
	"systems":	[{
			"systemName":	"Genesys_wrapper_07_29",
			"systemDesc":	"Genesys_wrapper_07_29",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Genesys_wrapper_07_29",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"6fdf21ddf7fe1ec54dc0f1f01949c90c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-07-29.11:04:31::SCWPlatform::Clearing the existing platform
TRACE::2021-07-29.11:04:31::SCWSystem::Clearing the existing sysconfig
TRACE::2021-07-29.11:04:31::SCWMssOS::Removing the swdes entry for  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:04:31::SCWSystem::Clearing the domains completed.
TRACE::2021-07-29.11:04:31::SCWPlatform::Clearing the opened hw db.
TRACE::2021-07-29.11:04:31::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:04:31::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:04:31::SCWPlatform:: Platform location is E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw
TRACE::2021-07-29.11:04:31::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:04:31::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.11:04:31::SCWPlatform::Removing the HwDB with name E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:04:31::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:04:31::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:04:31::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:04:31::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw
TRACE::2021-07-29.11:04:31::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:04:31::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.11:04:31::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-07-29.11:04:32::SCWPlatform::Opened new HwDB with name Genesys_wrapper_3
TRACE::2021-07-29.11:04:32::SCWReader::Active system found as  Genesys_wrapper_07_29
TRACE::2021-07-29.11:04:32::SCWReader::Handling sysconfig Genesys_wrapper_07_29
TRACE::2021-07-29.11:04:32::SCWDomain::checking for install qemu data   : 
TRACE::2021-07-29.11:04:32::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:04:32::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:04:32::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:04:32::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw
TRACE::2021-07-29.11:04:32::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:04:32::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.11:04:32::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_3
TRACE::2021-07-29.11:04:32::SCWPlatform::Opened existing hwdb Genesys_wrapper_3
TRACE::2021-07-29.11:04:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.11:04:32::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:04:32::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:04:32::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:04:32::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw
TRACE::2021-07-29.11:04:32::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:04:32::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.11:04:32::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_3
TRACE::2021-07-29.11:04:32::SCWPlatform::Opened existing hwdb Genesys_wrapper_3
TRACE::2021-07-29.11:04:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.11:04:32::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:04:32::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:04:32::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:04:32::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw
TRACE::2021-07-29.11:04:32::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:04:32::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.11:04:32::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_3
TRACE::2021-07-29.11:04:32::SCWPlatform::Opened existing hwdb Genesys_wrapper_3
TRACE::2021-07-29.11:04:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.11:04:32::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:04:32::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-07-29.11:04:32::SCWMssOS::No sw design opened at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:04:32::SCWMssOS::mss exists loading the mss file  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:04:32::SCWMssOS::Opened the sw design from mss  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:04:32::SCWMssOS::Adding the swdes entry E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2021-07-29.11:04:32::SCWMssOS::updating the scw layer about changes
TRACE::2021-07-29.11:04:32::SCWMssOS::Opened the sw design.  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:04:32::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-07-29.11:04:32::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-07-29.11:04:32::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:04:32::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:04:32::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:04:32::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw
TRACE::2021-07-29.11:04:32::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:04:32::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.11:04:32::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_3
TRACE::2021-07-29.11:04:32::SCWPlatform::Opened existing hwdb Genesys_wrapper_3
TRACE::2021-07-29.11:04:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.11:04:32::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:04:32::SCWMssOS::DEBUG:  swdes dump  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-07-29.11:04:32::SCWMssOS::Sw design exists and opened at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:04:32::SCWReader::No isolation master present  
TRACE::2021-07-29.11:04:32::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:04:32::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:04:32::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:04:32::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw
TRACE::2021-07-29.11:04:32::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:04:32::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.11:04:32::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_3
TRACE::2021-07-29.11:04:32::SCWPlatform::Opened existing hwdb Genesys_wrapper_3
TRACE::2021-07-29.11:04:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.11:04:32::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:04:32::SCWMssOS::DEBUG:  swdes dump  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-07-29.11:04:32::SCWMssOS::Sw design exists and opened at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:04:32::SCWMssOS::In reload Mss file.
TRACE::2021-07-29.11:04:32::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:04:32::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:04:32::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:04:32::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw
TRACE::2021-07-29.11:04:32::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:04:32::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.11:04:32::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_3
TRACE::2021-07-29.11:04:32::SCWPlatform::Opened existing hwdb Genesys_wrapper_3
TRACE::2021-07-29.11:04:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.11:04:32::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:04:32::SCWMssOS::DEBUG:  swdes dump  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss|system||

KEYINFO::2021-07-29.11:04:32::SCWMssOS::Could not open the swdb for system
KEYINFO::2021-07-29.11:04:32::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2021-07-29.11:04:32::SCWMssOS::Cleared the swdb table entry
TRACE::2021-07-29.11:04:32::SCWMssOS::No sw design opened at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:04:32::SCWMssOS::mss exists loading the mss file  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:04:32::SCWMssOS::Opened the sw design from mss  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:04:32::SCWMssOS::Adding the swdes entry E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2021-07-29.11:04:32::SCWMssOS::updating the scw layer about changes
TRACE::2021-07-29.11:04:32::SCWMssOS::Opened the sw design.  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:04:32::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:04:32::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:04:32::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:04:32::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw
TRACE::2021-07-29.11:04:32::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:04:32::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.11:04:32::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_3
TRACE::2021-07-29.11:04:32::SCWPlatform::Opened existing hwdb Genesys_wrapper_3
TRACE::2021-07-29.11:04:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.11:04:32::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:04:32::SCWMssOS::DEBUG:  swdes dump  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-07-29.11:04:32::SCWMssOS::Sw design exists and opened at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:04:32::SCWMssOS::Removing the swdes entry for  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:05:38::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:05:38::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:05:38::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:05:38::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw
TRACE::2021-07-29.11:05:38::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:05:38::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.11:05:38::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_3
TRACE::2021-07-29.11:05:38::SCWPlatform::Opened existing hwdb Genesys_wrapper_3
TRACE::2021-07-29.11:05:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.11:05:38::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:05:38::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-07-29.11:05:38::SCWMssOS::No sw design opened at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:05:38::SCWMssOS::mss exists loading the mss file  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:05:38::SCWMssOS::Opened the sw design from mss  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:05:38::SCWMssOS::Adding the swdes entry E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2021-07-29.11:05:38::SCWMssOS::updating the scw layer about changes
TRACE::2021-07-29.11:05:38::SCWMssOS::Opened the sw design.  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:05:38::SCWMssOS::Completed writing the mss file at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp
TRACE::2021-07-29.11:05:38::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2021-07-29.11:05:51::SCWMssOS::cleaning the bsp 
TRACE::2021-07-29.11:05:51::SCWMssOS::System Command Ran  E: & cd  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp & make clean 
TRACE::2021-07-29.11:05:51::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s clean 

TRACE::2021-07-29.11:05:51::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s clean 

TRACE::2021-07-29.11:05:51::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s clean 

TRACE::2021-07-29.11:05:51::SCWMssOS::make -C microblaze_0/libsrc/pingpong_clk_v1_0/src -s clean 

ERROR::2021-07-29.11:05:51::SCWSystem::Error in Processing the domain standalone_domain
LOG::2021-07-29.11:05:53::SCWPlatform::Started generating the artifacts platform Genesys_wrapper_07_29
TRACE::2021-07-29.11:05:53::SCWPlatform::Sanity checking of platform is completed
LOG::2021-07-29.11:05:53::SCWPlatform::Started generating the artifacts for system configuration Genesys_wrapper_07_29
LOG::2021-07-29.11:05:53::SCWSystem::Checking the domain standalone_domain
LOG::2021-07-29.11:05:53::SCWSystem::Not a boot domain 
LOG::2021-07-29.11:05:53::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-07-29.11:05:53::SCWDomain::Generating domain artifcats
TRACE::2021-07-29.11:05:53::SCWMssOS::Generating standalone artifcats
TRACE::2021-07-29.11:05:53::SCWMssOS:: Copying the user libraries. 
TRACE::2021-07-29.11:05:53::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:05:53::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:05:53::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:05:53::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw
TRACE::2021-07-29.11:05:53::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:05:53::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.11:05:53::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_3
TRACE::2021-07-29.11:05:53::SCWPlatform::Opened existing hwdb Genesys_wrapper_3
TRACE::2021-07-29.11:05:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.11:05:53::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:05:53::SCWMssOS::DEBUG:  swdes dump  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss|system||

KEYINFO::2021-07-29.11:05:53::SCWMssOS::Could not open the swdb for system
KEYINFO::2021-07-29.11:05:53::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2021-07-29.11:05:53::SCWMssOS::Cleared the swdb table entry
TRACE::2021-07-29.11:05:53::SCWMssOS::No sw design opened at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:05:53::SCWMssOS::mss exists loading the mss file  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:05:53::SCWMssOS::Opened the sw design from mss  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:05:53::SCWMssOS::Adding the swdes entry E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2021-07-29.11:05:53::SCWMssOS::updating the scw layer about changes
TRACE::2021-07-29.11:05:53::SCWMssOS::Opened the sw design.  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:05:53::SCWMssOS::Completed writing the mss file at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp
TRACE::2021-07-29.11:05:53::SCWMssOS::Mss edits present, copying mssfile into export location E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:05:53::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-07-29.11:05:53::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-07-29.11:05:53::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2021-07-29.11:05:53::SCWMssOS::doing bsp build ... 
TRACE::2021-07-29.11:05:53::SCWMssOS::System Command Ran  E: & cd  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp & make 
TRACE::2021-07-29.11:05:53::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_3/src"

TRACE::2021-07-29.11:05:53::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-07-29.11:05:53::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-07-29.11:05:53::SCWMssOS::-Wextra"

TRACE::2021-07-29.11:05:53::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_10/src"

TRACE::2021-07-29.11:05:53::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-07-29.11:05:53::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-07-29.11:05:53::SCWMssOS::-Wextra"

TRACE::2021-07-29.11:05:53::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_5/src"

TRACE::2021-07-29.11:05:53::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-07-29.11:05:53::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-07-29.11:05:53::SCWMssOS::-Wextra"

TRACE::2021-07-29.11:05:53::SCWMssOS::"Running Make include in microblaze_0/libsrc/pingpong_clk_v1_0/src"

TRACE::2021-07-29.11:05:53::SCWMssOS::make -C microblaze_0/libsrc/pingpong_clk_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2021-07-29.11:05:53::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-section
TRACE::2021-07-29.11:05:53::SCWMssOS::s -Wall -Wextra"

TRACE::2021-07-29.11:05:53::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_1/src"

TRACE::2021-07-29.11:05:53::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-07-29.11:05:53::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2021-07-29.11:05:53::SCWMssOS::-Wall -Wextra"

TRACE::2021-07-29.11:05:53::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_3/src"

TRACE::2021-07-29.11:05:53::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-07-29.11:05:53::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2021-07-29.11:05:53::SCWMssOS::all -Wextra"

TRACE::2021-07-29.11:05:53::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_3/src"

TRACE::2021-07-29.11:05:53::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-07-29.11:05:53::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-07-29.11:05:53::SCWMssOS::xtra"

TRACE::2021-07-29.11:05:53::SCWMssOS::"Compiling bram"

TRACE::2021-07-29.11:05:53::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_10/src"

TRACE::2021-07-29.11:05:53::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-07-29.11:05:53::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-07-29.11:05:53::SCWMssOS::xtra"

TRACE::2021-07-29.11:05:53::SCWMssOS::"Compiling cpu"

TRACE::2021-07-29.11:05:53::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_5/src"

TRACE::2021-07-29.11:05:53::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-07-29.11:05:53::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-07-29.11:05:53::SCWMssOS::xtra"

TRACE::2021-07-29.11:05:54::SCWMssOS::"Compiling gpio"

TRACE::2021-07-29.11:05:54::SCWMssOS::"Running Make libs in microblaze_0/libsrc/pingpong_clk_v1_0/src"

TRACE::2021-07-29.11:05:54::SCWMssOS::make -C microblaze_0/libsrc/pingpong_clk_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2021-07-29.11:05:54::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2021-07-29.11:05:54::SCWMssOS::Wall -Wextra"

TRACE::2021-07-29.11:05:54::SCWMssOS::"Compiling pingpong_clk..."

TRACE::2021-07-29.11:05:54::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v7_1/src"

TRACE::2021-07-29.11:05:54::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-07-29.11:05:54::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-07-29.11:05:54::SCWMssOS::ll -Wextra"

TRACE::2021-07-29.11:05:54::SCWMssOS::"Compiling standalone";

TRACE::2021-07-29.11:05:56::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_3/src"

TRACE::2021-07-29.11:05:56::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-07-29.11:05:56::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2021-07-29.11:05:56::SCWMssOS:: -Wextra"

TRACE::2021-07-29.11:05:56::SCWMssOS::"Compiling uartlite"

TRACE::2021-07-29.11:05:56::SCWMssOS::'Finished building libraries'

TRACE::2021-07-29.11:05:56::SCWMssOS::Copying to export directory.
TRACE::2021-07-29.11:05:56::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-07-29.11:05:56::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-07-29.11:05:56::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-07-29.11:05:56::SCWSystem::Completed Processing the sysconfig Genesys_wrapper_07_29
LOG::2021-07-29.11:05:56::SCWPlatform::Completed generating the artifacts for system configuration Genesys_wrapper_07_29
TRACE::2021-07-29.11:05:56::SCWPlatform::Started preparing the platform 
TRACE::2021-07-29.11:05:56::SCWSystem::Writing the bif file for system config Genesys_wrapper_07_29
TRACE::2021-07-29.11:05:56::SCWSystem::dir created 
TRACE::2021-07-29.11:05:56::SCWSystem::Writing the bif 
TRACE::2021-07-29.11:05:56::SCWPlatform::Started writing the spfm file 
TRACE::2021-07-29.11:05:56::SCWPlatform::Started writing the xpfm file 
TRACE::2021-07-29.11:05:56::SCWPlatform::Completed generating the platform
TRACE::2021-07-29.11:05:56::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:05:56::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:05:56::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:05:56::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw
TRACE::2021-07-29.11:05:56::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:05:56::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.11:05:56::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_3
TRACE::2021-07-29.11:05:56::SCWPlatform::Opened existing hwdb Genesys_wrapper_3
TRACE::2021-07-29.11:05:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.11:05:56::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:05:56::SCWMssOS::DEBUG:  swdes dump  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-07-29.11:05:56::SCWMssOS::Sw design exists and opened at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:05:56::SCWWriter::formatted JSON is {
	"platformName":	"Genesys_wrapper_07_29",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Genesys_wrapper_07_29",
	"platHandOff":	"E:/newGenesysDDR/pingpong07_29/Genesys_wrapper_07_29.xsa",
	"platIntHandOff":	"<platformDir>/hw/Genesys_wrapper_07_29.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Genesys_wrapper_07_29",
	"systems":	[{
			"systemName":	"Genesys_wrapper_07_29",
			"systemDesc":	"Genesys_wrapper_07_29",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Genesys_wrapper_07_29",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"6fdf21ddf7fe1ec54dc0f1f01949c90c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-07-29.11:05:56::SCWPlatform::updated the xpfm file.
TRACE::2021-07-29.11:05:56::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:05:56::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:05:56::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:05:56::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw
TRACE::2021-07-29.11:05:56::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:05:56::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.11:05:56::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_3
TRACE::2021-07-29.11:05:56::SCWPlatform::Opened existing hwdb Genesys_wrapper_3
TRACE::2021-07-29.11:05:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.11:05:56::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:05:56::SCWMssOS::DEBUG:  swdes dump  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-07-29.11:05:56::SCWMssOS::Sw design exists and opened at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:08:53::SCWMssOS::cleaning the bsp 
TRACE::2021-07-29.11:08:53::SCWMssOS::System Command Ran  E: & cd  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp & make clean 
TRACE::2021-07-29.11:08:53::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s clean 

TRACE::2021-07-29.11:08:53::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s clean 

TRACE::2021-07-29.11:08:53::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s clean 

TRACE::2021-07-29.11:08:53::SCWMssOS::make -C microblaze_0/libsrc/pingpong_clk_v1_0/src -s clean 

ERROR::2021-07-29.11:08:53::SCWSystem::Error in Processing the domain standalone_domain
LOG::2021-07-29.11:08:59::SCWPlatform::Started generating the artifacts platform Genesys_wrapper_07_29
TRACE::2021-07-29.11:08:59::SCWPlatform::Sanity checking of platform is completed
LOG::2021-07-29.11:08:59::SCWPlatform::Started generating the artifacts for system configuration Genesys_wrapper_07_29
LOG::2021-07-29.11:08:59::SCWSystem::Checking the domain standalone_domain
LOG::2021-07-29.11:08:59::SCWSystem::Not a boot domain 
LOG::2021-07-29.11:08:59::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-07-29.11:08:59::SCWDomain::Generating domain artifcats
TRACE::2021-07-29.11:08:59::SCWMssOS::Generating standalone artifcats
TRACE::2021-07-29.11:08:59::SCWMssOS:: Copying the user libraries. 
TRACE::2021-07-29.11:08:59::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:59::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:59::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:59::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw
TRACE::2021-07-29.11:08:59::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:08:59::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.11:08:59::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_3
TRACE::2021-07-29.11:08:59::SCWPlatform::Opened existing hwdb Genesys_wrapper_3
TRACE::2021-07-29.11:08:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.11:08:59::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:08:59::SCWMssOS::DEBUG:  swdes dump  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss|system_0||
E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-07-29.11:08:59::SCWMssOS::Sw design exists and opened at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:08:59::SCWMssOS::Completed writing the mss file at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp
TRACE::2021-07-29.11:08:59::SCWMssOS::Mss edits present, copying mssfile into export location E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:08:59::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-07-29.11:08:59::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-07-29.11:08:59::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2021-07-29.11:08:59::SCWMssOS::doing bsp build ... 
TRACE::2021-07-29.11:08:59::SCWMssOS::System Command Ran  E: & cd  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp & make 
TRACE::2021-07-29.11:08:59::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_3/src"

TRACE::2021-07-29.11:08:59::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-07-29.11:08:59::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-07-29.11:08:59::SCWMssOS::-Wextra"

TRACE::2021-07-29.11:08:59::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_10/src"

TRACE::2021-07-29.11:08:59::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-07-29.11:08:59::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-07-29.11:08:59::SCWMssOS::-Wextra"

TRACE::2021-07-29.11:08:59::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_5/src"

TRACE::2021-07-29.11:08:59::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-07-29.11:08:59::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-07-29.11:08:59::SCWMssOS::-Wextra"

TRACE::2021-07-29.11:08:59::SCWMssOS::"Running Make include in microblaze_0/libsrc/pingpong_clk_v1_0/src"

TRACE::2021-07-29.11:08:59::SCWMssOS::make -C microblaze_0/libsrc/pingpong_clk_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2021-07-29.11:08:59::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-section
TRACE::2021-07-29.11:08:59::SCWMssOS::s -Wall -Wextra"

TRACE::2021-07-29.11:08:59::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_1/src"

TRACE::2021-07-29.11:08:59::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-07-29.11:08:59::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2021-07-29.11:08:59::SCWMssOS::-Wall -Wextra"

TRACE::2021-07-29.11:08:59::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_3/src"

TRACE::2021-07-29.11:08:59::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-07-29.11:08:59::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2021-07-29.11:08:59::SCWMssOS::all -Wextra"

TRACE::2021-07-29.11:08:59::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_3/src"

TRACE::2021-07-29.11:08:59::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-07-29.11:08:59::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-07-29.11:08:59::SCWMssOS::xtra"

TRACE::2021-07-29.11:08:59::SCWMssOS::"Compiling bram"

TRACE::2021-07-29.11:09:00::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_10/src"

TRACE::2021-07-29.11:09:00::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-07-29.11:09:00::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-07-29.11:09:00::SCWMssOS::xtra"

TRACE::2021-07-29.11:09:00::SCWMssOS::"Compiling cpu"

TRACE::2021-07-29.11:09:00::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_5/src"

TRACE::2021-07-29.11:09:00::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-07-29.11:09:00::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-07-29.11:09:00::SCWMssOS::xtra"

TRACE::2021-07-29.11:09:00::SCWMssOS::"Compiling gpio"

TRACE::2021-07-29.11:09:00::SCWMssOS::"Running Make libs in microblaze_0/libsrc/pingpong_clk_v1_0/src"

TRACE::2021-07-29.11:09:00::SCWMssOS::make -C microblaze_0/libsrc/pingpong_clk_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2021-07-29.11:09:00::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2021-07-29.11:09:00::SCWMssOS::Wall -Wextra"

TRACE::2021-07-29.11:09:00::SCWMssOS::"Compiling pingpong_clk..."

TRACE::2021-07-29.11:09:00::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v7_1/src"

TRACE::2021-07-29.11:09:00::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-07-29.11:09:00::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-07-29.11:09:00::SCWMssOS::ll -Wextra"

TRACE::2021-07-29.11:09:00::SCWMssOS::"Compiling standalone";

TRACE::2021-07-29.11:09:02::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_3/src"

TRACE::2021-07-29.11:09:02::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-07-29.11:09:02::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2021-07-29.11:09:02::SCWMssOS:: -Wextra"

TRACE::2021-07-29.11:09:02::SCWMssOS::"Compiling uartlite"

TRACE::2021-07-29.11:09:03::SCWMssOS::'Finished building libraries'

TRACE::2021-07-29.11:09:03::SCWMssOS::Copying to export directory.
TRACE::2021-07-29.11:09:03::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-07-29.11:09:03::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-07-29.11:09:03::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-07-29.11:09:03::SCWSystem::Completed Processing the sysconfig Genesys_wrapper_07_29
LOG::2021-07-29.11:09:03::SCWPlatform::Completed generating the artifacts for system configuration Genesys_wrapper_07_29
TRACE::2021-07-29.11:09:03::SCWPlatform::Started preparing the platform 
TRACE::2021-07-29.11:09:03::SCWSystem::Writing the bif file for system config Genesys_wrapper_07_29
TRACE::2021-07-29.11:09:03::SCWSystem::dir created 
TRACE::2021-07-29.11:09:03::SCWSystem::Writing the bif 
TRACE::2021-07-29.11:09:03::SCWPlatform::Started writing the spfm file 
TRACE::2021-07-29.11:09:03::SCWPlatform::Started writing the xpfm file 
TRACE::2021-07-29.11:09:03::SCWPlatform::Completed generating the platform
TRACE::2021-07-29.11:09:03::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:09:03::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:09:03::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:09:03::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw
TRACE::2021-07-29.11:09:03::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:09:03::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.11:09:03::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_3
TRACE::2021-07-29.11:09:03::SCWPlatform::Opened existing hwdb Genesys_wrapper_3
TRACE::2021-07-29.11:09:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.11:09:03::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:09:03::SCWMssOS::DEBUG:  swdes dump  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss|system_0||
E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-07-29.11:09:03::SCWMssOS::Sw design exists and opened at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:09:03::SCWWriter::formatted JSON is {
	"platformName":	"Genesys_wrapper_07_29",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Genesys_wrapper_07_29",
	"platHandOff":	"E:/newGenesysDDR/pingpong07_29/Genesys_wrapper_07_29.xsa",
	"platIntHandOff":	"<platformDir>/hw/Genesys_wrapper_07_29.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Genesys_wrapper_07_29",
	"systems":	[{
			"systemName":	"Genesys_wrapper_07_29",
			"systemDesc":	"Genesys_wrapper_07_29",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Genesys_wrapper_07_29",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"6fdf21ddf7fe1ec54dc0f1f01949c90c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-07-29.11:09:03::SCWPlatform::updated the xpfm file.
TRACE::2021-07-29.11:09:03::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:09:03::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:09:03::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:09:03::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw
TRACE::2021-07-29.11:09:03::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.11:09:03::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.11:09:03::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_3
TRACE::2021-07-29.11:09:03::SCWPlatform::Opened existing hwdb Genesys_wrapper_3
TRACE::2021-07-29.11:09:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.11:09:03::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.11:09:03::SCWMssOS::DEBUG:  swdes dump  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss|system_0||
E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-07-29.11:09:03::SCWMssOS::Sw design exists and opened at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.13:44:56::SCWMssOS::cleaning the bsp 
TRACE::2021-07-29.13:44:56::SCWMssOS::System Command Ran  E: & cd  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp & make clean 
TRACE::2021-07-29.13:44:56::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s clean 

TRACE::2021-07-29.13:44:56::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s clean 

TRACE::2021-07-29.13:44:56::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s clean 

TRACE::2021-07-29.13:44:56::SCWMssOS::make -C microblaze_0/libsrc/pingpong_clk_v1_0/src -s clean 

ERROR::2021-07-29.13:44:56::SCWSystem::Error in Processing the domain standalone_domain
LOG::2021-07-29.13:45:07::SCWPlatform::Started generating the artifacts platform Genesys_wrapper_07_29
TRACE::2021-07-29.13:45:07::SCWPlatform::Sanity checking of platform is completed
LOG::2021-07-29.13:45:07::SCWPlatform::Started generating the artifacts for system configuration Genesys_wrapper_07_29
LOG::2021-07-29.13:45:07::SCWSystem::Checking the domain standalone_domain
LOG::2021-07-29.13:45:07::SCWSystem::Not a boot domain 
LOG::2021-07-29.13:45:07::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-07-29.13:45:07::SCWDomain::Generating domain artifcats
TRACE::2021-07-29.13:45:07::SCWMssOS::Generating standalone artifcats
TRACE::2021-07-29.13:45:07::SCWMssOS:: Copying the user libraries. 
TRACE::2021-07-29.13:45:07::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.13:45:07::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.13:45:07::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.13:45:07::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw
TRACE::2021-07-29.13:45:07::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.13:45:07::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.13:45:07::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_3
TRACE::2021-07-29.13:45:07::SCWPlatform::Opened existing hwdb Genesys_wrapper_3
TRACE::2021-07-29.13:45:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.13:45:07::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.13:45:07::SCWMssOS::DEBUG:  swdes dump  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss|system_0||
E:/newGenesysDDR/Vitis/1p2_0729/1p40729led/microblaze_0/standalone_domain/bsp/system.mss|system_1||
E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-07-29.13:45:07::SCWMssOS::Sw design exists and opened at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.13:45:07::SCWMssOS::Completed writing the mss file at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp
TRACE::2021-07-29.13:45:07::SCWMssOS::Mss edits present, copying mssfile into export location E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.13:45:07::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-07-29.13:45:07::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-07-29.13:45:07::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2021-07-29.13:45:07::SCWMssOS::doing bsp build ... 
TRACE::2021-07-29.13:45:07::SCWMssOS::System Command Ran  E: & cd  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp & make 
TRACE::2021-07-29.13:45:07::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_3/src"

TRACE::2021-07-29.13:45:07::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-07-29.13:45:07::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-07-29.13:45:07::SCWMssOS::-Wextra"

TRACE::2021-07-29.13:45:07::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_10/src"

TRACE::2021-07-29.13:45:07::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-07-29.13:45:07::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-07-29.13:45:07::SCWMssOS::-Wextra"

TRACE::2021-07-29.13:45:07::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_5/src"

TRACE::2021-07-29.13:45:07::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-07-29.13:45:07::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-07-29.13:45:07::SCWMssOS::-Wextra"

TRACE::2021-07-29.13:45:07::SCWMssOS::"Running Make include in microblaze_0/libsrc/pingpong_clk_v1_0/src"

TRACE::2021-07-29.13:45:07::SCWMssOS::make -C microblaze_0/libsrc/pingpong_clk_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2021-07-29.13:45:07::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-section
TRACE::2021-07-29.13:45:07::SCWMssOS::s -Wall -Wextra"

TRACE::2021-07-29.13:45:07::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_1/src"

TRACE::2021-07-29.13:45:07::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-07-29.13:45:07::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2021-07-29.13:45:07::SCWMssOS::-Wall -Wextra"

TRACE::2021-07-29.13:45:07::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_3/src"

TRACE::2021-07-29.13:45:07::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-07-29.13:45:07::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2021-07-29.13:45:07::SCWMssOS::all -Wextra"

TRACE::2021-07-29.13:45:07::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_3/src"

TRACE::2021-07-29.13:45:07::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-07-29.13:45:07::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-07-29.13:45:07::SCWMssOS::xtra"

TRACE::2021-07-29.13:45:07::SCWMssOS::"Compiling bram"

TRACE::2021-07-29.13:45:08::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_10/src"

TRACE::2021-07-29.13:45:08::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-07-29.13:45:08::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-07-29.13:45:08::SCWMssOS::xtra"

TRACE::2021-07-29.13:45:08::SCWMssOS::"Compiling cpu"

TRACE::2021-07-29.13:45:08::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_5/src"

TRACE::2021-07-29.13:45:08::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-07-29.13:45:08::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-07-29.13:45:08::SCWMssOS::xtra"

TRACE::2021-07-29.13:45:08::SCWMssOS::"Compiling gpio"

TRACE::2021-07-29.13:45:09::SCWMssOS::"Running Make libs in microblaze_0/libsrc/pingpong_clk_v1_0/src"

TRACE::2021-07-29.13:45:09::SCWMssOS::make -C microblaze_0/libsrc/pingpong_clk_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2021-07-29.13:45:09::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2021-07-29.13:45:09::SCWMssOS::Wall -Wextra"

TRACE::2021-07-29.13:45:09::SCWMssOS::"Compiling pingpong_clk..."

TRACE::2021-07-29.13:45:09::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v7_1/src"

TRACE::2021-07-29.13:45:09::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-07-29.13:45:09::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-07-29.13:45:09::SCWMssOS::ll -Wextra"

TRACE::2021-07-29.13:45:09::SCWMssOS::"Compiling standalone";

TRACE::2021-07-29.13:45:10::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_3/src"

TRACE::2021-07-29.13:45:10::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-07-29.13:45:10::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2021-07-29.13:45:10::SCWMssOS:: -Wextra"

TRACE::2021-07-29.13:45:11::SCWMssOS::"Compiling uartlite"

TRACE::2021-07-29.13:45:11::SCWMssOS::'Finished building libraries'

TRACE::2021-07-29.13:45:11::SCWMssOS::Copying to export directory.
TRACE::2021-07-29.13:45:11::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-07-29.13:45:11::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-07-29.13:45:11::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-07-29.13:45:11::SCWSystem::Completed Processing the sysconfig Genesys_wrapper_07_29
LOG::2021-07-29.13:45:11::SCWPlatform::Completed generating the artifacts for system configuration Genesys_wrapper_07_29
TRACE::2021-07-29.13:45:11::SCWPlatform::Started preparing the platform 
TRACE::2021-07-29.13:45:11::SCWSystem::Writing the bif file for system config Genesys_wrapper_07_29
TRACE::2021-07-29.13:45:11::SCWSystem::dir created 
TRACE::2021-07-29.13:45:11::SCWSystem::Writing the bif 
TRACE::2021-07-29.13:45:11::SCWPlatform::Started writing the spfm file 
TRACE::2021-07-29.13:45:11::SCWPlatform::Started writing the xpfm file 
TRACE::2021-07-29.13:45:11::SCWPlatform::Completed generating the platform
TRACE::2021-07-29.13:45:11::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.13:45:11::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.13:45:11::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.13:45:11::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw
TRACE::2021-07-29.13:45:11::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.13:45:11::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.13:45:11::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_3
TRACE::2021-07-29.13:45:11::SCWPlatform::Opened existing hwdb Genesys_wrapper_3
TRACE::2021-07-29.13:45:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.13:45:11::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.13:45:11::SCWMssOS::DEBUG:  swdes dump  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss|system_0||
E:/newGenesysDDR/Vitis/1p2_0729/1p40729led/microblaze_0/standalone_domain/bsp/system.mss|system_1||
E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-07-29.13:45:11::SCWMssOS::Sw design exists and opened at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.13:45:11::SCWWriter::formatted JSON is {
	"platformName":	"Genesys_wrapper_07_29",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Genesys_wrapper_07_29",
	"platHandOff":	"E:/newGenesysDDR/pingpong07_29/Genesys_wrapper_07_29.xsa",
	"platIntHandOff":	"<platformDir>/hw/Genesys_wrapper_07_29.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Genesys_wrapper_07_29",
	"systems":	[{
			"systemName":	"Genesys_wrapper_07_29",
			"systemDesc":	"Genesys_wrapper_07_29",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Genesys_wrapper_07_29",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"6fdf21ddf7fe1ec54dc0f1f01949c90c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-07-29.13:45:11::SCWPlatform::updated the xpfm file.
TRACE::2021-07-29.13:45:11::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.13:45:11::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.13:45:11::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.13:45:11::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw
TRACE::2021-07-29.13:45:11::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.13:45:11::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.13:45:11::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_3
TRACE::2021-07-29.13:45:11::SCWPlatform::Opened existing hwdb Genesys_wrapper_3
TRACE::2021-07-29.13:45:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.13:45:11::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.13:45:11::SCWMssOS::DEBUG:  swdes dump  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss|system_0||
E:/newGenesysDDR/Vitis/1p2_0729/1p40729led/microblaze_0/standalone_domain/bsp/system.mss|system_1||
E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-07-29.13:45:11::SCWMssOS::Sw design exists and opened at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.13:45:29::SCWMssOS::cleaning the bsp 
TRACE::2021-07-29.13:45:29::SCWMssOS::System Command Ran  E: & cd  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp & make clean 
TRACE::2021-07-29.13:45:29::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s clean 

TRACE::2021-07-29.13:45:29::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s clean 

TRACE::2021-07-29.13:45:29::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s clean 

TRACE::2021-07-29.13:45:29::SCWMssOS::make -C microblaze_0/libsrc/pingpong_clk_v1_0/src -s clean 

ERROR::2021-07-29.13:45:29::SCWSystem::Error in Processing the domain standalone_domain
LOG::2021-07-29.13:45:40::SCWPlatform::Started generating the artifacts platform Genesys_wrapper_07_29
TRACE::2021-07-29.13:45:40::SCWPlatform::Sanity checking of platform is completed
LOG::2021-07-29.13:45:40::SCWPlatform::Started generating the artifacts for system configuration Genesys_wrapper_07_29
LOG::2021-07-29.13:45:40::SCWSystem::Checking the domain standalone_domain
LOG::2021-07-29.13:45:40::SCWSystem::Not a boot domain 
LOG::2021-07-29.13:45:40::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-07-29.13:45:40::SCWDomain::Generating domain artifcats
TRACE::2021-07-29.13:45:40::SCWMssOS::Generating standalone artifcats
TRACE::2021-07-29.13:45:40::SCWMssOS:: Copying the user libraries. 
TRACE::2021-07-29.13:45:40::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.13:45:40::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.13:45:40::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.13:45:40::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw
TRACE::2021-07-29.13:45:40::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.13:45:40::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.13:45:40::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_3
TRACE::2021-07-29.13:45:40::SCWPlatform::Opened existing hwdb Genesys_wrapper_3
TRACE::2021-07-29.13:45:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.13:45:40::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.13:45:40::SCWMssOS::DEBUG:  swdes dump  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss|system_0||
E:/newGenesysDDR/Vitis/1p2_0729/1p40729led/microblaze_0/standalone_domain/bsp/system.mss|system_1||
E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-07-29.13:45:40::SCWMssOS::Sw design exists and opened at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.13:45:40::SCWMssOS::Completed writing the mss file at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp
TRACE::2021-07-29.13:45:40::SCWMssOS::Mss edits present, copying mssfile into export location E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.13:45:40::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-07-29.13:45:40::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-07-29.13:45:40::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2021-07-29.13:45:40::SCWMssOS::doing bsp build ... 
TRACE::2021-07-29.13:45:40::SCWMssOS::System Command Ran  E: & cd  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp & make 
TRACE::2021-07-29.13:45:40::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_3/src"

TRACE::2021-07-29.13:45:40::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-07-29.13:45:40::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-07-29.13:45:40::SCWMssOS::-Wextra"

TRACE::2021-07-29.13:45:40::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_10/src"

TRACE::2021-07-29.13:45:40::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-07-29.13:45:40::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-07-29.13:45:40::SCWMssOS::-Wextra"

TRACE::2021-07-29.13:45:40::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_5/src"

TRACE::2021-07-29.13:45:40::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-07-29.13:45:40::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-07-29.13:45:40::SCWMssOS::-Wextra"

TRACE::2021-07-29.13:45:40::SCWMssOS::"Running Make include in microblaze_0/libsrc/pingpong_clk_v1_0/src"

TRACE::2021-07-29.13:45:40::SCWMssOS::make -C microblaze_0/libsrc/pingpong_clk_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2021-07-29.13:45:40::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-section
TRACE::2021-07-29.13:45:40::SCWMssOS::s -Wall -Wextra"

TRACE::2021-07-29.13:45:40::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_1/src"

TRACE::2021-07-29.13:45:40::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-07-29.13:45:40::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2021-07-29.13:45:40::SCWMssOS::-Wall -Wextra"

TRACE::2021-07-29.13:45:40::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_3/src"

TRACE::2021-07-29.13:45:40::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-07-29.13:45:40::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2021-07-29.13:45:40::SCWMssOS::all -Wextra"

TRACE::2021-07-29.13:45:40::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_3/src"

TRACE::2021-07-29.13:45:40::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-07-29.13:45:40::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-07-29.13:45:40::SCWMssOS::xtra"

TRACE::2021-07-29.13:45:40::SCWMssOS::"Compiling bram"

TRACE::2021-07-29.13:45:41::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_10/src"

TRACE::2021-07-29.13:45:41::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-07-29.13:45:41::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-07-29.13:45:41::SCWMssOS::xtra"

TRACE::2021-07-29.13:45:41::SCWMssOS::"Compiling cpu"

TRACE::2021-07-29.13:45:41::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_5/src"

TRACE::2021-07-29.13:45:41::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-07-29.13:45:41::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-07-29.13:45:41::SCWMssOS::xtra"

TRACE::2021-07-29.13:45:41::SCWMssOS::"Compiling gpio"

TRACE::2021-07-29.13:45:41::SCWMssOS::"Running Make libs in microblaze_0/libsrc/pingpong_clk_v1_0/src"

TRACE::2021-07-29.13:45:41::SCWMssOS::make -C microblaze_0/libsrc/pingpong_clk_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2021-07-29.13:45:41::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2021-07-29.13:45:41::SCWMssOS::Wall -Wextra"

TRACE::2021-07-29.13:45:41::SCWMssOS::"Compiling pingpong_clk..."

TRACE::2021-07-29.13:45:41::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v7_1/src"

TRACE::2021-07-29.13:45:41::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-07-29.13:45:41::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-07-29.13:45:41::SCWMssOS::ll -Wextra"

TRACE::2021-07-29.13:45:41::SCWMssOS::"Compiling standalone";

TRACE::2021-07-29.13:45:43::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_3/src"

TRACE::2021-07-29.13:45:43::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-07-29.13:45:43::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2021-07-29.13:45:43::SCWMssOS:: -Wextra"

TRACE::2021-07-29.13:45:43::SCWMssOS::"Compiling uartlite"

TRACE::2021-07-29.13:45:44::SCWMssOS::'Finished building libraries'

TRACE::2021-07-29.13:45:44::SCWMssOS::Copying to export directory.
TRACE::2021-07-29.13:45:44::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-07-29.13:45:44::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-07-29.13:45:44::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-07-29.13:45:44::SCWSystem::Completed Processing the sysconfig Genesys_wrapper_07_29
LOG::2021-07-29.13:45:44::SCWPlatform::Completed generating the artifacts for system configuration Genesys_wrapper_07_29
TRACE::2021-07-29.13:45:44::SCWPlatform::Started preparing the platform 
TRACE::2021-07-29.13:45:44::SCWSystem::Writing the bif file for system config Genesys_wrapper_07_29
TRACE::2021-07-29.13:45:44::SCWSystem::dir created 
TRACE::2021-07-29.13:45:44::SCWSystem::Writing the bif 
TRACE::2021-07-29.13:45:44::SCWPlatform::Started writing the spfm file 
TRACE::2021-07-29.13:45:44::SCWPlatform::Started writing the xpfm file 
TRACE::2021-07-29.13:45:44::SCWPlatform::Completed generating the platform
TRACE::2021-07-29.13:45:44::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.13:45:44::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.13:45:44::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.13:45:44::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw
TRACE::2021-07-29.13:45:44::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.13:45:44::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.13:45:44::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_3
TRACE::2021-07-29.13:45:44::SCWPlatform::Opened existing hwdb Genesys_wrapper_3
TRACE::2021-07-29.13:45:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.13:45:44::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.13:45:44::SCWMssOS::DEBUG:  swdes dump  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss|system_0||
E:/newGenesysDDR/Vitis/1p2_0729/1p40729led/microblaze_0/standalone_domain/bsp/system.mss|system_1||
E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-07-29.13:45:44::SCWMssOS::Sw design exists and opened at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.13:45:44::SCWWriter::formatted JSON is {
	"platformName":	"Genesys_wrapper_07_29",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Genesys_wrapper_07_29",
	"platHandOff":	"E:/newGenesysDDR/pingpong07_29/Genesys_wrapper_07_29.xsa",
	"platIntHandOff":	"<platformDir>/hw/Genesys_wrapper_07_29.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Genesys_wrapper_07_29",
	"systems":	[{
			"systemName":	"Genesys_wrapper_07_29",
			"systemDesc":	"Genesys_wrapper_07_29",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Genesys_wrapper_07_29",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"6fdf21ddf7fe1ec54dc0f1f01949c90c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-07-29.13:45:44::SCWPlatform::updated the xpfm file.
TRACE::2021-07-29.13:45:44::SCWPlatform::Trying to open the hw design at E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.13:45:44::SCWPlatform::DSA given E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.13:45:44::SCWPlatform::DSA absoulate path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.13:45:44::SCWPlatform::DSA directory E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw
TRACE::2021-07-29.13:45:44::SCWPlatform:: Platform Path E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/hw/Genesys_wrapper_07_29.xsa
TRACE::2021-07-29.13:45:44::SCWPlatform:: Unique name xilinx:genesys2::0.0
TRACE::2021-07-29.13:45:44::SCWPlatform::Trying to set the existing hwdb with name Genesys_wrapper_3
TRACE::2021-07-29.13:45:44::SCWPlatform::Opened existing hwdb Genesys_wrapper_3
TRACE::2021-07-29.13:45:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-29.13:45:44::SCWMssOS::Checking the sw design at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2021-07-29.13:45:44::SCWMssOS::DEBUG:  swdes dump  E:/newGenesysDDR/Vitis/1p2_0729/1p3_0729/microblaze_0/standalone_domain/bsp/system.mss|system_0||
E:/newGenesysDDR/Vitis/1p2_0729/1p40729led/microblaze_0/standalone_domain/bsp/system.mss|system_1||
E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-07-29.13:45:44::SCWMssOS::Sw design exists and opened at  E:/newGenesysDDR/Vitis/1p2_0729/Genesys_wrapper_07_29/microblaze_0/standalone_domain/bsp/system.mss
