// Seed: 3398501592
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    input id_3,
    output id_4,
    output id_5,
    output logic id_6,
    input id_7,
    input id_8,
    output id_9,
    input id_10,
    output logic id_11,
    input uwire id_12,
    output id_13,
    input id_14,
    output id_15,
    input id_16,
    input logic id_17,
    input logic id_18,
    output id_19,
    output id_20,
    input id_21,
    input id_22,
    input id_23,
    input id_24,
    input id_25,
    output id_26,
    output id_27,
    output id_28,
    output logic id_29,
    input id_30,
    output id_31,
    input logic id_32
);
  type_47(
      1 - (id_12[1 : 1]), id_4
  );
  assign id_27[1'b0] = id_12;
  logic id_33;
  logic id_34;
  defparam id_35.id_36 = id_14[1 : 1];
  logic id_37;
  logic id_38;
  logic id_39;
endmodule
