
*** Running vivado
    with args -log design_1_RGB_Filter_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_RGB_Filter_0_1.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Fri Jan  3 15:12:09 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_RGB_Filter_0_1.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 503.125 ; gain = 202.551
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/dries/vivado-library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
Command: synth_design -top design_1_RGB_Filter_0_1 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Device 21-9227] Part: xc7z020clg400-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13324
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1406.281 ; gain = 447.441
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_RGB_Filter_0_1' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_RGB_Filter_0_1/synth/design_1_RGB_Filter_0_1.vhd:63]
INFO: [Synth 8-3491] module 'RGB_Filter' declared at 'C:/Users/dries/Downloads/RGB_Filter.vhd:34' bound to instance 'U0' of component 'RGB_Filter' [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_RGB_Filter_0_1/synth/design_1_RGB_Filter_0_1.vhd:81]
INFO: [Synth 8-638] synthesizing module 'RGB_Filter' [C:/Users/dries/Downloads/RGB_Filter.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'RGB_Filter' (0#1) [C:/Users/dries/Downloads/RGB_Filter.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'design_1_RGB_Filter_0_1' (0#1) [c:/Users/dries/hdmi_test/hdmi_test.gen/sources_1/bd/design_1/ip/design_1_RGB_Filter_0_1/synth/design_1_RGB_Filter_0_1.vhd:63]
WARNING: [Synth 8-7129] Port RGBin[15] in module RGB_Filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port RGBin[14] in module RGB_Filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port RGBin[13] in module RGB_Filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port RGBin[12] in module RGB_Filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port RGBin[11] in module RGB_Filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port RGBin[10] in module RGB_Filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port RGBin[9] in module RGB_Filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port RGBin[8] in module RGB_Filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port RGBin[7] in module RGB_Filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port RGBin[6] in module RGB_Filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port RGBin[5] in module RGB_Filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port RGBin[4] in module RGB_Filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port RGBin[3] in module RGB_Filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port RGBin[2] in module RGB_Filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port RGBin[1] in module RGB_Filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port RGBin[0] in module RGB_Filter is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1521.637 ; gain = 562.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1521.637 ; gain = 562.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1521.637 ; gain = 562.797
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1521.637 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1531.703 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1532.027 ; gain = 0.324
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1532.027 ; gain = 573.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1532.027 ; gain = 573.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1532.027 ; gain = 573.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1532.027 ; gain = 573.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3330] design design_1_RGB_Filter_0_1 has an empty top module
INFO: [Synth 8-3917] design design_1_RGB_Filter_0_1 has port RGBout[15] driven by constant 0
INFO: [Synth 8-3917] design design_1_RGB_Filter_0_1 has port RGBout[14] driven by constant 0
INFO: [Synth 8-3917] design design_1_RGB_Filter_0_1 has port RGBout[13] driven by constant 0
INFO: [Synth 8-3917] design design_1_RGB_Filter_0_1 has port RGBout[12] driven by constant 0
INFO: [Synth 8-3917] design design_1_RGB_Filter_0_1 has port RGBout[11] driven by constant 0
INFO: [Synth 8-3917] design design_1_RGB_Filter_0_1 has port RGBout[10] driven by constant 0
INFO: [Synth 8-3917] design design_1_RGB_Filter_0_1 has port RGBout[9] driven by constant 0
INFO: [Synth 8-3917] design design_1_RGB_Filter_0_1 has port RGBout[8] driven by constant 0
INFO: [Synth 8-3917] design design_1_RGB_Filter_0_1 has port RGBout[7] driven by constant 0
INFO: [Synth 8-3917] design design_1_RGB_Filter_0_1 has port RGBout[6] driven by constant 0
INFO: [Synth 8-3917] design design_1_RGB_Filter_0_1 has port RGBout[5] driven by constant 0
INFO: [Synth 8-3917] design design_1_RGB_Filter_0_1 has port RGBout[4] driven by constant 0
INFO: [Synth 8-3917] design design_1_RGB_Filter_0_1 has port RGBout[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_RGB_Filter_0_1 has port RGBout[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_RGB_Filter_0_1 has port RGBout[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_RGB_Filter_0_1 has port RGBout[0] driven by constant 0
WARNING: [Synth 8-7129] Port RGBin[15] in module design_1_RGB_Filter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RGBin[14] in module design_1_RGB_Filter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RGBin[13] in module design_1_RGB_Filter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RGBin[12] in module design_1_RGB_Filter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RGBin[11] in module design_1_RGB_Filter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RGBin[10] in module design_1_RGB_Filter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RGBin[9] in module design_1_RGB_Filter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RGBin[8] in module design_1_RGB_Filter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RGBin[7] in module design_1_RGB_Filter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RGBin[6] in module design_1_RGB_Filter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RGBin[5] in module design_1_RGB_Filter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RGBin[4] in module design_1_RGB_Filter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RGBin[3] in module design_1_RGB_Filter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RGBin[2] in module design_1_RGB_Filter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RGBin[1] in module design_1_RGB_Filter_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RGBin[0] in module design_1_RGB_Filter_0_1 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1532.027 ; gain = 573.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1532.027 ; gain = 573.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1532.027 ; gain = 573.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1532.027 ; gain = 573.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1532.027 ; gain = 573.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1532.027 ; gain = 573.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1532.027 ; gain = 573.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1532.027 ; gain = 573.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1532.027 ; gain = 573.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1532.027 ; gain = 573.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1532.027 ; gain = 573.188
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1532.027 ; gain = 562.797
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1532.027 ; gain = 573.188
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1532.027 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1532.027 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 255b9d92
INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1532.027 ; gain = 1002.770
INFO: [Common 17-1381] The checkpoint 'C:/Users/dries/hdmi_test/hdmi_test.runs/design_1_RGB_Filter_0_1_synth_1/design_1_RGB_Filter_0_1.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_RGB_Filter_0_1_utilization_synth.rpt -pb design_1_RGB_Filter_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jan  3 15:12:48 2025...
