{
  "namespaces": {
    "global": {
      "modules": {
        "DesignTop": {
          "connections": [
            [
              "self.in.0",
              "mul_798_799.in0"
            ],
            [
              "self.in.0",
              "lb_repeat_edge_2_stencil_update_stream$reg_0_1.in"
            ],
            [
              "self.in.0",
              "lb_repeat_edge_2_stencil_update_stream$mem_1.wdata"
            ],
            [
              "self.out",
              "add_803_838.out"
            ],
            [
              "mul_836_837.out",
              "add_803_838.in1"
            ],
            [
              "mul_836_837.in1",
              "cnst_837.out"
            ],
            [
              "mul_836_837.in0",
              "add_796_800.out"
            ],
            [
              "mul_832_833.out",
              "add_803_834.in1"
            ],
            [
              "mul_832_833.in1",
              "cnst_833.out"
            ],
            [
              "mul_832_833.in0",
              "lb_conv1_2_stencil_update_stream$reg_0_1.out"
            ],
            [
              "mul_828_829.out",
              "add_803_830.in1"
            ],
            [
              "mul_828_829.in1",
              "cnst_829.out"
            ],
            [
              "mul_828_829.in0",
              "lb_conv1_2_stencil_update_stream$reg_0_2.out"
            ],
            [
              "mul_824_825.out",
              "add_803_826.in1"
            ],
            [
              "mul_824_825.in1",
              "cnst_825.out"
            ],
            [
              "mul_824_825.in0",
              "lb_conv1_2_stencil_update_stream$mem_1.rdata"
            ],
            [
              "mul_820_821.out",
              "add_803_822.in1"
            ],
            [
              "mul_820_821.in1",
              "cnst_821.out"
            ],
            [
              "mul_820_821.in0",
              "lb_conv1_2_stencil_update_stream$reg_1_1.out"
            ],
            [
              "mul_816_817.out",
              "add_803_818.in1"
            ],
            [
              "mul_816_817.in1",
              "cnst_817.out"
            ],
            [
              "mul_816_817.in0",
              "lb_conv1_2_stencil_update_stream$reg_1_2.out"
            ],
            [
              "mul_812_813.out",
              "add_803_814.in1"
            ],
            [
              "mul_812_813.in1",
              "cnst_813.out"
            ],
            [
              "mul_812_813.in0",
              "lb_conv1_2_stencil_update_stream$mem_2.rdata"
            ],
            [
              "mul_808_809.out",
              "add_803_810.in1"
            ],
            [
              "mul_808_809.in1",
              "cnst_809.out"
            ],
            [
              "mul_808_809.in0",
              "lb_conv1_2_stencil_update_stream$reg_2_1.out"
            ],
            [
              "mul_804_805.out",
              "add_803_806.in1"
            ],
            [
              "mul_804_805.in1",
              "cnst_805.out"
            ],
            [
              "mul_804_805.in0",
              "add_796_800.out"
            ],
            [
              "mul_798_799.out",
              "add_796_800.in1"
            ],
            [
              "mul_798_799.in1",
              "cnst_799.out"
            ],
            [
              "mul_792_793.out",
              "add_790_794.in1"
            ],
            [
              "mul_792_793.in1",
              "cnst_793.out"
            ],
            [
              "mul_792_793.in0",
              "lb_repeat_edge_2_stencil_update_stream$reg_0_1.out"
            ],
            [
              "mul_786_787.out",
              "add_784_788.in1"
            ],
            [
              "mul_786_787.in1",
              "cnst_787.out"
            ],
            [
              "mul_786_787.in0",
              "lb_repeat_edge_2_stencil_update_stream$reg_0_2.out"
            ],
            [
              "mul_780_781.out",
              "add_778_782.in1"
            ],
            [
              "mul_780_781.in1",
              "cnst_781.out"
            ],
            [
              "mul_780_781.in0",
              "lb_repeat_edge_2_stencil_update_stream$mem_1.rdata"
            ],
            [
              "mul_774_775.out",
              "add_772_776.in1"
            ],
            [
              "mul_774_775.in1",
              "cnst_775.out"
            ],
            [
              "mul_774_775.in0",
              "lb_repeat_edge_2_stencil_update_stream$reg_1_1.out"
            ],
            [
              "mul_768_769.out",
              "add_766_770.in1"
            ],
            [
              "mul_768_769.in1",
              "cnst_769.out"
            ],
            [
              "mul_768_769.in0",
              "lb_repeat_edge_2_stencil_update_stream$reg_1_2.out"
            ],
            [
              "mul_762_763.out",
              "add_760_764.in1"
            ],
            [
              "mul_762_763.in1",
              "cnst_763.out"
            ],
            [
              "mul_762_763.in0",
              "lb_repeat_edge_2_stencil_update_stream$mem_2.rdata"
            ],
            [
              "mul_756_757.out",
              "add_754_758.in1"
            ],
            [
              "mul_756_757.in1",
              "cnst_757.out"
            ],
            [
              "mul_756_757.in0",
              "lb_repeat_edge_2_stencil_update_stream$reg_2_1.out"
            ],
            [
              "mul_750_751.out",
              "add_748_752.in1"
            ],
            [
              "mul_750_751.in1",
              "cnst_751.out"
            ],
            [
              "mul_750_751.in0",
              "lb_repeat_edge_2_stencil_update_stream$reg_2_2.out"
            ],
            [
              "lb_repeat_edge_2_stencil_update_stream$reg_2_2.in",
              "lb_repeat_edge_2_stencil_update_stream$reg_2_1.out"
            ],
            [
              "lb_repeat_edge_2_stencil_update_stream$reg_2_1.in",
              "lb_repeat_edge_2_stencil_update_stream$mem_2.rdata"
            ],
            [
              "lb_repeat_edge_2_stencil_update_stream$reg_1_2.in",
              "lb_repeat_edge_2_stencil_update_stream$reg_1_1.out"
            ],
            [
              "lb_repeat_edge_2_stencil_update_stream$reg_1_1.in",
              "lb_repeat_edge_2_stencil_update_stream$mem_1.rdata"
            ],
            [
              "lb_repeat_edge_2_stencil_update_stream$reg_0_2.in",
              "lb_repeat_edge_2_stencil_update_stream$reg_0_1.out"
            ],
            [
              "lb_repeat_edge_2_stencil_update_stream$mem_2.wdata",
              "lb_repeat_edge_2_stencil_update_stream$mem_1.rdata"
            ],
            [
              "lb_conv1_2_stencil_update_stream$reg_2_2.in",
              "lb_conv1_2_stencil_update_stream$reg_2_1.out"
            ],
            [
              "lb_conv1_2_stencil_update_stream$reg_2_1.in",
              "lb_conv1_2_stencil_update_stream$mem_2.rdata"
            ],
            [
              "lb_conv1_2_stencil_update_stream$reg_1_2.in",
              "lb_conv1_2_stencil_update_stream$reg_1_1.out"
            ],
            [
              "lb_conv1_2_stencil_update_stream$reg_1_1.in",
              "lb_conv1_2_stencil_update_stream$mem_1.rdata"
            ],
            [
              "lb_conv1_2_stencil_update_stream$reg_0_2.in",
              "lb_conv1_2_stencil_update_stream$reg_0_1.out"
            ],
            [
              "lb_conv1_2_stencil_update_stream$reg_0_1.in",
              "add_796_800.out"
            ],
            [
              "lb_conv1_2_stencil_update_stream$mem_2.wdata",
              "lb_conv1_2_stencil_update_stream$mem_1.rdata"
            ],
            [
              "lb_conv1_2_stencil_update_stream$mem_1.wdata",
              "add_796_800.out"
            ],
            [
              "const_802.out",
              "add_803_806.in0"
            ],
            [
              "const_747.out",
              "add_748_752.in0"
            ],
            [
              "add_803_838.in0",
              "add_803_834.out"
            ],
            [
              "add_803_834.in0",
              "add_803_830.out"
            ],
            [
              "add_803_830.in0",
              "add_803_826.out"
            ],
            [
              "add_803_826.in0",
              "add_803_822.out"
            ],
            [
              "add_803_822.in0",
              "add_803_818.out"
            ],
            [
              "add_803_818.in0",
              "add_803_814.out"
            ],
            [
              "add_803_814.in0",
              "add_803_810.out"
            ],
            [
              "add_803_810.in0",
              "add_803_806.out"
            ],
            [
              "add_796_800.in0",
              "add_790_794.out"
            ],
            [
              "add_790_794.in0",
              "add_784_788.out"
            ],
            [
              "add_784_788.in0",
              "add_778_782.out"
            ],
            [
              "add_778_782.in0",
              "add_772_776.out"
            ],
            [
              "add_772_776.in0",
              "add_766_770.out"
            ],
            [
              "add_766_770.in0",
              "add_760_764.out"
            ],
            [
              "add_760_764.in0",
              "add_754_758.out"
            ],
            [
              "add_754_758.in0",
              "add_748_752.out"
            ]
          ],
          "instances": {
            "add_748_752": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.add"
            },
            "add_754_758": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.add"
            },
            "add_760_764": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.add"
            },
            "add_766_770": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.add"
            },
            "add_772_776": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.add"
            },
            "add_778_782": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.add"
            },
            "add_784_788": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.add"
            },
            "add_790_794": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.add"
            },
            "add_796_800": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.add"
            },
            "add_803_806": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.add"
            },
            "add_803_810": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.add"
            },
            "add_803_814": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.add"
            },
            "add_803_818": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.add"
            },
            "add_803_822": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.add"
            },
            "add_803_826": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.add"
            },
            "add_803_830": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.add"
            },
            "add_803_834": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.add"
            },
            "add_803_838": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.add"
            },
            "cnst_751": {
              "configargs": {
                "value": 999
              },
              "genargs": {
                "width": 16
              },
              "genref": "coreir.const"
            },
            "cnst_757": {
              "configargs": {
                "value": 999
              },
              "genargs": {
                "width": 16
              },
              "genref": "coreir.const"
            },
            "cnst_763": {
              "configargs": {
                "value": 999
              },
              "genargs": {
                "width": 16
              },
              "genref": "coreir.const"
            },
            "cnst_769": {
              "configargs": {
                "value": 999
              },
              "genargs": {
                "width": 16
              },
              "genref": "coreir.const"
            },
            "cnst_775": {
              "configargs": {
                "value": 999
              },
              "genargs": {
                "width": 16
              },
              "genref": "coreir.const"
            },
            "cnst_781": {
              "configargs": {
                "value": 999
              },
              "genargs": {
                "width": 16
              },
              "genref": "coreir.const"
            },
            "cnst_787": {
              "configargs": {
                "value": 999
              },
              "genargs": {
                "width": 16
              },
              "genref": "coreir.const"
            },
            "cnst_793": {
              "configargs": {
                "value": 999
              },
              "genargs": {
                "width": 16
              },
              "genref": "coreir.const"
            },
            "cnst_799": {
              "configargs": {
                "value": 999
              },
              "genargs": {
                "width": 16
              },
              "genref": "coreir.const"
            },
            "cnst_805": {
              "configargs": {
                "value": 999
              },
              "genargs": {
                "width": 16
              },
              "genref": "coreir.const"
            },
            "cnst_809": {
              "configargs": {
                "value": 999
              },
              "genargs": {
                "width": 16
              },
              "genref": "coreir.const"
            },
            "cnst_813": {
              "configargs": {
                "value": 999
              },
              "genargs": {
                "width": 16
              },
              "genref": "coreir.const"
            },
            "cnst_817": {
              "configargs": {
                "value": 999
              },
              "genargs": {
                "width": 16
              },
              "genref": "coreir.const"
            },
            "cnst_821": {
              "configargs": {
                "value": 999
              },
              "genargs": {
                "width": 16
              },
              "genref": "coreir.const"
            },
            "cnst_825": {
              "configargs": {
                "value": 999
              },
              "genargs": {
                "width": 16
              },
              "genref": "coreir.const"
            },
            "cnst_829": {
              "configargs": {
                "value": 999
              },
              "genargs": {
                "width": 16
              },
              "genref": "coreir.const"
            },
            "cnst_833": {
              "configargs": {
                "value": 999
              },
              "genargs": {
                "width": 16
              },
              "genref": "coreir.const"
            },
            "cnst_837": {
              "configargs": {
                "value": 999
              },
              "genargs": {
                "width": 16
              },
              "genref": "coreir.const"
            },
            "const_747": {
              "configargs": {
                "value": 0
              },
              "genargs": {
                "width": 16
              },
              "genref": "coreir.const"
            },
            "const_802": {
              "configargs": {
                "value": 0
              },
              "genargs": {
                "width": 16
              },
              "genref": "coreir.const"
            },
            "lb_conv1_2_stencil_update_stream$mem_1": {
              "configargs": {
                "mode": "linebuffer"
              },
              "genargs": {
                "depth": 258,
                "width": 16
              },
              "genref": "cgralib.Mem"
            },
            "lb_conv1_2_stencil_update_stream$mem_2": {
              "configargs": {
                "mode": "linebuffer"
              },
              "genargs": {
                "depth": 258,
                "width": 16
              },
              "genref": "cgralib.Mem"
            },
            "lb_conv1_2_stencil_update_stream$reg_0_1": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "lb_conv1_2_stencil_update_stream$reg_0_2": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "lb_conv1_2_stencil_update_stream$reg_1_1": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "lb_conv1_2_stencil_update_stream$reg_1_2": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "lb_conv1_2_stencil_update_stream$reg_2_1": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "lb_conv1_2_stencil_update_stream$reg_2_2": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "lb_repeat_edge_2_stencil_update_stream$mem_1": {
              "configargs": {
                "mode": "linebuffer"
              },
              "genargs": {
                "depth": 260,
                "width": 16
              },
              "genref": "cgralib.Mem"
            },
            "lb_repeat_edge_2_stencil_update_stream$mem_2": {
              "configargs": {
                "mode": "linebuffer"
              },
              "genargs": {
                "depth": 260,
                "width": 16
              },
              "genref": "cgralib.Mem"
            },
            "lb_repeat_edge_2_stencil_update_stream$reg_0_1": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "lb_repeat_edge_2_stencil_update_stream$reg_0_2": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "lb_repeat_edge_2_stencil_update_stream$reg_1_1": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "lb_repeat_edge_2_stencil_update_stream$reg_1_2": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "lb_repeat_edge_2_stencil_update_stream$reg_2_1": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "lb_repeat_edge_2_stencil_update_stream$reg_2_2": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "mul_750_751": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.mul"
            },
            "mul_756_757": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.mul"
            },
            "mul_762_763": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.mul"
            },
            "mul_768_769": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.mul"
            },
            "mul_774_775": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.mul"
            },
            "mul_780_781": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.mul"
            },
            "mul_786_787": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.mul"
            },
            "mul_792_793": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.mul"
            },
            "mul_798_799": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.mul"
            },
            "mul_804_805": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.mul"
            },
            "mul_808_809": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.mul"
            },
            "mul_812_813": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.mul"
            },
            "mul_816_817": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.mul"
            },
            "mul_820_821": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.mul"
            },
            "mul_824_825": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.mul"
            },
            "mul_828_829": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.mul"
            },
            "mul_832_833": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.mul"
            },
            "mul_836_837": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.mul"
            }
          },
          "type": [
            "Record",
            {
              "in": [
                "Array",
                1,
                [
                  "Array",
                  16,
                  "BitIn"
                ]
              ],
              "out": [
                "Array",
                16,
                "Bit"
              ]
            }
          ]
        },
        "Linebuffer_U0": {
          "connections": [
            [
              "self.out.2.2",
              "self.in"
            ],
            [
              "self.out.2.1",
              "reg_0_1.out"
            ],
            [
              "self.out.2.0",
              "reg_0_2.out"
            ],
            [
              "self.out.1.2",
              "mem_1.rdata"
            ],
            [
              "self.out.1.1",
              "reg_1_1.out"
            ],
            [
              "self.out.1.0",
              "reg_1_2.out"
            ],
            [
              "self.out.0.2",
              "mem_2.rdata"
            ],
            [
              "self.out.0.1",
              "reg_2_1.out"
            ],
            [
              "self.out.0.0",
              "reg_2_2.out"
            ],
            [
              "self.in",
              "reg_0_1.in"
            ],
            [
              "self.in",
              "mem_1.wdata"
            ],
            [
              "reg_2_2.in",
              "reg_2_1.out"
            ],
            [
              "reg_2_1.in",
              "mem_2.rdata"
            ],
            [
              "reg_1_2.in",
              "reg_1_1.out"
            ],
            [
              "reg_1_1.in",
              "mem_1.rdata"
            ],
            [
              "reg_0_2.in",
              "reg_0_1.out"
            ],
            [
              "mem_2.wdata",
              "mem_1.rdata"
            ]
          ],
          "instances": {
            "mem_1": {
              "configargs": {
                "mode": "linebuffer"
              },
              "genargs": {
                "depth": 260,
                "width": 16
              },
              "genref": "cgralib.Mem"
            },
            "mem_2": {
              "configargs": {
                "mode": "linebuffer"
              },
              "genargs": {
                "depth": 260,
                "width": 16
              },
              "genref": "cgralib.Mem"
            },
            "reg_0_1": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "reg_0_2": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "reg_1_1": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "reg_1_2": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "reg_2_1": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "reg_2_2": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            }
          },
          "type": [
            "Record",
            {
              "in": [
                "Array",
                16,
                "BitIn"
              ],
              "out": [
                "Array",
                3,
                [
                  "Array",
                  3,
                  [
                    "Array",
                    16,
                    "Bit"
                  ]
                ]
              ]
            }
          ]
        },
        "Linebuffer_U1": {
          "connections": [
            [
              "self.out.2.2",
              "self.in"
            ],
            [
              "self.out.2.1",
              "reg_0_1.out"
            ],
            [
              "self.out.2.0",
              "reg_0_2.out"
            ],
            [
              "self.out.1.2",
              "mem_1.rdata"
            ],
            [
              "self.out.1.1",
              "reg_1_1.out"
            ],
            [
              "self.out.1.0",
              "reg_1_2.out"
            ],
            [
              "self.out.0.2",
              "mem_2.rdata"
            ],
            [
              "self.out.0.1",
              "reg_2_1.out"
            ],
            [
              "self.out.0.0",
              "reg_2_2.out"
            ],
            [
              "self.in",
              "reg_0_1.in"
            ],
            [
              "self.in",
              "mem_1.wdata"
            ],
            [
              "reg_2_2.in",
              "reg_2_1.out"
            ],
            [
              "reg_2_1.in",
              "mem_2.rdata"
            ],
            [
              "reg_1_2.in",
              "reg_1_1.out"
            ],
            [
              "reg_1_1.in",
              "mem_1.rdata"
            ],
            [
              "reg_0_2.in",
              "reg_0_1.out"
            ],
            [
              "mem_2.wdata",
              "mem_1.rdata"
            ]
          ],
          "instances": {
            "mem_1": {
              "configargs": {
                "mode": "linebuffer"
              },
              "genargs": {
                "depth": 258,
                "width": 16
              },
              "genref": "cgralib.Mem"
            },
            "mem_2": {
              "configargs": {
                "mode": "linebuffer"
              },
              "genargs": {
                "depth": 258,
                "width": 16
              },
              "genref": "cgralib.Mem"
            },
            "reg_0_1": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "reg_0_2": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "reg_1_1": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "reg_1_2": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "reg_2_1": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "reg_2_2": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            }
          },
          "type": [
            "Record",
            {
              "in": [
                "Array",
                16,
                "BitIn"
              ],
              "out": [
                "Array",
                3,
                [
                  "Array",
                  3,
                  [
                    "Array",
                    16,
                    "Bit"
                  ]
                ]
              ]
            }
          ]
        }
      }
    }
  },
  "top": "global.DesignTop"
}