<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>CORERISCV_AXI4</name><vendor>Actel</vendor><library>DirectCore</library><version>1.0.101</version><fileSets><fileSet fileSetId="HDL_FILESET"><file fileid="0"><name>rtl\verilog\ALU.v</name><userFileType>unknown</userFileType></file><file fileid="1"><name>rtl\verilog\Arbiter.v</name><userFileType>unknown</userFileType></file><file fileid="2"><name>rtl\verilog\Arbiter_1.v</name><userFileType>unknown</userFileType></file><file fileid="3"><name>rtl\verilog\Arbiter_2.v</name><userFileType>unknown</userFileType></file><file fileid="4"><name>rtl\verilog\BasicBus.v</name><userFileType>unknown</userFileType></file><file fileid="5"><name>rtl\verilog\BasicBus_1.v</name><userFileType>unknown</userFileType></file><file fileid="6"><name>rtl\verilog\BasicBus_2.v</name><userFileType>unknown</userFileType></file><file fileid="7"><name>rtl\verilog\BasicBus_3.v</name><userFileType>unknown</userFileType></file><file fileid="8"><name>rtl\verilog\BasicBus_4.v</name><userFileType>unknown</userFileType></file><file fileid="9"><name>rtl\verilog\BreakpointUnit.v</name><userFileType>unknown</userFileType></file><file fileid="10"><name>rtl\verilog\ClientTileLinkEnqueuer.v</name><userFileType>unknown</userFileType></file><file fileid="11"><name>rtl\verilog\ClientTileLinkIOUnwrapper.v</name><userFileType>unknown</userFileType></file><file fileid="12"><name>rtl\verilog\ClientTileLinkNetworkPort.v</name><userFileType>unknown</userFileType></file><file fileid="13"><name>rtl\verilog\ClientUncachedTileLinkIOArbiter.v</name><userFileType>unknown</userFileType></file><file fileid="14"><name>rtl\verilog\ClientUncachedTileLinkIOArbiter_1.v</name><userFileType>unknown</userFileType></file><file fileid="15"><name>rtl\verilog\ClientUncachedTileLinkIOCrossbar.v</name><userFileType>unknown</userFileType></file><file fileid="16"><name>rtl\verilog\ClientUncachedTileLinkIOCrossbar_1.v</name><userFileType>unknown</userFileType></file><file fileid="17"><name>rtl\verilog\ClientUncachedTileLinkIORouter.v</name><userFileType>unknown</userFileType></file><file fileid="18"><name>rtl\verilog\ClientUncachedTileLinkIORouter_1.v</name><userFileType>unknown</userFileType></file><file fileid="19"><name>rtl\verilog\ClientUncachedTileLinkNetworkPort.v</name><userFileType>unknown</userFileType></file><file fileid="20"><name>rtl\verilog\CSRFile.v</name><userFileType>unknown</userFileType></file><file fileid="21"><name>rtl\verilog\DCache.v</name><userFileType>unknown</userFileType></file><file fileid="22"><name>rtl\verilog\DebugModule.v</name><userFileType>unknown</userFileType></file><file fileid="23"><name>rtl\verilog\FinishQueue.v</name><userFileType>unknown</userFileType></file><file fileid="24"><name>rtl\verilog\FinishQueue_1.v</name><userFileType>unknown</userFileType></file><file fileid="25"><name>rtl\verilog\FinishUnit.v</name><userFileType>unknown</userFileType></file><file fileid="26"><name>rtl\verilog\FlowThroughSerializer.v</name><userFileType>unknown</userFileType></file><file fileid="27"><name>rtl\verilog\Frontend.v</name><userFileType>unknown</userFileType></file><file fileid="28"><name>rtl\verilog\HellaCacheArbiter.v</name><userFileType>unknown</userFileType></file><file fileid="29"><name>rtl\verilog\ICache.v</name><userFileType>unknown</userFileType></file><file fileid="30"><name>rtl\verilog\IdMapper.v</name><userFileType>unknown</userFileType></file><file fileid="31"><name>rtl\verilog\LevelGateway.v</name><userFileType>unknown</userFileType></file><file fileid="32"><name>rtl\verilog\LockingArbiter.v</name><userFileType>unknown</userFileType></file><file fileid="33"><name>rtl\verilog\LockingArbiter_1.v</name><userFileType>unknown</userFileType></file><file fileid="34"><name>rtl\verilog\LockingRRArbiter.v</name><userFileType>unknown</userFileType></file><file fileid="35"><name>rtl\verilog\LockingRRArbiter_1.v</name><userFileType>unknown</userFileType></file><file fileid="36"><name>rtl\verilog\LockingRRArbiter_2.v</name><userFileType>unknown</userFileType></file><file fileid="37"><name>rtl\verilog\LockingRRArbiter_3.v</name><userFileType>unknown</userFileType></file><file fileid="38"><name>rtl\verilog\LockingRRArbiter_4.v</name><userFileType>unknown</userFileType></file><file fileid="39"><name>rtl\verilog\LockingRRArbiter_5.v</name><userFileType>unknown</userFileType></file><file fileid="40"><name>rtl\verilog\LockingRRArbiter_6.v</name><userFileType>unknown</userFileType></file><file fileid="41"><name>rtl\verilog\LockingRRArbiter_7.v</name><userFileType>unknown</userFileType></file><file fileid="42"><name>rtl\verilog\ManagerTileLinkNetworkPort.v</name><userFileType>unknown</userFileType></file><file fileid="43"><name>rtl\verilog\ManagerTileLinkNetworkPort_1.v</name><userFileType>unknown</userFileType></file><file fileid="44"><name>rtl\verilog\ManagerToClientStatelessBridge.v</name><userFileType>unknown</userFileType></file><file fileid="45"><name>rtl\verilog\MetadataArray.v</name><userFileType>unknown</userFileType></file><file fileid="46"><name>rtl\verilog\MMIOTileLinkManager.v</name><userFileType>unknown</userFileType></file><file fileid="47"><name>rtl\verilog\MulDiv.v</name><userFileType>unknown</userFileType></file><file fileid="48"><name>rtl\verilog\NastiIOTileLinkIOConverter.v</name><userFileType>unknown</userFileType></file><file fileid="49"><name>rtl\verilog\NastiIOTileLinkIOConverter_1.v</name><userFileType>unknown</userFileType></file><file fileid="50"><name>rtl\verilog\OuterMemorySystem.v</name><userFileType>unknown</userFileType></file><file fileid="51"><name>rtl\verilog\PLIC.v</name><userFileType>unknown</userFileType></file><file fileid="52"><name>rtl\verilog\PortedTileLinkCrossbar.v</name><userFileType>unknown</userFileType></file><file fileid="53"><name>rtl\verilog\PRCI.v</name><userFileType>unknown</userFileType></file><file fileid="54"><name>rtl\verilog\Queue.v</name><userFileType>unknown</userFileType></file><file fileid="55"><name>rtl\verilog\Queue_1.v</name><userFileType>unknown</userFileType></file><file fileid="56"><name>rtl\verilog\Queue_10.v</name><userFileType>unknown</userFileType></file><file fileid="57"><name>rtl\verilog\Queue_12.v</name><userFileType>unknown</userFileType></file><file fileid="58"><name>rtl\verilog\Queue_13.v</name><userFileType>unknown</userFileType></file><file fileid="59"><name>rtl\verilog\Queue_14.v</name><userFileType>unknown</userFileType></file><file fileid="60"><name>rtl\verilog\Queue_2.v</name><userFileType>unknown</userFileType></file><file fileid="61"><name>rtl\verilog\Queue_3.v</name><userFileType>unknown</userFileType></file><file fileid="62"><name>rtl\verilog\Queue_8.v</name><userFileType>unknown</userFileType></file><file fileid="63"><name>rtl\verilog\Queue_9.v</name><userFileType>unknown</userFileType></file><file fileid="64"><name>rtl\verilog\ReorderQueue.v</name><userFileType>unknown</userFileType></file><file fileid="65"><name>rtl\verilog\ReorderQueue_2.v</name><userFileType>unknown</userFileType></file><file fileid="66"><name>rtl\verilog\ReorderQueue_3.v</name><userFileType>unknown</userFileType></file><file fileid="67"><name>rtl\verilog\Rocket.v</name><userFileType>unknown</userFileType></file><file fileid="68"><name>rtl\verilog\RocketTile.v</name><userFileType>unknown</userFileType></file><file fileid="69"><name>rtl\verilog\ROMSlave.v</name><userFileType>unknown</userFileType></file><file fileid="70"><name>rtl\verilog\TileLinkEnqueuer.v</name><userFileType>unknown</userFileType></file><file fileid="71"><name>rtl\verilog\TileLinkEnqueuer_1.v</name><userFileType>unknown</userFileType></file><file fileid="72"><name>rtl\verilog\TileLinkEnqueuer_2.v</name><userFileType>unknown</userFileType></file><file fileid="73"><name>rtl\verilog\TileLinkMemoryInterconnect.v</name><userFileType>unknown</userFileType></file><file fileid="74"><name>rtl\verilog\TileLinkRecursiveInterconnect.v</name><userFileType>unknown</userFileType></file><file fileid="75"><name>rtl\verilog\TileLinkRecursiveInterconnect_1.v</name><userFileType>unknown</userFileType></file><file fileid="76"><name>rtl\verilog\TLB.v</name><userFileType>unknown</userFileType></file><file fileid="77"><name>rtl\verilog\Top.v</name><userFileType>unknown</userFileType></file><file fileid="78"><name>rtl\verilog\Uncore.v</name><userFileType>unknown</userFileType></file><file fileid="79"><name>rtl\verilog\DebugTransportModuleJtag.v</name><userFileType>unknown</userFileType></file><file fileid="80"><name>rtl\verilog\AsyncFifo.v</name><userFileType>unknown</userFileType></file><file fileid="81"><name>rtl\verilog\CoreRISCV_AXI4.v</name><userFileType>unknown</userFileType></file><file fileid="82"><name>rtl\verilog\DCacheDataArray_G4.v</name><userFileType>unknown</userFileType></file></fileSet></fileSets><hwModel><views><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel></Component>