
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M
Install: C:\Microchip\Libero_SoC_v2024.1\SynplifyPro
OS: Windows 10 or later
Hostname: DESKTOP-V6FS948

Implementation : synthesis

# Written on Thu Apr 10 09:59:48 2025

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "C:\Users\Lucas\Documents\Nascerr\mss_based_isp\designer\mss_based_isp\synthesis.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                           Requested     Requested     Clock        Clock               Clock
Level     Clock                           Frequency     Period        Type         Group               Load 
------------------------------------------------------------------------------------------------------------
0 -       System                          100.0 MHz     10.000        system       system_clkgroup     0    
                                                                                                            
0 -       mss_based_isp|MCCC_CLK_BASE     100.0 MHz     10.000        inferred     (multiple)          67   
============================================================================================================


Clock Load Summary
******************

                                Clock     Source                  Clock Pin                                       Non-clock Pin     Non-clock Pin
Clock                           Load      Pin                     Seq Example                                     Seq Example       Comb Example 
-------------------------------------------------------------------------------------------------------------------------------------------------
System                          0         -                       -                                               -                 -            
                                                                                                                                                 
mss_based_isp|MCCC_CLK_BASE     67        MCCC_CLK_BASE(port)     mss_based_isp_MSS_0.MSS_ADLIB_INST.CLK_BASE     -                 -            
=================================================================================================================================================
