Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Mon Sep  8 15:48:55 2025
| Host         : intern-ThinkStation-P330 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_control_sets -verbose -file top_level_control_sets_placed.rpt
| Design       : top_level
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    11 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     9 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              10 |            5 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              40 |           14 |
| Yes          | No                    | Yes                    |              59 |           14 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |         Enable Signal        | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | dut_coord/E[0]               | rst_IBUF         |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | dut_sim/done[7]_i_1_n_0      | rst_IBUF         |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | dut_sim/fifo_x[1][7]_i_1_n_0 |                  |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | dut_sim/fifo_x[0][7]_i_1_n_0 |                  |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | dut_sim/fifo_x[2][7]_i_1_n_0 |                  |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | dut_sim/fifo_x[3][7]_i_1_n_0 |                  |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | dut_sim/fifo_x[4][7]_i_1_n_0 |                  |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | dut_sim/y[7]_i_1_n_0         | rst_IBUF         |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | dut_coord/at0_carry_n_0      | rst_IBUF         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG |                              | rst_IBUF         |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG | dut_sim/state__1[0]          | rst_IBUF         |                2 |             11 |         5.50 |
|  clk_IBUF_BUFG | dut_sim/tn                   | rst_IBUF         |                3 |             16 |         5.33 |
+----------------+------------------------------+------------------+------------------+----------------+--------------+


