
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.817728                       # Number of seconds simulated
sim_ticks                                817727833500                       # Number of ticks simulated
final_tick                               817727833500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 114996                       # Simulator instruction rate (inst/s)
host_op_rate                                   222469                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               39882542                       # Simulator tick rate (ticks/s)
host_mem_usage                                1179992                       # Number of bytes of host memory used
host_seconds                                 20503.40                       # Real time elapsed on the host
sim_insts                                  2357799081                       # Number of instructions simulated
sim_ops                                    4561367797                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED 817727833500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::cpu.inst            41920                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::cpu.data            30272                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               72192                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::cpu.inst        41920                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          41920                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::cpu.inst               655                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::cpu.data               473                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 1128                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::cpu.inst               51264                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::cpu.data               37020                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                  88284                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::cpu.inst          51264                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total             51264                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.inst              51264                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.data              37020                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total                 88284                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.readReqs                         1129                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       1129                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                   72256                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                    72256                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                 70                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                 85                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                 29                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                 22                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                 66                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 43                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                106                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                 34                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                137                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               134                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               137                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               124                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13                70                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14                15                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                57                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                   817727810000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   1129                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                      716                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      272                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                      106                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       31                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        4                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          210                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     338.590476                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    209.526427                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    332.503098                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127            59     28.10%     28.10% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           60     28.57%     56.67% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           22     10.48%     67.14% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           20      9.52%     76.67% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639            8      3.81%     80.48% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767            5      2.38%     82.86% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            4      1.90%     84.76% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            7      3.33%     88.10% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           25     11.90%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           210                       # Bytes accessed per row activation
system.mem_ctrl.totQLat                      16828500                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 37997250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                     5645000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      14905.67                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 33655.67                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                          0.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       0.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.00                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.00                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        2.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                       913                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  80.87                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                   724293897.25                       # Average gap between requests
system.mem_ctrl.pageHitRate                     80.87                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                    699720                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    360525                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  3005940                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          6146400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy               5729070                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy                256320                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy         20534250                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy          5513760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy      196237803240                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy            196280049225                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             240.031024                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime          817714524500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE        341500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF        2606000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF  817655211750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     14357750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       10271500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN     45045000                       # Time in different power states
system.mem_ctrl_1.actEnergy                    842520                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    432630                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  5055120                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          5531760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy               8823600                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               1261920                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy         17423760                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy          1295040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy      196239819840                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy            196280486190                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             240.031558                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime          817705162000                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       2986000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF        2346000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF  817663615000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN      3373000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       17339500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN     38174000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 817727833500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups               257713397                       # Number of BP lookups
system.cpu.branchPred.condPredicted         257713397                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            384573                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups            257244544                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     109                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 47                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups       257244544                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits          256769993                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           474551                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted       180319                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 817727833500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   435296848                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                   204988938                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            91                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            38                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 817727833500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 817727833500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      903671                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            94                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    817727833500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       1635455668                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1063741                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                     2369692553                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                   257713397                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches          256770102                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                    1633964692                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  769234                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  214                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           221                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           14                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          153                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    903627                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 44159                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples         1635413652                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.803674                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.410840                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                837909195     51.24%     51.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 91170288      5.57%     56.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 63320288      3.87%     60.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 38123500      2.33%     63.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 63516789      3.88%     66.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                 76626851      4.69%     71.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                 25496888      1.56%     73.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                 51196915      3.13%     76.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                388052938     23.73%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total           1635413652                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.157579                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.448949                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                198001121                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             863917456                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 121982778                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles             451127680                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 384617                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts             4572422621                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 384617                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                299951533                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles               305547376                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1188                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 395093153                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles             634435785                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts             4570724394                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents             254520106                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 300072                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents              201998858                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands          5135775727                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups           10424794864                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups       2774244916                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups        5238182710                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps            5126179720                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  9596007                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 33                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             29                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                2209653777                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads            409871140                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores           205426498                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                84                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              104                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                 4567854515                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 165                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                4566127883                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               266                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         6486882                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      6266043                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            154                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples    1635413652                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.792032                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.845435                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           140597743      8.60%      8.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           381282464     23.31%     31.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2           299131143     18.29%     50.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3           191878056     11.73%     61.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4           230128236     14.07%     76.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5           304977857     18.65%     94.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6            59700519      3.65%     98.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7            14397450      0.88%     99.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8            13320184      0.81%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total      1635413652                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   90344      0.67%      0.67% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.67% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd              13399825     99.33%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                     29      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     9      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               11      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            164047      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu            1900420688     41.62%     41.62% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               100021      0.00%     41.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   106      0.00%     41.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd          2050580125     44.91%     86.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     86.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     86.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     86.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     86.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     86.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     86.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     86.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     86.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     86.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     86.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     86.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     86.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     86.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     86.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     86.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     86.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     86.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     86.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     86.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     86.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     86.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     86.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     86.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     86.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     86.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     86.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     86.53% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               123586      0.00%     86.54% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               62476      0.00%     86.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead       409686936      8.97%     95.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite      204989898      4.49%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total             4566127883                       # Type of FU issued
system.cpu.iq.rate                           2.791961                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    13490218                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.002954                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         5227924455                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes        1798729515                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses   1795995391                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads          5553235447                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes         2775612067                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses   2768892819                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses             1796121405                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses              2783332649                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads              242                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       269248                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           20                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       624772                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             7                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 384617                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  612661                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 17584                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts          4567854680                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            836771                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts             409871140                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts            205426498                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 74                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      9                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 17572                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             20                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         203359                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       241531                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               444890                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts            4564982510                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts             409696840                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1145373                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                    614685777                       # number of memory reference insts executed
system.cpu.iew.exec_branches                256356360                       # Number of branches executed
system.cpu.iew.exec_stores                  204988937                       # Number of stores executed
system.cpu.iew.exec_rate                     2.791260                       # Inst execution rate
system.cpu.iew.wb_sent                     4564888590                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                    4564888210                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                3344633957                       # num instructions producing a value
system.cpu.iew.wb_consumers                4829044143                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.791203                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.692608                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         6486890                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              11                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            384600                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples   1634416606                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.790823                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.689759                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    474246524     29.02%     29.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    236012261     14.44%     43.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2    100164778      6.13%     49.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3    303918801     18.59%     68.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     69010410      4.22%     72.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5    211159458     12.92%     85.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      6373682      0.39%     85.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7     25056981      1.53%     87.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8    208473711     12.76%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total   1634416606                       # Number of insts commited each cycle
system.cpu.commit.committedInsts           2357799081                       # Number of instructions committed
system.cpu.commit.committedOps             4561367797                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                      614403618                       # Number of memory references committed
system.cpu.commit.loads                     409601892                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                  256292046                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                 2766680515                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                2408987481                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  169                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass       100084      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu       1898043713     41.61%     41.61% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          100020      0.00%     41.62% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               91      0.00%     41.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd     2048720271     44.91%     86.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     86.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     86.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     86.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     86.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     86.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     86.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     86.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     86.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     86.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     86.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     86.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     86.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     86.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     86.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     86.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     86.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     86.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     86.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     86.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     86.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     86.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     86.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     86.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     86.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     86.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     86.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     86.53% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            1839      0.00%     86.53% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           1557      0.00%     86.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead    409600053      8.98%     95.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite    204800169      4.49%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total        4561367797                       # Class of committed instruction
system.cpu.commit.bw_lim_events             208473711                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                   5993797582                       # The number of ROB reads
system.cpu.rob.rob_writes                  9136706516                       # The number of ROB writes
system.cpu.timesIdled                             350                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           42016                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                  2357799081                       # Number of Instructions Simulated
system.cpu.committedOps                    4561367797                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.693637                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.693637                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.441677                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.441677                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads               2770146673                       # number of integer regfile reads
system.cpu.int_regfile_writes              1539513435                       # number of integer regfile writes
system.cpu.fp_regfile_reads                5231184926                       # number of floating regfile reads
system.cpu.fp_regfile_writes               2563966011                       # number of floating regfile writes
system.cpu.cc_regfile_reads                1281596994                       # number of cc regfile reads
system.cpu.cc_regfile_writes               1026528408                       # number of cc regfile writes
system.cpu.misc_regfile_reads              1127523027                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 817727833500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements                 9                       # number of replacements
system.cpu.dcache.tags.tagsinuse           403.988947                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           640097654                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               475                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          1347574.008421                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            169500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   403.988947                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.394520                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.394520                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          466                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          396                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.455078                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1280196977                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1280196977                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 817727833500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    435296285                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       435296285                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data    204801369                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      204801369                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     640097654                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        640097654                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    640097654                       # number of overall hits
system.cpu.dcache.overall_hits::total       640097654                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          240                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           240                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          357                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          357                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data          597                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            597                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          597                       # number of overall misses
system.cpu.dcache.overall_misses::total           597                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     18899000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     18899000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     28256500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     28256500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     47155500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     47155500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     47155500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     47155500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    435296525                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    435296525                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data    204801726                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    204801726                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    640098251                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    640098251                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    640098251                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    640098251                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000001                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000002                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000002                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000001                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000001                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 78745.833333                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 78745.833333                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 79149.859944                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79149.859944                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 78987.437186                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78987.437186                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 78987.437186                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78987.437186                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          147                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    73.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu.dcache.writebacks::total                 1                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          121                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          121                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          122                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          122                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          122                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          122                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          119                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          119                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          356                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          356                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          475                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          475                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          475                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          475                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     10207000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     10207000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     27878000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     27878000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     38085000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     38085000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     38085000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     38085000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000001                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000001                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 85773.109244                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 85773.109244                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 78308.988764                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78308.988764                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 80178.947368                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80178.947368                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 80178.947368                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 80178.947368                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 817727833500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               493                       # number of replacements
system.cpu.icache.tags.tagsinuse           225.997854                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              902599                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               748                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1206.683155                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   225.997854                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.882804                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.882804                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          255                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          160                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           46                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           49                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1807996                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1807996                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 817727833500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       902599                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          902599                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        902599                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           902599                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       902599                       # number of overall hits
system.cpu.icache.overall_hits::total          902599                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1025                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1025                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1025                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1025                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1025                       # number of overall misses
system.cpu.icache.overall_misses::total          1025                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     70145498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     70145498                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     70145498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     70145498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     70145498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     70145498                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       903624                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       903624                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       903624                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       903624                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       903624                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       903624                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.001134                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001134                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.001134                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001134                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.001134                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001134                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 68434.632195                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 68434.632195                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 68434.632195                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 68434.632195                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 68434.632195                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 68434.632195                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1043                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                24                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    43.458333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          275                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          275                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          275                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          275                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          275                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          275                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          750                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          750                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          750                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          750                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          750                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          750                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     54350499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     54350499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     54350499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     54350499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     54350499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     54350499                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000830                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000830                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000830                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000830                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000830                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000830                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 72467.332000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 72467.332000                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 72467.332000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 72467.332000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 72467.332000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 72467.332000                       # average overall mshr miss latency
system.l2bus.snoop_filter.tot_requests           1727                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests          503                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED 817727833500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 867                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty             1                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               501                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                356                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               356                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            869                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1991                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          959                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    2950                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        47872                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        30464                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    78336                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 0                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1225                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.002449                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.049447                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1222     99.76%     99.76% # Request fanout histogram
system.l2bus.snoop_fanout::1                        3      0.24%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1225                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy               864500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1122000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy              712999                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 817727833500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                    0                       # number of replacements
system.l2cache.tags.tagsinuse              773.986518                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    594                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 1128                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 0.526596                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                71500                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::cpu.inst   368.997542                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data   404.988976                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::cpu.inst     0.090087                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.098874                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.188962                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         1128                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          188                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          166                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4          774                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.275391                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                14928                       # Number of tag accesses
system.l2cache.tags.data_accesses               14928                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED 817727833500                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks            1                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total            1                       # number of WritebackDirty hits
system.l2cache.ReadSharedReq_hits::cpu.inst           93                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data            1                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           94                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst               93                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data                1                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  94                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst              93                       # number of overall hits
system.l2cache.overall_hits::cpu.data               1                       # number of overall hits
system.l2cache.overall_hits::total                 94                       # number of overall hits
system.l2cache.ReadExReq_misses::cpu.data          356                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            356                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst          657                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data          118                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          775                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst            657                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data            474                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              1131                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst           657                       # number of overall misses
system.l2cache.overall_misses::cpu.data           474                       # number of overall misses
system.l2cache.overall_misses::total             1131                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::cpu.data     27344000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     27344000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst     52248500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data     10014000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     62262500                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst     52248500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data     37358000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     89606500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst     52248500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data     37358000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     89606500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks            1                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total            1                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data          356                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          356                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst          750                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data          119                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          869                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst          750                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data          475                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            1225                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst          750                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data          475                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           1225                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::cpu.data            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.876000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.991597                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.891830                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.876000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.997895                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.923265                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.876000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.997895                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.923265                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 76808.988764                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 76808.988764                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 79525.875190                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 84864.406780                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 80338.709677                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 79525.875190                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 78814.345992                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 79227.674624                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 79525.875190                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 78814.345992                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 79227.674624                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadSharedReq_mshr_hits::cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2cache.demand_mshr_hits::cpu.data            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              1                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::cpu.data            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             1                       # number of overall MSHR hits
system.l2cache.ReadExReq_mshr_misses::cpu.data          356                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          356                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst          657                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data          117                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          774                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst          657                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data          473                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         1130                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst          657                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data          473                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         1130                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data     23784000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     23784000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     45698500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data      8784000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     54482500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     45698500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data     32568000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     78266500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     45698500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data     32568000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     78266500                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.876000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.983193                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.890679                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.876000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.995789                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.922449                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.876000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.995789                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.922449                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 66808.988764                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 66808.988764                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 69556.316591                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 75076.923077                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 70390.826873                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 69556.316591                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 68854.122622                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 69262.389381                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 69556.316591                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 68854.122622                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 69262.389381                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          1129                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 817727833500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                772                       # Transaction distribution
system.membus.trans_dist::ReadExReq               356                       # Transaction distribution
system.membus.trans_dist::ReadExResp              356                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           773                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         2257                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         2257                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2257                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        72192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        72192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   72192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1129                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1129    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1129                       # Request fanout histogram
system.membus.reqLayer2.occupancy              564500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            3070000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
