// Seed: 124053816
module module_0 (
    input wand module_0,
    output logic id_1,
    output wire id_2,
    input supply0 id_3,
    output supply1 id_4,
    input wand id_5,
    output tri1 id_6,
    input tri id_7,
    output tri0 id_8,
    output supply0 id_9,
    input tri0 id_10,
    output supply0 id_11,
    output wand id_12
);
  initial begin
    id_1 = #1 id_10 >> 1;
  end
  assign id_6 = id_10 && id_3;
  uwire id_14;
  assign id_12 = id_7;
  assign id_8  = id_14;
endmodule
module module_1 (
    input wor id_0,
    input uwire id_1,
    input wire id_2,
    input tri0 id_3,
    input tri1 id_4,
    output logic id_5,
    input tri0 id_6,
    input supply0 id_7,
    input tri0 id_8,
    output tri0 id_9,
    input wand id_10,
    input tri0 id_11
    , id_35,
    input supply0 id_12,
    output supply1 id_13,
    input tri1 id_14,
    input uwire id_15,
    output wire id_16,
    input supply1 id_17,
    input wor id_18,
    output wand id_19,
    input tri1 id_20,
    input wor id_21,
    input wire id_22,
    input uwire id_23,
    input tri0 id_24,
    input supply1 id_25,
    output wand id_26,
    input uwire id_27,
    input supply0 id_28,
    input uwire id_29,
    output tri0 id_30,
    input tri1 id_31,
    input tri1 id_32,
    output wor id_33
);
  initial id_5 = #1 1'h0;
  module_0(
      id_4, id_5, id_9, id_32, id_30, id_10, id_9, id_4, id_13, id_9, id_7, id_16, id_19
  );
endmodule
