library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity AddSub4 is 
	port(operand0 : in std_logic_vector(3 downto 0);
		operand1 : in std_logic_vector(3 downto 0);
		result : out std_logic_vector(3..0);
		carryout : out std_logic
		);
end AddSub4;

architecture Behav of AddSub4 is
	signal s_operand0,s_operand1,s_result: unsigned(4 downto 0);
	
begin
	s_operand0 <= '0' & unsigned(operand0);
	s_operand1 <= '0' & unsigned(operand1);
	s_result <= s_operand0 + s_operand1;
	result <= std_logic_vector(s_result(3 downto 0));
	carryout <= std_logic(s_result(4));

end Behav;