Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,14
design__inferred_latch__count,0
design__instance__count,8461
design__instance__area,181771
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_3v30,13
design__max_fanout_violation__count__corner:nom_tt_025C_3v30,50
design__max_cap_violation__count__corner:nom_tt_025C_3v30,15
power__internal__total,0.014018970541656017
power__switching__total,0.011469393968582153
power__leakage__total,8.184113085007994E-7
power__total,0.025489183142781258
clock__skew__worst_hold__corner:nom_tt_025C_3v30,-0.8683117803881095
clock__skew__worst_setup__corner:nom_tt_025C_3v30,0.8528341607640733
timing__hold__ws__corner:nom_tt_025C_3v30,0.6638274562380603
timing__setup__ws__corner:nom_tt_025C_3v30,7.764008322676117
timing__hold__tns__corner:nom_tt_025C_3v30,0.0
timing__setup__tns__corner:nom_tt_025C_3v30,0.0
timing__hold__wns__corner:nom_tt_025C_3v30,0
timing__setup__wns__corner:nom_tt_025C_3v30,0.0
timing__hold_vio__count__corner:nom_tt_025C_3v30,0
timing__hold_r2r__ws__corner:nom_tt_025C_3v30,0.663827
timing__hold_r2r_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_r2r__ws__corner:nom_tt_025C_3v30,7.764009
timing__setup_r2r_vio__count__corner:nom_tt_025C_3v30,0
design__max_slew_violation__count__corner:nom_ss_125C_3v00,496
design__max_fanout_violation__count__corner:nom_ss_125C_3v00,50
design__max_cap_violation__count__corner:nom_ss_125C_3v00,15
clock__skew__worst_hold__corner:nom_ss_125C_3v00,-1.4328891811982838
clock__skew__worst_setup__corner:nom_ss_125C_3v00,1.4046331162440178
timing__hold__ws__corner:nom_ss_125C_3v00,1.6117090340737448
timing__setup__ws__corner:nom_ss_125C_3v00,-24.092607701905997
timing__hold__tns__corner:nom_ss_125C_3v00,0.0
timing__setup__tns__corner:nom_ss_125C_3v00,-1883.903163236429
timing__hold__wns__corner:nom_ss_125C_3v00,0
timing__setup__wns__corner:nom_ss_125C_3v00,-24.092607701905997
timing__hold_vio__count__corner:nom_ss_125C_3v00,0
timing__hold_r2r__ws__corner:nom_ss_125C_3v00,1.611709
timing__hold_r2r_vio__count__corner:nom_ss_125C_3v00,0
timing__setup_vio__count__corner:nom_ss_125C_3v00,324
timing__setup_r2r__ws__corner:nom_ss_125C_3v00,-24.092607
timing__setup_r2r_vio__count__corner:nom_ss_125C_3v00,324
design__max_slew_violation__count__corner:nom_ff_n40C_3v60,2
design__max_fanout_violation__count__corner:nom_ff_n40C_3v60,50
design__max_cap_violation__count__corner:nom_ff_n40C_3v60,14
clock__skew__worst_hold__corner:nom_ff_n40C_3v60,-0.6244437366155672
clock__skew__worst_setup__corner:nom_ff_n40C_3v60,0.6153890904375489
timing__hold__ws__corner:nom_ff_n40C_3v60,0.2625347791250088
timing__setup__ws__corner:nom_ff_n40C_3v60,21.3643828675263
timing__hold__tns__corner:nom_ff_n40C_3v60,0.0
timing__setup__tns__corner:nom_ff_n40C_3v60,0.0
timing__hold__wns__corner:nom_ff_n40C_3v60,0
timing__setup__wns__corner:nom_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:nom_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:nom_ff_n40C_3v60,0.262535
timing__hold_r2r_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:nom_ff_n40C_3v60,21.364384
timing__setup_r2r_vio__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count,667
design__max_fanout_violation__count,50
design__max_cap_violation__count,26
clock__skew__worst_hold,-0.6138546511518176
clock__skew__worst_setup,0.6045799587640952
timing__hold__ws,0.2608845435745341
timing__setup__ws,-26.92299437372262
timing__hold__tns,0.0
timing__setup__tns,-2483.2805386002906
timing__hold__wns,0
timing__setup__wns,-26.92299437372262
timing__hold_vio__count,0
timing__hold_r2r__ws,0.260885
timing__hold_r2r_vio__count,0
timing__setup_vio__count,988
timing__setup_r2r__ws,-26.922995
timing__setup_r2r_vio__count,988
design__die__bbox,0.0 0.0 1075.76 325.36
design__core__bbox,3.36 3.92 1072.4 321.44
design__io,45
design__die__area,350009
design__core__area,339442
design__instance__count__stdcell,8461
design__instance__area__stdcell,181771
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.535501
design__instance__utilization__stdcell,0.535501
design__instance__count__class:tie_cell,20
design__instance__count__class:buffer,33
design__instance__count__class:inverter,232
design__instance__count__class:sequential_cell,807
design__instance__count__class:multi_input_combinational_cell,4115
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:endcap_cell,162
design__instance__count__class:tap_cell,2245
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,306602
design__violations,0
design__instance__count__class:timing_repair_buffer,668
design__instance__count__class:clock_buffer,110
design__instance__count__class:clock_inverter,63
design__instance__count__setup_buffer,137
design__instance__count__hold_buffer,0
antenna__violating__nets,4
antenna__violating__pins,4
route__antenna_violation__count,4
antenna_diodes_count,6
design__instance__count__class:antenna_cell,6
route__net,5986
route__net__special,2
route__drc_errors__iter:1,2828
route__wirelength__iter:1,380453
route__drc_errors__iter:2,961
route__wirelength__iter:2,377540
route__drc_errors__iter:3,849
route__wirelength__iter:3,376833
route__drc_errors__iter:4,86
route__wirelength__iter:4,376468
route__drc_errors__iter:5,0
route__wirelength__iter:5,376467
route__drc_errors,0
route__wirelength,376467
route__vias,44520
route__vias__singlecut,44520
route__vias__multicut,0
design__disconnected_pin__count,15
design__critical_disconnected_pin__count,0
route__wirelength__max,1372.4
design__instance__count__class:fill_cell,7335
timing__unannotated_net__count__corner:nom_tt_025C_3v30,96
timing__unannotated_net_filtered__count__corner:nom_tt_025C_3v30,0
timing__unannotated_net__count__corner:nom_ss_125C_3v00,96
timing__unannotated_net_filtered__count__corner:nom_ss_125C_3v00,0
timing__unannotated_net__count__corner:nom_ff_n40C_3v60,96
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count__corner:min_tt_025C_3v30,2
design__max_fanout_violation__count__corner:min_tt_025C_3v30,50
design__max_cap_violation__count__corner:min_tt_025C_3v30,13
clock__skew__worst_hold__corner:min_tt_025C_3v30,-0.8530278946873495
clock__skew__worst_setup__corner:min_tt_025C_3v30,0.8370648855432193
timing__hold__ws__corner:min_tt_025C_3v30,0.6666678509045931
timing__setup__ws__corner:min_tt_025C_3v30,8.968332108572266
timing__hold__tns__corner:min_tt_025C_3v30,0.0
timing__setup__tns__corner:min_tt_025C_3v30,0.0
timing__hold__wns__corner:min_tt_025C_3v30,0
timing__setup__wns__corner:min_tt_025C_3v30,0.0
timing__hold_vio__count__corner:min_tt_025C_3v30,0
timing__hold_r2r__ws__corner:min_tt_025C_3v30,0.666668
timing__hold_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__setup_vio__count__corner:min_tt_025C_3v30,0
timing__setup_r2r__ws__corner:min_tt_025C_3v30,8.968332
timing__setup_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__unannotated_net__count__corner:min_tt_025C_3v30,96
timing__unannotated_net_filtered__count__corner:min_tt_025C_3v30,0
design__max_slew_violation__count__corner:min_ss_125C_3v00,321
design__max_fanout_violation__count__corner:min_ss_125C_3v00,50
design__max_cap_violation__count__corner:min_ss_125C_3v00,13
clock__skew__worst_hold__corner:min_ss_125C_3v00,-1.4057471140584326
clock__skew__worst_setup__corner:min_ss_125C_3v00,1.3772223751246087
timing__hold__ws__corner:min_ss_125C_3v00,1.6195121258007068
timing__setup__ws__corner:min_ss_125C_3v00,-21.73632713122026
timing__hold__tns__corner:min_ss_125C_3v00,0.0
timing__setup__tns__corner:min_ss_125C_3v00,-1461.2084400488986
timing__hold__wns__corner:min_ss_125C_3v00,0
timing__setup__wns__corner:min_ss_125C_3v00,-21.73632713122026
timing__hold_vio__count__corner:min_ss_125C_3v00,0
timing__hold_r2r__ws__corner:min_ss_125C_3v00,1.619512
timing__hold_r2r_vio__count__corner:min_ss_125C_3v00,0
timing__setup_vio__count__corner:min_ss_125C_3v00,273
timing__setup_r2r__ws__corner:min_ss_125C_3v00,-21.736326
timing__setup_r2r_vio__count__corner:min_ss_125C_3v00,273
timing__unannotated_net__count__corner:min_ss_125C_3v00,96
timing__unannotated_net_filtered__count__corner:min_ss_125C_3v00,0
design__max_slew_violation__count__corner:min_ff_n40C_3v60,2
design__max_fanout_violation__count__corner:min_ff_n40C_3v60,50
design__max_cap_violation__count__corner:min_ff_n40C_3v60,13
clock__skew__worst_hold__corner:min_ff_n40C_3v60,-0.6138546511518176
clock__skew__worst_setup__corner:min_ff_n40C_3v60,0.6045799587640952
timing__hold__ws__corner:min_ff_n40C_3v60,0.2642787175014119
timing__setup__ws__corner:min_ff_n40C_3v60,22.06409162271201
timing__hold__tns__corner:min_ff_n40C_3v60,0.0
timing__setup__tns__corner:min_ff_n40C_3v60,0.0
timing__hold__wns__corner:min_ff_n40C_3v60,0
timing__setup__wns__corner:min_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:min_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:min_ff_n40C_3v60,0.264279
timing__hold_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:min_ff_n40C_3v60,22.064091
timing__setup_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__unannotated_net__count__corner:min_ff_n40C_3v60,96
timing__unannotated_net_filtered__count__corner:min_ff_n40C_3v60,0
design__max_slew_violation__count__corner:max_tt_025C_3v30,39
design__max_fanout_violation__count__corner:max_tt_025C_3v30,50
design__max_cap_violation__count__corner:max_tt_025C_3v30,26
clock__skew__worst_hold__corner:max_tt_025C_3v30,-0.8864360607554024
clock__skew__worst_setup__corner:max_tt_025C_3v30,0.8715766133289605
timing__hold__ws__corner:max_tt_025C_3v30,0.6599461164341989
timing__setup__ws__corner:max_tt_025C_3v30,6.315140589210919
timing__hold__tns__corner:max_tt_025C_3v30,0.0
timing__setup__tns__corner:max_tt_025C_3v30,0.0
timing__hold__wns__corner:max_tt_025C_3v30,0
timing__setup__wns__corner:max_tt_025C_3v30,0.0
timing__hold_vio__count__corner:max_tt_025C_3v30,0
timing__hold_r2r__ws__corner:max_tt_025C_3v30,0.659946
timing__hold_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__setup_vio__count__corner:max_tt_025C_3v30,0
timing__setup_r2r__ws__corner:max_tt_025C_3v30,6.315141
timing__setup_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__unannotated_net__count__corner:max_tt_025C_3v30,96
timing__unannotated_net_filtered__count__corner:max_tt_025C_3v30,0
design__max_slew_violation__count__corner:max_ss_125C_3v00,667
design__max_fanout_violation__count__corner:max_ss_125C_3v00,50
design__max_cap_violation__count__corner:max_ss_125C_3v00,26
clock__skew__worst_hold__corner:max_ss_125C_3v00,-1.4653083605680302
clock__skew__worst_setup__corner:max_ss_125C_3v00,1.4378765252105565
timing__hold__ws__corner:max_ss_125C_3v00,1.6040587090392917
timing__setup__ws__corner:max_ss_125C_3v00,-26.92299437372262
timing__hold__tns__corner:max_ss_125C_3v00,0.0
timing__setup__tns__corner:max_ss_125C_3v00,-2483.2805386002906
timing__hold__wns__corner:max_ss_125C_3v00,0
timing__setup__wns__corner:max_ss_125C_3v00,-26.92299437372262
timing__hold_vio__count__corner:max_ss_125C_3v00,0
timing__hold_r2r__ws__corner:max_ss_125C_3v00,1.604059
timing__hold_r2r_vio__count__corner:max_ss_125C_3v00,0
timing__setup_vio__count__corner:max_ss_125C_3v00,391
timing__setup_r2r__ws__corner:max_ss_125C_3v00,-26.922995
timing__setup_r2r_vio__count__corner:max_ss_125C_3v00,391
timing__unannotated_net__count__corner:max_ss_125C_3v00,96
timing__unannotated_net_filtered__count__corner:max_ss_125C_3v00,0
design__max_slew_violation__count__corner:max_ff_n40C_3v60,2
design__max_fanout_violation__count__corner:max_ff_n40C_3v60,50
design__max_cap_violation__count__corner:max_ff_n40C_3v60,26
clock__skew__worst_hold__corner:max_ff_n40C_3v60,-0.6366537477411124
clock__skew__worst_setup__corner:max_ff_n40C_3v60,0.6278366892970834
timing__hold__ws__corner:max_ff_n40C_3v60,0.2608845435745341
timing__setup__ws__corner:max_ff_n40C_3v60,20.524466263041376
timing__hold__tns__corner:max_ff_n40C_3v60,0.0
timing__setup__tns__corner:max_ff_n40C_3v60,0.0
timing__hold__wns__corner:max_ff_n40C_3v60,0
timing__setup__wns__corner:max_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:max_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:max_ff_n40C_3v60,0.260885
timing__hold_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:max_ff_n40C_3v60,20.524466
timing__setup_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count__corner:max_ff_n40C_3v60,96
timing__unannotated_net_filtered__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count,96
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_3v30,3.29991
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_3v30,3.29998
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_3v30,0.0000881996
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_3v30,0.0000930841
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_3v30,0.0000237028
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_3v30,0.0000930841
design_powergrid__voltage__worst,0.0000930841
design_powergrid__voltage__worst__net:VPWR,3.29991
design_powergrid__drop__worst,0.0000930841
design_powergrid__drop__worst__net:VPWR,0.0000881996
design_powergrid__voltage__worst__net:VGND,0.0000930841
design_powergrid__drop__worst__net:VGND,0.0000930841
ir__voltage__worst,3.29999999999999982236431605997495353221893310546875
ir__drop__avg,0.00002349999999999999861894327268796445196130662225186824798583984375
ir__drop__worst,0.00008820000000000000257328880426399564385064877569675445556640625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
