<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<link rel="icon" href="logo.ico">
<title>HPM SDK: soc/HPM5300/ip/hpm_trgm_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="https://www.hpmicro.com/"
     target="_blank"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 1em;">
   <div id="projectname">HPM SDK
   </div>
   <div id="projectbrief">HPMicro Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('HPM5300_2ip_2hpm__trgm__regs_8h_source.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">hpm_trgm_regs.h</div></div>
</div><!--header-->
<div class="contents">
<a href="HPM5300_2ip_2hpm__trgm__regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> * Copyright (c) 2021-2024 HPMicro</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> *</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> * SPDX-License-Identifier: BSD-3-Clause</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> *</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> */</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span> </div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="preprocessor">#ifndef HPM_TRGM_H</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="preprocessor">#define HPM_TRGM_H</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span> </div>
<div class="foldopen" id="foldopen00012" data-start="{" data-end="};">
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno"><a class="line" href="structTRGM__Type.html">   12</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno"><a class="line" href="structTRGM__Type.html#aa923029adeb20c5ceda14ec54655eb2f">   13</a></span>    __RW uint32_t FILTCFG[28];                 <span class="comment">/* 0x0 - 0x6C: Filter configure register */</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno"><a class="line" href="structTRGM__Type.html#a2d04dc397c7a3df8846a2a629b3c43f0">   14</a></span>    __R  uint8_t  RESERVED0[144];              <span class="comment">/* 0x70 - 0xFF: Reserved */</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno"><a class="line" href="structTRGM__Type.html#a3d34c1360ca2344d4f882c522a0ac8bb">   15</a></span>    __RW uint32_t TRGOCFG[137];                <span class="comment">/* 0x100 - 0x320: Trigger manager output configure register */</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno"><a class="line" href="structTRGM__Type.html#a8011241b4eb12b3e05d499143c57c990">   16</a></span>    __R  uint8_t  RESERVED1[220];              <span class="comment">/* 0x324 - 0x3FF: Reserved */</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno"><a class="line" href="structTRGM__Type.html#a4fbcb683c99d84951f4032c00df713bf">   17</a></span>    __RW uint32_t DMACFG[8];                   <span class="comment">/* 0x400 - 0x41C: DMA request configure register */</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno"><a class="line" href="structTRGM__Type.html#a7accc9323b28f1535817234a9ae0909e">   18</a></span>    __R  uint8_t  RESERVED2[224];              <span class="comment">/* 0x420 - 0x4FF: Reserved */</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno"><a class="line" href="structTRGM__Type.html#afbe2fa0e9c8069d022a43ce494cfc0cb">   19</a></span>    __RW uint32_t <a class="code hl_variable" href="structTRGM__Type.html#afbe2fa0e9c8069d022a43ce494cfc0cb">GCR</a>;                         <span class="comment">/* 0x500: General Control Register */</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno"><a class="line" href="structTRGM__Type.html#a00b1249fed543438da72c37d0468ad11">   20</a></span>    __R  uint8_t  RESERVED3[12];               <span class="comment">/* 0x504 - 0x50F: Reserved */</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno"><a class="line" href="structTRGM__Type.html#af8729a3e0addda4cf503b0a026bd5804">   21</a></span>    __RW uint32_t <a class="code hl_variable" href="structTRGM__Type.html#af8729a3e0addda4cf503b0a026bd5804">ADC_MATRIX_SEL</a>;              <span class="comment">/* 0x510: adc matrix select register */</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno"><a class="line" href="structTRGM__Type.html#a4d53b57d326e61ee65a1ce4c4f5c22ca">   22</a></span>    __RW uint32_t <a class="code hl_variable" href="structTRGM__Type.html#a4d53b57d326e61ee65a1ce4c4f5c22ca">DAC_MATRIX_SEL</a>;              <span class="comment">/* 0x514: dac matrix select register */</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno"><a class="line" href="structTRGM__Type.html#af39d43c4967f1bb5d7ec9e9daf1a05dc">   23</a></span>    __RW uint32_t <a class="code hl_variable" href="structTRGM__Type.html#af39d43c4967f1bb5d7ec9e9daf1a05dc">POS_MATRIX_SEL0</a>;             <span class="comment">/* 0x518: position matrix select register0 */</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno"><a class="line" href="structTRGM__Type.html#a33bce242df17267064bf8a1efff77423">   24</a></span>    __RW uint32_t <a class="code hl_variable" href="structTRGM__Type.html#a33bce242df17267064bf8a1efff77423">POS_MATRIX_SEL1</a>;             <span class="comment">/* 0x51C: position matrix select register1 */</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno"><a class="line" href="structTRGM__Type.html#a174a4fec9b28ccdc5828804463d955c1">   25</a></span>    __R  uint8_t  RESERVED4[224];              <span class="comment">/* 0x520 - 0x5FF: Reserved */</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno"><a class="line" href="structTRGM__Type.html#aa4c890c247ad6c1703bf52ed99a5342a">   26</a></span>    __R  uint32_t TRGM_IN[4];                  <span class="comment">/* 0x600 - 0x60C: trigmux input read register0 */</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno"><a class="line" href="structTRGM__Type.html#a01549ef7a4b4dd69a3ff6597e3d81793">   27</a></span>    __R  uint8_t  RESERVED5[16];               <span class="comment">/* 0x610 - 0x61F: Reserved */</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno"><a class="line" href="structTRGM__Type.html#a568459047c43b04e4624dde8b2561a69">   28</a></span>    __R  uint32_t TRGM_OUT[5];                 <span class="comment">/* 0x620 - 0x630: trigmux output read register0 */</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span>} <a class="code hl_struct" href="structTRGM__Type.html">TRGM_Type</a>;</div>
</div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span> </div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span> </div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="comment">/* Bitfield definition for register array: FILTCFG */</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="comment">/*</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="comment"> * OUTINV (RW)</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="comment"> *</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="comment"> * 1- Filter will invert the output</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="comment"> * 0- Filter will not invert the output</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="comment"> */</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a37aeba0f5ef5040bfee2a6731a654f9b">   39</a></span><span class="preprocessor">#define TRGM_FILTCFG_OUTINV_MASK (0x10000UL)</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#af327d2cc5d0f0541107cd2bbbb13d2de">   40</a></span><span class="preprocessor">#define TRGM_FILTCFG_OUTINV_SHIFT (16U)</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#ab979d7c8c0656eb310b5bc7dcc7cdb9e">   41</a></span><span class="preprocessor">#define TRGM_FILTCFG_OUTINV_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_FILTCFG_OUTINV_SHIFT) &amp; TRGM_FILTCFG_OUTINV_MASK)</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a2813c3b18bac21f829b13c51312b268e">   42</a></span><span class="preprocessor">#define TRGM_FILTCFG_OUTINV_GET(x) (((uint32_t)(x) &amp; TRGM_FILTCFG_OUTINV_MASK) &gt;&gt; TRGM_FILTCFG_OUTINV_SHIFT)</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span> </div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment">/*</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="comment"> * MODE (RW)</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="comment"> *</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="comment"> * This bitfields defines the filter mode</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="comment"> * 000-bypass;</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="comment"> * 100-rapid change mode;</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="comment"> * 101-delay filter mode;</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="comment"> * 110-stalbe low mode;</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="comment"> * 111-stable high mode</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="comment"> */</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a91f1987ede18c78f50c5374833f66dde">   54</a></span><span class="preprocessor">#define TRGM_FILTCFG_MODE_MASK (0xE000U)</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a2727328dc0cea51a339c96d3f4a4eb0e">   55</a></span><span class="preprocessor">#define TRGM_FILTCFG_MODE_SHIFT (13U)</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#ac4fe835520638e777c6aadc7de4d11be">   56</a></span><span class="preprocessor">#define TRGM_FILTCFG_MODE_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_FILTCFG_MODE_SHIFT) &amp; TRGM_FILTCFG_MODE_MASK)</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a2787fd272ec6af86e142b75d97d76488">   57</a></span><span class="preprocessor">#define TRGM_FILTCFG_MODE_GET(x) (((uint32_t)(x) &amp; TRGM_FILTCFG_MODE_MASK) &gt;&gt; TRGM_FILTCFG_MODE_SHIFT)</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span> </div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="comment">/*</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="comment"> * SYNCEN (RW)</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="comment"> *</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="comment"> * set to enable sychronization input signal with TRGM clock</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="comment"> */</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a3570c7466ab256b19900dbb6bfba3041">   64</a></span><span class="preprocessor">#define TRGM_FILTCFG_SYNCEN_MASK (0x1000U)</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a2e1847d3201e68419b1d5329c0701ec3">   65</a></span><span class="preprocessor">#define TRGM_FILTCFG_SYNCEN_SHIFT (12U)</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#ac0e424179a97e20460ac96890f6e8fd8">   66</a></span><span class="preprocessor">#define TRGM_FILTCFG_SYNCEN_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_FILTCFG_SYNCEN_SHIFT) &amp; TRGM_FILTCFG_SYNCEN_MASK)</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a7ac1ca80dc86372dad0bf6b648588327">   67</a></span><span class="preprocessor">#define TRGM_FILTCFG_SYNCEN_GET(x) (((uint32_t)(x) &amp; TRGM_FILTCFG_SYNCEN_MASK) &gt;&gt; TRGM_FILTCFG_SYNCEN_SHIFT)</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span> </div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="comment">/*</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="comment"> * FILTLEN_SHIFT (RW)</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="comment"> *</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="comment"> */</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#af44a44c274c8880075f4a670d40982b1">   73</a></span><span class="preprocessor">#define TRGM_FILTCFG_FILTLEN_SHIFT_MASK (0xE00U)</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#ae3b88418c458ed770765e73c9782068c">   74</a></span><span class="preprocessor">#define TRGM_FILTCFG_FILTLEN_SHIFT_SHIFT (9U)</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#afacf477aa04b824b09a9dfe36d4aac75">   75</a></span><span class="preprocessor">#define TRGM_FILTCFG_FILTLEN_SHIFT_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_FILTCFG_FILTLEN_SHIFT_SHIFT) &amp; TRGM_FILTCFG_FILTLEN_SHIFT_MASK)</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a17c94fd3d8915ff03dd445723f0e3ea5">   76</a></span><span class="preprocessor">#define TRGM_FILTCFG_FILTLEN_SHIFT_GET(x) (((uint32_t)(x) &amp; TRGM_FILTCFG_FILTLEN_SHIFT_MASK) &gt;&gt; TRGM_FILTCFG_FILTLEN_SHIFT_SHIFT)</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span> </div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="comment">/*</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="comment"> * FILTLEN_BASE (RW)</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="comment"> *</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="comment"> * This bitfields defines the filter counter length.</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="comment"> */</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a9dae556db95cb4027dfbec926df46a22">   83</a></span><span class="preprocessor">#define TRGM_FILTCFG_FILTLEN_BASE_MASK (0x1FFU)</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a42b498fa6a6828fea15dd7b92be782e0">   84</a></span><span class="preprocessor">#define TRGM_FILTCFG_FILTLEN_BASE_SHIFT (0U)</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a99ef82f3a719d29aac9ffa8b2b79f1cf">   85</a></span><span class="preprocessor">#define TRGM_FILTCFG_FILTLEN_BASE_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_FILTCFG_FILTLEN_BASE_SHIFT) &amp; TRGM_FILTCFG_FILTLEN_BASE_MASK)</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a4df9493191cec97d6ace66352e67b50a">   86</a></span><span class="preprocessor">#define TRGM_FILTCFG_FILTLEN_BASE_GET(x) (((uint32_t)(x) &amp; TRGM_FILTCFG_FILTLEN_BASE_MASK) &gt;&gt; TRGM_FILTCFG_FILTLEN_BASE_SHIFT)</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span> </div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="comment">/* Bitfield definition for register array: TRGOCFG */</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="comment">/*</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="comment"> * OUTINV (RW)</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="comment"> *</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="comment"> * 1- Invert the output</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="comment"> */</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#af4de0acaa8e7c6580e52e269127978b1">   94</a></span><span class="preprocessor">#define TRGM_TRGOCFG_OUTINV_MASK (0x800U)</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#ab8162d4f741e4297cba7affcd9b3f280">   95</a></span><span class="preprocessor">#define TRGM_TRGOCFG_OUTINV_SHIFT (11U)</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a0b68fdd7e7cb3616ad1a15066cd26493">   96</a></span><span class="preprocessor">#define TRGM_TRGOCFG_OUTINV_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_TRGOCFG_OUTINV_SHIFT) &amp; TRGM_TRGOCFG_OUTINV_MASK)</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a2346ab78e0b9b90289499cded530134a">   97</a></span><span class="preprocessor">#define TRGM_TRGOCFG_OUTINV_GET(x) (((uint32_t)(x) &amp; TRGM_TRGOCFG_OUTINV_MASK) &gt;&gt; TRGM_TRGOCFG_OUTINV_SHIFT)</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span> </div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="comment">/*</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="comment"> * FEDG2PEN (RW)</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="comment"> *</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="comment"> * 1- The selected input signal falling edge will be convert to an pulse on output.</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="comment"> */</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a1e781860433f39ff8a407dceeb14ca8a">  104</a></span><span class="preprocessor">#define TRGM_TRGOCFG_FEDG2PEN_MASK (0x400U)</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a8296ed4a9bd50eb7d1e2704c6cdee555">  105</a></span><span class="preprocessor">#define TRGM_TRGOCFG_FEDG2PEN_SHIFT (10U)</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#aaecc00c143c554b88fa696bf940ce363">  106</a></span><span class="preprocessor">#define TRGM_TRGOCFG_FEDG2PEN_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_TRGOCFG_FEDG2PEN_SHIFT) &amp; TRGM_TRGOCFG_FEDG2PEN_MASK)</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a292f6051c91b8623fb8a8cd18de5f83d">  107</a></span><span class="preprocessor">#define TRGM_TRGOCFG_FEDG2PEN_GET(x) (((uint32_t)(x) &amp; TRGM_TRGOCFG_FEDG2PEN_MASK) &gt;&gt; TRGM_TRGOCFG_FEDG2PEN_SHIFT)</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span> </div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="comment">/*</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="comment"> * REDG2PEN (RW)</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="comment"> *</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="comment"> * 1- The selected input signal rising edge will be convert to an pulse on output.</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="comment"> */</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a1a219be983760cde06d5bf1e71576caf">  114</a></span><span class="preprocessor">#define TRGM_TRGOCFG_REDG2PEN_MASK (0x200U)</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#ace512d2fa06e2d47ea667c1d4dbc23c7">  115</a></span><span class="preprocessor">#define TRGM_TRGOCFG_REDG2PEN_SHIFT (9U)</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a11fd725539e515cd37cc6f59e59f6618">  116</a></span><span class="preprocessor">#define TRGM_TRGOCFG_REDG2PEN_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_TRGOCFG_REDG2PEN_SHIFT) &amp; TRGM_TRGOCFG_REDG2PEN_MASK)</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a55621d3ef76ec24124f51a47cd89a824">  117</a></span><span class="preprocessor">#define TRGM_TRGOCFG_REDG2PEN_GET(x) (((uint32_t)(x) &amp; TRGM_TRGOCFG_REDG2PEN_MASK) &gt;&gt; TRGM_TRGOCFG_REDG2PEN_SHIFT)</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span> </div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="comment">/*</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="comment"> * TRIGOSEL (RW)</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="comment"> *</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="comment"> * This bitfield selects one of the TRGM inputs as output.</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="comment"> */</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#aa31867d5c2e7727dcca2e408fc30db6e">  124</a></span><span class="preprocessor">#define TRGM_TRGOCFG_TRIGOSEL_MASK (0x7FU)</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a9c49416af6878069e883253eac1eb9f6">  125</a></span><span class="preprocessor">#define TRGM_TRGOCFG_TRIGOSEL_SHIFT (0U)</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#adf71e631bc1d2a506ddc8ef360274d66">  126</a></span><span class="preprocessor">#define TRGM_TRGOCFG_TRIGOSEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_TRGOCFG_TRIGOSEL_SHIFT) &amp; TRGM_TRGOCFG_TRIGOSEL_MASK)</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a969afe39899886f74f96e686aa23ccb1">  127</a></span><span class="preprocessor">#define TRGM_TRGOCFG_TRIGOSEL_GET(x) (((uint32_t)(x) &amp; TRGM_TRGOCFG_TRIGOSEL_MASK) &gt;&gt; TRGM_TRGOCFG_TRIGOSEL_SHIFT)</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span> </div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="comment">/* Bitfield definition for register array: DMACFG */</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="comment">/*</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="comment"> * DMAMUX_EN (RW)</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="comment"> *</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="comment"> */</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a2f60d6c18cb958337ff513028d5e2e5c">  134</a></span><span class="preprocessor">#define TRGM_DMACFG_DMAMUX_EN_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a19cf6b2a71dcb0131f8b594ba6b10b92">  135</a></span><span class="preprocessor">#define TRGM_DMACFG_DMAMUX_EN_SHIFT (31U)</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#aad2520291f9f92154217876ebce3c104">  136</a></span><span class="preprocessor">#define TRGM_DMACFG_DMAMUX_EN_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_DMACFG_DMAMUX_EN_SHIFT) &amp; TRGM_DMACFG_DMAMUX_EN_MASK)</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a579e0299314dc7ced5c05f0124aa5693">  137</a></span><span class="preprocessor">#define TRGM_DMACFG_DMAMUX_EN_GET(x) (((uint32_t)(x) &amp; TRGM_DMACFG_DMAMUX_EN_MASK) &gt;&gt; TRGM_DMACFG_DMAMUX_EN_SHIFT)</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span> </div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="comment">/*</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="comment"> * DMASRCSEL (RW)</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="comment"> *</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="comment"> * This field selects one of the DMA requests as the DMA request output.</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="comment"> */</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#aab674c707f880623bf3eb3fd937bccb5">  144</a></span><span class="preprocessor">#define TRGM_DMACFG_DMASRCSEL_MASK (0x3FU)</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a7c3249a2319da6e0e1da05be751f8020">  145</a></span><span class="preprocessor">#define TRGM_DMACFG_DMASRCSEL_SHIFT (0U)</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#aeea372800a644b509f8aaf86ac41dddb">  146</a></span><span class="preprocessor">#define TRGM_DMACFG_DMASRCSEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_DMACFG_DMASRCSEL_SHIFT) &amp; TRGM_DMACFG_DMASRCSEL_MASK)</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a274dc381a3e22f1106eceac884bbd1bb">  147</a></span><span class="preprocessor">#define TRGM_DMACFG_DMASRCSEL_GET(x) (((uint32_t)(x) &amp; TRGM_DMACFG_DMASRCSEL_MASK) &gt;&gt; TRGM_DMACFG_DMASRCSEL_SHIFT)</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span> </div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="comment">/* Bitfield definition for register: GCR */</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="comment">/*</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="comment"> * TRGOPEN (RW)</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="comment"> *</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="comment"> * The bitfield enable the TRGM outputs.</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="comment"> */</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a6349d9076b6619680481bb3d414fdcf0">  155</a></span><span class="preprocessor">#define TRGM_GCR_TRGOPEN_MASK (0xFFU)</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a9498a1000aac81f8aea94e22aeba908c">  156</a></span><span class="preprocessor">#define TRGM_GCR_TRGOPEN_SHIFT (0U)</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#accbef3ca1c11c35755edfc84548771b5">  157</a></span><span class="preprocessor">#define TRGM_GCR_TRGOPEN_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_GCR_TRGOPEN_SHIFT) &amp; TRGM_GCR_TRGOPEN_MASK)</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a0cb36525f7a06ad4e9a0dad36be96ca9">  158</a></span><span class="preprocessor">#define TRGM_GCR_TRGOPEN_GET(x) (((uint32_t)(x) &amp; TRGM_GCR_TRGOPEN_MASK) &gt;&gt; TRGM_GCR_TRGOPEN_SHIFT)</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span> </div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="comment">/* Bitfield definition for register: ADC_MATRIX_SEL */</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="comment">/*</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="comment"> * QEI1_ADC1_SEL (RW)</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="comment"> *</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="comment"> * 0-adc0;  1-adc1;  2-rdc_adc0; 3-rdc_adc1;</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="comment"> * bit7 is used to invert adc_value;</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="comment"> * others reserved</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="comment"> */</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#abcc630cd95d5cee4db829e8be4123e85">  168</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL_QEI1_ADC1_SEL_MASK (0xFF000000UL)</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a51b7f9f6a8c80aba9e30f6f36567445b">  169</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL_QEI1_ADC1_SEL_SHIFT (24U)</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a43b4f4edf28c64a6b587ffba9fcf3a8c">  170</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL_QEI1_ADC1_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_ADC_MATRIX_SEL_QEI1_ADC1_SEL_SHIFT) &amp; TRGM_ADC_MATRIX_SEL_QEI1_ADC1_SEL_MASK)</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#ae027a6a1bc421f92adcc099d77e6f93c">  171</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL_QEI1_ADC1_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_ADC_MATRIX_SEL_QEI1_ADC1_SEL_MASK) &gt;&gt; TRGM_ADC_MATRIX_SEL_QEI1_ADC1_SEL_SHIFT)</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span> </div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="comment">/*</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="comment"> * QEI1_ADC0_SEL (RW)</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="comment"> *</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="comment"> */</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a4e8ae2629b9d98a02825bf9e6dacbb7b">  177</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL_QEI1_ADC0_SEL_MASK (0xFF0000UL)</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#aa696b2843140248d40ee19994b61228b">  178</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL_QEI1_ADC0_SEL_SHIFT (16U)</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a12d2df32bec797bb3f8c4eef454f326f">  179</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL_QEI1_ADC0_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_ADC_MATRIX_SEL_QEI1_ADC0_SEL_SHIFT) &amp; TRGM_ADC_MATRIX_SEL_QEI1_ADC0_SEL_MASK)</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#ab3b33bd20107c48fa3f88cdd68f04ad5">  180</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL_QEI1_ADC0_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_ADC_MATRIX_SEL_QEI1_ADC0_SEL_MASK) &gt;&gt; TRGM_ADC_MATRIX_SEL_QEI1_ADC0_SEL_SHIFT)</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span> </div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="comment">/*</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="comment"> * QEI0_ADC1_SEL (RW)</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="comment"> *</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="comment"> */</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#adca1bf83576f94cc274010a29359d1c6">  186</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL_QEI0_ADC1_SEL_MASK (0xFF00U)</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#acc42367b277f96c5c76cca8c721480b8">  187</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL_QEI0_ADC1_SEL_SHIFT (8U)</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#ac827e7cb82b6964e7c2ff3f72ac259e1">  188</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL_QEI0_ADC1_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_ADC_MATRIX_SEL_QEI0_ADC1_SEL_SHIFT) &amp; TRGM_ADC_MATRIX_SEL_QEI0_ADC1_SEL_MASK)</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a0c2c0be46b3fdd44cb1970ecac2553dc">  189</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL_QEI0_ADC1_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_ADC_MATRIX_SEL_QEI0_ADC1_SEL_MASK) &gt;&gt; TRGM_ADC_MATRIX_SEL_QEI0_ADC1_SEL_SHIFT)</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span> </div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="comment">/*</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="comment"> * QEI0_ADC0_SEL (RW)</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="comment"> *</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="comment"> */</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#ad575bef35c3c4cdf1af6d76d39fbedc2">  195</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL_QEI0_ADC0_SEL_MASK (0xFFU)</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a34207178c886dde603ee815ccf0639d8">  196</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL_QEI0_ADC0_SEL_SHIFT (0U)</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a2a86d968c13aa658d703ecd932271963">  197</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL_QEI0_ADC0_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_ADC_MATRIX_SEL_QEI0_ADC0_SEL_SHIFT) &amp; TRGM_ADC_MATRIX_SEL_QEI0_ADC0_SEL_MASK)</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a166297adabf88ab53ca192fdf72b62ee">  198</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL_QEI0_ADC0_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_ADC_MATRIX_SEL_QEI0_ADC0_SEL_MASK) &gt;&gt; TRGM_ADC_MATRIX_SEL_QEI0_ADC0_SEL_SHIFT)</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span> </div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="comment">/* Bitfield definition for register: DAC_MATRIX_SEL */</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="comment">/*</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="comment"> * DAC1_DAC_SEL (RW)</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="comment"> *</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="comment"> * 0-qeo0_dac0;   1-qeo0_dac1;  2-qeo0_dac2;</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="comment"> * 3-qeo1_dac0;   4-qeo1_dac1;  5-qeo1_dac2;</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="comment"> * 6-rdc_dac0;      7-rdc_dac1;</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="comment"> * bit7 is used to invert dac_value;</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="comment"> * others reserved</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="comment"> */</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a3fb69f7cd3b6650d5a6585ad47b7f7bf">  210</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL_DAC1_DAC_SEL_MASK (0xFF000000UL)</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a7a96aff1299b11e4a1231fcc0f3b13f1">  211</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL_DAC1_DAC_SEL_SHIFT (24U)</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#acac40fc3a8511b139b7514916327c52e">  212</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL_DAC1_DAC_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_DAC_MATRIX_SEL_DAC1_DAC_SEL_SHIFT) &amp; TRGM_DAC_MATRIX_SEL_DAC1_DAC_SEL_MASK)</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a0354c49bb904f860a0e84b9bc165e117">  213</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL_DAC1_DAC_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_DAC_MATRIX_SEL_DAC1_DAC_SEL_MASK) &gt;&gt; TRGM_DAC_MATRIX_SEL_DAC1_DAC_SEL_SHIFT)</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span> </div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="comment">/*</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="comment"> * DAC0_DAC_SEL (RW)</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="comment"> *</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="comment"> */</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a76782bbe5d783d27bd04a5a9a5f93448">  219</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL_DAC0_DAC_SEL_MASK (0xFF0000UL)</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#aa2578aa199640c15d24752bd61f9e5ee">  220</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL_DAC0_DAC_SEL_SHIFT (16U)</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a5e25b8b8091aa3cfc732383960f5c0a6">  221</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL_DAC0_DAC_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_DAC_MATRIX_SEL_DAC0_DAC_SEL_SHIFT) &amp; TRGM_DAC_MATRIX_SEL_DAC0_DAC_SEL_MASK)</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#ad54bda0fd24d637421f2fcd4cc037fe1">  222</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL_DAC0_DAC_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_DAC_MATRIX_SEL_DAC0_DAC_SEL_MASK) &gt;&gt; TRGM_DAC_MATRIX_SEL_DAC0_DAC_SEL_SHIFT)</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span> </div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="comment">/*</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><span class="comment"> * ACMP1_DAC_SEL (RW)</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span><span class="comment"> *</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="comment"> */</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a38276f6533af1f019f88cc8c3c2ae539">  228</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL_ACMP1_DAC_SEL_MASK (0xFF00U)</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#af59e57e3aefcebe34e237ab5067ccf39">  229</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL_ACMP1_DAC_SEL_SHIFT (8U)</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#ae0608e09bd5b65f0ebb73b71b603de83">  230</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL_ACMP1_DAC_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_DAC_MATRIX_SEL_ACMP1_DAC_SEL_SHIFT) &amp; TRGM_DAC_MATRIX_SEL_ACMP1_DAC_SEL_MASK)</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a0be2c6ad301d3677b1d5bb30df0829f8">  231</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL_ACMP1_DAC_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_DAC_MATRIX_SEL_ACMP1_DAC_SEL_MASK) &gt;&gt; TRGM_DAC_MATRIX_SEL_ACMP1_DAC_SEL_SHIFT)</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span> </div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="comment">/*</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="comment"> * ACMP0_DAC_SEL (RW)</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="comment"> *</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="comment"> */</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a63ca007cf255ad5596c7e7540faff897">  237</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL_ACMP0_DAC_SEL_MASK (0xFFU)</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a188a9156a948738c1a1f91eb4028a47a">  238</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL_ACMP0_DAC_SEL_SHIFT (0U)</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a8b047650380f4b3d7df73f75a9e87abc">  239</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL_ACMP0_DAC_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_DAC_MATRIX_SEL_ACMP0_DAC_SEL_SHIFT) &amp; TRGM_DAC_MATRIX_SEL_ACMP0_DAC_SEL_MASK)</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a44da02699bc24d6a89c0215835e37636">  240</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL_ACMP0_DAC_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_DAC_MATRIX_SEL_ACMP0_DAC_SEL_MASK) &gt;&gt; TRGM_DAC_MATRIX_SEL_ACMP0_DAC_SEL_SHIFT)</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span> </div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><span class="comment">/* Bitfield definition for register: POS_MATRIX_SEL0 */</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="comment">/*</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="comment"> * MMC1_POSIN_SEL (RW)</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span><span class="comment"> *</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span><span class="comment"> * 0-sei_pos_out0;       1-sei_pos_out1;</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span><span class="comment"> * 2-qei0_pos;             3-qei1_pos;</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span><span class="comment"> * 4-mmc0_pos_out0;  5-mmc0_pos_out1;</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span><span class="comment"> * 6-mmc1_pos_out0;  7-mmc1_pos_out1;</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="comment"> * bit7 is used to invert position value;</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="comment"> *  others reserved</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="comment"> */</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#ae7738756a15d352efd60f47d8f208a79">  253</a></span><span class="preprocessor">#define TRGM_POS_MATRIX_SEL0_MMC1_POSIN_SEL_MASK (0xFF000000UL)</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a0170b85e767d9265aeac004b94bfde8e">  254</a></span><span class="preprocessor">#define TRGM_POS_MATRIX_SEL0_MMC1_POSIN_SEL_SHIFT (24U)</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a1959d68766ecec31b560954e669abf29">  255</a></span><span class="preprocessor">#define TRGM_POS_MATRIX_SEL0_MMC1_POSIN_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_POS_MATRIX_SEL0_MMC1_POSIN_SEL_SHIFT) &amp; TRGM_POS_MATRIX_SEL0_MMC1_POSIN_SEL_MASK)</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a6743a8fa4cf3755413bcdede760c3d81">  256</a></span><span class="preprocessor">#define TRGM_POS_MATRIX_SEL0_MMC1_POSIN_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_POS_MATRIX_SEL0_MMC1_POSIN_SEL_MASK) &gt;&gt; TRGM_POS_MATRIX_SEL0_MMC1_POSIN_SEL_SHIFT)</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span> </div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span><span class="comment">/*</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span><span class="comment"> * MMC0_POSIN_SEL (RW)</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span><span class="comment"> *</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span><span class="comment"> */</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#adbbac1f93e4fe6ad844da0f3f22d31d4">  262</a></span><span class="preprocessor">#define TRGM_POS_MATRIX_SEL0_MMC0_POSIN_SEL_MASK (0xFF0000UL)</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#aa9b623e993ba22b9d5705f2ab3aadba8">  263</a></span><span class="preprocessor">#define TRGM_POS_MATRIX_SEL0_MMC0_POSIN_SEL_SHIFT (16U)</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#aaf7d9cba40970c3653b2d4d314f46e5c">  264</a></span><span class="preprocessor">#define TRGM_POS_MATRIX_SEL0_MMC0_POSIN_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_POS_MATRIX_SEL0_MMC0_POSIN_SEL_SHIFT) &amp; TRGM_POS_MATRIX_SEL0_MMC0_POSIN_SEL_MASK)</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a73f890865ff3a522059c86365bfc1638">  265</a></span><span class="preprocessor">#define TRGM_POS_MATRIX_SEL0_MMC0_POSIN_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_POS_MATRIX_SEL0_MMC0_POSIN_SEL_MASK) &gt;&gt; TRGM_POS_MATRIX_SEL0_MMC0_POSIN_SEL_SHIFT)</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span> </div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><span class="comment">/*</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span><span class="comment"> * SEI_POSIN1_SEL (RW)</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="comment"> *</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span><span class="comment"> */</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#aaeebabb69321a211fa621ee363a7527c">  271</a></span><span class="preprocessor">#define TRGM_POS_MATRIX_SEL0_SEI_POSIN1_SEL_MASK (0xFF00U)</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a8a5aed066e6e69cbce8959cd7a478d05">  272</a></span><span class="preprocessor">#define TRGM_POS_MATRIX_SEL0_SEI_POSIN1_SEL_SHIFT (8U)</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a119a32bfccf0034cc421fc6c8b917017">  273</a></span><span class="preprocessor">#define TRGM_POS_MATRIX_SEL0_SEI_POSIN1_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_POS_MATRIX_SEL0_SEI_POSIN1_SEL_SHIFT) &amp; TRGM_POS_MATRIX_SEL0_SEI_POSIN1_SEL_MASK)</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#ad932b9c1a4980197edcf759be71be031">  274</a></span><span class="preprocessor">#define TRGM_POS_MATRIX_SEL0_SEI_POSIN1_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_POS_MATRIX_SEL0_SEI_POSIN1_SEL_MASK) &gt;&gt; TRGM_POS_MATRIX_SEL0_SEI_POSIN1_SEL_SHIFT)</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span> </div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span><span class="comment">/*</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span><span class="comment"> * SEI_POSIN0_SEL (RW)</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span><span class="comment"> *</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span><span class="comment"> */</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#aed317f9876a2ba16da99608b1b596ba1">  280</a></span><span class="preprocessor">#define TRGM_POS_MATRIX_SEL0_SEI_POSIN0_SEL_MASK (0xFFU)</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a79ff13610f9a09aa30c1dd6e24f2e27f">  281</a></span><span class="preprocessor">#define TRGM_POS_MATRIX_SEL0_SEI_POSIN0_SEL_SHIFT (0U)</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#af7ac2f683709b9e29d9ec512fb096ce0">  282</a></span><span class="preprocessor">#define TRGM_POS_MATRIX_SEL0_SEI_POSIN0_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_POS_MATRIX_SEL0_SEI_POSIN0_SEL_SHIFT) &amp; TRGM_POS_MATRIX_SEL0_SEI_POSIN0_SEL_MASK)</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#ad4fb4b681e07a1a56a05da7fb6d07289">  283</a></span><span class="preprocessor">#define TRGM_POS_MATRIX_SEL0_SEI_POSIN0_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_POS_MATRIX_SEL0_SEI_POSIN0_SEL_MASK) &gt;&gt; TRGM_POS_MATRIX_SEL0_SEI_POSIN0_SEL_SHIFT)</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span> </div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span><span class="comment">/* Bitfield definition for register: POS_MATRIX_SEL1 */</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span><span class="comment">/*</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span><span class="comment"> * QEO1_POS_SEL (RW)</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span><span class="comment"> *</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span><span class="comment"> */</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#ae784d8d6fcfa2a54f787679d6268525d">  290</a></span><span class="preprocessor">#define TRGM_POS_MATRIX_SEL1_QEO1_POS_SEL_MASK (0xFF00U)</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a7cbcca7e3a2b6dc8de0e520f7d14f450">  291</a></span><span class="preprocessor">#define TRGM_POS_MATRIX_SEL1_QEO1_POS_SEL_SHIFT (8U)</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a18ff8b59875da800eda9c285f4fa195a">  292</a></span><span class="preprocessor">#define TRGM_POS_MATRIX_SEL1_QEO1_POS_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_POS_MATRIX_SEL1_QEO1_POS_SEL_SHIFT) &amp; TRGM_POS_MATRIX_SEL1_QEO1_POS_SEL_MASK)</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#aa83af40af6509e150b671a724ff84b10">  293</a></span><span class="preprocessor">#define TRGM_POS_MATRIX_SEL1_QEO1_POS_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_POS_MATRIX_SEL1_QEO1_POS_SEL_MASK) &gt;&gt; TRGM_POS_MATRIX_SEL1_QEO1_POS_SEL_SHIFT)</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span> </div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span><span class="comment">/*</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span><span class="comment"> * QEO0_POS_SEL (RW)</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span><span class="comment"> *</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span><span class="comment"> */</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a55234d6ee26ae92443c783c9977c94c4">  299</a></span><span class="preprocessor">#define TRGM_POS_MATRIX_SEL1_QEO0_POS_SEL_MASK (0xFFU)</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#ab6bae113d44394d6fadec535c5b19738">  300</a></span><span class="preprocessor">#define TRGM_POS_MATRIX_SEL1_QEO0_POS_SEL_SHIFT (0U)</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a2f31594cf5c68fe204be3709ee572c1f">  301</a></span><span class="preprocessor">#define TRGM_POS_MATRIX_SEL1_QEO0_POS_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_POS_MATRIX_SEL1_QEO0_POS_SEL_SHIFT) &amp; TRGM_POS_MATRIX_SEL1_QEO0_POS_SEL_MASK)</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a56e0abdb40d9f16402b70d2831ad4a26">  302</a></span><span class="preprocessor">#define TRGM_POS_MATRIX_SEL1_QEO0_POS_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_POS_MATRIX_SEL1_QEO0_POS_SEL_MASK) &gt;&gt; TRGM_POS_MATRIX_SEL1_QEO0_POS_SEL_SHIFT)</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span> </div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="comment">/* Bitfield definition for register array: TRGM_IN */</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span><span class="comment">/*</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span><span class="comment"> * TRGM_IN (RO)</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span><span class="comment"> *</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span><span class="comment"> * mmc1_trig_out[1:0], mmc0_trig_out[1:0],sync_pulse[3:0],moto_gpio_in_sync[7:0],//31:16</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span><span class="comment"> *  gtmr3_to_motor_sync[1:0],gtmr2_to_motor_sync[1:0],gtmr1_to_motor_sync[1:0],gtmr0_to_motor_sync[1:0],  //15:8</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span><span class="comment"> *  acmp_out_sync[1:0],can2mot_event_sync[1:0],usb0_sof_tog_sync,pwm_debug,1&#39;b1,1&#39;b0       //7:0</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span><span class="comment"> */</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#aa4858715773c224adc6fe69e340c5dfa">  312</a></span><span class="preprocessor">#define TRGM_TRGM_IN_TRGM_IN_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a958a7ff02030b84a4440b81cb768d79e">  313</a></span><span class="preprocessor">#define TRGM_TRGM_IN_TRGM_IN_SHIFT (0U)</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#ad8f118b6c84c714593c1e6930c5675ff">  314</a></span><span class="preprocessor">#define TRGM_TRGM_IN_TRGM_IN_GET(x) (((uint32_t)(x) &amp; TRGM_TRGM_IN_TRGM_IN_MASK) &gt;&gt; TRGM_TRGM_IN_TRGM_IN_SHIFT)</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span> </div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span><span class="comment">/* Bitfield definition for register array: TRGM_OUT */</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span><span class="comment">/*</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span><span class="comment"> * TRGM_OUT (RO)</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span><span class="comment"> *</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span><span class="comment"> * motor_to_opamp0[7:0]     = trig_mux_out[7:0];</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span><span class="comment"> * motor_to_opamp1[7:0]     = trig_mux_out[15:8];</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span><span class="comment"> * motor_to_gtmr0_capt[1:0] = trig_mux_out[17:16];</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span><span class="comment"> * motor_to_gtmr0_sync      = trig_mux_out[18];</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span><span class="comment"> * motor_to_gtmr1_capt[1:0] = trig_mux_out[20:19];</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span><span class="comment"> * motor_to_gtmr1_sync      = trig_mux_out[21];</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span><span class="comment"> * motor_to_gtmr2_capt[1:0] = trig_mux_out[23:22];</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span><span class="comment"> * motor_to_gtmr2_sync      = trig_mux_out[24];</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span><span class="comment"> * motor_to_gtmr3_capt[1:0] = trig_mux_out[26:25];</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span><span class="comment"> * motor_to_gtmr3_sync      = trig_mux_out[27];</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span><span class="comment"> * acmp_window[1:0]         = trig_mux_out[29:28];</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span><span class="comment"> * dac0_buf_trigger         = trig_mux_out[30];</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span><span class="comment"> * dac1_buf_trigger         = trig_mux_out[31];</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span><span class="comment"> * dac0_step_trigger[3:0]   = {trig_mux_out[24:22],trig_mux_out[30]};//use same buf_trig, and gtmr2</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span><span class="comment"> * dac1_step_trigger[3:0]   = {trig_mux_out[27:25],trig_mux_out[31]}; //use same buf_trig, and gtmr3</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span><span class="comment"> */</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#ad9a4a1866906f173aa709e0ae6ebb7a8">  336</a></span><span class="preprocessor">#define TRGM_TRGM_OUT_TRGM_OUT_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a4efca0bf9874a6cb24721dbdb9dbb3fd">  337</a></span><span class="preprocessor">#define TRGM_TRGM_OUT_TRGM_OUT_SHIFT (0U)</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a0a1c771000fb4a93561abfaad8539315">  338</a></span><span class="preprocessor">#define TRGM_TRGM_OUT_TRGM_OUT_GET(x) (((uint32_t)(x) &amp; TRGM_TRGM_OUT_TRGM_OUT_MASK) &gt;&gt; TRGM_TRGM_OUT_TRGM_OUT_SHIFT)</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span> </div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span> </div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span> </div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span><span class="comment">/* FILTCFG register group index macro definition */</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#ad7cf8b939189c346bb50e05ece4d8a73">  343</a></span><span class="preprocessor">#define TRGM_FILTCFG_PWM0_IN0 (0UL)</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a17d1bfe50d00c1760bf467b707366c20">  344</a></span><span class="preprocessor">#define TRGM_FILTCFG_PWM0_IN1 (1UL)</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a32898712872a54ff448302f4920cb5b7">  345</a></span><span class="preprocessor">#define TRGM_FILTCFG_PWM0_IN2 (2UL)</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a13d3553fa68d597d3ffe94d088cd6cf2">  346</a></span><span class="preprocessor">#define TRGM_FILTCFG_PWM0_IN3 (3UL)</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a2eb82347c9c9ea1d7ff1158c68f5c1e1">  347</a></span><span class="preprocessor">#define TRGM_FILTCFG_PWM0_IN4 (4UL)</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a9ae8e364d520870b0a229e1480307314">  348</a></span><span class="preprocessor">#define TRGM_FILTCFG_PWM0_IN5 (5UL)</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a6e3ecd6214aefc4493395f611b43b384">  349</a></span><span class="preprocessor">#define TRGM_FILTCFG_PWM0_IN6 (6UL)</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a1bf519a499fbe51692ae06e63d80b7c0">  350</a></span><span class="preprocessor">#define TRGM_FILTCFG_PWM0_IN7 (7UL)</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#aca8d62573f90d89d4d476d000407ea9a">  351</a></span><span class="preprocessor">#define TRGM_FILTCFG_PWM1_IN0 (8UL)</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a552b3d0090f3094ac91a1f20a464c37b">  352</a></span><span class="preprocessor">#define TRGM_FILTCFG_PWM1_IN1 (9UL)</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a77e61fef857a2321a896e3b1322f2c19">  353</a></span><span class="preprocessor">#define TRGM_FILTCFG_PWM1_IN2 (10UL)</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a3e78bcd90ff0431c89ae3e94ab6ef056">  354</a></span><span class="preprocessor">#define TRGM_FILTCFG_PWM1_IN3 (11UL)</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a1de17cdb646df76fe904d1447d370eb5">  355</a></span><span class="preprocessor">#define TRGM_FILTCFG_PWM1_IN4 (12UL)</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a023a6ccb6ffe3175e49efda37fe710fa">  356</a></span><span class="preprocessor">#define TRGM_FILTCFG_PWM1_IN5 (13UL)</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#ae43aa102863a6130a16123b12a010848">  357</a></span><span class="preprocessor">#define TRGM_FILTCFG_PWM1_IN6 (14UL)</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#af9af4a2866c588aceea05d0d901c7c05">  358</a></span><span class="preprocessor">#define TRGM_FILTCFG_PWM1_IN7 (15UL)</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a0d7efcb4d214fb89dfb6c00a19e12e37">  359</a></span><span class="preprocessor">#define TRGM_FILTCFG_MOTO_GPIO_IN0 (16UL)</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#ae3b8b838e436c2e7405e0f2b969b1c2d">  360</a></span><span class="preprocessor">#define TRGM_FILTCFG_MOTO_GPIO_IN1 (17UL)</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a530db4914f8e165b1c3aab8365d5f6bd">  361</a></span><span class="preprocessor">#define TRGM_FILTCFG_MOTO_GPIO_IN2 (18UL)</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#ad9ffe79dbf7ed6f6f300b2c9b1146104">  362</a></span><span class="preprocessor">#define TRGM_FILTCFG_MOTO_GPIO_IN3 (19UL)</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a280b36daf139dcfb92ad7b18f62e11c4">  363</a></span><span class="preprocessor">#define TRGM_FILTCFG_MOTO_GPIO_IN4 (20UL)</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a2fc4bcbc87ef390e971d920b951f706a">  364</a></span><span class="preprocessor">#define TRGM_FILTCFG_MOTO_GPIO_IN5 (21UL)</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#abbfd0a5548d3fe471da9c0238a8682b4">  365</a></span><span class="preprocessor">#define TRGM_FILTCFG_MOTO_GPIO_IN6 (22UL)</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a74661cc801a01b84141a4a4d35c37b27">  366</a></span><span class="preprocessor">#define TRGM_FILTCFG_MOTO_GPIO_IN7 (23UL)</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a52aa3ec41c0fd5a9a5c90c8d233bbfb2">  367</a></span><span class="preprocessor">#define TRGM_FILTCFG_PWM0_FAULT0 (24UL)</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a9f9c6fe554efd2569438ca7b74ec53ab">  368</a></span><span class="preprocessor">#define TRGM_FILTCFG_PWM0_FAULT1 (25UL)</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a30b3767cd90169ab19b242e2be50a15f">  369</a></span><span class="preprocessor">#define TRGM_FILTCFG_PWM1_FAULT0 (26UL)</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a6deacb39eaa034fc14d6c8a511437ba3">  370</a></span><span class="preprocessor">#define TRGM_FILTCFG_PWM1_FAULT1 (27UL)</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span> </div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span><span class="comment">/* TRGOCFG register group index macro definition */</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a52a743196d0f438a1a7f1963551dbb7f">  373</a></span><span class="preprocessor">#define TRGM_TRGOCFG_MOT2OPAMP0_0 (0UL)</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a76d871c64c540f725db0daad6c324461">  374</a></span><span class="preprocessor">#define TRGM_TRGOCFG_MOT2OPAMP0_1 (1UL)</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#aa7ef22745a2911948b675336ea4b1768">  375</a></span><span class="preprocessor">#define TRGM_TRGOCFG_MOT2OPAMP0_2 (2UL)</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a79e2fc366d10b0024efc5c299400cbbe">  376</a></span><span class="preprocessor">#define TRGM_TRGOCFG_MOT2OPAMP0_3 (3UL)</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a9c89fbf7f69ae1e2daa4319a80baea35">  377</a></span><span class="preprocessor">#define TRGM_TRGOCFG_MOT2OPAMP0_4 (4UL)</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#aca21c11569fea61b8a92290c4facdaa8">  378</a></span><span class="preprocessor">#define TRGM_TRGOCFG_MOT2OPAMP0_5 (5UL)</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a1bb4f116fb2ed8a02173a838d379d12a">  379</a></span><span class="preprocessor">#define TRGM_TRGOCFG_MOT2OPAMP0_6 (6UL)</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#ae240c207d724606cdde42a65075a3ddd">  380</a></span><span class="preprocessor">#define TRGM_TRGOCFG_MOT2OPAMP0_7 (7UL)</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#ab4ae562cd793f9197029b9471e6294a8">  381</a></span><span class="preprocessor">#define TRGM_TRGOCFG_MOT2OPAMP1_0 (8UL)</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a2a80a43b3c4dc9760c46e223e78852b5">  382</a></span><span class="preprocessor">#define TRGM_TRGOCFG_MOT2OPAMP1_1 (9UL)</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#ab507944a5e501f3e055816e938940789">  383</a></span><span class="preprocessor">#define TRGM_TRGOCFG_MOT2OPAMP1_2 (10UL)</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#abfbd455bf4cdba691ad39346d2ffde9c">  384</a></span><span class="preprocessor">#define TRGM_TRGOCFG_MOT2OPAMP1_3 (11UL)</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#abef31ab9f0bbbfeeb97432e30741649e">  385</a></span><span class="preprocessor">#define TRGM_TRGOCFG_MOT2OPAMP1_4 (12UL)</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a5a83be3f31982468686af394ebec98f9">  386</a></span><span class="preprocessor">#define TRGM_TRGOCFG_MOT2OPAMP1_5 (13UL)</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a0901224de2e61ac9bfd1e4c635faf206">  387</a></span><span class="preprocessor">#define TRGM_TRGOCFG_MOT2OPAMP1_6 (14UL)</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a9f81023969f375ac1d98f3a721744264">  388</a></span><span class="preprocessor">#define TRGM_TRGOCFG_MOT2OPAMP1_7 (15UL)</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a912b44b2333de31bd6f77c51c9f85e8c">  389</a></span><span class="preprocessor">#define TRGM_TRGOCFG_GPTMR0_IN2 (16UL)</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a698cd128ff4344de9b906bef9c4a3d35">  390</a></span><span class="preprocessor">#define TRGM_TRGOCFG_GPTMR0_IN3 (17UL)</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a9d5988a1158802b55dd69853113dcfb8">  391</a></span><span class="preprocessor">#define TRGM_TRGOCFG_GPTMR0_SYNCI (18UL)</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a8c52a6a78233b09554c25bcd4d712157">  392</a></span><span class="preprocessor">#define TRGM_TRGOCFG_GPTMR1_IN2 (19UL)</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#ad82adc265da8dedaf5aba9ef39df35c7">  393</a></span><span class="preprocessor">#define TRGM_TRGOCFG_GPTMR1_IN3 (20UL)</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a33bcd222b2d4bf9cd2bed1c085dc9bd5">  394</a></span><span class="preprocessor">#define TRGM_TRGOCFG_GPTMR1_SYNCI (21UL)</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a2f867cd6fc3f2cb7e126cb6840b635b3">  395</a></span><span class="preprocessor">#define TRGM_TRGOCFG_GPTMR2_IN2 (22UL)</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a72c3a4795bda17a37588e1c54fd1cdb7">  396</a></span><span class="preprocessor">#define TRGM_TRGOCFG_GPTMR2_IN3 (23UL)</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a3b1e71fe809e7998b4adc7f15733dcfb">  397</a></span><span class="preprocessor">#define TRGM_TRGOCFG_GPTMR2_SYNCI (24UL)</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a1049cbbe7a47432eb9c3375095075e3c">  398</a></span><span class="preprocessor">#define TRGM_TRGOCFG_GPTMR3_IN2 (25UL)</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a3de865f21ee979689399f31bd5672c5b">  399</a></span><span class="preprocessor">#define TRGM_TRGOCFG_GPTMR3_IN3 (26UL)</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#abd7c6f3cde39a766f0676c737ae9bbbe">  400</a></span><span class="preprocessor">#define TRGM_TRGOCFG_GPTMR3_SYNCI (27UL)</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a34147b961371e4cb5abb47905231fe53">  401</a></span><span class="preprocessor">#define TRGM_TRGOCFG_CMP0_WIN (28UL)</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a8a9a39dca9899dc64ba4a3f805ac4f2d">  402</a></span><span class="preprocessor">#define TRGM_TRGOCFG_CMP1_WIN (29UL)</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a58990a886eb27b32ef113aa59cf140be">  403</a></span><span class="preprocessor">#define TRGM_TRGOCFG_DAC0_BUFTRG (30UL)</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#add9fb1e63e8f6cf58d0ea5b6a521cde6">  404</a></span><span class="preprocessor">#define TRGM_TRGOCFG_DAC1_BUFTRG (31UL)</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a2259999bd6ab37d1bf6120be1de7f2c8">  405</a></span><span class="preprocessor">#define TRGM_TRGOCFG_ADC0_STRGI (32UL)</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a76c2fb142e512e624d375e9b3a3ded3d">  406</a></span><span class="preprocessor">#define TRGM_TRGOCFG_ADC1_STRGI (33UL)</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#adcd157e13a62fd3f15e2a49491f336c7">  407</a></span><span class="preprocessor">#define TRGM_TRGOCFG_ADCX_PTRGI0A (34UL)</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a86256c0456e78cd596a730511cfb4f26">  408</a></span><span class="preprocessor">#define TRGM_TRGOCFG_ADCX_PTRGI0B (35UL)</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a6c935d0b038b6bb89723c7fff459a3bc">  409</a></span><span class="preprocessor">#define TRGM_TRGOCFG_ADCX_PTRGI0C (36UL)</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a2fec28709010cb799694b78866a0763e">  410</a></span><span class="preprocessor">#define TRGM_TRGOCFG_ADCX_PTRGI1A (37UL)</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a33f5e879fe73baf998bc585da4defdc7">  411</a></span><span class="preprocessor">#define TRGM_TRGOCFG_ADCX_PTRGI1B (38UL)</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#aab96d0b1247cf3803b1b0e081669f5cb">  412</a></span><span class="preprocessor">#define TRGM_TRGOCFG_ADCX_PTRGI1C (39UL)</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#af335333afd6c3a2a77547c3a30cb1711">  413</a></span><span class="preprocessor">#define TRGM_TRGOCFG_ADCX_PTRGI2A (40UL)</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a273602d0b0200251e09807e6ef2fd433">  414</a></span><span class="preprocessor">#define TRGM_TRGOCFG_ADCX_PTRGI2B (41UL)</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a1ba4614fccbedcb57a6d89e866c15be3">  415</a></span><span class="preprocessor">#define TRGM_TRGOCFG_ADCX_PTRGI2C (42UL)</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a2a788abe3e4bd81ba729db609275e1cd">  416</a></span><span class="preprocessor">#define TRGM_TRGOCFG_ADCX_PTRGI3A (43UL)</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a745f838cf1f009094d36fec44fd68ca0">  417</a></span><span class="preprocessor">#define TRGM_TRGOCFG_ADCX_PTRGI3B (44UL)</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a9a43daa50d4cbf6c4695ab2ed1476e9f">  418</a></span><span class="preprocessor">#define TRGM_TRGOCFG_ADCX_PTRGI3C (45UL)</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#ad67b7250ff5ea0bfd96fab8b55930e39">  419</a></span><span class="preprocessor">#define TRGM_TRGOCFG_CAN_PTPC0_CAP (46UL)</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a14dc551772cee3f34f523c744bf4caf4">  420</a></span><span class="preprocessor">#define TRGM_TRGOCFG_CAN_PTPC1_CAP (47UL)</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a30acb6f89c834819279abf2a616bbea6">  421</a></span><span class="preprocessor">#define TRGM_TRGOCFG_QEO0_TRIG_IN0 (48UL)</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#ab5943f9a2738ebb7465569e5f67e117b">  422</a></span><span class="preprocessor">#define TRGM_TRGOCFG_QEO0_TRIG_IN1 (49UL)</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a0b583b6952143208d21ec289dcc064ae">  423</a></span><span class="preprocessor">#define TRGM_TRGOCFG_QEO1_TRIG_IN0 (50UL)</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#ab9956d3d8e6bf17fece3ee84e6d14ce4">  424</a></span><span class="preprocessor">#define TRGM_TRGOCFG_QEO1_TRIG_IN1 (51UL)</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#acc914ad0ca55033c4865dc428e628e55">  425</a></span><span class="preprocessor">#define TRGM_TRGOCFG_SEI_TRIG_IN0 (52UL)</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a4c634ec4e22d952f2b074004e0e4b2be">  426</a></span><span class="preprocessor">#define TRGM_TRGOCFG_SEI_TRIG_IN1 (53UL)</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#aa9f4efb6c388df7830785e19c6495a75">  427</a></span><span class="preprocessor">#define TRGM_TRGOCFG_SEI_TRIG_IN2 (54UL)</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#ae08b9653884e52559b67f0f065e84420">  428</a></span><span class="preprocessor">#define TRGM_TRGOCFG_SEI_TRIG_IN3 (55UL)</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#afcc69519804776119ba3780b47e8a1ad">  429</a></span><span class="preprocessor">#define TRGM_TRGOCFG_SEI_TRIG_IN4 (56UL)</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a8132a912f3ac3b5f26315ef683d3f685">  430</a></span><span class="preprocessor">#define TRGM_TRGOCFG_SEI_TRIG_IN5 (57UL)</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a6060e0adc35d01e046259954b5ae58ff">  431</a></span><span class="preprocessor">#define TRGM_TRGOCFG_SEI_TRIG_IN6 (58UL)</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#aa4507a91b23257f185c9cd3cbe6528cd">  432</a></span><span class="preprocessor">#define TRGM_TRGOCFG_SEI_TRIG_IN7 (59UL)</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#ab6f93df02b691d733b152bddf2de3e90">  433</a></span><span class="preprocessor">#define TRGM_TRGOCFG_MMC0_TRIG_IN0 (60UL)</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#af76f2ac05cd67ee1b07a1fbd53bea613">  434</a></span><span class="preprocessor">#define TRGM_TRGOCFG_MMC0_TRIG_IN1 (61UL)</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a6aad90cccd138cf40cb04762f0e2cad7">  435</a></span><span class="preprocessor">#define TRGM_TRGOCFG_MMC1_TRIG_IN0 (62UL)</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#aa942b7f6d1a633161712cd9901a31561">  436</a></span><span class="preprocessor">#define TRGM_TRGOCFG_MMC1_TRIG_IN1 (63UL)</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#aabe46d7529c058fd2239c59865874a8d">  437</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_00 (64UL)</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a4e4df96e5c5dc61b857a9d80ade7b43d">  438</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_01 (65UL)</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a5289a99918e20a935eddb871437363a2">  439</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_02 (66UL)</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a96aa24062efaaa9edcfcc664a317a9e8">  440</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_03 (67UL)</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a99e8b324aa54238f56cb0650662d2c97">  441</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_04 (68UL)</span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a464833efc3070d176384ab8bc5b21fa7">  442</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_05 (69UL)</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a8e4e7a598a2ea7cc836bbe6141d5977c">  443</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_06 (70UL)</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a220a545a5e7d2a2986bcc8ea8345e01b">  444</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_07 (71UL)</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a7322b89998bc92e001a0684fdeb2dda3">  445</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_08 (72UL)</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a58130b686613617fe0ea34261f066e33">  446</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_09 (73UL)</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a062726dbd92e4b85d521d439352ac430">  447</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_10 (74UL)</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a7ece07aaa214a4e31f66d219ef349214">  448</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_11 (75UL)</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a10b18bfb4e1f05cffb81adb948df4ead">  449</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_12 (76UL)</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#ab09ec8f352bed01b161f5ac1839b9252">  450</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_13 (77UL)</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#aaa482cfbd005f40985de04693a5fe8ab">  451</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_14 (78UL)</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a53b7e9af0ab373240d8c28adba0cc657">  452</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_15 (79UL)</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#abfc98df6383fbe1b9912673964550d10">  453</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_16 (80UL)</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a308266a76436f4c85fb893358ebaeb7d">  454</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_17 (81UL)</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a6eab7eaaf6ee9280c99024b85ff9ba04">  455</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_18 (82UL)</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#ad3ff8339e3f01863a49f5bc1ff0dd950">  456</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_19 (83UL)</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a48c5e06ddf3ffb100548296ef19eb55a">  457</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_20 (84UL)</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#ad810ec5c053129eca099f3484db7fc24">  458</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_21 (85UL)</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a1d42b551f40d0f2ba161fc9a91722e7b">  459</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_22 (86UL)</span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#acd0e438d97a2dcd6b0fd51054eb150e2">  460</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_23 (87UL)</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a841bd9cb2da8aab6c2fc806c7180cc4a">  461</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_24 (88UL)</span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a025e90061e6895616f0216db5d60ebd4">  462</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_25 (89UL)</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#ad28fecfc9303b2935510bc482397b3bd">  463</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_26 (90UL)</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a1b66b2dddadf53a200192483f72a7cfb">  464</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_27 (91UL)</span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a49574f674bb9a88596801bd6f0428f38">  465</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_28 (92UL)</span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#ab6a33c3b854f567d216e60a2e8545387">  466</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_29 (93UL)</span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#accf1a913efec8e2ab7995eb0c38d97cc">  467</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_30 (94UL)</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a13e4bea5239acb3dbabe2b25207906fc">  468</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_31 (95UL)</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a87eafc7c2c3274e3d06da0978ac9ac26">  469</a></span><span class="preprocessor">#define TRGM_TRGOCFG_MOT_GPIO0 (96UL)</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#ad50f0017ebba8387b07d7a1ab160b16d">  470</a></span><span class="preprocessor">#define TRGM_TRGOCFG_MOT_GPIO1 (97UL)</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a492bc8796228582ed1b2e15b959d19b3">  471</a></span><span class="preprocessor">#define TRGM_TRGOCFG_MOT_GPIO2 (98UL)</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a05da024a24185cde085634199b5084ff">  472</a></span><span class="preprocessor">#define TRGM_TRGOCFG_MOT_GPIO3 (99UL)</span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#acd939ef303207896f07be64ab940fbd9">  473</a></span><span class="preprocessor">#define TRGM_TRGOCFG_MOT_GPIO4 (100UL)</span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#adab5b4446b7a931c847fced0f5ee29e1">  474</a></span><span class="preprocessor">#define TRGM_TRGOCFG_MOT_GPIO5 (101UL)</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a21b9a8b1a61e55551cf4527882f42bf8">  475</a></span><span class="preprocessor">#define TRGM_TRGOCFG_MOT_GPIO6 (102UL)</span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#ab35e0894315c7a814e047840c7bc5766">  476</a></span><span class="preprocessor">#define TRGM_TRGOCFG_MOT_GPIO7 (103UL)</span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a429f64adf1cc778c003bc06d6f283ac0">  477</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PWM_IN8 (104UL)</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a7e971a6d49de52236344c9efd0417dc8">  478</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PWM_IN9 (105UL)</span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a9b889e95cbcb06dd76da6d12fd835ab1">  479</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PWM_IN10 (106UL)</span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a3c439597d30381a444d2f60420364d5a">  480</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PWM_IN11 (107UL)</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a6cdf531501e41bfde0116e6c6fdfd649">  481</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PWM_IN12 (108UL)</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a5a05cb4a6edd6ee51c259c1ce27ebc58">  482</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PWM_IN13 (109UL)</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a14926bdcf2d1e8facb958f49335db68f">  483</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PWM_IN14 (110UL)</span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#ad9e71075423da2a6759c062c9720cbdc">  484</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PWM_IN15 (111UL)</span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#ab5a04cd8aad45940769454606da556ef">  485</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PWM0_FRCI (112UL)</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a2544b8d2c13d49f282522eea036dbd61">  486</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PWM0_FRCSYNCI (113UL)</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a32d2ce202cfdc9a0b2b37884bf40af57">  487</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PWM0_SYNCI (114UL)</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a68464043c70dc2e234227a681b9c1647">  488</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PWM0_SHRLDSYNCI (115UL)</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a5f38f8e17b4f87a9b15bb6ae99d1e164">  489</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PWM0_FAULTI0 (116UL)</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a006b6970d20883255fbf0654fdbc3882">  490</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PWM0_FAULTI1 (117UL)</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#afd9d7aa5c8799df9b6535fead0845494">  491</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PWM1_FRCI (118UL)</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#ae5b3b602c65ea9876bf089ea5a4fa76a">  492</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PWM1_FRCSYNCI (119UL)</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#aa1169da17157dcec8e8da4ce1caf4034">  493</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PWM1_SYNCI (120UL)</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#ab3a7e1f84b16608183a2929d05048d96">  494</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PWM1_SHRLDSYNCI (121UL)</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#ac355a8542daee76fd52e4c3f97e53d72">  495</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PWM1_FAULTI0 (122UL)</span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a7c9ec997201278ad13f8532f07ce4684">  496</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PWM1_FAULTI1 (123UL)</span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#abeab6e9978a37b9d7d11446e0c024a94">  497</a></span><span class="preprocessor">#define TRGM_TRGOCFG_RDC_TRIG_IN0 (124UL)</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a7b4b9bcc10e7475ec307e731bd51c74d">  498</a></span><span class="preprocessor">#define TRGM_TRGOCFG_RDC_TRIG_IN1 (125UL)</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a66bf38de99ecd155cc46820dc8fecb5b">  499</a></span><span class="preprocessor">#define TRGM_TRGOCFG_SYNCTIMER_TRIG (126UL)</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a2b510700341a8f53111b194868d95afe">  500</a></span><span class="preprocessor">#define TRGM_TRGOCFG_QEI0_TRIG_IN (127UL)</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a72a00f308d1f2631bb09af07a20d274d">  501</a></span><span class="preprocessor">#define TRGM_TRGOCFG_QEI1_TRIG_IN (128UL)</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a7066a74756cf5cfc542d5e7f2d743333">  502</a></span><span class="preprocessor">#define TRGM_TRGOCFG_QEI0_PAUSE (129UL)</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a71e3463f4ae62a6868cdc136dd19fc31">  503</a></span><span class="preprocessor">#define TRGM_TRGOCFG_QEI1_PAUSE (130UL)</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a52a83679f74546448c89d2a6607829dc">  504</a></span><span class="preprocessor">#define TRGM_TRGOCFG_UART_TRIG0 (131UL)</span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#ab53480d527d345694d52f97f8a40e060">  505</a></span><span class="preprocessor">#define TRGM_TRGOCFG_UART_TRIG1 (132UL)</span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a5b243ebf26cc074d784255b817e1f596">  506</a></span><span class="preprocessor">#define TRGM_TRGOCFG_TRGM_IRQ0 (133UL)</span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a30ba6d35e4e0cf52bddcc4dd5d759574">  507</a></span><span class="preprocessor">#define TRGM_TRGOCFG_TRGM_IRQ1 (134UL)</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a22d79c8c458f6d7aba65d25828f643ed">  508</a></span><span class="preprocessor">#define TRGM_TRGOCFG_TRGM_DMA0 (135UL)</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a7390ccec8c3a9362263a868f8c034ad2">  509</a></span><span class="preprocessor">#define TRGM_TRGOCFG_TRGM_DMA1 (136UL)</span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span> </div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span><span class="comment">/* DMACFG register group index macro definition */</span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#ae72f3f460f1457acae6cce2b5eed80b1">  512</a></span><span class="preprocessor">#define TRGM_DMACFG_0 (0UL)</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a42cd2bcd3e9ec4e283c71641fa881035">  513</a></span><span class="preprocessor">#define TRGM_DMACFG_1 (1UL)</span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a51d4b88f86e8cd8aa822f54972f7bc6f">  514</a></span><span class="preprocessor">#define TRGM_DMACFG_2 (2UL)</span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a300954abb0e4aac91eaac29d35756182">  515</a></span><span class="preprocessor">#define TRGM_DMACFG_3 (3UL)</span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#af2507b427c2af6e215cfbb7171eb5ab8">  516</a></span><span class="preprocessor">#define TRGM_DMACFG_4 (4UL)</span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#ab2d0fbc1c3224b93382cbaf4a879e7cd">  517</a></span><span class="preprocessor">#define TRGM_DMACFG_5 (5UL)</span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#abe061decf78648c9bad6991cc14b4c15">  518</a></span><span class="preprocessor">#define TRGM_DMACFG_6 (6UL)</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#ac089d04c4691b6893e02c52dfbad8cb6">  519</a></span><span class="preprocessor">#define TRGM_DMACFG_7 (7UL)</span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span> </div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span><span class="comment">/* TRGM_IN register group index macro definition */</span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#ae39813587b385213de59b57522cd88d6">  522</a></span><span class="preprocessor">#define TRGM_TRGM_IN_0 (0UL)</span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#af7b347fa7329ec7b7ce4fa88a371f60c">  523</a></span><span class="preprocessor">#define TRGM_TRGM_IN_1 (1UL)</span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#aa739657ea557202cee9b92962ec65b4f">  524</a></span><span class="preprocessor">#define TRGM_TRGM_IN_2 (2UL)</span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a3315409619698a965672f2ccbd700043">  525</a></span><span class="preprocessor">#define TRGM_TRGM_IN_3 (3UL)</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span> </div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span><span class="comment">/* TRGM_OUT register group index macro definition */</span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a146d4a7263b9f2cd7097cdb355a8546a">  528</a></span><span class="preprocessor">#define TRGM_TRGM_OUT_0 (0UL)</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a229763930a80ad3f6d8683d9d817e869">  529</a></span><span class="preprocessor">#define TRGM_TRGM_OUT_1 (1UL)</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#a2ab0cc12ec1471fdcb1a40cfdd67d3b6">  530</a></span><span class="preprocessor">#define TRGM_TRGM_OUT_2 (2UL)</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#ac429ea500a1f8652179a137ed7ee2aa0">  531</a></span><span class="preprocessor">#define TRGM_TRGM_OUT_3 (3UL)</span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__trgm__regs_8h.html#ab94c5168a8f7327d956daae972457522">  532</a></span><span class="preprocessor">#define TRGM_TRGM_OUT_4 (4UL)</span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span> </div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span> </div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span><span class="preprocessor">#endif </span><span class="comment">/* HPM_TRGM_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="astructTRGM__Type_html"><div class="ttname"><a href="structTRGM__Type.html">TRGM_Type</a></div><div class="ttdef"><b>Definition</b> hpm_trgm_regs.h:12</div></div>
<div class="ttc" id="astructTRGM__Type_html_a33bce242df17267064bf8a1efff77423"><div class="ttname"><a href="structTRGM__Type.html#a33bce242df17267064bf8a1efff77423">TRGM_Type::POS_MATRIX_SEL1</a></div><div class="ttdeci">__RW uint32_t POS_MATRIX_SEL1</div><div class="ttdef"><b>Definition</b> hpm_trgm_regs.h:24</div></div>
<div class="ttc" id="astructTRGM__Type_html_a4d53b57d326e61ee65a1ce4c4f5c22ca"><div class="ttname"><a href="structTRGM__Type.html#a4d53b57d326e61ee65a1ce4c4f5c22ca">TRGM_Type::DAC_MATRIX_SEL</a></div><div class="ttdeci">__RW uint32_t DAC_MATRIX_SEL</div><div class="ttdef"><b>Definition</b> hpm_trgm_regs.h:22</div></div>
<div class="ttc" id="astructTRGM__Type_html_af39d43c4967f1bb5d7ec9e9daf1a05dc"><div class="ttname"><a href="structTRGM__Type.html#af39d43c4967f1bb5d7ec9e9daf1a05dc">TRGM_Type::POS_MATRIX_SEL0</a></div><div class="ttdeci">__RW uint32_t POS_MATRIX_SEL0</div><div class="ttdef"><b>Definition</b> hpm_trgm_regs.h:23</div></div>
<div class="ttc" id="astructTRGM__Type_html_af8729a3e0addda4cf503b0a026bd5804"><div class="ttname"><a href="structTRGM__Type.html#af8729a3e0addda4cf503b0a026bd5804">TRGM_Type::ADC_MATRIX_SEL</a></div><div class="ttdeci">__RW uint32_t ADC_MATRIX_SEL</div><div class="ttdef"><b>Definition</b> hpm_trgm_regs.h:21</div></div>
<div class="ttc" id="astructTRGM__Type_html_afbe2fa0e9c8069d022a43ce494cfc0cb"><div class="ttname"><a href="structTRGM__Type.html#afbe2fa0e9c8069d022a43ce494cfc0cb">TRGM_Type::GCR</a></div><div class="ttdeci">__RW uint32_t GCR</div><div class="ttdef"><b>Definition</b> hpm_trgm_regs.h:19</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_19d806e154b23a5f4c4c08b2e30365a6.html">soc</a></li><li class="navelem"><a class="el" href="dir_9882f0ac8eca87c1245bf7805f5dbd64.html">HPM5300</a></li><li class="navelem"><a class="el" href="dir_bb92b17e51de1ea98cc7c8b7b4d06033.html">ip</a></li><li class="navelem"><a class="el" href="HPM5300_2ip_2hpm__trgm__regs_8h.html">hpm_trgm_regs.h</a></li>
    <li class="footer">Generated on Mon Sep 30 2024 15:22:45 for HPM SDK by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0 </li>
  </ul>
</div>
</body>
</html>
