Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design pcie_dma_ep_top_cs.ngc ...
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<2 : 0> on block ila_pro_0 is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<4 : 0> on block ila_pro_0 is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus U0/U_ICON/iCORE_ID_SEL<15 : 0> on block
   icon_pro is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2 :
   0] on block fifo_addr is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2 :
   0] on block dma_to_ddr_rbuffer is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2 :
   0] on block completion_buffer is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2 :
   0] on block req_compl_tx_buffer_NO1 is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2 :
   0] on block req_compl_tx_buffer is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   PCIE_DMA_ENGINE/xdma_controller_ep/memrd_req_limit_next<8 : 0> on block
   dma_engine is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   PCIE_DMA_ENGINE/xdma_to_ddr/comp_buf_reg<39 : 1> on block dma_engine is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus PCIE_DMA_ENGINE/comp_buf<39 : 1> on
   block dma_engine is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus PCIE_DMA_ENGINE/comp_buf_dout<39 : 1> on
   block dma_engine is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   PCIE_DMA_ENGINE/xdma_controller_ep/dma_cmd_addr_int<15 : 0> on block
   dma_engine is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus PCIE_DMA_ENGINE/tx_addr<22 : 2> on block
   dma_engine is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus m_axis_rx_tuser_xhdl1<21 : 2> on block
   pcie_7x_v1_10_axi_basic_rx_pipeline is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus is_eof[4]_NULL_IS_EOF[4]_mux_16_OUT<21 :
   2> on block pcie_7x_v1_10_axi_basic_rx_pipeline is not reconstructed, because
   there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus addr[7 : 0] on block
   pcie_7x_v1_10_qpll_drp is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus txeq_preset<17 : 0> on block
   pcie_7x_v1_10_pipe_eq_NO3 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   txeq_preset[18]_EQ_TXEQ_PRESET_DEFAULT[3]_mux_38_OUT<17 : 0> on block
   pcie_7x_v1_10_pipe_eq_NO3 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus txeq_preset<17 : 0> on block
   pcie_7x_v1_10_pipe_eq_NO2 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   txeq_preset[18]_EQ_TXEQ_PRESET_DEFAULT[3]_mux_38_OUT<17 : 0> on block
   pcie_7x_v1_10_pipe_eq_NO2 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus txeq_preset<17 : 0> on block
   pcie_7x_v1_10_pipe_eq_NO1 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   txeq_preset[18]_EQ_TXEQ_PRESET_DEFAULT[3]_mux_38_OUT<17 : 0> on block
   pcie_7x_v1_10_pipe_eq_NO1 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus txeq_preset<17 : 0> on block
   pcie_7x_v1_10_pipe_eq is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus
   txeq_preset[18]_EQ_TXEQ_PRESET_DEFAULT[3]_mux_38_OUT<17 : 0> on block
   pcie_7x_v1_10_pipe_eq is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus n0132<111 : 0> on block
   pcie_7x_v1_10_gt_top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus n0131<13 : 0> on block
   pcie_7x_v1_10_gt_top is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file pcie_dma_ep_top_cs.edif ...
ngc2edif: Total memory usage is 195984 kilobytes

