PPA Report for 1862. prio_encoder.sv (Module: prio_encoder)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 8
FF Count: 0
IO Count: 13
Cell Count: 42

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: N/A (Combinational logic)
End-to-End Path Delay: 5.626 ns
Detected Clock Signals: None

POWER METRICS:
-------------
Total Power Consumption: 1.379 W
