/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 288 336)
	(text "LoadToDataReg" (rect 5 0 95 14)(font "Arial" (font_size 8)))
	(text "inst" (rect 8 304 25 316)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "IP[15..0]" (rect 0 0 44 14)(font "Arial" (font_size 8)))
		(text "IP[15..0]" (rect 21 27 65 41)(font "Arial" (font_size 8)))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "MemAddr[15..0]" (rect 0 0 89 14)(font "Arial" (font_size 8)))
		(text "MemAddr[15..0]" (rect 21 43 110 57)(font "Arial" (font_size 8)))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "RegAddr[3..0]" (rect 0 0 79 14)(font "Arial" (font_size 8)))
		(text "RegAddr[3..0]" (rect 21 59 100 73)(font "Arial" (font_size 8)))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 0 80)
		(input)
		(text "CLK" (rect 0 0 23 14)(font "Arial" (font_size 8)))
		(text "CLK" (rect 21 75 44 89)(font "Arial" (font_size 8)))
		(line (pt 0 80)(pt 16 80)(line_width 1))
	)
	(port
		(pt 0 96)
		(input)
		(text "Phase[1..0]" (rect 0 0 63 14)(font "Arial" (font_size 8)))
		(text "Phase[1..0]" (rect 21 91 84 105)(font "Arial" (font_size 8)))
		(line (pt 0 96)(pt 16 96)(line_width 3))
	)
	(port
		(pt 0 112)
		(input)
		(text "Hit" (rect 0 0 14 14)(font "Arial" (font_size 8)))
		(text "Hit" (rect 21 107 35 121)(font "Arial" (font_size 8)))
		(line (pt 0 112)(pt 16 112)(line_width 1))
	)
	(port
		(pt 0 128)
		(input)
		(text "Command[3..0]" (rect 0 0 83 14)(font "Arial" (font_size 8)))
		(text "Command[3..0]" (rect 21 123 104 137)(font "Arial" (font_size 8)))
		(line (pt 0 128)(pt 16 128)(line_width 3))
	)
	(port
		(pt 272 32)
		(output)
		(text "MemoryAddr[15..0]" (rect 0 0 108 14)(font "Arial" (font_size 8)))
		(text "MemoryAddr[15..0]" (rect 143 27 251 41)(font "Arial" (font_size 8)))
		(line (pt 272 32)(pt 256 32)(line_width 3))
	)
	(port
		(pt 272 48)
		(output)
		(text "GPR_Address[3..0]" (rect 0 0 109 14)(font "Arial" (font_size 8)))
		(text "GPR_Address[3..0]" (rect 142 43 251 57)(font "Arial" (font_size 8)))
		(line (pt 272 48)(pt 256 48)(line_width 3))
	)
	(port
		(pt 272 64)
		(output)
		(text "RamCacheReadEnable" (rect 0 0 128 14)(font "Arial" (font_size 8)))
		(text "RamCacheReadEnable" (rect 123 59 251 73)(font "Arial" (font_size 8)))
		(line (pt 272 64)(pt 256 64)(line_width 1))
	)
	(port
		(pt 272 80)
		(output)
		(text "GRP_Enable" (rect 0 0 69 14)(font "Arial" (font_size 8)))
		(text "GRP_Enable" (rect 182 75 251 89)(font "Arial" (font_size 8)))
		(line (pt 272 80)(pt 256 80)(line_width 1))
	)
	(port
		(pt 272 96)
		(output)
		(text "StackEnable" (rect 0 0 69 14)(font "Arial" (font_size 8)))
		(text "StackEnable" (rect 182 91 251 105)(font "Arial" (font_size 8)))
		(line (pt 272 96)(pt 256 96)(line_width 1))
	)
	(port
		(pt 272 112)
		(output)
		(text "ALU_Function[1..0]" (rect 0 0 108 14)(font "Arial" (font_size 8)))
		(text "ALU_Function[1..0]" (rect 143 107 251 121)(font "Arial" (font_size 8)))
		(line (pt 272 112)(pt 256 112)(line_width 3))
	)
	(port
		(pt 272 128)
		(output)
		(text "DataReg0_CLK" (rect 0 0 86 14)(font "Arial" (font_size 8)))
		(text "DataReg0_CLK" (rect 165 123 251 137)(font "Arial" (font_size 8)))
		(line (pt 272 128)(pt 256 128)(line_width 1))
	)
	(port
		(pt 272 144)
		(output)
		(text "DataReg1_CLK" (rect 0 0 86 14)(font "Arial" (font_size 8)))
		(text "DataReg1_CLK" (rect 165 139 251 153)(font "Arial" (font_size 8)))
		(line (pt 272 144)(pt 256 144)(line_width 1))
	)
	(port
		(pt 272 160)
		(output)
		(text "ALU_CLK" (rect 0 0 55 14)(font "Arial" (font_size 8)))
		(text "ALU_CLK" (rect 196 155 251 169)(font "Arial" (font_size 8)))
		(line (pt 272 160)(pt 256 160)(line_width 1))
	)
	(port
		(pt 272 176)
		(output)
		(text "WriteClk" (rect 0 0 46 14)(font "Arial" (font_size 8)))
		(text "WriteClk" (rect 205 171 251 185)(font "Arial" (font_size 8)))
		(line (pt 272 176)(pt 256 176)(line_width 1))
	)
	(port
		(pt 272 192)
		(output)
		(text "ResultOut" (rect 0 0 55 14)(font "Arial" (font_size 8)))
		(text "ResultOut" (rect 196 187 251 201)(font "Arial" (font_size 8)))
		(line (pt 272 192)(pt 256 192)(line_width 1))
	)
	(port
		(pt 272 208)
		(output)
		(text "GRPWriteEnable" (rect 0 0 92 14)(font "Arial" (font_size 8)))
		(text "GRPWriteEnable" (rect 159 203 251 217)(font "Arial" (font_size 8)))
		(line (pt 272 208)(pt 256 208)(line_width 1))
	)
	(port
		(pt 272 224)
		(output)
		(text "RamWriteEnable" (rect 0 0 92 14)(font "Arial" (font_size 8)))
		(text "RamWriteEnable" (rect 159 219 251 233)(font "Arial" (font_size 8)))
		(line (pt 272 224)(pt 256 224)(line_width 1))
	)
	(port
		(pt 272 240)
		(output)
		(text "StackWriteEnable" (rect 0 0 99 14)(font "Arial" (font_size 8)))
		(text "StackWriteEnable" (rect 152 235 251 249)(font "Arial" (font_size 8)))
		(line (pt 272 240)(pt 256 240)(line_width 1))
	)
	(port
		(pt 272 256)
		(output)
		(text "SET_IP" (rect 0 0 38 14)(font "Arial" (font_size 8)))
		(text "SET_IP" (rect 213 251 251 265)(font "Arial" (font_size 8)))
		(line (pt 272 256)(pt 256 256)(line_width 1))
	)
	(port
		(pt 272 272)
		(output)
		(text "END_OF_PHASE" (rect 0 0 94 14)(font "Arial" (font_size 8)))
		(text "END_OF_PHASE" (rect 157 267 251 281)(font "Arial" (font_size 8)))
		(line (pt 272 272)(pt 256 272)(line_width 1))
	)
	(port
		(pt 272 288)
		(output)
		(text "DataRegClk" (rect 0 0 64 14)(font "Arial" (font_size 8)))
		(text "DataRegClk" (rect 187 283 251 297)(font "Arial" (font_size 8)))
		(line (pt 272 288)(pt 256 288)(line_width 1))
	)
	(drawing
		(rectangle (rect 16 16 256 304)(line_width 1))
	)
)
