FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* bench 8167.0.0 dbe79ddb306d */
/* bench 8167.0.1 e91b40c48e6b */
/* bench 8167.0.2 61fdfc31f9c1 */
/* bench 8167.0.3 5bffbffe899d */
/* bench 8167.0.4 f2df62bda874 */
/* bench 8167.0.5 1f83d605786a */
/* bench 8167.0.6 967e9866b68d */
/* bench 8167.0.7 a6ae7dfc049a */
/* bench 8167.0.8 2078f51224e9 */
/* bench 8367.0.0 7f6d8a7723bb */
/* bench 8367.0.1 5a1d501fe2c1 */
/* bench 8367.0.2 6b335940f7bd */
/* bench 8367.0.3 bc557cc815cb */
/* bench 8367.0.4 f89aea7a7c8e */
/* bench 8367.0.5 f6f65ec4e0ee */
/* bench 8367.0.6 3159c8d54753 */
/* bench 8367.0.7 50962a27676f */
/* bench 8367.0.8 3307e25f725f */
/* bench 8367.0.9 9763e83015c2 */
/* bench 8367.0.10 6907e35af0b9 */
/* bench 8367.0.11 17e5fc4d9be1 */
/* bench 8367.0.12 6e65c550e8ae */
/* bench 8367.0.13 2a1335c294d4 */
 *
 * with code from pm-imx6.c
 * Copyright 2011-2014 Freescale Semiconductor, Inc.
 * Copyright 2011 Linaro Ltd.
 */

#include <linux/bitops.h>
#include <linux/genalloc.h>
#include <linux/init.h>
#include <linux/io.h>
#include <linux/of_platform.h>
#include <linux/suspend.h>
#include <asm/suspend.h>
#include <asm/fncpy.h>
#include "core.h"

/* Pointer to function copied to ocram */
static u32 (*socfpga_sdram_self_refresh_in_ocram)(u32 sdr_base);

static int socfpga_setup_ocram_self_refresh(void)
{
	struct platform_device *pdev;
	phys_addr_t ocram_pbase;
	struct device_node *np;
	struct gen_pool *ocram_pool;
	unsigned long ocram_base;
	void __iomem *suspend_ocram_base;
	int ret = 0;

	np = of_find_compatible_node(NULL, NULL, "mmio-sram");
	if (!np) {
		pr_err("%s: Unable to find mmio-sram in dtb\n", __func__);
		return -ENODEV;
	}

	pdev = of_find_device_by_node(np);
	if (!pdev) {
		pr_warn("%s: failed to find ocram device!\n", __func__);
		ret = -ENODEV;
		goto put_node;
	}

	ocram_pool = gen_pool_get(&pdev->dev, NULL);
	if (!ocram_pool) {
		pr_warn("%s: ocram pool unavailable!\n", __func__);
		ret = -ENODEV;
		goto put_device;
	}

	ocram_base = gen_pool_alloc(ocram_pool, socfpga_sdram_self_refresh_sz);
	if (!ocram_base) {
		pr_warn("%s: unable to alloc ocram!\n", __func__);
		ret = -ENOMEM;
		goto put_device;
	}

	ocram_pbase = gen_pool_virt_to_phys(ocram_pool, ocram_base);

	suspend_ocram_base = __arm_ioremap_exec(ocram_pbase,
						socfpga_sdram_self_refresh_sz,
						false);
	if (!suspend_ocram_base) {
/* bench 9365.0.0 acfc28823db4 */
/* bench 9365.0.1 d9386f06883a */
/* bench 9365.0.2 c42ade9cc5fe */
/* bench 9365.0.3 be016ffa7ad8 */
/* bench 9365.0.4 03406c559d27 */
/* bench 9365.0.5 d9657c2858f0 */
/* bench 9365.0.6 dac212ff9373 */
/* bench 9365.0.7 132adaadc2d1 */
/* bench 9365.0.8 deda7cd9e123 */
/* bench 9365.0.9 84cb5405118f */
/* bench 9365.0.10 acbce6bbf691 */
/* bench 9365.0.11 e718eb56e0e8 */
		goto put_device;
	}

	/* Copy the code that puts DDR in self refresh to ocram */
	socfpga_sdram_self_refresh_in_ocram =
		(void *)fncpy(suspend_ocram_base,
			      &socfpga_sdram_self_refresh,
			      socfpga_sdram_self_refresh_sz);

	WARN(!socfpga_sdram_self_refresh_in_ocram,
	     "could not copy function to ocram");
	if (!socfpga_sdram_self_refresh_in_ocram)
		ret = -EFAULT;

put_device:
	put_device(&pdev->dev);
put_node:
	of_node_put(np);

	return ret;
}

static int socfpga_pm_suspend(unsigned long arg)
{
	u32 ret;

	if (!sdr_ctl_base_addr)
		return -EFAULT;

	ret = socfpga_sdram_self_refresh_in_ocram((u32)sdr_ctl_base_addr);

	pr_debug("%s self-refresh loops request=%d exit=%d\n", __func__,
		 ret & 0xffff, (ret >> 16) & 0xffff);

	return 0;
/* bench 24546.0.0 d08dc53e9db1 */
/* bench 24546.0.1 59a05f1e8113 */
/* bench 24546.0.2 0f7063f4fa6c */
/* bench 24546.0.3 8c112a9d7d65 */
static int socfpga_pm_enter(suspend_state_t state)
{
	switch (state) {
	case PM_SUSPEND_MEM:
		outer_disable();
		cpu_suspend(0, socfpga_pm_suspend);
		outer_resume();
		break;
	default:
		return -EINVAL;
	}
	return 0;
}

static const struct platform_suspend_ops socfpga_pm_ops = {
	.valid	= suspend_valid_only_mem,
	.enter	= socfpga_pm_enter,
};

static int __init socfpga_pm_init(void)
{
	int ret;

	ret = socfpga_setup_ocram_self_refresh();
	if (ret)
		return ret;

	suspend_set_ops(&socfpga_pm_ops);
	pr_info("SoCFPGA initialized for DDR self-refresh during suspend.\n");

	return 0;
}
arch_initcall(socfpga_pm_init);
