# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../../src/sv/alu_opcodes_pkg.sv" \
"../../../../../src/sv/csr_pkg.sv" \
"../../../../../src/sv/riscv_pkg.sv" \
"../../../../../src/sv/decoder_riscv.sv" \
"../../../../../src/tb/tb_decoder_riscv.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
