[kernel] Parsing /root/data1/wgy/algorithm-new/Result/acsl-algorithms/openPangu-Embedded-7B-V1.1/_bellmanford.c/_bellmanford_verified_final_attempt_14.c (with preprocessing)
[wp] Running WP plugin...
[wp] Warning: Missing RTE guards
[wp] User Error: Prover 'cvc4' not found in why3.conf
[wp] 10 goals scheduled
[wp] [Timeout] typed_bellmanford_loop_assigns_2_part4 (Qed 76ms) (Alt-Ergo)
[wp] [Timeout] typed_bellmanford_loop_assigns_2_part3 (Qed 79ms) (Alt-Ergo)
[wp] Proved goals:    9 / 11
  Unreachable:       1
  Qed:               7 (10ms-16ms-79ms)
  Alt-Ergo 2.6.2:    1 (57ms)
  Timeout:           2
------------------------------------------------------------
  Function _bellmanford
------------------------------------------------------------

Goal Loop assigns (file /root/data1/wgy/algorithm-new/Result/acsl-algorithms/openPangu-Embedded-7B-V1.1/_bellmanford.c/_bellmanford_verified_final_attempt_14.c, line 25) (1/3):
Prove: true.
Prover Qed returns Valid

------------------------------------------------------------

Goal Loop assigns (file /root/data1/wgy/algorithm-new/Result/acsl-algorithms/openPangu-Embedded-7B-V1.1/_bellmanford.c/_bellmanford_verified_final_attempt_14.c, line 25) (2/3):
Effect at line 27
Prove: true.
Prover Qed returns Valid (10ms)

------------------------------------------------------------

Goal Loop assigns (file /root/data1/wgy/algorithm-new/Result/acsl-algorithms/openPangu-Embedded-7B-V1.1/_bellmanford.c/_bellmanford_verified_final_attempt_14.c, line 25) (3/3):
Effect at line 34
Prove: true.
Prover Qed returns Valid (9ms)

------------------------------------------------------------

Goal Loop assigns (file /root/data1/wgy/algorithm-new/Result/acsl-algorithms/openPangu-Embedded-7B-V1.1/_bellmanford.c/_bellmanford_verified_final_attempt_14.c, line 30) (1/4):
Prove: true.
Prover Qed returns Valid

------------------------------------------------------------

Goal Loop assigns (file /root/data1/wgy/algorithm-new/Result/acsl-algorithms/openPangu-Embedded-7B-V1.1/_bellmanford.c/_bellmanford_verified_final_attempt_14.c, line 30) (2/4):
Effect at line 34
Prove: true.
Prover Qed returns Valid (13ms)

------------------------------------------------------------

Goal Loop assigns (file /root/data1/wgy/algorithm-new/Result/acsl-algorithms/openPangu-Embedded-7B-V1.1/_bellmanford.c/_bellmanford_verified_final_attempt_14.c, line 30) (3/4):
Effect at line 39
Let a = shift_sint32(parent_0, 0).
Let a_1 = shift_sint32(dist_0, 0).
Let a_2 = memcpy(memcpy(memcpy(memcpy(Mint_0[shift_sint32(dist_0, start_0)
                                        <- 0], a, Mint_undef_0, a, n), a_1,
                          Mint_undef_1, a_1, n), a, Mint_undef_2, a, n), a_1,
            Mint_undef_3, a_1, n).
Let a_3 = shift_S1_Edge(edges_0, j).
Let a_4 = a_2[shiftfield_F1_Edge_weight(a_3)].
Let a_5 = a_2[shiftfield_F1_Edge_u(a_3)].
Let a_6 = a_2[shift_sint32(dist_0, a_5)].
Let a_7 = a_2[shiftfield_F1_Edge_v(a_3)].
Let a_8 = shift_sint32(dist_0, a_7).
Let a_9 = a_2[a_8].
Assume {
  Type: is_sint32(e) /\ is_sint32(i) /\ is_sint32(j) /\ is_sint32(n) /\
      is_sint32(start_0) /\ is_sint32(a_5) /\ is_sint32(a_7) /\
      is_sint32(a_4) /\ is_sint32(a_6) /\ is_sint32(a_9).
  (* Heap *)
  Type: (region(dist_0.base) <= 0) /\ (region(edges_0.base) <= 0) /\
      (region(parent_0.base) <= 0) /\ linked(Malloc_0).
  (* Goal *)
  When: !invalid(Malloc_0, a_8, 1).
  (* Pre-condition *)
  Have: 0 < e.
  (* Pre-condition *)
  Have: 0 < n.
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, shift_S1_Edge(edges_0, 0), 3 * e).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, a_1, n).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, a, n).
  (* Pre-condition *)
  Have: (0 <= start_0) /\ (start_0 < n).
  (* Pre-condition *)
  Have: forall i_1 : Z. let a_10 = shift_S1_Edge(edges_0, i_1) in
      let x = Mint_0[shiftfield_F1_Edge_u(a_10)] in
      let x_1 = Mint_0[shiftfield_F1_Edge_v(a_10)] in ((0 <= i_1) ->
      ((i_1 < e) -> ((0 <= x) /\ (x < n) /\ (0 <= x_1) /\ (x_1 < n)))).
  (* Pre-condition *)
  Have: forall i_1 : Z. ((0 <= i_1) -> ((i_1 < n) ->
      (Mint_0[shift_sint32(parent_0, i_1)] = (-1)))).
  (* Pre-condition *)
  Have: forall i_1 : Z. ((0 <= i_1) -> ((i_1 < n) ->
      (Mint_0[shift_sint32(dist_0, i_1)] = 2147483647))).
  (* Then *)
  Have: i < n.
  (* Then *)
  Have: j < e.
  (* Then *)
  Have: a_6 != 2147483647.
  (* Then *)
  Have: (a_4 + a_6) < a_9.
}
Prove: included(a_8, 1, a_1, n) \/ included(a_8, 1, a, n).
Prover Alt-Ergo 2.6.2 returns Timeout (Qed:79ms) (10s)
Prover Z3 4.15.4 returns Timeout (Qed:79ms) (10s)

------------------------------------------------------------

Goal Loop assigns (file /root/data1/wgy/algorithm-new/Result/acsl-algorithms/openPangu-Embedded-7B-V1.1/_bellmanford.c/_bellmanford_verified_final_attempt_14.c, line 30) (4/4):
Effect at line 40
Let a = shift_sint32(parent_0, 0).
Let a_1 = shift_sint32(dist_0, 0).
Let a_2 = memcpy(memcpy(memcpy(memcpy(Mint_0[shift_sint32(dist_0, start_0)
                                        <- 0], a, Mint_undef_0, a, n), a_1,
                          Mint_undef_1, a_1, n), a, Mint_undef_2, a, n), a_1,
            Mint_undef_3, a_1, n).
Let a_3 = shift_S1_Edge(edges_0, j).
Let a_4 = a_2[shiftfield_F1_Edge_weight(a_3)].
Let a_5 = a_2[shiftfield_F1_Edge_u(a_3)].
Let a_6 = a_2[shift_sint32(dist_0, a_5)].
Let a_7 = a_2[shiftfield_F1_Edge_v(a_3)].
Let a_8 = a_2[shift_sint32(dist_0, a_7)].
Let a_9 = shift_sint32(parent_0, a_7).
Assume {
  Type: is_sint32(e) /\ is_sint32(i) /\ is_sint32(j) /\ is_sint32(n) /\
      is_sint32(start_0) /\ is_sint32(a_5) /\ is_sint32(a_7) /\
      is_sint32(a_4) /\ is_sint32(a_6) /\ is_sint32(a_8).
  (* Heap *)
  Type: (region(dist_0.base) <= 0) /\ (region(edges_0.base) <= 0) /\
      (region(parent_0.base) <= 0) /\ linked(Malloc_0).
  (* Goal *)
  When: !invalid(Malloc_0, a_9, 1).
  (* Pre-condition *)
  Have: 0 < e.
  (* Pre-condition *)
  Have: 0 < n.
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, shift_S1_Edge(edges_0, 0), 3 * e).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, a_1, n).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, a, n).
  (* Pre-condition *)
  Have: (0 <= start_0) /\ (start_0 < n).
  (* Pre-condition *)
  Have: forall i_1 : Z. let a_10 = shift_S1_Edge(edges_0, i_1) in
      let x = Mint_0[shiftfield_F1_Edge_u(a_10)] in
      let x_1 = Mint_0[shiftfield_F1_Edge_v(a_10)] in ((0 <= i_1) ->
      ((i_1 < e) -> ((0 <= x) /\ (x < n) /\ (0 <= x_1) /\ (x_1 < n)))).
  (* Pre-condition *)
  Have: forall i_1 : Z. ((0 <= i_1) -> ((i_1 < n) ->
      (Mint_0[shift_sint32(parent_0, i_1)] = (-1)))).
  (* Pre-condition *)
  Have: forall i_1 : Z. ((0 <= i_1) -> ((i_1 < n) ->
      (Mint_0[shift_sint32(dist_0, i_1)] = 2147483647))).
  (* Then *)
  Have: i < n.
  (* Then *)
  Have: j < e.
  (* Then *)
  Have: a_6 != 2147483647.
  (* Then *)
  Have: (a_4 + a_6) < a_8.
}
Prove: included(a_9, 1, a_1, n) \/ included(a_9, 1, a, n).
Prover Alt-Ergo 2.6.2 returns Timeout (Qed:76ms) (10s)
Prover Z3 4.15.4 returns Timeout (Qed:76ms) (10s)

------------------------------------------------------------

Goal Assigns (file /root/data1/wgy/algorithm-new/Result/acsl-algorithms/openPangu-Embedded-7B-V1.1/_bellmanford.c/_bellmanford_verified_final_attempt_14.c, line 18) in '_bellmanford' (1/3):
Effect at line 21
Let a = shift_sint32(parent_0, 0).
Let a_1 = shift_sint32(dist_0, 0).
Let a_2 = shift_sint32(dist_0, start_0).
Assume {
  Type: is_sint32(e) /\ is_sint32(n) /\ is_sint32(start_0).
  (* Heap *)
  Type: (region(dist_0.base) <= 0) /\ (region(edges_0.base) <= 0) /\
      (region(parent_0.base) <= 0) /\ linked(Malloc_0).
  (* Goal *)
  When: !invalid(Malloc_0, a_2, 1).
  (* Pre-condition *)
  Have: 0 < e.
  (* Pre-condition *)
  Have: 0 < n.
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, shift_S1_Edge(edges_0, 0), 3 * e).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, a_1, n).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, a, n).
  (* Pre-condition *)
  Have: (0 <= start_0) /\ (start_0 < n).
  (* Pre-condition *)
  Have: forall i : Z. let a_3 = shift_S1_Edge(edges_0, i) in
      let x = Mint_0[shiftfield_F1_Edge_u(a_3)] in
      let x_1 = Mint_0[shiftfield_F1_Edge_v(a_3)] in ((0 <= i) -> ((i < e) ->
      ((0 <= x) /\ (x < n) /\ (0 <= x_1) /\ (x_1 < n)))).
  (* Pre-condition *)
  Have: forall i : Z. ((0 <= i) -> ((i < n) ->
      (Mint_0[shift_sint32(parent_0, i)] = (-1)))).
  (* Pre-condition *)
  Have: forall i : Z. ((0 <= i) -> ((i < n) ->
      (Mint_0[shift_sint32(dist_0, i)] = 2147483647))).
}
Prove: included(a_2, 1, a_1, n) \/ included(a_2, 1, a, n).
Prover Alt-Ergo 2.6.2 returns Valid (Qed:10ms) (57ms) (122)
Prover Z3 4.15.4 returns Valid (Qed:10ms) (16ms) (41122)

------------------------------------------------------------

Goal Assigns (file /root/data1/wgy/algorithm-new/Result/acsl-algorithms/openPangu-Embedded-7B-V1.1/_bellmanford.c/_bellmanford_verified_final_attempt_14.c, line 18) in '_bellmanford' (2/3):
Effect at line 27
Prove: true.
Prover Qed returns Valid (6ms)

------------------------------------------------------------

Goal Assigns (file /root/data1/wgy/algorithm-new/Result/acsl-algorithms/openPangu-Embedded-7B-V1.1/_bellmanford.c/_bellmanford_verified_final_attempt_14.c, line 18) in '_bellmanford' (3/3):
Effect at line 45
Prove: true.
Prover Qed returns Valid (7ms)

------------------------------------------------------------
[wp] Deferred error message was emitted during execution:
  Prover 'cvc4' not found in why3.conf
[kernel] Plug-in wp aborted: invalid user input.
