+dvt_wavedrom_file_ext_add+wdjs
+dvt_enable_elaboration

//For more details about this directive please visit: https://www.dvteclipse.com/documentation/sv/Including_Other_Argument_Files.html
+dvt_init+ius.irun

//
// UVM Library
//
+incdir+$DVT_PREDEFINED_PROJECTS/libs/uvm-1.1b/src
$DVT_PREDEFINED_PROJECTS/libs/uvm-1.1b/src/uvm_pkg.sv

//
// Project Compilation
//

+define+LITLE_ENDIAN
+define+UART_ABV_ON

+incdir+soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/ahb/sv
+incdir+soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv
+incdir+soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv
+incdir+soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/spi/sv
+incdir+soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/gpio/sv
+incdir+soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv
+incdir+soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/sequence_lib
+incdir+soc_verification_lib/sv_cb_ex_lib/apb_subsystem/sv
+incdir+soc_verification_lib/sv_cb_ex_lib/apb_subsystem/sv/sequence_lib
+incdir+soc_verification_lib/sv_cb_ex_lib/apb_subsystem/tb/sv
+incdir+soc_verification_lib/sv_cb_ex_lib/apb_subsystem/tb/tests
+incdir+designs/socv/rtl/rtl_lpw/smc/rtl

designs/socv/rtl/rtl_lpw/opencores/uart16550/rtl/uart_defines.v
designs/socv/rtl/rtl_lpw/opencores/spi/rtl/spi_defines.v
soc_verification_lib/sv_cb_ex_lib/apb_subsystem/sv/gpio_defines.svh
soc_verification_lib/sv_cb_ex_lib/apb_subsystem/sv/spi_defines.svh
soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_defines.svh
soc_verification_lib/sv_cb_ex_lib/apb_subsystem/sv/apb_subsystem_defines.svh
soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/ahb/sv/ahb_pkg.sv
soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv/apb_pkg.sv
soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_pkg.sv
soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/gpio/sv/gpio_pkg.sv
soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/spi/sv/spi_pkg.sv
soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_pkg.sv
soc_verification_lib/sv_cb_ex_lib/apb_subsystem/sv/apb_subsystem_pkg.sv

soc_verification_lib/sv_cb_ex_lib/apb_subsystem/tb/sv/apb_subsystem_top.sv

+dvt_env+UVM_REF_HOME=$DVT_PROJECT_LOC

// Design files
-F designs/socv/rtl/rtl_lpw/socv/rtl/socv.irunargs
-top apb_subsystem_top

// Power format 
-lps_1801 upf/testbench.upf
//-lps_cpf cpf/testbench.cpf

