Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu May  4 11:17:03 2023
| Host         : PC-633 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (61)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (122)
5. checking no_input_delay (17)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (61)
-------------------------
 There are 61 register/latch pins with no clock driven by root clock pin: counter/clk_en1/ce_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (122)
--------------------------------------------------
 There are 122 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.666       -6.489                      4                  193        0.105        0.000                      0                  193        4.500        0.000                       0                   121  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -1.666       -6.489                      4                  193        0.105        0.000                      0                  193        4.500        0.000                       0                   121  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            4  Failing Endpoints,  Worst Slack       -1.666ns,  Total Violation       -6.489ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.666ns  (required time - arrival time)
  Source:                 sig_state_reg[1]_replica_6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sig_hex_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.639ns  (logic 6.016ns (51.689%)  route 5.623ns (48.311%))
  Logic Levels:           23  (CARRY4=13 LUT2=2 LUT3=3 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.617     5.169    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y25          FDRE                                         r  sig_state_reg[1]_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.456     5.625 f  sig_state_reg[1]_replica_6/Q
                         net (fo=12, routed)          0.587     6.212    sig_state_reg_n_0_[1]_repN_6
    SLICE_X5Y24          LUT3 (Prop_lut3_I2_O)        0.124     6.336 r  sig_hex[1]_i_353/O
                         net (fo=1, routed)           0.403     6.739    sig_hex[1]_i_353_n_0
    SLICE_X5Y24          LUT6 (Prop_lut6_I1_O)        0.124     6.863 f  sig_hex[1]_i_254/O
                         net (fo=5, routed)           0.521     7.384    sig_hex[1]_i_254_n_0
    SLICE_X6Y23          LUT6 (Prop_lut6_I2_O)        0.124     7.508 r  sig_hex[1]_i_160_comp_4/O
                         net (fo=47, routed)          0.570     8.078    p_0_in[5]
    SLICE_X7Y21          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.585 r  sig_hex_reg[1]_i_570/CO[3]
                         net (fo=1, routed)           0.000     8.585    sig_hex_reg[1]_i_570_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.807 r  sig_hex_reg[1]_i_514/O[0]
                         net (fo=2, routed)           0.764     9.571    sig_hex_reg[1]_i_514_n_7
    SLICE_X6Y25          LUT2 (Prop_lut2_I0_O)        0.328     9.899 r  sig_hex[1]_i_505/O
                         net (fo=2, routed)           0.708    10.607    sig_hex[1]_i_505_n_0
    SLICE_X6Y25          LUT4 (Prop_lut4_I3_O)        0.331    10.938 r  sig_hex[1]_i_509/O
                         net (fo=1, routed)           0.000    10.938    sig_hex[1]_i_509_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.314 r  sig_hex_reg[1]_i_426/CO[3]
                         net (fo=1, routed)           0.000    11.314    sig_hex_reg[1]_i_426_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.431 r  sig_hex_reg[1]_i_331/CO[3]
                         net (fo=1, routed)           0.000    11.431    sig_hex_reg[1]_i_331_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.548 r  sig_hex_reg[1]_i_237/CO[3]
                         net (fo=1, routed)           0.000    11.548    sig_hex_reg[1]_i_237_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.665 r  sig_hex_reg[1]_i_150/CO[3]
                         net (fo=1, routed)           0.000    11.665    sig_hex_reg[1]_i_150_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.782 r  sig_hex_reg[1]_i_76/CO[3]
                         net (fo=1, routed)           0.000    11.782    sig_hex_reg[1]_i_76_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.899 r  sig_hex_reg[1]_i_43/CO[3]
                         net (fo=1, routed)           0.000    11.899    sig_hex_reg[1]_i_43_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.222 r  sig_hex_reg[3]_i_42/O[1]
                         net (fo=5, routed)           0.467    12.689    sig_hex_reg[3]_i_42_n_6
    SLICE_X5Y30          LUT2 (Prop_lut2_I0_O)        0.306    12.995 r  sig_hex[3]_i_214/O
                         net (fo=1, routed)           0.000    12.995    sig_hex[3]_i_214_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.393 r  sig_hex_reg[3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    13.393    sig_hex_reg[3]_i_143_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.616 r  sig_hex_reg[3]_i_74/O[0]
                         net (fo=3, routed)           0.654    14.270    sig_hex_reg[3]_i_74_n_7
    SLICE_X4Y31          LUT3 (Prop_lut3_I1_O)        0.299    14.569 r  sig_hex[3]_i_140/O
                         net (fo=1, routed)           0.000    14.569    sig_hex[3]_i_140_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.967 r  sig_hex_reg[3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    14.967    sig_hex_reg[3]_i_73_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.238 r  sig_hex_reg[3]_i_43/CO[0]
                         net (fo=4, routed)           0.496    15.734    sig_hex_reg[3]_i_43_n_3
    SLICE_X0Y33          LUT3 (Prop_lut3_I1_O)        0.373    16.107 r  sig_hex[3]_i_20/O
                         net (fo=1, routed)           0.161    16.269    sig_hex[3]_i_20_n_0
    SLICE_X0Y33          LUT6 (Prop_lut6_I1_O)        0.124    16.393 f  sig_hex[3]_i_10/O
                         net (fo=1, routed)           0.291    16.684    sig_hex[3]_i_10_n_0
    SLICE_X1Y33          LUT6 (Prop_lut6_I3_O)        0.124    16.808 r  sig_hex[3]_i_2_comp/O
                         net (fo=1, routed)           0.000    16.808    sig_hex[3]_i_2_n_0
    SLICE_X1Y33          FDRE                                         r  sig_hex_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.515    14.887    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y33          FDRE                                         r  sig_hex_reg[3]/C
                         clock pessimism              0.259    15.146    
                         clock uncertainty           -0.035    15.110    
    SLICE_X1Y33          FDRE (Setup_fdre_C_D)        0.031    15.141    sig_hex_reg[3]
  -------------------------------------------------------------------
                         required time                         15.141    
                         arrival time                         -16.808    
  -------------------------------------------------------------------
                         slack                                 -1.666    

Slack (VIOLATED) :        -1.652ns  (required time - arrival time)
  Source:                 sig_state_reg[1]_replica_6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sig_hex_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.626ns  (logic 5.736ns (49.340%)  route 5.890ns (50.660%))
  Logic Levels:           19  (CARRY4=9 LUT2=1 LUT3=3 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.617     5.169    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y25          FDRE                                         r  sig_state_reg[1]_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.456     5.625 f  sig_state_reg[1]_replica_6/Q
                         net (fo=12, routed)          0.587     6.212    sig_state_reg_n_0_[1]_repN_6
    SLICE_X5Y24          LUT3 (Prop_lut3_I2_O)        0.124     6.336 r  sig_hex[1]_i_353/O
                         net (fo=1, routed)           0.403     6.739    sig_hex[1]_i_353_n_0
    SLICE_X5Y24          LUT6 (Prop_lut6_I1_O)        0.124     6.863 f  sig_hex[1]_i_254/O
                         net (fo=5, routed)           0.521     7.384    sig_hex[1]_i_254_n_0
    SLICE_X6Y23          LUT6 (Prop_lut6_I2_O)        0.124     7.508 r  sig_hex[1]_i_160_comp_4/O
                         net (fo=47, routed)          0.905     8.412    p_0_in[5]
    SLICE_X2Y24          LUT3 (Prop_lut3_I1_O)        0.124     8.536 r  sig_hex[3]_i_439/O
                         net (fo=1, routed)           0.000     8.536    sig_hex[3]_i_439_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.049 r  sig_hex_reg[3]_i_404/CO[3]
                         net (fo=1, routed)           0.009     9.058    sig_hex_reg[3]_i_404_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.175 r  sig_hex_reg[3]_i_368/CO[3]
                         net (fo=1, routed)           0.000     9.175    sig_hex_reg[3]_i_368_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.498 r  sig_hex_reg[3]_i_318/O[1]
                         net (fo=2, routed)           0.633    10.132    sig_hex_reg[3]_i_318_n_6
    SLICE_X1Y26          LUT3 (Prop_lut3_I0_O)        0.331    10.463 r  sig_hex[3]_i_254/O
                         net (fo=2, routed)           0.594    11.057    sig_hex[3]_i_254_n_0
    SLICE_X1Y27          LUT4 (Prop_lut4_I0_O)        0.332    11.389 r  sig_hex[3]_i_258/O
                         net (fo=1, routed)           0.000    11.389    sig_hex[3]_i_258_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.921 r  sig_hex_reg[3]_i_180/CO[3]
                         net (fo=1, routed)           0.000    11.921    sig_hex_reg[3]_i_180_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.035 r  sig_hex_reg[3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    12.035    sig_hex_reg[3]_i_118_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.348 r  sig_hex_reg[3]_i_65/O[3]
                         net (fo=2, routed)           0.457    12.805    sig_hex_reg[3]_i_65_n_4
    SLICE_X2Y30          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.733    13.538 r  sig_hex_reg[3]_i_64/O[1]
                         net (fo=1, routed)           0.441    13.979    sig_hex_reg[3]_i_64_n_6
    SLICE_X3Y29          LUT2 (Prop_lut2_I1_O)        0.306    14.285 r  sig_hex[3]_i_28/O
                         net (fo=1, routed)           0.000    14.285    sig_hex[3]_i_28_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.686 r  sig_hex_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.686    sig_hex_reg[3]_i_15_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.908 r  sig_hex_reg[3]_i_16/O[0]
                         net (fo=3, routed)           0.455    15.363    sig_hex_reg[3]_i_16_n_7
    SLICE_X1Y31          LUT4 (Prop_lut4_I1_O)        0.299    15.662 r  sig_hex[2]_i_13/O
                         net (fo=1, routed)           0.433    16.095    sig_hex[2]_i_13_n_0
    SLICE_X1Y33          LUT6 (Prop_lut6_I5_O)        0.124    16.219 r  sig_hex[2]_i_2_comp/O
                         net (fo=1, routed)           0.451    16.670    sig_hex[2]_i_2_n_0
    SLICE_X1Y33          LUT6 (Prop_lut6_I2_O)        0.124    16.794 r  sig_hex[2]_i_1_comp/O
                         net (fo=1, routed)           0.000    16.794    sig_hex[2]_i_1_n_0
    SLICE_X1Y33          FDRE                                         r  sig_hex_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.515    14.887    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y33          FDRE                                         r  sig_hex_reg[2]/C
                         clock pessimism              0.259    15.146    
                         clock uncertainty           -0.035    15.110    
    SLICE_X1Y33          FDRE (Setup_fdre_C_D)        0.032    15.142    sig_hex_reg[2]
  -------------------------------------------------------------------
                         required time                         15.142    
                         arrival time                         -16.794    
  -------------------------------------------------------------------
                         slack                                 -1.652    

Slack (VIOLATED) :        -1.645ns  (required time - arrival time)
  Source:                 sig_state_reg[1]_replica_6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sig_hex_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.614ns  (logic 6.016ns (51.799%)  route 5.598ns (48.201%))
  Logic Levels:           23  (CARRY4=13 LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 14.886 - 10.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.617     5.169    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y25          FDRE                                         r  sig_state_reg[1]_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.456     5.625 f  sig_state_reg[1]_replica_6/Q
                         net (fo=12, routed)          0.587     6.212    sig_state_reg_n_0_[1]_repN_6
    SLICE_X5Y24          LUT3 (Prop_lut3_I2_O)        0.124     6.336 r  sig_hex[1]_i_353/O
                         net (fo=1, routed)           0.403     6.739    sig_hex[1]_i_353_n_0
    SLICE_X5Y24          LUT6 (Prop_lut6_I1_O)        0.124     6.863 f  sig_hex[1]_i_254/O
                         net (fo=5, routed)           0.521     7.384    sig_hex[1]_i_254_n_0
    SLICE_X6Y23          LUT6 (Prop_lut6_I2_O)        0.124     7.508 r  sig_hex[1]_i_160_comp_4/O
                         net (fo=47, routed)          0.570     8.078    p_0_in[5]
    SLICE_X7Y21          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.585 r  sig_hex_reg[1]_i_570/CO[3]
                         net (fo=1, routed)           0.000     8.585    sig_hex_reg[1]_i_570_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.807 r  sig_hex_reg[1]_i_514/O[0]
                         net (fo=2, routed)           0.764     9.571    sig_hex_reg[1]_i_514_n_7
    SLICE_X6Y25          LUT2 (Prop_lut2_I0_O)        0.328     9.899 r  sig_hex[1]_i_505/O
                         net (fo=2, routed)           0.708    10.607    sig_hex[1]_i_505_n_0
    SLICE_X6Y25          LUT4 (Prop_lut4_I3_O)        0.331    10.938 r  sig_hex[1]_i_509/O
                         net (fo=1, routed)           0.000    10.938    sig_hex[1]_i_509_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.314 r  sig_hex_reg[1]_i_426/CO[3]
                         net (fo=1, routed)           0.000    11.314    sig_hex_reg[1]_i_426_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.431 r  sig_hex_reg[1]_i_331/CO[3]
                         net (fo=1, routed)           0.000    11.431    sig_hex_reg[1]_i_331_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.548 r  sig_hex_reg[1]_i_237/CO[3]
                         net (fo=1, routed)           0.000    11.548    sig_hex_reg[1]_i_237_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.665 r  sig_hex_reg[1]_i_150/CO[3]
                         net (fo=1, routed)           0.000    11.665    sig_hex_reg[1]_i_150_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.782 r  sig_hex_reg[1]_i_76/CO[3]
                         net (fo=1, routed)           0.000    11.782    sig_hex_reg[1]_i_76_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.899 r  sig_hex_reg[1]_i_43/CO[3]
                         net (fo=1, routed)           0.000    11.899    sig_hex_reg[1]_i_43_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.222 r  sig_hex_reg[3]_i_42/O[1]
                         net (fo=5, routed)           0.467    12.689    sig_hex_reg[3]_i_42_n_6
    SLICE_X5Y30          LUT2 (Prop_lut2_I0_O)        0.306    12.995 r  sig_hex[3]_i_214/O
                         net (fo=1, routed)           0.000    12.995    sig_hex[3]_i_214_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.393 r  sig_hex_reg[3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    13.393    sig_hex_reg[3]_i_143_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.616 r  sig_hex_reg[3]_i_74/O[0]
                         net (fo=3, routed)           0.654    14.270    sig_hex_reg[3]_i_74_n_7
    SLICE_X4Y31          LUT3 (Prop_lut3_I1_O)        0.299    14.569 r  sig_hex[3]_i_140/O
                         net (fo=1, routed)           0.000    14.569    sig_hex[3]_i_140_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.967 r  sig_hex_reg[3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    14.967    sig_hex_reg[3]_i_73_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.238 r  sig_hex_reg[3]_i_43/CO[0]
                         net (fo=4, routed)           0.349    15.587    sig_hex_reg[3]_i_43_n_3
    SLICE_X1Y32          LUT5 (Prop_lut5_I3_O)        0.373    15.960 r  sig_hex[0]_i_4/O
                         net (fo=1, routed)           0.149    16.109    sig_hex[0]_i_4_n_0
    SLICE_X1Y32          LUT6 (Prop_lut6_I5_O)        0.124    16.233 r  sig_hex[0]_i_2/O
                         net (fo=1, routed)           0.426    16.659    counter/sig_hex_reg[0]
    SLICE_X0Y32          LUT6 (Prop_lut6_I2_O)        0.124    16.783 r  counter/sig_hex[0]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    16.783    counter_n_108
    SLICE_X0Y32          FDRE                                         r  sig_hex_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.514    14.886    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y32          FDRE                                         r  sig_hex_reg[0]/C
                         clock pessimism              0.259    15.145    
                         clock uncertainty           -0.035    15.109    
    SLICE_X0Y32          FDRE (Setup_fdre_C_D)        0.029    15.138    sig_hex_reg[0]
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                         -16.783    
  -------------------------------------------------------------------
                         slack                                 -1.645    

Slack (VIOLATED) :        -1.526ns  (required time - arrival time)
  Source:                 sig_state_reg[1]_replica_6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sig_hex_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.500ns  (logic 6.016ns (52.311%)  route 5.484ns (47.689%))
  Logic Levels:           23  (CARRY4=13 LUT2=2 LUT3=2 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.617     5.169    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y25          FDRE                                         r  sig_state_reg[1]_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.456     5.625 f  sig_state_reg[1]_replica_6/Q
                         net (fo=12, routed)          0.587     6.212    sig_state_reg_n_0_[1]_repN_6
    SLICE_X5Y24          LUT3 (Prop_lut3_I2_O)        0.124     6.336 r  sig_hex[1]_i_353/O
                         net (fo=1, routed)           0.403     6.739    sig_hex[1]_i_353_n_0
    SLICE_X5Y24          LUT6 (Prop_lut6_I1_O)        0.124     6.863 f  sig_hex[1]_i_254/O
                         net (fo=5, routed)           0.521     7.384    sig_hex[1]_i_254_n_0
    SLICE_X6Y23          LUT6 (Prop_lut6_I2_O)        0.124     7.508 r  sig_hex[1]_i_160_comp_4/O
                         net (fo=47, routed)          0.570     8.078    p_0_in[5]
    SLICE_X7Y21          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.585 r  sig_hex_reg[1]_i_570/CO[3]
                         net (fo=1, routed)           0.000     8.585    sig_hex_reg[1]_i_570_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.807 r  sig_hex_reg[1]_i_514/O[0]
                         net (fo=2, routed)           0.764     9.571    sig_hex_reg[1]_i_514_n_7
    SLICE_X6Y25          LUT2 (Prop_lut2_I0_O)        0.328     9.899 r  sig_hex[1]_i_505/O
                         net (fo=2, routed)           0.708    10.607    sig_hex[1]_i_505_n_0
    SLICE_X6Y25          LUT4 (Prop_lut4_I3_O)        0.331    10.938 r  sig_hex[1]_i_509/O
                         net (fo=1, routed)           0.000    10.938    sig_hex[1]_i_509_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.314 r  sig_hex_reg[1]_i_426/CO[3]
                         net (fo=1, routed)           0.000    11.314    sig_hex_reg[1]_i_426_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.431 r  sig_hex_reg[1]_i_331/CO[3]
                         net (fo=1, routed)           0.000    11.431    sig_hex_reg[1]_i_331_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.548 r  sig_hex_reg[1]_i_237/CO[3]
                         net (fo=1, routed)           0.000    11.548    sig_hex_reg[1]_i_237_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.665 r  sig_hex_reg[1]_i_150/CO[3]
                         net (fo=1, routed)           0.000    11.665    sig_hex_reg[1]_i_150_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.782 r  sig_hex_reg[1]_i_76/CO[3]
                         net (fo=1, routed)           0.000    11.782    sig_hex_reg[1]_i_76_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.899 r  sig_hex_reg[1]_i_43/CO[3]
                         net (fo=1, routed)           0.000    11.899    sig_hex_reg[1]_i_43_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.222 r  sig_hex_reg[3]_i_42/O[1]
                         net (fo=5, routed)           0.467    12.689    sig_hex_reg[3]_i_42_n_6
    SLICE_X5Y30          LUT2 (Prop_lut2_I0_O)        0.306    12.995 r  sig_hex[3]_i_214/O
                         net (fo=1, routed)           0.000    12.995    sig_hex[3]_i_214_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.393 r  sig_hex_reg[3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    13.393    sig_hex_reg[3]_i_143_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.616 r  sig_hex_reg[3]_i_74/O[0]
                         net (fo=3, routed)           0.654    14.270    sig_hex_reg[3]_i_74_n_7
    SLICE_X4Y31          LUT3 (Prop_lut3_I1_O)        0.299    14.569 r  sig_hex[3]_i_140/O
                         net (fo=1, routed)           0.000    14.569    sig_hex[3]_i_140_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.967 r  sig_hex_reg[3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    14.967    sig_hex_reg[3]_i_73_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.238 r  sig_hex_reg[3]_i_43/CO[0]
                         net (fo=4, routed)           0.490    15.728    sig_hex_reg[3]_i_43_n_3
    SLICE_X0Y34          LUT6 (Prop_lut6_I5_O)        0.373    16.101 r  sig_hex[1]_i_11_comp/O
                         net (fo=1, routed)           0.159    16.260    sig_hex[1]_i_11_n_0
    SLICE_X0Y34          LUT6 (Prop_lut6_I4_O)        0.124    16.384 r  sig_hex[1]_i_4_comp/O
                         net (fo=1, routed)           0.161    16.545    counter/sig_hex_reg[1]_1
    SLICE_X0Y34          LUT6 (Prop_lut6_I2_O)        0.124    16.669 r  counter/sig_hex[1]_i_1_comp/O
                         net (fo=1, routed)           0.000    16.669    counter_n_107
    SLICE_X0Y34          FDRE                                         r  sig_hex_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.516    14.888    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y34          FDRE                                         r  sig_hex_reg[1]/C
                         clock pessimism              0.259    15.147    
                         clock uncertainty           -0.035    15.111    
    SLICE_X0Y34          FDRE (Setup_fdre_C_D)        0.032    15.143    sig_hex_reg[1]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                         -16.669    
  -------------------------------------------------------------------
                         slack                                 -1.526    

Slack (MET) :             4.201ns  (required time - arrival time)
  Source:                 counter/clk_en1/sig_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/clk_en1/sig_cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.200ns  (logic 1.076ns (20.693%)  route 4.124ns (79.307%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 14.803 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.566     5.118    counter/clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y43         FDRE                                         r  counter/clk_en1/sig_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.456     5.574 r  counter/clk_en1/sig_cnt_reg[3]/Q
                         net (fo=2, routed)           0.692     6.266    counter/clk_en1/sig_cnt_reg[3]
    SLICE_X34Y43         LUT4 (Prop_lut4_I2_O)        0.124     6.390 r  counter/clk_en1/sig_cnt[0]_i_9/O
                         net (fo=1, routed)           0.663     7.054    counter/clk_en1/sig_cnt[0]_i_9_n_0
    SLICE_X34Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.178 r  counter/clk_en1/sig_cnt[0]_i_8/O
                         net (fo=1, routed)           0.663     7.841    counter/clk_en1/sig_cnt[0]_i_8_n_0
    SLICE_X34Y45         LUT5 (Prop_lut5_I4_O)        0.124     7.965 r  counter/clk_en1/sig_cnt[0]_i_7/O
                         net (fo=1, routed)           0.663     8.628    counter/clk_en1/sig_cnt[0]_i_7_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.752 r  counter/clk_en1/sig_cnt[0]_i_4/O
                         net (fo=1, routed)           0.417     9.170    counter/clk_en1/sig_cnt[0]_i_4_n_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I3_O)        0.124     9.294 r  counter/clk_en1/sig_cnt[0]_i_1/O
                         net (fo=32, routed)          1.024    10.318    counter/clk_en1/sig_cnt[0]_i_1_n_0
    SLICE_X35Y50         FDRE                                         r  counter/clk_en1/sig_cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.432    14.803    counter/clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  counter/clk_en1/sig_cnt_reg[28]/C
                         clock pessimism              0.180    14.983    
                         clock uncertainty           -0.035    14.948    
    SLICE_X35Y50         FDRE (Setup_fdre_C_R)       -0.429    14.519    counter/clk_en1/sig_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         14.519    
                         arrival time                         -10.318    
  -------------------------------------------------------------------
                         slack                                  4.201    

Slack (MET) :             4.201ns  (required time - arrival time)
  Source:                 counter/clk_en1/sig_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/clk_en1/sig_cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.200ns  (logic 1.076ns (20.693%)  route 4.124ns (79.307%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 14.803 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.566     5.118    counter/clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y43         FDRE                                         r  counter/clk_en1/sig_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.456     5.574 r  counter/clk_en1/sig_cnt_reg[3]/Q
                         net (fo=2, routed)           0.692     6.266    counter/clk_en1/sig_cnt_reg[3]
    SLICE_X34Y43         LUT4 (Prop_lut4_I2_O)        0.124     6.390 r  counter/clk_en1/sig_cnt[0]_i_9/O
                         net (fo=1, routed)           0.663     7.054    counter/clk_en1/sig_cnt[0]_i_9_n_0
    SLICE_X34Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.178 r  counter/clk_en1/sig_cnt[0]_i_8/O
                         net (fo=1, routed)           0.663     7.841    counter/clk_en1/sig_cnt[0]_i_8_n_0
    SLICE_X34Y45         LUT5 (Prop_lut5_I4_O)        0.124     7.965 r  counter/clk_en1/sig_cnt[0]_i_7/O
                         net (fo=1, routed)           0.663     8.628    counter/clk_en1/sig_cnt[0]_i_7_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.752 r  counter/clk_en1/sig_cnt[0]_i_4/O
                         net (fo=1, routed)           0.417     9.170    counter/clk_en1/sig_cnt[0]_i_4_n_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I3_O)        0.124     9.294 r  counter/clk_en1/sig_cnt[0]_i_1/O
                         net (fo=32, routed)          1.024    10.318    counter/clk_en1/sig_cnt[0]_i_1_n_0
    SLICE_X35Y50         FDRE                                         r  counter/clk_en1/sig_cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.432    14.803    counter/clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  counter/clk_en1/sig_cnt_reg[29]/C
                         clock pessimism              0.180    14.983    
                         clock uncertainty           -0.035    14.948    
    SLICE_X35Y50         FDRE (Setup_fdre_C_R)       -0.429    14.519    counter/clk_en1/sig_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         14.519    
                         arrival time                         -10.318    
  -------------------------------------------------------------------
                         slack                                  4.201    

Slack (MET) :             4.201ns  (required time - arrival time)
  Source:                 counter/clk_en1/sig_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/clk_en1/sig_cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.200ns  (logic 1.076ns (20.693%)  route 4.124ns (79.307%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 14.803 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.566     5.118    counter/clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y43         FDRE                                         r  counter/clk_en1/sig_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.456     5.574 r  counter/clk_en1/sig_cnt_reg[3]/Q
                         net (fo=2, routed)           0.692     6.266    counter/clk_en1/sig_cnt_reg[3]
    SLICE_X34Y43         LUT4 (Prop_lut4_I2_O)        0.124     6.390 r  counter/clk_en1/sig_cnt[0]_i_9/O
                         net (fo=1, routed)           0.663     7.054    counter/clk_en1/sig_cnt[0]_i_9_n_0
    SLICE_X34Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.178 r  counter/clk_en1/sig_cnt[0]_i_8/O
                         net (fo=1, routed)           0.663     7.841    counter/clk_en1/sig_cnt[0]_i_8_n_0
    SLICE_X34Y45         LUT5 (Prop_lut5_I4_O)        0.124     7.965 r  counter/clk_en1/sig_cnt[0]_i_7/O
                         net (fo=1, routed)           0.663     8.628    counter/clk_en1/sig_cnt[0]_i_7_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.752 r  counter/clk_en1/sig_cnt[0]_i_4/O
                         net (fo=1, routed)           0.417     9.170    counter/clk_en1/sig_cnt[0]_i_4_n_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I3_O)        0.124     9.294 r  counter/clk_en1/sig_cnt[0]_i_1/O
                         net (fo=32, routed)          1.024    10.318    counter/clk_en1/sig_cnt[0]_i_1_n_0
    SLICE_X35Y50         FDRE                                         r  counter/clk_en1/sig_cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.432    14.803    counter/clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  counter/clk_en1/sig_cnt_reg[30]/C
                         clock pessimism              0.180    14.983    
                         clock uncertainty           -0.035    14.948    
    SLICE_X35Y50         FDRE (Setup_fdre_C_R)       -0.429    14.519    counter/clk_en1/sig_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         14.519    
                         arrival time                         -10.318    
  -------------------------------------------------------------------
                         slack                                  4.201    

Slack (MET) :             4.546ns  (required time - arrival time)
  Source:                 counter/clk_en1/sig_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/clk_en1/sig_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.990ns  (logic 1.076ns (21.564%)  route 3.914ns (78.436%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.566     5.118    counter/clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y43         FDRE                                         r  counter/clk_en1/sig_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.456     5.574 r  counter/clk_en1/sig_cnt_reg[3]/Q
                         net (fo=2, routed)           0.692     6.266    counter/clk_en1/sig_cnt_reg[3]
    SLICE_X34Y43         LUT4 (Prop_lut4_I2_O)        0.124     6.390 r  counter/clk_en1/sig_cnt[0]_i_9/O
                         net (fo=1, routed)           0.663     7.054    counter/clk_en1/sig_cnt[0]_i_9_n_0
    SLICE_X34Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.178 r  counter/clk_en1/sig_cnt[0]_i_8/O
                         net (fo=1, routed)           0.663     7.841    counter/clk_en1/sig_cnt[0]_i_8_n_0
    SLICE_X34Y45         LUT5 (Prop_lut5_I4_O)        0.124     7.965 r  counter/clk_en1/sig_cnt[0]_i_7/O
                         net (fo=1, routed)           0.663     8.628    counter/clk_en1/sig_cnt[0]_i_7_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.752 r  counter/clk_en1/sig_cnt[0]_i_4/O
                         net (fo=1, routed)           0.417     9.170    counter/clk_en1/sig_cnt[0]_i_4_n_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I3_O)        0.124     9.294 r  counter/clk_en1/sig_cnt[0]_i_1/O
                         net (fo=32, routed)          0.814    10.108    counter/clk_en1/sig_cnt[0]_i_1_n_0
    SLICE_X35Y43         FDRE                                         r  counter/clk_en1/sig_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.447    14.819    counter/clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y43         FDRE                                         r  counter/clk_en1/sig_cnt_reg[0]/C
                         clock pessimism              0.299    15.118    
                         clock uncertainty           -0.035    15.082    
    SLICE_X35Y43         FDRE (Setup_fdre_C_R)       -0.429    14.653    counter/clk_en1/sig_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                         -10.108    
  -------------------------------------------------------------------
                         slack                                  4.546    

Slack (MET) :             4.546ns  (required time - arrival time)
  Source:                 counter/clk_en1/sig_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/clk_en1/sig_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.990ns  (logic 1.076ns (21.564%)  route 3.914ns (78.436%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.566     5.118    counter/clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y43         FDRE                                         r  counter/clk_en1/sig_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.456     5.574 r  counter/clk_en1/sig_cnt_reg[3]/Q
                         net (fo=2, routed)           0.692     6.266    counter/clk_en1/sig_cnt_reg[3]
    SLICE_X34Y43         LUT4 (Prop_lut4_I2_O)        0.124     6.390 r  counter/clk_en1/sig_cnt[0]_i_9/O
                         net (fo=1, routed)           0.663     7.054    counter/clk_en1/sig_cnt[0]_i_9_n_0
    SLICE_X34Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.178 r  counter/clk_en1/sig_cnt[0]_i_8/O
                         net (fo=1, routed)           0.663     7.841    counter/clk_en1/sig_cnt[0]_i_8_n_0
    SLICE_X34Y45         LUT5 (Prop_lut5_I4_O)        0.124     7.965 r  counter/clk_en1/sig_cnt[0]_i_7/O
                         net (fo=1, routed)           0.663     8.628    counter/clk_en1/sig_cnt[0]_i_7_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.752 r  counter/clk_en1/sig_cnt[0]_i_4/O
                         net (fo=1, routed)           0.417     9.170    counter/clk_en1/sig_cnt[0]_i_4_n_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I3_O)        0.124     9.294 r  counter/clk_en1/sig_cnt[0]_i_1/O
                         net (fo=32, routed)          0.814    10.108    counter/clk_en1/sig_cnt[0]_i_1_n_0
    SLICE_X35Y43         FDRE                                         r  counter/clk_en1/sig_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.447    14.819    counter/clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y43         FDRE                                         r  counter/clk_en1/sig_cnt_reg[1]/C
                         clock pessimism              0.299    15.118    
                         clock uncertainty           -0.035    15.082    
    SLICE_X35Y43         FDRE (Setup_fdre_C_R)       -0.429    14.653    counter/clk_en1/sig_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                         -10.108    
  -------------------------------------------------------------------
                         slack                                  4.546    

Slack (MET) :             4.546ns  (required time - arrival time)
  Source:                 counter/clk_en1/sig_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/clk_en1/sig_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.990ns  (logic 1.076ns (21.564%)  route 3.914ns (78.436%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.566     5.118    counter/clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y43         FDRE                                         r  counter/clk_en1/sig_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.456     5.574 r  counter/clk_en1/sig_cnt_reg[3]/Q
                         net (fo=2, routed)           0.692     6.266    counter/clk_en1/sig_cnt_reg[3]
    SLICE_X34Y43         LUT4 (Prop_lut4_I2_O)        0.124     6.390 r  counter/clk_en1/sig_cnt[0]_i_9/O
                         net (fo=1, routed)           0.663     7.054    counter/clk_en1/sig_cnt[0]_i_9_n_0
    SLICE_X34Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.178 r  counter/clk_en1/sig_cnt[0]_i_8/O
                         net (fo=1, routed)           0.663     7.841    counter/clk_en1/sig_cnt[0]_i_8_n_0
    SLICE_X34Y45         LUT5 (Prop_lut5_I4_O)        0.124     7.965 r  counter/clk_en1/sig_cnt[0]_i_7/O
                         net (fo=1, routed)           0.663     8.628    counter/clk_en1/sig_cnt[0]_i_7_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.752 r  counter/clk_en1/sig_cnt[0]_i_4/O
                         net (fo=1, routed)           0.417     9.170    counter/clk_en1/sig_cnt[0]_i_4_n_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I3_O)        0.124     9.294 r  counter/clk_en1/sig_cnt[0]_i_1/O
                         net (fo=32, routed)          0.814    10.108    counter/clk_en1/sig_cnt[0]_i_1_n_0
    SLICE_X35Y43         FDRE                                         r  counter/clk_en1/sig_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.447    14.819    counter/clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y43         FDRE                                         r  counter/clk_en1/sig_cnt_reg[2]/C
                         clock pessimism              0.299    15.118    
                         clock uncertainty           -0.035    15.082    
    SLICE_X35Y43         FDRE (Setup_fdre_C_R)       -0.429    14.653    counter/clk_en1/sig_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                         -10.108    
  -------------------------------------------------------------------
                         slack                                  4.546    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 counter/clk_en1/sig_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/clk_en1/sig_cnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.355ns (75.068%)  route 0.118ns (24.932%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.565     1.478    counter/clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  counter/clk_en1/sig_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  counter/clk_en1/sig_cnt_reg[27]/Q
                         net (fo=2, routed)           0.117     1.737    counter/clk_en1/sig_cnt_reg[27]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.897 r  counter/clk_en1/sig_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.897    counter/clk_en1/sig_cnt_reg[24]_i_1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.951 r  counter/clk_en1/sig_cnt_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.951    counter/clk_en1/sig_cnt_reg[28]_i_1_n_7
    SLICE_X35Y50         FDRE                                         r  counter/clk_en1/sig_cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.827     1.986    counter/clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  counter/clk_en1/sig_cnt_reg[28]/C
                         clock pessimism             -0.245     1.741    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.846    counter/clk_en1/sig_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 counter/clk_en1/sig_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/clk_en1/sig_cnt_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.366ns (75.635%)  route 0.118ns (24.365%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.565     1.478    counter/clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  counter/clk_en1/sig_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  counter/clk_en1/sig_cnt_reg[27]/Q
                         net (fo=2, routed)           0.117     1.737    counter/clk_en1/sig_cnt_reg[27]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.897 r  counter/clk_en1/sig_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.897    counter/clk_en1/sig_cnt_reg[24]_i_1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.962 r  counter/clk_en1/sig_cnt_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.962    counter/clk_en1/sig_cnt_reg[28]_i_1_n_5
    SLICE_X35Y50         FDRE                                         r  counter/clk_en1/sig_cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.827     1.986    counter/clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  counter/clk_en1/sig_cnt_reg[30]/C
                         clock pessimism             -0.245     1.741    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.846    counter/clk_en1/sig_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 counter/clk_en1/sig_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/clk_en1/sig_cnt_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.832%)  route 0.118ns (23.168%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.565     1.478    counter/clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  counter/clk_en1/sig_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  counter/clk_en1/sig_cnt_reg[27]/Q
                         net (fo=2, routed)           0.117     1.737    counter/clk_en1/sig_cnt_reg[27]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.897 r  counter/clk_en1/sig_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.897    counter/clk_en1/sig_cnt_reg[24]_i_1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.987 r  counter/clk_en1/sig_cnt_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.987    counter/clk_en1/sig_cnt_reg[28]_i_1_n_6
    SLICE_X35Y50         FDRE                                         r  counter/clk_en1/sig_cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.827     1.986    counter/clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  counter/clk_en1/sig_cnt_reg[29]/C
                         clock pessimism             -0.245     1.741    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.846    counter/clk_en1/sig_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 counter/clk_en1/sig_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/clk_en1/sig_cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.565     1.478    counter/clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  counter/clk_en1/sig_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  counter/clk_en1/sig_cnt_reg[19]/Q
                         net (fo=2, routed)           0.117     1.736    counter/clk_en1/sig_cnt_reg[19]
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.844 r  counter/clk_en1/sig_cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.844    counter/clk_en1/sig_cnt_reg[16]_i_1_n_4
    SLICE_X35Y47         FDRE                                         r  counter/clk_en1/sig_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.834     1.992    counter/clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  counter/clk_en1/sig_cnt_reg[19]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.105     1.583    counter/clk_en1/sig_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 counter/clk_en1/sig_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/clk_en1/sig_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.564     1.477    counter/clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  counter/clk_en1/sig_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  counter/clk_en1/sig_cnt_reg[15]/Q
                         net (fo=2, routed)           0.117     1.736    counter/clk_en1/sig_cnt_reg[15]
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.844 r  counter/clk_en1/sig_cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.844    counter/clk_en1/sig_cnt_reg[12]_i_1_n_4
    SLICE_X35Y46         FDRE                                         r  counter/clk_en1/sig_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.833     1.991    counter/clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  counter/clk_en1/sig_cnt_reg[15]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.105     1.582    counter/clk_en1/sig_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 counter/clk_en1/sig_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/clk_en1/sig_cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.565     1.478    counter/clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  counter/clk_en1/sig_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  counter/clk_en1/sig_cnt_reg[27]/Q
                         net (fo=2, routed)           0.117     1.737    counter/clk_en1/sig_cnt_reg[27]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.845 r  counter/clk_en1/sig_cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.845    counter/clk_en1/sig_cnt_reg[24]_i_1_n_4
    SLICE_X35Y49         FDRE                                         r  counter/clk_en1/sig_cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.834     1.992    counter/clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  counter/clk_en1/sig_cnt_reg[27]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X35Y49         FDRE (Hold_fdre_C_D)         0.105     1.583    counter/clk_en1/sig_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 counter/clk_en1/sig_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/clk_en1/sig_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.564     1.477    counter/clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  counter/clk_en1/sig_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  counter/clk_en1/sig_cnt_reg[11]/Q
                         net (fo=2, routed)           0.119     1.738    counter/clk_en1/sig_cnt_reg[11]
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.846 r  counter/clk_en1/sig_cnt_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.846    counter/clk_en1/sig_cnt_reg[8]_i_1__1_n_4
    SLICE_X35Y45         FDRE                                         r  counter/clk_en1/sig_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.833     1.991    counter/clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  counter/clk_en1/sig_cnt_reg[11]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.105     1.582    counter/clk_en1/sig_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 counter/clk_en1/sig_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/clk_en1/sig_cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.565     1.478    counter/clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y48         FDRE                                         r  counter/clk_en1/sig_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  counter/clk_en1/sig_cnt_reg[23]/Q
                         net (fo=2, routed)           0.119     1.739    counter/clk_en1/sig_cnt_reg[23]
    SLICE_X35Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.847 r  counter/clk_en1/sig_cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.847    counter/clk_en1/sig_cnt_reg[20]_i_1_n_4
    SLICE_X35Y48         FDRE                                         r  counter/clk_en1/sig_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.834     1.992    counter/clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y48         FDRE                                         r  counter/clk_en1/sig_cnt_reg[23]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X35Y48         FDRE (Hold_fdre_C_D)         0.105     1.583    counter/clk_en1/sig_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 counter/clk_en1/sig_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/clk_en1/sig_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.564     1.477    counter/clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y43         FDRE                                         r  counter/clk_en1/sig_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  counter/clk_en1/sig_cnt_reg[3]/Q
                         net (fo=2, routed)           0.119     1.738    counter/clk_en1/sig_cnt_reg[3]
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.846 r  counter/clk_en1/sig_cnt_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.846    counter/clk_en1/sig_cnt_reg[0]_i_2_n_4
    SLICE_X35Y43         FDRE                                         r  counter/clk_en1/sig_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.833     1.991    counter/clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y43         FDRE                                         r  counter/clk_en1/sig_cnt_reg[3]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X35Y43         FDRE (Hold_fdre_C_D)         0.105     1.582    counter/clk_en1/sig_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 counter/clk_en1/sig_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/clk_en1/sig_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.564     1.477    counter/clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y44         FDRE                                         r  counter/clk_en1/sig_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  counter/clk_en1/sig_cnt_reg[7]/Q
                         net (fo=2, routed)           0.119     1.738    counter/clk_en1/sig_cnt_reg[7]
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.846 r  counter/clk_en1/sig_cnt_reg[4]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.846    counter/clk_en1/sig_cnt_reg[4]_i_1__1_n_4
    SLICE_X35Y44         FDRE                                         r  counter/clk_en1/sig_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.833     1.991    counter/clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y44         FDRE                                         r  counter/clk_en1/sig_cnt_reg[7]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X35Y44         FDRE (Hold_fdre_C_D)         0.105     1.582    counter/clk_en1/sig_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y38     AN_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y38     AN_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y36     AN_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y38     AN_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y38     AN_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y34     AN_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y37     AN_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y36     AN_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y33     sig_hex_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y36     AN_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y35     p_drive_7seg.iterator_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y35     p_drive_7seg.iterator_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y35     p_drive_7seg.iterator_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y36     p_drive_7seg.iterator_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y36     p_drive_7seg.iterator_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y36     p_drive_7seg.iterator_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y36     p_drive_7seg.iterator_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y37     p_drive_7seg.iterator_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y37     p_drive_7seg.iterator_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y38     AN_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y37     AN_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y24     sig_round_limit_from_switches_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y24     sig_round_limit_from_switches_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y24     sig_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y26     sig_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47    counter/clk_en1/sig_cnt_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47    counter/clk_en1/sig_cnt_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47    counter/clk_en1/sig_cnt_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47    counter/clk_en1/sig_cnt_reg[19]/C



