Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Jan 11 15:07:40 2024
| Host         : DESKTOP-UC70HET running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                       Violations  
---------  --------  --------------------------------  ----------  
HPDR-1     Warning   Port pin direction inconsistency  4           
TIMING-18  Warning   Missing input or output delay     12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.530        0.000                      0                   72        0.228        0.000                      0                   72        4.500        0.000                       0                    61  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.530        0.000                      0                   72        0.228        0.000                      0                   72        4.500        0.000                       0                    61  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.530ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.228ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.530ns  (required time - arrival time)
  Source:                 avg/sec_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            avg/minute_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.982ns  (logic 0.854ns (21.445%)  route 3.128ns (78.555%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.633     5.154    avg/CLK
    SLICE_X58Y12         FDCE                                         r  avg/sec_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y12         FDCE (Prop_fdce_C_Q)         0.456     5.610 f  avg/sec_counter_reg[2]/Q
                         net (fo=2, routed)           0.967     6.578    avg/sec_counter[2]
    SLICE_X58Y15         LUT4 (Prop_lut4_I0_O)        0.124     6.702 f  avg/sec_counter[31]_i_8/O
                         net (fo=1, routed)           0.416     7.118    avg/sec_counter[31]_i_8_n_0
    SLICE_X58Y13         LUT6 (Prop_lut6_I4_O)        0.124     7.242 r  avg/sec_counter[31]_i_5/O
                         net (fo=34, routed)          1.228     8.470    avg/sec_counter[31]_i_5_n_0
    SLICE_X61Y17         LUT5 (Prop_lut5_I3_O)        0.150     8.620 r  avg/minute[5]_i_1/O
                         net (fo=6, routed)           0.517     9.136    avg/minute
    SLICE_X62Y20         FDCE                                         r  avg/minute_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.508    14.849    avg/CLK
    SLICE_X62Y20         FDCE                                         r  avg/minute_reg[0]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X62Y20         FDCE (Setup_fdce_C_CE)      -0.407    14.667    avg/minute_reg[0]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                          -9.136    
  -------------------------------------------------------------------
                         slack                                  5.530    

Slack (MET) :             5.530ns  (required time - arrival time)
  Source:                 avg/sec_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            avg/minute_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.982ns  (logic 0.854ns (21.445%)  route 3.128ns (78.555%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.633     5.154    avg/CLK
    SLICE_X58Y12         FDCE                                         r  avg/sec_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y12         FDCE (Prop_fdce_C_Q)         0.456     5.610 f  avg/sec_counter_reg[2]/Q
                         net (fo=2, routed)           0.967     6.578    avg/sec_counter[2]
    SLICE_X58Y15         LUT4 (Prop_lut4_I0_O)        0.124     6.702 f  avg/sec_counter[31]_i_8/O
                         net (fo=1, routed)           0.416     7.118    avg/sec_counter[31]_i_8_n_0
    SLICE_X58Y13         LUT6 (Prop_lut6_I4_O)        0.124     7.242 r  avg/sec_counter[31]_i_5/O
                         net (fo=34, routed)          1.228     8.470    avg/sec_counter[31]_i_5_n_0
    SLICE_X61Y17         LUT5 (Prop_lut5_I3_O)        0.150     8.620 r  avg/minute[5]_i_1/O
                         net (fo=6, routed)           0.517     9.136    avg/minute
    SLICE_X62Y20         FDCE                                         r  avg/minute_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.508    14.849    avg/CLK
    SLICE_X62Y20         FDCE                                         r  avg/minute_reg[2]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X62Y20         FDCE (Setup_fdce_C_CE)      -0.407    14.667    avg/minute_reg[2]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                          -9.136    
  -------------------------------------------------------------------
                         slack                                  5.530    

Slack (MET) :             5.530ns  (required time - arrival time)
  Source:                 avg/sec_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            avg/minute_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.982ns  (logic 0.854ns (21.445%)  route 3.128ns (78.555%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.633     5.154    avg/CLK
    SLICE_X58Y12         FDCE                                         r  avg/sec_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y12         FDCE (Prop_fdce_C_Q)         0.456     5.610 f  avg/sec_counter_reg[2]/Q
                         net (fo=2, routed)           0.967     6.578    avg/sec_counter[2]
    SLICE_X58Y15         LUT4 (Prop_lut4_I0_O)        0.124     6.702 f  avg/sec_counter[31]_i_8/O
                         net (fo=1, routed)           0.416     7.118    avg/sec_counter[31]_i_8_n_0
    SLICE_X58Y13         LUT6 (Prop_lut6_I4_O)        0.124     7.242 r  avg/sec_counter[31]_i_5/O
                         net (fo=34, routed)          1.228     8.470    avg/sec_counter[31]_i_5_n_0
    SLICE_X61Y17         LUT5 (Prop_lut5_I3_O)        0.150     8.620 r  avg/minute[5]_i_1/O
                         net (fo=6, routed)           0.517     9.136    avg/minute
    SLICE_X62Y20         FDCE                                         r  avg/minute_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.508    14.849    avg/CLK
    SLICE_X62Y20         FDCE                                         r  avg/minute_reg[3]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X62Y20         FDCE (Setup_fdce_C_CE)      -0.407    14.667    avg/minute_reg[3]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                          -9.136    
  -------------------------------------------------------------------
                         slack                                  5.530    

Slack (MET) :             5.530ns  (required time - arrival time)
  Source:                 avg/sec_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            avg/minute_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.982ns  (logic 0.854ns (21.445%)  route 3.128ns (78.555%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.633     5.154    avg/CLK
    SLICE_X58Y12         FDCE                                         r  avg/sec_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y12         FDCE (Prop_fdce_C_Q)         0.456     5.610 f  avg/sec_counter_reg[2]/Q
                         net (fo=2, routed)           0.967     6.578    avg/sec_counter[2]
    SLICE_X58Y15         LUT4 (Prop_lut4_I0_O)        0.124     6.702 f  avg/sec_counter[31]_i_8/O
                         net (fo=1, routed)           0.416     7.118    avg/sec_counter[31]_i_8_n_0
    SLICE_X58Y13         LUT6 (Prop_lut6_I4_O)        0.124     7.242 r  avg/sec_counter[31]_i_5/O
                         net (fo=34, routed)          1.228     8.470    avg/sec_counter[31]_i_5_n_0
    SLICE_X61Y17         LUT5 (Prop_lut5_I3_O)        0.150     8.620 r  avg/minute[5]_i_1/O
                         net (fo=6, routed)           0.517     9.136    avg/minute
    SLICE_X62Y20         FDCE                                         r  avg/minute_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.508    14.849    avg/CLK
    SLICE_X62Y20         FDCE                                         r  avg/minute_reg[4]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X62Y20         FDCE (Setup_fdce_C_CE)      -0.407    14.667    avg/minute_reg[4]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                          -9.136    
  -------------------------------------------------------------------
                         slack                                  5.530    

Slack (MET) :             5.530ns  (required time - arrival time)
  Source:                 avg/sec_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            avg/minute_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.982ns  (logic 0.854ns (21.445%)  route 3.128ns (78.555%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.633     5.154    avg/CLK
    SLICE_X58Y12         FDCE                                         r  avg/sec_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y12         FDCE (Prop_fdce_C_Q)         0.456     5.610 f  avg/sec_counter_reg[2]/Q
                         net (fo=2, routed)           0.967     6.578    avg/sec_counter[2]
    SLICE_X58Y15         LUT4 (Prop_lut4_I0_O)        0.124     6.702 f  avg/sec_counter[31]_i_8/O
                         net (fo=1, routed)           0.416     7.118    avg/sec_counter[31]_i_8_n_0
    SLICE_X58Y13         LUT6 (Prop_lut6_I4_O)        0.124     7.242 r  avg/sec_counter[31]_i_5/O
                         net (fo=34, routed)          1.228     8.470    avg/sec_counter[31]_i_5_n_0
    SLICE_X61Y17         LUT5 (Prop_lut5_I3_O)        0.150     8.620 r  avg/minute[5]_i_1/O
                         net (fo=6, routed)           0.517     9.136    avg/minute
    SLICE_X62Y20         FDCE                                         r  avg/minute_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.508    14.849    avg/CLK
    SLICE_X62Y20         FDCE                                         r  avg/minute_reg[5]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X62Y20         FDCE (Setup_fdce_C_CE)      -0.407    14.667    avg/minute_reg[5]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                          -9.136    
  -------------------------------------------------------------------
                         slack                                  5.530    

Slack (MET) :             5.569ns  (required time - arrival time)
  Source:                 avg/sec_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            avg/minute_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.957ns  (logic 0.854ns (21.582%)  route 3.103ns (78.418%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.633     5.154    avg/CLK
    SLICE_X58Y12         FDCE                                         r  avg/sec_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y12         FDCE (Prop_fdce_C_Q)         0.456     5.610 f  avg/sec_counter_reg[2]/Q
                         net (fo=2, routed)           0.967     6.578    avg/sec_counter[2]
    SLICE_X58Y15         LUT4 (Prop_lut4_I0_O)        0.124     6.702 f  avg/sec_counter[31]_i_8/O
                         net (fo=1, routed)           0.416     7.118    avg/sec_counter[31]_i_8_n_0
    SLICE_X58Y13         LUT6 (Prop_lut6_I4_O)        0.124     7.242 r  avg/sec_counter[31]_i_5/O
                         net (fo=34, routed)          1.228     8.470    avg/sec_counter[31]_i_5_n_0
    SLICE_X61Y17         LUT5 (Prop_lut5_I3_O)        0.150     8.620 r  avg/minute[5]_i_1/O
                         net (fo=6, routed)           0.492     9.111    avg/minute
    SLICE_X61Y20         FDCE                                         r  avg/minute_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.507    14.848    avg/CLK
    SLICE_X61Y20         FDCE                                         r  avg/minute_reg[1]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X61Y20         FDCE (Setup_fdce_C_CE)      -0.407    14.680    avg/minute_reg[1]
  -------------------------------------------------------------------
                         required time                         14.680    
                         arrival time                          -9.111    
  -------------------------------------------------------------------
                         slack                                  5.569    

Slack (MET) :             5.647ns  (required time - arrival time)
  Source:                 avg/sec_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            avg/secunde_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.068ns  (logic 0.828ns (20.355%)  route 3.240ns (79.645%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.633     5.154    avg/CLK
    SLICE_X58Y12         FDCE                                         r  avg/sec_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y12         FDCE (Prop_fdce_C_Q)         0.456     5.610 f  avg/sec_counter_reg[2]/Q
                         net (fo=2, routed)           0.967     6.578    avg/sec_counter[2]
    SLICE_X58Y15         LUT4 (Prop_lut4_I0_O)        0.124     6.702 f  avg/sec_counter[31]_i_8/O
                         net (fo=1, routed)           0.416     7.118    avg/sec_counter[31]_i_8_n_0
    SLICE_X58Y13         LUT6 (Prop_lut6_I4_O)        0.124     7.242 r  avg/sec_counter[31]_i_5/O
                         net (fo=34, routed)          1.228     8.470    avg/sec_counter[31]_i_5_n_0
    SLICE_X61Y17         LUT4 (Prop_lut4_I0_O)        0.124     8.594 r  avg/secunde[5]_i_1/O
                         net (fo=6, routed)           0.628     9.222    avg/secunde
    SLICE_X62Y19         FDCE                                         r  avg/secunde_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.508    14.849    avg/CLK
    SLICE_X62Y19         FDCE                                         r  avg/secunde_reg[0]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X62Y19         FDCE (Setup_fdce_C_CE)      -0.205    14.869    avg/secunde_reg[0]
  -------------------------------------------------------------------
                         required time                         14.869    
                         arrival time                          -9.222    
  -------------------------------------------------------------------
                         slack                                  5.647    

Slack (MET) :             5.647ns  (required time - arrival time)
  Source:                 avg/sec_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            avg/secunde_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.068ns  (logic 0.828ns (20.355%)  route 3.240ns (79.645%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.633     5.154    avg/CLK
    SLICE_X58Y12         FDCE                                         r  avg/sec_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y12         FDCE (Prop_fdce_C_Q)         0.456     5.610 f  avg/sec_counter_reg[2]/Q
                         net (fo=2, routed)           0.967     6.578    avg/sec_counter[2]
    SLICE_X58Y15         LUT4 (Prop_lut4_I0_O)        0.124     6.702 f  avg/sec_counter[31]_i_8/O
                         net (fo=1, routed)           0.416     7.118    avg/sec_counter[31]_i_8_n_0
    SLICE_X58Y13         LUT6 (Prop_lut6_I4_O)        0.124     7.242 r  avg/sec_counter[31]_i_5/O
                         net (fo=34, routed)          1.228     8.470    avg/sec_counter[31]_i_5_n_0
    SLICE_X61Y17         LUT4 (Prop_lut4_I0_O)        0.124     8.594 r  avg/secunde[5]_i_1/O
                         net (fo=6, routed)           0.628     9.222    avg/secunde
    SLICE_X62Y19         FDCE                                         r  avg/secunde_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.508    14.849    avg/CLK
    SLICE_X62Y19         FDCE                                         r  avg/secunde_reg[1]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X62Y19         FDCE (Setup_fdce_C_CE)      -0.205    14.869    avg/secunde_reg[1]
  -------------------------------------------------------------------
                         required time                         14.869    
                         arrival time                          -9.222    
  -------------------------------------------------------------------
                         slack                                  5.647    

Slack (MET) :             5.647ns  (required time - arrival time)
  Source:                 avg/sec_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            avg/secunde_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.068ns  (logic 0.828ns (20.355%)  route 3.240ns (79.645%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.633     5.154    avg/CLK
    SLICE_X58Y12         FDCE                                         r  avg/sec_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y12         FDCE (Prop_fdce_C_Q)         0.456     5.610 f  avg/sec_counter_reg[2]/Q
                         net (fo=2, routed)           0.967     6.578    avg/sec_counter[2]
    SLICE_X58Y15         LUT4 (Prop_lut4_I0_O)        0.124     6.702 f  avg/sec_counter[31]_i_8/O
                         net (fo=1, routed)           0.416     7.118    avg/sec_counter[31]_i_8_n_0
    SLICE_X58Y13         LUT6 (Prop_lut6_I4_O)        0.124     7.242 r  avg/sec_counter[31]_i_5/O
                         net (fo=34, routed)          1.228     8.470    avg/sec_counter[31]_i_5_n_0
    SLICE_X61Y17         LUT4 (Prop_lut4_I0_O)        0.124     8.594 r  avg/secunde[5]_i_1/O
                         net (fo=6, routed)           0.628     9.222    avg/secunde
    SLICE_X62Y19         FDCE                                         r  avg/secunde_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.508    14.849    avg/CLK
    SLICE_X62Y19         FDCE                                         r  avg/secunde_reg[2]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X62Y19         FDCE (Setup_fdce_C_CE)      -0.205    14.869    avg/secunde_reg[2]
  -------------------------------------------------------------------
                         required time                         14.869    
                         arrival time                          -9.222    
  -------------------------------------------------------------------
                         slack                                  5.647    

Slack (MET) :             5.647ns  (required time - arrival time)
  Source:                 avg/sec_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            avg/secunde_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.068ns  (logic 0.828ns (20.355%)  route 3.240ns (79.645%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.633     5.154    avg/CLK
    SLICE_X58Y12         FDCE                                         r  avg/sec_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y12         FDCE (Prop_fdce_C_Q)         0.456     5.610 f  avg/sec_counter_reg[2]/Q
                         net (fo=2, routed)           0.967     6.578    avg/sec_counter[2]
    SLICE_X58Y15         LUT4 (Prop_lut4_I0_O)        0.124     6.702 f  avg/sec_counter[31]_i_8/O
                         net (fo=1, routed)           0.416     7.118    avg/sec_counter[31]_i_8_n_0
    SLICE_X58Y13         LUT6 (Prop_lut6_I4_O)        0.124     7.242 r  avg/sec_counter[31]_i_5/O
                         net (fo=34, routed)          1.228     8.470    avg/sec_counter[31]_i_5_n_0
    SLICE_X61Y17         LUT4 (Prop_lut4_I0_O)        0.124     8.594 r  avg/secunde[5]_i_1/O
                         net (fo=6, routed)           0.628     9.222    avg/secunde
    SLICE_X62Y19         FDCE                                         r  avg/secunde_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.508    14.849    avg/CLK
    SLICE_X62Y19         FDCE                                         r  avg/secunde_reg[4]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X62Y19         FDCE (Setup_fdce_C_CE)      -0.205    14.869    avg/secunde_reg[4]
  -------------------------------------------------------------------
                         required time                         14.869    
                         arrival time                          -9.222    
  -------------------------------------------------------------------
                         slack                                  5.647    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 avg/minute_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            avg/minute_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.770%)  route 0.166ns (47.231%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.586     1.469    avg/CLK
    SLICE_X62Y20         FDCE                                         r  avg/minute_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDCE (Prop_fdce_C_Q)         0.141     1.610 f  avg/minute_reg[3]/Q
                         net (fo=10, routed)          0.166     1.777    avg/min[3]
    SLICE_X61Y20         LUT6 (Prop_lut6_I3_O)        0.045     1.822 r  avg/minute[1]_i_1/O
                         net (fo=1, routed)           0.000     1.822    avg/minute[1]_i_1_n_0
    SLICE_X61Y20         FDCE                                         r  avg/minute_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.853     1.980    avg/CLK
    SLICE_X61Y20         FDCE                                         r  avg/minute_reg[1]/C
                         clock pessimism             -0.478     1.502    
    SLICE_X61Y20         FDCE (Hold_fdce_C_D)         0.091     1.593    avg/minute_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 avg/minute_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            avg/minute_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.357%)  route 0.191ns (50.643%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.585     1.468    avg/CLK
    SLICE_X61Y20         FDCE                                         r  avg/minute_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  avg/minute_reg[1]/Q
                         net (fo=9, routed)           0.191     1.800    avg/min[1]
    SLICE_X62Y20         LUT6 (Prop_lut6_I2_O)        0.045     1.845 r  avg/minute[4]_i_1/O
                         net (fo=1, routed)           0.000     1.845    avg/minute[4]_i_1_n_0
    SLICE_X62Y20         FDCE                                         r  avg/minute_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.855     1.982    avg/CLK
    SLICE_X62Y20         FDCE                                         r  avg/minute_reg[4]/C
                         clock pessimism             -0.478     1.504    
    SLICE_X62Y20         FDCE (Hold_fdce_C_D)         0.092     1.596    avg/minute_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 avg/minute_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            avg/minute_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.206%)  route 0.192ns (50.794%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.585     1.468    avg/CLK
    SLICE_X61Y20         FDCE                                         r  avg/minute_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  avg/minute_reg[1]/Q
                         net (fo=9, routed)           0.192     1.801    avg/min[1]
    SLICE_X62Y20         LUT6 (Prop_lut6_I3_O)        0.045     1.846 r  avg/minute[5]_i_2/O
                         net (fo=1, routed)           0.000     1.846    avg/minute[5]_i_2_n_0
    SLICE_X62Y20         FDCE                                         r  avg/minute_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.855     1.982    avg/CLK
    SLICE_X62Y20         FDCE                                         r  avg/minute_reg[5]/C
                         clock pessimism             -0.478     1.504    
    SLICE_X62Y20         FDCE (Hold_fdce_C_D)         0.092     1.596    avg/minute_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 seven_segment_display/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_display/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.590     1.473    seven_segment_display/CLK
    SLICE_X64Y16         FDRE                                         r  seven_segment_display/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y16         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  seven_segment_display/cnt_reg[6]/Q
                         net (fo=1, routed)           0.114     1.752    seven_segment_display/cnt_reg_n_0_[6]
    SLICE_X64Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.862 r  seven_segment_display/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.862    seven_segment_display/cnt_reg[4]_i_1_n_5
    SLICE_X64Y16         FDRE                                         r  seven_segment_display/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.859     1.986    seven_segment_display/CLK
    SLICE_X64Y16         FDRE                                         r  seven_segment_display/cnt_reg[6]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X64Y16         FDRE (Hold_fdre_C_D)         0.134     1.607    seven_segment_display/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 seven_segment_display/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_display/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.589     1.472    seven_segment_display/CLK
    SLICE_X64Y17         FDRE                                         r  seven_segment_display/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  seven_segment_display/cnt_reg[10]/Q
                         net (fo=1, routed)           0.114     1.751    seven_segment_display/cnt_reg_n_0_[10]
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.861 r  seven_segment_display/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.861    seven_segment_display/cnt_reg[8]_i_1_n_5
    SLICE_X64Y17         FDRE                                         r  seven_segment_display/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.858     1.985    seven_segment_display/CLK
    SLICE_X64Y17         FDRE                                         r  seven_segment_display/cnt_reg[10]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X64Y17         FDRE (Hold_fdre_C_D)         0.134     1.606    seven_segment_display/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 seven_segment_display/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_display/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.591     1.474    seven_segment_display/CLK
    SLICE_X64Y15         FDRE                                         r  seven_segment_display/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  seven_segment_display/cnt_reg[2]/Q
                         net (fo=1, routed)           0.114     1.753    seven_segment_display/cnt_reg_n_0_[2]
    SLICE_X64Y15         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.863 r  seven_segment_display/cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.863    seven_segment_display/cnt_reg[0]_i_1_n_5
    SLICE_X64Y15         FDRE                                         r  seven_segment_display/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.860     1.987    seven_segment_display/CLK
    SLICE_X64Y15         FDRE                                         r  seven_segment_display/cnt_reg[2]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X64Y15         FDRE (Hold_fdre_C_D)         0.134     1.608    seven_segment_display/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 avg/minute_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            avg/minute_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.227ns (65.513%)  route 0.119ns (34.487%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.586     1.469    avg/CLK
    SLICE_X62Y20         FDCE                                         r  avg/minute_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDCE (Prop_fdce_C_Q)         0.128     1.597 r  avg/minute_reg[2]/Q
                         net (fo=10, routed)          0.119     1.717    avg/min[2]
    SLICE_X62Y20         LUT6 (Prop_lut6_I4_O)        0.099     1.816 r  avg/minute[3]_i_1/O
                         net (fo=1, routed)           0.000     1.816    avg/minute[3]_i_1_n_0
    SLICE_X62Y20         FDCE                                         r  avg/minute_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.855     1.982    avg/CLK
    SLICE_X62Y20         FDCE                                         r  avg/minute_reg[3]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X62Y20         FDCE (Hold_fdce_C_D)         0.092     1.561    avg/minute_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 avg/secunde_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            avg/secunde_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.227ns (62.651%)  route 0.135ns (37.349%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.587     1.470    avg/CLK
    SLICE_X62Y19         FDCE                                         r  avg/secunde_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDCE (Prop_fdce_C_Q)         0.128     1.598 r  avg/secunde_reg[2]/Q
                         net (fo=11, routed)          0.135     1.733    avg/sec_out[2]
    SLICE_X62Y19         LUT6 (Prop_lut6_I4_O)        0.099     1.832 r  avg/secunde[4]_i_1/O
                         net (fo=1, routed)           0.000     1.832    avg/secunde[4]_i_1_n_0
    SLICE_X62Y19         FDCE                                         r  avg/secunde_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.856     1.983    avg/CLK
    SLICE_X62Y19         FDCE                                         r  avg/secunde_reg[4]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X62Y19         FDCE (Hold_fdce_C_D)         0.092     1.562    avg/secunde_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 avg/secunde_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            avg/secunde_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.829%)  route 0.180ns (49.170%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.587     1.470    avg/CLK
    SLICE_X62Y19         FDCE                                         r  avg/secunde_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  avg/secunde_reg[0]/Q
                         net (fo=8, routed)           0.180     1.791    avg/sec_out[0]
    SLICE_X62Y19         LUT6 (Prop_lut6_I0_O)        0.045     1.836 r  avg/secunde[5]_i_2/O
                         net (fo=1, routed)           0.000     1.836    avg/secunde[5]_i_2_n_0
    SLICE_X62Y19         FDCE                                         r  avg/secunde_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.856     1.983    avg/CLK
    SLICE_X62Y19         FDCE                                         r  avg/secunde_reg[5]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X62Y19         FDCE (Hold_fdce_C_D)         0.092     1.562    avg/secunde_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 avg/secunde_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            avg/secunde_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.670%)  route 0.181ns (49.330%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.587     1.470    avg/CLK
    SLICE_X62Y19         FDCE                                         r  avg/secunde_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  avg/secunde_reg[0]/Q
                         net (fo=8, routed)           0.181     1.792    avg/sec_out[0]
    SLICE_X62Y19         LUT6 (Prop_lut6_I5_O)        0.045     1.837 r  avg/secunde[1]_i_1/O
                         net (fo=1, routed)           0.000     1.837    avg/secunde[1]_i_1_n_0
    SLICE_X62Y19         FDCE                                         r  avg/secunde_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.856     1.983    avg/CLK
    SLICE_X62Y19         FDCE                                         r  avg/secunde_reg[1]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X62Y19         FDCE (Hold_fdce_C_D)         0.092     1.562    avg/secunde_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y20   avg/minute_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y20   avg/minute_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y20   avg/minute_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y20   avg/minute_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y20   avg/minute_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y20   avg/minute_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y15   avg/sec_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y13   avg/sec_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y13   avg/sec_counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y20   avg/minute_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y20   avg/minute_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   avg/minute_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   avg/minute_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y20   avg/minute_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y20   avg/minute_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y20   avg/minute_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y20   avg/minute_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y20   avg/minute_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y20   avg/minute_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y20   avg/minute_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y20   avg/minute_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   avg/minute_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   avg/minute_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y20   avg/minute_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y20   avg/minute_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y20   avg/minute_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y20   avg/minute_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y20   avg/minute_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y20   avg/minute_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 avg/secunde_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_div[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.773ns  (logic 4.977ns (50.926%)  route 4.796ns (49.074%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.626     5.147    avg/CLK
    SLICE_X62Y19         FDCE                                         r  avg/secunde_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDCE (Prop_fdce_C_Q)         0.419     5.566 r  avg/secunde_reg[2]/Q
                         net (fo=11, routed)          0.889     6.455    avg/sec_out[2]
    SLICE_X64Y19         LUT4 (Prop_lut4_I0_O)        0.327     6.782 r  avg/out_div_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           1.112     7.894    avg/out_div_OBUF[6]_inst_i_16_n_0
    SLICE_X63Y19         LUT6 (Prop_lut6_I1_O)        0.348     8.242 r  avg/out_div_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           1.079     9.321    avg/out_div_OBUF[6]_inst_i_6_n_0
    SLICE_X64Y19         LUT3 (Prop_lut3_I1_O)        0.150     9.471 r  avg/out_div_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.716    11.187    out_div_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.733    14.920 r  out_div_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.920    out_div[1]
    W6                                                                r  out_div[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 avg/secunde_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_div[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.700ns  (logic 4.955ns (51.078%)  route 4.746ns (48.922%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.626     5.147    avg/CLK
    SLICE_X62Y19         FDCE                                         r  avg/secunde_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDCE (Prop_fdce_C_Q)         0.419     5.566 f  avg/secunde_reg[2]/Q
                         net (fo=11, routed)          0.889     6.455    avg/sec_out[2]
    SLICE_X64Y19         LUT4 (Prop_lut4_I0_O)        0.327     6.782 f  avg/out_div_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           1.112     7.894    avg/out_div_OBUF[6]_inst_i_16_n_0
    SLICE_X63Y19         LUT6 (Prop_lut6_I1_O)        0.348     8.242 f  avg/out_div_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           1.028     9.271    avg/out_div_OBUF[6]_inst_i_6_n_0
    SLICE_X64Y20         LUT5 (Prop_lut5_I3_O)        0.146     9.417 r  avg/out_div_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.716    11.133    out_div_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.715    14.847 r  out_div_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.847    out_div[0]
    W7                                                                r  out_div[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 avg/secunde_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_div[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.640ns  (logic 4.999ns (51.861%)  route 4.641ns (48.139%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.626     5.147    avg/CLK
    SLICE_X62Y19         FDCE                                         r  avg/secunde_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDCE (Prop_fdce_C_Q)         0.419     5.566 r  avg/secunde_reg[2]/Q
                         net (fo=11, routed)          0.889     6.455    avg/sec_out[2]
    SLICE_X64Y19         LUT4 (Prop_lut4_I0_O)        0.327     6.782 r  avg/out_div_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           1.112     7.894    avg/out_div_OBUF[6]_inst_i_16_n_0
    SLICE_X63Y19         LUT6 (Prop_lut6_I1_O)        0.348     8.242 r  avg/out_div_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.627     8.869    avg/out_div_OBUF[6]_inst_i_6_n_0
    SLICE_X64Y20         LUT5 (Prop_lut5_I4_O)        0.150     9.019 r  avg/out_div_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.013    11.032    out_div_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.755    14.787 r  out_div_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.787    out_div[6]
    U7                                                                r  out_div[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 avg/secunde_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_div[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.495ns  (logic 4.738ns (49.899%)  route 4.757ns (50.101%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.626     5.147    avg/CLK
    SLICE_X62Y19         FDCE                                         r  avg/secunde_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDCE (Prop_fdce_C_Q)         0.419     5.566 f  avg/secunde_reg[2]/Q
                         net (fo=11, routed)          0.889     6.455    avg/sec_out[2]
    SLICE_X64Y19         LUT4 (Prop_lut4_I0_O)        0.327     6.782 f  avg/out_div_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           1.112     7.894    avg/out_div_OBUF[6]_inst_i_16_n_0
    SLICE_X63Y19         LUT6 (Prop_lut6_I1_O)        0.348     8.242 f  avg/out_div_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           1.079     9.321    avg/out_div_OBUF[6]_inst_i_6_n_0
    SLICE_X64Y19         LUT3 (Prop_lut3_I2_O)        0.124     9.445 r  avg/out_div_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.677    11.122    out_div_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    14.642 r  out_div_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.642    out_div[4]
    U5                                                                r  out_div[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 avg/secunde_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_div[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.456ns  (logic 4.754ns (50.269%)  route 4.703ns (49.731%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.626     5.147    avg/CLK
    SLICE_X62Y19         FDCE                                         r  avg/secunde_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDCE (Prop_fdce_C_Q)         0.419     5.566 r  avg/secunde_reg[2]/Q
                         net (fo=11, routed)          0.889     6.455    avg/sec_out[2]
    SLICE_X64Y19         LUT4 (Prop_lut4_I0_O)        0.327     6.782 r  avg/out_div_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           1.112     7.894    avg/out_div_OBUF[6]_inst_i_16_n_0
    SLICE_X63Y19         LUT6 (Prop_lut6_I1_O)        0.348     8.242 r  avg/out_div_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           1.028     9.271    avg/out_div_OBUF[6]_inst_i_6_n_0
    SLICE_X64Y20         LUT5 (Prop_lut5_I3_O)        0.124     9.395 r  avg/out_div_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.673    11.068    out_div_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    14.603 r  out_div_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.603    out_div[3]
    V8                                                                r  out_div[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 avg/minute_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_div[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.250ns  (logic 4.735ns (51.191%)  route 4.515ns (48.809%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.625     5.146    avg/CLK
    SLICE_X62Y20         FDCE                                         r  avg/minute_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDCE (Prop_fdce_C_Q)         0.419     5.565 r  avg/minute_reg[2]/Q
                         net (fo=10, routed)          0.906     6.472    avg/min[2]
    SLICE_X63Y20         LUT5 (Prop_lut5_I0_O)        0.325     6.797 r  avg/out_div_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.812     7.609    avg/out_div_OBUF[6]_inst_i_7_n_0
    SLICE_X63Y19         LUT6 (Prop_lut6_I0_O)        0.332     7.941 r  avg/out_div_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.992     8.932    avg/out_div_OBUF[6]_inst_i_2_n_0
    SLICE_X64Y20         LUT3 (Prop_lut3_I2_O)        0.124     9.056 r  avg/out_div_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.805    10.861    out_div_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    14.396 r  out_div_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.396    out_div[2]
    U8                                                                r  out_div[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 avg/secunde_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_div[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.065ns  (logic 4.722ns (52.097%)  route 4.342ns (47.903%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.626     5.147    avg/CLK
    SLICE_X62Y19         FDCE                                         r  avg/secunde_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDCE (Prop_fdce_C_Q)         0.419     5.566 r  avg/secunde_reg[2]/Q
                         net (fo=11, routed)          0.889     6.455    avg/sec_out[2]
    SLICE_X64Y19         LUT4 (Prop_lut4_I0_O)        0.327     6.782 r  avg/out_div_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           1.112     7.894    avg/out_div_OBUF[6]_inst_i_16_n_0
    SLICE_X63Y19         LUT6 (Prop_lut6_I1_O)        0.348     8.242 r  avg/out_div_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.627     8.869    avg/out_div_OBUF[6]_inst_i_6_n_0
    SLICE_X64Y20         LUT5 (Prop_lut5_I3_O)        0.124     8.993 r  avg/out_div_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.714    10.707    out_div_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    14.212 r  out_div_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.212    out_div[5]
    V5                                                                r  out_div[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_segment_display/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.711ns  (logic 4.397ns (57.024%)  route 3.314ns (42.976%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.627     5.148    seven_segment_display/CLK
    SLICE_X64Y18         FDRE                                         r  seven_segment_display/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  seven_segment_display/cnt_reg[14]/Q
                         net (fo=10, routed)          1.277     6.944    seven_segment_display/p_0_in[0]
    SLICE_X64Y23         LUT2 (Prop_lut2_I1_O)        0.152     7.096 r  seven_segment_display/an_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           2.036     9.132    seven_segment_display_n_6
    U2                   OBUF (Prop_obuf_I_O)         3.727    12.859 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.859    an[0]
    U2                                                                r  an[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_segment_display/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.665ns  (logic 4.380ns (57.144%)  route 3.285ns (42.856%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.627     5.148    seven_segment_display/CLK
    SLICE_X64Y18         FDRE                                         r  seven_segment_display/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.518     5.666 f  seven_segment_display/cnt_reg[15]/Q
                         net (fo=10, routed)          1.448     7.114    seven_segment_display/p_0_in[1]
    SLICE_X65Y23         LUT2 (Prop_lut2_I0_O)        0.150     7.264 r  seven_segment_display/an_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           1.837     9.101    seven_segment_display_n_2
    W4                   OBUF (Prop_obuf_I_O)         3.712    12.814 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.814    an[3]
    W4                                                                r  an[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_segment_display/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.509ns  (logic 4.165ns (55.464%)  route 3.344ns (44.536%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.627     5.148    seven_segment_display/CLK
    SLICE_X64Y18         FDRE                                         r  seven_segment_display/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.518     5.666 f  seven_segment_display/cnt_reg[15]/Q
                         net (fo=10, routed)          1.448     7.114    seven_segment_display/p_0_in[1]
    SLICE_X65Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.238 r  seven_segment_display/an_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           1.896     9.135    seven_segment_display_n_3
    V4                   OBUF (Prop_obuf_I_O)         3.523    12.658 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.658    an[2]
    V4                                                                r  an[2] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 avg/secunde_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_div[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.108ns  (logic 1.452ns (68.880%)  route 0.656ns (31.120%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.587     1.470    avg/CLK
    SLICE_X62Y19         FDCE                                         r  avg/secunde_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  avg/secunde_reg[0]/Q
                         net (fo=8, routed)           0.110     1.721    avg/sec_out[0]
    SLICE_X63Y19         LUT6 (Prop_lut6_I1_O)        0.045     1.766 f  avg/out_div_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.218     1.984    avg/out_div_OBUF[6]_inst_i_2_n_0
    SLICE_X64Y19         LUT3 (Prop_lut3_I0_O)        0.045     2.029 r  avg/out_div_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.328     2.357    out_div_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.578 r  out_div_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.578    out_div[4]
    U5                                                                r  out_div[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 avg/secunde_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_div[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.191ns  (logic 1.467ns (66.971%)  route 0.724ns (33.029%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.587     1.470    avg/CLK
    SLICE_X62Y19         FDCE                                         r  avg/secunde_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  avg/secunde_reg[5]/Q
                         net (fo=11, routed)          0.221     1.832    avg/sec_out[5]
    SLICE_X64Y20         LUT6 (Prop_lut6_I3_O)        0.045     1.877 r  avg/out_div_OBUF[6]_inst_i_3/O
                         net (fo=4, routed)           0.175     2.052    avg/out_div_OBUF[6]_inst_i_3_n_0
    SLICE_X64Y20         LUT5 (Prop_lut5_I0_O)        0.045     2.097 r  avg/out_div_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.328     2.425    out_div_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.661 r  out_div_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.661    out_div[3]
    V8                                                                r  out_div[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 avg/secunde_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_div[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.194ns  (logic 1.437ns (65.466%)  route 0.758ns (34.534%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.587     1.470    avg/CLK
    SLICE_X62Y19         FDCE                                         r  avg/secunde_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  avg/secunde_reg[5]/Q
                         net (fo=11, routed)          0.221     1.832    avg/sec_out[5]
    SLICE_X64Y20         LUT6 (Prop_lut6_I3_O)        0.045     1.877 r  avg/out_div_OBUF[6]_inst_i_3/O
                         net (fo=4, routed)           0.179     2.056    avg/out_div_OBUF[6]_inst_i_3_n_0
    SLICE_X64Y20         LUT5 (Prop_lut5_I1_O)        0.045     2.101 r  avg/out_div_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.358     2.459    out_div_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.664 r  out_div_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.664    out_div[5]
    V5                                                                r  out_div[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 avg/secunde_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_div[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.211ns  (logic 1.525ns (68.978%)  route 0.686ns (31.022%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.587     1.470    avg/CLK
    SLICE_X62Y19         FDCE                                         r  avg/secunde_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDCE (Prop_fdce_C_Q)         0.141     1.611 f  avg/secunde_reg[0]/Q
                         net (fo=8, routed)           0.110     1.721    avg/sec_out[0]
    SLICE_X63Y19         LUT6 (Prop_lut6_I1_O)        0.045     1.766 r  avg/out_div_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.218     1.984    avg/out_div_OBUF[6]_inst_i_2_n_0
    SLICE_X64Y19         LUT3 (Prop_lut3_I2_O)        0.043     2.027 r  avg/out_div_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.358     2.385    out_div_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.296     3.681 r  out_div_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.681    out_div[1]
    W6                                                                r  out_div[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_segment_display/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_div[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.211ns  (logic 1.490ns (67.377%)  route 0.721ns (32.623%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.588     1.471    seven_segment_display/CLK
    SLICE_X64Y18         FDRE                                         r  seven_segment_display/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  seven_segment_display/cnt_reg[15]/Q
                         net (fo=10, routed)          0.210     1.845    avg/p_0_in[1]
    SLICE_X63Y19         LUT6 (Prop_lut6_I4_O)        0.045     1.890 r  avg/out_div_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.125     2.015    avg/out_div_OBUF[6]_inst_i_6_n_0
    SLICE_X64Y20         LUT3 (Prop_lut3_I1_O)        0.045     2.060 r  avg/out_div_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.387     2.447    out_div_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.683 r  out_div_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.683    out_div[2]
    U8                                                                r  out_div[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_segment_display/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.249ns  (logic 1.409ns (62.656%)  route 0.840ns (37.344%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.588     1.471    seven_segment_display/CLK
    SLICE_X64Y18         FDRE                                         r  seven_segment_display/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.164     1.635 f  seven_segment_display/cnt_reg[14]/Q
                         net (fo=10, routed)          0.391     2.026    seven_segment_display/p_0_in[0]
    SLICE_X64Y23         LUT2 (Prop_lut2_I1_O)        0.045     2.071 r  seven_segment_display/an_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.449     2.520    seven_segment_display_n_5
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.720 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.720    an[1]
    U4                                                                r  an[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 avg/secunde_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_div[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.265ns  (logic 1.512ns (66.733%)  route 0.754ns (33.267%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.587     1.470    avg/CLK
    SLICE_X62Y19         FDCE                                         r  avg/secunde_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  avg/secunde_reg[5]/Q
                         net (fo=11, routed)          0.221     1.832    avg/sec_out[5]
    SLICE_X64Y20         LUT6 (Prop_lut6_I3_O)        0.045     1.877 r  avg/out_div_OBUF[6]_inst_i_3/O
                         net (fo=4, routed)           0.175     2.052    avg/out_div_OBUF[6]_inst_i_3_n_0
    SLICE_X64Y20         LUT5 (Prop_lut5_I0_O)        0.048     2.100 r  avg/out_div_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.358     2.458    out_div_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.278     3.736 r  out_div_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.736    out_div[0]
    W7                                                                r  out_div[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_segment_display/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.268ns  (logic 1.433ns (63.170%)  route 0.835ns (36.830%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.588     1.471    seven_segment_display/CLK
    SLICE_X64Y18         FDRE                                         r  seven_segment_display/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  seven_segment_display/cnt_reg[14]/Q
                         net (fo=10, routed)          0.386     2.021    seven_segment_display/p_0_in[0]
    SLICE_X65Y23         LUT2 (Prop_lut2_I0_O)        0.045     2.066 r  seven_segment_display/an_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.449     2.516    seven_segment_display_n_3
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.740 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.740    an[2]
    V4                                                                r  an[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_segment_display/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.295ns  (logic 1.483ns (64.649%)  route 0.811ns (35.351%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.588     1.471    seven_segment_display/CLK
    SLICE_X64Y18         FDRE                                         r  seven_segment_display/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.164     1.635 f  seven_segment_display/cnt_reg[14]/Q
                         net (fo=10, routed)          0.386     2.021    seven_segment_display/p_0_in[0]
    SLICE_X65Y23         LUT2 (Prop_lut2_I1_O)        0.046     2.067 r  seven_segment_display/an_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.425     2.492    seven_segment_display_n_2
    W4                   OBUF (Prop_obuf_I_O)         1.273     3.766 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.766    an[3]
    W4                                                                r  an[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 avg/secunde_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_div[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.422ns  (logic 1.534ns (63.350%)  route 0.888ns (36.650%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.587     1.470    avg/CLK
    SLICE_X62Y19         FDCE                                         r  avg/secunde_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  avg/secunde_reg[0]/Q
                         net (fo=8, routed)           0.110     1.721    avg/sec_out[0]
    SLICE_X63Y19         LUT6 (Prop_lut6_I1_O)        0.045     1.766 f  avg/out_div_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.291     2.057    avg/out_div_OBUF[6]_inst_i_2_n_0
    SLICE_X64Y20         LUT5 (Prop_lut5_I0_O)        0.043     2.100 r  avg/out_div_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.487     2.587    out_div_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.305     3.892 r  out_div_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.892    out_div[6]
    U7                                                                r  out_div[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            avg/minute_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.576ns  (logic 1.441ns (21.919%)  route 5.134ns (78.081%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=44, routed)          5.134     6.576    avg/AR[0]
    SLICE_X61Y20         FDCE                                         f  avg/minute_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.507     4.848    avg/CLK
    SLICE_X61Y20         FDCE                                         r  avg/minute_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            avg/minute_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.267ns  (logic 1.441ns (23.000%)  route 4.825ns (77.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=44, routed)          4.825     6.267    avg/AR[0]
    SLICE_X62Y20         FDCE                                         f  avg/minute_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.508     4.849    avg/CLK
    SLICE_X62Y20         FDCE                                         r  avg/minute_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            avg/minute_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.267ns  (logic 1.441ns (23.000%)  route 4.825ns (77.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=44, routed)          4.825     6.267    avg/AR[0]
    SLICE_X62Y20         FDCE                                         f  avg/minute_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.508     4.849    avg/CLK
    SLICE_X62Y20         FDCE                                         r  avg/minute_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            avg/minute_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.267ns  (logic 1.441ns (23.000%)  route 4.825ns (77.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=44, routed)          4.825     6.267    avg/AR[0]
    SLICE_X62Y20         FDCE                                         f  avg/minute_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.508     4.849    avg/CLK
    SLICE_X62Y20         FDCE                                         r  avg/minute_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            avg/minute_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.267ns  (logic 1.441ns (23.000%)  route 4.825ns (77.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=44, routed)          4.825     6.267    avg/AR[0]
    SLICE_X62Y20         FDCE                                         f  avg/minute_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.508     4.849    avg/CLK
    SLICE_X62Y20         FDCE                                         r  avg/minute_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            avg/minute_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.267ns  (logic 1.441ns (23.000%)  route 4.825ns (77.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=44, routed)          4.825     6.267    avg/AR[0]
    SLICE_X62Y20         FDCE                                         f  avg/minute_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.508     4.849    avg/CLK
    SLICE_X62Y20         FDCE                                         r  avg/minute_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            avg/secunde_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.118ns  (logic 1.441ns (23.557%)  route 4.677ns (76.443%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=44, routed)          4.677     6.118    avg/AR[0]
    SLICE_X62Y19         FDCE                                         f  avg/secunde_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.508     4.849    avg/CLK
    SLICE_X62Y19         FDCE                                         r  avg/secunde_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            avg/secunde_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.118ns  (logic 1.441ns (23.557%)  route 4.677ns (76.443%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=44, routed)          4.677     6.118    avg/AR[0]
    SLICE_X62Y19         FDCE                                         f  avg/secunde_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.508     4.849    avg/CLK
    SLICE_X62Y19         FDCE                                         r  avg/secunde_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            avg/secunde_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.118ns  (logic 1.441ns (23.557%)  route 4.677ns (76.443%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=44, routed)          4.677     6.118    avg/AR[0]
    SLICE_X62Y19         FDCE                                         f  avg/secunde_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.508     4.849    avg/CLK
    SLICE_X62Y19         FDCE                                         r  avg/secunde_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            avg/secunde_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.118ns  (logic 1.441ns (23.557%)  route 4.677ns (76.443%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=44, routed)          4.677     6.118    avg/AR[0]
    SLICE_X62Y19         FDCE                                         f  avg/secunde_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.508     4.849    avg/CLK
    SLICE_X62Y19         FDCE                                         r  avg/secunde_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            avg/sec_counter_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.506ns  (logic 0.210ns (13.915%)  route 1.296ns (86.085%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=44, routed)          1.296     1.506    avg/AR[0]
    SLICE_X58Y13         FDCE                                         f  avg/sec_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.859     1.986    avg/CLK
    SLICE_X58Y13         FDCE                                         r  avg/sec_counter_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            avg/sec_counter_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.506ns  (logic 0.210ns (13.915%)  route 1.296ns (86.085%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=44, routed)          1.296     1.506    avg/AR[0]
    SLICE_X58Y13         FDCE                                         f  avg/sec_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.859     1.986    avg/CLK
    SLICE_X58Y13         FDCE                                         r  avg/sec_counter_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            avg/sec_counter_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.506ns  (logic 0.210ns (13.915%)  route 1.296ns (86.085%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=44, routed)          1.296     1.506    avg/AR[0]
    SLICE_X58Y13         FDCE                                         f  avg/sec_counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.859     1.986    avg/CLK
    SLICE_X58Y13         FDCE                                         r  avg/sec_counter_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            avg/sec_counter_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.529ns  (logic 0.210ns (13.705%)  route 1.319ns (86.295%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=44, routed)          1.319     1.529    avg/AR[0]
    SLICE_X60Y12         FDCE                                         f  avg/sec_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.860     1.987    avg/CLK
    SLICE_X60Y12         FDCE                                         r  avg/sec_counter_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            avg/sec_counter_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.529ns  (logic 0.210ns (13.705%)  route 1.319ns (86.295%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=44, routed)          1.319     1.529    avg/AR[0]
    SLICE_X60Y12         FDCE                                         f  avg/sec_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.860     1.987    avg/CLK
    SLICE_X60Y12         FDCE                                         r  avg/sec_counter_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            avg/sec_counter_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.529ns  (logic 0.210ns (13.705%)  route 1.319ns (86.295%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=44, routed)          1.319     1.529    avg/AR[0]
    SLICE_X60Y12         FDCE                                         f  avg/sec_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.860     1.987    avg/CLK
    SLICE_X60Y12         FDCE                                         r  avg/sec_counter_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            avg/sec_counter_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.529ns  (logic 0.210ns (13.705%)  route 1.319ns (86.295%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=44, routed)          1.319     1.529    avg/AR[0]
    SLICE_X60Y12         FDCE                                         f  avg/sec_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.860     1.987    avg/CLK
    SLICE_X60Y12         FDCE                                         r  avg/sec_counter_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            avg/sec_counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.548ns  (logic 0.210ns (13.539%)  route 1.338ns (86.461%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=44, routed)          1.338     1.548    avg/AR[0]
    SLICE_X58Y12         FDCE                                         f  avg/sec_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.860     1.987    avg/CLK
    SLICE_X58Y12         FDCE                                         r  avg/sec_counter_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            avg/sec_counter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.548ns  (logic 0.210ns (13.539%)  route 1.338ns (86.461%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=44, routed)          1.338     1.548    avg/AR[0]
    SLICE_X58Y12         FDCE                                         f  avg/sec_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.860     1.987    avg/CLK
    SLICE_X58Y12         FDCE                                         r  avg/sec_counter_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            avg/sec_counter_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.548ns  (logic 0.210ns (13.539%)  route 1.338ns (86.461%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=44, routed)          1.338     1.548    avg/AR[0]
    SLICE_X58Y12         FDCE                                         f  avg/sec_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.860     1.987    avg/CLK
    SLICE_X58Y12         FDCE                                         r  avg/sec_counter_reg[6]/C





