

================================================================
== Vitis HLS Report for 'clusterOp2'
================================================================
* Date:           Fri Apr 28 03:36:29 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        cluster
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.155 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+----------+------+-----+---------+
        |                                                 |                                      |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
        |                     Instance                    |                Module                |   min   |   max   |    min    |    max   |  min | max |   Type  |
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+----------+------+-----+---------+
        |grp_clusterOp2_Pipeline_1_fu_196                 |clusterOp2_Pipeline_1                 |      362|      362|   3.620 us|  3.620 us|   362|  362|       no|
        |grp_clusterOp2_Pipeline_VITIS_LOOP_172_1_fu_202  |clusterOp2_Pipeline_VITIS_LOOP_172_1  |      362|      362|   3.620 us|  3.620 us|   362|  362|       no|
        |grp_dbscan_fu_222                                |dbscan                                |     1081|        ?|  10.810 us|         ?|  1081|    ?|       no|
        |grp_clusterOp2_Pipeline_VITIS_LOOP_201_3_fu_235  |clusterOp2_Pipeline_VITIS_LOOP_201_3  |        9|        ?|  90.000 ns|         ?|     9|    ?|       no|
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+----------+------+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_185_2  |        ?|        ?|     3 ~ ?|          -|          -|     ?|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 13 
8 --> 9 12 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 7 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 15 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 16 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (3.25ns)   --->   "%distances = alloca i64 1" [cluster2.cpp:165]   --->   Operation 17 'alloca' 'distances' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 18 [1/1] (2.32ns)   --->   "%visited = alloca i64 1" [cluster2.cpp:166]   --->   Operation 18 'alloca' 'visited' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 19 [1/1] (3.25ns)   --->   "%clusters_id = alloca i64 1"   --->   Operation 19 'alloca' 'clusters_id' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 360> <RAM>
ST_1 : Operation 20 [1/1] (3.25ns)   --->   "%clusters_members = alloca i64 1" [cluster2.cpp:167]   --->   Operation 20 'alloca' 'clusters_members' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 21 [1/1] (3.25ns)   --->   "%clusters_member_count = alloca i64 1"   --->   Operation 21 'alloca' 'clusters_member_count' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 360> <RAM>
ST_1 : Operation 22 [2/2] (0.00ns)   --->   "%call_ln0 = call void @clusterOp2_Pipeline_1, i1 %visited"   --->   Operation 22 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln185 = store i31 0, i31 %i_1" [cluster2.cpp:185]   --->   Operation 23 'store' 'store_ln185' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln185 = store i40 0, i40 %phi_mul" [cluster2.cpp:185]   --->   Operation 24 'store' 'store_ln185' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 25 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clusterOp2_Pipeline_1, i1 %visited"   --->   Operation 25 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 4.79>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 26 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [2/2] (4.79ns)   --->   "%call_ln0 = call void @clusterOp2_Pipeline_VITIS_LOOP_172_1, i32 %inStream_V_data_V, i4 %inStream_V_keep_V, i4 %inStream_V_strb_V, i2 %inStream_V_user_V, i1 %inStream_V_last_V, i5 %inStream_V_id_V, i6 %inStream_V_dest_V, i32 %distances, i1 %visited"   --->   Operation 27 'call' 'call_ln0' <Predicate = true> <Delay = 4.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 28 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clusterOp2_Pipeline_VITIS_LOOP_172_1, i32 %inStream_V_data_V, i4 %inStream_V_keep_V, i4 %inStream_V_strb_V, i2 %inStream_V_user_V, i1 %inStream_V_last_V, i5 %inStream_V_id_V, i6 %inStream_V_dest_V, i32 %distances, i1 %visited"   --->   Operation 28 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%empty_75 = wait i32 @_ssdm_op_Wait"   --->   Operation 29 'wait' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [2/2] (0.00ns)   --->   "%cluster_count = call i32 @dbscan, i32 %distances, i1 %visited, i5 %clusters_id, i9 %clusters_members, i32 %clusters_member_count, i18 %sin_values, i18 %cos_values" [cluster2.cpp:181]   --->   Operation 30 'call' 'cluster_count' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 31 [1/1] (0.00ns)   --->   "%spectopmodule_ln160 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10" [cluster2.cpp:160]   --->   Operation 31 'spectopmodule' 'spectopmodule_ln160' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inStream_V_data_V, i4 %inStream_V_keep_V, i4 %inStream_V_strb_V, i2 %inStream_V_user_V, i1 %inStream_V_last_V, i5 %inStream_V_id_V, i6 %inStream_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inStream_V_data_V"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %inStream_V_keep_V"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %inStream_V_strb_V"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %inStream_V_user_V"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %inStream_V_last_V"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %inStream_V_id_V"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %inStream_V_dest_V"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %outStream_V_data_V, i4 %outStream_V_keep_V, i4 %outStream_V_strb_V, i2 %outStream_V_user_V, i1 %outStream_V_last_V, i5 %outStream_V_id_V, i6 %outStream_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %outStream_V_data_V"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %outStream_V_keep_V"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %outStream_V_strb_V"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %outStream_V_user_V"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %outStream_V_last_V"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %outStream_V_id_V"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %outStream_V_dest_V"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln166 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %outStream_V_data_V, i4 %outStream_V_keep_V, i4 %outStream_V_strb_V, i2 %outStream_V_user_V, i1 %outStream_V_last_V, i5 %outStream_V_id_V, i6 %outStream_V_dest_V, void @empty_4" [cluster2.cpp:166]   --->   Operation 49 'specaxissidechannel' 'specaxissidechannel_ln166' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln166 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %inStream_V_data_V, i4 %inStream_V_keep_V, i4 %inStream_V_strb_V, i2 %inStream_V_user_V, i1 %inStream_V_last_V, i5 %inStream_V_id_V, i6 %inStream_V_dest_V, void @empty_5" [cluster2.cpp:166]   --->   Operation 50 'specaxissidechannel' 'specaxissidechannel_ln166' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/2] (0.00ns)   --->   "%cluster_count = call i32 @dbscan, i32 %distances, i1 %visited, i5 %clusters_id, i9 %clusters_members, i32 %clusters_member_count, i18 %sin_values, i18 %cos_values" [cluster2.cpp:181]   --->   Operation 51 'call' 'cluster_count' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln185 = br void %for.body12" [cluster2.cpp:185]   --->   Operation 52 'br' 'br_ln185' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%phi_mul_load = load i40 %phi_mul"   --->   Operation 53 'load' 'phi_mul_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%i = load i31 %i_1" [cluster2.cpp:185]   --->   Operation 54 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%empty_76 = trunc i40 %phi_mul_load"   --->   Operation 55 'trunc' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (2.87ns)   --->   "%next_mul = add i40 %phi_mul_load, i40 360"   --->   Operation 56 'add' 'next_mul' <Predicate = true> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln185_1 = zext i31 %i" [cluster2.cpp:185]   --->   Operation 57 'zext' 'zext_ln185_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (2.47ns)   --->   "%icmp_ln185 = icmp_slt  i32 %zext_ln185_1, i32 %cluster_count" [cluster2.cpp:185]   --->   Operation 58 'icmp' 'icmp_ln185' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 59 [1/1] (2.52ns)   --->   "%add_ln185 = add i31 %i, i31 1" [cluster2.cpp:185]   --->   Operation 59 'add' 'add_ln185' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln185 = br i1 %icmp_ln185, void %for.end63.loopexit, void %for.body12.split" [cluster2.cpp:185]   --->   Operation 60 'br' 'br_ln185' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln185 = zext i31 %i" [cluster2.cpp:185]   --->   Operation 61 'zext' 'zext_ln185' <Predicate = (icmp_ln185)> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%clusters_member_count_addr = getelementptr i32 %clusters_member_count, i64 0, i64 %zext_ln185" [cluster2.cpp:187]   --->   Operation 62 'getelementptr' 'clusters_member_count_addr' <Predicate = (icmp_ln185)> <Delay = 0.00>
ST_7 : Operation 63 [2/2] (3.25ns)   --->   "%clusters_member_count_load = load i9 %clusters_member_count_addr" [cluster2.cpp:187]   --->   Operation 63 'load' 'clusters_member_count_load' <Predicate = (icmp_ln185)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 360> <RAM>

State 8 <SV = 7> <Delay = 5.72>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%specloopname_ln185 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [cluster2.cpp:185]   --->   Operation 64 'specloopname' 'specloopname_ln185' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [1/2] (3.25ns)   --->   "%clusters_member_count_load = load i9 %clusters_member_count_addr" [cluster2.cpp:187]   --->   Operation 65 'load' 'clusters_member_count_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 360> <RAM>
ST_8 : Operation 66 [1/1] (2.47ns)   --->   "%icmp_ln187 = icmp_slt  i32 %clusters_member_count_load, i32 7" [cluster2.cpp:187]   --->   Operation 66 'icmp' 'icmp_ln187' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln187 = br i1 %icmp_ln187, void %VITIS_LOOP_201_3, void %for.inc61" [cluster2.cpp:187]   --->   Operation 67 'br' 'br_ln187' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%clusters_id_addr = getelementptr i5 %clusters_id, i64 0, i64 %zext_ln185" [cluster2.cpp:197]   --->   Operation 68 'getelementptr' 'clusters_id_addr' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_8 : Operation 69 [2/2] (3.25ns)   --->   "%tmp_id_V = load i9 %clusters_id_addr"   --->   Operation 69 'load' 'tmp_id_V' <Predicate = (!icmp_ln187)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 360> <RAM>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln201 = trunc i32 %clusters_member_count_load" [cluster2.cpp:201]   --->   Operation 70 'trunc' 'trunc_ln201' <Predicate = (!icmp_ln187)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 71 [1/2] (3.25ns)   --->   "%tmp_id_V = load i9 %clusters_id_addr"   --->   Operation 71 'load' 'tmp_id_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 360> <RAM>
ST_9 : Operation 72 [2/2] (0.00ns)   --->   "%write_ln258 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %outStream_V_data_V, i4 %outStream_V_keep_V, i4 %outStream_V_strb_V, i2 %outStream_V_user_V, i1 %outStream_V_last_V, i5 %outStream_V_id_V, i6 %outStream_V_dest_V, i32 720, i4 15, i4 15, i2 1, i1 0, i5 %tmp_id_V, i6 0"   --->   Operation 72 'write' 'write_ln258' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 73 [1/2] (0.00ns)   --->   "%write_ln258 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %outStream_V_data_V, i4 %outStream_V_keep_V, i4 %outStream_V_strb_V, i2 %outStream_V_user_V, i1 %outStream_V_last_V, i5 %outStream_V_id_V, i6 %outStream_V_dest_V, i32 720, i4 15, i4 15, i2 1, i1 0, i5 %tmp_id_V, i6 0"   --->   Operation 73 'write' 'write_ln258' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "%empty_77 = wait i32 @_ssdm_op_Wait"   --->   Operation 74 'wait' 'empty_77' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 5.36>
ST_11 : Operation 75 [2/2] (5.36ns)   --->   "%call_ln201 = call void @clusterOp2_Pipeline_VITIS_LOOP_201_3, i31 %trunc_ln201, i17 %empty_76, i9 %clusters_members, i5 %tmp_id_V, i32 %outStream_V_data_V, i4 %outStream_V_keep_V, i4 %outStream_V_strb_V, i2 %outStream_V_user_V, i1 %outStream_V_last_V, i5 %outStream_V_id_V, i6 %outStream_V_dest_V" [cluster2.cpp:201]   --->   Operation 75 'call' 'call_ln201' <Predicate = true> <Delay = 5.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 3.25>
ST_12 : Operation 76 [1/2] (3.25ns)   --->   "%call_ln201 = call void @clusterOp2_Pipeline_VITIS_LOOP_201_3, i31 %trunc_ln201, i17 %empty_76, i9 %clusters_members, i5 %tmp_id_V, i32 %outStream_V_data_V, i4 %outStream_V_keep_V, i4 %outStream_V_strb_V, i2 %outStream_V_user_V, i1 %outStream_V_last_V, i5 %outStream_V_id_V, i6 %outStream_V_dest_V" [cluster2.cpp:201]   --->   Operation 76 'call' 'call_ln201' <Predicate = (!icmp_ln187)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc61"   --->   Operation 77 'br' 'br_ln0' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_12 : Operation 78 [1/1] (1.58ns)   --->   "%store_ln185 = store i31 %add_ln185, i31 %i_1" [cluster2.cpp:185]   --->   Operation 78 'store' 'store_ln185' <Predicate = true> <Delay = 1.58>
ST_12 : Operation 79 [1/1] (1.58ns)   --->   "%store_ln185 = store i40 %next_mul, i40 %phi_mul" [cluster2.cpp:185]   --->   Operation 79 'store' 'store_ln185' <Predicate = true> <Delay = 1.58>
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln185 = br void %for.body12" [cluster2.cpp:185]   --->   Operation 80 'br' 'br_ln185' <Predicate = true> <Delay = 0.00>

State 13 <SV = 11> <Delay = 0.00>
ST_13 : Operation 81 [2/2] (0.00ns)   --->   "%write_ln258 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %outStream_V_data_V, i4 %outStream_V_keep_V, i4 %outStream_V_strb_V, i2 %outStream_V_user_V, i1 %outStream_V_last_V, i5 %outStream_V_id_V, i6 %outStream_V_dest_V, i32 0, i4 15, i4 15, i2 0, i1 1, i5 0, i6 0"   --->   Operation 81 'write' 'write_ln258' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 14 <SV = 12> <Delay = 0.00>
ST_14 : Operation 82 [1/2] (0.00ns)   --->   "%write_ln258 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %outStream_V_data_V, i4 %outStream_V_keep_V, i4 %outStream_V_strb_V, i2 %outStream_V_user_V, i1 %outStream_V_last_V, i5 %outStream_V_id_V, i6 %outStream_V_dest_V, i32 0, i4 15, i4 15, i2 0, i1 1, i5 0, i6 0"   --->   Operation 82 'write' 'write_ln258' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_14 : Operation 83 [1/1] (0.00ns)   --->   "%ret_ln223 = ret" [cluster2.cpp:223]   --->   Operation 83 'ret' 'ret_ln223' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inStream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sin_values]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ cos_values]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_mul                    (alloca             ) [ 011111111111100]
i_1                        (alloca             ) [ 011111111111100]
distances                  (alloca             ) [ 001111100000000]
visited                    (alloca             ) [ 001111100000000]
clusters_id                (alloca             ) [ 001111111111100]
clusters_members           (alloca             ) [ 001111111111100]
clusters_member_count      (alloca             ) [ 001111111111100]
store_ln185                (store              ) [ 000000000000000]
store_ln185                (store              ) [ 000000000000000]
call_ln0                   (call               ) [ 000000000000000]
empty                      (wait               ) [ 000000000000000]
call_ln0                   (call               ) [ 000000000000000]
empty_75                   (wait               ) [ 000000000000000]
spectopmodule_ln160        (spectopmodule      ) [ 000000000000000]
specinterface_ln0          (specinterface      ) [ 000000000000000]
specbitsmap_ln0            (specbitsmap        ) [ 000000000000000]
specbitsmap_ln0            (specbitsmap        ) [ 000000000000000]
specbitsmap_ln0            (specbitsmap        ) [ 000000000000000]
specbitsmap_ln0            (specbitsmap        ) [ 000000000000000]
specbitsmap_ln0            (specbitsmap        ) [ 000000000000000]
specbitsmap_ln0            (specbitsmap        ) [ 000000000000000]
specbitsmap_ln0            (specbitsmap        ) [ 000000000000000]
specinterface_ln0          (specinterface      ) [ 000000000000000]
specbitsmap_ln0            (specbitsmap        ) [ 000000000000000]
specbitsmap_ln0            (specbitsmap        ) [ 000000000000000]
specbitsmap_ln0            (specbitsmap        ) [ 000000000000000]
specbitsmap_ln0            (specbitsmap        ) [ 000000000000000]
specbitsmap_ln0            (specbitsmap        ) [ 000000000000000]
specbitsmap_ln0            (specbitsmap        ) [ 000000000000000]
specbitsmap_ln0            (specbitsmap        ) [ 000000000000000]
specinterface_ln0          (specinterface      ) [ 000000000000000]
specaxissidechannel_ln166  (specaxissidechannel) [ 000000000000000]
specaxissidechannel_ln166  (specaxissidechannel) [ 000000000000000]
cluster_count              (call               ) [ 000000011111100]
br_ln185                   (br                 ) [ 000000000000000]
phi_mul_load               (load               ) [ 000000000000000]
i                          (load               ) [ 000000000000000]
empty_76                   (trunc              ) [ 000000001111100]
next_mul                   (add                ) [ 000000001111100]
zext_ln185_1               (zext               ) [ 000000000000000]
icmp_ln185                 (icmp               ) [ 000000011111100]
add_ln185                  (add                ) [ 000000001111100]
br_ln185                   (br                 ) [ 000000000000000]
zext_ln185                 (zext               ) [ 000000001000000]
clusters_member_count_addr (getelementptr      ) [ 000000001000000]
specloopname_ln185         (specloopname       ) [ 000000000000000]
clusters_member_count_load (load               ) [ 000000000000000]
icmp_ln187                 (icmp               ) [ 000000011111100]
br_ln187                   (br                 ) [ 000000000000000]
clusters_id_addr           (getelementptr      ) [ 000000000100000]
trunc_ln201                (trunc              ) [ 000000000111100]
tmp_id_V                   (load               ) [ 000000011011100]
write_ln258                (write              ) [ 000000000000000]
empty_77                   (wait               ) [ 000000000000000]
call_ln201                 (call               ) [ 000000000000000]
br_ln0                     (br                 ) [ 000000000000000]
store_ln185                (store              ) [ 000000000000000]
store_ln185                (store              ) [ 000000000000000]
br_ln185                   (br                 ) [ 000000000000000]
write_ln258                (write              ) [ 000000000000000]
ret_ln223                  (ret                ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inStream_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inStream_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inStream_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="inStream_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="inStream_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="inStream_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="inStream_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="outStream_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="outStream_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="outStream_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="outStream_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="outStream_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="outStream_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="outStream_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="sin_values">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_values"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="cos_values">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cos_values"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="clusterOp2_Pipeline_1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="clusterOp2_Pipeline_VITIS_LOOP_172_1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dbscan"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="clusterOp2_Pipeline_VITIS_LOOP_201_3"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="phi_mul_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="i_1_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="distances_alloca_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="distances/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="visited_alloca_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="visited/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="clusters_id_alloca_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="clusters_id/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="clusters_members_alloca_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="9" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="clusters_members/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="clusters_member_count_alloca_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="clusters_member_count/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_write_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="0" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="0" index="2" bw="4" slack="0"/>
<pin id="140" dir="0" index="3" bw="4" slack="0"/>
<pin id="141" dir="0" index="4" bw="2" slack="0"/>
<pin id="142" dir="0" index="5" bw="1" slack="0"/>
<pin id="143" dir="0" index="6" bw="5" slack="0"/>
<pin id="144" dir="0" index="7" bw="6" slack="0"/>
<pin id="145" dir="0" index="8" bw="11" slack="0"/>
<pin id="146" dir="0" index="9" bw="1" slack="0"/>
<pin id="147" dir="0" index="10" bw="1" slack="0"/>
<pin id="148" dir="0" index="11" bw="1" slack="0"/>
<pin id="149" dir="0" index="12" bw="1" slack="0"/>
<pin id="150" dir="0" index="13" bw="5" slack="0"/>
<pin id="151" dir="0" index="14" bw="1" slack="0"/>
<pin id="152" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln258/9 write_ln258/13 "/>
</bind>
</comp>

<comp id="171" class="1004" name="clusters_member_count_addr_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="31" slack="0"/>
<pin id="175" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="clusters_member_count_addr/7 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_access_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="9" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="clusters_member_count_load/7 "/>
</bind>
</comp>

<comp id="183" class="1004" name="clusters_id_addr_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="31" slack="1"/>
<pin id="187" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="clusters_id_addr/8 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_access_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="9" slack="0"/>
<pin id="191" dir="0" index="1" bw="5" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_id_V/8 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_clusterOp2_Pipeline_1_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="0" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_clusterOp2_Pipeline_VITIS_LOOP_172_1_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="0" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="0" index="2" bw="4" slack="0"/>
<pin id="206" dir="0" index="3" bw="4" slack="0"/>
<pin id="207" dir="0" index="4" bw="2" slack="0"/>
<pin id="208" dir="0" index="5" bw="1" slack="0"/>
<pin id="209" dir="0" index="6" bw="5" slack="0"/>
<pin id="210" dir="0" index="7" bw="6" slack="0"/>
<pin id="211" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="212" dir="0" index="9" bw="1" slack="2147483647"/>
<pin id="213" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_dbscan_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="225" dir="0" index="2" bw="1" slack="2147483647"/>
<pin id="226" dir="0" index="3" bw="5" slack="2147483647"/>
<pin id="227" dir="0" index="4" bw="9" slack="2147483647"/>
<pin id="228" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="229" dir="0" index="6" bw="18" slack="0"/>
<pin id="230" dir="0" index="7" bw="18" slack="0"/>
<pin id="231" dir="1" index="8" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="cluster_count/5 "/>
</bind>
</comp>

<comp id="235" class="1004" name="grp_clusterOp2_Pipeline_VITIS_LOOP_201_3_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="0" slack="0"/>
<pin id="237" dir="0" index="1" bw="31" slack="3"/>
<pin id="238" dir="0" index="2" bw="17" slack="4"/>
<pin id="239" dir="0" index="3" bw="9" slack="2147483647"/>
<pin id="240" dir="0" index="4" bw="5" slack="2"/>
<pin id="241" dir="0" index="5" bw="32" slack="0"/>
<pin id="242" dir="0" index="6" bw="4" slack="0"/>
<pin id="243" dir="0" index="7" bw="4" slack="0"/>
<pin id="244" dir="0" index="8" bw="2" slack="0"/>
<pin id="245" dir="0" index="9" bw="1" slack="0"/>
<pin id="246" dir="0" index="10" bw="5" slack="0"/>
<pin id="247" dir="0" index="11" bw="6" slack="0"/>
<pin id="248" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln201/11 "/>
</bind>
</comp>

<comp id="257" class="1004" name="store_ln185_store_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="0"/>
<pin id="259" dir="0" index="1" bw="31" slack="0"/>
<pin id="260" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln185/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="store_ln185_store_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="0" index="1" bw="40" slack="0"/>
<pin id="265" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln185/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="phi_mul_load_load_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="40" slack="6"/>
<pin id="269" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul_load/7 "/>
</bind>
</comp>

<comp id="270" class="1004" name="i_load_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="31" slack="6"/>
<pin id="272" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/7 "/>
</bind>
</comp>

<comp id="273" class="1004" name="empty_76_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="40" slack="0"/>
<pin id="275" dir="1" index="1" bw="17" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_76/7 "/>
</bind>
</comp>

<comp id="277" class="1004" name="next_mul_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="40" slack="0"/>
<pin id="279" dir="0" index="1" bw="10" slack="0"/>
<pin id="280" dir="1" index="2" bw="40" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/7 "/>
</bind>
</comp>

<comp id="283" class="1004" name="zext_ln185_1_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="31" slack="0"/>
<pin id="285" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln185_1/7 "/>
</bind>
</comp>

<comp id="287" class="1004" name="icmp_ln185_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="31" slack="0"/>
<pin id="289" dir="0" index="1" bw="32" slack="1"/>
<pin id="290" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln185/7 "/>
</bind>
</comp>

<comp id="292" class="1004" name="add_ln185_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="31" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="1" index="2" bw="31" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln185/7 "/>
</bind>
</comp>

<comp id="298" class="1004" name="zext_ln185_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="31" slack="0"/>
<pin id="300" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln185/7 "/>
</bind>
</comp>

<comp id="303" class="1004" name="icmp_ln187_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="0"/>
<pin id="305" dir="0" index="1" bw="4" slack="0"/>
<pin id="306" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln187/8 "/>
</bind>
</comp>

<comp id="309" class="1004" name="trunc_ln201_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="0"/>
<pin id="311" dir="1" index="1" bw="31" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln201/8 "/>
</bind>
</comp>

<comp id="313" class="1004" name="store_ln185_store_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="31" slack="5"/>
<pin id="315" dir="0" index="1" bw="31" slack="11"/>
<pin id="316" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln185/12 "/>
</bind>
</comp>

<comp id="317" class="1004" name="store_ln185_store_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="40" slack="5"/>
<pin id="319" dir="0" index="1" bw="40" slack="11"/>
<pin id="320" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln185/12 "/>
</bind>
</comp>

<comp id="321" class="1005" name="phi_mul_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="40" slack="0"/>
<pin id="323" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul "/>
</bind>
</comp>

<comp id="328" class="1005" name="i_1_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="31" slack="0"/>
<pin id="330" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="335" class="1005" name="cluster_count_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="1"/>
<pin id="337" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cluster_count "/>
</bind>
</comp>

<comp id="340" class="1005" name="empty_76_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="17" slack="4"/>
<pin id="342" dir="1" index="1" bw="17" slack="4"/>
</pin_list>
<bind>
<opset="empty_76 "/>
</bind>
</comp>

<comp id="345" class="1005" name="next_mul_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="40" slack="5"/>
<pin id="347" dir="1" index="1" bw="40" slack="5"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="353" class="1005" name="add_ln185_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="31" slack="5"/>
<pin id="355" dir="1" index="1" bw="31" slack="5"/>
</pin_list>
<bind>
<opset="add_ln185 "/>
</bind>
</comp>

<comp id="358" class="1005" name="zext_ln185_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="64" slack="1"/>
<pin id="360" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln185 "/>
</bind>
</comp>

<comp id="363" class="1005" name="clusters_member_count_addr_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="9" slack="1"/>
<pin id="365" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="clusters_member_count_addr "/>
</bind>
</comp>

<comp id="368" class="1005" name="icmp_ln187_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="4"/>
<pin id="370" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln187 "/>
</bind>
</comp>

<comp id="372" class="1005" name="clusters_id_addr_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="9" slack="1"/>
<pin id="374" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="clusters_id_addr "/>
</bind>
</comp>

<comp id="377" class="1005" name="trunc_ln201_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="31" slack="3"/>
<pin id="379" dir="1" index="1" bw="31" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln201 "/>
</bind>
</comp>

<comp id="382" class="1005" name="tmp_id_V_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="5" slack="1"/>
<pin id="384" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_id_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="111"><net_src comp="32" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="32" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="34" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="34" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="34" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="34" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="34" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="153"><net_src comp="88" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="154"><net_src comp="14" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="155"><net_src comp="16" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="156"><net_src comp="18" pin="0"/><net_sink comp="136" pin=3"/></net>

<net id="157"><net_src comp="20" pin="0"/><net_sink comp="136" pin=4"/></net>

<net id="158"><net_src comp="22" pin="0"/><net_sink comp="136" pin=5"/></net>

<net id="159"><net_src comp="24" pin="0"/><net_sink comp="136" pin=6"/></net>

<net id="160"><net_src comp="26" pin="0"/><net_sink comp="136" pin=7"/></net>

<net id="161"><net_src comp="90" pin="0"/><net_sink comp="136" pin=8"/></net>

<net id="162"><net_src comp="92" pin="0"/><net_sink comp="136" pin=9"/></net>

<net id="163"><net_src comp="92" pin="0"/><net_sink comp="136" pin=10"/></net>

<net id="164"><net_src comp="94" pin="0"/><net_sink comp="136" pin=11"/></net>

<net id="165"><net_src comp="96" pin="0"/><net_sink comp="136" pin=12"/></net>

<net id="166"><net_src comp="98" pin="0"/><net_sink comp="136" pin=14"/></net>

<net id="167"><net_src comp="58" pin="0"/><net_sink comp="136" pin=8"/></net>

<net id="168"><net_src comp="102" pin="0"/><net_sink comp="136" pin=11"/></net>

<net id="169"><net_src comp="104" pin="0"/><net_sink comp="136" pin=12"/></net>

<net id="170"><net_src comp="106" pin="0"/><net_sink comp="136" pin=13"/></net>

<net id="176"><net_src comp="80" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="182"><net_src comp="171" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="188"><net_src comp="80" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="194"><net_src comp="189" pin="3"/><net_sink comp="136" pin=13"/></net>

<net id="195"><net_src comp="183" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="200"><net_src comp="36" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="120" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="214"><net_src comp="44" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="215"><net_src comp="0" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="216"><net_src comp="2" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="217"><net_src comp="4" pin="0"/><net_sink comp="202" pin=3"/></net>

<net id="218"><net_src comp="6" pin="0"/><net_sink comp="202" pin=4"/></net>

<net id="219"><net_src comp="8" pin="0"/><net_sink comp="202" pin=5"/></net>

<net id="220"><net_src comp="10" pin="0"/><net_sink comp="202" pin=6"/></net>

<net id="221"><net_src comp="12" pin="0"/><net_sink comp="202" pin=7"/></net>

<net id="232"><net_src comp="46" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="233"><net_src comp="28" pin="0"/><net_sink comp="222" pin=6"/></net>

<net id="234"><net_src comp="30" pin="0"/><net_sink comp="222" pin=7"/></net>

<net id="249"><net_src comp="100" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="250"><net_src comp="14" pin="0"/><net_sink comp="235" pin=5"/></net>

<net id="251"><net_src comp="16" pin="0"/><net_sink comp="235" pin=6"/></net>

<net id="252"><net_src comp="18" pin="0"/><net_sink comp="235" pin=7"/></net>

<net id="253"><net_src comp="20" pin="0"/><net_sink comp="235" pin=8"/></net>

<net id="254"><net_src comp="22" pin="0"/><net_sink comp="235" pin=9"/></net>

<net id="255"><net_src comp="24" pin="0"/><net_sink comp="235" pin=10"/></net>

<net id="256"><net_src comp="26" pin="0"/><net_sink comp="235" pin=11"/></net>

<net id="261"><net_src comp="38" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="266"><net_src comp="40" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="276"><net_src comp="267" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="281"><net_src comp="267" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="76" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="286"><net_src comp="270" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="291"><net_src comp="283" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="296"><net_src comp="270" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="78" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="301"><net_src comp="270" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="307"><net_src comp="177" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="86" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="312"><net_src comp="177" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="324"><net_src comp="108" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="326"><net_src comp="321" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="327"><net_src comp="321" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="331"><net_src comp="112" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="333"><net_src comp="328" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="334"><net_src comp="328" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="338"><net_src comp="222" pin="8"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="343"><net_src comp="273" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="348"><net_src comp="277" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="356"><net_src comp="292" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="361"><net_src comp="298" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="366"><net_src comp="171" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="371"><net_src comp="303" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="183" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="380"><net_src comp="309" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="385"><net_src comp="189" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="136" pin=13"/></net>

<net id="387"><net_src comp="382" pin="1"/><net_sink comp="235" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outStream_V_data_V | {10 11 12 14 }
	Port: outStream_V_keep_V | {10 11 12 14 }
	Port: outStream_V_strb_V | {10 11 12 14 }
	Port: outStream_V_user_V | {10 11 12 14 }
	Port: outStream_V_last_V | {10 11 12 14 }
	Port: outStream_V_id_V | {10 11 12 14 }
	Port: outStream_V_dest_V | {10 11 12 14 }
 - Input state : 
	Port: clusterOp2 : inStream_V_data_V | {3 4 }
	Port: clusterOp2 : inStream_V_keep_V | {3 4 }
	Port: clusterOp2 : inStream_V_strb_V | {3 4 }
	Port: clusterOp2 : inStream_V_user_V | {3 4 }
	Port: clusterOp2 : inStream_V_last_V | {3 4 }
	Port: clusterOp2 : inStream_V_id_V | {3 4 }
	Port: clusterOp2 : inStream_V_dest_V | {3 4 }
	Port: clusterOp2 : sin_values | {5 6 }
	Port: clusterOp2 : cos_values | {5 6 }
  - Chain level:
	State 1
		call_ln0 : 1
		store_ln185 : 1
		store_ln185 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
		empty_76 : 1
		next_mul : 1
		zext_ln185_1 : 1
		icmp_ln185 : 2
		add_ln185 : 1
		br_ln185 : 3
		zext_ln185 : 1
		clusters_member_count_addr : 2
		clusters_member_count_load : 3
	State 8
		icmp_ln187 : 1
		br_ln187 : 2
		tmp_id_V : 1
		trunc_ln201 : 1
	State 9
		write_ln258 : 1
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|                 Functional Unit                 |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |         grp_clusterOp2_Pipeline_1_fu_196        |    0    |    0    |    0    |    9    |    25   |    0    |
|   call   | grp_clusterOp2_Pipeline_VITIS_LOOP_172_1_fu_202 |    0    |    0    |    0    |    9    |    43   |    0    |
|          |                grp_dbscan_fu_222                |    1    |    21   |  48.833 |   4235  |   3937  |    0    |
|          | grp_clusterOp2_Pipeline_VITIS_LOOP_201_3_fu_235 |    0    |    0    |  1.588  |    53   |    88   |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|---------|---------|
|    add   |                 next_mul_fu_277                 |    0    |    0    |    0    |    0    |    47   |    0    |
|          |                 add_ln185_fu_292                |    0    |    0    |    0    |    0    |    38   |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   icmp   |                icmp_ln185_fu_287                |    0    |    0    |    0    |    0    |    18   |    0    |
|          |                icmp_ln187_fu_303                |    0    |    0    |    0    |    0    |    18   |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   write  |                 grp_write_fu_136                |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   trunc  |                 empty_76_fu_273                 |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                trunc_ln201_fu_309               |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   zext   |               zext_ln185_1_fu_283               |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                zext_ln185_fu_298                |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                                 |    1    |    21   |  50.421 |   4306  |   4214  |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+---------------------+--------+--------+--------+--------+
|                     |  BRAM  |   FF   |   LUT  |  URAM  |
+---------------------+--------+--------+--------+--------+
|     clusters_id     |    1   |    0   |    0   |    0   |
|clusters_member_count|    1   |    0   |    0   |    0   |
|   clusters_members  |   72   |    0   |    0   |    0   |
|      cos_values     |    1   |    0   |    0   |    -   |
|      distances      |    1   |    0   |    0   |    0   |
|      sin_values     |    1   |    0   |    0   |    -   |
|       visited       |    0   |    1   |    6   |    0   |
+---------------------+--------+--------+--------+--------+
|        Total        |   77   |    1   |    6   |    0   |
+---------------------+--------+--------+--------+--------+

* Register list:
+----------------------------------+--------+
|                                  |   FF   |
+----------------------------------+--------+
|         add_ln185_reg_353        |   31   |
|       cluster_count_reg_335      |   32   |
|     clusters_id_addr_reg_372     |    9   |
|clusters_member_count_addr_reg_363|    9   |
|         empty_76_reg_340         |   17   |
|            i_1_reg_328           |   31   |
|        icmp_ln187_reg_368        |    1   |
|         next_mul_reg_345         |   40   |
|          phi_mul_reg_321         |   40   |
|         tmp_id_V_reg_382         |    5   |
|        trunc_ln201_reg_377       |   31   |
|        zext_ln185_reg_358        |   64   |
+----------------------------------+--------+
|               Total              |   310  |
+----------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_136 |  p8  |   2  |  11  |   22   |
|  grp_write_fu_136 |  p11 |   2  |   1  |    2   |
|  grp_write_fu_136 |  p12 |   2  |   1  |    2   |
|  grp_write_fu_136 |  p13 |   3  |   5  |   15   ||    14   |
| grp_access_fu_177 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_189 |  p0  |   2  |   9  |   18   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   77   ||  9.6473 ||    32   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    1   |   21   |   50   |  4306  |  4214  |    0   |
|   Memory  |   77   |    -   |    -   |    1   |    6   |    0   |
|Multiplexer|    -   |    -   |    9   |    -   |   32   |    -   |
|  Register |    -   |    -   |    -   |   310  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   78   |   21   |   60   |  4617  |  4252  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
