// Seed: 646327012
module module_0 (
    input tri1 id_0,
    input tri1 id_1,
    output wand id_2,
    input wand id_3,
    input supply0 id_4,
    input wor id_5,
    input wor id_6,
    input wire id_7,
    input wor id_8,
    output tri0 id_9
);
  wire id_11;
  ;
  logic [-1 'b0 ==  -1 : -1 'd0] id_12;
endmodule
module module_1 #(
    parameter id_0 = 32'd51,
    parameter id_3 = 32'd21
) (
    input tri _id_0,
    input uwire id_1,
    input supply0 id_2,
    output wor _id_3,
    output supply0 id_4,
    input wand id_5,
    output supply1 id_6,
    input tri id_7,
    output supply1 id_8,
    input uwire id_9,
    output wand id_10,
    input tri0 id_11,
    output tri0 id_12
);
  logic [1 : id_0] id_14[1 : id_3];
  parameter id_15 = -1;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_8,
      id_5,
      id_11,
      id_9,
      id_7,
      id_11,
      id_11,
      id_8
  );
  assign id_12 = id_0;
endmodule
