

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    8 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
fa24d9d62d9e9d43df0eb292e3b27e2e  /home/scratch/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=bfs.cu
self exe links to: /home/scratch/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS
Running md5sum using "md5sum /home/scratch/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/scratch/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS > _cuobjdump_complete_output_7Hvs4Y"
Parsing file _cuobjdump_complete_output_7Hvs4Y
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: bfs.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S1_S2_i : hostFun 0x0x404fc4, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S1_S2_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x030 (_1.ptx:72) @%p1 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x068 (_1.ptx:79) @%p2 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0e0 (_1.ptx:97) @%p3 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x138 (_1.ptx:111) @%p4 bra $Lt_0_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c8 (_1.ptx:134) add.s32 %r11, %r11, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:137) @%p5 bra $Lt_0_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_lfOT32"
Running: cat _ptx_lfOT32 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_G9uF36
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_G9uF36 --output-file  /dev/null 2> _ptx_lfOT32info"
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' : regs=18, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_lfOT32 _ptx2_G9uF36 _ptx_lfOT32info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Reading File
Input file: ./data/graph65536.txt
Read File
Copied Everything to GPU memory

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(25,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 92160 (ipc=184.3) sim_rate=92160 (inst/sec) elapsed = 0:0:00:01 / Wed May  1 12:42:39 2019
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(68,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(37,0,0) tid=(253,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1265,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1265,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1265,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1265,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1266,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1267,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1268,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1269,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1271,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1271,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1271,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1271,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1272,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1273,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1274,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1275,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1277,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1277,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1277,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1277,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1278,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1279,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1280,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1281,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1283,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1283,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1283,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1283,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1284,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1285,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1285,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1285,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1286,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1286,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1287,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1287,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1289,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1290,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1290,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1290,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1291,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1292,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1292,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1293,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1295,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1295,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1295,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1295,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1296,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1296,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1296,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1297,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1297,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1298,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1298,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1299,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1300,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1301,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1301,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1301,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1301,0), 3 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1302,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1302,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1302,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1303,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1303,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1304,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1304,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1305,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1306,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1307,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1307,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1307,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1307,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1307,0), 1 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1308,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1308,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1308,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1309,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1309,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1310,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1310,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1311,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1312,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1313,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1313,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1313,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1313,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1314,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1314,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1315,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1315,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1315,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1316,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1319,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1319,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1319,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1319,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1320,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1320,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1320,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1321,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1321,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1321,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1321,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1321,0), 3 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1322,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1322,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1322,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1323,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1323,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1324,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1325,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1325,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1325,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1325,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1326,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1327,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1327,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1327,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1328,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1328,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1329,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1329,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1331,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1331,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1332,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1332,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1333,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1333,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1334,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1335,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1337,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1338,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1343,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1343,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1343,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1343,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1344,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1344,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1344,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1345,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1345,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1345,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1345,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1345,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1345,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1346,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1346,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1346,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1347,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1347,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1347,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1348,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1348,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1349,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1349,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1349,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1349,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1349,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1349,0), 1 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1350,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1351,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1352,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1353,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1354,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1358,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1358,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1359,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1360,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1363,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1364,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1374,0), 5 CTAs running
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(147,0,0) tid=(215,0,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1375,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1376,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1376,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1377,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1378,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(141,0,0) tid=(85,0,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 468616 (ipc=312.4) sim_rate=234308 (inst/sec) elapsed = 0:0:00:02 / Wed May  1 12:42:40 2019
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(158,0,0) tid=(149,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1758,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1759,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1768,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1769,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1778,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1779,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1780,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1780,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1781,0)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1781,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1782,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1782,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1783,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1784,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1795,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1796,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1798,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1798,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1798,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1799,0)
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1799,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1800,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1802,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1803,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1803,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1803,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1804,0)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1804,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1811,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1812,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1815,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1816,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1816,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1817,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1819,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1820,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1823,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1823,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1824,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1824,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1825,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1826,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1827,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1828,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1830,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1831,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1835,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1836,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1836,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1836,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1837,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1838,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1839,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1840,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1843,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1843,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1844,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1844,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1848,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1849,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1852,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1853,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1858,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1858,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1859,0)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1859,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1865,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1866,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1866,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1867,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1869,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1870,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1870,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1871,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1873,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1873,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1874,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1874,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1875,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1875,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(191,0,0) tid=(109,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1877,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1878,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1878,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1879,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1880,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1881,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1884,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1885,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1889,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1890,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1890,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1891,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1892,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1893,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1899,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1899,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1900,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1900,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1901,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1901,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1901,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1902,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1904,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1904,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1905,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1905,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1912,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1912,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1913,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1913,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1921,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1922,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1922,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1923,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1930,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1931,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1934,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1934,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1935,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1936,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1937,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1937,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1938,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1938,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1938,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1939,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1952,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1953,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1959,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1960,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1964,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1965,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1965,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1966,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1970,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1970,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1971,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1972,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1977,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1977,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1978,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1978,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1979,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1979,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1981,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1981,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1982,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1982,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1982,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1983,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1993,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1994,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(224,0,0) tid=(203,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1996,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1997,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1997,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2005,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2005,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (2021,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2021,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2026,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2027,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2029,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (2048,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2051,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2053,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2070,0), 5 CTAs running
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(248,0,0) tid=(171,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2200,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2210,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2212,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2214,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2223,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2244,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2249,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2257,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2257,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2269,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2272,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2272,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2281,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2285,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2285,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2296,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2300,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2303,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2308,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2314,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2321,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2326,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2328,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2337,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2340,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2349,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2353,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2353,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2353,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2357,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2357,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2357,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2359,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (2360,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2361,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2368,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2370,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2372,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2373,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2379,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2380,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2385,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2386,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2387,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2391,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2392,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2394,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2397,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2399,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2403,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (2404,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2405,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2409,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2416,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2418,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2419,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2420,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2429,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (2431,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2438,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (2439,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2440,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (2442,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2442,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2447,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2450,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2454,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (2454,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2455,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2456,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2458,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2459,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2461,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2461,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2463,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2469,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2475,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 917493 (ipc=367.0) sim_rate=305831 (inst/sec) elapsed = 0:0:00:03 / Wed May  1 12:42:41 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5947,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 1.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 5948
gpu_sim_insn = 917736
gpu_ipc =     154.2932
gpu_tot_sim_cycle = 5948
gpu_tot_sim_insn = 917736
gpu_tot_ipc =     154.2932
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 278
gpu_stall_icnt2sh    = 297
gpu_total_sim_rate=305912

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 19521
	L1I_total_cache_misses = 962
	L1I_total_cache_miss_rate = 0.0493
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6596
L1D_cache:
	L1D_cache_core[0]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[1]: Access = 196, Miss = 68, Miss_rate = 0.347, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[2]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[3]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[4]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[5]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[6]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[7]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[8]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[9]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[10]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[11]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[12]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[13]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[14]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_total_cache_accesses = 2116
	L1D_total_cache_misses = 548
	L1D_total_cache_miss_rate = 0.2590
	L1D_total_cache_pending_hits = 1536
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 4115
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1166
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3412
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3635
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3412
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 18559
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 962
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6596
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 
gpgpu_n_tot_thrd_icount = 990816
gpgpu_n_tot_w_icount = 30963
gpgpu_n_stall_shd_mem = 3412
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 523
gpgpu_n_mem_write_global = 26
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 26
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 131091
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3412
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3412
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7636	W0_Idle:18300	W0_Scoreboard:23431	W1:243	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:30720
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4184 {8:523,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1040 {40:26,}
traffic_breakdown_coretomem[INST_ACC_R] = 256 {8:32,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 71128 {136:523,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 208 {8:26,}
traffic_breakdown_memtocore[INST_ACC_R] = 4352 {136:32,}
maxmrqlatency = 20 
maxdqlatency = 0 
maxmflatency = 305 
averagemflatency = 259 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 5947 
mrq_lat_table:495 	11 	28 	12 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	29 	535 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	585 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	336 	193 	9 	0 	0 	0 	0 	2 	9 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        22        22         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1593         0      5929         0         0         0         0         0         0         0       946       907      1785      1750         0         0 
dram[1]:      1185         0         0         0         0         0         0         0         0         0       959       912      1751      1757         0      4000 
dram[2]:         0         0         0      3128         0      1632         0         0         0      4332       953       921      1760      1560         0         0 
dram[3]:         0         0         0      5127         0      4729         0         0         0         0       956       924      1796      1751         0         0 
dram[4]:         0      3926         0         0         0      5524         0         0         0         0      1294      2595      1779      1772      3197         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0       929       940      1768      1760      5597         0 
average row accesses per activate:
dram[0]:  1.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 22.000000 22.000000      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 24.000000 22.000000      -nan  3.000000 
dram[2]:      -nan      -nan      -nan  2.000000      -nan  1.000000      -nan      -nan      -nan  2.000000 20.000000 22.000000 22.000000 22.000000      -nan      -nan 
dram[3]:      -nan      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan      -nan 20.000000 22.000000 22.000000 20.000000      -nan      -nan 
dram[4]:      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan  8.333333 12.000000 22.000000 20.000000  2.000000      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 22.000000 20.000000  1.000000      -nan 
average row locality = 548/43 = 12.744186
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         0         1         0         0         0         0         0         0         0        20        22        22        22         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0        20        22        24        22         0         3 
dram[2]:         0         0         0         1         0         1         0         0         0         1        20        22        22        21         0         0 
dram[3]:         0         0         0         1         0         1         0         0         0         0        20        22        22        20         0         0 
dram[4]:         0         1         0         0         0         1         0         0         0         0        24        23        22        20         2         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        22        22        22        20         1         0 
total reads: 538
min_bank_accesses = 0!
chip skew: 93/86 = 1.08
number of total write accesses:
dram[0]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         1         0         0         0         0         0         1         0         0         0         1         0         0 
dram[3]:         0         0         0         1         0         1         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         1         0         0         0         1         0         0         0         0         1         1         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 10
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1045    none         125    none      none      none      none      none      none      none         263       263       275       260    none      none  
dram[1]:          0    none      none      none      none      none      none      none      none      none         278       265       260       265    none         260
dram[2]:     none      none      none         126    none         266    none      none      none         125       265       262       264       247    none      none  
dram[3]:     none      none      none         126    none         125    none      none      none      none         269       274       272       262    none      none  
dram[4]:     none         125    none      none      none         126    none      none      none      none         298       248       269       263       261    none  
dram[5]:     none      none      none      none      none      none      none      none      none      none         263       260       262       263       266    none  
maximum mf latency per bank:
dram[0]:        280         0       251         0         0         0         0         0         0         0       274       276       285       272         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       297       298       277       295         0       266
dram[2]:          0         0         0       252         0       266         0         0         0       251       277       283       286       278         0         0
dram[3]:          0         0         0       252         0       251         0         0         0         0       275       275       271       288         0         0
dram[4]:          0       251         0         0         0       252         0         0         0         0       299       268       305       286       265         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       297       267       292       285       266         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents
MSHR: tag=0x80234400, atomic=0 1 entries : 0x7fc4a7e1f060 :  mf: uid= 35770, sid01:w00, part=0, addr=0x80234440, load , size=32, unknown  status = IN_PARTITION_DRAM (5943), 

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=8 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7851 n_nop=7747 n_act=9 n_pre=3 n_req=92 n_rd=91 n_write=1 bw_util=0.02344
n_activity=849 dram_eff=0.2167
bk0: 4a 7760i bk1: 0a 7846i bk2: 1a 7829i bk3: 0a 7848i bk4: 0a 7849i bk5: 0a 7850i bk6: 0a 7852i bk7: 0a 7853i bk8: 0a 7853i bk9: 0a 7855i bk10: 20a 7809i bk11: 22a 7811i bk12: 22a 7807i bk13: 22a 7801i bk14: 0a 7849i bk15: 0a 7849i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00611387
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=8 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7851 n_nop=7752 n_act=6 n_pre=0 n_req=93 n_rd=93 n_write=0 bw_util=0.02369
n_activity=742 dram_eff=0.2507
bk0: 2a 7835i bk1: 0a 7850i bk2: 0a 7850i bk3: 0a 7850i bk4: 0a 7850i bk5: 0a 7850i bk6: 0a 7851i bk7: 0a 7853i bk8: 0a 7853i bk9: 0a 7853i bk10: 20a 7808i bk11: 22a 7789i bk12: 24a 7806i bk13: 22a 7807i bk14: 0a 7849i bk15: 3a 7836i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00484015
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=8 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7851 n_nop=7753 n_act=7 n_pre=0 n_req=91 n_rd=88 n_write=3 bw_util=0.02318
n_activity=784 dram_eff=0.2321
bk0: 0a 7850i bk1: 0a 7851i bk2: 0a 7852i bk3: 1a 7832i bk4: 0a 7850i bk5: 1a 7837i bk6: 0a 7850i bk7: 0a 7852i bk8: 0a 7855i bk9: 1a 7835i bk10: 20a 7811i bk11: 22a 7807i bk12: 22a 7802i bk13: 21a 7788i bk14: 0a 7848i bk15: 0a 7848i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00776971
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=8 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7851 n_nop=7757 n_act=6 n_pre=0 n_req=88 n_rd=86 n_write=2 bw_util=0.02242
n_activity=710 dram_eff=0.2479
bk0: 0a 7849i bk1: 0a 7850i bk2: 0a 7851i bk3: 1a 7831i bk4: 0a 7852i bk5: 1a 7832i bk6: 0a 7851i bk7: 0a 7852i bk8: 0a 7854i bk9: 0a 7854i bk10: 20a 7810i bk11: 22a 7799i bk12: 22a 7807i bk13: 20a 7808i bk14: 0a 7847i bk15: 0a 7847i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00484015
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=8 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7851 n_nop=7741 n_act=10 n_pre=3 n_req=97 n_rd=93 n_write=4 bw_util=0.02471
n_activity=854 dram_eff=0.2272
bk0: 0a 7848i bk1: 1a 7831i bk2: 0a 7849i bk3: 0a 7850i bk4: 0a 7850i bk5: 1a 7833i bk6: 0a 7853i bk7: 0a 7854i bk8: 0a 7855i bk9: 0a 7856i bk10: 24a 7757i bk11: 23a 7770i bk12: 22a 7797i bk13: 20a 7779i bk14: 2a 7832i bk15: 0a 7845i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0221628
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=8 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7851 n_nop=7759 n_act=5 n_pre=0 n_req=87 n_rd=87 n_write=0 bw_util=0.02216
n_activity=624 dram_eff=0.2788
bk0: 0a 7848i bk1: 0a 7849i bk2: 0a 7850i bk3: 0a 7850i bk4: 0a 7850i bk5: 0a 7852i bk6: 0a 7852i bk7: 0a 7852i bk8: 0a 7852i bk9: 0a 7853i bk10: 22a 7811i bk11: 22a 7810i bk12: 22a 7806i bk13: 20a 7796i bk14: 1a 7835i bk15: 0a 7847i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00509489

========= L2 cache stats =========
L2_cache_bank[0]: Access = 77, Miss = 47, Miss_rate = 0.610, Pending_hits = 6, Reservation_fails = 229
L2_cache_bank[1]: Access = 44, Miss = 44, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 61, Miss = 46, Miss_rate = 0.754, Pending_hits = 3, Reservation_fails = 102
L2_cache_bank[3]: Access = 47, Miss = 47, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 42, Miss = 42, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 46, Miss = 46, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 45, Miss = 42, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 46, Miss = 44, Miss_rate = 0.957, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 56, Miss = 48, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 45, Miss = 45, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 45, Miss = 45, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 42, Miss = 42, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 596
L2_total_cache_misses = 538
L2_total_cache_miss_rate = 0.9027
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 331
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 116
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 215
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.030

icnt_total_pkts_mem_to_simt=2846
icnt_total_pkts_simt_to_mem=622
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.1661
	minimum = 6
	maximum = 43
Network latency average = 9.49497
	minimum = 6
	maximum = 34
Slowest packet = 14
Flit latency average = 8.18685
	minimum = 6
	maximum = 34
Slowest flit = 14
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00742235
	minimum = 0.00588433 (at node 5)
	maximum = 0.0129455 (at node 15)
Accepted packet rate average = 0.00742235
	minimum = 0.00588433 (at node 5)
	maximum = 0.0129455 (at node 15)
Injected flit rate average = 0.0215946
	minimum = 0.00588433 (at node 5)
	maximum = 0.0576664 (at node 15)
Accepted flit rate average= 0.0215946
	minimum = 0.0070612 (at node 19)
	maximum = 0.0443847 (at node 1)
Injected packet length average = 2.9094
Accepted packet length average = 2.9094
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.1661 (1 samples)
	minimum = 6 (1 samples)
	maximum = 43 (1 samples)
Network latency average = 9.49497 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Flit latency average = 8.18685 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00742235 (1 samples)
	minimum = 0.00588433 (1 samples)
	maximum = 0.0129455 (1 samples)
Accepted packet rate average = 0.00742235 (1 samples)
	minimum = 0.00588433 (1 samples)
	maximum = 0.0129455 (1 samples)
Injected flit rate average = 0.0215946 (1 samples)
	minimum = 0.00588433 (1 samples)
	maximum = 0.0576664 (1 samples)
Accepted flit rate average = 0.0215946 (1 samples)
	minimum = 0.0070612 (1 samples)
	maximum = 0.0443847 (1 samples)
Injected packet size average = 2.9094 (1 samples)
Accepted packet size average = 2.9094 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 305912 (inst/sec)
gpgpu_simulation_rate = 1982 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,5948)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(44,0,0) tid=(140,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(15,0,0) tid=(204,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(51,0,0) tid=(236,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (367,5948), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(368,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (373,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (373,5948), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(374,5948)
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(374,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (376,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (376,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (376,5948), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(377,5948)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(377,5948)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(377,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (378,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (378,5948), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(379,5948)
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(379,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (388,5948), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(389,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (389,5948), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(390,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (390,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (390,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (390,5948), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(391,5948)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(391,5948)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(391,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (391,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (391,5948), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(392,5948)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(392,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (392,5948), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(393,5948)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (397,5948), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(398,5948)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (399,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (399,5948), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(400,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (400,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (400,5948), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(401,5948)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(401,5948)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(401,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (401,5948), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(402,5948)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(38,0,0) tid=(236,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (408,5948), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(409,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (413,5948), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(414,5948)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (415,5948), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(416,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (417,5948), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(418,5948)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (419,5948), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(420,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (422,5948), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(423,5948)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (430,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (430,5948), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(431,5948)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(431,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (432,5948), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(433,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (434,5948), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(435,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (436,5948), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(437,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (439,5948), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(440,5948)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (440,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (440,5948), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(441,5948)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(441,5948)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (443,5948), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(444,5948)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (445,5948), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(446,5948)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (449,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (449,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (449,5948), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(450,5948)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(450,5948)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(451,5948)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (455,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (455,5948), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(456,5948)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(457,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (457,5948), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(458,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (460,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (460,5948), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(461,5948)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(462,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (462,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (462,5948), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(463,5948)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(463,5948)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (464,5948), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(465,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (465,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (465,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (465,5948), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(466,5948)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(466,5948)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(467,5948)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (467,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (467,5948), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(468,5948)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(468,5948)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (471,5948), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(472,5948)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (474,5948), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(475,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (480,5948), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(481,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (481,5948), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(482,5948)
GPGPU-Sim uArch: cycles simulated: 6448  inst.: 1280459 (ipc=725.4) sim_rate=320114 (inst/sec) elapsed = 0:0:00:04 / Wed May  1 12:42:42 2019
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(104,0,0) tid=(70,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (552,5948), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(553,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (553,5948), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(554,5948)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (560,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (560,5948), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(561,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (561,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (561,5948), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(562,5948)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(562,5948)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(563,5948)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (563,5948), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(564,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (565,5948), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(566,5948)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (569,5948), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(570,5948)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (570,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (570,5948), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(571,5948)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(572,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (572,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (572,5948), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(573,5948)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(574,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (583,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (583,5948), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(584,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (584,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (584,5948), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(585,5948)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(585,5948)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(586,5948)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (587,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (587,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (587,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (587,5948), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(588,5948)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(588,5948)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(589,5948)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(589,5948)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (592,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (592,5948), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(593,5948)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(594,5948)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (595,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (595,5948), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(596,5948)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(597,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (597,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (597,5948), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(598,5948)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(598,5948)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (607,5948), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(608,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (609,5948), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(610,5948)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(116,0,0) tid=(254,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (722,5948), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(723,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (728,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(729,5948)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (732,5948), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(733,5948)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (745,5948), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(746,5948)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (765,5948), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(766,5948)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(179,0,0) tid=(199,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (778,5948), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(779,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (782,5948), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(783,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (788,5948), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(789,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (790,5948), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(791,5948)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (795,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (795,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (795,5948), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(796,5948)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(796,5948)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(797,5948)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (798,5948), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(799,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (801,5948), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(802,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (803,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (803,5948), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(804,5948)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(804,5948)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (804,5948), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(805,5948)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (811,5948), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(812,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (820,5948), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(821,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (822,5948), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(823,5948)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (823,5948), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(824,5948)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (827,5948), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(828,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (833,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (833,5948), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(834,5948)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(834,5948)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (836,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (836,5948), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(837,5948)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (837,5948), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(838,5948)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(838,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (844,5948), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(845,5948)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (851,5948), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(852,5948)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (860,5948), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(861,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (864,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (864,5948), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(865,5948)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(866,5948)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (871,5948), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(872,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (872,5948), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(873,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (883,5948), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(884,5948)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (884,5948), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(885,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (885,5948), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(886,5948)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (887,5948), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(888,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (892,5948), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(893,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (897,5948), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(898,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (899,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (899,5948), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(900,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (900,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (900,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (900,5948), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(901,5948)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(901,5948)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(901,5948)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(902,5948)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(205,0,0) tid=(84,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (910,5948), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(911,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (914,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (914,5948), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(915,5948)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(915,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (916,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (916,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (916,5948), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(917,5948)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(917,5948)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(918,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (926,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (926,5948), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(927,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (927,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (927,5948), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(928,5948)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(928,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (928,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (928,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(929,5948)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(929,5948)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(929,5948)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (938,5948), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(939,5948)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (946,5948), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(947,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (948,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (948,5948), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(949,5948)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(950,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (955,5948), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(956,5948)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (966,5948), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(967,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (974,5948), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(975,5948)
GPGPU-Sim uArch: cycles simulated: 6948  inst.: 1648800 (ipc=731.1) sim_rate=329760 (inst/sec) elapsed = 0:0:00:05 / Wed May  1 12:42:43 2019
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1001,5948), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1002,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1003,5948), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1004,5948)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1008,5948), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1009,5948)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1013,5948), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1014,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1015,5948), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1016,5948)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1028,5948), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1029,5948)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(243,0,0) tid=(132,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1031,5948), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1032,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1036,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1036,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1036,5948), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1037,5948)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1037,5948)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1038,5948)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1039,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1040,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1048,5948), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1049,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1055,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1055,5948), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1056,5948)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1056,5948)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1058,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1059,5948)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1059,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1061,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1066,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1066,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1068,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1075,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1083,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1085,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1132,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1140,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1143,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1159,5948), 4 CTAs running
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(247,0,0) tid=(140,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1164,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1164,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1166,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1168,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1173,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1176,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1178,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1179,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1185,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1186,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1186,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1193,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1194,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1198,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1203,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1206,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1207,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1214,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1216,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1222,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1223,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1231,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1238,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1240,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1244,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1246,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1248,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1251,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1252,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1259,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1262,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1263,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1269,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1272,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1272,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1275,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1275,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1288,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1291,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1291,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1296,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1298,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1298,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1302,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1303,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1304,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1308,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1309,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1311,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1313,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1314,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1328,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1332,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1337,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1341,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1341,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1345,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1351,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1353,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1357,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1359,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1360,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1383,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1385,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1386,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1389,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1408,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1412,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1414,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1420,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2679,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3442,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (4310,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (4406,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 10448  inst.: 1836452 (ipc=204.2) sim_rate=306075 (inst/sec) elapsed = 0:0:00:06 / Wed May  1 12:42:44 2019
GPGPU-Sim uArch: Shader 1 finished CTA #2 (4565,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #5 (5380,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (5427,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #5 (5987,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 13.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 5988
gpu_sim_insn = 919016
gpu_ipc =     153.4763
gpu_tot_sim_cycle = 11936
gpu_tot_sim_insn = 1836752
gpu_tot_ipc =     153.8834
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 278
gpu_stall_icnt2sh    = 519
gpu_total_sim_rate=306125

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 38797
	L1I_total_cache_misses = 972
	L1I_total_cache_miss_rate = 0.0251
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6596
L1D_cache:
	L1D_cache_core[0]: Access = 386, Miss = 126, Miss_rate = 0.326, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[1]: Access = 386, Miss = 129, Miss_rate = 0.334, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[2]: Access = 288, Miss = 70, Miss_rate = 0.243, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[3]: Access = 388, Miss = 128, Miss_rate = 0.330, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[4]: Access = 342, Miss = 102, Miss_rate = 0.298, Pending_hits = 216, Reservation_fails = 0
	L1D_cache_core[5]: Access = 264, Miss = 64, Miss_rate = 0.242, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[6]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[7]: Access = 272, Miss = 68, Miss_rate = 0.250, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[8]: Access = 264, Miss = 66, Miss_rate = 0.250, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[9]: Access = 272, Miss = 66, Miss_rate = 0.243, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[10]: Access = 272, Miss = 66, Miss_rate = 0.243, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[11]: Access = 280, Miss = 66, Miss_rate = 0.236, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[12]: Access = 272, Miss = 66, Miss_rate = 0.243, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[13]: Access = 350, Miss = 110, Miss_rate = 0.314, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[14]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_total_cache_accesses = 4596
	L1D_total_cache_misses = 1267
	L1D_total_cache_miss_rate = 0.2757
	L1D_total_cache_pending_hits = 3012
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 8331
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0576
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3412
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 304
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3012
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1094
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7851
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3412
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 173
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 37825
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 972
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6596
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
75, 75, 189, 75, 75, 75, 75, 75, 105, 105, 105, 105, 105, 105, 105, 105, 75, 75, 75, 75, 75, 217, 75, 75, 60, 258, 60, 60, 60, 60, 60, 60, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 
gpgpu_n_tot_thrd_icount = 2024544
gpgpu_n_tot_w_icount = 63267
gpgpu_n_stall_shd_mem = 3412
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1094
gpgpu_n_mem_write_global = 186
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 131386
gpgpu_n_store_insn = 186
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 262283
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3412
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3412
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8467	W0_Idle:38138	W0_Scoreboard:49462	W1:1827	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:61440
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8752 {8:1094,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7440 {40:186,}
traffic_breakdown_coretomem[INST_ACC_R] = 320 {8:40,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 148784 {136:1094,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1488 {8:186,}
traffic_breakdown_memtocore[INST_ACC_R] = 5440 {136:40,}
maxmrqlatency = 20 
maxdqlatency = 0 
maxmflatency = 305 
averagemflatency = 205 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 11935 
mrq_lat_table:619 	11 	48 	23 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	687 	608 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1324 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	736 	362 	11 	0 	0 	0 	0 	2 	9 	43 	132 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	17 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         1         0        20        22         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         2         0         0        20         0         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0         0         4         0         0        22        22         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        20         0         0        20         0         0 
dram[4]:         0         0         0         0         0         0         0         0         1         0        22        22         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        22         0         0         0         1         0 
maximum service time to same row:
dram[0]:      1593      3601      5929      4015         0         0         0      4279      2330      3599      2080      2842      1785      1750      1722      3019 
dram[1]:      1185         0         0         0      4184      2638         0      2704       954         0      1270       912      1751      1757      2275      4000 
dram[2]:         0      4543      3996      3128         0      2828         0      5409         0      4332       953       921      1760      2332      1747      3851 
dram[3]:      1175      2946      2296      5127         0      4729      2276      3203      4146      4512       956       924      1796      2225      2366      2301 
dram[4]:      3034      3926         0         0         0      5524      2804         0      4441      2807      1294      2595      1779      1772      3197      2474 
dram[5]:      1110      2406      2199      1444      2699      1432      3351      1441      3424      3496       929       940      1768      1760      5597      1799 
average row accesses per activate:
dram[0]:  1.000000  2.000000  4.000000  2.000000      -nan      -nan      -nan  2.000000  1.500000  4.000000 11.000000 12.000000 23.000000 22.000000  3.000000  2.000000 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000  2.000000      -nan  1.333333  1.000000      -nan 11.000000 22.000000 25.000000 23.000000  1.000000  5.000000 
dram[2]:      -nan  2.000000  2.000000  4.000000      -nan  1.500000      -nan  2.000000      -nan  3.666667 20.000000 22.000000 11.500000  8.000000  1.000000  1.000000 
dram[3]:  1.000000  2.000000  4.000000  4.000000      -nan  2.000000  2.000000  4.000000  2.000000  1.000000 10.500000 22.000000 23.000000  7.333333  4.000000  5.000000 
dram[4]:  2.000000  2.000000      -nan      -nan      -nan  4.000000  4.000000      -nan  1.500000  2.000000  6.500000 13.000000 22.000000 23.000000  8.000000  3.000000 
dram[5]:  1.000000  6.000000  2.000000  1.000000  4.000000  1.000000  2.000000  1.000000  2.000000  2.000000 11.500000 22.000000 22.000000 21.000000  1.333333  4.000000 
average row locality = 703/105 = 6.695238
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         1         2         1         0         0         0         1         2         2        21        23        23        22         3         2 
dram[1]:         2         0         0         0         1         1         0         3         1         0        21        22        25        23         1         5 
dram[2]:         0         1         1         2         0         2         0         1         0         6        20        22        23        23         1         1 
dram[3]:         1         1         2         2         0         1         1         2         1         1        21        22        23        22         4         5 
dram[4]:         1         1         0         0         0         2         2         0         2         1        25        24        22        23         8         3 
dram[5]:         1         3         1         1         2         1         1         1         1         1        23        22        22        21         4         4 
total reads: 647
min_bank_accesses = 0!
chip skew: 114/103 = 1.11
number of total write accesses:
dram[0]:         0         1         2         1         0         0         0         1         1         2         1         1         0         0         0         0 
dram[1]:         0         0         0         0         1         1         0         1         0         0         1         0         0         0         0         0 
dram[2]:         0         1         1         2         0         1         0         1         0         5         0         0         0         1         0         0 
dram[3]:         0         1         2         2         0         1         1         2         1         0         0         0         0         0         0         0 
dram[4]:         1         1         0         0         0         2         2         0         1         1         1         2         0         0         0         0 
dram[5]:         0         3         1         0         2         0         1         0         1         1         0         0         0         0         0         0 
total reads: 56
min_bank_accesses = 0!
chip skew: 12/4 = 3.00
average mf latency per bank:
dram[0]:       1045       128       160       126    none      none      none         125       175       124       395       419       454       432       259       261
dram[1]:          0    none      none      none         126       126    none         200       268    none         426       423       399       416       266       371
dram[2]:     none         126       126       160    none         175    none         126    none         151       402       421       416       405       266       265
dram[3]:        270       126       125       160    none         197       126       124       126       266       425       453       439       369       258       258
dram[4]:        126       197    none      none      none         161       124    none         175       127       696       359       388       393       293       307
dram[5]:        266       147       126       270       126       266       125       265       126       126       421       410       433       420       304       259
maximum mf latency per bank:
dram[0]:        280       256       251       252         0         0         0       251       265       252       274       276       285       272       266       266
dram[1]:          0         0         0         0       252       252         0       275       268         0       297       298       277       295       266       266
dram[2]:          0       252       252       252         0       266         0       252         0       275       277       283       286       278       266       265
dram[3]:        270       252       253       252         0       251       252       252       252       266       275       275       271       288       266       267
dram[4]:        252       251         0         0         0       252       251         0       266       254       299       268       305       286       265       266
dram[5]:        266       252       252       270       260       266       251       265       252       252       297       267       292       285       276       266

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=8 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15754 n_nop=15612 n_act=19 n_pre=6 n_req=117 n_rd=107 n_write=10 bw_util=0.01485
n_activity=1330 dram_eff=0.1759
bk0: 4a 15661i bk1: 1a 15724i bk2: 2a 15718i bk3: 1a 15730i bk4: 0a 15751i bk5: 0a 15755i bk6: 0a 15758i bk7: 1a 15740i bk8: 2a 15712i bk9: 2a 15720i bk10: 21a 15679i bk11: 23a 15681i bk12: 23a 15706i bk13: 22a 15703i bk14: 3a 15737i bk15: 2a 15738i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0084423
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=8 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15754 n_nop=15628 n_act=14 n_pre=3 n_req=109 n_rd=105 n_write=4 bw_util=0.01384
n_activity=1146 dram_eff=0.1902
bk0: 2a 15737i bk1: 0a 15755i bk2: 0a 15755i bk3: 0a 15756i bk4: 1a 15736i bk5: 1a 15734i bk6: 0a 15755i bk7: 3a 15686i bk8: 1a 15739i bk9: 0a 15752i bk10: 21a 15678i bk11: 22a 15690i bk12: 25a 15707i bk13: 23a 15709i bk14: 1a 15738i bk15: 5a 15736i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00558588
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=8 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15754 n_nop=15615 n_act=18 n_pre=6 n_req=115 n_rd=103 n_write=12 bw_util=0.0146
n_activity=1385 dram_eff=0.1661
bk0: 0a 15752i bk1: 1a 15735i bk2: 1a 15736i bk3: 2a 15723i bk4: 0a 15754i bk5: 2a 15710i bk6: 0a 15753i bk7: 1a 15735i bk8: 0a 15757i bk9: 6a 15647i bk10: 20a 15711i bk11: 22a 15709i bk12: 23a 15681i bk13: 23a 15640i bk14: 1a 15736i bk15: 1a 15736i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00749016
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=8 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15754 n_nop=15614 n_act=18 n_pre=3 n_req=119 n_rd=109 n_write=10 bw_util=0.01511
n_activity=1328 dram_eff=0.1792
bk0: 1a 15738i bk1: 1a 15731i bk2: 2a 15722i bk3: 2a 15721i bk4: 0a 15755i bk5: 1a 15736i bk6: 1a 15736i bk7: 2a 15725i bk8: 1a 15736i bk9: 1a 15742i bk10: 21a 15685i bk11: 22a 15700i bk12: 23a 15711i bk13: 22a 15663i bk14: 4a 15734i bk15: 5a 15730i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00469722
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0x80240280, atomic=0 1 entries : 0x7fc49c4490f0 :  mf: uid= 61788, sid13:w40, part=4, addr=0x802402e0, load , size=32, unknown  status = IN_PARTITION_DRAM (11930), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=8 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15754 n_nop=15607 n_act=17 n_pre=5 n_req=125 n_rd=114 n_write=11 bw_util=0.01587
n_activity=1298 dram_eff=0.1926
bk0: 1a 15731i bk1: 1a 15732i bk2: 0a 15750i bk3: 0a 15752i bk4: 0a 15754i bk5: 2a 15725i bk6: 2a 15719i bk7: 0a 15756i bk8: 2a 15703i bk9: 1a 15732i bk10: 25a 15633i bk11: 24a 15660i bk12: 22a 15701i bk13: 23a 15680i bk14: 8a 15731i bk15: 3a 15734i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0137108
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=8 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15754 n_nop=15614 n_act=19 n_pre=3 n_req=118 n_rd=109 n_write=9 bw_util=0.01498
n_activity=1207 dram_eff=0.1955
bk0: 1a 15738i bk1: 3a 15709i bk2: 1a 15734i bk3: 1a 15736i bk4: 2a 15711i bk5: 1a 15740i bk6: 1a 15734i bk7: 1a 15741i bk8: 1a 15733i bk9: 1a 15737i bk10: 23a 15688i bk11: 22a 15712i bk12: 22a 15710i bk13: 21a 15700i bk14: 4a 15687i bk15: 4a 15733i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00577631

========= L2 cache stats =========
L2_cache_bank[0]: Access = 140, Miss = 55, Miss_rate = 0.393, Pending_hits = 6, Reservation_fails = 229
L2_cache_bank[1]: Access = 104, Miss = 52, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 118, Miss = 51, Miss_rate = 0.432, Pending_hits = 3, Reservation_fails = 102
L2_cache_bank[3]: Access = 105, Miss = 54, Miss_rate = 0.514, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 87, Miss = 45, Miss_rate = 0.517, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 109, Miss = 58, Miss_rate = 0.532, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 105, Miss = 53, Miss_rate = 0.505, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 102, Miss = 56, Miss_rate = 0.549, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 160, Miss = 60, Miss_rate = 0.375, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 99, Miss = 54, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 106, Miss = 55, Miss_rate = 0.519, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 100, Miss = 54, Miss_rate = 0.540, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1335
L2_total_cache_misses = 647
L2_total_cache_miss_rate = 0.4846
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 331
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 508
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 586
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 116
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 130
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 56
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 30
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 215
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=5901
icnt_total_pkts_simt_to_mem=1521
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.9161
	minimum = 6
	maximum = 32
Network latency average = 8.48579
	minimum = 6
	maximum = 24
Slowest packet = 1398
Flit latency average = 7.27264
	minimum = 6
	maximum = 20
Slowest flit = 3988
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00914174
	minimum = 0.00534402 (at node 5)
	maximum = 0.0173681 (at node 23)
Accepted packet rate average = 0.00914174
	minimum = 0.00534402 (at node 5)
	maximum = 0.0173681 (at node 23)
Injected flit rate average = 0.0244563
	minimum = 0.00534402 (at node 5)
	maximum = 0.0494322 (at node 23)
Accepted flit rate average= 0.0244563
	minimum = 0.00801603 (at node 19)
	maximum = 0.0514362 (at node 3)
Injected packet length average = 2.67524
Accepted packet length average = 2.67524
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.54111 (2 samples)
	minimum = 6 (2 samples)
	maximum = 37.5 (2 samples)
Network latency average = 8.99038 (2 samples)
	minimum = 6 (2 samples)
	maximum = 29 (2 samples)
Flit latency average = 7.72974 (2 samples)
	minimum = 6 (2 samples)
	maximum = 27 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00828205 (2 samples)
	minimum = 0.00561418 (2 samples)
	maximum = 0.0151568 (2 samples)
Accepted packet rate average = 0.00828205 (2 samples)
	minimum = 0.00561418 (2 samples)
	maximum = 0.0151568 (2 samples)
Injected flit rate average = 0.0230254 (2 samples)
	minimum = 0.00561418 (2 samples)
	maximum = 0.0535493 (2 samples)
Accepted flit rate average = 0.0230254 (2 samples)
	minimum = 0.00753861 (2 samples)
	maximum = 0.0479104 (2 samples)
Injected packet size average = 2.78016 (2 samples)
Accepted packet size average = 2.78016 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 306125 (inst/sec)
gpgpu_simulation_rate = 1989 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,11936)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,11936)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,11936)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,11936)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,11936)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,11936)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,11936)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,11936)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,11936)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,11936)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,11936)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,11936)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,11936)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,11936)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,11936)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,11936)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,11936)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,11936)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,11936)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,11936)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,11936)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,11936)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,11936)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,11936)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,11936)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,11936)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,11936)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,11936)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,11936)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,11936)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,11936)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,11936)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,11936)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,11936)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,11936)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,11936)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,11936)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,11936)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,11936)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,11936)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,11936)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,11936)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,11936)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,11936)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,11936)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,11936)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,11936)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,11936)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,11936)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,11936)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,11936)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,11936)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,11936)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,11936)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,11936)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,11936)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,11936)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,11936)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,11936)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,11936)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,11936)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,11936)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,11936)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,11936)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,11936)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,11936)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,11936)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,11936)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,11936)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,11936)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,11936)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,11936)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,11936)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,11936)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,11936)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,11936)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,11936)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,11936)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,11936)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,11936)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,11936)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,11936)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,11936)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,11936)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,11936)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,11936)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,11936)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,11936)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,11936)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,11936)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(81,0,0) tid=(28,0,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(46,0,0) tid=(60,0,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(47,0,0) tid=(252,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (373,11936), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (373,11936), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(374,11936)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(374,11936)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (376,11936), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (376,11936), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(377,11936)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(377,11936)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (377,11936), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(378,11936)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (378,11936), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (378,11936), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(379,11936)
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(379,11936)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (385,11936), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(386,11936)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (388,11936), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(389,11936)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (389,11936), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(390,11936)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (390,11936), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(391,11936)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (391,11936), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (391,11936), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(392,11936)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(392,11936)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (392,11936), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(393,11936)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (394,11936), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(395,11936)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (397,11936), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(398,11936)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (400,11936), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (400,11936), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(401,11936)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(401,11936)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (410,11936), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(411,11936)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (413,11936), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (413,11936), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(414,11936)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(415,11936)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (417,11936), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(418,11936)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (420,11936), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(421,11936)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (423,11936), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (423,11936), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(424,11936)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(424,11936)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (424,11936), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(425,11936)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(90,0,0) tid=(40,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (431,11936), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(432,11936)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (432,11936), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(433,11936)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (433,11936), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(434,11936)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (438,11936), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(439,11936)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (443,11936), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(444,11936)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (447,11936), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (447,11936), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (447,11936), 3 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(448,11936)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(449,11936)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (449,11936), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (449,11936), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(450,11936)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(450,11936)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (450,11936), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (450,11936), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(451,11936)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(451,11936)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(451,11936)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (452,11936), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (452,11936), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(453,11936)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(453,11936)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (453,11936), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(454,11936)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (454,11936), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (454,11936), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(455,11936)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(456,11936)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (457,11936), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(458,11936)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (462,11936), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(463,11936)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (466,11936), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(467,11936)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (471,11936), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (471,11936), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (471,11936), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(472,11936)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(472,11936)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(473,11936)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (481,11936), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (481,11936), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(482,11936)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(482,11936)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (488,11936), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(489,11936)
GPGPU-Sim uArch: cycles simulated: 12436  inst.: 2197730 (ipc=722.0) sim_rate=313961 (inst/sec) elapsed = 0:0:00:07 / Wed May  1 12:42:45 2019
GPGPU-Sim uArch: Shader 8 finished CTA #4 (512,11936), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(513,11936)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (532,11936), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(533,11936)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (536,11936), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(537,11936)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(98,0,0) tid=(133,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (560,11936), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (560,11936), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(561,11936)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(562,11936)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (563,11936), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (563,11936), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(564,11936)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (564,11936), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (564,11936), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (564,11936), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(565,11936)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(565,11936)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(565,11936)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(566,11936)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (566,11936), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (566,11936), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(567,11936)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(567,11936)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (567,11936), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (567,11936), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (567,11936), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(568,11936)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(568,11936)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(569,11936)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (572,11936), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(573,11936)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (573,11936), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (573,11936), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (573,11936), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(574,11936)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(574,11936)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(575,11936)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (580,11936), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(581,11936)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (592,11936), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(593,11936)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (593,11936), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(594,11936)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (606,11936), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(607,11936)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (608,11936), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(609,11936)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (616,11936), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(617,11936)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(142,0,0) tid=(183,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (675,11936), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(676,11936)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (728,11936), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(729,11936)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (730,11936), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(731,11936)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (734,11936), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(735,11936)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (735,11936), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (735,11936), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(736,11936)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(736,11936)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (739,11936), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(740,11936)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (755,11936), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(756,11936)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (763,11936), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(764,11936)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (764,11936), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (764,11936), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(765,11936)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(766,11936)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (770,11936), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(771,11936)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (775,11936), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(776,11936)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (776,11936), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(777,11936)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (779,11936), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(780,11936)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (782,11936), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(783,11936)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(120,0,0) tid=(116,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (817,11936), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(818,11936)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (818,11936), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(819,11936)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (820,11936), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(821,11936)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (823,11936), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(824,11936)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (826,11936), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(827,11936)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (830,11936), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(831,11936)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (834,11936), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (834,11936), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(835,11936)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(835,11936)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (837,11936), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (837,11936), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (837,11936), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(838,11936)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(839,11936)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (839,11936), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(840,11936)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(840,11936)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (841,11936), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(842,11936)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (844,11936), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(845,11936)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (850,11936), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(851,11936)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (856,11936), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(857,11936)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (863,11936), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(864,11936)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (865,11936), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(866,11936)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (866,11936), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(867,11936)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (870,11936), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(871,11936)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (880,11936), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(881,11936)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (882,11936), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (882,11936), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(883,11936)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (883,11936), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (883,11936), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(884,11936)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(884,11936)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(885,11936)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (889,11936), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(890,11936)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (892,11936), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (892,11936), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(893,11936)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(893,11936)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (893,11936), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(894,11936)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (899,11936), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(900,11936)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (900,11936), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(901,11936)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (901,11936), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(902,11936)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (910,11936), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(911,11936)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (911,11936), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(912,11936)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (926,11936), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(927,11936)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (936,11936), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(937,11936)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (939,11936), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(940,11936)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (942,11936), 5 CTAs running
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(188,0,0) tid=(254,0,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(943,11936)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (951,11936), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(952,11936)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (954,11936), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(955,11936)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (962,11936), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(963,11936)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (963,11936), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(964,11936)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (971,11936), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(972,11936)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (972,11936), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(973,11936)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (991,11936), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(992,11936)
GPGPU-Sim uArch: cycles simulated: 12936  inst.: 2549427 (ipc=712.7) sim_rate=318678 (inst/sec) elapsed = 0:0:00:08 / Wed May  1 12:42:46 2019
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1013,11936), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1014,11936)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1014,11936), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1015,11936)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1024,11936), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1025,11936)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1026,11936), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1027,11936)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1040,11936), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1041,11936)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1047,11936), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1048,11936)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1048,11936), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1048,11936), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1049,11936)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1050,11936)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1053,11936), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1054,11936)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1067,11936), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1068,11936)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1077,11936), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1078,11936)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(181,0,0) tid=(167,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1079,11936), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1080,11936)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1080,11936), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1081,11936)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1082,11936), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1083,11936)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1096,11936), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1097,11936)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1099,11936), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1100,11936)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1110,11936), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1111,11936)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1121,11936), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1122,11936)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1126,11936), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1127,11936)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1128,11936), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1129,11936)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1139,11936), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1140,11936)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1140,11936), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1141,11936)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1150,11936), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1151,11936)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1170,11936), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1170,11936), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1171,11936)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1172,11936)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1172,11936), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1172,11936), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1172,11936), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1173,11936)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1173,11936)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1174,11936)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1180,11936), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1186,11936), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1188,11936), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1191,11936), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1201,11936), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1205,11936), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1209,11936), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1210,11936), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1210,11936), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1224,11936), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1224,11936), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1224,11936), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1224,11936), 5 CTAs running
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(236,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1235,11936), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1255,11936), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1261,11936), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1263,11936), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1274,11936), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1282,11936), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1285,11936), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1285,11936), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1291,11936), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1291,11936), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1292,11936), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1303,11936), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1311,11936), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1313,11936), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1316,11936), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1318,11936), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1322,11936), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1324,11936), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1335,11936), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1364,11936), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1366,11936), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1370,11936), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1377,11936), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1378,11936), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1388,11936), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1388,11936), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1392,11936), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1409,11936), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1426,11936), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1464,11936), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1471,11936), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1471,11936), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1486,11936), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1572,11936), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (2567,11936), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (2814,11936), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2959,11936), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 14936  inst.: 2757489 (ipc=306.9) sim_rate=306387 (inst/sec) elapsed = 0:0:00:09 / Wed May  1 12:42:47 2019
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3038,11936), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3153,11936), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3269,11936), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (3334,11936), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (3454,11936), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (3661,11936), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3664,11936), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3689,11936), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (3753,11936), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (3831,11936), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (4021,11936), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (4098,11936), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4170,11936), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (4328,11936), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #5 (4348,11936), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4364,11936), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4430,11936), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (4532,11936), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (4561,11936), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (4636,11936), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (4672,11936), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (4688,11936), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (4753,11936), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (5012,11936), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (5034,11936), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5057,11936), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (5151,11936), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (5203,11936), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (5254,11936), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (5297,11936), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (5428,11936), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (5537,11936), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (5778,11936), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #5 (5859,11936), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (5869,11936), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (5876,11936), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (6106,11936), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (6112,11936), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (6462,11936), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (6670,11936), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 9.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 6671
gpu_sim_insn = 926846
gpu_ipc =     138.9366
gpu_tot_sim_cycle = 18607
gpu_tot_sim_insn = 2763598
gpu_tot_ipc =     148.5246
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 278
gpu_stall_icnt2sh    = 794
gpu_total_sim_rate=307066

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 62299
	L1I_total_cache_misses = 1002
	L1I_total_cache_miss_rate = 0.0161
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6596
L1D_cache:
	L1D_cache_core[0]: Access = 768, Miss = 293, Miss_rate = 0.382, Pending_hits = 282, Reservation_fails = 0
	L1D_cache_core[1]: Access = 646, Miss = 226, Miss_rate = 0.350, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[2]: Access = 546, Miss = 163, Miss_rate = 0.299, Pending_hits = 301, Reservation_fails = 0
	L1D_cache_core[3]: Access = 656, Miss = 215, Miss_rate = 0.328, Pending_hits = 297, Reservation_fails = 0
	L1D_cache_core[4]: Access = 802, Miss = 303, Miss_rate = 0.378, Pending_hits = 307, Reservation_fails = 0
	L1D_cache_core[5]: Access = 572, Miss = 178, Miss_rate = 0.311, Pending_hits = 282, Reservation_fails = 0
	L1D_cache_core[6]: Access = 616, Miss = 210, Miss_rate = 0.341, Pending_hits = 301, Reservation_fails = 0
	L1D_cache_core[7]: Access = 608, Miss = 208, Miss_rate = 0.342, Pending_hits = 306, Reservation_fails = 0
	L1D_cache_core[8]: Access = 624, Miss = 215, Miss_rate = 0.345, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[9]: Access = 524, Miss = 159, Miss_rate = 0.303, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[10]: Access = 570, Miss = 181, Miss_rate = 0.318, Pending_hits = 300, Reservation_fails = 0
	L1D_cache_core[11]: Access = 478, Miss = 130, Miss_rate = 0.272, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[12]: Access = 462, Miss = 125, Miss_rate = 0.271, Pending_hits = 300, Reservation_fails = 0
	L1D_cache_core[13]: Access = 760, Miss = 279, Miss_rate = 0.367, Pending_hits = 279, Reservation_fails = 0
	L1D_cache_core[14]: Access = 664, Miss = 231, Miss_rate = 0.348, Pending_hits = 312, Reservation_fails = 0
	L1D_total_cache_accesses = 9296
	L1D_total_cache_misses = 3116
	L1D_total_cache_miss_rate = 0.3352
	L1D_total_cache_pending_hits = 4443
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.011
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 13151
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0365
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3412
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1643
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4443
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2043
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12671
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3412
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 94
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1073
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 61297
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1002
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6596
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
105, 105, 219, 105, 105, 105, 219, 105, 165, 165, 165, 165, 165, 165, 165, 165, 120, 120, 120, 120, 120, 262, 120, 402, 105, 303, 105, 105, 105, 105, 105, 105, 105, 105, 105, 105, 105, 105, 105, 387, 120, 290, 120, 120, 120, 234, 120, 120, 
gpgpu_n_tot_thrd_icount = 3313920
gpgpu_n_tot_w_icount = 103560
gpgpu_n_stall_shd_mem = 3446
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2043
gpgpu_n_mem_write_global = 1167
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 198604
gpgpu_n_store_insn = 1176
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 394095
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3412
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3412
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 34
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:9395	W0_Idle:80848	W0_Scoreboard:128223	W1:11189	W2:211	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:92160
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16344 {8:2043,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46680 {40:1167,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 277848 {136:2043,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9336 {8:1167,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 43 
maxdqlatency = 0 
maxmflatency = 305 
averagemflatency = 188 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 18606 
mrq_lat_table:1347 	12 	69 	84 	16 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2250 	975 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3267 	15 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1480 	562 	16 	0 	0 	0 	0 	2 	9 	43 	905 	208 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	31 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         2         4         4         0         0         1         2         1         4        20        22         0         0         0         2 
dram[1]:         2         0         1         0         0         0         0        13         3         0        20        22        25        23         0         5 
dram[2]:         1         0         2         4         1         2         0         2         0         6        20        22        22        22         0         0 
dram[3]:         6         0         4         4         1         2         0         4         2         1        20        22         0        20         0         0 
dram[4]:         0         4         0         1         1         4         0         1         2         0        22        22        22        23         9         3 
dram[5]:         2         6         2         2         4         1         0         1         0         2        22         0        25        21         1         5 
maximum service time to same row:
dram[0]:      1593      3601      5929      4015      2566      2732      1426      4279      2330      3599      2080      2842      1785      1750      1722      3019 
dram[1]:      2244      2856      1350      3519      4184      2638      2175      2704       959      3735      1270      2619      1751      1757      2275      4000 
dram[2]:      1337      4543      3996      3128      2721      2828      2940      5409      2325      4332      2712       921      1760      2332      1747      3851 
dram[3]:      1628      2946      2296      5127      1699      4729      2276      3203      4146      4512      2185       924      1796      2225      2366      2301 
dram[4]:      3034      3926      3190      1410      1000      5524      2804      1771      4441      2807      1294      4106      1779      1772      3197      2474 
dram[5]:      1110      2406      2199      1444      2699      1432      3351      1479      3424      3496       929       940      1768      1760      5597      1799 
average row accesses per activate:
dram[0]:  3.500000  4.333333  2.800000  2.000000 12.000000 10.000000  4.500000  2.666667  6.500000  4.000000 13.000000  6.400000 27.000000 24.000000 17.000000  6.666667 
dram[1]:  2.333333  6.000000  4.500000  2.000000 16.000000 10.000000 10.000000  2.777778  5.333333 14.000000  7.250000  6.500000 10.666667  9.333333 13.000000  4.666667 
dram[2]:  3.500000  8.000000  4.333333  5.000000  1.500000  2.750000  6.000000  2.600000 12.000000  3.857143 12.000000 11.500000  7.000000  8.666667 14.000000 16.000000 
dram[3]:  2.000000  8.000000  3.000000  3.000000  2.500000  1.666667  8.000000  3.666667  3.200000  9.500000  6.500000  6.250000 27.000000  5.000000 15.000000 12.000000 
dram[4]: 15.000000  2.000000  4.000000  4.666667  3.750000  4.500000 10.000000  6.500000  2.250000 10.000000  5.400000  7.250000  4.833333  9.000000  6.666667  6.333333 
dram[5]:  5.000000  4.500000  4.250000  2.500000  3.500000  4.500000 10.000000  5.333333 14.000000  3.000000  9.000000 22.000000 13.000000  8.333333  5.666667  6.333333 
average row locality = 1531/263 = 5.821293
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         7         8         5         6         5         5         5         7         6        23        28        27        24        17        20 
dram[1]:         5         3         5         1         7         5         5        16        10         7        25        25        32        28        13        14 
dram[2]:         4         4         7         8         2         7         3         8         6        16        22        23        28        25        14        16 
dram[3]:         8         4         5         5         3         3         4         6        10        10        25        25        27        30        15        12 
dram[4]:         7         6         2         8         9        10         5         7         6         5        26        26        29        27        20        19 
dram[5]:         6        10        10         7         8         5         5         9         7         5        25        22        26        25        17        19 
total reads: 1206
bank skew: 32/1 = 32.00
chip skew: 212/192 = 1.10
number of total write accesses:
dram[0]:         5         6         6         3         6         5         4         3         6         6         3         4         0         0         0         0 
dram[1]:         2         3         4         1         9         5         5         9         6         7         4         1         0         0         0         0 
dram[2]:         3         4         6         7         1         4         3         5         6        11         2         0         0         1         0         0 
dram[3]:         4         4         4         4         2         2         4         5         6         9         1         0         0         0         0         0 
dram[4]:         8         4         2         6         6         8         5         6         3         5         1         3         0         0         0         0 
dram[5]:         4         8         7         3         6         4         5         7         7         4         2         0         0         0         0         0 
total reads: 325
min_bank_accesses = 0!
chip skew: 57/45 = 1.27
average mf latency per bank:
dram[0]:        408       149       170       182       126       138       156       182       157       172       534       552       667       650       367       324
dram[1]:        112       125       156       126       158       139       125       183       185       124       520       591       597       563       302       475
dram[2]:        146       160       149       173       175       179       124       171       137       189       523       666       604       613       310       350
dram[3]:        188       141       174       174       182       186       141       190       174       132       537       624       608       503       353       328
dram[4]:        142       188       125       156       155       165       152       136       190       153      2423       505       521       585       474       336
dram[5]:        152       197       169       184       177       141       166       143       134       175       592       636       544       613       412       312
maximum mf latency per bank:
dram[0]:        280       281       279       275       263       251       266       280       265       275       274       276       285       272       266       277
dram[1]:        277       259       266       253       259       255       258       276       275       259       297       298       281       295       271       275
dram[2]:        267       252       282       280       265       275       255       275       261       275       277       283       286       278       268       270
dram[3]:        284       252       275       274       267       275       252       274       305       266       275       275       271       288       266       267
dram[4]:        263       279       252       278       285       276       251       266       275       257       299       277       305       286       276       279
dram[5]:        266       280       285       275       275       266       251       275       253       274       297       267       292       285       276       275

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=8 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24559 n_nop=24234 n_act=41 n_pre=25 n_req=259 n_rd=202 n_write=57 bw_util=0.02109
n_activity=3361 dram_eff=0.1541
bk0: 9a 24382i bk1: 7a 24414i bk2: 8a 24348i bk3: 5a 24430i bk4: 6a 24451i bk5: 5a 24476i bk6: 5a 24481i bk7: 5a 24469i bk8: 7a 24450i bk9: 6a 24433i bk10: 23a 24456i bk11: 28a 24367i bk12: 27a 24496i bk13: 24a 24506i bk14: 17a 24522i bk15: 20a 24452i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0183232
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=8 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24559 n_nop=24236 n_act=41 n_pre=25 n_req=257 n_rd=201 n_write=56 bw_util=0.02093
n_activity=3256 dram_eff=0.1579
bk0: 5a 24471i bk1: 3a 24493i bk2: 5a 24475i bk3: 1a 24535i bk4: 7a 24449i bk5: 5a 24479i bk6: 5a 24454i bk7: 16a 24239i bk8: 10a 24421i bk9: 7a 24446i bk10: 25a 24399i bk11: 25a 24409i bk12: 32a 24452i bk13: 28a 24456i bk14: 13a 24513i bk15: 14a 24477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0137628
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0x80246c80, atomic=0 1 entries : 0x7fc49c2cbc00 :  mf: uid= 95079, sid09:w01, part=2, addr=0x80246cc0, load , size=32, unknown  status = IN_PARTITION_DRAM (18602), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=8 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24559 n_nop=24245 n_act=42 n_pre=26 n_req=246 n_rd=193 n_write=53 bw_util=0.02003
n_activity=3140 dram_eff=0.1567
bk0: 4a 24487i bk1: 4a 24490i bk2: 7a 24398i bk3: 8a 24429i bk4: 2a 24511i bk5: 7a 24424i bk6: 3a 24485i bk7: 8a 24395i bk8: 6a 24463i bk9: 16a 24270i bk10: 22a 24468i bk11: 23a 24489i bk12: 28a 24419i bk13: 25a 24443i bk14: 14a 24517i bk15: 16a 24510i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0142107
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=8 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24559 n_nop=24246 n_act=46 n_pre=30 n_req=237 n_rd=192 n_write=45 bw_util=0.0193
n_activity=3303 dram_eff=0.1435
bk0: 8a 24385i bk1: 4a 24501i bk2: 5a 24453i bk3: 5a 24442i bk4: 3a 24502i bk5: 3a 24485i bk6: 4a 24507i bk7: 6a 24454i bk8: 10a 24371i bk9: 10a 24405i bk10: 25a 24416i bk11: 25a 24423i bk12: 27a 24506i bk13: 30a 24377i bk14: 15a 24518i bk15: 12a 24521i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0145771
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=8 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24559 n_nop=24206 n_act=50 n_pre=34 n_req=269 n_rd=212 n_write=57 bw_util=0.02191
n_activity=3549 dram_eff=0.1516
bk0: 7a 24439i bk1: 6a 24399i bk2: 2a 24529i bk3: 8a 24403i bk4: 9a 24383i bk5: 10a 24365i bk6: 5a 24482i bk7: 7a 24423i bk8: 6a 24426i bk9: 5a 24475i bk10: 26a 24409i bk11: 26a 24410i bk12: 29a 24359i bk13: 27a 24427i bk14: 20a 24474i bk15: 19a 24464i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0204406
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=8 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24559 n_nop=24226 n_act=43 n_pre=27 n_req=263 n_rd=206 n_write=57 bw_util=0.02142
n_activity=3434 dram_eff=0.1532
bk0: 6a 24481i bk1: 10a 24387i bk2: 10a 24374i bk3: 7a 24424i bk4: 8a 24396i bk5: 5a 24472i bk6: 5a 24489i bk7: 9a 24407i bk8: 7a 24456i bk9: 5a 24449i bk10: 25a 24444i bk11: 22a 24513i bk12: 26a 24484i bk13: 25a 24452i bk14: 17a 24465i bk15: 19a 24470i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0156358

========= L2 cache stats =========
L2_cache_bank[0]: Access = 293, Miss = 102, Miss_rate = 0.348, Pending_hits = 7, Reservation_fails = 229
L2_cache_bank[1]: Access = 250, Miss = 100, Miss_rate = 0.400, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 273, Miss = 102, Miss_rate = 0.374, Pending_hits = 6, Reservation_fails = 102
L2_cache_bank[3]: Access = 239, Miss = 99, Miss_rate = 0.414, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 204, Miss = 86, Miss_rate = 0.422, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 259, Miss = 107, Miss_rate = 0.413, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 229, Miss = 97, Miss_rate = 0.424, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 219, Miss = 95, Miss_rate = 0.434, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 599, Miss = 104, Miss_rate = 0.174, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 240, Miss = 108, Miss_rate = 0.450, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 245, Miss = 104, Miss_rate = 0.424, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 235, Miss = 102, Miss_rate = 0.434, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3285
L2_total_cache_misses = 1206
L2_total_cache_miss_rate = 0.3671
L2_total_cache_pending_hits = 19
L2_total_cache_reservation_fails = 331
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1157
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 883
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 116
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 842
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 215
L2_cache_data_port_util = 0.025
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=11727
icnt_total_pkts_simt_to_mem=4452
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.04333
	minimum = 6
	maximum = 32
Network latency average = 7.80359
	minimum = 6
	maximum = 28
Slowest packet = 2913
Flit latency average = 6.82551
	minimum = 6
	maximum = 24
Slowest flit = 10113
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0216526
	minimum = 0.00929396 (at node 12)
	maximum = 0.0658072 (at node 23)
Accepted packet rate average = 0.0216526
	minimum = 0.00929396 (at node 12)
	maximum = 0.0658072 (at node 23)
Injected flit rate average = 0.0486184
	minimum = 0.0118423 (at node 12)
	maximum = 0.118573 (at node 23)
Accepted flit rate average= 0.0486184
	minimum = 0.0251836 (at node 19)
	maximum = 0.118423 (at node 23)
Injected packet length average = 2.24538
Accepted packet length average = 2.24538
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.04185 (3 samples)
	minimum = 6 (3 samples)
	maximum = 35.6667 (3 samples)
Network latency average = 8.59478 (3 samples)
	minimum = 6 (3 samples)
	maximum = 28.6667 (3 samples)
Flit latency average = 7.42833 (3 samples)
	minimum = 6 (3 samples)
	maximum = 26 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0127389 (3 samples)
	minimum = 0.00684077 (3 samples)
	maximum = 0.0320403 (3 samples)
Accepted packet rate average = 0.0127389 (3 samples)
	minimum = 0.00684077 (3 samples)
	maximum = 0.0320403 (3 samples)
Injected flit rate average = 0.0315564 (3 samples)
	minimum = 0.00769022 (3 samples)
	maximum = 0.0752239 (3 samples)
Accepted flit rate average = 0.0315564 (3 samples)
	minimum = 0.0134203 (3 samples)
	maximum = 0.0714146 (3 samples)
Injected packet size average = 2.47717 (3 samples)
Accepted packet size average = 2.47717 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 9 sec (9 sec)
gpgpu_simulation_rate = 307066 (inst/sec)
gpgpu_simulation_rate = 2067 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,18607)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,18607)
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,18607)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,18607)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,18607)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,18607)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,18607)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,18607)
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,18607)
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,18607)
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,18607)
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,18607)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,18607)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,18607)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,18607)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,18607)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,18607)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,18607)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,18607)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,18607)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,18607)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,18607)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,18607)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,18607)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,18607)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,18607)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,18607)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,18607)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,18607)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,18607)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,18607)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,18607)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,18607)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,18607)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,18607)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,18607)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,18607)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,18607)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,18607)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,18607)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,18607)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,18607)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,18607)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,18607)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,18607)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,18607)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,18607)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,18607)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,18607)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,18607)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,18607)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,18607)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,18607)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,18607)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,18607)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,18607)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,18607)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,18607)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,18607)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,18607)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,18607)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,18607)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,18607)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,18607)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,18607)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,18607)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,18607)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,18607)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,18607)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,18607)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,18607)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,18607)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,18607)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,18607)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,18607)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,18607)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,18607)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,18607)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,18607)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,18607)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,18607)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,18607)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,18607)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,18607)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,18607)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,18607)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,18607)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,18607)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,18607)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,18607)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(5,0,0) tid=(68,0,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(10,0,0) tid=(36,0,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(70,0,0) tid=(68,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (373,18607), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(374,18607)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (385,18607), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(386,18607)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (394,18607), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(395,18607)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (398,18607), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(399,18607)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (400,18607), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(401,18607)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (403,18607), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (403,18607), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(404,18607)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(404,18607)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (415,18607), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(416,18607)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (419,18607), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(420,18607)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (420,18607), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(421,18607)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (426,18607), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(427,18607)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (431,18607), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(432,18607)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (447,18607), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(448,18607)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (451,18607), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(452,18607)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (452,18607), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(453,18607)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (454,18607), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(455,18607)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(90,0,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (462,18607), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (462,18607), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(463,18607)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(464,18607)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (469,18607), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(470,18607)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (486,18607), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(487,18607)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (499,18607), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(500,18607)
GPGPU-Sim uArch: cycles simulated: 19107  inst.: 3104678 (ipc=682.2) sim_rate=310467 (inst/sec) elapsed = 0:0:00:10 / Wed May  1 12:42:48 2019
GPGPU-Sim uArch: Shader 4 finished CTA #5 (522,18607), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(523,18607)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (523,18607), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(524,18607)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (524,18607), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (524,18607), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(525,18607)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(526,18607)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (528,18607), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(529,18607)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (529,18607), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(530,18607)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (539,18607), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(540,18607)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (546,18607), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (546,18607), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (546,18607), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (546,18607), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(547,18607)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(547,18607)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(547,18607)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(548,18607)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(95,0,0) tid=(17,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (663,18607), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(664,18607)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (685,18607), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(686,18607)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (692,18607), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(693,18607)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (704,18607), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(705,18607)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (763,18607), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(764,18607)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (769,18607), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(770,18607)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (787,18607), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(788,18607)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (804,18607), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(805,18607)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (814,18607), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(815,18607)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (820,18607), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(821,18607)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (834,18607), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(835,18607)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (836,18607), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(837,18607)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (862,18607), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(863,18607)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (974,18607), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(975,18607)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1018,18607), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1019,18607)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1023,18607), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1024,18607)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1091,18607), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1092,18607)
GPGPU-Sim uArch: cycles simulated: 20107  inst.: 3261610 (ipc=332.0) sim_rate=296510 (inst/sec) elapsed = 0:0:00:11 / Wed May  1 12:42:49 2019
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(124,0,0) tid=(186,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2376,18607), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(2377,18607)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2416,18607), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2417,18607)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2652,18607), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(2653,18607)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2836,18607), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(2837,18607)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2888,18607), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(2889,18607)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2897,18607), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(2898,18607)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2970,18607), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(2971,18607)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2991,18607), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(2992,18607)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (3051,18607), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(3052,18607)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3075,18607), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3076,18607)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3130,18607), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(3131,18607)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3263,18607), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(3264,18607)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (3281,18607), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(3282,18607)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (3323,18607), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(3324,18607)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (3348,18607), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(3349,18607)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3358,18607), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(3359,18607)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (3367,18607), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(3368,18607)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (3388,18607), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(3389,18607)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (3429,18607), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(3430,18607)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3433,18607), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3434,18607)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (3437,18607), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(3438,18607)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3571,18607), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(3572,18607)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3639,18607), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(3640,18607)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(160,0,0) tid=(100,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3819,18607), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(3820,18607)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (3854,18607), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(3855,18607)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (3874,18607), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(3875,18607)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (3916,18607), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(3917,18607)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3923,18607), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3924,18607)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3985,18607), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3986,18607)
GPGPU-Sim uArch: cycles simulated: 22607  inst.: 3374979 (ipc=152.8) sim_rate=281248 (inst/sec) elapsed = 0:0:00:12 / Wed May  1 12:42:50 2019
GPGPU-Sim uArch: Shader 0 finished CTA #3 (4121,18607), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4122,18607)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4221,18607), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(4222,18607)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (4242,18607), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(4243,18607)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (4250,18607), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(4251,18607)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (4256,18607), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4257,18607)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (4281,18607), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(4282,18607)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4373,18607), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(4374,18607)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (4410,18607), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(4411,18607)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (4440,18607), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(4441,18607)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (4444,18607), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(4445,18607)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (4523,18607), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(4524,18607)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (4529,18607), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(4530,18607)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (4534,18607), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(4535,18607)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (4543,18607), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(4544,18607)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (4633,18607), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(4634,18607)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (4659,18607), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(4660,18607)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (4670,18607), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4671,18607)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (4702,18607), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4703,18607)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (4776,18607), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(4777,18607)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (4779,18607), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(4780,18607)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (4786,18607), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(4787,18607)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4800,18607), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(4801,18607)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(187,0,0) tid=(179,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (4854,18607), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(4855,18607)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (5009,18607), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(5010,18607)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (5082,18607), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(5083,18607)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (5096,18607), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5097,18607)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (5140,18607), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(5141,18607)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (5142,18607), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(5143,18607)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (5280,18607), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(5281,18607)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (5332,18607), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5333,18607)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (5347,18607), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(5348,18607)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (5356,18607), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(5357,18607)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5358,18607), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(5359,18607)
GPGPU-Sim uArch: cycles simulated: 24107  inst.: 3503546 (ipc=134.5) sim_rate=269503 (inst/sec) elapsed = 0:0:00:13 / Wed May  1 12:42:51 2019
GPGPU-Sim uArch: Shader 13 finished CTA #4 (5513,18607), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5514,18607)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (5587,18607), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5588,18607)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (5839,18607), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(5840,18607)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (5851,18607), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(5852,18607)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (5892,18607), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(5893,18607)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (5915,18607), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(5916,18607)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (6039,18607), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6040,18607)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (6052,18607), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6053,18607)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (6089,18607), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(6090,18607)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (6118,18607), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(6119,18607)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (6174,18607), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(6175,18607)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (6188,18607), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(6189,18607)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(211,0,0) tid=(48,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (6312,18607), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6313,18607)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (6351,18607), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(6352,18607)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (6377,18607), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(6378,18607)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (6584,18607), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(6585,18607)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (6606,18607), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(6607,18607)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (6651,18607), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(6652,18607)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (6837,18607), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(6838,18607)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (6855,18607), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(6856,18607)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (6859,18607), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(6860,18607)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (6887,18607), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(6888,18607)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (7048,18607), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(7049,18607)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (7206,18607), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(7207,18607)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (7455,18607), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(7456,18607)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (7463,18607), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(7464,18607)
GPGPU-Sim uArch: cycles simulated: 26107  inst.: 3607241 (ipc=112.5) sim_rate=257660 (inst/sec) elapsed = 0:0:00:14 / Wed May  1 12:42:52 2019
GPGPU-Sim uArch: Shader 0 finished CTA #1 (7538,18607), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(7539,18607)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (7716,18607), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(7717,18607)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (7818,18607), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(7819,18607)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (7859,18607), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(7860,18607)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (8655,18607), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(8656,18607)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(231,0,0) tid=(142,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (8812,18607), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(8813,18607)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (8857,18607), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(8858,18607)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (8974,18607), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(8975,18607)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (9208,18607), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(9209,18607)
GPGPU-Sim uArch: cycles simulated: 28107  inst.: 3659362 (ipc=94.3) sim_rate=243957 (inst/sec) elapsed = 0:0:00:15 / Wed May  1 12:42:53 2019
GPGPU-Sim uArch: Shader 7 finished CTA #3 (10223,18607), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(10224,18607)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (10426,18607), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(10427,18607)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (10595,18607), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(10596,18607)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (10966,18607), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(10967,18607)
GPGPU-Sim uArch: cycles simulated: 30107  inst.: 3688861 (ipc=80.5) sim_rate=230553 (inst/sec) elapsed = 0:0:00:16 / Wed May  1 12:42:54 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (11522,18607), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(11523,18607)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (11565,18607), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(11566,18607)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (11666,18607), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(11667,18607)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (11766,18607), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(11767,18607)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (11917,18607), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(11918,18607)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (12370,18607), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(12371,18607)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (12404,18607), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(12405,18607)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (12467,18607), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(12468,18607)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (12536,18607), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(12537,18607)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (12670,18607), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(12671,18607)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (12697,18607), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(12698,18607)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(245,0,0) tid=(141,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (13064,18607), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(13065,18607)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (13489,18607), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(13490,18607)
GPGPU-Sim uArch: cycles simulated: 32107  inst.: 3744579 (ipc=72.7) sim_rate=220269 (inst/sec) elapsed = 0:0:00:17 / Wed May  1 12:42:55 2019
GPGPU-Sim uArch: Shader 12 finished CTA #1 (13669,18607), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(13670,18607)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (13689,18607), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(13690,18607)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (13801,18607), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(13802,18607)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (13805,18607), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (13963,18607), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (14231,18607), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (14391,18607), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (14577,18607), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (14646,18607), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (14676,18607), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (14680,18607), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (14699,18607), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (14962,18607), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (14984,18607), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (15039,18607), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (15406,18607), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (15465,18607), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 34107  inst.: 3775577 (ipc=65.3) sim_rate=209754 (inst/sec) elapsed = 0:0:00:18 / Wed May  1 12:42:56 2019
GPGPU-Sim uArch: Shader 13 finished CTA #4 (15585,18607), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (15616,18607), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (15651,18607), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (15821,18607), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (16085,18607), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (16409,18607), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (16694,18607), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (16731,18607), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (16952,18607), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (17494,18607), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (17800,18607), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 36607  inst.: 3797167 (ipc=57.4) sim_rate=199850 (inst/sec) elapsed = 0:0:00:19 / Wed May  1 12:42:57 2019
GPGPU-Sim uArch: Shader 13 finished CTA #5 (18002,18607), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (18039,18607), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (18187,18607), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (18192,18607), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (18409,18607), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (18475,18607), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (18475,18607), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (18661,18607), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (18665,18607), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (18671,18607), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (18759,18607), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (18882,18607), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (18886,18607), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (18923,18607), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (19184,18607), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (19341,18607), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (19367,18607), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (19437,18607), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (19509,18607), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (19786,18607), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (19834,18607), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (20005,18607), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (20162,18607), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (20338,18607), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 39107  inst.: 3816894 (ipc=51.4) sim_rate=190844 (inst/sec) elapsed = 0:0:00:20 / Wed May  1 12:42:58 2019
GPGPU-Sim uArch: Shader 5 finished CTA #4 (20511,18607), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (20655,18607), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (20793,18607), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #5 (20830,18607), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (20990,18607), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (21138,18607), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (21155,18607), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (21170,18607), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (21425,18607), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (21455,18607), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (21598,18607), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (21614,18607), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (21630,18607), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (21992,18607), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (21998,18607), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (22000,18607), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (22124,18607), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (22168,18607), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(244,0,0) tid=(208,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (22666,18607), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (22777,18607), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (23067,18607), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (23237,18607), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (23380,18607), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (23382,18607), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (23392,18607), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (23837,18607), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (24368,18607), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (24530,18607), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (24866,18607), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (24930,18607), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (24964,18607), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (24979,18607), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 43607  inst.: 3840413 (ipc=43.1) sim_rate=182876 (inst/sec) elapsed = 0:0:00:21 / Wed May  1 12:42:59 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (25117,18607), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (25135,18607), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (25234,18607), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (25371,18607), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (25686,18607), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (25756,18607), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (26298,18607), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (26340,18607), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (26396,18607), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 11.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 26397
gpu_sim_insn = 1078308
gpu_ipc =      40.8496
gpu_tot_sim_cycle = 45004
gpu_tot_sim_insn = 3841906
gpu_tot_ipc =      85.3681
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 7337
gpu_stall_icnt2sh    = 23406
gpu_total_sim_rate=182947

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 150048
	L1I_total_cache_misses = 1002
	L1I_total_cache_miss_rate = 0.0067
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6596
L1D_cache:
	L1D_cache_core[0]: Access = 3533, Miss = 1854, Miss_rate = 0.525, Pending_hits = 438, Reservation_fails = 9179
	L1D_cache_core[1]: Access = 2640, Miss = 1312, Miss_rate = 0.497, Pending_hits = 410, Reservation_fails = 5115
	L1D_cache_core[2]: Access = 3205, Miss = 1586, Miss_rate = 0.495, Pending_hits = 440, Reservation_fails = 8177
	L1D_cache_core[3]: Access = 3210, Miss = 1638, Miss_rate = 0.510, Pending_hits = 437, Reservation_fails = 9272
	L1D_cache_core[4]: Access = 3160, Miss = 1653, Miss_rate = 0.523, Pending_hits = 453, Reservation_fails = 8702
	L1D_cache_core[5]: Access = 3442, Miss = 1783, Miss_rate = 0.518, Pending_hits = 397, Reservation_fails = 9314
	L1D_cache_core[6]: Access = 3937, Miss = 2159, Miss_rate = 0.548, Pending_hits = 482, Reservation_fails = 11019
	L1D_cache_core[7]: Access = 4245, Miss = 2421, Miss_rate = 0.570, Pending_hits = 508, Reservation_fails = 11550
	L1D_cache_core[8]: Access = 3494, Miss = 1813, Miss_rate = 0.519, Pending_hits = 426, Reservation_fails = 7861
	L1D_cache_core[9]: Access = 4396, Miss = 2395, Miss_rate = 0.545, Pending_hits = 458, Reservation_fails = 11191
	L1D_cache_core[10]: Access = 2955, Miss = 1502, Miss_rate = 0.508, Pending_hits = 407, Reservation_fails = 8705
	L1D_cache_core[11]: Access = 4636, Miss = 2612, Miss_rate = 0.563, Pending_hits = 534, Reservation_fails = 11820
	L1D_cache_core[12]: Access = 3173, Miss = 1661, Miss_rate = 0.523, Pending_hits = 457, Reservation_fails = 7625
	L1D_cache_core[13]: Access = 3667, Miss = 1950, Miss_rate = 0.532, Pending_hits = 437, Reservation_fails = 10072
	L1D_cache_core[14]: Access = 3574, Miss = 1849, Miss_rate = 0.517, Pending_hits = 442, Reservation_fails = 9427
	L1D_total_cache_accesses = 53267
	L1D_total_cache_misses = 28188
	L1D_total_cache_miss_rate = 0.5292
	L1D_total_cache_pending_hits = 6726
	L1D_total_cache_reservation_fails = 139029
	L1D_cache_data_port_util = 0.036
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 27239
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0176
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3412
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 17826
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6710
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 12068
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 87756
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 26759
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3412
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 527
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 51273
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 149046
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1002
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6596
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
135, 277, 475, 135, 221, 445, 617, 135, 365, 421, 815, 195, 494, 522, 195, 393, 180, 322, 546, 434, 434, 322, 294, 462, 462, 333, 135, 305, 417, 389, 249, 305, 150, 460, 150, 365, 574, 432, 150, 432, 335, 645, 307, 447, 363, 815, 335, 165, 
gpgpu_n_tot_thrd_icount = 8512224
gpgpu_n_tot_w_icount = 266007
gpgpu_n_stall_shd_mem = 148220
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12068
gpgpu_n_mem_write_global = 16663
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 293078
gpgpu_n_store_insn = 18154
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 537884
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3412
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3412
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 144808
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:226366	W0_Idle:107011	W0_Scoreboard:406340	W1:113668	W2:23235	W3:5054	W4:1118	W5:52	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:122880
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 96544 {8:12068,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 666616 {40:16662,136:1,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1641248 {136:12068,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 133304 {8:16663,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 85 
maxdqlatency = 0 
maxmflatency = 890 
averagemflatency = 318 
max_icnt2mem_latency = 733 
max_icnt2sh_latency = 45003 
mrq_lat_table:5373 	98 	235 	578 	302 	44 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	9429 	16801 	2516 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	7243 	1005 	1590 	4553 	8696 	5692 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	5191 	4744 	1996 	151 	1 	0 	0 	2 	9 	43 	905 	9237 	6467 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	44 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        17        10        12        18        26        18        21        28        28        29        20        22        27        24        17        17 
dram[1]:        14        14        24        16        24        12        22        14        16        16        20        22        25        23        16        11 
dram[2]:        18        18        18        16        20        18        22        12        20        20        20        22        22        22        14        16 
dram[3]:        21        18        16        18        22        24        25        17        24        18        20        22        27        20        15        12 
dram[4]:        16        18        16        20        16        15        16        19        24        27        22        22        22        23        10        15 
dram[5]:         8        12        12        22        18        22        18        18        16        18        22        22        25        21        16        13 
maximum service time to same row:
dram[0]:      2298      3601      5929      9406      4626      3512      5941      4882      6608      4002      7131      4219      5140      4856      2795      5997 
dram[1]:      3800      4759      3510      3519      4331      4944      4260      3815      6598      5141      7191      6972      5157      5384      5593      4000 
dram[2]:      2949      4543      3996      4014      3835      5188      3927      5409      3724      4332      4275      4866      9466      3696      3316      5963 
dram[3]:      2738      6500      4744      5127      4540      4729      4699      3948      4146      4512      5445      5708      3587      2311      6228      2790 
dram[4]:      6287      8720      7221      9313      3612      5524      4704      5052      5179      6897      4942      4469      1922      1904      3927      2889 
dram[5]:      3085      2406      3581      3370      3233      3194      4392      7150      4406      5538      6791      6657      2713      2734      6333      2625 
average row accesses per activate:
dram[0]:  6.090909  4.437500  4.352941  3.772727  4.105263  4.526316  3.346154  4.095238  4.315790  5.666667  4.700000  3.470588  6.285714  4.888889  3.416667  5.111111 
dram[1]:  4.562500  5.250000  6.250000  4.352941  5.875000  3.320000  4.421052  3.066667  3.444444  5.375000  4.000000  3.933333  6.166667  5.285714  4.777778  3.285714 
dram[2]:  5.200000  4.400000  3.809524  4.200000  3.260870  3.565217  4.200000  3.346154  4.285714  3.640000  5.700000  3.785714  3.461539  4.363636  5.500000  6.000000 
dram[3]:  3.636364  4.375000  3.400000  4.473684  3.631579  4.142857  6.916667  3.461539  3.791667  3.517241  4.066667  3.294118  5.285714  3.384615  3.538461  4.555555 
dram[4]:  4.470588  3.652174  6.363636  3.904762  4.611111  5.000000  3.826087  5.357143  2.937500  4.842105  4.187500  4.000000  3.214286  2.933333  4.555555  3.700000 
dram[5]:  4.166667  4.000000  4.722222  4.333333  4.222222  4.250000  3.592592  5.176471  3.068965  2.900000  4.500000  5.000000  4.333333  4.555555  5.375000  2.933333 
average row locality = 6633/1613 = 4.112213
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        39        41        45        54        49        55        56        57        54        52        38        51        44        44        41        46 
dram[1]:        42        37        45        46        57        52        52        61        60        58        48        49        37        37        43        46 
dram[2]:        45        37        50        53        45        51        51        57        58        59        45        46        45        47        44        42 
dram[3]:        48        40        54        53        40        55        52        57        61        71        50        47        37        44        46        41 
dram[4]:        43        53        41        52        54        46        58        46        63        60        56        42        45        44        41        37 
dram[5]:        46        49        53        49        47        53        65        56        59        59        52        42        39        41        43        44 
total reads: 4685
bank skew: 71/37 = 1.92
chip skew: 797/766 = 1.04
number of total write accesses:
dram[0]:        28        30        29        29        29        31        31        29        28        33         9         8         0         0         0         0 
dram[1]:        31        26        30        28        37        31        32        31        33        28        12        10         0         0         0         0 
dram[2]:        33        29        30        31        30        31        33        30        32        32        12         7         0         1         0         0 
dram[3]:        32        30        31        32        29        32        31        33        30        31        11         9         0         0         0         0 
dram[4]:        33        31        29        30        29        29        30        29        31        32        11        10         0         0         0         0 
dram[5]:        29        27        32        29        29        32        32        32        30        28        11         8         0         0         0         0 
total reads: 1948
min_bank_accesses = 0!
chip skew: 331/314 = 1.05
average mf latency per bank:
dram[0]:        497       473       513       504       583       650       563       600       799       706      2007      1976      2865      3275      3269      2816
dram[1]:        454       504       543       513       491       501       585       569       707       857      1670      1813      3987      3476      2795      2797
dram[2]:        520       506       517       530       535       479       639       619       738       742      1773      1854      3060      3270      2480      3282
dram[3]:        494       408       551       562       519       500       573       573       745       660      1549      1919      3613      2830      2744      2852
dram[4]:        665       509       697       600       676       522       732       686       889       655     27291      1891      3940      3060      4021      3353
dram[5]:        450       489       479       499       576       514       720       646       854       701      1715      1986      3275      3413      3172      2797
maximum mf latency per bank:
dram[0]:        677       650       596       650       664       746       660       703       650       608       714       699       655       611       640       658
dram[1]:        631       789       714       664       714       667       697       654       847       679       639       598       617       681       641       585
dram[2]:        651       729       801       641       684       683       680       809       714       679       831       653       602       642       632       670
dram[3]:        688       663       657       702       672       675       705       630       830       689       690       632       626       622       607       674
dram[4]:        738       636       741       670       722       664       798       667       890       758       867       693       779       623       783       617
dram[5]:        654       592       772       592       678       652       738       654       702       694       616       626       652       712       649       689

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=8 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59402 n_nop=57840 n_act=249 n_pre=233 n_req=1080 n_rd=766 n_write=314 bw_util=0.03636
n_activity=14773 dram_eff=0.1462
bk0: 39a 58725i bk1: 41a 58628i bk2: 45a 58577i bk3: 54a 58421i bk4: 49a 58443i bk5: 55a 58454i bk6: 56a 58293i bk7: 57a 58428i bk8: 54a 58446i bk9: 52a 58552i bk10: 38a 58971i bk11: 51a 58783i bk12: 44a 59120i bk13: 44a 59094i bk14: 41a 59006i bk15: 46a 59067i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0492239
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=8 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59402 n_nop=57807 n_act=256 n_pre=240 n_req=1099 n_rd=770 n_write=329 bw_util=0.037
n_activity=14570 dram_eff=0.1509
bk0: 42a 58600i bk1: 37a 58708i bk2: 45a 58636i bk3: 46a 58524i bk4: 57a 58471i bk5: 52a 58322i bk6: 52a 58318i bk7: 61a 58145i bk8: 60a 58183i bk9: 58a 58452i bk10: 48a 58767i bk11: 49a 58809i bk12: 37a 59187i bk13: 37a 59185i bk14: 43a 59106i bk15: 46a 58952i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0651493
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=8 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59402 n_nop=57768 n_act=272 n_pre=256 n_req=1106 n_rd=775 n_write=331 bw_util=0.03724
n_activity=15067 dram_eff=0.1468
bk0: 45a 58550i bk1: 37a 58626i bk2: 50a 58353i bk3: 53a 58397i bk4: 45a 58382i bk5: 51a 58282i bk6: 51a 58315i bk7: 57a 58249i bk8: 58a 58308i bk9: 59a 58269i bk10: 45a 58926i bk11: 46a 58885i bk12: 45a 58984i bk13: 47a 59005i bk14: 44a 59139i bk15: 42a 59169i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0636679
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=8 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59402 n_nop=57717 n_act=287 n_pre=271 n_req=1127 n_rd=796 n_write=331 bw_util=0.03794
n_activity=15864 dram_eff=0.1421
bk0: 48a 58391i bk1: 40a 58603i bk2: 54a 58276i bk3: 53a 58414i bk4: 40a 58450i bk5: 55a 58285i bk6: 52a 58557i bk7: 57a 58208i bk8: 61a 58283i bk9: 71a 58204i bk10: 50a 58778i bk11: 47a 58743i bk12: 37a 59157i bk13: 44a 58998i bk14: 46a 59002i bk15: 41a 59072i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0684657
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=8 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59402 n_nop=57773 n_act=270 n_pre=254 n_req=1105 n_rd=781 n_write=324 bw_util=0.0372
n_activity=15653 dram_eff=0.1412
bk0: 43a 58540i bk1: 53a 58355i bk2: 41a 58723i bk3: 52a 58387i bk4: 54a 58481i bk5: 46a 58614i bk6: 58a 58445i bk7: 46a 58608i bk8: 63a 58095i bk9: 60a 58455i bk10: 56a 58730i bk11: 42a 58912i bk12: 45a 58954i bk13: 44a 58925i bk14: 41a 59121i bk15: 37a 59100i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.060503
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=8 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59402 n_nop=57744 n_act=279 n_pre=263 n_req=1116 n_rd=797 n_write=319 bw_util=0.03757
n_activity=15441 dram_eff=0.1446
bk0: 46a 58561i bk1: 49a 58564i bk2: 53a 58482i bk3: 49a 58480i bk4: 47a 58531i bk5: 53a 58346i bk6: 65a 58207i bk7: 56a 58500i bk8: 59a 58240i bk9: 59a 58241i bk10: 52a 58815i bk11: 42a 58952i bk12: 39a 59091i bk13: 41a 59102i bk14: 43a 59158i bk15: 44a 58946i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0591899

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2014, Miss = 366, Miss_rate = 0.182, Pending_hits = 9, Reservation_fails = 229
L2_cache_bank[1]: Access = 2109, Miss = 400, Miss_rate = 0.190, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[2]: Access = 2038, Miss = 384, Miss_rate = 0.188, Pending_hits = 13, Reservation_fails = 102
L2_cache_bank[3]: Access = 1998, Miss = 386, Miss_rate = 0.193, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 1988, Miss = 383, Miss_rate = 0.193, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 2086, Miss = 392, Miss_rate = 0.188, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[6]: Access = 1974, Miss = 388, Miss_rate = 0.197, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 1970, Miss = 408, Miss_rate = 0.207, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 6493, Miss = 401, Miss_rate = 0.062, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 2024, Miss = 380, Miss_rate = 0.188, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[10]: Access = 2117, Miss = 404, Miss_rate = 0.191, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[11]: Access = 1995, Miss = 393, Miss_rate = 0.197, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 28806
L2_total_cache_misses = 4685
L2_total_cache_miss_rate = 0.1626
L2_total_cache_pending_hits = 72
L2_total_cache_reservation_fails = 331
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9271
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2776
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 116
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14717
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 42
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1904
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 215
L2_cache_data_port_util = 0.096
L2_cache_fill_port_util = 0.035

icnt_total_pkts_mem_to_simt=77348
icnt_total_pkts_simt_to_mem=45472
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 61.719
	minimum = 6
	maximum = 527
Network latency average = 35.6901
	minimum = 6
	maximum = 345
Slowest packet = 9682
Flit latency average = 28.8908
	minimum = 6
	maximum = 344
Slowest flit = 83080
Fragmentation average = 0.0395165
	minimum = 0
	maximum = 196
Injected packet rate average = 0.0716159
	minimum = 0.0420502 (at node 1)
	maximum = 0.223283 (at node 23)
Accepted packet rate average = 0.0716159
	minimum = 0.0420502 (at node 1)
	maximum = 0.223283 (at node 23)
Injected flit rate average = 0.149626
	minimum = 0.0681517 (at node 1)
	maximum = 0.345721 (at node 23)
Accepted flit rate average= 0.149626
	minimum = 0.0992916 (at node 15)
	maximum = 0.415956 (at node 23)
Injected packet length average = 2.08928
Accepted packet length average = 2.08928
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.2111 (4 samples)
	minimum = 6 (4 samples)
	maximum = 158.5 (4 samples)
Network latency average = 15.3686 (4 samples)
	minimum = 6 (4 samples)
	maximum = 107.75 (4 samples)
Flit latency average = 12.7939 (4 samples)
	minimum = 6 (4 samples)
	maximum = 105.5 (4 samples)
Fragmentation average = 0.00987912 (4 samples)
	minimum = 0 (4 samples)
	maximum = 49 (4 samples)
Injected packet rate average = 0.0274581 (4 samples)
	minimum = 0.0156431 (4 samples)
	maximum = 0.0798509 (4 samples)
Accepted packet rate average = 0.0274581 (4 samples)
	minimum = 0.0156431 (4 samples)
	maximum = 0.0798509 (4 samples)
Injected flit rate average = 0.0610737 (4 samples)
	minimum = 0.0228056 (4 samples)
	maximum = 0.142848 (4 samples)
Accepted flit rate average = 0.0610737 (4 samples)
	minimum = 0.0348881 (4 samples)
	maximum = 0.15755 (4 samples)
Injected packet size average = 2.22425 (4 samples)
Accepted packet size average = 2.22425 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 21 sec (21 sec)
gpgpu_simulation_rate = 182947 (inst/sec)
gpgpu_simulation_rate = 2143 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,45004)
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,45004)
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,45004)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,45004)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,45004)
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,45004)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,45004)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,45004)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,45004)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,45004)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,45004)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,45004)
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,45004)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,45004)
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,45004)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,45004)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,45004)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,45004)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,45004)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,45004)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,45004)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,45004)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,45004)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,45004)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,45004)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,45004)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,45004)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,45004)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,45004)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,45004)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,45004)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,45004)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,45004)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,45004)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,45004)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,45004)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,45004)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,45004)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,45004)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,45004)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,45004)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,45004)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,45004)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,45004)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,45004)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,45004)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,45004)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,45004)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,45004)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,45004)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,45004)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,45004)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,45004)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,45004)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,45004)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,45004)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,45004)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,45004)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,45004)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,45004)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,45004)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,45004)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,45004)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,45004)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,45004)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,45004)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,45004)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,45004)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,45004)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,45004)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,45004)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,45004)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,45004)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,45004)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,45004)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,45004)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,45004)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,45004)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,45004)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,45004)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,45004)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,45004)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,45004)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,45004)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,45004)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,45004)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,45004)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,45004)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,45004)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,45004)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(18,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(17,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(24,0,0) tid=(44,0,0)
GPGPU-Sim uArch: cycles simulated: 45504  inst.: 4145280 (ipc=606.7) sim_rate=188421 (inst/sec) elapsed = 0:0:00:22 / Wed May  1 12:43:00 2019
GPGPU-Sim uArch: cycles simulated: 47004  inst.: 4165577 (ipc=161.8) sim_rate=181112 (inst/sec) elapsed = 0:0:00:23 / Wed May  1 12:43:01 2019
GPGPU-Sim uArch: cycles simulated: 49004  inst.: 4181921 (ipc=85.0) sim_rate=174246 (inst/sec) elapsed = 0:0:00:24 / Wed May  1 12:43:02 2019
GPGPU-Sim uArch: cycles simulated: 50504  inst.: 4192303 (ipc=63.7) sim_rate=167692 (inst/sec) elapsed = 0:0:00:25 / Wed May  1 12:43:03 2019
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(0,0,0) tid=(88,0,0)
GPGPU-Sim uArch: cycles simulated: 52504  inst.: 4207612 (ipc=48.8) sim_rate=161831 (inst/sec) elapsed = 0:0:00:26 / Wed May  1 12:43:04 2019
GPGPU-Sim uArch: cycles simulated: 54504  inst.: 4222691 (ipc=40.1) sim_rate=156395 (inst/sec) elapsed = 0:0:00:27 / Wed May  1 12:43:05 2019
GPGPU-Sim uArch: cycles simulated: 56004  inst.: 4234510 (ipc=35.7) sim_rate=151232 (inst/sec) elapsed = 0:0:00:28 / Wed May  1 12:43:06 2019
GPGPU-Sim uArch: cycles simulated: 58004  inst.: 4249187 (ipc=31.3) sim_rate=146523 (inst/sec) elapsed = 0:0:00:29 / Wed May  1 12:43:07 2019
GPGPU-Sim uArch: cycles simulated: 59504  inst.: 4259514 (ipc=28.8) sim_rate=141983 (inst/sec) elapsed = 0:0:00:30 / Wed May  1 12:43:08 2019
GPGPU-Sim uArch: cycles simulated: 61504  inst.: 4272898 (ipc=26.1) sim_rate=137835 (inst/sec) elapsed = 0:0:00:31 / Wed May  1 12:43:09 2019
GPGPU-Sim uArch: cycles simulated: 63504  inst.: 4288245 (ipc=24.1) sim_rate=134007 (inst/sec) elapsed = 0:0:00:32 / Wed May  1 12:43:10 2019
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(80,0,0) tid=(21,0,0)
GPGPU-Sim uArch: cycles simulated: 65004  inst.: 4298595 (ipc=22.8) sim_rate=130260 (inst/sec) elapsed = 0:0:00:33 / Wed May  1 12:43:11 2019
GPGPU-Sim uArch: cycles simulated: 67004  inst.: 4312890 (ipc=21.4) sim_rate=126849 (inst/sec) elapsed = 0:0:00:34 / Wed May  1 12:43:12 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (22533,45004), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(22534,45004)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (23134,45004), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(23135,45004)
GPGPU-Sim uArch: cycles simulated: 69004  inst.: 4333989 (ipc=20.5) sim_rate=123828 (inst/sec) elapsed = 0:0:00:35 / Wed May  1 12:43:13 2019
GPGPU-Sim uArch: Shader 10 finished CTA #1 (25392,45004), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(25393,45004)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (25901,45004), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(25902,45004)
GPGPU-Sim uArch: cycles simulated: 71004  inst.: 4355188 (ipc=19.7) sim_rate=120977 (inst/sec) elapsed = 0:0:00:36 / Wed May  1 12:43:14 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (26301,45004), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(26302,45004)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (26576,45004), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(26577,45004)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (26803,45004), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(26804,45004)
GPGPU-Sim uArch: cycles simulated: 72504  inst.: 4374239 (ipc=19.4) sim_rate=118222 (inst/sec) elapsed = 0:0:00:37 / Wed May  1 12:43:15 2019
GPGPU-Sim uArch: Shader 4 finished CTA #1 (28732,45004), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(28733,45004)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (28930,45004), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(28931,45004)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(97,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 74504  inst.: 4395207 (ipc=18.8) sim_rate=115663 (inst/sec) elapsed = 0:0:00:38 / Wed May  1 12:43:16 2019
GPGPU-Sim uArch: Shader 14 finished CTA #1 (30827,45004), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(30828,45004)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (30976,45004), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(30977,45004)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (31338,45004), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(31339,45004)
GPGPU-Sim uArch: cycles simulated: 76504  inst.: 4417774 (ipc=18.3) sim_rate=113276 (inst/sec) elapsed = 0:0:00:39 / Wed May  1 12:43:17 2019
GPGPU-Sim uArch: Shader 8 finished CTA #1 (31691,45004), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(31692,45004)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (31921,45004), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(31922,45004)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (32464,45004), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(32465,45004)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (32807,45004), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(32808,45004)
GPGPU-Sim uArch: cycles simulated: 78004  inst.: 4443764 (ipc=18.2) sim_rate=111094 (inst/sec) elapsed = 0:0:00:40 / Wed May  1 12:43:18 2019
GPGPU-Sim uArch: Shader 0 finished CTA #1 (33022,45004), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(33023,45004)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (33369,45004), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(33370,45004)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (33736,45004), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(33737,45004)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (34614,45004), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(34615,45004)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (34844,45004), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(34845,45004)
GPGPU-Sim uArch: cycles simulated: 80004  inst.: 4474178 (ipc=18.1) sim_rate=109126 (inst/sec) elapsed = 0:0:00:41 / Wed May  1 12:43:19 2019
GPGPU-Sim uArch: Shader 2 finished CTA #2 (35061,45004), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(35062,45004)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (35240,45004), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(35241,45004)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (35350,45004), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(35351,45004)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(112,0,0) tid=(25,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (36594,45004), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(36595,45004)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (36665,45004), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(36666,45004)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (36721,45004), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(36722,45004)
GPGPU-Sim uArch: cycles simulated: 82004  inst.: 4512214 (ipc=18.1) sim_rate=107433 (inst/sec) elapsed = 0:0:00:42 / Wed May  1 12:43:20 2019
GPGPU-Sim uArch: Shader 7 finished CTA #1 (37278,45004), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(37279,45004)
GPGPU-Sim uArch: cycles simulated: 84004  inst.: 4536503 (ipc=17.8) sim_rate=105500 (inst/sec) elapsed = 0:0:00:43 / Wed May  1 12:43:21 2019
GPGPU-Sim uArch: Shader 10 finished CTA #2 (39134,45004), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(39135,45004)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (39267,45004), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(39268,45004)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (39387,45004), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(39388,45004)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (40301,45004), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(40302,45004)
GPGPU-Sim uArch: cycles simulated: 86004  inst.: 4566830 (ipc=17.7) sim_rate=103791 (inst/sec) elapsed = 0:0:00:44 / Wed May  1 12:43:22 2019
GPGPU-Sim uArch: Shader 9 finished CTA #1 (41535,45004), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(41536,45004)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (42167,45004), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(42168,45004)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(117,0,0) tid=(82,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (42365,45004), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(42366,45004)
GPGPU-Sim uArch: cycles simulated: 88004  inst.: 4592579 (ipc=17.5) sim_rate=102057 (inst/sec) elapsed = 0:0:00:45 / Wed May  1 12:43:23 2019
GPGPU-Sim uArch: cycles simulated: 90004  inst.: 4611503 (ipc=17.1) sim_rate=100250 (inst/sec) elapsed = 0:0:00:46 / Wed May  1 12:43:24 2019
GPGPU-Sim uArch: Shader 9 finished CTA #2 (46462,45004), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(46463,45004)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (46906,45004), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(46907,45004)
GPGPU-Sim uArch: cycles simulated: 92004  inst.: 4635115 (ipc=16.9) sim_rate=98619 (inst/sec) elapsed = 0:0:00:47 / Wed May  1 12:43:25 2019
GPGPU-Sim uArch: Shader 1 finished CTA #2 (47103,45004), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(47104,45004)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (47237,45004), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(47238,45004)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (47476,45004), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(47477,45004)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (48882,45004), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(48883,45004)
GPGPU-Sim uArch: cycles simulated: 94004  inst.: 4661548 (ipc=16.7) sim_rate=97115 (inst/sec) elapsed = 0:0:00:48 / Wed May  1 12:43:26 2019
GPGPU-Sim uArch: Shader 7 finished CTA #3 (49945,45004), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(49946,45004)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(131,0,0) tid=(93,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (50668,45004), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(50669,45004)
GPGPU-Sim uArch: cycles simulated: 96004  inst.: 4691930 (ipc=16.7) sim_rate=95753 (inst/sec) elapsed = 0:0:00:49 / Wed May  1 12:43:27 2019
GPGPU-Sim uArch: Shader 14 finished CTA #2 (51441,45004), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(51442,45004)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (51452,45004), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(51453,45004)
GPGPU-Sim uArch: cycles simulated: 97504  inst.: 4711745 (ipc=16.6) sim_rate=94234 (inst/sec) elapsed = 0:0:00:50 / Wed May  1 12:43:28 2019
GPGPU-Sim uArch: Shader 12 finished CTA #3 (52814,45004), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(52815,45004)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (52929,45004), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(52930,45004)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (54434,45004), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(54435,45004)
GPGPU-Sim uArch: cycles simulated: 99504  inst.: 4744094 (ipc=16.6) sim_rate=93021 (inst/sec) elapsed = 0:0:00:51 / Wed May  1 12:43:29 2019
GPGPU-Sim uArch: Shader 3 finished CTA #3 (54680,45004), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(54681,45004)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (54750,45004), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(54751,45004)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (55111,45004), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(55112,45004)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (56192,45004), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(56193,45004)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(141,0,0) tid=(86,0,0)
GPGPU-Sim uArch: cycles simulated: 101504  inst.: 4774895 (ipc=16.5) sim_rate=91824 (inst/sec) elapsed = 0:0:00:52 / Wed May  1 12:43:30 2019
GPGPU-Sim uArch: Shader 9 finished CTA #4 (56596,45004), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(56597,45004)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (57124,45004), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(57125,45004)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (57211,45004), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(57212,45004)
GPGPU-Sim uArch: cycles simulated: 103504  inst.: 4805579 (ipc=16.5) sim_rate=90671 (inst/sec) elapsed = 0:0:00:53 / Wed May  1 12:43:31 2019
GPGPU-Sim uArch: Shader 0 finished CTA #2 (58855,45004), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(58856,45004)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (59214,45004), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(59215,45004)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (59319,45004), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(59320,45004)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (60411,45004), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(60412,45004)
GPGPU-Sim uArch: cycles simulated: 105504  inst.: 4836942 (ipc=16.4) sim_rate=89573 (inst/sec) elapsed = 0:0:00:54 / Wed May  1 12:43:32 2019
GPGPU-Sim uArch: Shader 5 finished CTA #3 (61072,45004), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(61073,45004)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (61624,45004), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(61625,45004)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (61708,45004), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(61709,45004)
GPGPU-Sim uArch: cycles simulated: 107004  inst.: 4861351 (ipc=16.4) sim_rate=88388 (inst/sec) elapsed = 0:0:00:55 / Wed May  1 12:43:33 2019
GPGPU-Sim uArch: Shader 8 finished CTA #4 (62201,45004), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(62202,45004)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(151,0,0) tid=(210,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (62610,45004), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(62611,45004)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (63336,45004), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(63337,45004)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (63525,45004), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(63526,45004)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (63693,45004), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(63694,45004)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (63898,45004), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(63899,45004)
GPGPU-Sim uArch: cycles simulated: 109004  inst.: 4897548 (ipc=16.5) sim_rate=87456 (inst/sec) elapsed = 0:0:00:56 / Wed May  1 12:43:34 2019
GPGPU-Sim uArch: Shader 12 finished CTA #5 (65255,45004), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(65256,45004)
GPGPU-Sim uArch: cycles simulated: 111004  inst.: 4922087 (ipc=16.4) sim_rate=86352 (inst/sec) elapsed = 0:0:00:57 / Wed May  1 12:43:35 2019
GPGPU-Sim uArch: Shader 3 finished CTA #2 (67286,45004), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(67287,45004)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (67310,45004), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(67311,45004)
GPGPU-Sim uArch: cycles simulated: 113004  inst.: 4946952 (ipc=16.3) sim_rate=85292 (inst/sec) elapsed = 0:0:00:58 / Wed May  1 12:43:36 2019
GPGPU-Sim uArch: Shader 10 finished CTA #3 (68227,45004), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(68228,45004)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(121,0,0) tid=(21,0,0)
GPGPU-Sim uArch: cycles simulated: 114504  inst.: 4967652 (ipc=16.2) sim_rate=84197 (inst/sec) elapsed = 0:0:00:59 / Wed May  1 12:43:37 2019
GPGPU-Sim uArch: Shader 3 finished CTA #5 (70294,45004), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(70295,45004)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (70643,45004), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(70644,45004)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (71413,45004), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(71414,45004)
GPGPU-Sim uArch: cycles simulated: 116504  inst.: 4996555 (ipc=16.1) sim_rate=83275 (inst/sec) elapsed = 0:0:01:00 / Wed May  1 12:43:38 2019
GPGPU-Sim uArch: Shader 0 finished CTA #5 (72686,45004), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(72687,45004)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (72779,45004), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(72780,45004)
GPGPU-Sim uArch: cycles simulated: 118504  inst.: 5024725 (ipc=16.1) sim_rate=82372 (inst/sec) elapsed = 0:0:01:01 / Wed May  1 12:43:39 2019
GPGPU-Sim uArch: Shader 13 finished CTA #4 (73994,45004), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(73995,45004)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (74053,45004), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(74054,45004)
GPGPU-Sim uArch: cycles simulated: 120004  inst.: 5045654 (ipc=16.0) sim_rate=81381 (inst/sec) elapsed = 0:0:01:02 / Wed May  1 12:43:40 2019
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(133,0,0) tid=(29,0,0)
GPGPU-Sim uArch: cycles simulated: 122004  inst.: 5070929 (ipc=16.0) sim_rate=80490 (inst/sec) elapsed = 0:0:01:03 / Wed May  1 12:43:41 2019
GPGPU-Sim uArch: Shader 8 finished CTA #5 (77450,45004), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(77451,45004)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (77778,45004), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(77779,45004)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (77942,45004), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(77943,45004)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (78070,45004), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(78071,45004)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (78301,45004), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(78302,45004)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (78504,45004), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(78505,45004)
GPGPU-Sim uArch: cycles simulated: 124004  inst.: 5103700 (ipc=16.0) sim_rate=79745 (inst/sec) elapsed = 0:0:01:04 / Wed May  1 12:43:42 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (79722,45004), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(79723,45004)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (79746,45004), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(79747,45004)
GPGPU-Sim uArch: cycles simulated: 126004  inst.: 5134701 (ipc=16.0) sim_rate=78995 (inst/sec) elapsed = 0:0:01:05 / Wed May  1 12:43:43 2019
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(144,0,0) tid=(76,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (82895,45004), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(82896,45004)
GPGPU-Sim uArch: cycles simulated: 128004  inst.: 5159752 (ipc=15.9) sim_rate=78178 (inst/sec) elapsed = 0:0:01:06 / Wed May  1 12:43:44 2019
GPGPU-Sim uArch: cycles simulated: 130004  inst.: 5182861 (ipc=15.8) sim_rate=77356 (inst/sec) elapsed = 0:0:01:07 / Wed May  1 12:43:45 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (85433,45004), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(85434,45004)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (85997,45004), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(85998,45004)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (86174,45004), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(86175,45004)
GPGPU-Sim uArch: cycles simulated: 132004  inst.: 5210424 (ipc=15.7) sim_rate=76623 (inst/sec) elapsed = 0:0:01:08 / Wed May  1 12:43:46 2019
GPGPU-Sim uArch: cycles simulated: 133504  inst.: 5227378 (ipc=15.7) sim_rate=75759 (inst/sec) elapsed = 0:0:01:09 / Wed May  1 12:43:47 2019
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(177,0,0) tid=(139,0,0)
GPGPU-Sim uArch: cycles simulated: 135504  inst.: 5252050 (ipc=15.6) sim_rate=75029 (inst/sec) elapsed = 0:0:01:10 / Wed May  1 12:43:48 2019
GPGPU-Sim uArch: Shader 6 finished CTA #5 (90702,45004), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(90703,45004)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (91028,45004), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(91029,45004)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (92498,45004), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(92499,45004)
GPGPU-Sim uArch: cycles simulated: 137504  inst.: 5285745 (ipc=15.6) sim_rate=74447 (inst/sec) elapsed = 0:0:01:11 / Wed May  1 12:43:49 2019
GPGPU-Sim uArch: cycles simulated: 139504  inst.: 5312454 (ipc=15.6) sim_rate=73784 (inst/sec) elapsed = 0:0:01:12 / Wed May  1 12:43:50 2019
GPGPU-Sim uArch: Shader 14 finished CTA #0 (95862,45004), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(95863,45004)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (96310,45004), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(96311,45004)
GPGPU-Sim uArch: cycles simulated: 141504  inst.: 5339431 (ipc=15.5) sim_rate=73142 (inst/sec) elapsed = 0:0:01:13 / Wed May  1 12:43:51 2019
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(167,0,0) tid=(153,0,0)
GPGPU-Sim uArch: cycles simulated: 143504  inst.: 5363050 (ipc=15.4) sim_rate=72473 (inst/sec) elapsed = 0:0:01:14 / Wed May  1 12:43:52 2019
GPGPU-Sim uArch: Shader 5 finished CTA #5 (99949,45004), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(99950,45004)
GPGPU-Sim uArch: cycles simulated: 145504  inst.: 5386827 (ipc=15.4) sim_rate=71824 (inst/sec) elapsed = 0:0:01:15 / Wed May  1 12:43:53 2019
GPGPU-Sim uArch: Shader 7 finished CTA #0 (101716,45004), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(101717,45004)
GPGPU-Sim uArch: cycles simulated: 147504  inst.: 5411263 (ipc=15.3) sim_rate=71200 (inst/sec) elapsed = 0:0:01:16 / Wed May  1 12:43:54 2019
GPGPU-Sim uArch: Shader 5 finished CTA #1 (103243,45004), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(103244,45004)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (103289,45004), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(103290,45004)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (104019,45004), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(104020,45004)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(127,0,0) tid=(246,0,0)
GPGPU-Sim uArch: cycles simulated: 149504  inst.: 5437141 (ipc=15.3) sim_rate=70612 (inst/sec) elapsed = 0:0:01:17 / Wed May  1 12:43:55 2019
GPGPU-Sim uArch: cycles simulated: 151504  inst.: 5461108 (ipc=15.2) sim_rate=70014 (inst/sec) elapsed = 0:0:01:18 / Wed May  1 12:43:56 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (107744,45004), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(107745,45004)
GPGPU-Sim uArch: cycles simulated: 153504  inst.: 5489336 (ipc=15.2) sim_rate=69485 (inst/sec) elapsed = 0:0:01:19 / Wed May  1 12:43:57 2019
GPGPU-Sim uArch: Shader 12 finished CTA #1 (109139,45004), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(109140,45004)
GPGPU-Sim uArch: cycles simulated: 155504  inst.: 5516011 (ipc=15.2) sim_rate=68950 (inst/sec) elapsed = 0:0:01:20 / Wed May  1 12:43:58 2019
GPGPU-Sim uArch: Shader 9 finished CTA #1 (110557,45004), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(110558,45004)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(188,0,0) tid=(6,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (111908,45004), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(111909,45004)
GPGPU-Sim uArch: cycles simulated: 157504  inst.: 5541833 (ipc=15.1) sim_rate=68417 (inst/sec) elapsed = 0:0:01:21 / Wed May  1 12:43:59 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (113975,45004), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(113976,45004)
GPGPU-Sim uArch: cycles simulated: 159504  inst.: 5570770 (ipc=15.1) sim_rate=67936 (inst/sec) elapsed = 0:0:01:22 / Wed May  1 12:44:00 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (115403,45004), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(115404,45004)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (115688,45004), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(115689,45004)
GPGPU-Sim uArch: cycles simulated: 161504  inst.: 5600858 (ipc=15.1) sim_rate=67480 (inst/sec) elapsed = 0:0:01:23 / Wed May  1 12:44:01 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (118229,45004), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(118230,45004)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(145,0,0) tid=(171,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (118434,45004), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(118435,45004)
GPGPU-Sim uArch: cycles simulated: 163504  inst.: 5629578 (ipc=15.1) sim_rate=67018 (inst/sec) elapsed = 0:0:01:24 / Wed May  1 12:44:02 2019
GPGPU-Sim uArch: Shader 2 finished CTA #2 (118903,45004), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(118904,45004)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (119818,45004), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(119819,45004)
GPGPU-Sim uArch: cycles simulated: 165504  inst.: 5662048 (ipc=15.1) sim_rate=66612 (inst/sec) elapsed = 0:0:01:25 / Wed May  1 12:44:03 2019
GPGPU-Sim uArch: Shader 0 finished CTA #1 (120910,45004), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(120911,45004)
GPGPU-Sim uArch: cycles simulated: 167504  inst.: 5686341 (ipc=15.1) sim_rate=66120 (inst/sec) elapsed = 0:0:01:26 / Wed May  1 12:44:04 2019
GPGPU-Sim uArch: Shader 3 finished CTA #1 (123564,45004), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(123565,45004)
GPGPU-Sim uArch: cycles simulated: 169504  inst.: 5714741 (ipc=15.0) sim_rate=65686 (inst/sec) elapsed = 0:0:01:27 / Wed May  1 12:44:05 2019
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(202,0,0) tid=(205,0,0)
GPGPU-Sim uArch: cycles simulated: 171504  inst.: 5737526 (ipc=15.0) sim_rate=65199 (inst/sec) elapsed = 0:0:01:28 / Wed May  1 12:44:06 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (127563,45004), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(127564,45004)
GPGPU-Sim uArch: cycles simulated: 173504  inst.: 5759532 (ipc=14.9) sim_rate=64713 (inst/sec) elapsed = 0:0:01:29 / Wed May  1 12:44:07 2019
GPGPU-Sim uArch: cycles simulated: 175504  inst.: 5780767 (ipc=14.9) sim_rate=64230 (inst/sec) elapsed = 0:0:01:30 / Wed May  1 12:44:08 2019
GPGPU-Sim uArch: Shader 7 finished CTA #1 (131641,45004), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(131642,45004)
GPGPU-Sim uArch: cycles simulated: 177504  inst.: 5806641 (ipc=14.8) sim_rate=63809 (inst/sec) elapsed = 0:0:01:31 / Wed May  1 12:44:09 2019
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(194,0,0) tid=(151,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (133534,45004), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(133535,45004)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (133724,45004), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(133725,45004)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (133744,45004), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(133745,45004)
GPGPU-Sim uArch: cycles simulated: 179504  inst.: 5837245 (ipc=14.8) sim_rate=63448 (inst/sec) elapsed = 0:0:01:32 / Wed May  1 12:44:10 2019
GPGPU-Sim uArch: cycles simulated: 181504  inst.: 5864997 (ipc=14.8) sim_rate=63064 (inst/sec) elapsed = 0:0:01:33 / Wed May  1 12:44:11 2019
GPGPU-Sim uArch: Shader 6 finished CTA #1 (137311,45004), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(137312,45004)
GPGPU-Sim uArch: cycles simulated: 183504  inst.: 5890910 (ipc=14.8) sim_rate=62669 (inst/sec) elapsed = 0:0:01:34 / Wed May  1 12:44:12 2019
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(128,0,0) tid=(111,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (140333,45004), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(140334,45004)
GPGPU-Sim uArch: cycles simulated: 185504  inst.: 5916475 (ipc=14.8) sim_rate=62278 (inst/sec) elapsed = 0:0:01:35 / Wed May  1 12:44:13 2019
GPGPU-Sim uArch: Shader 2 finished CTA #1 (140606,45004), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(140607,45004)
GPGPU-Sim uArch: cycles simulated: 187504  inst.: 5941179 (ipc=14.7) sim_rate=61887 (inst/sec) elapsed = 0:0:01:36 / Wed May  1 12:44:14 2019
GPGPU-Sim uArch: Shader 10 finished CTA #2 (143171,45004), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(143172,45004)
GPGPU-Sim uArch: cycles simulated: 189504  inst.: 5971522 (ipc=14.7) sim_rate=61562 (inst/sec) elapsed = 0:0:01:37 / Wed May  1 12:44:15 2019
GPGPU-Sim uArch: Shader 0 finished CTA #3 (144612,45004), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(144613,45004)
GPGPU-Sim uArch: cycles simulated: 191504  inst.: 6001506 (ipc=14.7) sim_rate=61239 (inst/sec) elapsed = 0:0:01:38 / Wed May  1 12:44:16 2019
GPGPU-Sim uArch: Shader 12 finished CTA #3 (146749,45004), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(146750,45004)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(212,0,0) tid=(78,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (146833,45004), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(146834,45004)
GPGPU-Sim uArch: cycles simulated: 193504  inst.: 6031519 (ipc=14.7) sim_rate=60924 (inst/sec) elapsed = 0:0:01:39 / Wed May  1 12:44:17 2019
GPGPU-Sim uArch: Shader 14 finished CTA #3 (149952,45004), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(149953,45004)
GPGPU-Sim uArch: cycles simulated: 195504  inst.: 6058931 (ipc=14.7) sim_rate=60589 (inst/sec) elapsed = 0:0:01:40 / Wed May  1 12:44:18 2019
GPGPU-Sim uArch: Shader 4 finished CTA #3 (151196,45004), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(151197,45004)
GPGPU-Sim uArch: cycles simulated: 197004  inst.: 6078806 (ipc=14.7) sim_rate=60186 (inst/sec) elapsed = 0:0:01:41 / Wed May  1 12:44:19 2019
GPGPU-Sim uArch: Shader 9 finished CTA #2 (152171,45004), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(152172,45004)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (152423,45004), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(152424,45004)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (152962,45004), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(152963,45004)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(131,0,0) tid=(52,0,0)
GPGPU-Sim uArch: cycles simulated: 199004  inst.: 6113487 (ipc=14.8) sim_rate=59936 (inst/sec) elapsed = 0:0:01:42 / Wed May  1 12:44:20 2019
GPGPU-Sim uArch: Shader 1 finished CTA #2 (154187,45004), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(154188,45004)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (155850,45004), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(155851,45004)
GPGPU-Sim uArch: cycles simulated: 201004  inst.: 6144073 (ipc=14.8) sim_rate=59651 (inst/sec) elapsed = 0:0:01:43 / Wed May  1 12:44:21 2019
GPGPU-Sim uArch: Shader 8 finished CTA #4 (157399,45004), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(157400,45004)
GPGPU-Sim uArch: cycles simulated: 203004  inst.: 6172450 (ipc=14.8) sim_rate=59350 (inst/sec) elapsed = 0:0:01:44 / Wed May  1 12:44:22 2019
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(217,0,0) tid=(139,0,0)
GPGPU-Sim uArch: cycles simulated: 205004  inst.: 6196258 (ipc=14.7) sim_rate=59011 (inst/sec) elapsed = 0:0:01:45 / Wed May  1 12:44:23 2019
GPGPU-Sim uArch: cycles simulated: 207004  inst.: 6223427 (ipc=14.7) sim_rate=58711 (inst/sec) elapsed = 0:0:01:46 / Wed May  1 12:44:24 2019
GPGPU-Sim uArch: Shader 1 finished CTA #3 (163509,45004), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(163510,45004)
GPGPU-Sim uArch: cycles simulated: 209004  inst.: 6250964 (ipc=14.7) sim_rate=58420 (inst/sec) elapsed = 0:0:01:47 / Wed May  1 12:44:25 2019
GPGPU-Sim uArch: cycles simulated: 211004  inst.: 6282610 (ipc=14.7) sim_rate=58172 (inst/sec) elapsed = 0:0:01:48 / Wed May  1 12:44:26 2019
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(148,0,0) tid=(226,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (167054,45004), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(167055,45004)
GPGPU-Sim uArch: cycles simulated: 213004  inst.: 6311965 (ipc=14.7) sim_rate=57907 (inst/sec) elapsed = 0:0:01:49 / Wed May  1 12:44:27 2019
GPGPU-Sim uArch: Shader 3 finished CTA #3 (168263,45004), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(168264,45004)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (169821,45004), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(169822,45004)
GPGPU-Sim uArch: cycles simulated: 215004  inst.: 6342540 (ipc=14.7) sim_rate=57659 (inst/sec) elapsed = 0:0:01:50 / Wed May  1 12:44:28 2019
GPGPU-Sim uArch: cycles simulated: 217004  inst.: 6367496 (ipc=14.7) sim_rate=57364 (inst/sec) elapsed = 0:0:01:51 / Wed May  1 12:44:29 2019
GPGPU-Sim uArch: Shader 4 finished CTA #2 (172913,45004), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(172914,45004)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(228,0,0) tid=(14,0,0)
GPGPU-Sim uArch: cycles simulated: 219004  inst.: 6392364 (ipc=14.7) sim_rate=57074 (inst/sec) elapsed = 0:0:01:52 / Wed May  1 12:44:30 2019
GPGPU-Sim uArch: Shader 5 finished CTA #2 (175073,45004), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(175074,45004)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (175828,45004), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(175829,45004)
GPGPU-Sim uArch: cycles simulated: 221004  inst.: 6424351 (ipc=14.7) sim_rate=56852 (inst/sec) elapsed = 0:0:01:53 / Wed May  1 12:44:31 2019
GPGPU-Sim uArch: Shader 10 finished CTA #4 (176330,45004), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(176331,45004)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (177201,45004), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(177202,45004)
GPGPU-Sim uArch: cycles simulated: 223004  inst.: 6455653 (ipc=14.7) sim_rate=56628 (inst/sec) elapsed = 0:0:01:54 / Wed May  1 12:44:32 2019
GPGPU-Sim uArch: Shader 11 finished CTA #3 (178686,45004), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(178687,45004)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (179177,45004), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(179178,45004)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(224,0,0) tid=(83,0,0)
GPGPU-Sim uArch: cycles simulated: 225004  inst.: 6488722 (ipc=14.7) sim_rate=56423 (inst/sec) elapsed = 0:0:01:55 / Wed May  1 12:44:33 2019
GPGPU-Sim uArch: cycles simulated: 227004  inst.: 6514437 (ipc=14.7) sim_rate=56158 (inst/sec) elapsed = 0:0:01:56 / Wed May  1 12:44:34 2019
GPGPU-Sim uArch: cycles simulated: 229004  inst.: 6542163 (ipc=14.7) sim_rate=55915 (inst/sec) elapsed = 0:0:01:57 / Wed May  1 12:44:35 2019
GPGPU-Sim uArch: Shader 3 finished CTA #2 (184716,45004), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(184717,45004)
GPGPU-Sim uArch: cycles simulated: 231004  inst.: 6567398 (ipc=14.7) sim_rate=55655 (inst/sec) elapsed = 0:0:01:58 / Wed May  1 12:44:36 2019
GPGPU-Sim uArch: Shader 8 finished CTA #3 (186457,45004), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(186458,45004)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(208,0,0) tid=(61,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (187270,45004), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(187271,45004)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (187473,45004), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(187474,45004)
GPGPU-Sim uArch: cycles simulated: 232504  inst.: 6593129 (ipc=14.7) sim_rate=55404 (inst/sec) elapsed = 0:0:01:59 / Wed May  1 12:44:37 2019
GPGPU-Sim uArch: cycles simulated: 234504  inst.: 6624174 (ipc=14.7) sim_rate=55201 (inst/sec) elapsed = 0:0:02:00 / Wed May  1 12:44:38 2019
GPGPU-Sim uArch: Shader 2 finished CTA #3 (189990,45004), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(189991,45004)
GPGPU-Sim uArch: cycles simulated: 236504  inst.: 6656010 (ipc=14.7) sim_rate=55008 (inst/sec) elapsed = 0:0:02:01 / Wed May  1 12:44:39 2019
GPGPU-Sim uArch: Shader 6 finished CTA #3 (191709,45004), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(191710,45004)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (192016,45004), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(192017,45004)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(230,0,0) tid=(199,0,0)
GPGPU-Sim uArch: cycles simulated: 238504  inst.: 6686992 (ipc=14.7) sim_rate=54811 (inst/sec) elapsed = 0:0:02:02 / Wed May  1 12:44:40 2019
GPGPU-Sim uArch: cycles simulated: 240504  inst.: 6715764 (ipc=14.7) sim_rate=54599 (inst/sec) elapsed = 0:0:02:03 / Wed May  1 12:44:41 2019
GPGPU-Sim uArch: Shader 2 finished CTA #4 (195965,45004), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(195966,45004)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (196291,45004), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(196292,45004)
GPGPU-Sim uArch: cycles simulated: 242504  inst.: 6748123 (ipc=14.7) sim_rate=54420 (inst/sec) elapsed = 0:0:02:04 / Wed May  1 12:44:42 2019
GPGPU-Sim uArch: Shader 11 finished CTA #5 (197705,45004), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(197706,45004)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(195,0,0) tid=(230,0,0)
GPGPU-Sim uArch: cycles simulated: 244504  inst.: 6776751 (ipc=14.7) sim_rate=54214 (inst/sec) elapsed = 0:0:02:05 / Wed May  1 12:44:43 2019
GPGPU-Sim uArch: Shader 13 finished CTA #3 (200306,45004), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(200307,45004)
GPGPU-Sim uArch: cycles simulated: 246504  inst.: 6807420 (ipc=14.7) sim_rate=54027 (inst/sec) elapsed = 0:0:02:06 / Wed May  1 12:44:44 2019
GPGPU-Sim uArch: Shader 10 finished CTA #3 (202190,45004), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(202191,45004)
GPGPU-Sim uArch: cycles simulated: 248504  inst.: 6840405 (ipc=14.7) sim_rate=53861 (inst/sec) elapsed = 0:0:02:07 / Wed May  1 12:44:45 2019
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(190,0,0) tid=(49,0,0)
GPGPU-Sim uArch: cycles simulated: 250504  inst.: 6873812 (ipc=14.8) sim_rate=53701 (inst/sec) elapsed = 0:0:02:08 / Wed May  1 12:44:46 2019
GPGPU-Sim uArch: Shader 3 finished CTA #4 (205919,45004), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(205920,45004)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (206564,45004), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(206565,45004)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (206805,45004), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(206806,45004)
GPGPU-Sim uArch: cycles simulated: 252504  inst.: 6905335 (ipc=14.8) sim_rate=53529 (inst/sec) elapsed = 0:0:02:09 / Wed May  1 12:44:47 2019
GPGPU-Sim uArch: Shader 0 finished CTA #4 (207810,45004), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(207811,45004)
GPGPU-Sim uArch: cycles simulated: 254504  inst.: 6939724 (ipc=14.8) sim_rate=53382 (inst/sec) elapsed = 0:0:02:10 / Wed May  1 12:44:48 2019
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(235,0,0) tid=(154,0,0)
GPGPU-Sim uArch: cycles simulated: 256004  inst.: 6957918 (ipc=14.8) sim_rate=53113 (inst/sec) elapsed = 0:0:02:11 / Wed May  1 12:44:49 2019
GPGPU-Sim uArch: cycles simulated: 258004  inst.: 6982900 (ipc=14.7) sim_rate=52900 (inst/sec) elapsed = 0:0:02:12 / Wed May  1 12:44:50 2019
GPGPU-Sim uArch: cycles simulated: 260004  inst.: 7011860 (ipc=14.7) sim_rate=52720 (inst/sec) elapsed = 0:0:02:13 / Wed May  1 12:44:51 2019
GPGPU-Sim uArch: Shader 5 finished CTA #4 (216823,45004), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(216824,45004)
GPGPU-Sim uArch: cycles simulated: 262004  inst.: 7038588 (ipc=14.7) sim_rate=52526 (inst/sec) elapsed = 0:0:02:14 / Wed May  1 12:44:52 2019
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(184,0,0) tid=(106,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (218197,45004), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(218198,45004)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (218511,45004), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(218512,45004)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (218854,45004), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(218855,45004)
GPGPU-Sim uArch: cycles simulated: 264004  inst.: 7071046 (ipc=14.7) sim_rate=52378 (inst/sec) elapsed = 0:0:02:15 / Wed May  1 12:44:53 2019
GPGPU-Sim uArch: cycles simulated: 266004  inst.: 7106838 (ipc=14.8) sim_rate=52256 (inst/sec) elapsed = 0:0:02:16 / Wed May  1 12:44:54 2019
GPGPU-Sim uArch: Shader 14 finished CTA #5 (221260,45004), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(221261,45004)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (221332,45004), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (221603,45004), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (221902,45004), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 267504  inst.: 7129417 (ipc=14.8) sim_rate=52039 (inst/sec) elapsed = 0:0:02:17 / Wed May  1 12:44:55 2019
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(217,0,0) tid=(168,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (224028,45004), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (224234,45004), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 269504  inst.: 7160476 (ipc=14.8) sim_rate=51887 (inst/sec) elapsed = 0:0:02:18 / Wed May  1 12:44:56 2019
GPGPU-Sim uArch: cycles simulated: 271504  inst.: 7186946 (ipc=14.8) sim_rate=51704 (inst/sec) elapsed = 0:0:02:19 / Wed May  1 12:44:57 2019
GPGPU-Sim uArch: Shader 1 finished CTA #5 (226583,45004), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (227020,45004), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (227499,45004), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 274004  inst.: 7222415 (ipc=14.8) sim_rate=51588 (inst/sec) elapsed = 0:0:02:20 / Wed May  1 12:44:58 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (230351,45004), 5 CTAs running
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(196,0,0) tid=(48,0,0)
GPGPU-Sim uArch: cycles simulated: 276004  inst.: 7250234 (ipc=14.8) sim_rate=51420 (inst/sec) elapsed = 0:0:02:21 / Wed May  1 12:44:59 2019
GPGPU-Sim uArch: cycles simulated: 278004  inst.: 7274657 (ipc=14.7) sim_rate=51229 (inst/sec) elapsed = 0:0:02:22 / Wed May  1 12:45:00 2019
GPGPU-Sim uArch: Shader 11 finished CTA #4 (233582,45004), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 280004  inst.: 7305774 (ipc=14.7) sim_rate=51089 (inst/sec) elapsed = 0:0:02:23 / Wed May  1 12:45:01 2019
GPGPU-Sim uArch: Shader 3 finished CTA #5 (236217,45004), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (236859,45004), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 282004  inst.: 7335844 (ipc=14.7) sim_rate=50943 (inst/sec) elapsed = 0:0:02:24 / Wed May  1 12:45:02 2019
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(212,0,0) tid=(175,0,0)
GPGPU-Sim uArch: cycles simulated: 284004  inst.: 7366298 (ipc=14.7) sim_rate=50802 (inst/sec) elapsed = 0:0:02:25 / Wed May  1 12:45:03 2019
GPGPU-Sim uArch: Shader 12 finished CTA #1 (240129,45004), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 286504  inst.: 7405424 (ipc=14.8) sim_rate=50722 (inst/sec) elapsed = 0:0:02:26 / Wed May  1 12:45:04 2019
GPGPU-Sim uArch: Shader 7 finished CTA #0 (241667,45004), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (241926,45004), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (242077,45004), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (242276,45004), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (242626,45004), 4 CTAs running
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(255,0,0) tid=(66,0,0)
GPGPU-Sim uArch: cycles simulated: 288504  inst.: 7433948 (ipc=14.8) sim_rate=50571 (inst/sec) elapsed = 0:0:02:27 / Wed May  1 12:45:05 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (244682,45004), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 291004  inst.: 7467951 (ipc=14.7) sim_rate=50459 (inst/sec) elapsed = 0:0:02:28 / Wed May  1 12:45:06 2019
GPGPU-Sim uArch: Shader 4 finished CTA #1 (246711,45004), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 293504  inst.: 7505987 (ipc=14.7) sim_rate=50375 (inst/sec) elapsed = 0:0:02:29 / Wed May  1 12:45:07 2019
GPGPU-Sim uArch: Shader 8 finished CTA #1 (249624,45004), 4 CTAs running
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(239,0,0) tid=(230,0,0)
GPGPU-Sim uArch: cycles simulated: 295504  inst.: 7531430 (ipc=14.7) sim_rate=50209 (inst/sec) elapsed = 0:0:02:30 / Wed May  1 12:45:08 2019
GPGPU-Sim uArch: Shader 10 finished CTA #1 (252176,45004), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 298004  inst.: 7565429 (ipc=14.7) sim_rate=50102 (inst/sec) elapsed = 0:0:02:31 / Wed May  1 12:45:09 2019
GPGPU-Sim uArch: Shader 11 finished CTA #2 (254295,45004), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (255127,45004), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (255421,45004), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 300504  inst.: 7596993 (ipc=14.7) sim_rate=49980 (inst/sec) elapsed = 0:0:02:32 / Wed May  1 12:45:10 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (256660,45004), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (257036,45004), 3 CTAs running
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(223,0,0) tid=(53,0,0)
GPGPU-Sim uArch: cycles simulated: 303004  inst.: 7629611 (ipc=14.7) sim_rate=49866 (inst/sec) elapsed = 0:0:02:33 / Wed May  1 12:45:11 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (259294,45004), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (259383,45004), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (259424,45004), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 305504  inst.: 7659534 (ipc=14.7) sim_rate=49737 (inst/sec) elapsed = 0:0:02:34 / Wed May  1 12:45:12 2019
GPGPU-Sim uArch: Shader 5 finished CTA #1 (262237,45004), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 307504  inst.: 7684699 (ipc=14.6) sim_rate=49578 (inst/sec) elapsed = 0:0:02:35 / Wed May  1 12:45:13 2019
GPGPU-Sim uArch: Shader 0 finished CTA #0 (262585,45004), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (263436,45004), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (264518,45004), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 310004  inst.: 7716568 (ipc=14.6) sim_rate=49465 (inst/sec) elapsed = 0:0:02:36 / Wed May  1 12:45:14 2019
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(212,0,0) tid=(185,0,0)
GPGPU-Sim uArch: cycles simulated: 312504  inst.: 7748422 (ipc=14.6) sim_rate=49353 (inst/sec) elapsed = 0:0:02:37 / Wed May  1 12:45:15 2019
GPGPU-Sim uArch: Shader 7 finished CTA #3 (267669,45004), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (268014,45004), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (268257,45004), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (269433,45004), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 315004  inst.: 7779065 (ipc=14.6) sim_rate=49234 (inst/sec) elapsed = 0:0:02:38 / Wed May  1 12:45:16 2019
GPGPU-Sim uArch: Shader 9 finished CTA #1 (270722,45004), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (270894,45004), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (272307,45004), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 317504  inst.: 7807431 (ipc=14.6) sim_rate=49103 (inst/sec) elapsed = 0:0:02:39 / Wed May  1 12:45:17 2019
GPGPU-Sim uArch: Shader 10 finished CTA #2 (273106,45004), 2 CTAs running
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(211,0,0) tid=(182,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (273620,45004), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (274134,45004), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 320004  inst.: 7838500 (ipc=14.5) sim_rate=48990 (inst/sec) elapsed = 0:0:02:40 / Wed May  1 12:45:18 2019
GPGPU-Sim uArch: Shader 8 finished CTA #4 (275744,45004), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (277314,45004), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 322504  inst.: 7870532 (ipc=14.5) sim_rate=48885 (inst/sec) elapsed = 0:0:02:41 / Wed May  1 12:45:19 2019
GPGPU-Sim uArch: Shader 0 finished CTA #1 (278085,45004), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (278709,45004), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (280210,45004), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (280231,45004), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 325504  inst.: 7907116 (ipc=14.5) sim_rate=48809 (inst/sec) elapsed = 0:0:02:42 / Wed May  1 12:45:20 2019
GPGPU-Sim uArch: Shader 13 finished CTA #1 (280552,45004), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (280575,45004), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (280780,45004), 1 CTAs running
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(245,0,0) tid=(231,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (281811,45004), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (282409,45004), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (282477,45004), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (282503,45004), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (282909,45004), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 328004  inst.: 7936615 (ipc=14.5) sim_rate=48690 (inst/sec) elapsed = 0:0:02:43 / Wed May  1 12:45:21 2019
GPGPU-Sim uArch: Shader 12 finished CTA #4 (283091,45004), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (284544,45004), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (284620,45004), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (285202,45004), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (285428,45004), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (285667,45004), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 331504  inst.: 7972251 (ipc=14.4) sim_rate=48611 (inst/sec) elapsed = 0:0:02:44 / Wed May  1 12:45:22 2019
GPGPU-Sim uArch: Shader 12 finished CTA #5 (286522,45004), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (287701,45004), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (288822,45004), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (289643,45004), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (289663,45004), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (289689,45004), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (290628,45004), 2 CTAs running
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(251,0,0) tid=(115,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (290901,45004), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (290972,45004), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 336004  inst.: 8012267 (ipc=14.3) sim_rate=48559 (inst/sec) elapsed = 0:0:02:45 / Wed May  1 12:45:23 2019
GPGPU-Sim uArch: Shader 3 finished CTA #1 (291094,45004), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (292092,45004), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (292234,45004), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (292607,45004), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (293422,45004), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (293674,45004), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (294121,45004), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (294485,45004), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (294944,45004), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (296435,45004), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (296468,45004), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 342004  inst.: 8045588 (ipc=14.2) sim_rate=48467 (inst/sec) elapsed = 0:0:02:46 / Wed May  1 12:45:24 2019
GPGPU-Sim uArch: Shader 6 finished CTA #4 (297491,45004), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (298046,45004), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (298292,45004), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (299946,45004), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (302063,45004), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (303722,45004), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 14.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 303723
gpu_sim_insn = 4213903
gpu_ipc =      13.8742
gpu_tot_sim_cycle = 348727
gpu_tot_sim_insn = 8055809
gpu_tot_ipc =      23.1006
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 611504
gpu_stall_icnt2sh    = 1708575
gpu_total_sim_rate=48528

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 480009
	L1I_total_cache_misses = 1002
	L1I_total_cache_miss_rate = 0.0021
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6596
L1D_cache:
	L1D_cache_core[0]: Access = 38379, Miss = 31338, Miss_rate = 0.817, Pending_hits = 2278, Reservation_fails = 258088
	L1D_cache_core[1]: Access = 35473, Miss = 28977, Miss_rate = 0.817, Pending_hits = 2174, Reservation_fails = 248576
	L1D_cache_core[2]: Access = 37065, Miss = 30000, Miss_rate = 0.809, Pending_hits = 2269, Reservation_fails = 254016
	L1D_cache_core[3]: Access = 39854, Miss = 32800, Miss_rate = 0.823, Pending_hits = 2383, Reservation_fails = 261183
	L1D_cache_core[4]: Access = 36017, Miss = 29387, Miss_rate = 0.816, Pending_hits = 2234, Reservation_fails = 250087
	L1D_cache_core[5]: Access = 38343, Miss = 31354, Miss_rate = 0.818, Pending_hits = 2276, Reservation_fails = 260173
	L1D_cache_core[6]: Access = 39427, Miss = 32046, Miss_rate = 0.813, Pending_hits = 2326, Reservation_fails = 263102
	L1D_cache_core[7]: Access = 34913, Miss = 28287, Miss_rate = 0.810, Pending_hits = 2195, Reservation_fails = 239406
	L1D_cache_core[8]: Access = 35617, Miss = 28559, Miss_rate = 0.802, Pending_hits = 2186, Reservation_fails = 244728
	L1D_cache_core[9]: Access = 38131, Miss = 30893, Miss_rate = 0.810, Pending_hits = 2279, Reservation_fails = 256518
	L1D_cache_core[10]: Access = 35827, Miss = 29117, Miss_rate = 0.813, Pending_hits = 2149, Reservation_fails = 250267
	L1D_cache_core[11]: Access = 37133, Miss = 29962, Miss_rate = 0.807, Pending_hits = 2280, Reservation_fails = 251121
	L1D_cache_core[12]: Access = 36903, Miss = 29954, Miss_rate = 0.812, Pending_hits = 2233, Reservation_fails = 248547
	L1D_cache_core[13]: Access = 38498, Miss = 31284, Miss_rate = 0.813, Pending_hits = 2292, Reservation_fails = 260338
	L1D_cache_core[14]: Access = 40974, Miss = 33503, Miss_rate = 0.818, Pending_hits = 2444, Reservation_fails = 267395
	L1D_total_cache_accesses = 562554
	L1D_total_cache_misses = 457461
	L1D_total_cache_miss_rate = 0.8132
	L1D_total_cache_pending_hits = 33998
	L1D_total_cache_reservation_fails = 3813545
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.047
L1C_cache:
	L1C_total_cache_accesses = 75922
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0063
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3412
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 69480
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 33903
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 228275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2370570
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 75442
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3412
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1615
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 95
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 229186
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1442975
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 479007
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1002
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6596
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
931, 1146, 1501, 998, 1034, 1314, 1536, 1121, 1290, 1170, 1628, 1092, 1408, 1469, 1204, 1262, 1368, 1118, 1471, 1370, 1320, 1219, 1032, 1471, 1387, 1442, 1093, 1202, 1230, 1224, 1079, 1196, 1036, 1273, 935, 1239, 1572, 1598, 1226, 1424, 879, 1239, 664, 974, 974, 1521, 720, 815, 
gpgpu_n_tot_thrd_icount = 28404064
gpgpu_n_tot_w_icount = 887627
gpgpu_n_stall_shd_mem = 4165241
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 228275
gpgpu_n_mem_write_global = 230896
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 948589
gpgpu_n_store_insn = 344839
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 919866
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3412
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3412
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4161829
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6710005	W0_Idle:702558	W0_Scoreboard:1383248	W1:252206	W2:110956	W3:66887	W4:46128	W5:32105	W6:28213	W7:25656	W8:22218	W9:20580	W10:17943	W11:15554	W12:15071	W13:13493	W14:12193	W15:9476	W16:8286	W17:6943	W18:6546	W19:4453	W20:4625	W21:3931	W22:2561	W23:2655	W24:2020	W25:1530	W26:903	W27:411	W28:424	W29:60	W30:0	W31:0	W32:153600
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1826200 {8:228275,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9245472 {40:230771,72:37,136:88,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 31045400 {136:228275,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1847168 {8:230896,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 119 
maxdqlatency = 0 
maxmflatency = 1086 
averagemflatency = 385 
max_icnt2mem_latency = 844 
max_icnt2sh_latency = 348726 
mrq_lat_table:21346 	228 	442 	1906 	1565 	173 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	65256 	321833 	72091 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	22565 	9916 	33733 	157146 	103314 	130788 	1784 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	20343 	98429 	101049 	8349 	120 	0 	0 	2 	9 	43 	905 	9237 	18299 	44430 	98845 	59126 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	70 	627 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        26        31        23        19        30        32        23        28        28        29        24        25        28        32        31        28 
dram[1]:        16        31        24        20        24        12        22        22        22        17        23        22        34        31        16        11 
dram[2]:        21        24        26        16        20        18        28        32        23        23        29        25        22        32        17        19 
dram[3]:        21        18        19        18        29        24        25        17        24        18        23        22        27        31        17        12 
dram[4]:        32        31        16        20        26        19        20        19        24        32        23        22        26        32        24        28 
dram[5]:        33        25        26        22        18        22        18        22        27        22        22        22        25        21        22        13 
maximum service time to same row:
dram[0]:     46408     49165     30185     44519     35385     41894     24341     33454     65950     47599     58789     60941     66459     66742     37724     76465 
dram[1]:     46860     45507     17043     41804     40494     24271     24097     47123     47761     75013     40581     74819    129808     71613     29678     47225 
dram[2]:     25944     62471     59102     51874     20590     38368     79585     43371     23365     18531     53314     90762     48563    108373     57378     58950 
dram[3]:     36274     64968     33575     28147     43632     32623     22836     44480     36322     26721     51570     57325     75057     35117     52785     57596 
dram[4]:     48490     44986     27816     19420     42831     42607     23483     26366     37119     40725     47547     71294     61241     62664     71719     52676 
dram[5]:     16444     32102     39565     39338     23101     28714     31188     34600     27884     31375     37894     33032     33282     37668     64642     33283 
average row accesses per activate:
dram[0]:  4.862745  3.625000  3.042553  3.090000  4.313433  4.420290  3.094017  3.372340  4.394366  4.168831  3.687500  4.120000  6.280000  4.611111  6.791667  7.904762 
dram[1]:  3.714286  4.707692  3.635294  3.263158  3.137615  2.614815  3.165217  2.911765  3.141593  3.603961  4.000000  3.641791  4.432433  5.516129  5.026316  4.000000 
dram[2]:  3.619718  3.731343  3.543210  3.561644  3.052083  3.706667  3.707865  3.847059  3.633333  3.381443  4.051724  3.833333  4.882353  4.942857  4.702703  4.589744 
dram[3]:  2.728972  3.527027  3.318681  4.025974  3.934211  4.000000  4.073171  3.784091  3.485437  3.123894  3.408451  3.109589  6.000000  5.031250  3.703704  4.190476 
dram[4]:  4.369231  3.823529  3.244681  3.240964  3.945205  4.696429  3.831461  4.077922  4.012048  4.967742  4.387755  4.156863  4.384615  4.794117  5.333333  5.678571 
dram[5]:  3.370786  3.282609  3.101852  2.776000  3.102804  3.333333  3.580000  3.771739  3.626263  3.052174  3.625000  3.318841  4.219512  4.742857  4.090909  3.122807 
average row locality = 25677/6937 = 3.701456
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       182       191       221       226       224       226       271       247       238       243       197       182       157       164       161       165 
dram[1]:       200       215       218       225       252       261       265       288       258       265       215       206       162       165       188       195 
dram[2]:       193       190       216       200       216       216       244       251       256       251       200       189       166       168       172       175 
dram[3]:       208       195       219       225       213       207       249       248       271       266       213       199       158       161       198       175 
dram[4]:       208       198       222       203       226       207       257       234       256       242       198       184       170       160       176       159 
dram[5]:       218       218       250       248       238       250       262       258       269       267       208       195       170       166       178       177 
total reads: 20453
bank skew: 288/157 = 1.83
chip skew: 3578/3295 = 1.09
number of total write accesses:
dram[0]:        66        70        65        83        65        79        91        70        74        78        39        24         0         2         2         1 
dram[1]:        86        91        91        85        90        92        99       108        97        99        49        38         2         6         3         1 
dram[2]:        64        60        71        60        77        62        86        76        71        77        35        18         0         5         2         4 
dram[3]:        84        66        83        85        86        69        85        85        88        87        29        28         4         0         2         1 
dram[4]:        76        62        83        66        62        56        84        80        77        66        17        28         1         3         0         0 
dram[5]:        82        84        85        99        94       100        96        89        90        84        24        34         3         0         2         1 
total reads: 5224
min_bank_accesses = 0!
chip skew: 1037/761 = 1.36
average mf latency per bank:
dram[0]:       3972      3861      4061      3390      3771      3448      2894      3187      3377      3304      9121     10732     16081     15446     18503     17920
dram[1]:       3536      3575      3660      3772      3296      3316      3143      2901      3178      3164      8362      9620     15911     15763     16187     16149
dram[2]:       4062      4173      3702      4054      3736      3816      3173      3213      3447      3399      9480     11185     16019     15221     17456     16858
dram[3]:       3628      4002      3762      3609      3479      3799      3322      3127      3109      3078      9361     10074     16345     16464     15500     17480
dram[4]:       4868      4038      4721      3994      5028      4029      4322      3265      4375      3433     68113     11020     20627     16158     23604     19114
dram[5]:       3637      3619      3482      3362      3327      3205      2971      3167      3054      3256     10304     10127     15472     16582     17407     17545
maximum mf latency per bank:
dram[0]:        823       780       780       879       846       797       859       865       882       809       840       857       924       798       837       785
dram[1]:        864       856       899       853       842       866       915       808       847       880       799       840       979       858       820       857
dram[2]:       1044      1025       877       833       839       938       812       809       953       905       840       907       874       873       902       920
dram[3]:        795       940       818       918       806       953       847       782       847       834       917       837       865       854       874       908
dram[4]:       1018       901      1064       860      1025       927      1086       845       987       799      1020       801       962       853       974       885
dram[5]:        837       910       950       841       913       901       866       905       969       886       859       916       871       988       807       846

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=8 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=460316 n_nop=454164 n_act=1032 n_pre=1016 n_req=4104 n_rd=3295 n_write=809 bw_util=0.01783
n_activity=61648 dram_eff=0.1331
bk0: 182a 458258i bk1: 191a 457615i bk2: 221a 457065i bk3: 226a 456637i bk4: 224a 457518i bk5: 226a 457380i bk6: 271a 456070i bk7: 247a 456763i bk8: 238a 457206i bk9: 243a 457190i bk10: 197a 457935i bk11: 182a 458367i bk12: 157a 459246i bk13: 164a 459034i bk14: 161a 459413i bk15: 165a 459592i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0288715
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=8 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=460316 n_nop=453079 n_act=1319 n_pre=1303 n_req=4615 n_rd=3578 n_write=1037 bw_util=0.02005
n_activity=72683 dram_eff=0.127
bk0: 200a 457404i bk1: 215a 457614i bk2: 218a 457007i bk3: 225a 456838i bk4: 252a 456414i bk5: 261a 455748i bk6: 265a 455905i bk7: 288a 455221i bk8: 258a 455878i bk9: 265a 456046i bk10: 215a 457511i bk11: 206a 457648i bk12: 162a 458896i bk13: 165a 459088i bk14: 188a 459018i bk15: 195a 458768i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0376437
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=8 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=460316 n_nop=454099 n_act=1081 n_pre=1065 n_req=4071 n_rd=3303 n_write=768 bw_util=0.01769
n_activity=60729 dram_eff=0.1341
bk0: 193a 457716i bk1: 190a 457801i bk2: 216a 457080i bk3: 200a 457545i bk4: 216a 456830i bk5: 216a 457197i bk6: 244a 456644i bk7: 251a 456822i bk8: 256a 456711i bk9: 251a 456551i bk10: 200a 457961i bk11: 189a 458189i bk12: 166a 459012i bk13: 168a 459079i bk14: 172a 459107i bk15: 175a 459139i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0301793
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=8 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=460316 n_nop=453687 n_act=1179 n_pre=1163 n_req=4287 n_rd=3405 n_write=882 bw_util=0.01863
n_activity=68333 dram_eff=0.1255
bk0: 208a 456551i bk1: 195a 457527i bk2: 219a 456906i bk3: 225a 457153i bk4: 213a 457298i bk5: 207a 457474i bk6: 249a 456933i bk7: 248a 457014i bk8: 271a 456447i bk9: 266a 456173i bk10: 213a 457724i bk11: 199a 457743i bk12: 158a 459234i bk13: 161a 459249i bk14: 198a 458692i bk15: 175a 459027i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0292191
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=8 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=460316 n_nop=454303 n_act=984 n_pre=968 n_req=4061 n_rd=3300 n_write=761 bw_util=0.01764
n_activity=62386 dram_eff=0.1302
bk0: 208a 457878i bk1: 198a 457719i bk2: 222a 456959i bk3: 203a 457183i bk4: 226a 457499i bk5: 207a 457920i bk6: 257a 456880i bk7: 234a 457134i bk8: 256a 457005i bk9: 242a 457610i bk10: 198a 458372i bk11: 184a 458305i bk12: 170a 458994i bk13: 160a 459123i bk14: 176a 459286i bk15: 159a 459443i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0256997
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=8 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=460316 n_nop=453109 n_act=1342 n_pre=1326 n_req=4539 n_rd=3572 n_write=967 bw_util=0.01972
n_activity=73584 dram_eff=0.1234
bk0: 218a 457161i bk1: 218a 457042i bk2: 250a 456432i bk3: 248a 455721i bk4: 238a 456277i bk5: 250a 456099i bk6: 262a 456456i bk7: 258a 456590i bk8: 269a 456587i bk9: 267a 456269i bk10: 208a 458015i bk11: 195a 457894i bk12: 170a 458884i bk13: 166a 459173i bk14: 178a 459021i bk15: 177a 458702i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0329317

========= L2 cache stats =========
L2_cache_bank[0]: Access = 35809, Miss = 1651, Miss_rate = 0.046, Pending_hits = 12, Reservation_fails = 317
L2_cache_bank[1]: Access = 36076, Miss = 1644, Miss_rate = 0.046, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[2]: Access = 36107, Miss = 1758, Miss_rate = 0.049, Pending_hits = 16, Reservation_fails = 103
L2_cache_bank[3]: Access = 36948, Miss = 1820, Miss_rate = 0.049, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[4]: Access = 35693, Miss = 1663, Miss_rate = 0.047, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 36214, Miss = 1640, Miss_rate = 0.045, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[6]: Access = 36321, Miss = 1729, Miss_rate = 0.048, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[7]: Access = 36225, Miss = 1676, Miss_rate = 0.046, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[8]: Access = 60039, Miss = 1713, Miss_rate = 0.029, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 36254, Miss = 1587, Miss_rate = 0.044, Pending_hits = 11, Reservation_fails = 41
L2_cache_bank[10]: Access = 36927, Miss = 1793, Miss_rate = 0.049, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 36633, Miss = 1779, Miss_rate = 0.049, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 459246
L2_total_cache_misses = 20453
L2_total_cache_miss_rate = 0.0445
L2_total_cache_pending_hits = 109
L2_total_cache_reservation_fails = 461
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 211424
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 22
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16829
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 128
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 116
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 227199
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 78
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3619
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 215
L2_cache_data_port_util = 0.258
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=1372616
icnt_total_pkts_simt_to_mem=690443
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 68.9857
	minimum = 6
	maximum = 718
Network latency average = 39.0479
	minimum = 6
	maximum = 454
Slowest packet = 59755
Flit latency average = 29.5799
	minimum = 6
	maximum = 454
Slowest flit = 1724595
Fragmentation average = 0.0937599
	minimum = 0
	maximum = 326
Injected packet rate average = 0.104979
	minimum = 0.0853936 (at node 7)
	maximum = 0.176299 (at node 23)
Accepted packet rate average = 0.104979
	minimum = 0.0853936 (at node 7)
	maximum = 0.176299 (at node 23)
Injected flit rate average = 0.236599
	minimum = 0.127778 (at node 7)
	maximum = 0.412646 (at node 23)
Accepted flit rate average= 0.236599
	minimum = 0.16381 (at node 19)
	maximum = 0.315169 (at node 14)
Injected packet length average = 2.25379
Accepted packet length average = 2.25379
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 31.5661 (5 samples)
	minimum = 6 (5 samples)
	maximum = 270.4 (5 samples)
Network latency average = 20.1045 (5 samples)
	minimum = 6 (5 samples)
	maximum = 177 (5 samples)
Flit latency average = 16.1511 (5 samples)
	minimum = 6 (5 samples)
	maximum = 175.2 (5 samples)
Fragmentation average = 0.0266553 (5 samples)
	minimum = 0 (5 samples)
	maximum = 104.4 (5 samples)
Injected packet rate average = 0.0429623 (5 samples)
	minimum = 0.0295932 (5 samples)
	maximum = 0.0991405 (5 samples)
Accepted packet rate average = 0.0429623 (5 samples)
	minimum = 0.0295932 (5 samples)
	maximum = 0.0991405 (5 samples)
Injected flit rate average = 0.0961789 (5 samples)
	minimum = 0.0438 (5 samples)
	maximum = 0.196808 (5 samples)
Accepted flit rate average = 0.0961789 (5 samples)
	minimum = 0.0606726 (5 samples)
	maximum = 0.189074 (5 samples)
Injected packet size average = 2.23868 (5 samples)
Accepted packet size average = 2.23868 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 46 sec (166 sec)
gpgpu_simulation_rate = 48528 (inst/sec)
gpgpu_simulation_rate = 2100 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,348727)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,348727)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,348727)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,348727)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,348727)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,348727)
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,348727)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,348727)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,348727)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,348727)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,348727)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,348727)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,348727)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,348727)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,348727)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,348727)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,348727)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,348727)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,348727)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,348727)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,348727)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,348727)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,348727)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,348727)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,348727)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,348727)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,348727)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,348727)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,348727)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,348727)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,348727)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,348727)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,348727)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,348727)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,348727)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,348727)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,348727)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,348727)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,348727)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,348727)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,348727)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,348727)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,348727)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,348727)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,348727)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,348727)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,348727)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,348727)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,348727)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,348727)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,348727)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,348727)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,348727)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,348727)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,348727)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,348727)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,348727)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,348727)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,348727)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,348727)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,348727)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,348727)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,348727)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,348727)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,348727)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,348727)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,348727)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,348727)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,348727)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,348727)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,348727)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,348727)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,348727)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,348727)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,348727)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,348727)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,348727)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,348727)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,348727)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,348727)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,348727)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,348727)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,348727)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,348727)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,348727)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,348727)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,348727)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,348727)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,348727)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,348727)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(49,0,0) tid=(177,0,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(29,0,0) tid=(241,0,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(73,0,0) tid=(113,0,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(57,0,0) tid=(130,0,0)
GPGPU-Sim uArch: cycles simulated: 349227  inst.: 8393254 (ipc=674.9) sim_rate=50259 (inst/sec) elapsed = 0:0:02:47 / Wed May  1 12:45:25 2019
GPGPU-Sim uArch: cycles simulated: 349727  inst.: 8449547 (ipc=393.7) sim_rate=50294 (inst/sec) elapsed = 0:0:02:48 / Wed May  1 12:45:26 2019
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(11,0,0) tid=(238,0,0)
GPGPU-Sim uArch: cycles simulated: 351227  inst.: 8506172 (ipc=180.1) sim_rate=50332 (inst/sec) elapsed = 0:0:02:49 / Wed May  1 12:45:27 2019
GPGPU-Sim uArch: cycles simulated: 353227  inst.: 8524612 (ipc=104.2) sim_rate=50144 (inst/sec) elapsed = 0:0:02:50 / Wed May  1 12:45:28 2019
GPGPU-Sim uArch: cycles simulated: 354727  inst.: 8546909 (ipc=81.8) sim_rate=49981 (inst/sec) elapsed = 0:0:02:51 / Wed May  1 12:45:29 2019
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(41,0,0) tid=(12,0,0)
GPGPU-Sim uArch: cycles simulated: 356727  inst.: 8574540 (ipc=64.8) sim_rate=49851 (inst/sec) elapsed = 0:0:02:52 / Wed May  1 12:45:30 2019
GPGPU-Sim uArch: cycles simulated: 358227  inst.: 8594418 (ipc=56.7) sim_rate=49678 (inst/sec) elapsed = 0:0:02:53 / Wed May  1 12:45:31 2019
GPGPU-Sim uArch: cycles simulated: 360227  inst.: 8620541 (ipc=49.1) sim_rate=49543 (inst/sec) elapsed = 0:0:02:54 / Wed May  1 12:45:32 2019
GPGPU-Sim uArch: cycles simulated: 362227  inst.: 8645644 (ipc=43.7) sim_rate=49403 (inst/sec) elapsed = 0:0:02:55 / Wed May  1 12:45:33 2019
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(9,0,0) tid=(218,0,0)
GPGPU-Sim uArch: cycles simulated: 363727  inst.: 8665678 (ipc=40.7) sim_rate=49236 (inst/sec) elapsed = 0:0:02:56 / Wed May  1 12:45:34 2019
GPGPU-Sim uArch: cycles simulated: 365727  inst.: 8691450 (ipc=37.4) sim_rate=49104 (inst/sec) elapsed = 0:0:02:57 / Wed May  1 12:45:35 2019
GPGPU-Sim uArch: cycles simulated: 367727  inst.: 8716247 (ipc=34.8) sim_rate=48967 (inst/sec) elapsed = 0:0:02:58 / Wed May  1 12:45:36 2019
GPGPU-Sim uArch: cycles simulated: 369727  inst.: 8742586 (ipc=32.7) sim_rate=48841 (inst/sec) elapsed = 0:0:02:59 / Wed May  1 12:45:37 2019
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(19,0,0) tid=(156,0,0)
GPGPU-Sim uArch: cycles simulated: 371727  inst.: 8768444 (ipc=31.0) sim_rate=48713 (inst/sec) elapsed = 0:0:03:00 / Wed May  1 12:45:38 2019
GPGPU-Sim uArch: cycles simulated: 373227  inst.: 8785687 (ipc=29.8) sim_rate=48539 (inst/sec) elapsed = 0:0:03:01 / Wed May  1 12:45:39 2019
GPGPU-Sim uArch: cycles simulated: 375227  inst.: 8810559 (ipc=28.5) sim_rate=48409 (inst/sec) elapsed = 0:0:03:02 / Wed May  1 12:45:40 2019
GPGPU-Sim uArch: cycles simulated: 377227  inst.: 8837197 (ipc=27.4) sim_rate=48290 (inst/sec) elapsed = 0:0:03:03 / Wed May  1 12:45:41 2019
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(11,0,0) tid=(112,0,0)
GPGPU-Sim uArch: cycles simulated: 379227  inst.: 8859702 (ipc=26.4) sim_rate=48150 (inst/sec) elapsed = 0:0:03:04 / Wed May  1 12:45:42 2019
GPGPU-Sim uArch: cycles simulated: 381227  inst.: 8881645 (ipc=25.4) sim_rate=48008 (inst/sec) elapsed = 0:0:03:05 / Wed May  1 12:45:43 2019
GPGPU-Sim uArch: cycles simulated: 382727  inst.: 8897369 (ipc=24.8) sim_rate=47835 (inst/sec) elapsed = 0:0:03:06 / Wed May  1 12:45:44 2019
GPGPU-Sim uArch: cycles simulated: 384727  inst.: 8921954 (ipc=24.1) sim_rate=47710 (inst/sec) elapsed = 0:0:03:07 / Wed May  1 12:45:45 2019
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(8,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 386727  inst.: 8943547 (ipc=23.4) sim_rate=47572 (inst/sec) elapsed = 0:0:03:08 / Wed May  1 12:45:46 2019
GPGPU-Sim uArch: cycles simulated: 388727  inst.: 8969610 (ipc=22.8) sim_rate=47458 (inst/sec) elapsed = 0:0:03:09 / Wed May  1 12:45:47 2019
GPGPU-Sim uArch: cycles simulated: 390727  inst.: 8992579 (ipc=22.3) sim_rate=47329 (inst/sec) elapsed = 0:0:03:10 / Wed May  1 12:45:48 2019
GPGPU-Sim uArch: cycles simulated: 392227  inst.: 9011984 (ipc=22.0) sim_rate=47183 (inst/sec) elapsed = 0:0:03:11 / Wed May  1 12:45:49 2019
GPGPU-Sim uArch: cycles simulated: 394227  inst.: 9036239 (ipc=21.5) sim_rate=47063 (inst/sec) elapsed = 0:0:03:12 / Wed May  1 12:45:50 2019
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(40,0,0) tid=(137,0,0)
GPGPU-Sim uArch: cycles simulated: 395727  inst.: 9055453 (ipc=21.3) sim_rate=46919 (inst/sec) elapsed = 0:0:03:13 / Wed May  1 12:45:51 2019
GPGPU-Sim uArch: cycles simulated: 397727  inst.: 9078503 (ipc=20.9) sim_rate=46796 (inst/sec) elapsed = 0:0:03:14 / Wed May  1 12:45:52 2019
GPGPU-Sim uArch: cycles simulated: 399727  inst.: 9105598 (ipc=20.6) sim_rate=46695 (inst/sec) elapsed = 0:0:03:15 / Wed May  1 12:45:53 2019
GPGPU-Sim uArch: cycles simulated: 401227  inst.: 9124493 (ipc=20.4) sim_rate=46553 (inst/sec) elapsed = 0:0:03:16 / Wed May  1 12:45:54 2019
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(24,0,0) tid=(197,0,0)
GPGPU-Sim uArch: cycles simulated: 403227  inst.: 9151224 (ipc=20.1) sim_rate=46452 (inst/sec) elapsed = 0:0:03:17 / Wed May  1 12:45:55 2019
GPGPU-Sim uArch: cycles simulated: 405227  inst.: 9175167 (ipc=19.8) sim_rate=46339 (inst/sec) elapsed = 0:0:03:18 / Wed May  1 12:45:56 2019
GPGPU-Sim uArch: cycles simulated: 407227  inst.: 9202828 (ipc=19.6) sim_rate=46245 (inst/sec) elapsed = 0:0:03:19 / Wed May  1 12:45:57 2019
GPGPU-Sim uArch: cycles simulated: 408727  inst.: 9221187 (ipc=19.4) sim_rate=46105 (inst/sec) elapsed = 0:0:03:20 / Wed May  1 12:45:58 2019
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(38,0,0) tid=(213,0,0)
GPGPU-Sim uArch: cycles simulated: 410727  inst.: 9249579 (ipc=19.3) sim_rate=46017 (inst/sec) elapsed = 0:0:03:21 / Wed May  1 12:45:59 2019
GPGPU-Sim uArch: cycles simulated: 412727  inst.: 9273375 (ipc=19.0) sim_rate=45907 (inst/sec) elapsed = 0:0:03:22 / Wed May  1 12:46:00 2019
GPGPU-Sim uArch: cycles simulated: 414227  inst.: 9294408 (ipc=18.9) sim_rate=45785 (inst/sec) elapsed = 0:0:03:23 / Wed May  1 12:46:01 2019
GPGPU-Sim uArch: cycles simulated: 416227  inst.: 9322626 (ipc=18.8) sim_rate=45699 (inst/sec) elapsed = 0:0:03:24 / Wed May  1 12:46:02 2019
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(41,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 418227  inst.: 9347074 (ipc=18.6) sim_rate=45595 (inst/sec) elapsed = 0:0:03:25 / Wed May  1 12:46:03 2019
GPGPU-Sim uArch: cycles simulated: 420227  inst.: 9375758 (ipc=18.5) sim_rate=45513 (inst/sec) elapsed = 0:0:03:26 / Wed May  1 12:46:04 2019
GPGPU-Sim uArch: cycles simulated: 422227  inst.: 9400205 (ipc=18.3) sim_rate=45411 (inst/sec) elapsed = 0:0:03:27 / Wed May  1 12:46:05 2019
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(72,0,0) tid=(202,0,0)
GPGPU-Sim uArch: cycles simulated: 424227  inst.: 9425398 (ipc=18.1) sim_rate=45314 (inst/sec) elapsed = 0:0:03:28 / Wed May  1 12:46:06 2019
GPGPU-Sim uArch: cycles simulated: 426227  inst.: 9453399 (ipc=18.0) sim_rate=45231 (inst/sec) elapsed = 0:0:03:29 / Wed May  1 12:46:07 2019
GPGPU-Sim uArch: cycles simulated: 428227  inst.: 9476020 (ipc=17.9) sim_rate=45123 (inst/sec) elapsed = 0:0:03:30 / Wed May  1 12:46:08 2019
GPGPU-Sim uArch: cycles simulated: 430227  inst.: 9499005 (ipc=17.7) sim_rate=45018 (inst/sec) elapsed = 0:0:03:31 / Wed May  1 12:46:09 2019
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(88,0,0) tid=(24,0,0)
GPGPU-Sim uArch: cycles simulated: 431727  inst.: 9521752 (ipc=17.7) sim_rate=44913 (inst/sec) elapsed = 0:0:03:32 / Wed May  1 12:46:10 2019
GPGPU-Sim uArch: cycles simulated: 433727  inst.: 9544803 (ipc=17.5) sim_rate=44811 (inst/sec) elapsed = 0:0:03:33 / Wed May  1 12:46:11 2019
GPGPU-Sim uArch: cycles simulated: 435727  inst.: 9569543 (ipc=17.4) sim_rate=44717 (inst/sec) elapsed = 0:0:03:34 / Wed May  1 12:46:12 2019
GPGPU-Sim uArch: cycles simulated: 437727  inst.: 9595977 (ipc=17.3) sim_rate=44632 (inst/sec) elapsed = 0:0:03:35 / Wed May  1 12:46:13 2019
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(78,0,0) tid=(64,0,0)
GPGPU-Sim uArch: cycles simulated: 439727  inst.: 9620067 (ipc=17.2) sim_rate=44537 (inst/sec) elapsed = 0:0:03:36 / Wed May  1 12:46:14 2019
GPGPU-Sim uArch: cycles simulated: 441727  inst.: 9645568 (ipc=17.1) sim_rate=44449 (inst/sec) elapsed = 0:0:03:37 / Wed May  1 12:46:15 2019
GPGPU-Sim uArch: cycles simulated: 443727  inst.: 9669464 (ipc=17.0) sim_rate=44355 (inst/sec) elapsed = 0:0:03:38 / Wed May  1 12:46:16 2019
GPGPU-Sim uArch: cycles simulated: 445227  inst.: 9686853 (ipc=16.9) sim_rate=44232 (inst/sec) elapsed = 0:0:03:39 / Wed May  1 12:46:17 2019
GPGPU-Sim uArch: cycles simulated: 447227  inst.: 9712595 (ipc=16.8) sim_rate=44148 (inst/sec) elapsed = 0:0:03:40 / Wed May  1 12:46:18 2019
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(79,0,0) tid=(218,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (99586,348727), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(99587,348727)
GPGPU-Sim uArch: cycles simulated: 449227  inst.: 9741171 (ipc=16.8) sim_rate=44077 (inst/sec) elapsed = 0:0:03:41 / Wed May  1 12:46:19 2019
GPGPU-Sim uArch: cycles simulated: 451227  inst.: 9767131 (ipc=16.7) sim_rate=43996 (inst/sec) elapsed = 0:0:03:42 / Wed May  1 12:46:20 2019
GPGPU-Sim uArch: cycles simulated: 453227  inst.: 9792021 (ipc=16.6) sim_rate=43910 (inst/sec) elapsed = 0:0:03:43 / Wed May  1 12:46:21 2019
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(86,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 455227  inst.: 9817609 (ipc=16.5) sim_rate=43828 (inst/sec) elapsed = 0:0:03:44 / Wed May  1 12:46:22 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (106643,348727), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(106644,348727)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (108010,348727), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(108011,348727)
GPGPU-Sim uArch: cycles simulated: 457227  inst.: 9851761 (ipc=16.6) sim_rate=43785 (inst/sec) elapsed = 0:0:03:45 / Wed May  1 12:46:23 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (109717,348727), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(109718,348727)
GPGPU-Sim uArch: cycles simulated: 459227  inst.: 9880983 (ipc=16.5) sim_rate=43721 (inst/sec) elapsed = 0:0:03:46 / Wed May  1 12:46:24 2019
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(27,0,0) tid=(119,0,0)
GPGPU-Sim uArch: cycles simulated: 461227  inst.: 9909573 (ipc=16.5) sim_rate=43654 (inst/sec) elapsed = 0:0:03:47 / Wed May  1 12:46:25 2019
GPGPU-Sim uArch: cycles simulated: 462727  inst.: 9930089 (ipc=16.4) sim_rate=43553 (inst/sec) elapsed = 0:0:03:48 / Wed May  1 12:46:26 2019
GPGPU-Sim uArch: cycles simulated: 464727  inst.: 9958444 (ipc=16.4) sim_rate=43486 (inst/sec) elapsed = 0:0:03:49 / Wed May  1 12:46:27 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (116433,348727), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(116434,348727)
GPGPU-Sim uArch: cycles simulated: 466727  inst.: 9989035 (ipc=16.4) sim_rate=43430 (inst/sec) elapsed = 0:0:03:50 / Wed May  1 12:46:28 2019
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(24,0,0) tid=(174,0,0)
GPGPU-Sim uArch: cycles simulated: 468727  inst.: 10015540 (ipc=16.3) sim_rate=43357 (inst/sec) elapsed = 0:0:03:51 / Wed May  1 12:46:29 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (121146,348727), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(121147,348727)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (121784,348727), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(121785,348727)
GPGPU-Sim uArch: cycles simulated: 470727  inst.: 10042145 (ipc=16.3) sim_rate=43285 (inst/sec) elapsed = 0:0:03:52 / Wed May  1 12:46:30 2019
GPGPU-Sim uArch: Shader 13 finished CTA #0 (122067,348727), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(122068,348727)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (122082,348727), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(122083,348727)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (122463,348727), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(122464,348727)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (123730,348727), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(123731,348727)
GPGPU-Sim uArch: cycles simulated: 472727  inst.: 10081509 (ipc=16.3) sim_rate=43268 (inst/sec) elapsed = 0:0:03:53 / Wed May  1 12:46:31 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (124529,348727), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(124530,348727)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(39,0,0) tid=(252,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (125521,348727), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(125522,348727)
GPGPU-Sim uArch: cycles simulated: 474727  inst.: 10115839 (ipc=16.3) sim_rate=43230 (inst/sec) elapsed = 0:0:03:54 / Wed May  1 12:46:32 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (127212,348727), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(127213,348727)
GPGPU-Sim uArch: cycles simulated: 476227  inst.: 10141177 (ipc=16.4) sim_rate=43153 (inst/sec) elapsed = 0:0:03:55 / Wed May  1 12:46:33 2019
GPGPU-Sim uArch: cycles simulated: 478227  inst.: 10171017 (ipc=16.3) sim_rate=43097 (inst/sec) elapsed = 0:0:03:56 / Wed May  1 12:46:34 2019
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(91,0,0) tid=(128,0,0)
GPGPU-Sim uArch: cycles simulated: 480227  inst.: 10196212 (ipc=16.3) sim_rate=43021 (inst/sec) elapsed = 0:0:03:57 / Wed May  1 12:46:35 2019
GPGPU-Sim uArch: cycles simulated: 482227  inst.: 10225072 (ipc=16.2) sim_rate=42962 (inst/sec) elapsed = 0:0:03:58 / Wed May  1 12:46:36 2019
GPGPU-Sim uArch: cycles simulated: 484227  inst.: 10247002 (ipc=16.2) sim_rate=42874 (inst/sec) elapsed = 0:0:03:59 / Wed May  1 12:46:37 2019
GPGPU-Sim uArch: cycles simulated: 486227  inst.: 10274193 (ipc=16.1) sim_rate=42809 (inst/sec) elapsed = 0:0:04:00 / Wed May  1 12:46:38 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (138159,348727), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(138160,348727)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(40,0,0) tid=(117,0,0)
GPGPU-Sim uArch: cycles simulated: 488227  inst.: 10301349 (ipc=16.1) sim_rate=42744 (inst/sec) elapsed = 0:0:04:01 / Wed May  1 12:46:39 2019
GPGPU-Sim uArch: cycles simulated: 490227  inst.: 10329356 (ipc=16.1) sim_rate=42683 (inst/sec) elapsed = 0:0:04:02 / Wed May  1 12:46:40 2019
GPGPU-Sim uArch: Shader 12 finished CTA #1 (143259,348727), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(143260,348727)
GPGPU-Sim uArch: cycles simulated: 492227  inst.: 10355947 (ipc=16.0) sim_rate=42617 (inst/sec) elapsed = 0:0:04:03 / Wed May  1 12:46:41 2019
GPGPU-Sim uArch: Shader 6 finished CTA #1 (144054,348727), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(144055,348727)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (144921,348727), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(144922,348727)
GPGPU-Sim uArch: cycles simulated: 494227  inst.: 10386106 (ipc=16.0) sim_rate=42566 (inst/sec) elapsed = 0:0:04:04 / Wed May  1 12:46:42 2019
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(41,0,0) tid=(104,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (146802,348727), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(146803,348727)
GPGPU-Sim uArch: cycles simulated: 496227  inst.: 10417275 (ipc=16.0) sim_rate=42519 (inst/sec) elapsed = 0:0:04:05 / Wed May  1 12:46:43 2019
GPGPU-Sim uArch: cycles simulated: 498227  inst.: 10441820 (ipc=16.0) sim_rate=42446 (inst/sec) elapsed = 0:0:04:06 / Wed May  1 12:46:44 2019
GPGPU-Sim uArch: cycles simulated: 500227  inst.: 10464687 (ipc=15.9) sim_rate=42367 (inst/sec) elapsed = 0:0:04:07 / Wed May  1 12:46:45 2019
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(46,0,0) tid=(187,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (153459,348727), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(153460,348727)
GPGPU-Sim uArch: cycles simulated: 502227  inst.: 10490997 (ipc=15.9) sim_rate=42302 (inst/sec) elapsed = 0:0:04:08 / Wed May  1 12:46:46 2019
GPGPU-Sim uArch: Shader 5 finished CTA #1 (155388,348727), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(155389,348727)
GPGPU-Sim uArch: cycles simulated: 504227  inst.: 10518737 (ipc=15.8) sim_rate=42243 (inst/sec) elapsed = 0:0:04:09 / Wed May  1 12:46:47 2019
GPGPU-Sim uArch: Shader 11 finished CTA #1 (155933,348727), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(155934,348727)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (156058,348727), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(156059,348727)
GPGPU-Sim uArch: cycles simulated: 506227  inst.: 10550559 (ipc=15.8) sim_rate=42202 (inst/sec) elapsed = 0:0:04:10 / Wed May  1 12:46:48 2019
GPGPU-Sim uArch: Shader 14 finished CTA #1 (158922,348727), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(158923,348727)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(47,0,0) tid=(245,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (159418,348727), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(159419,348727)
GPGPU-Sim uArch: cycles simulated: 508227  inst.: 10580620 (ipc=15.8) sim_rate=42153 (inst/sec) elapsed = 0:0:04:11 / Wed May  1 12:46:49 2019
GPGPU-Sim uArch: Shader 3 finished CTA #1 (160229,348727), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(160230,348727)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (160431,348727), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(160432,348727)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (160948,348727), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(160949,348727)
GPGPU-Sim uArch: cycles simulated: 510227  inst.: 10617495 (ipc=15.9) sim_rate=42132 (inst/sec) elapsed = 0:0:04:12 / Wed May  1 12:46:50 2019
GPGPU-Sim uArch: cycles simulated: 511727  inst.: 10645294 (ipc=15.9) sim_rate=42076 (inst/sec) elapsed = 0:0:04:13 / Wed May  1 12:46:51 2019
GPGPU-Sim uArch: Shader 10 finished CTA #1 (164182,348727), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(164183,348727)
GPGPU-Sim uArch: cycles simulated: 513727  inst.: 10673401 (ipc=15.9) sim_rate=42021 (inst/sec) elapsed = 0:0:04:14 / Wed May  1 12:46:52 2019
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(105,0,0) tid=(71,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (165376,348727), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(165377,348727)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (165983,348727), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(165984,348727)
GPGPU-Sim uArch: cycles simulated: 515727  inst.: 10702036 (ipc=15.8) sim_rate=41968 (inst/sec) elapsed = 0:0:04:15 / Wed May  1 12:46:53 2019
GPGPU-Sim uArch: Shader 9 finished CTA #2 (168818,348727), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(168819,348727)
GPGPU-Sim uArch: cycles simulated: 517727  inst.: 10730071 (ipc=15.8) sim_rate=41914 (inst/sec) elapsed = 0:0:04:16 / Wed May  1 12:46:54 2019
GPGPU-Sim uArch: Shader 1 finished CTA #2 (170454,348727), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(170455,348727)
GPGPU-Sim uArch: cycles simulated: 519727  inst.: 10757134 (ipc=15.8) sim_rate=41856 (inst/sec) elapsed = 0:0:04:17 / Wed May  1 12:46:55 2019
GPGPU-Sim uArch: Shader 8 finished CTA #2 (171655,348727), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(171656,348727)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(70,0,0) tid=(251,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (172165,348727), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(172166,348727)
GPGPU-Sim uArch: cycles simulated: 521727  inst.: 10786174 (ipc=15.8) sim_rate=41806 (inst/sec) elapsed = 0:0:04:18 / Wed May  1 12:46:56 2019
GPGPU-Sim uArch: Shader 13 finished CTA #2 (173328,348727), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(173329,348727)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (173334,348727), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(173335,348727)
GPGPU-Sim uArch: cycles simulated: 523227  inst.: 10813832 (ipc=15.8) sim_rate=41752 (inst/sec) elapsed = 0:0:04:19 / Wed May  1 12:46:57 2019
GPGPU-Sim uArch: cycles simulated: 525227  inst.: 10841761 (ipc=15.8) sim_rate=41699 (inst/sec) elapsed = 0:0:04:20 / Wed May  1 12:46:58 2019
GPGPU-Sim uArch: Shader 0 finished CTA #2 (176546,348727), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(176547,348727)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (177062,348727), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(177063,348727)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(63,0,0) tid=(43,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (178409,348727), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(178410,348727)
GPGPU-Sim uArch: cycles simulated: 527227  inst.: 10872882 (ipc=15.8) sim_rate=41658 (inst/sec) elapsed = 0:0:04:21 / Wed May  1 12:46:59 2019
GPGPU-Sim uArch: Shader 12 finished CTA #2 (179048,348727), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(179049,348727)
GPGPU-Sim uArch: cycles simulated: 529227  inst.: 10903916 (ipc=15.8) sim_rate=41618 (inst/sec) elapsed = 0:0:04:22 / Wed May  1 12:47:00 2019
GPGPU-Sim uArch: Shader 7 finished CTA #2 (181937,348727), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(181938,348727)
GPGPU-Sim uArch: cycles simulated: 531227  inst.: 10928717 (ipc=15.7) sim_rate=41554 (inst/sec) elapsed = 0:0:04:23 / Wed May  1 12:47:01 2019
GPGPU-Sim uArch: Shader 14 finished CTA #2 (183142,348727), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(183143,348727)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (183923,348727), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(183924,348727)
GPGPU-Sim uArch: cycles simulated: 532727  inst.: 10948412 (ipc=15.7) sim_rate=41471 (inst/sec) elapsed = 0:0:04:24 / Wed May  1 12:47:02 2019
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(121,0,0) tid=(150,0,0)
GPGPU-Sim uArch: cycles simulated: 534727  inst.: 10979208 (ipc=15.7) sim_rate=41430 (inst/sec) elapsed = 0:0:04:25 / Wed May  1 12:47:03 2019
GPGPU-Sim uArch: Shader 10 finished CTA #2 (186621,348727), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(186622,348727)
GPGPU-Sim uArch: cycles simulated: 536727  inst.: 11007793 (ipc=15.7) sim_rate=41382 (inst/sec) elapsed = 0:0:04:26 / Wed May  1 12:47:04 2019
GPGPU-Sim uArch: cycles simulated: 538727  inst.: 11035595 (ipc=15.7) sim_rate=41331 (inst/sec) elapsed = 0:0:04:27 / Wed May  1 12:47:05 2019
GPGPU-Sim uArch: Shader 2 finished CTA #3 (190090,348727), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(190091,348727)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (191518,348727), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(191519,348727)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(124,0,0) tid=(27,0,0)
GPGPU-Sim uArch: cycles simulated: 540727  inst.: 11060765 (ipc=15.7) sim_rate=41271 (inst/sec) elapsed = 0:0:04:28 / Wed May  1 12:47:06 2019
GPGPU-Sim uArch: cycles simulated: 542227  inst.: 11079717 (ipc=15.6) sim_rate=41188 (inst/sec) elapsed = 0:0:04:29 / Wed May  1 12:47:07 2019
GPGPU-Sim uArch: cycles simulated: 544227  inst.: 11107046 (ipc=15.6) sim_rate=41137 (inst/sec) elapsed = 0:0:04:30 / Wed May  1 12:47:08 2019
GPGPU-Sim uArch: Shader 3 finished CTA #3 (196618,348727), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(196619,348727)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (197239,348727), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(197240,348727)
GPGPU-Sim uArch: cycles simulated: 546227  inst.: 11139582 (ipc=15.6) sim_rate=41105 (inst/sec) elapsed = 0:0:04:31 / Wed May  1 12:47:09 2019
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(127,0,0) tid=(188,0,0)
GPGPU-Sim uArch: cycles simulated: 548227  inst.: 11168469 (ipc=15.6) sim_rate=41060 (inst/sec) elapsed = 0:0:04:32 / Wed May  1 12:47:10 2019
GPGPU-Sim uArch: Shader 0 finished CTA #3 (200975,348727), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(200976,348727)
GPGPU-Sim uArch: cycles simulated: 549727  inst.: 11190777 (ipc=15.6) sim_rate=40991 (inst/sec) elapsed = 0:0:04:33 / Wed May  1 12:47:11 2019
GPGPU-Sim uArch: Shader 14 finished CTA #3 (202120,348727), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(202121,348727)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (202992,348727), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(202993,348727)
GPGPU-Sim uArch: cycles simulated: 551727  inst.: 11224631 (ipc=15.6) sim_rate=40965 (inst/sec) elapsed = 0:0:04:34 / Wed May  1 12:47:12 2019
GPGPU-Sim uArch: Shader 7 finished CTA #3 (203095,348727), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(203096,348727)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (203423,348727), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(203424,348727)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(75,0,0) tid=(234,0,0)
GPGPU-Sim uArch: cycles simulated: 553227  inst.: 11258152 (ipc=15.7) sim_rate=40938 (inst/sec) elapsed = 0:0:04:35 / Wed May  1 12:47:13 2019
GPGPU-Sim uArch: Shader 8 finished CTA #3 (204522,348727), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(204523,348727)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (206478,348727), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(206479,348727)
GPGPU-Sim uArch: cycles simulated: 555227  inst.: 11292396 (ipc=15.7) sim_rate=40914 (inst/sec) elapsed = 0:0:04:36 / Wed May  1 12:47:14 2019
GPGPU-Sim uArch: Shader 5 finished CTA #3 (206689,348727), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(206690,348727)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (206938,348727), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(206939,348727)
GPGPU-Sim uArch: cycles simulated: 557227  inst.: 11327164 (ipc=15.7) sim_rate=40892 (inst/sec) elapsed = 0:0:04:37 / Wed May  1 12:47:15 2019
GPGPU-Sim uArch: Shader 13 finished CTA #3 (209267,348727), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(209268,348727)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(79,0,0) tid=(123,0,0)
GPGPU-Sim uArch: cycles simulated: 558727  inst.: 11350203 (ipc=15.7) sim_rate=40828 (inst/sec) elapsed = 0:0:04:38 / Wed May  1 12:47:16 2019
GPGPU-Sim uArch: Shader 10 finished CTA #3 (211757,348727), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(211758,348727)
GPGPU-Sim uArch: cycles simulated: 560727  inst.: 11383987 (ipc=15.7) sim_rate=40802 (inst/sec) elapsed = 0:0:04:39 / Wed May  1 12:47:17 2019
GPGPU-Sim uArch: Shader 12 finished CTA #4 (213542,348727), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(213543,348727)
GPGPU-Sim uArch: cycles simulated: 562727  inst.: 11418768 (ipc=15.7) sim_rate=40781 (inst/sec) elapsed = 0:0:04:40 / Wed May  1 12:47:18 2019
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(142,0,0) tid=(153,0,0)
GPGPU-Sim uArch: cycles simulated: 564227  inst.: 11438124 (ipc=15.7) sim_rate=40705 (inst/sec) elapsed = 0:0:04:41 / Wed May  1 12:47:19 2019
GPGPU-Sim uArch: Shader 3 finished CTA #4 (215996,348727), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(215997,348727)
GPGPU-Sim uArch: cycles simulated: 566227  inst.: 11473098 (ipc=15.7) sim_rate=40684 (inst/sec) elapsed = 0:0:04:42 / Wed May  1 12:47:20 2019
GPGPU-Sim uArch: cycles simulated: 567727  inst.: 11494228 (ipc=15.7) sim_rate=40615 (inst/sec) elapsed = 0:0:04:43 / Wed May  1 12:47:21 2019
GPGPU-Sim uArch: Shader 8 finished CTA #4 (219799,348727), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(219800,348727)
GPGPU-Sim uArch: cycles simulated: 569727  inst.: 11522941 (ipc=15.7) sim_rate=40573 (inst/sec) elapsed = 0:0:04:44 / Wed May  1 12:47:22 2019
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(127,0,0) tid=(49,0,0)
GPGPU-Sim uArch: cycles simulated: 571727  inst.: 11549905 (ipc=15.7) sim_rate=40525 (inst/sec) elapsed = 0:0:04:45 / Wed May  1 12:47:23 2019
GPGPU-Sim uArch: Shader 7 finished CTA #4 (224119,348727), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(224120,348727)
GPGPU-Sim uArch: cycles simulated: 573727  inst.: 11579503 (ipc=15.7) sim_rate=40487 (inst/sec) elapsed = 0:0:04:46 / Wed May  1 12:47:24 2019
GPGPU-Sim uArch: cycles simulated: 575727  inst.: 11606979 (ipc=15.6) sim_rate=40442 (inst/sec) elapsed = 0:0:04:47 / Wed May  1 12:47:25 2019
GPGPU-Sim uArch: Shader 1 finished CTA #4 (227356,348727), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(227357,348727)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (227421,348727), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(227422,348727)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (228103,348727), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(228104,348727)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (228110,348727), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(228111,348727)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(149,0,0) tid=(82,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (228760,348727), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(228761,348727)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (228868,348727), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(228869,348727)
GPGPU-Sim uArch: cycles simulated: 577727  inst.: 11645303 (ipc=15.7) sim_rate=40435 (inst/sec) elapsed = 0:0:04:48 / Wed May  1 12:47:26 2019
GPGPU-Sim uArch: Shader 6 finished CTA #4 (230896,348727), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(230897,348727)
GPGPU-Sim uArch: cycles simulated: 579727  inst.: 11676029 (ipc=15.7) sim_rate=40401 (inst/sec) elapsed = 0:0:04:49 / Wed May  1 12:47:27 2019
GPGPU-Sim uArch: Shader 10 finished CTA #4 (231083,348727), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(231084,348727)
GPGPU-Sim uArch: cycles simulated: 581227  inst.: 11702035 (ipc=15.7) sim_rate=40351 (inst/sec) elapsed = 0:0:04:50 / Wed May  1 12:47:28 2019
GPGPU-Sim uArch: Shader 11 finished CTA #4 (234145,348727), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(234146,348727)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(125,0,0) tid=(38,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (234470,348727), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(234471,348727)
GPGPU-Sim uArch: cycles simulated: 583227  inst.: 11730028 (ipc=15.7) sim_rate=40309 (inst/sec) elapsed = 0:0:04:51 / Wed May  1 12:47:29 2019
GPGPU-Sim uArch: cycles simulated: 585227  inst.: 11761057 (ipc=15.7) sim_rate=40277 (inst/sec) elapsed = 0:0:04:52 / Wed May  1 12:47:30 2019
GPGPU-Sim uArch: Shader 4 finished CTA #4 (236520,348727), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(236521,348727)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (237318,348727), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(237319,348727)
GPGPU-Sim uArch: cycles simulated: 587227  inst.: 11789165 (ipc=15.7) sim_rate=40236 (inst/sec) elapsed = 0:0:04:53 / Wed May  1 12:47:31 2019
GPGPU-Sim uArch: cycles simulated: 589227  inst.: 11813862 (ipc=15.6) sim_rate=40183 (inst/sec) elapsed = 0:0:04:54 / Wed May  1 12:47:32 2019
GPGPU-Sim uArch: Shader 3 finished CTA #5 (240713,348727), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(240714,348727)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(153,0,0) tid=(138,0,0)
GPGPU-Sim uArch: cycles simulated: 590727  inst.: 11834804 (ipc=15.6) sim_rate=40117 (inst/sec) elapsed = 0:0:04:55 / Wed May  1 12:47:33 2019
GPGPU-Sim uArch: Shader 9 finished CTA #5 (243144,348727), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(243145,348727)
GPGPU-Sim uArch: cycles simulated: 592727  inst.: 11864074 (ipc=15.6) sim_rate=40081 (inst/sec) elapsed = 0:0:04:56 / Wed May  1 12:47:34 2019
GPGPU-Sim uArch: cycles simulated: 594727  inst.: 11889551 (ipc=15.6) sim_rate=40032 (inst/sec) elapsed = 0:0:04:57 / Wed May  1 12:47:35 2019
GPGPU-Sim uArch: Shader 6 finished CTA #5 (247684,348727), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(247685,348727)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(168,0,0) tid=(5,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (247956,348727), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(247957,348727)
GPGPU-Sim uArch: cycles simulated: 596727  inst.: 11920566 (ipc=15.6) sim_rate=40001 (inst/sec) elapsed = 0:0:04:58 / Wed May  1 12:47:36 2019
GPGPU-Sim uArch: Shader 0 finished CTA #5 (248216,348727), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(248217,348727)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (249177,348727), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(249178,348727)
GPGPU-Sim uArch: cycles simulated: 598727  inst.: 11955269 (ipc=15.6) sim_rate=39984 (inst/sec) elapsed = 0:0:04:59 / Wed May  1 12:47:37 2019
GPGPU-Sim uArch: Shader 13 finished CTA #5 (250014,348727), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(250015,348727)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (250961,348727), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(250962,348727)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (250979,348727), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(250980,348727)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (251493,348727), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(251494,348727)
GPGPU-Sim uArch: cycles simulated: 600227  inst.: 11984307 (ipc=15.6) sim_rate=39947 (inst/sec) elapsed = 0:0:05:00 / Wed May  1 12:47:38 2019
GPGPU-Sim uArch: Shader 7 finished CTA #5 (252697,348727), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(252698,348727)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(124,0,0) tid=(36,0,0)
GPGPU-Sim uArch: cycles simulated: 602227  inst.: 12018610 (ipc=15.6) sim_rate=39928 (inst/sec) elapsed = 0:0:05:01 / Wed May  1 12:47:39 2019
GPGPU-Sim uArch: cycles simulated: 604227  inst.: 12044096 (ipc=15.6) sim_rate=39881 (inst/sec) elapsed = 0:0:05:02 / Wed May  1 12:47:40 2019
GPGPU-Sim uArch: cycles simulated: 605727  inst.: 12060280 (ipc=15.6) sim_rate=39802 (inst/sec) elapsed = 0:0:05:03 / Wed May  1 12:47:41 2019
GPGPU-Sim uArch: Shader 10 finished CTA #5 (257469,348727), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(257470,348727)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (258246,348727), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(258247,348727)
GPGPU-Sim uArch: cycles simulated: 607727  inst.: 12086785 (ipc=15.6) sim_rate=39759 (inst/sec) elapsed = 0:0:05:04 / Wed May  1 12:47:42 2019
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(104,0,0) tid=(111,0,0)
GPGPU-Sim uArch: cycles simulated: 609727  inst.: 12112737 (ipc=15.5) sim_rate=39713 (inst/sec) elapsed = 0:0:05:05 / Wed May  1 12:47:43 2019
GPGPU-Sim uArch: cycles simulated: 611727  inst.: 12135828 (ipc=15.5) sim_rate=39659 (inst/sec) elapsed = 0:0:05:06 / Wed May  1 12:47:44 2019
GPGPU-Sim uArch: Shader 11 finished CTA #5 (263843,348727), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(263844,348727)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (264463,348727), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(264464,348727)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (264721,348727), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(264722,348727)
GPGPU-Sim uArch: cycles simulated: 613727  inst.: 12166021 (ipc=15.5) sim_rate=39628 (inst/sec) elapsed = 0:0:05:07 / Wed May  1 12:47:45 2019
GPGPU-Sim uArch: cycles simulated: 615227  inst.: 12190137 (ipc=15.5) sim_rate=39578 (inst/sec) elapsed = 0:0:05:08 / Wed May  1 12:47:46 2019
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(180,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 617227  inst.: 12215121 (ipc=15.5) sim_rate=39531 (inst/sec) elapsed = 0:0:05:09 / Wed May  1 12:47:47 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (269396,348727), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(269397,348727)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (269517,348727), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(269518,348727)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (269936,348727), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(269937,348727)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (270055,348727), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(270056,348727)
GPGPU-Sim uArch: cycles simulated: 619227  inst.: 12249851 (ipc=15.5) sim_rate=39515 (inst/sec) elapsed = 0:0:05:10 / Wed May  1 12:47:48 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (270822,348727), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(270823,348727)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (271663,348727), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(271664,348727)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (271954,348727), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(271955,348727)
GPGPU-Sim uArch: cycles simulated: 621227  inst.: 12283843 (ipc=15.5) sim_rate=39497 (inst/sec) elapsed = 0:0:05:11 / Wed May  1 12:47:49 2019
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(181,0,0) tid=(69,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (274294,348727), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(274295,348727)
GPGPU-Sim uArch: cycles simulated: 623227  inst.: 12314469 (ipc=15.5) sim_rate=39469 (inst/sec) elapsed = 0:0:05:12 / Wed May  1 12:47:50 2019
GPGPU-Sim uArch: cycles simulated: 624727  inst.: 12333731 (ipc=15.5) sim_rate=39404 (inst/sec) elapsed = 0:0:05:13 / Wed May  1 12:47:51 2019
GPGPU-Sim uArch: Shader 4 finished CTA #0 (277286,348727), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(277287,348727)
GPGPU-Sim uArch: cycles simulated: 626727  inst.: 12359667 (ipc=15.5) sim_rate=39361 (inst/sec) elapsed = 0:0:05:14 / Wed May  1 12:47:52 2019
GPGPU-Sim uArch: Shader 0 finished CTA #1 (278754,348727), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(278755,348727)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (279315,348727), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(279316,348727)
GPGPU-Sim uArch: cycles simulated: 628727  inst.: 12384006 (ipc=15.5) sim_rate=39314 (inst/sec) elapsed = 0:0:05:15 / Wed May  1 12:47:53 2019
GPGPU-Sim uArch: Shader 14 finished CTA #0 (280643,348727), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(280644,348727)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(132,0,0) tid=(235,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (281249,348727), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(281250,348727)
GPGPU-Sim uArch: cycles simulated: 630727  inst.: 12411898 (ipc=15.4) sim_rate=39278 (inst/sec) elapsed = 0:0:05:16 / Wed May  1 12:47:54 2019
GPGPU-Sim uArch: Shader 12 finished CTA #1 (282775,348727), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(282776,348727)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (282930,348727), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(282931,348727)
GPGPU-Sim uArch: cycles simulated: 632227  inst.: 12434556 (ipc=15.4) sim_rate=39225 (inst/sec) elapsed = 0:0:05:17 / Wed May  1 12:47:55 2019
GPGPU-Sim uArch: cycles simulated: 634227  inst.: 12458518 (ipc=15.4) sim_rate=39177 (inst/sec) elapsed = 0:0:05:18 / Wed May  1 12:47:56 2019
GPGPU-Sim uArch: Shader 9 finished CTA #1 (285788,348727), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(285789,348727)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (286193,348727), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(286194,348727)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (287200,348727), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(287201,348727)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(177,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 636227  inst.: 12491185 (ipc=15.4) sim_rate=39157 (inst/sec) elapsed = 0:0:05:19 / Wed May  1 12:47:57 2019
GPGPU-Sim uArch: Shader 7 finished CTA #1 (287546,348727), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(287547,348727)
GPGPU-Sim uArch: cycles simulated: 638227  inst.: 12514879 (ipc=15.4) sim_rate=39108 (inst/sec) elapsed = 0:0:05:20 / Wed May  1 12:47:58 2019
GPGPU-Sim uArch: cycles simulated: 640227  inst.: 12537280 (ipc=15.4) sim_rate=39056 (inst/sec) elapsed = 0:0:05:21 / Wed May  1 12:47:59 2019
GPGPU-Sim uArch: cycles simulated: 641727  inst.: 12551983 (ipc=15.3) sim_rate=38981 (inst/sec) elapsed = 0:0:05:22 / Wed May  1 12:48:00 2019
GPGPU-Sim uArch: Shader 14 finished CTA #1 (294416,348727), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(294417,348727)
GPGPU-Sim uArch: cycles simulated: 643727  inst.: 12575602 (ipc=15.3) sim_rate=38933 (inst/sec) elapsed = 0:0:05:23 / Wed May  1 12:48:01 2019
GPGPU-Sim uArch: Shader 8 finished CTA #1 (295573,348727), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(295574,348727)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(193,0,0) tid=(12,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (295874,348727), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(295875,348727)
GPGPU-Sim uArch: cycles simulated: 645727  inst.: 12603830 (ipc=15.3) sim_rate=38900 (inst/sec) elapsed = 0:0:05:24 / Wed May  1 12:48:02 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (297176,348727), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(297177,348727)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (297693,348727), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(297694,348727)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (298760,348727), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(298761,348727)
GPGPU-Sim uArch: cycles simulated: 647727  inst.: 12628808 (ipc=15.3) sim_rate=38857 (inst/sec) elapsed = 0:0:05:25 / Wed May  1 12:48:03 2019
GPGPU-Sim uArch: Shader 13 finished CTA #1 (299462,348727), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(299463,348727)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (299544,348727), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(299545,348727)
GPGPU-Sim uArch: cycles simulated: 649727  inst.: 12655015 (ipc=15.3) sim_rate=38819 (inst/sec) elapsed = 0:0:05:26 / Wed May  1 12:48:04 2019
GPGPU-Sim uArch: cycles simulated: 651727  inst.: 12674544 (ipc=15.2) sim_rate=38760 (inst/sec) elapsed = 0:0:05:27 / Wed May  1 12:48:05 2019
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(184,0,0) tid=(108,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (304663,348727), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(304664,348727)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (304695,348727), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(304696,348727)
GPGPU-Sim uArch: cycles simulated: 653727  inst.: 12699415 (ipc=15.2) sim_rate=38717 (inst/sec) elapsed = 0:0:05:28 / Wed May  1 12:48:06 2019
GPGPU-Sim uArch: cycles simulated: 655727  inst.: 12723499 (ipc=15.2) sim_rate=38673 (inst/sec) elapsed = 0:0:05:29 / Wed May  1 12:48:07 2019
GPGPU-Sim uArch: Shader 7 finished CTA #2 (307408,348727), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(307409,348727)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (307817,348727), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(307818,348727)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (308864,348727), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(308865,348727)
GPGPU-Sim uArch: cycles simulated: 657727  inst.: 12755494 (ipc=15.2) sim_rate=38653 (inst/sec) elapsed = 0:0:05:30 / Wed May  1 12:48:08 2019
GPGPU-Sim uArch: Shader 0 finished CTA #2 (309129,348727), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(309130,348727)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(135,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 659727  inst.: 12783121 (ipc=15.2) sim_rate=38619 (inst/sec) elapsed = 0:0:05:31 / Wed May  1 12:48:09 2019
GPGPU-Sim uArch: Shader 1 finished CTA #2 (311263,348727), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(311264,348727)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (311286,348727), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(311287,348727)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (312418,348727), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(312419,348727)
GPGPU-Sim uArch: cycles simulated: 661727  inst.: 12811547 (ipc=15.2) sim_rate=38588 (inst/sec) elapsed = 0:0:05:32 / Wed May  1 12:48:10 2019
GPGPU-Sim uArch: Shader 14 finished CTA #2 (313483,348727), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(313484,348727)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (314274,348727), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(314275,348727)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (314462,348727), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(314463,348727)
GPGPU-Sim uArch: cycles simulated: 663727  inst.: 12843978 (ipc=15.2) sim_rate=38570 (inst/sec) elapsed = 0:0:05:33 / Wed May  1 12:48:11 2019
GPGPU-Sim uArch: Shader 11 finished CTA #2 (315316,348727), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(315317,348727)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (315336,348727), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(315337,348727)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(215,0,0) tid=(88,0,0)
GPGPU-Sim uArch: cycles simulated: 665727  inst.: 12871853 (ipc=15.2) sim_rate=38538 (inst/sec) elapsed = 0:0:05:34 / Wed May  1 12:48:12 2019
GPGPU-Sim uArch: Shader 12 finished CTA #2 (318064,348727), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(318065,348727)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (318148,348727), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(318149,348727)
GPGPU-Sim uArch: cycles simulated: 667727  inst.: 12902482 (ipc=15.2) sim_rate=38514 (inst/sec) elapsed = 0:0:05:35 / Wed May  1 12:48:13 2019
GPGPU-Sim uArch: Shader 9 finished CTA #2 (320107,348727), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(320108,348727)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (320259,348727), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(320260,348727)
GPGPU-Sim uArch: cycles simulated: 669727  inst.: 12931789 (ipc=15.2) sim_rate=38487 (inst/sec) elapsed = 0:0:05:36 / Wed May  1 12:48:14 2019
GPGPU-Sim uArch: cycles simulated: 671727  inst.: 12958615 (ipc=15.2) sim_rate=38452 (inst/sec) elapsed = 0:0:05:37 / Wed May  1 12:48:15 2019
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(213,0,0) tid=(114,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (323667,348727), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(323668,348727)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (324053,348727), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(324054,348727)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (324645,348727), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(324646,348727)
GPGPU-Sim uArch: cycles simulated: 673727  inst.: 12987976 (ipc=15.2) sim_rate=38425 (inst/sec) elapsed = 0:0:05:38 / Wed May  1 12:48:16 2019
GPGPU-Sim uArch: Shader 0 finished CTA #3 (325268,348727), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(325269,348727)
GPGPU-Sim uArch: cycles simulated: 675227  inst.: 13009983 (ipc=15.2) sim_rate=38377 (inst/sec) elapsed = 0:0:05:39 / Wed May  1 12:48:17 2019
GPGPU-Sim uArch: Shader 6 finished CTA #3 (326524,348727), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(326525,348727)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (326624,348727), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(326625,348727)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (327349,348727), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(327350,348727)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (327775,348727), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(327776,348727)
GPGPU-Sim uArch: cycles simulated: 677227  inst.: 13051038 (ipc=15.2) sim_rate=38385 (inst/sec) elapsed = 0:0:05:40 / Wed May  1 12:48:18 2019
GPGPU-Sim uArch: Shader 10 finished CTA #3 (328869,348727), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(328870,348727)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (328952,348727), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(328953,348727)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(173,0,0) tid=(104,0,0)
GPGPU-Sim uArch: cycles simulated: 679227  inst.: 13080868 (ipc=15.2) sim_rate=38360 (inst/sec) elapsed = 0:0:05:41 / Wed May  1 12:48:19 2019
GPGPU-Sim uArch: Shader 1 finished CTA #3 (332025,348727), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(332026,348727)
GPGPU-Sim uArch: cycles simulated: 681227  inst.: 13105139 (ipc=15.2) sim_rate=38319 (inst/sec) elapsed = 0:0:05:42 / Wed May  1 12:48:20 2019
GPGPU-Sim uArch: Shader 3 finished CTA #4 (333091,348727), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(333092,348727)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (334049,348727), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(334050,348727)
GPGPU-Sim uArch: cycles simulated: 683227  inst.: 13138639 (ipc=15.2) sim_rate=38305 (inst/sec) elapsed = 0:0:05:43 / Wed May  1 12:48:21 2019
GPGPU-Sim uArch: Shader 5 finished CTA #4 (334500,348727), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(334501,348727)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(218,0,0) tid=(48,0,0)
GPGPU-Sim uArch: cycles simulated: 684727  inst.: 13163069 (ipc=15.2) sim_rate=38264 (inst/sec) elapsed = 0:0:05:44 / Wed May  1 12:48:22 2019
GPGPU-Sim uArch: Shader 11 finished CTA #3 (336269,348727), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(336270,348727)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (337082,348727), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(337083,348727)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (337399,348727), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(337400,348727)
GPGPU-Sim uArch: cycles simulated: 686727  inst.: 13196200 (ipc=15.2) sim_rate=38249 (inst/sec) elapsed = 0:0:05:45 / Wed May  1 12:48:23 2019
GPGPU-Sim uArch: Shader 11 finished CTA #4 (338963,348727), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(338964,348727)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (339502,348727), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(339503,348727)
GPGPU-Sim uArch: cycles simulated: 688727  inst.: 13230358 (ipc=15.2) sim_rate=38238 (inst/sec) elapsed = 0:0:05:46 / Wed May  1 12:48:24 2019
GPGPU-Sim uArch: Shader 9 finished CTA #5 (341514,348727), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(341515,348727)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(237,0,0) tid=(112,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (341898,348727), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(341899,348727)
GPGPU-Sim uArch: cycles simulated: 690727  inst.: 13259619 (ipc=15.2) sim_rate=38212 (inst/sec) elapsed = 0:0:05:47 / Wed May  1 12:48:25 2019
GPGPU-Sim uArch: Shader 7 finished CTA #4 (342173,348727), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(342174,348727)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (342310,348727), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(342311,348727)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (342597,348727), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(342598,348727)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (342813,348727), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(342814,348727)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (343573,348727), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(343574,348727)
GPGPU-Sim uArch: cycles simulated: 692727  inst.: 13303068 (ipc=15.3) sim_rate=38227 (inst/sec) elapsed = 0:0:05:48 / Wed May  1 12:48:26 2019
GPGPU-Sim uArch: Shader 13 finished CTA #5 (345429,348727), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(345430,348727)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (345718,348727), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(345719,348727)
GPGPU-Sim uArch: cycles simulated: 694727  inst.: 13331676 (ipc=15.2) sim_rate=38199 (inst/sec) elapsed = 0:0:05:49 / Wed May  1 12:48:27 2019
GPGPU-Sim uArch: Shader 0 finished CTA #5 (346097,348727), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(346098,348727)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (346461,348727), 5 CTAs running
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(198,0,0) tid=(101,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (346767,348727), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (347325,348727), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (347542,348727), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (347611,348727), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (347876,348727), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 696727  inst.: 13366875 (ipc=15.3) sim_rate=38191 (inst/sec) elapsed = 0:0:05:50 / Wed May  1 12:48:28 2019
GPGPU-Sim uArch: Shader 11 finished CTA #5 (348777,348727), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (349342,348727), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (349384,348727), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 698727  inst.: 13389376 (ipc=15.2) sim_rate=38146 (inst/sec) elapsed = 0:0:05:51 / Wed May  1 12:48:29 2019
GPGPU-Sim uArch: Shader 7 finished CTA #5 (350147,348727), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (351152,348727), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (351456,348727), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 700727  inst.: 13412588 (ipc=15.2) sim_rate=38103 (inst/sec) elapsed = 0:0:05:52 / Wed May  1 12:48:30 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (352351,348727), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (352771,348727), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 702727  inst.: 13435544 (ipc=15.2) sim_rate=38061 (inst/sec) elapsed = 0:0:05:53 / Wed May  1 12:48:31 2019
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(227,0,0) tid=(112,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (354753,348727), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (354927,348727), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (356343,348727), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 705227  inst.: 13465840 (ipc=15.2) sim_rate=38039 (inst/sec) elapsed = 0:0:05:54 / Wed May  1 12:48:32 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (356672,348727), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (357190,348727), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (357810,348727), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (358307,348727), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 707227  inst.: 13488958 (ipc=15.2) sim_rate=37997 (inst/sec) elapsed = 0:0:05:55 / Wed May  1 12:48:33 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (358516,348727), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (358640,348727), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (358830,348727), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (359014,348727), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (359305,348727), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (359376,348727), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (359426,348727), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (360366,348727), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 709727  inst.: 13515590 (ipc=15.1) sim_rate=37965 (inst/sec) elapsed = 0:0:05:56 / Wed May  1 12:48:34 2019
GPGPU-Sim uArch: Shader 12 finished CTA #1 (361002,348727), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (361247,348727), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (361384,348727), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (361681,348727), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (361828,348727), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (361906,348727), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (362026,348727), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (362474,348727), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (362871,348727), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (363119,348727), 3 CTAs running
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(221,0,0) tid=(190,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (363393,348727), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (363423,348727), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (363482,348727), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 712227  inst.: 13542712 (ipc=15.1) sim_rate=37934 (inst/sec) elapsed = 0:0:05:57 / Wed May  1 12:48:35 2019
GPGPU-Sim uArch: Shader 11 finished CTA #1 (363747,348727), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (364322,348727), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (364387,348727), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (364515,348727), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (364575,348727), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (364667,348727), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (364700,348727), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (364761,348727), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (365099,348727), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (365138,348727), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (365174,348727), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (365595,348727), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (365610,348727), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (365831,348727), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (365926,348727), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (365993,348727), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (366029,348727), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (366101,348727), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (366169,348727), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (366315,348727), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (366685,348727), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (366866,348727), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (367027,348727), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (367119,348727), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (367226,348727), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 716227  inst.: 13573811 (ipc=15.0) sim_rate=37915 (inst/sec) elapsed = 0:0:05:58 / Wed May  1 12:48:36 2019
GPGPU-Sim uArch: Shader 9 finished CTA #5 (367739,348727), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (367800,348727), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (368017,348727), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (368071,348727), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (368263,348727), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (368447,348727), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (368567,348727), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (368693,348727), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (368755,348727), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (368780,348727), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (368791,348727), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (368856,348727), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (368929,348727), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (369136,348727), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (369149,348727), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (369252,348727), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (369532,348727), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (369551,348727), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #5 (369719,348727), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (369849,348727), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (369941,348727), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #5 (370381,348727), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #5 (373351,348727), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 13.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 373352
gpu_sim_insn = 5527959
gpu_ipc =      14.8063
gpu_tot_sim_cycle = 722079
gpu_tot_sim_insn = 13583768
gpu_tot_ipc =      18.8120
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1805892
gpu_stall_icnt2sh    = 4460768
gpu_total_sim_rate=37943

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 791888
	L1I_total_cache_misses = 1002
	L1I_total_cache_miss_rate = 0.0013
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6596
L1D_cache:
	L1D_cache_core[0]: Access = 78898, Miss = 66622, Miss_rate = 0.844, Pending_hits = 4479, Reservation_fails = 580915
	L1D_cache_core[1]: Access = 75271, Miss = 63699, Miss_rate = 0.846, Pending_hits = 4298, Reservation_fails = 570799
	L1D_cache_core[2]: Access = 77198, Miss = 64887, Miss_rate = 0.841, Pending_hits = 4478, Reservation_fails = 574914
	L1D_cache_core[3]: Access = 80773, Miss = 68392, Miss_rate = 0.847, Pending_hits = 4642, Reservation_fails = 582472
	L1D_cache_core[4]: Access = 75490, Miss = 63719, Miss_rate = 0.844, Pending_hits = 4402, Reservation_fails = 566371
	L1D_cache_core[5]: Access = 78144, Miss = 66065, Miss_rate = 0.845, Pending_hits = 4446, Reservation_fails = 579023
	L1D_cache_core[6]: Access = 79922, Miss = 67269, Miss_rate = 0.842, Pending_hits = 4490, Reservation_fails = 584117
	L1D_cache_core[7]: Access = 74800, Miss = 62899, Miss_rate = 0.841, Pending_hits = 4414, Reservation_fails = 557796
	L1D_cache_core[8]: Access = 74874, Miss = 62780, Miss_rate = 0.838, Pending_hits = 4329, Reservation_fails = 557575
	L1D_cache_core[9]: Access = 78391, Miss = 65886, Miss_rate = 0.840, Pending_hits = 4483, Reservation_fails = 577751
	L1D_cache_core[10]: Access = 75149, Miss = 63239, Miss_rate = 0.842, Pending_hits = 4292, Reservation_fails = 566398
	L1D_cache_core[11]: Access = 76831, Miss = 64421, Miss_rate = 0.838, Pending_hits = 4447, Reservation_fails = 569979
	L1D_cache_core[12]: Access = 77223, Miss = 65030, Miss_rate = 0.842, Pending_hits = 4406, Reservation_fails = 563825
	L1D_cache_core[13]: Access = 78280, Miss = 65706, Miss_rate = 0.839, Pending_hits = 4482, Reservation_fails = 584086
	L1D_cache_core[14]: Access = 80784, Miss = 68149, Miss_rate = 0.844, Pending_hits = 4623, Reservation_fails = 586108
	L1D_total_cache_accesses = 1162028
	L1D_total_cache_misses = 978763
	L1D_total_cache_miss_rate = 0.8423
	L1D_total_cache_pending_hits = 66711
	L1D_total_cache_reservation_fails = 8602129
	L1D_cache_data_port_util = 0.011
	L1D_cache_fill_port_util = 0.055
L1C_cache:
	L1C_total_cache_accesses = 117704
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0041
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3412
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 114093
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 66545
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 573071
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6146738
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 117224
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3412
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2461
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 166
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 405692
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2455391
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 790886
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1002
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6596
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1855, 1985, 2386, 1804, 2014, 2165, 2460, 2062, 2159, 1998, 2496, 1954, 2253, 2353, 2027, 1990, 2365, 1907, 2266, 2187, 2261, 2025, 1900, 2299, 2171, 2175, 1939, 1912, 2081, 1879, 1957, 1956, 1859, 1989, 1863, 2077, 2635, 2129, 1999, 2185, 1791, 1926, 1604, 1728, 1852, 2220, 1571, 1447, 
gpgpu_n_tot_thrd_icount = 46894112
gpgpu_n_tot_w_icount = 1465441
gpgpu_n_stall_shd_mem = 9404783
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 573071
gpgpu_n_mem_write_global = 408319
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1821842
gpgpu_n_store_insn = 664738
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1333369
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3412
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3412
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9401371
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:15666282	W0_Idle:815714	W0_Scoreboard:2762801	W1:353717	W2:166784	W3:106096	W4:79158	W5:59926	W6:52895	W7:48881	W8:42965	W9:41248	W10:36751	W11:33976	W12:30651	W13:26458	W14:23971	W15:19507	W16:17353	W17:14245	W18:14090	W19:11784	W20:12700	W21:11823	W22:13206	W23:14138	W24:14017	W25:12134	W26:9118	W27:6742	W28:3976	W29:1933	W30:703	W31:175	W32:184320
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4584568 {8:573071,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16352792 {40:408057,72:80,136:182,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 77937656 {136:573071,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3266552 {8:408319,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 119 
maxdqlatency = 0 
maxmflatency = 1235 
averagemflatency = 397 
max_icnt2mem_latency = 1005 
max_icnt2sh_latency = 718467 
mrq_lat_table:44385 	538 	868 	4110 	3635 	399 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	121270 	680924 	179146 	65 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	65852 	27082 	77578 	313485 	232462 	260784 	4222 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	33615 	266488 	255384 	17450 	149 	0 	0 	2 	9 	43 	905 	9237 	18299 	44430 	98845 	168524 	68025 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	86 	1356 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        29        31        32        20        30        32        32        33        34        53        24        32        37        35        34        38 
dram[1]:        19        31        24        24        38        20        30        30        22        24        29        30        34        32        42        37 
dram[2]:        33        27        60        34        22        32        32        32        26        33        29        25        32        33        44        53 
dram[3]:        33        23        30        37        29        25        25        28        24        38        23        22        33        33        35        33 
dram[4]:        32        31        27        32        32        22        32        32        38        32        25        24        33        32        32        32 
dram[5]:        33        32        37        51        19        22        27        24        27        22        22        26        33        32        32        32 
maximum service time to same row:
dram[0]:     64216     60329     65975     44519     70814     54978     46806     56159     65950     74297     58789     60941    103909     85398     96488     95869 
dram[1]:     67388     66850     61609     45311    126891     64288     45931     50086     57007     75013     40581     74819    129808     89753     65926     94537 
dram[2]:     48472     62471     59607     51874     71617     42513     79585     43371     58053     64499     53314     90762     52997    108373    139146    140203 
dram[3]:     58248     64968     92699     96999     45262     43489     39776     52906     41934     37095     51570     57325     75057     83876     65591     65653 
dram[4]:     63879     59274     51997     97933     85164     55790     66690    103509     59787     47206     47547     71294    114519     62664     71719     95098 
dram[5]:     75950     59763    108721    104812     91931     56268     46784     59639     57396     53280     56164     40871     99791     57170    137009    138789 
average row accesses per activate:
dram[0]:  4.116438  3.543011  3.253807  3.437159  3.942446  3.887417  3.054054  3.527472  5.074380  4.632653  3.564286  3.532847  6.666667  4.766234  7.711111  6.436364 
dram[1]:  3.893491  4.239766  3.664804  3.646739  3.308511  2.692641  3.113537  3.025316  2.927966  3.357798  3.623377  3.481482  4.743590  5.573529  7.222222  5.878788 
dram[2]:  3.342105  3.420213  3.974843  3.933735  3.148571  3.415205  3.756906  3.654450  3.645714  3.833333  2.970000  3.005650  5.142857  5.656250  6.685185  6.098361 
dram[3]:  3.039474  3.132076  3.619565  4.200000  3.745098  4.064748  3.849462  3.484536  3.544041  3.223214  3.093264  2.816327  5.197183  5.397059  5.333333  5.166667 
dram[4]:  4.109589  4.167883  3.483146  3.530488  3.917808  3.910345  3.704142  4.013514  4.510067  4.293750  3.564286  3.810606  5.000000  5.578125  6.959184  8.540541 
dram[5]:  3.321244  3.356097  3.208531  3.029536  3.276243  3.232323  3.723164  3.687500  3.598931  3.058824  3.386076  3.098901  5.661539  4.373494  5.964912  5.089552 
average row locality = 53959/14379 = 3.752625
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       422       457       457       453       419       438       514       492       468       499       415       409       328       348       345       352 
dram[1]:       450       480       447       464       460       468       538       542       508       524       438       440       356       361       387       387 
dram[2]:       444       446       451       458       418       436       505       519       494       493       467       443       352       347       359       368 
dram[3]:       470       461       461       470       420       426       526       507       509       524       476       440       345       348       398       371 
dram[4]:       422       413       446       421       435       429       482       456       506       509       417       402       344       338       341       316 
dram[5]:       445       466       484       496       439       462       492       495       502       502       442       451       348       350       338       340 
total reads: 41947
bank skew: 542/316 = 1.72
chip skew: 7250/6677 = 1.09
number of total write accesses:
dram[0]:       179       202       184       176       129       149       164       150       146       182        84        75        12        19         2         2 
dram[1]:       208       245       209       207       162       154       175       175       183       208       120       124        14        18         3         1 
dram[2]:       191       197       181       195       133       148       175       179       144       151       127        89         8        15         2         4 
dram[3]:       223       203       205       223       153       139       190       169       175       198       121       112        24        19         2         1 
dram[4]:       178       158       174       158       137       138       144       138       166       178        82       101        11        19         0         0 
dram[5]:       196       222       193       222       154       178       167       154       171       174        93       113        20        13         2         1 
total reads: 12012
min_bank_accesses = 0!
chip skew: 2206/1782 = 1.24
average mf latency per bank:
dram[0]:       3207      2922      3425      3427      4073      3751      3412      3547      3450      3115      7982      8536     18177     16745     24437     23583
dram[1]:       2928      2805      3451      3407      3771      3774      3401      3464      3289      3078      7231      7558     16854     17047     22258     22812
dram[2]:       3132      3110      3428      3357      4258      3975      3446      3372      3533      3563      6822      8342     17234     18085     23406     23453
dram[3]:       2910      2941      3230      3163      3891      3991      3299      3522      3234      2992      6811      7464     16575     17281     21103     23239
dram[4]:       4322      3483      4629      3769      5257      4090      5070      3905      4353      3122     50924      8508     23530     18100     33310     27022
dram[5]:       3034      2955      3209      3146      3720      3587      3332      3618      3146      3327      7894      7533     16609     17889     24445     25475
maximum mf latency per bank:
dram[0]:        860       958      1022       879       877       907       859       953       882       930       858       963       924       895       849       887
dram[1]:       1015       938       972       945       866       940       943      1014       947      1007       955       874       979       950       962       937
dram[2]:       1118      1025       904      1044       918       971      1080       976       953       905       968       984       982       959       902       950
dram[3]:       1103       940       879      1235       881       953       965       958       910       887       973       892       996       863       991       936
dram[4]:       1127       926      1064      1016      1145       979      1086       892      1220       994      1177       909      1186       981      1096       885
dram[5]:       1084      1098       950      1075       932       901       866       925       978       886       871       916       879       988       998       921

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=8 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=953140 n_nop=940127 n_act=2179 n_pre=2163 n_req=8671 n_rd=6816 n_write=1855 bw_util=0.01819
n_activity=131129 dram_eff=0.1323
bk0: 422a 947433i bk1: 457a 945854i bk2: 457a 945818i bk3: 453a 946222i bk4: 419a 947865i bk5: 438a 947217i bk6: 514a 945284i bk7: 492a 945950i bk8: 468a 947623i bk9: 499a 946747i bk10: 415a 947959i bk11: 409a 948079i bk12: 328a 950843i bk13: 348a 950210i bk14: 345a 951402i bk15: 352a 951304i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0337936
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=8 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=953140 n_nop=938452 n_act=2624 n_pre=2608 n_req=9456 n_rd=7250 n_write=2206 bw_util=0.01984
n_activity=148492 dram_eff=0.1274
bk0: 450a 946630i bk1: 480a 946197i bk2: 447a 946048i bk3: 464a 946084i bk4: 460a 946419i bk5: 468a 945314i bk6: 538a 944967i bk7: 542a 944534i bk8: 508a 944318i bk9: 524a 944292i bk10: 438a 947011i bk11: 440a 946746i bk12: 356a 950062i bk13: 361a 950346i bk14: 387a 951084i bk15: 387a 950974i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0359674
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=8 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=953140 n_nop=939437 n_act=2390 n_pre=2374 n_req=8939 n_rd=7000 n_write=1939 bw_util=0.01876
n_activity=136476 dram_eff=0.131
bk0: 444a 946308i bk1: 446a 946106i bk2: 451a 946558i bk3: 458a 946421i bk4: 418a 946994i bk5: 436a 946577i bk6: 505a 946026i bk7: 519a 945459i bk8: 494a 946179i bk9: 493a 946352i bk10: 467a 945775i bk11: 443a 946742i bk12: 352a 950192i bk13: 347a 950591i bk14: 359a 951213i bk15: 368a 951277i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0337401
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=8 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=953140 n_nop=938741 n_act=2553 n_pre=2537 n_req=9309 n_rd=7152 n_write=2157 bw_util=0.01953
n_activity=147521 dram_eff=0.1262
bk0: 470a 944845i bk1: 461a 945268i bk2: 461a 945800i bk3: 470a 946129i bk4: 420a 947344i bk5: 426a 947428i bk6: 526a 945718i bk7: 507a 945924i bk8: 509a 945738i bk9: 524a 944696i bk10: 476a 946147i bk11: 440a 946282i bk12: 345a 950113i bk13: 348a 950504i bk14: 398a 950628i bk15: 371a 950843i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0333645
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=8 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=953140 n_nop=940627 n_act=2035 n_pre=2019 n_req=8459 n_rd=6677 n_write=1782 bw_util=0.01775
n_activity=129298 dram_eff=0.1308
bk0: 422a 947564i bk1: 413a 947707i bk2: 446a 946693i bk3: 421a 946973i bk4: 435a 947512i bk5: 429a 947376i bk6: 482a 946651i bk7: 456a 947137i bk8: 506a 946724i bk9: 509a 946454i bk10: 417a 947916i bk11: 402a 948024i bk12: 344a 950438i bk13: 338a 950606i bk14: 341a 951280i bk15: 316a 951796i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0279287
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=8 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=953140 n_nop=938835 n_act=2598 n_pre=2582 n_req=9125 n_rd=7052 n_write=2073 bw_util=0.01915
n_activity=144338 dram_eff=0.1264
bk0: 445a 946366i bk1: 466a 945523i bk2: 484a 945388i bk3: 496a 944051i bk4: 439a 946319i bk5: 462a 945534i bk6: 492a 946148i bk7: 495a 946045i bk8: 502a 945938i bk9: 502a 944970i bk10: 442a 947414i bk11: 451a 946727i bk12: 348a 950443i bk13: 350a 950206i bk14: 338a 951167i bk15: 340a 951013i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.033546

========= L2 cache stats =========
L2_cache_bank[0]: Access = 77773, Miss = 3368, Miss_rate = 0.043, Pending_hits = 14, Reservation_fails = 395
L2_cache_bank[1]: Access = 78539, Miss = 3448, Miss_rate = 0.044, Pending_hits = 12, Reservation_fails = 177
L2_cache_bank[2]: Access = 77984, Miss = 3584, Miss_rate = 0.046, Pending_hits = 19, Reservation_fails = 104
L2_cache_bank[3]: Access = 79286, Miss = 3666, Miss_rate = 0.046, Pending_hits = 13, Reservation_fails = 2
L2_cache_bank[4]: Access = 77600, Miss = 3490, Miss_rate = 0.045, Pending_hits = 6, Reservation_fails = 1
L2_cache_bank[5]: Access = 78925, Miss = 3510, Miss_rate = 0.044, Pending_hits = 17, Reservation_fails = 2
L2_cache_bank[6]: Access = 78083, Miss = 3605, Miss_rate = 0.046, Pending_hits = 15, Reservation_fails = 1
L2_cache_bank[7]: Access = 78688, Miss = 3547, Miss_rate = 0.045, Pending_hits = 11, Reservation_fails = 1
L2_cache_bank[8]: Access = 117791, Miss = 3393, Miss_rate = 0.029, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[9]: Access = 78942, Miss = 3284, Miss_rate = 0.042, Pending_hits = 17, Reservation_fails = 107
L2_cache_bank[10]: Access = 78535, Miss = 3490, Miss_rate = 0.044, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[11]: Access = 79319, Miss = 3562, Miss_rate = 0.045, Pending_hits = 9, Reservation_fails = 0
L2_total_cache_accesses = 981465
L2_total_cache_misses = 41947
L2_total_cache_miss_rate = 0.0427
L2_total_cache_pending_hits = 150
L2_total_cache_reservation_fails = 790
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 537871
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 22
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 35178
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 447
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 116
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 401436
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 119
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6764
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 12
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 215
L2_cache_data_port_util = 0.297
L2_cache_fill_port_util = 0.019

icnt_total_pkts_mem_to_simt=3274019
icnt_total_pkts_simt_to_mem=1390410
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 68.234
	minimum = 6
	maximum = 779
Network latency average = 40.3759
	minimum = 6
	maximum = 508
Slowest packet = 934070
Flit latency average = 27.6692
	minimum = 6
	maximum = 507
Slowest flit = 2338088
Fragmentation average = 0.1004
	minimum = 0
	maximum = 403
Injected packet rate average = 0.10361
	minimum = 0.0915517 (at node 10)
	maximum = 0.154685 (at node 23)
Accepted packet rate average = 0.10361
	minimum = 0.0915517 (at node 10)
	maximum = 0.154685 (at node 23)
Injected flit rate average = 0.25806
	minimum = 0.123136 (at node 10)
	maximum = 0.457456 (at node 23)
Accepted flit rate average= 0.25806
	minimum = 0.147649 (at node 21)
	maximum = 0.350216 (at node 3)
Injected packet length average = 2.49069
Accepted packet length average = 2.49069
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 37.6774 (6 samples)
	minimum = 6 (6 samples)
	maximum = 355.167 (6 samples)
Network latency average = 23.483 (6 samples)
	minimum = 6 (6 samples)
	maximum = 232.167 (6 samples)
Flit latency average = 18.0708 (6 samples)
	minimum = 6 (6 samples)
	maximum = 230.5 (6 samples)
Fragmentation average = 0.0389461 (6 samples)
	minimum = 0 (6 samples)
	maximum = 154.167 (6 samples)
Injected packet rate average = 0.0530702 (6 samples)
	minimum = 0.0399196 (6 samples)
	maximum = 0.108398 (6 samples)
Accepted packet rate average = 0.0530702 (6 samples)
	minimum = 0.0399196 (6 samples)
	maximum = 0.108398 (6 samples)
Injected flit rate average = 0.123159 (6 samples)
	minimum = 0.0570226 (6 samples)
	maximum = 0.240249 (6 samples)
Accepted flit rate average = 0.123159 (6 samples)
	minimum = 0.0751686 (6 samples)
	maximum = 0.215931 (6 samples)
Injected packet size average = 2.32068 (6 samples)
Accepted packet size average = 2.32068 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 58 sec (358 sec)
gpgpu_simulation_rate = 37943 (inst/sec)
gpgpu_simulation_rate = 2016 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,722079)
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,722079)
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,722079)
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,722079)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,722079)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,722079)
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,722079)
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,722079)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,722079)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,722079)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,722079)
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,722079)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,722079)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,722079)
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,722079)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,722079)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,722079)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,722079)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,722079)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,722079)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,722079)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,722079)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,722079)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,722079)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,722079)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,722079)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,722079)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,722079)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,722079)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,722079)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,722079)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,722079)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,722079)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,722079)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,722079)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,722079)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,722079)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,722079)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,722079)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,722079)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,722079)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,722079)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,722079)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,722079)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,722079)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,722079)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,722079)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,722079)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,722079)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,722079)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,722079)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,722079)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,722079)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,722079)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,722079)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,722079)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,722079)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,722079)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,722079)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,722079)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,722079)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,722079)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,722079)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,722079)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,722079)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,722079)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,722079)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,722079)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,722079)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,722079)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,722079)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,722079)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,722079)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,722079)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,722079)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,722079)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,722079)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,722079)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,722079)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,722079)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,722079)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,722079)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,722079)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,722079)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,722079)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,722079)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,722079)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,722079)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,722079)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,722079)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(81,0,0) tid=(18,0,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(31,0,0) tid=(114,0,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(73,0,0) tid=(210,0,0)
GPGPU-Sim uArch: cycles simulated: 722579  inst.: 13888910 (ipc=610.3) sim_rate=38687 (inst/sec) elapsed = 0:0:05:59 / Wed May  1 12:48:37 2019
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(17,0,0) tid=(152,0,0)
GPGPU-Sim uArch: cycles simulated: 723579  inst.: 13915372 (ipc=221.1) sim_rate=38653 (inst/sec) elapsed = 0:0:06:00 / Wed May  1 12:48:38 2019
GPGPU-Sim uArch: cycles simulated: 725579  inst.: 13935954 (ipc=100.6) sim_rate=38603 (inst/sec) elapsed = 0:0:06:01 / Wed May  1 12:48:39 2019
GPGPU-Sim uArch: cycles simulated: 727079  inst.: 13952218 (ipc=73.7) sim_rate=38542 (inst/sec) elapsed = 0:0:06:02 / Wed May  1 12:48:40 2019
GPGPU-Sim uArch: cycles simulated: 729079  inst.: 13972955 (ipc=55.6) sim_rate=38492 (inst/sec) elapsed = 0:0:06:03 / Wed May  1 12:48:41 2019
GPGPU-Sim uArch: cycles simulated: 731079  inst.: 13995844 (ipc=45.8) sim_rate=38450 (inst/sec) elapsed = 0:0:06:04 / Wed May  1 12:48:42 2019
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(29,0,0) tid=(215,0,0)
GPGPU-Sim uArch: cycles simulated: 732579  inst.: 14014966 (ipc=41.1) sim_rate=38397 (inst/sec) elapsed = 0:0:06:05 / Wed May  1 12:48:43 2019
GPGPU-Sim uArch: cycles simulated: 734579  inst.: 14038887 (ipc=36.4) sim_rate=38357 (inst/sec) elapsed = 0:0:06:06 / Wed May  1 12:48:44 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (12879,722079), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(12880,722079)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (13124,722079), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(13125,722079)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (13259,722079), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(13260,722079)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (13520,722079), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(13521,722079)
GPGPU-Sim uArch: cycles simulated: 736079  inst.: 14064827 (ipc=34.4) sim_rate=38323 (inst/sec) elapsed = 0:0:06:07 / Wed May  1 12:48:45 2019
GPGPU-Sim uArch: Shader 4 finished CTA #0 (14178,722079), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(14179,722079)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (14303,722079), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(14304,722079)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (14657,722079), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(14658,722079)
GPGPU-Sim uArch: cycles simulated: 738079  inst.: 14098508 (ipc=32.2) sim_rate=38311 (inst/sec) elapsed = 0:0:06:08 / Wed May  1 12:48:46 2019
GPGPU-Sim uArch: Shader 4 finished CTA #1 (16386,722079), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(16387,722079)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(97,0,0) tid=(138,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (16593,722079), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(16594,722079)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (16948,722079), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(16949,722079)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (17302,722079), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(17303,722079)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (17452,722079), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(17453,722079)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (17484,722079), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(17485,722079)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (17624,722079), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(17625,722079)
GPGPU-Sim uArch: cycles simulated: 740079  inst.: 14136305 (ipc=30.7) sim_rate=38309 (inst/sec) elapsed = 0:0:06:09 / Wed May  1 12:48:47 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (18355,722079), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(18356,722079)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (18614,722079), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(18615,722079)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (19359,722079), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(19360,722079)
GPGPU-Sim uArch: cycles simulated: 741579  inst.: 14164122 (ipc=29.8) sim_rate=38281 (inst/sec) elapsed = 0:0:06:10 / Wed May  1 12:48:48 2019
GPGPU-Sim uArch: Shader 9 finished CTA #1 (19532,722079), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(19533,722079)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (19574,722079), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(19575,722079)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (19599,722079), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(19600,722079)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (20231,722079), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(20232,722079)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (21102,722079), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(21103,722079)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(71,0,0) tid=(96,0,0)
GPGPU-Sim uArch: cycles simulated: 743579  inst.: 14201552 (ipc=28.7) sim_rate=38279 (inst/sec) elapsed = 0:0:06:11 / Wed May  1 12:48:49 2019
GPGPU-Sim uArch: Shader 0 finished CTA #1 (22409,722079), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(22410,722079)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (22746,722079), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(22747,722079)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (22913,722079), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(22914,722079)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (23153,722079), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(23154,722079)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (23159,722079), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(23160,722079)
GPGPU-Sim uArch: cycles simulated: 745579  inst.: 14239236 (ipc=27.9) sim_rate=38277 (inst/sec) elapsed = 0:0:06:12 / Wed May  1 12:48:50 2019
GPGPU-Sim uArch: Shader 14 finished CTA #1 (24401,722079), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(24402,722079)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (24499,722079), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(24500,722079)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (25008,722079), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(25009,722079)
GPGPU-Sim uArch: cycles simulated: 747579  inst.: 14284415 (ipc=27.5) sim_rate=38296 (inst/sec) elapsed = 0:0:06:13 / Wed May  1 12:48:51 2019
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(62,0,0) tid=(128,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (26731,722079), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(26732,722079)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (27366,722079), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(27367,722079)
GPGPU-Sim uArch: cycles simulated: 749579  inst.: 14329331 (ipc=27.1) sim_rate=38313 (inst/sec) elapsed = 0:0:06:14 / Wed May  1 12:48:52 2019
GPGPU-Sim uArch: Shader 4 finished CTA #4 (27714,722079), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(27715,722079)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (27819,722079), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(27820,722079)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (28004,722079), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(28005,722079)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (28076,722079), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(28077,722079)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (28106,722079), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(28107,722079)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (28301,722079), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(28302,722079)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (28686,722079), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(28687,722079)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (28870,722079), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(28871,722079)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (29216,722079), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(29217,722079)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (29255,722079), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(29256,722079)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (29264,722079), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(29265,722079)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(130,0,0) tid=(56,0,0)
GPGPU-Sim uArch: cycles simulated: 751579  inst.: 14396657 (ipc=27.6) sim_rate=38391 (inst/sec) elapsed = 0:0:06:15 / Wed May  1 12:48:53 2019
GPGPU-Sim uArch: Shader 6 finished CTA #1 (29535,722079), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(29536,722079)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (29677,722079), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(29678,722079)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (29722,722079), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(29723,722079)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (30169,722079), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(30170,722079)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (30175,722079), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(30176,722079)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (30176,722079), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(30177,722079)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (30399,722079), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(30400,722079)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (30579,722079), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(30580,722079)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (30598,722079), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(30599,722079)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (30609,722079), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(30610,722079)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (30703,722079), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(30704,722079)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (30795,722079), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(30796,722079)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (30799,722079), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(30800,722079)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (30989,722079), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(30990,722079)
GPGPU-Sim uArch: cycles simulated: 753079  inst.: 14459652 (ipc=28.3) sim_rate=38456 (inst/sec) elapsed = 0:0:06:16 / Wed May  1 12:48:54 2019
GPGPU-Sim uArch: Shader 2 finished CTA #3 (31181,722079), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(31182,722079)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (31295,722079), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(31296,722079)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (31457,722079), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(31458,722079)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (31529,722079), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(31530,722079)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(147,0,0) tid=(62,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (31577,722079), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(31578,722079)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (31677,722079), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(31678,722079)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (31691,722079), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(31692,722079)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (31719,722079), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(31720,722079)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (32047,722079), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(32048,722079)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (32154,722079), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(32155,722079)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (32265,722079), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(32266,722079)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (32787,722079), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(32788,722079)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (32851,722079), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(32852,722079)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (32916,722079), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(32917,722079)
GPGPU-Sim uArch: cycles simulated: 755079  inst.: 14541729 (ipc=29.0) sim_rate=38572 (inst/sec) elapsed = 0:0:06:17 / Wed May  1 12:48:55 2019
GPGPU-Sim uArch: Shader 4 finished CTA #5 (33112,722079), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(33113,722079)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (33194,722079), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(33195,722079)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (33435,722079), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(33436,722079)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (33437,722079), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(33438,722079)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (33489,722079), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(33490,722079)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (33618,722079), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(33619,722079)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (33635,722079), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(33636,722079)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (33640,722079), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(33641,722079)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (33649,722079), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(33650,722079)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(168,0,0) tid=(204,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (33777,722079), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(33778,722079)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (33794,722079), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(33795,722079)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (33858,722079), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(33859,722079)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (34010,722079), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(34011,722079)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (34186,722079), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(34187,722079)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (34284,722079), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(34285,722079)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (34294,722079), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(34295,722079)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (34364,722079), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(34365,722079)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (34411,722079), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(34412,722079)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (34412,722079), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(34413,722079)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (34454,722079), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(34455,722079)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (34611,722079), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(34612,722079)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (34655,722079), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(34656,722079)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (34783,722079), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(34784,722079)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (34810,722079), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(34811,722079)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (34834,722079), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(34835,722079)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (34842,722079), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(34843,722079)
GPGPU-Sim uArch: cycles simulated: 757079  inst.: 14658274 (ipc=30.7) sim_rate=38778 (inst/sec) elapsed = 0:0:06:18 / Wed May  1 12:48:56 2019
GPGPU-Sim uArch: Shader 7 finished CTA #2 (35052,722079), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(35053,722079)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (35164,722079), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(35165,722079)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (35171,722079), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(35172,722079)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (35206,722079), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(35207,722079)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (35220,722079), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(35221,722079)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(190,0,0) tid=(45,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (35242,722079), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(35243,722079)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (35357,722079), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(35358,722079)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (35412,722079), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(35413,722079)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (35450,722079), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(35451,722079)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (35517,722079), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(35518,722079)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (35538,722079), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(35539,722079)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (35586,722079), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(35587,722079)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (35761,722079), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(35762,722079)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (35829,722079), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(35830,722079)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (35861,722079), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(35862,722079)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (35873,722079), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(35874,722079)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (35949,722079), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(35950,722079)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (36116,722079), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(36117,722079)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (36181,722079), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(36182,722079)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (36226,722079), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(36227,722079)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (36246,722079), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(36247,722079)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (36325,722079), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(36326,722079)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (36416,722079), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(36417,722079)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (36418,722079), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(36419,722079)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (36425,722079), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(36426,722079)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (36443,722079), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(36444,722079)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (36449,722079), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(36450,722079)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(212,0,0) tid=(205,0,0)
GPGPU-Sim uArch: cycles simulated: 758579  inst.: 14765792 (ipc=32.4) sim_rate=38959 (inst/sec) elapsed = 0:0:06:19 / Wed May  1 12:48:57 2019
GPGPU-Sim uArch: Shader 11 finished CTA #3 (36538,722079), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(36539,722079)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (36575,722079), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(36576,722079)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (36585,722079), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(36586,722079)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (36589,722079), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(36590,722079)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (36669,722079), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(36670,722079)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (36698,722079), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(36699,722079)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (36708,722079), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(36709,722079)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (36709,722079), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(36710,722079)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (36747,722079), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(36748,722079)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (36791,722079), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(36792,722079)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (36892,722079), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(36893,722079)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (36925,722079), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(36926,722079)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (36952,722079), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(36953,722079)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (36969,722079), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(36970,722079)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (37139,722079), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(37140,722079)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (37147,722079), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(37148,722079)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (37279,722079), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(37280,722079)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (37291,722079), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(37292,722079)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (37296,722079), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(37297,722079)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (37360,722079), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(37361,722079)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (37402,722079), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(37403,722079)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (37407,722079), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(37408,722079)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(235,0,0) tid=(84,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (37449,722079), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(37450,722079)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (37465,722079), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(37466,722079)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (37535,722079), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(37536,722079)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (37568,722079), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(37569,722079)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (37621,722079), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(37622,722079)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (37696,722079), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(37697,722079)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (37720,722079), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(37721,722079)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (37747,722079), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(37748,722079)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (37780,722079), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(37781,722079)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (37882,722079), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(37883,722079)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (37925,722079), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(37926,722079)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (37934,722079), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(37935,722079)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (37946,722079), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(37947,722079)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (37979,722079), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(37980,722079)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (37990,722079), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(37991,722079)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (38001,722079), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(38002,722079)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (38002,722079), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(38003,722079)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (38036,722079), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(38037,722079)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (38097,722079), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(38098,722079)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (38107,722079), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(38108,722079)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (38193,722079), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (38253,722079), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (38265,722079), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (38276,722079), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (38343,722079), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (38348,722079), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (38368,722079), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (38402,722079), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (38408,722079), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (38420,722079), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (38449,722079), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (38489,722079), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 760579  inst.: 14954601 (ipc=35.6) sim_rate=39354 (inst/sec) elapsed = 0:0:06:20 / Wed May  1 12:48:58 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (38510,722079), 5 CTAs running
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(238,0,0) tid=(218,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (38525,722079), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (38526,722079), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (38535,722079), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (38558,722079), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (38610,722079), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (38627,722079), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (38670,722079), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (38674,722079), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (38685,722079), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (38686,722079), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (38693,722079), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (38706,722079), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (38710,722079), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (38727,722079), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (38729,722079), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (38794,722079), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (38800,722079), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (38804,722079), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (38905,722079), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (38972,722079), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (39059,722079), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (39091,722079), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (39109,722079), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (39114,722079), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (39132,722079), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (39160,722079), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (39173,722079), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (39174,722079), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (39222,722079), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (39247,722079), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (39248,722079), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (39258,722079), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (39263,722079), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (39284,722079), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (39294,722079), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (39317,722079), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (39339,722079), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (39350,722079), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (39362,722079), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (39389,722079), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (39395,722079), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (39443,722079), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (39502,722079), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (39555,722079), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (39596,722079), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (39630,722079), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (39638,722079), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (39652,722079), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (39725,722079), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (39732,722079), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (39765,722079), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (39817,722079), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (39851,722079), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #5 (39941,722079), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (40054,722079), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (40086,722079), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (40111,722079), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #5 (40162,722079), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (40163,722079), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (40181,722079), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (40233,722079), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (40303,722079), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (40353,722079), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (40377,722079), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (40378,722079), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (40385,722079), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #5 (40448,722079), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (40473,722079), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (40484,722079), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (40609,722079), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (40657,722079), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (40693,722079), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (40768,722079), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (40779,722079), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (40824,722079), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (40847,722079), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (41112,722079), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 3.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 41113
gpu_sim_insn = 1384618
gpu_ipc =      33.6783
gpu_tot_sim_cycle = 763192
gpu_tot_sim_insn = 14968386
gpu_tot_ipc =      19.6129
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1932495
gpu_stall_icnt2sh    = 4777499
gpu_total_sim_rate=39390

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 898044
	L1I_total_cache_misses = 1002
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6596
L1D_cache:
	L1D_cache_core[0]: Access = 83490, Miss = 69900, Miss_rate = 0.837, Pending_hits = 4685, Reservation_fails = 607878
	L1D_cache_core[1]: Access = 79972, Miss = 67020, Miss_rate = 0.838, Pending_hits = 4528, Reservation_fails = 597643
	L1D_cache_core[2]: Access = 81798, Miss = 68181, Miss_rate = 0.834, Pending_hits = 4681, Reservation_fails = 603615
	L1D_cache_core[3]: Access = 85323, Miss = 71642, Miss_rate = 0.840, Pending_hits = 4855, Reservation_fails = 611283
	L1D_cache_core[4]: Access = 80168, Miss = 67061, Miss_rate = 0.837, Pending_hits = 4638, Reservation_fails = 592924
	L1D_cache_core[5]: Access = 82585, Miss = 69348, Miss_rate = 0.840, Pending_hits = 4642, Reservation_fails = 608419
	L1D_cache_core[6]: Access = 84601, Miss = 70616, Miss_rate = 0.835, Pending_hits = 4709, Reservation_fails = 611903
	L1D_cache_core[7]: Access = 79589, Miss = 66298, Miss_rate = 0.833, Pending_hits = 4599, Reservation_fails = 585150
	L1D_cache_core[8]: Access = 79397, Miss = 65878, Miss_rate = 0.830, Pending_hits = 4557, Reservation_fails = 582492
	L1D_cache_core[9]: Access = 82957, Miss = 69158, Miss_rate = 0.834, Pending_hits = 4679, Reservation_fails = 606657
	L1D_cache_core[10]: Access = 79590, Miss = 66356, Miss_rate = 0.834, Pending_hits = 4490, Reservation_fails = 592338
	L1D_cache_core[11]: Access = 81513, Miss = 67693, Miss_rate = 0.830, Pending_hits = 4673, Reservation_fails = 596441
	L1D_cache_core[12]: Access = 81687, Miss = 68201, Miss_rate = 0.835, Pending_hits = 4613, Reservation_fails = 589702
	L1D_cache_core[13]: Access = 83003, Miss = 69076, Miss_rate = 0.832, Pending_hits = 4696, Reservation_fails = 611643
	L1D_cache_core[14]: Access = 85365, Miss = 71465, Miss_rate = 0.837, Pending_hits = 4832, Reservation_fails = 615418
	L1D_total_cache_accesses = 1231038
	L1D_total_cache_misses = 1027893
	L1D_total_cache_miss_rate = 0.8350
	L1D_total_cache_pending_hits = 69877
	L1D_total_cache_reservation_fails = 9013506
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.056
L1C_cache:
	L1C_total_cache_accesses = 127202
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0038
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3412
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 130192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 69674
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 618418
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6553061
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 126722
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3412
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3076
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 203
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 409475
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2460445
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 897042
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1002
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6596
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2166, 2115, 2781, 1997, 2301, 2493, 2722, 2406, 2308, 2193, 2663, 2092, 2412, 2575, 2288, 2328, 2592, 2111, 2509, 2535, 2460, 2218, 2176, 2671, 2398, 2412, 2294, 2289, 2310, 2111, 2189, 2160, 2170, 2215, 2087, 2268, 2845, 2322, 2231, 2403, 2024, 2107, 1802, 1898, 1967, 2453, 1719, 1606, 
gpgpu_n_tot_thrd_icount = 52666560
gpgpu_n_tot_w_icount = 1645830
gpgpu_n_stall_shd_mem = 9853764
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 618418
gpgpu_n_mem_write_global = 412754
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1966599
gpgpu_n_store_insn = 678875
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1484414
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3412
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3412
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9850352
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16361582	W0_Idle:830272	W0_Scoreboard:3086242	W1:415397	W2:192302	W3:121729	W4:90932	W5:70062	W6:60111	W7:54322	W8:46091	W9:43174	W10:37989	W11:34867	W12:31372	W13:27244	W14:24519	W15:19981	W16:17909	W17:14522	W18:14468	W19:12088	W20:12870	W21:11982	W22:13600	W23:14179	W24:14102	W25:12227	W26:9181	W27:6783	W28:3976	W29:1933	W30:703	W31:175	W32:215040
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4947344 {8:618418,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16530192 {40:412492,72:80,136:182,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 84104848 {136:618418,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3302032 {8:412754,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 155 
maxdqlatency = 0 
maxmflatency = 1235 
averagemflatency = 395 
max_icnt2mem_latency = 1005 
max_icnt2sh_latency = 760710 
mrq_lat_table:51508 	662 	1055 	4606 	4288 	634 	94 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	133363 	710975 	186783 	66 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	83860 	30300 	81965 	322977 	242146 	265683 	4316 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	35815 	292742 	271739 	17988 	149 	0 	0 	2 	9 	43 	905 	9237 	18299 	44430 	98845 	168524 	72460 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	97 	1428 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        29        31        32        20        30        32        32        33        34        53        24        32        37        35        34        38 
dram[1]:        19        31        45        28        38        20        30        30        22        24        29        30        34        32        42        37 
dram[2]:        33        27        60        34        22        32        32        32        26        33        29        25        32        33        44        53 
dram[3]:        33        23        30        37        29        25        25        28        24        38        23        22        33        33        35        33 
dram[4]:        32        31        27        32        32        22        32        32        38        32        25        24        33        32        32        32 
dram[5]:        33        32        37        51        19        22        27        24        27        22        22        26        33        32        32        32 
maximum service time to same row:
dram[0]:     64216     60329     65975     44519     70814     54978     46806     56159     65950     74297     58789     60941    103909     85398     96488     95869 
dram[1]:     67388     66850     61609     45311    126891     64288     45931     50086     57007     75013     40581     74819    129808     89753     65926     94537 
dram[2]:     48472     62471     59607     51874     71617     42513     79585     43371     58053     64499     53314     90762     52997    108373    139146    140203 
dram[3]:     58248     64968     92699     96999     45262     43489     39776     52906     41934     37095     51570     57325     75057     83876     65591     65653 
dram[4]:     63879     59274     51997     97933     85164     55790     66690    103509     59787     47206     47547     71294    114519     62664     71719     95098 
dram[5]:     75950     59763    108721    104812     91931     56268     46784     59639     57396     53280     56164     40871     99791     57170    137009    138789 
average row accesses per activate:
dram[0]:  3.859550  3.483871  3.173160  3.380734  3.828221  3.987879  3.207469  3.681373  4.898649  4.351955  3.313514  3.224044  4.639175  4.025862  7.464286  5.861111 
dram[1]:  3.684729  3.913876  3.478873  3.453704  3.375000  2.844898  3.200000  3.095057  2.887273  3.359504  3.531579  3.404040  3.850394  4.298245  6.422535  5.935897 
dram[2]:  3.244444  3.286364  3.834225  3.713568  3.277174  3.536842  3.784314  3.764423  3.611650  3.745000  2.871369  2.858407  4.303571  4.724490  5.763158  5.280488 
dram[3]:  3.049809  3.151261  3.463964  4.085106  3.696629  3.862275  3.842857  3.563380  3.486607  3.114069  2.930041  2.726141  4.222222  4.369370  5.120879  5.730769 
dram[4]:  4.028902  4.150943  3.258065  3.350000  3.950920  3.987805  3.706186  4.017752  4.372881  4.346369  3.254054  3.482759  4.283186  4.523809  7.206897  8.260870 
dram[5]:  3.380282  3.301255  3.107570  2.956522  3.406091  3.264574  3.789744  3.630542  3.439462  3.051587  3.232323  2.991150  4.857143  3.910569  6.596774  5.708333 
average row locality = 62854/17185 = 3.657492
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       492       534       529       527       485       500       600       585       550       573       506       495       425       434       416       420 
dram[1]:       521       554       509       523       530       538       613       627       593       589       527       532       457       458       453       462 
dram[2]:       519       506       512       514       466       512       582       592       576       569       548       536       457       438       436       429 
dram[3]:       551       527       536       531       496       493       604       584       584       600       565       522       456       453       464       446 
dram[4]:       497       483       512       486       502       503       563       529       581       581       499       485       455       439       418       380 
dram[5]:       514       544       562       565       508       538       564       569       576       576       527       541       445       452       407       410 
total reads: 49372
bank skew: 627/380 = 1.65
chip skew: 8486/7913 = 1.07
number of total write accesses:
dram[0]:       195       222       204       210       139       158       173       166       175       206       107        95        25        33         2         2 
dram[1]:       227       264       232       223       172       159       187       187       201       224       144       142        32        32         3         1 
dram[2]:       211       217       205       225       137       160       190       191       168       180       144       110        25        25         2         4 
dram[3]:       245       223       233       237       162       152       203       175       197       219       147       135        38        32         2         1 
dram[4]:       200       177       195       184       142       151       156       150       193       197       103       121        29        36         0         0 
dram[5]:       206       245       218       251       163       190       175       168       191       193       113       135        31        29         2         1 
total reads: 13482
min_bank_accesses = 0!
chip skew: 2430/2034 = 1.19
average mf latency per bank:
dram[0]:       2909      2649      3101      3006      3664      3432      3082      3124      3023      2797      6751      7203     14461     13751     21797     21037
dram[1]:       2685      2578      3139      3135      3422      3456      3107      3125      2950      2840      6210      6514     13409     13755     20455     20312
dram[2]:       2820      2842      3105      3035      3968      3564      3102      3069      3130      3150      6024      7077     13537     14837     20687     21414
dram[3]:       2627      2709      2904      2945      3532      3608      3017      3218      2928      2719      5917      6459     13126     13934     19666     20964
dram[4]:       3882      3134      4212      3359      4824      3675      4552      3505      3900      2851     42942      7291     18230     14431     29234     24230
dram[5]:       2802      2674      2902      2881      3388      3241      3068      3275      2842      3013      6791      6476     13516     14298     21983     22654
maximum mf latency per bank:
dram[0]:        860       958      1022       879       877       907       859       953       882       930       858       963       924       895       849       887
dram[1]:       1015       938       972       945       866       940       943      1014       947      1007       955       874       979       950       962       937
dram[2]:       1118      1025       904      1044       918       971      1080       976       953       905       968       984       982       959       902       950
dram[3]:       1103       940       879      1235       881       953       965       958       910       887       973       892       996       863       991       936
dram[4]:       1127       926      1064      1016      1145       979      1086       892      1220       994      1177       909      1186       981      1096       885
dram[5]:       1084      1098       950      1075       932       901       866       925       978       886       871       916       879       988       998       921

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=8 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1007408 n_nop=991935 n_act=2653 n_pre=2637 n_req=10183 n_rd=8071 n_write=2112 bw_util=0.02022
n_activity=151465 dram_eff=0.1345
bk0: 492a 1000589i bk1: 534a 998850i bk2: 529a 998820i bk3: 527a 998768i bk4: 485a 1001194i bk5: 500a 1000835i bk6: 600a 998652i bk7: 585a 999240i bk8: 550a 1000688i bk9: 573a 999707i bk10: 506a 1000689i bk11: 495a 1000699i bk12: 425a 1003420i bk13: 434a 1002871i bk14: 416a 1005098i bk15: 420a 1004872i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0444438
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=8 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1007408 n_nop=990304 n_act=3102 n_pre=3086 n_req=10916 n_rd=8486 n_write=2430 bw_util=0.02167
n_activity=169696 dram_eff=0.1287
bk0: 521a 999721i bk1: 554a 999281i bk2: 509a 999088i bk3: 523a 999246i bk4: 530a 999805i bk5: 538a 999038i bk6: 613a 998345i bk7: 627a 997833i bk8: 593a 997241i bk9: 589a 997644i bk10: 527a 1000081i bk11: 532a 999778i bk12: 457a 1002557i bk13: 458a 1002956i bk14: 453a 1004667i bk15: 462a 1004743i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0397237
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=8 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1007408 n_nop=991322 n_act=2858 n_pre=2842 n_req=10386 n_rd=8192 n_write=2194 bw_util=0.02062
n_activity=157582 dram_eff=0.1318
bk0: 519a 999367i bk1: 506a 999167i bk2: 512a 999738i bk3: 514a 999151i bk4: 466a 1000895i bk5: 512a 1000165i bk6: 582a 999360i bk7: 592a 998862i bk8: 576a 999326i bk9: 569a 999334i bk10: 548a 998693i bk11: 536a 999320i bk12: 457a 1002905i bk13: 438a 1003574i bk14: 436a 1004665i bk15: 429a 1004783i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0394716
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=8 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1007408 n_nop=990521 n_act=3045 n_pre=3029 n_req=10813 n_rd=8412 n_write=2401 bw_util=0.02147
n_activity=169388 dram_eff=0.1277
bk0: 551a 997908i bk1: 527a 998614i bk2: 536a 998668i bk3: 531a 999525i bk4: 496a 1000827i bk5: 493a 1000687i bk6: 604a 999120i bk7: 584a 999494i bk8: 584a 998780i bk9: 600a 997633i bk10: 565a 998684i bk11: 522a 999022i bk12: 456a 1002794i bk13: 453a 1003278i bk14: 464a 1004269i bk15: 446a 1004831i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0371826
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=8 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1007408 n_nop=992525 n_act=2476 n_pre=2460 n_req=9947 n_rd=7913 n_write=2034 bw_util=0.01975
n_activity=149370 dram_eff=0.1332
bk0: 497a 1000710i bk1: 483a 1001059i bk2: 512a 999662i bk3: 486a 999749i bk4: 502a 1001110i bk5: 503a 1000652i bk6: 563a 999854i bk7: 529a 1000359i bk8: 581a 999749i bk9: 581a 999478i bk10: 499a 1000613i bk11: 485a 1000840i bk12: 455a 1003065i bk13: 439a 1003024i bk14: 418a 1004999i bk15: 380a 1005653i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0376779
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=8 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1007408 n_nop=990713 n_act=3051 n_pre=3035 n_req=10609 n_rd=8298 n_write=2311 bw_util=0.02106
n_activity=165268 dram_eff=0.1284
bk0: 514a 999905i bk1: 544a 998559i bk2: 562a 998053i bk3: 565a 996890i bk4: 508a 1000004i bk5: 538a 998920i bk6: 564a 999580i bk7: 569a 999381i bk8: 576a 999004i bk9: 576a 998087i bk10: 527a 1000366i bk11: 541a 999443i bk12: 445a 1003415i bk13: 452a 1002958i bk14: 407a 1005018i bk15: 410a 1004992i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0373156

========= L2 cache stats =========
L2_cache_bank[0]: Access = 81936, Miss = 4003, Miss_rate = 0.049, Pending_hits = 14, Reservation_fails = 543
L2_cache_bank[1]: Access = 82534, Miss = 4068, Miss_rate = 0.049, Pending_hits = 12, Reservation_fails = 247
L2_cache_bank[2]: Access = 82007, Miss = 4203, Miss_rate = 0.051, Pending_hits = 19, Reservation_fails = 104
L2_cache_bank[3]: Access = 83213, Miss = 4283, Miss_rate = 0.051, Pending_hits = 13, Reservation_fails = 3
L2_cache_bank[4]: Access = 81684, Miss = 4096, Miss_rate = 0.050, Pending_hits = 6, Reservation_fails = 1
L2_cache_bank[5]: Access = 82870, Miss = 4096, Miss_rate = 0.049, Pending_hits = 17, Reservation_fails = 34
L2_cache_bank[6]: Access = 82314, Miss = 4256, Miss_rate = 0.052, Pending_hits = 16, Reservation_fails = 1
L2_cache_bank[7]: Access = 82962, Miss = 4156, Miss_rate = 0.050, Pending_hits = 12, Reservation_fails = 2
L2_cache_bank[8]: Access = 122397, Miss = 4027, Miss_rate = 0.033, Pending_hits = 8, Reservation_fails = 102
L2_cache_bank[9]: Access = 83146, Miss = 3886, Miss_rate = 0.047, Pending_hits = 17, Reservation_fails = 196
L2_cache_bank[10]: Access = 82653, Miss = 4103, Miss_rate = 0.050, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[11]: Access = 83531, Miss = 4195, Miss_rate = 0.050, Pending_hits = 10, Reservation_fails = 1
L2_total_cache_accesses = 1031247
L2_total_cache_misses = 49372
L2_total_cache_miss_rate = 0.0479
L2_total_cache_pending_hits = 153
L2_total_cache_reservation_fails = 1234
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 576046
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 22
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 42350
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 888
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 116
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 405615
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 122
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7017
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 15
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 215
L2_cache_data_port_util = 0.298
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=3505189
icnt_total_pkts_simt_to_mem=1444627
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 45.28
	minimum = 6
	maximum = 521
Network latency average = 31.1258
	minimum = 6
	maximum = 495
Slowest packet = 1974979
Flit latency average = 20.2349
	minimum = 6
	maximum = 492
Slowest flit = 4780760
Fragmentation average = 0.044032
	minimum = 0
	maximum = 464
Injected packet rate average = 0.0896932
	minimum = 0.0764965 (at node 8)
	maximum = 0.112033 (at node 23)
Accepted packet rate average = 0.0896932
	minimum = 0.0764965 (at node 8)
	maximum = 0.112033 (at node 23)
Injected flit rate average = 0.257094
	minimum = 0.0840853 (at node 8)
	maximum = 0.487486 (at node 22)
Accepted flit rate average= 0.257094
	minimum = 0.10313 (at node 18)
	maximum = 0.391506 (at node 7)
Injected packet length average = 2.86637
Accepted packet length average = 2.86637
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 38.7635 (7 samples)
	minimum = 6 (7 samples)
	maximum = 378.857 (7 samples)
Network latency average = 24.5749 (7 samples)
	minimum = 6 (7 samples)
	maximum = 269.714 (7 samples)
Flit latency average = 18.38 (7 samples)
	minimum = 6 (7 samples)
	maximum = 267.857 (7 samples)
Fragmentation average = 0.0396727 (7 samples)
	minimum = 0 (7 samples)
	maximum = 198.429 (7 samples)
Injected packet rate average = 0.058302 (7 samples)
	minimum = 0.0451449 (7 samples)
	maximum = 0.108917 (7 samples)
Accepted packet rate average = 0.058302 (7 samples)
	minimum = 0.0451449 (7 samples)
	maximum = 0.108917 (7 samples)
Injected flit rate average = 0.142292 (7 samples)
	minimum = 0.0608887 (7 samples)
	maximum = 0.275569 (7 samples)
Accepted flit rate average = 0.142292 (7 samples)
	minimum = 0.0791632 (7 samples)
	maximum = 0.241013 (7 samples)
Injected packet size average = 2.44061 (7 samples)
Accepted packet size average = 2.44061 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 20 sec (380 sec)
gpgpu_simulation_rate = 39390 (inst/sec)
gpgpu_simulation_rate = 2008 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,763192)
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,763192)
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,763192)
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,763192)
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,763192)
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,763192)
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,763192)
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,763192)
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,763192)
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,763192)
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,763192)
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,763192)
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,763192)
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,763192)
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,763192)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,763192)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,763192)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,763192)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,763192)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,763192)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,763192)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,763192)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,763192)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,763192)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,763192)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,763192)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,763192)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,763192)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,763192)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,763192)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,763192)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,763192)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,763192)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,763192)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,763192)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,763192)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,763192)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,763192)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,763192)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,763192)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,763192)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,763192)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,763192)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,763192)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,763192)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,763192)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,763192)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,763192)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,763192)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,763192)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,763192)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,763192)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,763192)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,763192)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,763192)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,763192)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,763192)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,763192)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,763192)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,763192)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,763192)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,763192)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,763192)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,763192)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,763192)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,763192)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,763192)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,763192)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,763192)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,763192)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,763192)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,763192)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,763192)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,763192)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,763192)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,763192)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,763192)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,763192)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,763192)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,763192)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,763192)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,763192)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,763192)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,763192)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,763192)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,763192)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,763192)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,763192)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,763192)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,763192)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(15,0,0) tid=(112,0,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(32,0,0) tid=(144,0,0)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(47,0,0) tid=(153,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (401,763192), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(402,763192)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (403,763192), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(404,763192)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (410,763192), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(411,763192)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (480,763192), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(481,763192)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (486,763192), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(487,763192)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (488,763192), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(489,763192)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (494,763192), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(495,763192)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (495,763192), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(496,763192)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (498,763192), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(499,763192)
GPGPU-Sim uArch: cycles simulated: 763692  inst.: 15255367 (ipc=574.0) sim_rate=40040 (inst/sec) elapsed = 0:0:06:21 / Wed May  1 12:48:59 2019
GPGPU-Sim uArch: Shader 10 finished CTA #4 (502,763192), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(503,763192)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (507,763192), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(508,763192)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (508,763192), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(509,763192)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (511,763192), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (511,763192), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(512,763192)
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(512,763192)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (518,763192), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(519,763192)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (524,763192), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(525,763192)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (529,763192), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (529,763192), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(530,763192)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(530,763192)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (535,763192), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(536,763192)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (541,763192), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(542,763192)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (543,763192), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(544,763192)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (544,763192), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(545,763192)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (548,763192), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(549,763192)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (558,763192), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (558,763192), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (558,763192), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(559,763192)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(559,763192)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(559,763192)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (566,763192), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (566,763192), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(567,763192)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(568,763192)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (572,763192), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(573,763192)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (573,763192), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(574,763192)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (574,763192), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(575,763192)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (581,763192), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(582,763192)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (582,763192), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(583,763192)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (584,763192), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(585,763192)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (589,763192), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(590,763192)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (594,763192), 5 CTAs running
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(120,0,0) tid=(148,0,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(595,763192)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (601,763192), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(602,763192)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (616,763192), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(617,763192)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (632,763192), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(633,763192)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (633,763192), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(634,763192)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (673,763192), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(674,763192)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (675,763192), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(676,763192)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (719,763192), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(720,763192)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (770,763192), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(771,763192)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (778,763192), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(779,763192)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (798,763192), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(799,763192)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (799,763192), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (799,763192), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(800,763192)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(800,763192)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(133,0,0) tid=(5,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (815,763192), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(816,763192)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (817,763192), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(818,763192)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (819,763192), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(820,763192)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (824,763192), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(825,763192)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (825,763192), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(826,763192)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (827,763192), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(828,763192)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (838,763192), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(839,763192)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (841,763192), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(842,763192)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (854,763192), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(855,763192)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (859,763192), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(860,763192)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (865,763192), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(866,763192)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (882,763192), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(883,763192)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (889,763192), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(890,763192)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (890,763192), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(891,763192)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (899,763192), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(900,763192)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (902,763192), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(903,763192)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (912,763192), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(913,763192)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (916,763192), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(917,763192)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (932,763192), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(933,763192)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (933,763192), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(934,763192)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (953,763192), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(954,763192)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (960,763192), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(961,763192)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (966,763192), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(967,763192)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (980,763192), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(981,763192)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (997,763192), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(998,763192)
GPGPU-Sim uArch: cycles simulated: 764192  inst.: 15504351 (ipc=536.0) sim_rate=40587 (inst/sec) elapsed = 0:0:06:22 / Wed May  1 12:49:00 2019
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(137,0,0) tid=(58,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1019,763192), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1020,763192)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1025,763192), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1026,763192)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1030,763192), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1031,763192)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1032,763192), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1033,763192)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1053,763192), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1054,763192)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1060,763192), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1061,763192)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1068,763192), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1069,763192)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1072,763192), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1073,763192)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1075,763192), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1076,763192)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1078,763192), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1079,763192)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1085,763192), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1086,763192)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1090,763192), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1091,763192)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1093,763192), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1094,763192)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1107,763192), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1108,763192)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1115,763192), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1115,763192), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1116,763192)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1116,763192)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1118,763192), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1119,763192)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1121,763192), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1122,763192)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1163,763192), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1164,763192)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1169,763192), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1170,763192)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1171,763192), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1172,763192)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1179,763192), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1180,763192)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1180,763192), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1181,763192)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1182,763192), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1183,763192)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1197,763192), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1198,763192)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1208,763192), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1209,763192)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(181,0,0) tid=(2,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1226,763192), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1227,763192)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1231,763192), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1232,763192)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1235,763192), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1236,763192)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1261,763192), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1261,763192), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1262,763192)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1262,763192)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1264,763192), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1265,763192)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1266,763192), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1267,763192)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1279,763192), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1280,763192)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1281,763192), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1282,763192)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1285,763192), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1286,763192)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1297,763192), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1298,763192)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1298,763192), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1299,763192)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1311,763192), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1312,763192)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1312,763192), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1313,763192)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1342,763192), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1343,763192)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1343,763192), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1343,763192), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1344,763192)
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1344,763192)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1346,763192), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1347,763192)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1348,763192), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1349,763192)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1361,763192), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1362,763192)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1364,763192), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1364,763192), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1365,763192)
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1365,763192)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1379,763192), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1379,763192), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1380,763192)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1380,763192)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1391,763192), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1392,763192)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1398,763192), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1399,763192)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1404,763192), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1404,763192), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1405,763192)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1406,763192)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1408,763192), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1409,763192)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1409,763192), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1410,763192)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(205,0,0) tid=(54,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1425,763192), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1426,763192)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1445,763192), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1446,763192)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1446,763192), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1447,763192)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1456,763192), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1457,763192)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1458,763192), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1458,763192), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1459,763192)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1459,763192)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1481,763192), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1482,763192)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1486,763192), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1487,763192)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1492,763192), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1493,763192)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1504,763192), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1504,763192), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1505,763192)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1505,763192)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1507,763192), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1508,763192)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1511,763192), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1512,763192)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1517,763192), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1518,763192)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1526,763192), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1527,763192)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1528,763192), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1529,763192)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1532,763192), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1532,763192), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1533,763192)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1533,763192), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1534,763192)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1534,763192)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1542,763192), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1543,763192)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1554,763192), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1555,763192)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1555,763192), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1556,763192)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1564,763192), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1565,763192)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1581,763192), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1582,763192)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1582,763192), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1583,763192)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1594,763192), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1595,763192)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1598,763192), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1599,763192)
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(242,0,0) tid=(185,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1601,763192), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1602,763192)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1603,763192), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1604,763192)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1616,763192), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1617,763192)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1622,763192), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1623,763192)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1626,763192), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1627,763192)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1633,763192), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1634,763192)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1638,763192), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1639,763192)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1641,763192), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1642,763192)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1648,763192), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1649,763192)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1651,763192), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1652,763192)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1654,763192), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1658,763192), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1659,763192), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1665,763192), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1678,763192), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1684,763192), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1709,763192), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1724,763192), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1732,763192), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1733,763192), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1736,763192), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1736,763192), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1738,763192), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1738,763192), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1740,763192), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1745,763192), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1748,763192), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1756,763192), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1757,763192), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1764,763192), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1768,763192), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1768,763192), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1776,763192), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1778,763192), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1779,763192), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1782,763192), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1785,763192), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1793,763192), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1794,763192), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1798,763192), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1809,763192), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1811,763192), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1814,763192), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1815,763192), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1849,763192), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1862,763192), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1863,763192), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1867,763192), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1867,763192), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1868,763192), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1869,763192), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1870,763192), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1873,763192), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1875,763192), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1881,763192), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1882,763192), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1889,763192), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1899,763192), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1914,763192), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1916,763192), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1920,763192), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1920,763192), 3 CTAs running
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(253,0,0) tid=(207,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1930,763192), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1938,763192), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1940,763192), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1945,763192), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1961,763192), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1970,763192), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1973,763192), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1989,763192), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 765192  inst.: 15890686 (ipc=461.1) sim_rate=41490 (inst/sec) elapsed = 0:0:06:23 / Wed May  1 12:49:01 2019
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2001,763192), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2064,763192), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2117,763192), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2118,763192), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2133,763192), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2152,763192), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2171,763192), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2221,763192), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2281,763192), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2282,763192), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2290,763192), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2331,763192), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2354,763192), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2412,763192), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2413,763192), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2457,763192), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2477,763192), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2585,763192), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2593,763192), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2599,763192), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2606,763192), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2619,763192), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2634,763192), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2660,763192), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2676,763192), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (2717,763192), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (2738,763192), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2754,763192), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2838,763192), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (3242,763192), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 5.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 3243
gpu_sim_insn = 924703
gpu_ipc =     285.1382
gpu_tot_sim_cycle = 766435
gpu_tot_sim_insn = 15893089
gpu_tot_ipc =      20.7364
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1932495
gpu_stall_icnt2sh    = 4777987
gpu_total_sim_rate=41496

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 920297
	L1I_total_cache_misses = 1002
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6596
L1D_cache:
	L1D_cache_core[0]: Access = 83700, Miss = 69978, Miss_rate = 0.836, Pending_hits = 4769, Reservation_fails = 607878
	L1D_cache_core[1]: Access = 80194, Miss = 67104, Miss_rate = 0.837, Pending_hits = 4624, Reservation_fails = 597643
	L1D_cache_core[2]: Access = 82032, Miss = 68258, Miss_rate = 0.832, Pending_hits = 4796, Reservation_fails = 603615
	L1D_cache_core[3]: Access = 85543, Miss = 71724, Miss_rate = 0.838, Pending_hits = 4957, Reservation_fails = 611283
	L1D_cache_core[4]: Access = 80404, Miss = 67137, Miss_rate = 0.835, Pending_hits = 4764, Reservation_fails = 592924
	L1D_cache_core[5]: Access = 82806, Miss = 69428, Miss_rate = 0.838, Pending_hits = 4735, Reservation_fails = 608419
	L1D_cache_core[6]: Access = 84809, Miss = 70705, Miss_rate = 0.834, Pending_hits = 4769, Reservation_fails = 611903
	L1D_cache_core[7]: Access = 79859, Miss = 66415, Miss_rate = 0.832, Pending_hits = 4683, Reservation_fails = 585150
	L1D_cache_core[8]: Access = 79697, Miss = 66008, Miss_rate = 0.828, Pending_hits = 4653, Reservation_fails = 582492
	L1D_cache_core[9]: Access = 83161, Miss = 69220, Miss_rate = 0.832, Pending_hits = 4811, Reservation_fails = 606657
	L1D_cache_core[10]: Access = 79800, Miss = 66416, Miss_rate = 0.832, Pending_hits = 4628, Reservation_fails = 592338
	L1D_cache_core[11]: Access = 81737, Miss = 67787, Miss_rate = 0.829, Pending_hits = 4751, Reservation_fails = 596441
	L1D_cache_core[12]: Access = 81913, Miss = 68293, Miss_rate = 0.834, Pending_hits = 4691, Reservation_fails = 589702
	L1D_cache_core[13]: Access = 83207, Miss = 69141, Miss_rate = 0.831, Pending_hits = 4816, Reservation_fails = 611643
	L1D_cache_core[14]: Access = 85599, Miss = 71541, Miss_rate = 0.836, Pending_hits = 4964, Reservation_fails = 615418
	L1D_total_cache_accesses = 1234461
	L1D_total_cache_misses = 1029155
	L1D_total_cache_miss_rate = 0.8337
	L1D_total_cache_pending_hits = 71411
	L1D_total_cache_reservation_fails = 9013506
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.056
L1C_cache:
	L1C_total_cache_accesses = 131589
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0036
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3412
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 130730
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 71208
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 619575
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6553061
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 131109
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3412
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3165
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 203
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 409580
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2460445
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 919295
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1002
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6596
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2256, 2205, 2871, 2087, 2391, 2583, 2812, 2496, 2353, 2238, 2708, 2137, 2457, 2650, 2333, 2373, 2622, 2141, 2539, 2565, 2553, 2248, 2206, 2701, 2413, 2427, 2309, 2378, 2325, 2156, 2204, 2175, 2185, 2230, 2102, 2283, 2860, 2337, 2246, 2492, 2039, 2122, 1817, 2009, 2078, 2468, 1734, 1673, 
gpgpu_n_tot_thrd_icount = 53861696
gpgpu_n_tot_w_icount = 1683178
gpgpu_n_stall_shd_mem = 9853881
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 619575
gpgpu_n_mem_write_global = 412948
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2033343
gpgpu_n_store_insn = 679097
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1615819
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3412
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3412
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9850469
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16362356	W0_Idle:836400	W0_Scoreboard:3119862	W1:421321	W2:192921	W3:121751	W4:90943	W5:70114	W6:60111	W7:54322	W8:46091	W9:43174	W10:37989	W11:34867	W12:31372	W13:27244	W14:24519	W15:19981	W16:17909	W17:14522	W18:14468	W19:12088	W20:12870	W21:11982	W22:13600	W23:14179	W24:14102	W25:12227	W26:9181	W27:6783	W28:3976	W29:1933	W30:703	W31:175	W32:245760
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4956600 {8:619575,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16537952 {40:412686,72:80,136:182,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 84262200 {136:619575,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3303584 {8:412948,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 155 
maxdqlatency = 0 
maxmflatency = 1235 
averagemflatency = 395 
max_icnt2mem_latency = 1005 
max_icnt2sh_latency = 764416 
mrq_lat_table:51633 	672 	1055 	4616 	4311 	634 	94 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	134556 	711133 	186783 	66 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	85198 	30313 	81965 	322977 	242146 	265683 	4316 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	36594 	293098 	271761 	17988 	149 	0 	0 	2 	9 	43 	905 	9237 	18299 	44430 	98845 	168524 	72654 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	104 	1428 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        29        31        32        20        30        32        32        33        34        53        24        32        37        35        34        38 
dram[1]:        19        31        45        28        38        20        30        30        22        24        29        30        34        32        42        37 
dram[2]:        33        27        60        34        22        32        32        32        26        33        29        25        32        33        44        53 
dram[3]:        33        23        30        37        29        25        25        28        24        38        23        22        33        33        35        33 
dram[4]:        32        31        27        32        32        22        32        32        38        32        25        24        33        32        32        32 
dram[5]:        33        32        37        51        19        22        27        24        27        22        22        26        33        32        32        32 
maximum service time to same row:
dram[0]:     64216     60329     65975     44519     70814     54978     46806     56159     65950     74297     58789     60941    103909     85398     96488     95869 
dram[1]:     67388     66850     61609     45311    126891     64288     45931     50086     57007     75013     40581     74819    129808     89753     65926     94537 
dram[2]:     48472     62471     59607     51874     71617     42513     79585     43371     58053     64499     53314     90762     52997    108373    139146    140203 
dram[3]:     58248     64968     92699     96999     45262     43489     39776     52906     41934     37095     51570     57325     75057     83876     65591     65653 
dram[4]:     63879     59274     51997     97933     85164     55790     66690    103509     59787     47206     47547     71294    114519     62664     71719     95098 
dram[5]:     75950     59763    108721    104812     91931     56268     46784     59639     57396     53280     56164     40871     99791     57170    137009    138789 
average row accesses per activate:
dram[0]:  3.859550  3.483871  3.173160  3.385321  3.828221  3.952096  3.207469  3.673171  4.898649  4.351955  3.344086  3.260870  4.639175  4.025862  7.464286  5.861111 
dram[1]:  3.684729  3.913876  3.478873  3.453704  3.375000  2.844898  3.200000  3.087121  2.880435  3.358025  3.536458  3.437186  3.866142  4.269565  6.422535  5.935897 
dram[2]:  3.244444  3.276018  3.834225  3.713568  3.277174  3.536842  3.770732  3.751196  3.603865  3.745000  2.888430  2.876652  4.303571  4.650000  5.763158  5.228916 
dram[3]:  3.049809  3.151261  3.452915  4.074074  3.696629  3.862275  3.842857  3.544186  3.480000  3.106061  2.971193  2.753086  4.194915  4.369370  5.120879  5.730769 
dram[4]:  4.028902  4.137500  3.247706  3.350000  3.950920  3.969697  3.706186  4.017752  4.372881  4.346369  3.253968  3.520000  4.254386  4.523809  7.206897  8.260870 
dram[5]:  3.358140  3.301255  3.107570  2.956522  3.406091  3.264574  3.775510  3.609756  3.439462  3.035433  3.281407  3.035242  4.857143  3.910569  6.507936  5.643836 
average row locality = 63022/17235 = 3.656629
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       492       534       529       527       485       501       600       587       550       573       515       505       425       434       416       420 
dram[1]:       521       554       509       523       530       538       613       627       594       592       535       542       458       459       453       462 
dram[2]:       519       507       512       514       466       512       583       593       578       569       555       543       457       440       436       430 
dram[3]:       551       527       537       531       496       493       604       587       586       601       575       534       457       453       464       446 
dram[4]:       497       485       512       486       502       503       563       529       581       581       512       495       456       439       418       380 
dram[5]:       515       544       562       565       508       538       565       571       576       578       540       554       445       452       408       411 
total reads: 49530
bank skew: 627/380 = 1.65
chip skew: 8510/7939 = 1.07
number of total write accesses:
dram[0]:       195       222       204       211       139       159       173       166       175       206       107        95        25        33         2         2 
dram[1]:       227       264       232       223       172       159       187       188       201       224       144       142        33        32         3         1 
dram[2]:       211       217       205       225       137       160       190       191       168       180       144       110        25        25         2         4 
dram[3]:       245       223       233       239       162       152       203       175       197       219       147       135        38        32         2         1 
dram[4]:       200       177       196       184       142       152       156       150       193       197       103       121        29        36         0         0 
dram[5]:       207       245       218       251       163       190       175       169       191       193       113       135        31        29         2         1 
total reads: 13492
min_bank_accesses = 0!
chip skew: 2432/2036 = 1.19
average mf latency per bank:
dram[0]:       2909      2649      3101      3003      3664      3423      3082      3117      3023      2797      6663      7093     14473     13762     21807     21047
dram[1]:       2686      2578      3139      3135      3422      3456      3107      3121      2947      2832      6146      6429     13366     13739     20465     20320
dram[2]:       2821      2838      3105      3035      3968      3565      3098      3066      3122      3150      5970      7010     13549     14789     20698     21374
dram[3]:       2627      2709      2901      2937      3532      3608      3017      3206      2922      2717      5844      6352     13114     13947     19673     20972
dram[4]:       3882      3126      4206      3359      4824      3670      4553      3505      3900      2851     42045      7183     18206     14445     29245     24240
dram[5]:       2795      2674      2902      2881      3388      3241      3064      3262      2842      3006      6666      6364     13529     14312     21940     22610
maximum mf latency per bank:
dram[0]:        860       958      1022       879       877       907       859       953       882       930       858       963       924       895       849       887
dram[1]:       1015       938       972       945       866       940       943      1014       947      1007       955       874       979       950       962       937
dram[2]:       1118      1025       904      1044       918       971      1080       976       953       905       968       984       982       959       902       950
dram[3]:       1103       940       879      1235       881       953       965       958       910       887       973       892       996       863       991       936
dram[4]:       1127       926      1064      1016      1145       979      1086       892      1220       994      1177       909      1186       981      1096       885
dram[5]:       1084      1098       950      1075       932       901       866       925       978       886       871       916       879       988       998       921

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=8 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1011688 n_nop=996181 n_act=2658 n_pre=2642 n_req=10207 n_rd=8093 n_write=2114 bw_util=0.02018
n_activity=151773 dram_eff=0.1345
bk0: 492a 1004870i bk1: 534a 1003132i bk2: 529a 1003102i bk3: 527a 1003031i bk4: 485a 1005476i bk5: 501a 1005055i bk6: 600a 1002930i bk7: 587a 1003491i bk8: 550a 1004967i bk9: 573a 1003987i bk10: 515a 1004931i bk11: 505a 1004919i bk12: 425a 1007697i bk13: 434a 1007149i bk14: 416a 1009377i bk15: 420a 1009151i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0443249
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=8 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1011688 n_nop=994544 n_act=3109 n_pre=3093 n_req=10942 n_rd=8510 n_write=2432 bw_util=0.02163
n_activity=170040 dram_eff=0.1287
bk0: 521a 1004000i bk1: 554a 1003561i bk2: 509a 1003369i bk3: 523a 1003527i bk4: 530a 1004088i bk5: 538a 1003322i bk6: 613a 1002629i bk7: 627a 1002077i bk8: 594a 1001496i bk9: 592a 1001894i bk10: 535a 1004288i bk11: 542a 1004000i bk12: 458a 1006830i bk13: 459a 1007207i bk14: 453a 1008945i bk15: 462a 1009022i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0396565
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=8 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1011688 n_nop=995562 n_act=2867 n_pre=2851 n_req=10408 n_rd=8214 n_write=2194 bw_util=0.02058
n_activity=158031 dram_eff=0.1317
bk0: 519a 1003647i bk1: 507a 1003422i bk2: 512a 1004017i bk3: 514a 1003431i bk4: 466a 1005175i bk5: 512a 1004447i bk6: 583a 1003616i bk7: 593a 1003116i bk8: 578a 1003576i bk9: 569a 1003613i bk10: 555a 1002936i bk11: 543a 1003553i bk12: 457a 1007183i bk13: 440a 1007804i bk14: 436a 1008943i bk15: 430a 1009038i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0394598
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=8 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1011688 n_nop=994751 n_act=3054 n_pre=3038 n_req=10845 n_rd=8442 n_write=2403 bw_util=0.02144
n_activity=169818 dram_eff=0.1277
bk0: 551a 1002189i bk1: 527a 1002895i bk2: 537a 1002925i bk3: 531a 1003720i bk4: 496a 1005108i bk5: 493a 1004969i bk6: 604a 1003402i bk7: 587a 1003722i bk8: 586a 1003030i bk9: 601a 1001886i bk10: 575a 1002940i bk11: 534a 1003203i bk12: 457a 1007044i bk13: 453a 1007554i bk14: 464a 1008548i bk15: 446a 1009111i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0371854
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=8 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1011688 n_nop=996759 n_act=2485 n_pre=2469 n_req=9975 n_rd=7939 n_write=2036 bw_util=0.01972
n_activity=149711 dram_eff=0.1333
bk0: 497a 1004993i bk1: 485a 1005313i bk2: 512a 1003882i bk3: 486a 1004027i bk4: 502a 1005389i bk5: 503a 1004882i bk6: 563a 1004131i bk7: 529a 1004638i bk8: 581a 1004028i bk9: 581a 1003762i bk10: 512a 1004758i bk11: 495a 1005079i bk12: 456a 1007315i bk13: 439a 1007301i bk14: 418a 1009279i bk15: 380a 1009935i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0377004
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=8 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1011688 n_nop=994935 n_act=3062 n_pre=3046 n_req=10645 n_rd=8332 n_write=2313 bw_util=0.02104
n_activity=165801 dram_eff=0.1284
bk0: 515a 1004121i bk1: 544a 1002836i bk2: 562a 1002332i bk3: 565a 1001171i bk4: 508a 1004289i bk5: 538a 1003205i bk6: 565a 1003839i bk7: 571a 1003594i bk8: 576a 1003284i bk9: 578a 1002313i bk10: 540a 1004591i bk11: 554a 1003658i bk12: 445a 1007691i bk13: 452a 1007237i bk14: 408a 1009270i bk15: 411a 1009245i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0372131

========= L2 cache stats =========
L2_cache_bank[0]: Access = 82042, Miss = 4012, Miss_rate = 0.049, Pending_hits = 14, Reservation_fails = 543
L2_cache_bank[1]: Access = 82643, Miss = 4081, Miss_rate = 0.049, Pending_hits = 12, Reservation_fails = 247
L2_cache_bank[2]: Access = 82118, Miss = 4213, Miss_rate = 0.051, Pending_hits = 19, Reservation_fails = 104
L2_cache_bank[3]: Access = 83332, Miss = 4297, Miss_rate = 0.052, Pending_hits = 13, Reservation_fails = 3
L2_cache_bank[4]: Access = 81789, Miss = 4106, Miss_rate = 0.050, Pending_hits = 6, Reservation_fails = 1
L2_cache_bank[5]: Access = 82989, Miss = 4108, Miss_rate = 0.050, Pending_hits = 17, Reservation_fails = 34
L2_cache_bank[6]: Access = 82428, Miss = 4270, Miss_rate = 0.052, Pending_hits = 16, Reservation_fails = 1
L2_cache_bank[7]: Access = 83067, Miss = 4172, Miss_rate = 0.050, Pending_hits = 12, Reservation_fails = 2
L2_cache_bank[8]: Access = 122509, Miss = 4041, Miss_rate = 0.033, Pending_hits = 8, Reservation_fails = 102
L2_cache_bank[9]: Access = 83260, Miss = 3898, Miss_rate = 0.047, Pending_hits = 17, Reservation_fails = 196
L2_cache_bank[10]: Access = 82771, Miss = 4119, Miss_rate = 0.050, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[11]: Access = 83650, Miss = 4213, Miss_rate = 0.050, Pending_hits = 10, Reservation_fails = 1
L2_total_cache_accesses = 1032598
L2_total_cache_misses = 49530
L2_total_cache_miss_rate = 0.0480
L2_total_cache_pending_hits = 153
L2_total_cache_reservation_fails = 1234
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 577045
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 22
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 42508
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 888
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 116
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 405809
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 122
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7017
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 15
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 215
L2_cache_data_port_util = 0.298
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=3511168
icnt_total_pkts_simt_to_mem=1446172
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.68579
	minimum = 6
	maximum = 38
Network latency average = 9.20651
	minimum = 6
	maximum = 34
Slowest packet = 2062828
Flit latency average = 7.95175
	minimum = 6
	maximum = 30
Slowest flit = 4953916
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0308585
	minimum = 0.0191181 (at node 10)
	maximum = 0.0419365 (at node 8)
Accepted packet rate average = 0.0308585
	minimum = 0.0191181 (at node 10)
	maximum = 0.0419365 (at node 8)
Injected flit rate average = 0.0859287
	minimum = 0.0203515 (at node 10)
	maximum = 0.163737 (at node 26)
Accepted flit rate average= 0.0859287
	minimum = 0.0360777 (at node 19)
	maximum = 0.185014 (at node 8)
Injected packet length average = 2.7846
Accepted packet length average = 2.7846
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 35.1288 (8 samples)
	minimum = 6 (8 samples)
	maximum = 336.25 (8 samples)
Network latency average = 22.6538 (8 samples)
	minimum = 6 (8 samples)
	maximum = 240.25 (8 samples)
Flit latency average = 17.0765 (8 samples)
	minimum = 6 (8 samples)
	maximum = 238.125 (8 samples)
Fragmentation average = 0.0347136 (8 samples)
	minimum = 0 (8 samples)
	maximum = 173.625 (8 samples)
Injected packet rate average = 0.0548716 (8 samples)
	minimum = 0.0418916 (8 samples)
	maximum = 0.100545 (8 samples)
Accepted packet rate average = 0.0548716 (8 samples)
	minimum = 0.0418916 (8 samples)
	maximum = 0.100545 (8 samples)
Injected flit rate average = 0.135247 (8 samples)
	minimum = 0.0558216 (8 samples)
	maximum = 0.26159 (8 samples)
Accepted flit rate average = 0.135247 (8 samples)
	minimum = 0.0737775 (8 samples)
	maximum = 0.234013 (8 samples)
Injected packet size average = 2.46479 (8 samples)
Accepted packet size average = 2.46479 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 23 sec (383 sec)
gpgpu_simulation_rate = 41496 (inst/sec)
gpgpu_simulation_rate = 2001 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Kernel Executed 8 times
Processing time: 382468.156250 (ms)
Result stored in result.txt
