INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yi/Workspace/Vivado/lab1/lab1_1/lab1_1.srcs/sources_1/new/lab1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yi/Workspace/Vivado/lab1/lab1_1/lab1_1.srcs/sources_1/new/lab1_1_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_1_t
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yi/Workspace/Vivado/lab1/lab1_1/lab1_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
