`timescale 1ns / 1ps

module clockdividerHB #(
	parameter integer THRESHOLD = 62_500_000
)(
	input wire clk,
	input wire reset,
	input wire enable,
	output reg dividedClk,
	output wire beat
);

reg [31:0] counter;

	always @(posedge clk) begin
		if (reset || counter >= THRESHOLD-1) begin
			counter <= 32'd0;
		end else if (enable == 1) begin
			counter <= counter + 1'b1;
		end
	end

always @(posedge clk) begin
	if (reset == 1) begin
		dividedClk <= 1'b0;
	end else if (counter >= THRESHOLD-1) begin
		dividedClk <= ~dividedClk;
	end
end

assign beat=(counter==THRESHOLD-1)&(dividedClk);


endmodule