// SPDX-License-Identifier: GPL-2.0-or-later
/* Copyright (C) 2020 Intel Corporation */

#include <asm/tdx.h>
#include <asm/cpufeature.h>
#include <asm/cmdline.h>
#include <linux/cpu.h>
#include <linux/acpi.h>
#include <asm/i8259.h>
#include <asm/tdx.h>
#include <asm/vmx.h>
#include <asm/insn.h>
#include <linux/sched/signal.h> /* force_sig_fault() */
#include <linux/swiotlb.h>
#include <linux/security.h>

#define CREATE_TRACE_POINTS
#include <asm/trace/tdx.h>

#ifdef CONFIG_KVM_GUEST
#include "tdx-kvm.c"
#endif

#define TDCALL_OPERAND_BUSY		0x01
#define TDCALL_INVALID_OPERAND		0x8000000000000000

#define TDVMCALL_MAP_GPA		0x10001

static struct {
	unsigned int gpa_width;
	unsigned long attributes;
} td_info __ro_after_init;

static inline bool cpuid_has_tdx_guest(void)
{
	u32 eax, signature[3];

	if (cpuid_eax(0) < TDX_CPUID_LEAF_ID)
		return false;

	cpuid_count(TDX_CPUID_LEAF_ID, 0, &eax, &signature[0],
			&signature[1], &signature[2]);

	if (memcmp("IntelTDX    ", signature, 12))
		return false;

	return true;
}

bool is_tdx_guest(void)
{
	return static_cpu_has(X86_FEATURE_TDX_GUEST);
}
EXPORT_SYMBOL_GPL(is_tdx_guest);

phys_addr_t tdx_shared_mask(void)
{
	return 1ULL << (td_info.gpa_width - 1);
}

bool tdx_debug_enabled(void)
{
	return td_info.attributes & BIT(0);
}

static bool tdx_perfmon_enabled(void)
{
	return td_info.attributes & BIT(63);
}

/*
 * tdx_get_tdreport() - Generate TDREPORT_STRUCT using TDCALL.
 *
 * @data        : Physical address of 1024B aligned data to store
 *                TDREPORT_STRUCT.
 * @reportdata  : Physical address of 64B aligned report data
 *
 * return 0 on success or failure error number.
 */
int tdx_get_tdreport(u64 data, u64 reportdata)
{
	register long r8 asm("r8") = 0;
	register long rcx asm("rcx") = data;
	register long rdx asm("rdx") = reportdata;
	long ret;

	if (!data || !reportdata)
		return -EINVAL;

	asm volatile(TDCALL
			: "=a"(ret)
			: "a"(TDREPORT), "r"(rcx), "r"(rdx), "r"(r8)
			: );

	if (ret == TDCALL_INVALID_OPERAND)
		ret = -EINVAL;
	else if (ret == TDCALL_OPERAND_BUSY)
		ret = -EBUSY;

	return ret;
}

static void tdx_get_info(void)
{
	register long rcx asm("rcx");
	register long rdx asm("rdx");
	register long r8 asm("r8");
	long ret;

	asm volatile(TDCALL
		     : "=a"(ret), "=c"(rcx), "=r"(rdx), "=r"(r8)
		     : "a"(TDINFO)
		     : "r9", "r10", "r11", "memory");
	BUG_ON(ret);

	td_info.gpa_width = rcx & GENMASK(5, 0);
	td_info.attributes = rdx;

	/* Exclude Shared bit from the __PHYSICAL_MASK */
	physical_mask &= ~tdx_shared_mask();
}

static int __tdx_map_gpa(phys_addr_t gpa, int numpages, bool private)
{
	register long r10 asm("r10") = TDVMCALL_STANDARD;
	register long r11 asm("r11") = TDVMCALL_MAP_GPA;
	register long r12 asm("r12") = gpa;
	register long r13 asm("r13") = PAGE_SIZE * numpages;
	register long rcx asm("rcx");
	long ret;

	if (!private)
		r12 |= tdx_shared_mask();

	/* Allow to pass R10, R11, R12 and R13 down to the VMM */
	rcx = BIT(10) | BIT(11) | BIT(12) | BIT(13);

	asm volatile(TDCALL
			: "=a"(ret), "=r"(r10)
			: "a"(TDVMCALL), "r"(rcx), "r"(r10), "r"(r11), "r"(r12),
			  "r"(r13)
			: );

	WARN_ON(ret || r10);
	return ret || r10 ? -EIO : 0;
}

static void tdx_accept_page(phys_addr_t gpa)
{
	u64 ret;

	asm volatile(TDCALL : "=a"(ret) : "a"(TDACCEPTPAGE), "c"(gpa));

	BUG_ON(ret && (ret & ~0xffull) != TDX_PAGE_ALREADY_ACCEPTED);
}


int tdx_map_gpa(phys_addr_t gpa, int numpages, bool private)
{
	int ret, i;

	ret = __tdx_map_gpa(gpa, numpages, private);
	if (ret || !private)
		return ret;

	for (i = 0; i < numpages; i++)
		tdx_accept_page(gpa + i*PAGE_SIZE);

	return 0;
}

static __cpuidle void tdx_halt(void)
{
	register long r10 asm("r10") = TDVMCALL_STANDARD;
	register long r11 asm("r11") = EXIT_REASON_HLT;
	register long rcx asm("rcx");
	long ret;

	/* Allow to pass R10 and R11 down to the VMM */
	rcx = BIT(10) | BIT(11);

	asm volatile(TDCALL
			: "=a"(ret), "=r"(r10), "=r"(r11)
			: "a"(TDVMCALL), "r"(rcx), "r"(r10), "r"(r11)
			: );

	/* It should never fail */
	BUG_ON(ret || r10);
}

static __cpuidle void tdx_safe_halt(void)
{
	register long r10 asm("r10") = TDVMCALL_STANDARD;
	register long r11 asm("r11") = EXIT_REASON_HLT;
	register long rcx asm("rcx");
	long ret;

	/* Allow to pass R10 and R11 down to the VMM */
	rcx = BIT(10) | BIT(11);

	/* Enable interrupts next to the TDVMCALL to avoid performance degradation */
	asm volatile("sti\n\t" TDCALL
			: "=a"(ret), "=r"(r10), "=r"(r11)
			: "a"(TDVMCALL), "r"(rcx), "r"(r10), "r"(r11)
			: );

	/* It should never fail */
	BUG_ON(ret || r10);
}

static bool tdx_is_context_switched_msr(unsigned int msr)
{
	/*  XXX: Update the list of context-switched MSRs */

	switch (msr) {
	case MSR_EFER:
	case MSR_IA32_CR_PAT:
	case MSR_FS_BASE:
	case MSR_GS_BASE:
	case MSR_KERNEL_GS_BASE:
	case MSR_IA32_SYSENTER_CS:
	case MSR_IA32_SYSENTER_EIP:
	case MSR_IA32_SYSENTER_ESP:
	case MSR_STAR:
	case MSR_LSTAR:
	case MSR_SYSCALL_MASK:
	case MSR_IA32_XSS:
	case MSR_TSC_AUX:
	case MSR_IA32_BNDCFGS:
		return true;
	}
	return false;
}

static u64 tdx_read_msr_safe(unsigned int msr, int *err)
{
	register long r10 asm("r10") = TDVMCALL_STANDARD;
	register long r11 asm("r11") = EXIT_REASON_MSR_READ;
	register long r12 asm("r12") = msr;
	register long rcx asm("rcx");
	long ret;

	WARN_ON_ONCE(tdx_is_context_switched_msr(msr));

	if (msr == MSR_CSTAR)
		return 0;

	/* Allow to pass R10, R11 and R12 down to the VMM */
	rcx = BIT(10) | BIT(11) | BIT(12);

	asm volatile(TDCALL
			: "=a"(ret), "=r"(r10), "=r"(r11), "=r"(r12)
			: "a"(TDVMCALL), "r"(rcx), "r"(r10), "r"(r11), "r"(r12)
			: );

	/* XXX: Better error handling needed? */
	*err = (ret || r10) ? -EIO : 0;

	return r11;
}

static int tdx_write_msr_safe(unsigned int msr, unsigned int low,
			      unsigned int high)
{
	register long r10 asm("r10") = TDVMCALL_STANDARD;
	register long r11 asm("r11") = EXIT_REASON_MSR_WRITE;
	register long r12 asm("r12") = msr;
	register long r13 asm("r13") = (u64)high << 32 | low;
	register long rcx asm("rcx");
	long ret;

	WARN_ON_ONCE(tdx_is_context_switched_msr(msr));

	if (msr == MSR_CSTAR)
		return 0;

	/* Allow to pass R10, R11, R12 and R13 down to the VMM */
	rcx = BIT(10) | BIT(11) | BIT(12) | BIT(13);

	asm volatile(TDCALL
			: "=a"(ret), "=r"(r10), "=r"(r11), "=r"(r12), "=r"(r13)
			: "a"(TDVMCALL), "r"(rcx), "r"(r10), "r"(r11), "r"(r12),
			  "r"(r13)
			: );

	return ret || r10 ? -EIO : 0;
}

static void tdx_handle_cpuid(struct pt_regs *regs)
{
	register long r10 asm("r10") = TDVMCALL_STANDARD;
	register long r11 asm("r11") = EXIT_REASON_CPUID;
	register long r12 asm("r12") = regs->ax;
	register long r13 asm("r13") = regs->cx;
	register long r14 asm("r14");
	register long r15 asm("r15");
	register long rcx asm("rcx");
	long ret;

	/* Allow to pass R10, R11, R12, R13, R14 and R15 down to the VMM */
	rcx = BIT(10) | BIT(11) | BIT(12) | BIT(13) | BIT(14) | BIT(15);

	asm volatile(TDCALL
			: "=a"(ret), "=r"(r10), "=r"(r11), "=r"(r12), "=r"(r13),
			  "=r"(r14), "=r"(r15)
			: "a"(TDVMCALL), "r"(rcx), "r"(r10), "r"(r11), "r"(r12),
			  "r"(r13)
			: );

	regs->ax = r12;
	regs->bx = r13;
	regs->cx = r14;
	regs->dx = r15;

	WARN_ON(ret || r10);
}

static void tdx_out(int size, unsigned int value, int port)
{
	register long r10 asm("r10") = TDVMCALL_STANDARD;
	register long r11 asm("r11") = EXIT_REASON_IO_INSTRUCTION;
	register long r12 asm("r12") = size;
	register long r13 asm("r13") = 1;
	register long r14 asm("r14") = port;
	register long r15 asm("r15") = value;
	register long rcx asm("rcx");
	long ret;

	/* Allow to pass R10, R11, R12, R13, R14 and R15 down to the VMM */
	rcx = BIT(10) | BIT(11) | BIT(12) | BIT(13) | BIT(14) | BIT(15);

	asm volatile(TDCALL
			: "=a"(ret), "=r"(r10), "=r"(r11), "=r"(r12), "=r"(r13),
			  "=r"(r14), "=r"(r15)
			: "a"(TDVMCALL), "r"(rcx), "r"(r10), "r"(r11), "r"(r12),
			  "r"(r13), "r"(r14), "r"(r15)
			: );

	WARN_ON(ret || r10);
}

static unsigned int tdx_in(int size, int port)
{
	register long r10 asm("r10") = TDVMCALL_STANDARD;
	register long r11 asm("r11") = EXIT_REASON_IO_INSTRUCTION;
	register long r12 asm("r12") = size;
	register long r13 asm("r13") = 0;
	register long r14 asm("r14") = port;
	register long rcx asm("rcx");
	long ret;

	/* Allow to pass R10, R11, R12, R13 and R14 down to the VMM */
	rcx = BIT(10) | BIT(11) | BIT(12) | BIT(13) | BIT(14);

	asm volatile(TDCALL
			: "=a"(ret), "=r"(r10), "=r"(r11), "=r"(r12), "=r"(r13),
			  "=r"(r14)
			: "a"(TDVMCALL), "r"(rcx), "r"(r10), "r"(r11), "r"(r12),
			  "r"(r13), "r"(r14)
			: );

	WARN_ON(ret || r10);

	return r11;
}

static void tdx_handle_io(struct pt_regs *regs, u32 exit_qual)
{
	bool string = exit_qual & 16;
	int out, size, port;

	/* I/O strings ops are unrolled at build time. */
	BUG_ON(string);

	out = (exit_qual & 8) ? 0 : 1;
	size = (exit_qual & 7) + 1;
	port = exit_qual >> 16;

	if (!tdx_allowed_port(port))
		return;

	if (out) {
		tdx_out(size, regs->ax, port);
	} else {
		regs->ax &= ~GENMASK(8 * size, 0);
		regs->ax |= tdx_in(size, port) & GENMASK(8 * size, 0);
	}
}

static unsigned long tdx_mmio(int size, bool write, unsigned long addr,
		unsigned long val)
{
	register long r10 asm("r10") = TDVMCALL_STANDARD;
	register long r11 asm("r11") = EXIT_REASON_EPT_VIOLATION;
	register long r12 asm("r12") = size;
	register long r13 asm("r13") = write;
	register long r14 asm("r14") = addr;
	register long r15 asm("r15") = val;
	register long rcx asm("rcx");
	long ret;

	/* Allow to pass R10, R11, R12, R13, R14 and R15 down to the VMM */
	rcx = BIT(10) | BIT(11) | BIT(12) | BIT(13) | BIT(14) | BIT(15);

	asm volatile(TDCALL
			: "=a"(ret), "=r"(r10), "=r"(r11), "=r"(r12), "=r"(r13),
			  "=r"(r14), "=r"(r15)
			: "a"(TDVMCALL), "r"(rcx), "r"(r10), "r"(r11), "r"(r12),
			  "r"(r13), "r"(r14), "r"(r15)
			: );

	WARN_ON(ret || r10);

	return r11;
}

static inline void *get_reg_ptr(struct pt_regs *regs, struct insn *insn)
{
	static const int regoff[] = {
		offsetof(struct pt_regs, ax),
		offsetof(struct pt_regs, cx),
		offsetof(struct pt_regs, dx),
		offsetof(struct pt_regs, bx),
		offsetof(struct pt_regs, sp),
		offsetof(struct pt_regs, bp),
		offsetof(struct pt_regs, si),
		offsetof(struct pt_regs, di),
		offsetof(struct pt_regs, r8),
		offsetof(struct pt_regs, r9),
		offsetof(struct pt_regs, r10),
		offsetof(struct pt_regs, r11),
		offsetof(struct pt_regs, r12),
		offsetof(struct pt_regs, r13),
		offsetof(struct pt_regs, r14),
		offsetof(struct pt_regs, r15),
	};
	int regno;

	regno = X86_MODRM_REG(insn->modrm.value);
	if (X86_REX_R(insn->rex_prefix.value))
		regno += 8;

	return (void *)regs + regoff[regno];
}

static int tdx_handle_mmio(struct pt_regs *regs, struct ve_info *ve)
{
	int size;
	bool write;
	unsigned long *reg;
	struct insn insn;
	unsigned long val = 0;

	/*
	 * User mode would mean the kernel exposed a device directly
	 * to ring3, which shouldn't happen except for things like
	 * DPDK.
	 */
	if (user_mode(regs)) {
		pr_err("Unexpected user-mode MMIO access.\n");
		force_sig_fault(SIGBUS, BUS_ADRERR, (void __user *) ve->gla);
		return 0;
	}

	kernel_insn_init(&insn, (void *) regs->ip, MAX_INSN_SIZE);
	insn_get_length(&insn);
	insn_get_opcode(&insn);

	write = ve->exit_qual & 0x2;

	size = insn.opnd_bytes;
	switch (insn.opcode.bytes[0]) {
	/* MOV r/m8	r8	*/
	case 0x88:
	/* MOV r8	r/m8	*/
	case 0x8A:
	/* MOV r/m8	imm8	*/
	case 0xC6:
		size = 1;
		break;
	}

	if (inat_has_immediate(insn.attr)) {
		BUG_ON(!write);
		val = insn.immediate.value;
		tdx_mmio(size, write, ve->gpa, val);
		return insn.length;
	}

	BUG_ON(!inat_has_modrm(insn.attr));

	reg = get_reg_ptr(regs, &insn);

	if (write) {
		memcpy(&val, reg, size);
		tdx_mmio(size, write, ve->gpa, val);
	} else {
		val = tdx_mmio(size, write, ve->gpa, val);
		memset(reg, 0, size);
		memcpy(reg, &val, size);
	}
	return insn.length;
}

static int tdx_cpu_offline_prepare(unsigned int cpu)
{
	/*
	 * Per Intel TDX Virtual Firmware Design Guide,
	 * sec 4.3.5 and sec 9.4, Hotplug is not supported
	 * in TDX platforms. So don't support CPU
	 * offline feature once its turned on.
	 */
	return -EOPNOTSUPP;
}

void __init tdx_early_init(void)
{
	enum lockdown_reason lockdown_reason;
	bool tdx_forced;

	tdx_forced = cmdline_find_option_bool(boot_command_line,
					      "force_tdx_guest");

	if (tdx_forced)
		pr_info("Force enabling TDX feature\n");

	if (!cpuid_has_tdx_guest() && !tdx_forced)
		return;

	setup_force_cpu_cap(X86_FEATURE_TDX_GUEST);

	tdx_get_info();

	pv_ops.irq.safe_halt = tdx_safe_halt;
	pv_ops.irq.halt = tdx_halt;

	legacy_pic = &null_legacy_pic;

	swiotlb_force = SWIOTLB_FORCE;

	acpi_tbl_allow_setup("RDSP,XSDT,FACP,DSDT,FACS,APIC,MCFG,SVKL");

	cpuhp_setup_state(CPUHP_AP_ONLINE_DYN, "tdx:cpu_hotplug",
			  NULL, tdx_cpu_offline_prepare);

	/*
	 * Do not lockdown perf/bpf/kprobe/... if performance
	 * monitoring is enabled.
	 */
	if (tdx_perfmon_enabled())
		lockdown_reason = LOCKDOWN_INTEGRITY_MAX;
	else
		lockdown_reason = LOCKDOWN_CONFIDENTIALITY_MAX;

	/* Do not enable lockdown for debug TD if tdx_disable_lockdown in cmdline */
	if (!tdx_debug_enabled() ||
	    !cmdline_find_option_bool(boot_command_line,
	    "tdx_disable_lockdown")) {
		lock_kernel_down("TDX guest init", lockdown_reason);
	}

	pr_info("TDX guest is initialized\n");
}

unsigned long tdx_get_ve_info(struct ve_info *ve)
{
	register long r8 asm("r8");
	register long r9 asm("r9");
	register long r10 asm("r10");
	unsigned long ret;

	asm volatile(TDCALL
		     : "=a"(ret), "=c"(ve->exit_reason), "=d"(ve->exit_qual),
		     "=r"(r8), "=r"(r9), "=r"(r10)
		     : "a"(TDGETVEINFO)
		     :);

	ve->gla = r8;
	ve->gpa = r9;
	ve->instr_len = r10 & UINT_MAX;
	ve->instr_info = r10 >> 32;
	return ret;
}

int tdx_handle_virtualization_exception(struct pt_regs *regs,
		struct ve_info *ve)
{
	unsigned long val;
	int ret = 0;

	trace_tdx_virtualization_exception(regs->ip, ve->exit_reason,
			ve->exit_qual, ve->gpa, ve->instr_len, ve->instr_info);

	switch (ve->exit_reason) {
	case EXIT_REASON_HLT:
		tdx_halt();
		break;
	case EXIT_REASON_MSR_READ:
		val = tdx_read_msr_safe(regs->cx, (unsigned int *)&ret);
		if (!ret) {
			regs->ax = val & UINT_MAX;
			regs->dx = val >> 32;
		}
		break;
	case EXIT_REASON_MSR_WRITE:
		ret = tdx_write_msr_safe(regs->cx, regs->ax, regs->dx);
		break;
	case EXIT_REASON_CPUID:
		tdx_handle_cpuid(regs);
		break;
	case EXIT_REASON_IO_INSTRUCTION:
		tdx_handle_io(regs, ve->exit_qual);
		break;
	case EXIT_REASON_EPT_VIOLATION:
		ve->instr_len = tdx_handle_mmio(regs, ve);
		break;
	/*
	 * Per Guest-Host-Communication Interface (GHCI) for Intel Trust
	 * Domain Extensions (Intel TDX) specification, sec 2.4,
	 * some instructions that unconditionally cause #VE (such as WBINVD,
	 * MONITOR, MWAIT) do not have corresponding TDCALL
	 * [TDG.VP.VMCALL <Instruction>] leaves, since the TD has been designed
	 * with no deterministic way to confirm the result of those operations
	 * performed by the host VMM.  In those cases, the goal is for the TD
	 * #VE handler to increment the RIP appropriately based on the VE
	 * information provided via TDCALL.
	 */
	case EXIT_REASON_WBINVD:
		pr_warn_once("WBINVD #VE Exception\n");
	case EXIT_REASON_MWAIT_INSTRUCTION:
	case EXIT_REASON_MONITOR_INSTRUCTION:
		/* Handle as nops. */
		break;
	default:
		pr_warn("Unexpected #VE: %d\n", ve->exit_reason);
		return -EFAULT;
	}

	/* After successful #VE handling, move the IP */
	if (!ret)
		regs->ip += ve->instr_len;

	return ret;
}
