/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [19:0] celloutsig_0_10z;
  wire [10:0] celloutsig_0_11z;
  reg [2:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire [5:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [8:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [37:0] celloutsig_0_20z;
  wire celloutsig_0_29z;
  wire [7:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  reg [10:0] celloutsig_0_3z;
  wire [8:0] celloutsig_0_4z;
  wire [9:0] celloutsig_0_5z;
  wire [13:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [21:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [13:0] celloutsig_1_4z;
  wire [8:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [4:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_30z = celloutsig_0_20z[33] ? celloutsig_0_1z : celloutsig_0_9z;
  assign celloutsig_0_17z = ~celloutsig_0_4z[6];
  assign celloutsig_0_19z = ~celloutsig_0_11z[5];
  assign celloutsig_1_17z = celloutsig_1_11z[1] | ~(celloutsig_1_4z[2]);
  assign celloutsig_0_11z = { celloutsig_0_4z[8:1], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_9z } / { 1'h1, celloutsig_0_8z, celloutsig_0_4z };
  assign celloutsig_0_0z = in_data[69:66] == in_data[8:5];
  assign celloutsig_0_29z = celloutsig_0_2z == celloutsig_0_4z[8:1];
  assign celloutsig_1_0z = in_data[134:123] === in_data[188:177];
  assign celloutsig_1_9z = { celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_6z } && celloutsig_1_8z[4:1];
  assign celloutsig_0_13z = { celloutsig_0_5z[3:2], celloutsig_0_5z[9], celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z } && { celloutsig_0_6z[12:2], celloutsig_0_9z };
  assign celloutsig_0_8z = { celloutsig_0_3z[7], celloutsig_0_2z, celloutsig_0_4z } < { celloutsig_0_2z[4:1], celloutsig_0_6z };
  assign celloutsig_1_4z = in_data[148:135] * { in_data[121:115], 1'h1, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_18z = { celloutsig_1_11z[2], celloutsig_1_16z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_16z } * { celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_4z[2], celloutsig_1_13z, celloutsig_1_2z, celloutsig_1_17z, celloutsig_1_4z[2], celloutsig_1_4z, 1'h1 };
  assign celloutsig_0_6z = { in_data[7:5], celloutsig_0_5z[9:2], celloutsig_0_5z[9:8], celloutsig_0_0z } * { in_data[91:89], celloutsig_0_3z };
  assign celloutsig_0_16z = { celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_1z } * celloutsig_0_10z[11:6];
  assign celloutsig_0_2z = in_data[8] ? { in_data[6:0], celloutsig_0_1z } : { in_data[59:56], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_13z = & { celloutsig_1_8z[4:3], celloutsig_1_4z[2] };
  assign celloutsig_1_16z = & { celloutsig_1_10z, celloutsig_1_9z, in_data[165] };
  assign celloutsig_0_9z = & { celloutsig_0_6z[12:0], celloutsig_0_2z };
  assign celloutsig_1_3z = & { celloutsig_1_2z, celloutsig_1_0z, in_data[115:111] };
  assign celloutsig_1_6z = ^ { in_data[119:115], celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_10z = ^ { celloutsig_1_5z[8:2], celloutsig_1_4z };
  assign celloutsig_1_19z = ^ { celloutsig_1_4z[13:2], celloutsig_1_8z, celloutsig_1_0z };
  assign celloutsig_0_7z = ^ { celloutsig_0_5z[2], celloutsig_0_5z[9:8], celloutsig_0_0z };
  assign celloutsig_0_1z = ^ { in_data[22:15], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_2z = ^ { in_data[117:112], 1'h1 };
  assign celloutsig_1_5z = { in_data[173:166], celloutsig_1_3z } ~^ celloutsig_1_4z[9:1];
  assign celloutsig_1_8z = { celloutsig_1_5z[8:6], celloutsig_1_0z, celloutsig_1_2z } ~^ celloutsig_1_5z[5:1];
  assign celloutsig_0_20z = { in_data[40:19], celloutsig_0_16z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_17z, celloutsig_0_16z } ~^ { celloutsig_0_18z, celloutsig_0_16z, celloutsig_0_19z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_5z[9:2], celloutsig_0_5z[9:8] };
  assign celloutsig_1_11z = { celloutsig_1_4z[2:1], celloutsig_1_0z } ^ { celloutsig_1_8z[4:3], celloutsig_1_9z };
  assign celloutsig_0_4z = celloutsig_0_3z[9:1] ^ { in_data[21:18], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_10z = { in_data[27:18], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_8z } ^ { in_data[45:38], celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_14z = { celloutsig_0_8z, celloutsig_0_12z } ^ celloutsig_0_11z[8:5];
  assign celloutsig_0_18z = { celloutsig_0_5z[8:2], celloutsig_0_5z[9:8] } ^ { celloutsig_0_10z[15:8], celloutsig_0_8z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_3z = 11'h000;
    else if (!clkin_data[0]) celloutsig_0_3z = { in_data[75:73], celloutsig_0_2z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_12z = 3'h0;
    else if (!clkin_data[0]) celloutsig_0_12z = { celloutsig_0_6z[2], celloutsig_0_8z, celloutsig_0_7z };
  assign { celloutsig_0_5z[7:2], celloutsig_0_5z[9:8] } = ~ celloutsig_0_2z;
  assign celloutsig_0_5z[1:0] = celloutsig_0_5z[9:8];
  assign { out_data[149:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_29z, celloutsig_0_30z };
endmodule
