
incrediplotter.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000840c  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  08008518  08008518  00009518  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008584  08008584  0000a17c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08008584  08008584  0000a17c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08008584  08008584  0000a17c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008584  08008584  00009584  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008588  08008588  00009588  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000017c  20000000  0800858c  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001270  2000017c  08008708  0000a17c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200013ec  08008708  0000a3ec  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000a17c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001134a  00000000  00000000  0000a1a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003217  00000000  00000000  0001b4ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001020  00000000  00000000  0001e708  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c2a  00000000  00000000  0001f728  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a366  00000000  00000000  00020352  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001444b  00000000  00000000  0003a6b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008cdff  00000000  00000000  0004eb03  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000db902  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004128  00000000  00000000  000db948  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  000dfa70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000017c 	.word	0x2000017c
 8000128:	00000000 	.word	0x00000000
 800012c:	08008500 	.word	0x08008500

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000180 	.word	0x20000180
 8000148:	08008500 	.word	0x08008500

0800014c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b088      	sub	sp, #32
 8000150:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000152:	f107 0310 	add.w	r3, r7, #16
 8000156:	2200      	movs	r2, #0
 8000158:	601a      	str	r2, [r3, #0]
 800015a:	605a      	str	r2, [r3, #4]
 800015c:	609a      	str	r2, [r3, #8]
 800015e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000160:	4b2d      	ldr	r3, [pc, #180]	@ (8000218 <MX_GPIO_Init+0xcc>)
 8000162:	699b      	ldr	r3, [r3, #24]
 8000164:	4a2c      	ldr	r2, [pc, #176]	@ (8000218 <MX_GPIO_Init+0xcc>)
 8000166:	f043 0320 	orr.w	r3, r3, #32
 800016a:	6193      	str	r3, [r2, #24]
 800016c:	4b2a      	ldr	r3, [pc, #168]	@ (8000218 <MX_GPIO_Init+0xcc>)
 800016e:	699b      	ldr	r3, [r3, #24]
 8000170:	f003 0320 	and.w	r3, r3, #32
 8000174:	60fb      	str	r3, [r7, #12]
 8000176:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000178:	4b27      	ldr	r3, [pc, #156]	@ (8000218 <MX_GPIO_Init+0xcc>)
 800017a:	699b      	ldr	r3, [r3, #24]
 800017c:	4a26      	ldr	r2, [pc, #152]	@ (8000218 <MX_GPIO_Init+0xcc>)
 800017e:	f043 0304 	orr.w	r3, r3, #4
 8000182:	6193      	str	r3, [r2, #24]
 8000184:	4b24      	ldr	r3, [pc, #144]	@ (8000218 <MX_GPIO_Init+0xcc>)
 8000186:	699b      	ldr	r3, [r3, #24]
 8000188:	f003 0304 	and.w	r3, r3, #4
 800018c:	60bb      	str	r3, [r7, #8]
 800018e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000190:	4b21      	ldr	r3, [pc, #132]	@ (8000218 <MX_GPIO_Init+0xcc>)
 8000192:	699b      	ldr	r3, [r3, #24]
 8000194:	4a20      	ldr	r2, [pc, #128]	@ (8000218 <MX_GPIO_Init+0xcc>)
 8000196:	f043 0308 	orr.w	r3, r3, #8
 800019a:	6193      	str	r3, [r2, #24]
 800019c:	4b1e      	ldr	r3, [pc, #120]	@ (8000218 <MX_GPIO_Init+0xcc>)
 800019e:	699b      	ldr	r3, [r3, #24]
 80001a0:	f003 0308 	and.w	r3, r3, #8
 80001a4:	607b      	str	r3, [r7, #4]
 80001a6:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, X_STEP_Pin|X_DIR_Pin, GPIO_PIN_RESET);
 80001a8:	2200      	movs	r2, #0
 80001aa:	2106      	movs	r1, #6
 80001ac:	481b      	ldr	r0, [pc, #108]	@ (800021c <MX_GPIO_Init+0xd0>)
 80001ae:	f000 fd81 	bl	8000cb4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Y_DIR_Pin|Y_STEP_Pin|LED_Pin, GPIO_PIN_RESET);
 80001b2:	2200      	movs	r2, #0
 80001b4:	2107      	movs	r1, #7
 80001b6:	481a      	ldr	r0, [pc, #104]	@ (8000220 <MX_GPIO_Init+0xd4>)
 80001b8:	f000 fd7c 	bl	8000cb4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : X_STEP_Pin X_DIR_Pin */
  GPIO_InitStruct.Pin = X_STEP_Pin|X_DIR_Pin;
 80001bc:	2306      	movs	r3, #6
 80001be:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80001c0:	2301      	movs	r3, #1
 80001c2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80001c4:	2300      	movs	r3, #0
 80001c6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80001c8:	2302      	movs	r3, #2
 80001ca:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80001cc:	f107 0310 	add.w	r3, r7, #16
 80001d0:	4619      	mov	r1, r3
 80001d2:	4812      	ldr	r0, [pc, #72]	@ (800021c <MX_GPIO_Init+0xd0>)
 80001d4:	f000 fbea 	bl	80009ac <HAL_GPIO_Init>

  /*Configure GPIO pins : Y_DIR_Pin Y_STEP_Pin LED_Pin */
  GPIO_InitStruct.Pin = Y_DIR_Pin|Y_STEP_Pin|LED_Pin;
 80001d8:	2307      	movs	r3, #7
 80001da:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80001dc:	2301      	movs	r3, #1
 80001de:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80001e0:	2300      	movs	r3, #0
 80001e2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80001e4:	2302      	movs	r3, #2
 80001e6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80001e8:	f107 0310 	add.w	r3, r7, #16
 80001ec:	4619      	mov	r1, r3
 80001ee:	480c      	ldr	r0, [pc, #48]	@ (8000220 <MX_GPIO_Init+0xd4>)
 80001f0:	f000 fbdc 	bl	80009ac <HAL_GPIO_Init>

  /*Configure GPIO pins : Y_LIM_Pin X_LIM_Pin */
  GPIO_InitStruct.Pin = Y_LIM_Pin|X_LIM_Pin;
 80001f4:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 80001f8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80001fa:	2300      	movs	r3, #0
 80001fc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80001fe:	2300      	movs	r3, #0
 8000200:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000202:	f107 0310 	add.w	r3, r7, #16
 8000206:	4619      	mov	r1, r3
 8000208:	4805      	ldr	r0, [pc, #20]	@ (8000220 <MX_GPIO_Init+0xd4>)
 800020a:	f000 fbcf 	bl	80009ac <HAL_GPIO_Init>

}
 800020e:	bf00      	nop
 8000210:	3720      	adds	r7, #32
 8000212:	46bd      	mov	sp, r7
 8000214:	bd80      	pop	{r7, pc}
 8000216:	bf00      	nop
 8000218:	40021000 	.word	0x40021000
 800021c:	40010800 	.word	0x40010800
 8000220:	40010c00 	.word	0x40010c00

08000224 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000224:	b580      	push	{r7, lr}
 8000226:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000228:	f000 fa50 	bl	80006cc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800022c:	f000 f816 	bl	800025c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000230:	f7ff ff8c 	bl	800014c <MX_GPIO_Init>
  MX_USB_DEVICE_Init();
 8000234:	f007 fcc2 	bl	8007bbc <MX_USB_DEVICE_Init>
  MX_TIM1_Init();
 8000238:	f000 f8fe 	bl	8000438 <MX_TIM1_Init>
  MX_TIM4_Init();
 800023c:	f000 f94e 	bl	80004dc <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  if (HAL_TIM_Base_Start_IT(&htim1) != HAL_OK)
 8000240:	4805      	ldr	r0, [pc, #20]	@ (8000258 <main+0x34>)
 8000242:	f002 ffad 	bl	80031a0 <HAL_TIM_Base_Start_IT>
 8000246:	4603      	mov	r3, r0
 8000248:	2b00      	cmp	r3, #0
 800024a:	d002      	beq.n	8000252 <main+0x2e>
  {
	  Error_Handler();
 800024c:	f000 f876 	bl	800033c <Error_Handler>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000250:	bf00      	nop
 8000252:	bf00      	nop
 8000254:	e7fd      	b.n	8000252 <main+0x2e>
 8000256:	bf00      	nop
 8000258:	20000198 	.word	0x20000198

0800025c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800025c:	b580      	push	{r7, lr}
 800025e:	b094      	sub	sp, #80	@ 0x50
 8000260:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000262:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000266:	2228      	movs	r2, #40	@ 0x28
 8000268:	2100      	movs	r1, #0
 800026a:	4618      	mov	r0, r3
 800026c:	f008 f91c 	bl	80084a8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000270:	f107 0314 	add.w	r3, r7, #20
 8000274:	2200      	movs	r2, #0
 8000276:	601a      	str	r2, [r3, #0]
 8000278:	605a      	str	r2, [r3, #4]
 800027a:	609a      	str	r2, [r3, #8]
 800027c:	60da      	str	r2, [r3, #12]
 800027e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000280:	1d3b      	adds	r3, r7, #4
 8000282:	2200      	movs	r2, #0
 8000284:	601a      	str	r2, [r3, #0]
 8000286:	605a      	str	r2, [r3, #4]
 8000288:	609a      	str	r2, [r3, #8]
 800028a:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800028c:	2301      	movs	r3, #1
 800028e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000290:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000294:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000296:	2300      	movs	r3, #0
 8000298:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800029a:	2301      	movs	r3, #1
 800029c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800029e:	2302      	movs	r3, #2
 80002a0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80002a2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80002a6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80002a8:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80002ac:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002ae:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80002b2:	4618      	mov	r0, r3
 80002b4:	f002 fa90 	bl	80027d8 <HAL_RCC_OscConfig>
 80002b8:	4603      	mov	r3, r0
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d001      	beq.n	80002c2 <SystemClock_Config+0x66>
  {
    Error_Handler();
 80002be:	f000 f83d 	bl	800033c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002c2:	230f      	movs	r3, #15
 80002c4:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002c6:	2302      	movs	r3, #2
 80002c8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002ca:	2300      	movs	r3, #0
 80002cc:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80002ce:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80002d2:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002d4:	2300      	movs	r3, #0
 80002d6:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80002d8:	f107 0314 	add.w	r3, r7, #20
 80002dc:	2102      	movs	r1, #2
 80002de:	4618      	mov	r0, r3
 80002e0:	f002 fcfc 	bl	8002cdc <HAL_RCC_ClockConfig>
 80002e4:	4603      	mov	r3, r0
 80002e6:	2b00      	cmp	r3, #0
 80002e8:	d001      	beq.n	80002ee <SystemClock_Config+0x92>
  {
    Error_Handler();
 80002ea:	f000 f827 	bl	800033c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80002ee:	2310      	movs	r3, #16
 80002f0:	607b      	str	r3, [r7, #4]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 80002f2:	2300      	movs	r3, #0
 80002f4:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80002f6:	1d3b      	adds	r3, r7, #4
 80002f8:	4618      	mov	r0, r3
 80002fa:	f002 fe4b 	bl	8002f94 <HAL_RCCEx_PeriphCLKConfig>
 80002fe:	4603      	mov	r3, r0
 8000300:	2b00      	cmp	r3, #0
 8000302:	d001      	beq.n	8000308 <SystemClock_Config+0xac>
  {
    Error_Handler();
 8000304:	f000 f81a 	bl	800033c <Error_Handler>
  }
}
 8000308:	bf00      	nop
 800030a:	3750      	adds	r7, #80	@ 0x50
 800030c:	46bd      	mov	sp, r7
 800030e:	bd80      	pop	{r7, pc}

08000310 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000310:	b580      	push	{r7, lr}
 8000312:	b082      	sub	sp, #8
 8000314:	af00      	add	r7, sp, #0
 8000316:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM1)
 8000318:	687b      	ldr	r3, [r7, #4]
 800031a:	681b      	ldr	r3, [r3, #0]
 800031c:	4a05      	ldr	r2, [pc, #20]	@ (8000334 <HAL_TIM_PeriodElapsedCallback+0x24>)
 800031e:	4293      	cmp	r3, r2
 8000320:	d103      	bne.n	800032a <HAL_TIM_PeriodElapsedCallback+0x1a>
	{
		HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8000322:	2104      	movs	r1, #4
 8000324:	4804      	ldr	r0, [pc, #16]	@ (8000338 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8000326:	f000 fcdd 	bl	8000ce4 <HAL_GPIO_TogglePin>
	}
}
 800032a:	bf00      	nop
 800032c:	3708      	adds	r7, #8
 800032e:	46bd      	mov	sp, r7
 8000330:	bd80      	pop	{r7, pc}
 8000332:	bf00      	nop
 8000334:	40012c00 	.word	0x40012c00
 8000338:	40010c00 	.word	0x40010c00

0800033c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800033c:	b480      	push	{r7}
 800033e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000340:	b672      	cpsid	i
}
 8000342:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000344:	bf00      	nop
 8000346:	e7fd      	b.n	8000344 <Error_Handler+0x8>

08000348 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000348:	b480      	push	{r7}
 800034a:	b085      	sub	sp, #20
 800034c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800034e:	4b15      	ldr	r3, [pc, #84]	@ (80003a4 <HAL_MspInit+0x5c>)
 8000350:	699b      	ldr	r3, [r3, #24]
 8000352:	4a14      	ldr	r2, [pc, #80]	@ (80003a4 <HAL_MspInit+0x5c>)
 8000354:	f043 0301 	orr.w	r3, r3, #1
 8000358:	6193      	str	r3, [r2, #24]
 800035a:	4b12      	ldr	r3, [pc, #72]	@ (80003a4 <HAL_MspInit+0x5c>)
 800035c:	699b      	ldr	r3, [r3, #24]
 800035e:	f003 0301 	and.w	r3, r3, #1
 8000362:	60bb      	str	r3, [r7, #8]
 8000364:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000366:	4b0f      	ldr	r3, [pc, #60]	@ (80003a4 <HAL_MspInit+0x5c>)
 8000368:	69db      	ldr	r3, [r3, #28]
 800036a:	4a0e      	ldr	r2, [pc, #56]	@ (80003a4 <HAL_MspInit+0x5c>)
 800036c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000370:	61d3      	str	r3, [r2, #28]
 8000372:	4b0c      	ldr	r3, [pc, #48]	@ (80003a4 <HAL_MspInit+0x5c>)
 8000374:	69db      	ldr	r3, [r3, #28]
 8000376:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800037a:	607b      	str	r3, [r7, #4]
 800037c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800037e:	4b0a      	ldr	r3, [pc, #40]	@ (80003a8 <HAL_MspInit+0x60>)
 8000380:	685b      	ldr	r3, [r3, #4]
 8000382:	60fb      	str	r3, [r7, #12]
 8000384:	68fb      	ldr	r3, [r7, #12]
 8000386:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800038a:	60fb      	str	r3, [r7, #12]
 800038c:	68fb      	ldr	r3, [r7, #12]
 800038e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000392:	60fb      	str	r3, [r7, #12]
 8000394:	4a04      	ldr	r2, [pc, #16]	@ (80003a8 <HAL_MspInit+0x60>)
 8000396:	68fb      	ldr	r3, [r7, #12]
 8000398:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800039a:	bf00      	nop
 800039c:	3714      	adds	r7, #20
 800039e:	46bd      	mov	sp, r7
 80003a0:	bc80      	pop	{r7}
 80003a2:	4770      	bx	lr
 80003a4:	40021000 	.word	0x40021000
 80003a8:	40010000 	.word	0x40010000

080003ac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80003ac:	b480      	push	{r7}
 80003ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80003b0:	bf00      	nop
 80003b2:	e7fd      	b.n	80003b0 <NMI_Handler+0x4>

080003b4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80003b4:	b480      	push	{r7}
 80003b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80003b8:	bf00      	nop
 80003ba:	e7fd      	b.n	80003b8 <HardFault_Handler+0x4>

080003bc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80003bc:	b480      	push	{r7}
 80003be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80003c0:	bf00      	nop
 80003c2:	e7fd      	b.n	80003c0 <MemManage_Handler+0x4>

080003c4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80003c4:	b480      	push	{r7}
 80003c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80003c8:	bf00      	nop
 80003ca:	e7fd      	b.n	80003c8 <BusFault_Handler+0x4>

080003cc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80003cc:	b480      	push	{r7}
 80003ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80003d0:	bf00      	nop
 80003d2:	e7fd      	b.n	80003d0 <UsageFault_Handler+0x4>

080003d4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80003d4:	b480      	push	{r7}
 80003d6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80003d8:	bf00      	nop
 80003da:	46bd      	mov	sp, r7
 80003dc:	bc80      	pop	{r7}
 80003de:	4770      	bx	lr

080003e0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80003e0:	b480      	push	{r7}
 80003e2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80003e4:	bf00      	nop
 80003e6:	46bd      	mov	sp, r7
 80003e8:	bc80      	pop	{r7}
 80003ea:	4770      	bx	lr

080003ec <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80003ec:	b480      	push	{r7}
 80003ee:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80003f0:	bf00      	nop
 80003f2:	46bd      	mov	sp, r7
 80003f4:	bc80      	pop	{r7}
 80003f6:	4770      	bx	lr

080003f8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80003f8:	b580      	push	{r7, lr}
 80003fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80003fc:	f000 f9ac 	bl	8000758 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000400:	bf00      	nop
 8000402:	bd80      	pop	{r7, pc}

08000404 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8000404:	b580      	push	{r7, lr}
 8000406:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8000408:	4802      	ldr	r0, [pc, #8]	@ (8000414 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 800040a:	f000 fda0 	bl	8000f4e <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 800040e:	bf00      	nop
 8000410:	bd80      	pop	{r7, pc}
 8000412:	bf00      	nop
 8000414:	20000ef4 	.word	0x20000ef4

08000418 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8000418:	b580      	push	{r7, lr}
 800041a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800041c:	4802      	ldr	r0, [pc, #8]	@ (8000428 <TIM1_UP_IRQHandler+0x10>)
 800041e:	f002 ff60 	bl	80032e2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8000422:	bf00      	nop
 8000424:	bd80      	pop	{r7, pc}
 8000426:	bf00      	nop
 8000428:	20000198 	.word	0x20000198

0800042c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800042c:	b480      	push	{r7}
 800042e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000430:	bf00      	nop
 8000432:	46bd      	mov	sp, r7
 8000434:	bc80      	pop	{r7}
 8000436:	4770      	bx	lr

08000438 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8000438:	b580      	push	{r7, lr}
 800043a:	b086      	sub	sp, #24
 800043c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800043e:	f107 0308 	add.w	r3, r7, #8
 8000442:	2200      	movs	r2, #0
 8000444:	601a      	str	r2, [r3, #0]
 8000446:	605a      	str	r2, [r3, #4]
 8000448:	609a      	str	r2, [r3, #8]
 800044a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800044c:	463b      	mov	r3, r7
 800044e:	2200      	movs	r2, #0
 8000450:	601a      	str	r2, [r3, #0]
 8000452:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000454:	4b1f      	ldr	r3, [pc, #124]	@ (80004d4 <MX_TIM1_Init+0x9c>)
 8000456:	4a20      	ldr	r2, [pc, #128]	@ (80004d8 <MX_TIM1_Init+0xa0>)
 8000458:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 7199;
 800045a:	4b1e      	ldr	r3, [pc, #120]	@ (80004d4 <MX_TIM1_Init+0x9c>)
 800045c:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8000460:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000462:	4b1c      	ldr	r3, [pc, #112]	@ (80004d4 <MX_TIM1_Init+0x9c>)
 8000464:	2200      	movs	r2, #0
 8000466:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 8000468:	4b1a      	ldr	r3, [pc, #104]	@ (80004d4 <MX_TIM1_Init+0x9c>)
 800046a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800046e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000470:	4b18      	ldr	r3, [pc, #96]	@ (80004d4 <MX_TIM1_Init+0x9c>)
 8000472:	2200      	movs	r2, #0
 8000474:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000476:	4b17      	ldr	r3, [pc, #92]	@ (80004d4 <MX_TIM1_Init+0x9c>)
 8000478:	2200      	movs	r2, #0
 800047a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800047c:	4b15      	ldr	r3, [pc, #84]	@ (80004d4 <MX_TIM1_Init+0x9c>)
 800047e:	2280      	movs	r2, #128	@ 0x80
 8000480:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000482:	4814      	ldr	r0, [pc, #80]	@ (80004d4 <MX_TIM1_Init+0x9c>)
 8000484:	f002 fe3c 	bl	8003100 <HAL_TIM_Base_Init>
 8000488:	4603      	mov	r3, r0
 800048a:	2b00      	cmp	r3, #0
 800048c:	d001      	beq.n	8000492 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 800048e:	f7ff ff55 	bl	800033c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000492:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000496:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000498:	f107 0308 	add.w	r3, r7, #8
 800049c:	4619      	mov	r1, r3
 800049e:	480d      	ldr	r0, [pc, #52]	@ (80004d4 <MX_TIM1_Init+0x9c>)
 80004a0:	f003 f8d2 	bl	8003648 <HAL_TIM_ConfigClockSource>
 80004a4:	4603      	mov	r3, r0
 80004a6:	2b00      	cmp	r3, #0
 80004a8:	d001      	beq.n	80004ae <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 80004aa:	f7ff ff47 	bl	800033c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80004ae:	2300      	movs	r3, #0
 80004b0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80004b2:	2300      	movs	r3, #0
 80004b4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80004b6:	463b      	mov	r3, r7
 80004b8:	4619      	mov	r1, r3
 80004ba:	4806      	ldr	r0, [pc, #24]	@ (80004d4 <MX_TIM1_Init+0x9c>)
 80004bc:	f003 fc3c 	bl	8003d38 <HAL_TIMEx_MasterConfigSynchronization>
 80004c0:	4603      	mov	r3, r0
 80004c2:	2b00      	cmp	r3, #0
 80004c4:	d001      	beq.n	80004ca <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 80004c6:	f7ff ff39 	bl	800033c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80004ca:	bf00      	nop
 80004cc:	3718      	adds	r7, #24
 80004ce:	46bd      	mov	sp, r7
 80004d0:	bd80      	pop	{r7, pc}
 80004d2:	bf00      	nop
 80004d4:	20000198 	.word	0x20000198
 80004d8:	40012c00 	.word	0x40012c00

080004dc <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80004dc:	b580      	push	{r7, lr}
 80004de:	b08a      	sub	sp, #40	@ 0x28
 80004e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80004e2:	f107 0320 	add.w	r3, r7, #32
 80004e6:	2200      	movs	r2, #0
 80004e8:	601a      	str	r2, [r3, #0]
 80004ea:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80004ec:	1d3b      	adds	r3, r7, #4
 80004ee:	2200      	movs	r2, #0
 80004f0:	601a      	str	r2, [r3, #0]
 80004f2:	605a      	str	r2, [r3, #4]
 80004f4:	609a      	str	r2, [r3, #8]
 80004f6:	60da      	str	r2, [r3, #12]
 80004f8:	611a      	str	r2, [r3, #16]
 80004fa:	615a      	str	r2, [r3, #20]
 80004fc:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80004fe:	4b22      	ldr	r3, [pc, #136]	@ (8000588 <MX_TIM4_Init+0xac>)
 8000500:	4a22      	ldr	r2, [pc, #136]	@ (800058c <MX_TIM4_Init+0xb0>)
 8000502:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8000504:	4b20      	ldr	r3, [pc, #128]	@ (8000588 <MX_TIM4_Init+0xac>)
 8000506:	2200      	movs	r2, #0
 8000508:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800050a:	4b1f      	ldr	r3, [pc, #124]	@ (8000588 <MX_TIM4_Init+0xac>)
 800050c:	2200      	movs	r2, #0
 800050e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8000510:	4b1d      	ldr	r3, [pc, #116]	@ (8000588 <MX_TIM4_Init+0xac>)
 8000512:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000516:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000518:	4b1b      	ldr	r3, [pc, #108]	@ (8000588 <MX_TIM4_Init+0xac>)
 800051a:	2200      	movs	r2, #0
 800051c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800051e:	4b1a      	ldr	r3, [pc, #104]	@ (8000588 <MX_TIM4_Init+0xac>)
 8000520:	2200      	movs	r2, #0
 8000522:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8000524:	4818      	ldr	r0, [pc, #96]	@ (8000588 <MX_TIM4_Init+0xac>)
 8000526:	f002 fe8d 	bl	8003244 <HAL_TIM_PWM_Init>
 800052a:	4603      	mov	r3, r0
 800052c:	2b00      	cmp	r3, #0
 800052e:	d001      	beq.n	8000534 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 8000530:	f7ff ff04 	bl	800033c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000534:	2300      	movs	r3, #0
 8000536:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000538:	2300      	movs	r3, #0
 800053a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800053c:	f107 0320 	add.w	r3, r7, #32
 8000540:	4619      	mov	r1, r3
 8000542:	4811      	ldr	r0, [pc, #68]	@ (8000588 <MX_TIM4_Init+0xac>)
 8000544:	f003 fbf8 	bl	8003d38 <HAL_TIMEx_MasterConfigSynchronization>
 8000548:	4603      	mov	r3, r0
 800054a:	2b00      	cmp	r3, #0
 800054c:	d001      	beq.n	8000552 <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 800054e:	f7ff fef5 	bl	800033c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000552:	2360      	movs	r3, #96	@ 0x60
 8000554:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000556:	2300      	movs	r3, #0
 8000558:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800055a:	2300      	movs	r3, #0
 800055c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800055e:	2300      	movs	r3, #0
 8000560:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000562:	1d3b      	adds	r3, r7, #4
 8000564:	220c      	movs	r2, #12
 8000566:	4619      	mov	r1, r3
 8000568:	4807      	ldr	r0, [pc, #28]	@ (8000588 <MX_TIM4_Init+0xac>)
 800056a:	f002 ffab 	bl	80034c4 <HAL_TIM_PWM_ConfigChannel>
 800056e:	4603      	mov	r3, r0
 8000570:	2b00      	cmp	r3, #0
 8000572:	d001      	beq.n	8000578 <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 8000574:	f7ff fee2 	bl	800033c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8000578:	4803      	ldr	r0, [pc, #12]	@ (8000588 <MX_TIM4_Init+0xac>)
 800057a:	f000 f84d 	bl	8000618 <HAL_TIM_MspPostInit>

}
 800057e:	bf00      	nop
 8000580:	3728      	adds	r7, #40	@ 0x28
 8000582:	46bd      	mov	sp, r7
 8000584:	bd80      	pop	{r7, pc}
 8000586:	bf00      	nop
 8000588:	200001e0 	.word	0x200001e0
 800058c:	40000800 	.word	0x40000800

08000590 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	b084      	sub	sp, #16
 8000594:	af00      	add	r7, sp, #0
 8000596:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8000598:	687b      	ldr	r3, [r7, #4]
 800059a:	681b      	ldr	r3, [r3, #0]
 800059c:	4a0d      	ldr	r2, [pc, #52]	@ (80005d4 <HAL_TIM_Base_MspInit+0x44>)
 800059e:	4293      	cmp	r3, r2
 80005a0:	d113      	bne.n	80005ca <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80005a2:	4b0d      	ldr	r3, [pc, #52]	@ (80005d8 <HAL_TIM_Base_MspInit+0x48>)
 80005a4:	699b      	ldr	r3, [r3, #24]
 80005a6:	4a0c      	ldr	r2, [pc, #48]	@ (80005d8 <HAL_TIM_Base_MspInit+0x48>)
 80005a8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80005ac:	6193      	str	r3, [r2, #24]
 80005ae:	4b0a      	ldr	r3, [pc, #40]	@ (80005d8 <HAL_TIM_Base_MspInit+0x48>)
 80005b0:	699b      	ldr	r3, [r3, #24]
 80005b2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80005b6:	60fb      	str	r3, [r7, #12]
 80005b8:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 80005ba:	2200      	movs	r2, #0
 80005bc:	2100      	movs	r1, #0
 80005be:	2019      	movs	r0, #25
 80005c0:	f000 f9bd 	bl	800093e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 80005c4:	2019      	movs	r0, #25
 80005c6:	f000 f9d6 	bl	8000976 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 80005ca:	bf00      	nop
 80005cc:	3710      	adds	r7, #16
 80005ce:	46bd      	mov	sp, r7
 80005d0:	bd80      	pop	{r7, pc}
 80005d2:	bf00      	nop
 80005d4:	40012c00 	.word	0x40012c00
 80005d8:	40021000 	.word	0x40021000

080005dc <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 80005dc:	b480      	push	{r7}
 80005de:	b085      	sub	sp, #20
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM4)
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	681b      	ldr	r3, [r3, #0]
 80005e8:	4a09      	ldr	r2, [pc, #36]	@ (8000610 <HAL_TIM_PWM_MspInit+0x34>)
 80005ea:	4293      	cmp	r3, r2
 80005ec:	d10b      	bne.n	8000606 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 80005ee:	4b09      	ldr	r3, [pc, #36]	@ (8000614 <HAL_TIM_PWM_MspInit+0x38>)
 80005f0:	69db      	ldr	r3, [r3, #28]
 80005f2:	4a08      	ldr	r2, [pc, #32]	@ (8000614 <HAL_TIM_PWM_MspInit+0x38>)
 80005f4:	f043 0304 	orr.w	r3, r3, #4
 80005f8:	61d3      	str	r3, [r2, #28]
 80005fa:	4b06      	ldr	r3, [pc, #24]	@ (8000614 <HAL_TIM_PWM_MspInit+0x38>)
 80005fc:	69db      	ldr	r3, [r3, #28]
 80005fe:	f003 0304 	and.w	r3, r3, #4
 8000602:	60fb      	str	r3, [r7, #12]
 8000604:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8000606:	bf00      	nop
 8000608:	3714      	adds	r7, #20
 800060a:	46bd      	mov	sp, r7
 800060c:	bc80      	pop	{r7}
 800060e:	4770      	bx	lr
 8000610:	40000800 	.word	0x40000800
 8000614:	40021000 	.word	0x40021000

08000618 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8000618:	b580      	push	{r7, lr}
 800061a:	b088      	sub	sp, #32
 800061c:	af00      	add	r7, sp, #0
 800061e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000620:	f107 0310 	add.w	r3, r7, #16
 8000624:	2200      	movs	r2, #0
 8000626:	601a      	str	r2, [r3, #0]
 8000628:	605a      	str	r2, [r3, #4]
 800062a:	609a      	str	r2, [r3, #8]
 800062c:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM4)
 800062e:	687b      	ldr	r3, [r7, #4]
 8000630:	681b      	ldr	r3, [r3, #0]
 8000632:	4a10      	ldr	r2, [pc, #64]	@ (8000674 <HAL_TIM_MspPostInit+0x5c>)
 8000634:	4293      	cmp	r3, r2
 8000636:	d118      	bne.n	800066a <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000638:	4b0f      	ldr	r3, [pc, #60]	@ (8000678 <HAL_TIM_MspPostInit+0x60>)
 800063a:	699b      	ldr	r3, [r3, #24]
 800063c:	4a0e      	ldr	r2, [pc, #56]	@ (8000678 <HAL_TIM_MspPostInit+0x60>)
 800063e:	f043 0308 	orr.w	r3, r3, #8
 8000642:	6193      	str	r3, [r2, #24]
 8000644:	4b0c      	ldr	r3, [pc, #48]	@ (8000678 <HAL_TIM_MspPostInit+0x60>)
 8000646:	699b      	ldr	r3, [r3, #24]
 8000648:	f003 0308 	and.w	r3, r3, #8
 800064c:	60fb      	str	r3, [r7, #12]
 800064e:	68fb      	ldr	r3, [r7, #12]
    /**TIM4 GPIO Configuration
    PB9     ------> TIM4_CH4
    */
    GPIO_InitStruct.Pin = SERVO_Pin;
 8000650:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000654:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000656:	2302      	movs	r3, #2
 8000658:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800065a:	2302      	movs	r3, #2
 800065c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(SERVO_GPIO_Port, &GPIO_InitStruct);
 800065e:	f107 0310 	add.w	r3, r7, #16
 8000662:	4619      	mov	r1, r3
 8000664:	4805      	ldr	r0, [pc, #20]	@ (800067c <HAL_TIM_MspPostInit+0x64>)
 8000666:	f000 f9a1 	bl	80009ac <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 800066a:	bf00      	nop
 800066c:	3720      	adds	r7, #32
 800066e:	46bd      	mov	sp, r7
 8000670:	bd80      	pop	{r7, pc}
 8000672:	bf00      	nop
 8000674:	40000800 	.word	0x40000800
 8000678:	40021000 	.word	0x40021000
 800067c:	40010c00 	.word	0x40010c00

08000680 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000680:	f7ff fed4 	bl	800042c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000684:	480b      	ldr	r0, [pc, #44]	@ (80006b4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000686:	490c      	ldr	r1, [pc, #48]	@ (80006b8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000688:	4a0c      	ldr	r2, [pc, #48]	@ (80006bc <LoopFillZerobss+0x16>)
  movs r3, #0
 800068a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800068c:	e002      	b.n	8000694 <LoopCopyDataInit>

0800068e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800068e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000690:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000692:	3304      	adds	r3, #4

08000694 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000694:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000696:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000698:	d3f9      	bcc.n	800068e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800069a:	4a09      	ldr	r2, [pc, #36]	@ (80006c0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800069c:	4c09      	ldr	r4, [pc, #36]	@ (80006c4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800069e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80006a0:	e001      	b.n	80006a6 <LoopFillZerobss>

080006a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80006a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80006a4:	3204      	adds	r2, #4

080006a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80006a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80006a8:	d3fb      	bcc.n	80006a2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80006aa:	f007 ff05 	bl	80084b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80006ae:	f7ff fdb9 	bl	8000224 <main>
  bx lr
 80006b2:	4770      	bx	lr
  ldr r0, =_sdata
 80006b4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80006b8:	2000017c 	.word	0x2000017c
  ldr r2, =_sidata
 80006bc:	0800858c 	.word	0x0800858c
  ldr r2, =_sbss
 80006c0:	2000017c 	.word	0x2000017c
  ldr r4, =_ebss
 80006c4:	200013ec 	.word	0x200013ec

080006c8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80006c8:	e7fe      	b.n	80006c8 <ADC1_2_IRQHandler>
	...

080006cc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80006d0:	4b08      	ldr	r3, [pc, #32]	@ (80006f4 <HAL_Init+0x28>)
 80006d2:	681b      	ldr	r3, [r3, #0]
 80006d4:	4a07      	ldr	r2, [pc, #28]	@ (80006f4 <HAL_Init+0x28>)
 80006d6:	f043 0310 	orr.w	r3, r3, #16
 80006da:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80006dc:	2003      	movs	r0, #3
 80006de:	f000 f923 	bl	8000928 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80006e2:	200f      	movs	r0, #15
 80006e4:	f000 f808 	bl	80006f8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80006e8:	f7ff fe2e 	bl	8000348 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80006ec:	2300      	movs	r3, #0
}
 80006ee:	4618      	mov	r0, r3
 80006f0:	bd80      	pop	{r7, pc}
 80006f2:	bf00      	nop
 80006f4:	40022000 	.word	0x40022000

080006f8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80006f8:	b580      	push	{r7, lr}
 80006fa:	b082      	sub	sp, #8
 80006fc:	af00      	add	r7, sp, #0
 80006fe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000700:	4b12      	ldr	r3, [pc, #72]	@ (800074c <HAL_InitTick+0x54>)
 8000702:	681a      	ldr	r2, [r3, #0]
 8000704:	4b12      	ldr	r3, [pc, #72]	@ (8000750 <HAL_InitTick+0x58>)
 8000706:	781b      	ldrb	r3, [r3, #0]
 8000708:	4619      	mov	r1, r3
 800070a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800070e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000712:	fbb2 f3f3 	udiv	r3, r2, r3
 8000716:	4618      	mov	r0, r3
 8000718:	f000 f93b 	bl	8000992 <HAL_SYSTICK_Config>
 800071c:	4603      	mov	r3, r0
 800071e:	2b00      	cmp	r3, #0
 8000720:	d001      	beq.n	8000726 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000722:	2301      	movs	r3, #1
 8000724:	e00e      	b.n	8000744 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000726:	687b      	ldr	r3, [r7, #4]
 8000728:	2b0f      	cmp	r3, #15
 800072a:	d80a      	bhi.n	8000742 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800072c:	2200      	movs	r2, #0
 800072e:	6879      	ldr	r1, [r7, #4]
 8000730:	f04f 30ff 	mov.w	r0, #4294967295
 8000734:	f000 f903 	bl	800093e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000738:	4a06      	ldr	r2, [pc, #24]	@ (8000754 <HAL_InitTick+0x5c>)
 800073a:	687b      	ldr	r3, [r7, #4]
 800073c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800073e:	2300      	movs	r3, #0
 8000740:	e000      	b.n	8000744 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000742:	2301      	movs	r3, #1
}
 8000744:	4618      	mov	r0, r3
 8000746:	3708      	adds	r7, #8
 8000748:	46bd      	mov	sp, r7
 800074a:	bd80      	pop	{r7, pc}
 800074c:	20000000 	.word	0x20000000
 8000750:	20000008 	.word	0x20000008
 8000754:	20000004 	.word	0x20000004

08000758 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000758:	b480      	push	{r7}
 800075a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800075c:	4b05      	ldr	r3, [pc, #20]	@ (8000774 <HAL_IncTick+0x1c>)
 800075e:	781b      	ldrb	r3, [r3, #0]
 8000760:	461a      	mov	r2, r3
 8000762:	4b05      	ldr	r3, [pc, #20]	@ (8000778 <HAL_IncTick+0x20>)
 8000764:	681b      	ldr	r3, [r3, #0]
 8000766:	4413      	add	r3, r2
 8000768:	4a03      	ldr	r2, [pc, #12]	@ (8000778 <HAL_IncTick+0x20>)
 800076a:	6013      	str	r3, [r2, #0]
}
 800076c:	bf00      	nop
 800076e:	46bd      	mov	sp, r7
 8000770:	bc80      	pop	{r7}
 8000772:	4770      	bx	lr
 8000774:	20000008 	.word	0x20000008
 8000778:	20000228 	.word	0x20000228

0800077c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800077c:	b480      	push	{r7}
 800077e:	af00      	add	r7, sp, #0
  return uwTick;
 8000780:	4b02      	ldr	r3, [pc, #8]	@ (800078c <HAL_GetTick+0x10>)
 8000782:	681b      	ldr	r3, [r3, #0]
}
 8000784:	4618      	mov	r0, r3
 8000786:	46bd      	mov	sp, r7
 8000788:	bc80      	pop	{r7}
 800078a:	4770      	bx	lr
 800078c:	20000228 	.word	0x20000228

08000790 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000790:	b480      	push	{r7}
 8000792:	b085      	sub	sp, #20
 8000794:	af00      	add	r7, sp, #0
 8000796:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	f003 0307 	and.w	r3, r3, #7
 800079e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80007a0:	4b0c      	ldr	r3, [pc, #48]	@ (80007d4 <__NVIC_SetPriorityGrouping+0x44>)
 80007a2:	68db      	ldr	r3, [r3, #12]
 80007a4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80007a6:	68ba      	ldr	r2, [r7, #8]
 80007a8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80007ac:	4013      	ands	r3, r2
 80007ae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80007b0:	68fb      	ldr	r3, [r7, #12]
 80007b2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80007b4:	68bb      	ldr	r3, [r7, #8]
 80007b6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80007b8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80007bc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80007c0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80007c2:	4a04      	ldr	r2, [pc, #16]	@ (80007d4 <__NVIC_SetPriorityGrouping+0x44>)
 80007c4:	68bb      	ldr	r3, [r7, #8]
 80007c6:	60d3      	str	r3, [r2, #12]
}
 80007c8:	bf00      	nop
 80007ca:	3714      	adds	r7, #20
 80007cc:	46bd      	mov	sp, r7
 80007ce:	bc80      	pop	{r7}
 80007d0:	4770      	bx	lr
 80007d2:	bf00      	nop
 80007d4:	e000ed00 	.word	0xe000ed00

080007d8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80007d8:	b480      	push	{r7}
 80007da:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80007dc:	4b04      	ldr	r3, [pc, #16]	@ (80007f0 <__NVIC_GetPriorityGrouping+0x18>)
 80007de:	68db      	ldr	r3, [r3, #12]
 80007e0:	0a1b      	lsrs	r3, r3, #8
 80007e2:	f003 0307 	and.w	r3, r3, #7
}
 80007e6:	4618      	mov	r0, r3
 80007e8:	46bd      	mov	sp, r7
 80007ea:	bc80      	pop	{r7}
 80007ec:	4770      	bx	lr
 80007ee:	bf00      	nop
 80007f0:	e000ed00 	.word	0xe000ed00

080007f4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80007f4:	b480      	push	{r7}
 80007f6:	b083      	sub	sp, #12
 80007f8:	af00      	add	r7, sp, #0
 80007fa:	4603      	mov	r3, r0
 80007fc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80007fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000802:	2b00      	cmp	r3, #0
 8000804:	db0b      	blt.n	800081e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000806:	79fb      	ldrb	r3, [r7, #7]
 8000808:	f003 021f 	and.w	r2, r3, #31
 800080c:	4906      	ldr	r1, [pc, #24]	@ (8000828 <__NVIC_EnableIRQ+0x34>)
 800080e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000812:	095b      	lsrs	r3, r3, #5
 8000814:	2001      	movs	r0, #1
 8000816:	fa00 f202 	lsl.w	r2, r0, r2
 800081a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800081e:	bf00      	nop
 8000820:	370c      	adds	r7, #12
 8000822:	46bd      	mov	sp, r7
 8000824:	bc80      	pop	{r7}
 8000826:	4770      	bx	lr
 8000828:	e000e100 	.word	0xe000e100

0800082c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800082c:	b480      	push	{r7}
 800082e:	b083      	sub	sp, #12
 8000830:	af00      	add	r7, sp, #0
 8000832:	4603      	mov	r3, r0
 8000834:	6039      	str	r1, [r7, #0]
 8000836:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000838:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800083c:	2b00      	cmp	r3, #0
 800083e:	db0a      	blt.n	8000856 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000840:	683b      	ldr	r3, [r7, #0]
 8000842:	b2da      	uxtb	r2, r3
 8000844:	490c      	ldr	r1, [pc, #48]	@ (8000878 <__NVIC_SetPriority+0x4c>)
 8000846:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800084a:	0112      	lsls	r2, r2, #4
 800084c:	b2d2      	uxtb	r2, r2
 800084e:	440b      	add	r3, r1
 8000850:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000854:	e00a      	b.n	800086c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000856:	683b      	ldr	r3, [r7, #0]
 8000858:	b2da      	uxtb	r2, r3
 800085a:	4908      	ldr	r1, [pc, #32]	@ (800087c <__NVIC_SetPriority+0x50>)
 800085c:	79fb      	ldrb	r3, [r7, #7]
 800085e:	f003 030f 	and.w	r3, r3, #15
 8000862:	3b04      	subs	r3, #4
 8000864:	0112      	lsls	r2, r2, #4
 8000866:	b2d2      	uxtb	r2, r2
 8000868:	440b      	add	r3, r1
 800086a:	761a      	strb	r2, [r3, #24]
}
 800086c:	bf00      	nop
 800086e:	370c      	adds	r7, #12
 8000870:	46bd      	mov	sp, r7
 8000872:	bc80      	pop	{r7}
 8000874:	4770      	bx	lr
 8000876:	bf00      	nop
 8000878:	e000e100 	.word	0xe000e100
 800087c:	e000ed00 	.word	0xe000ed00

08000880 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000880:	b480      	push	{r7}
 8000882:	b089      	sub	sp, #36	@ 0x24
 8000884:	af00      	add	r7, sp, #0
 8000886:	60f8      	str	r0, [r7, #12]
 8000888:	60b9      	str	r1, [r7, #8]
 800088a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800088c:	68fb      	ldr	r3, [r7, #12]
 800088e:	f003 0307 	and.w	r3, r3, #7
 8000892:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000894:	69fb      	ldr	r3, [r7, #28]
 8000896:	f1c3 0307 	rsb	r3, r3, #7
 800089a:	2b04      	cmp	r3, #4
 800089c:	bf28      	it	cs
 800089e:	2304      	movcs	r3, #4
 80008a0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80008a2:	69fb      	ldr	r3, [r7, #28]
 80008a4:	3304      	adds	r3, #4
 80008a6:	2b06      	cmp	r3, #6
 80008a8:	d902      	bls.n	80008b0 <NVIC_EncodePriority+0x30>
 80008aa:	69fb      	ldr	r3, [r7, #28]
 80008ac:	3b03      	subs	r3, #3
 80008ae:	e000      	b.n	80008b2 <NVIC_EncodePriority+0x32>
 80008b0:	2300      	movs	r3, #0
 80008b2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008b4:	f04f 32ff 	mov.w	r2, #4294967295
 80008b8:	69bb      	ldr	r3, [r7, #24]
 80008ba:	fa02 f303 	lsl.w	r3, r2, r3
 80008be:	43da      	mvns	r2, r3
 80008c0:	68bb      	ldr	r3, [r7, #8]
 80008c2:	401a      	ands	r2, r3
 80008c4:	697b      	ldr	r3, [r7, #20]
 80008c6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80008c8:	f04f 31ff 	mov.w	r1, #4294967295
 80008cc:	697b      	ldr	r3, [r7, #20]
 80008ce:	fa01 f303 	lsl.w	r3, r1, r3
 80008d2:	43d9      	mvns	r1, r3
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008d8:	4313      	orrs	r3, r2
         );
}
 80008da:	4618      	mov	r0, r3
 80008dc:	3724      	adds	r7, #36	@ 0x24
 80008de:	46bd      	mov	sp, r7
 80008e0:	bc80      	pop	{r7}
 80008e2:	4770      	bx	lr

080008e4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	b082      	sub	sp, #8
 80008e8:	af00      	add	r7, sp, #0
 80008ea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	3b01      	subs	r3, #1
 80008f0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80008f4:	d301      	bcc.n	80008fa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80008f6:	2301      	movs	r3, #1
 80008f8:	e00f      	b.n	800091a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80008fa:	4a0a      	ldr	r2, [pc, #40]	@ (8000924 <SysTick_Config+0x40>)
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	3b01      	subs	r3, #1
 8000900:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000902:	210f      	movs	r1, #15
 8000904:	f04f 30ff 	mov.w	r0, #4294967295
 8000908:	f7ff ff90 	bl	800082c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800090c:	4b05      	ldr	r3, [pc, #20]	@ (8000924 <SysTick_Config+0x40>)
 800090e:	2200      	movs	r2, #0
 8000910:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000912:	4b04      	ldr	r3, [pc, #16]	@ (8000924 <SysTick_Config+0x40>)
 8000914:	2207      	movs	r2, #7
 8000916:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000918:	2300      	movs	r3, #0
}
 800091a:	4618      	mov	r0, r3
 800091c:	3708      	adds	r7, #8
 800091e:	46bd      	mov	sp, r7
 8000920:	bd80      	pop	{r7, pc}
 8000922:	bf00      	nop
 8000924:	e000e010 	.word	0xe000e010

08000928 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000928:	b580      	push	{r7, lr}
 800092a:	b082      	sub	sp, #8
 800092c:	af00      	add	r7, sp, #0
 800092e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000930:	6878      	ldr	r0, [r7, #4]
 8000932:	f7ff ff2d 	bl	8000790 <__NVIC_SetPriorityGrouping>
}
 8000936:	bf00      	nop
 8000938:	3708      	adds	r7, #8
 800093a:	46bd      	mov	sp, r7
 800093c:	bd80      	pop	{r7, pc}

0800093e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800093e:	b580      	push	{r7, lr}
 8000940:	b086      	sub	sp, #24
 8000942:	af00      	add	r7, sp, #0
 8000944:	4603      	mov	r3, r0
 8000946:	60b9      	str	r1, [r7, #8]
 8000948:	607a      	str	r2, [r7, #4]
 800094a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800094c:	2300      	movs	r3, #0
 800094e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000950:	f7ff ff42 	bl	80007d8 <__NVIC_GetPriorityGrouping>
 8000954:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000956:	687a      	ldr	r2, [r7, #4]
 8000958:	68b9      	ldr	r1, [r7, #8]
 800095a:	6978      	ldr	r0, [r7, #20]
 800095c:	f7ff ff90 	bl	8000880 <NVIC_EncodePriority>
 8000960:	4602      	mov	r2, r0
 8000962:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000966:	4611      	mov	r1, r2
 8000968:	4618      	mov	r0, r3
 800096a:	f7ff ff5f 	bl	800082c <__NVIC_SetPriority>
}
 800096e:	bf00      	nop
 8000970:	3718      	adds	r7, #24
 8000972:	46bd      	mov	sp, r7
 8000974:	bd80      	pop	{r7, pc}

08000976 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000976:	b580      	push	{r7, lr}
 8000978:	b082      	sub	sp, #8
 800097a:	af00      	add	r7, sp, #0
 800097c:	4603      	mov	r3, r0
 800097e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000980:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000984:	4618      	mov	r0, r3
 8000986:	f7ff ff35 	bl	80007f4 <__NVIC_EnableIRQ>
}
 800098a:	bf00      	nop
 800098c:	3708      	adds	r7, #8
 800098e:	46bd      	mov	sp, r7
 8000990:	bd80      	pop	{r7, pc}

08000992 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000992:	b580      	push	{r7, lr}
 8000994:	b082      	sub	sp, #8
 8000996:	af00      	add	r7, sp, #0
 8000998:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800099a:	6878      	ldr	r0, [r7, #4]
 800099c:	f7ff ffa2 	bl	80008e4 <SysTick_Config>
 80009a0:	4603      	mov	r3, r0
}
 80009a2:	4618      	mov	r0, r3
 80009a4:	3708      	adds	r7, #8
 80009a6:	46bd      	mov	sp, r7
 80009a8:	bd80      	pop	{r7, pc}
	...

080009ac <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80009ac:	b480      	push	{r7}
 80009ae:	b08b      	sub	sp, #44	@ 0x2c
 80009b0:	af00      	add	r7, sp, #0
 80009b2:	6078      	str	r0, [r7, #4]
 80009b4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80009b6:	2300      	movs	r3, #0
 80009b8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80009ba:	2300      	movs	r3, #0
 80009bc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80009be:	e169      	b.n	8000c94 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80009c0:	2201      	movs	r2, #1
 80009c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80009c4:	fa02 f303 	lsl.w	r3, r2, r3
 80009c8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80009ca:	683b      	ldr	r3, [r7, #0]
 80009cc:	681b      	ldr	r3, [r3, #0]
 80009ce:	69fa      	ldr	r2, [r7, #28]
 80009d0:	4013      	ands	r3, r2
 80009d2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80009d4:	69ba      	ldr	r2, [r7, #24]
 80009d6:	69fb      	ldr	r3, [r7, #28]
 80009d8:	429a      	cmp	r2, r3
 80009da:	f040 8158 	bne.w	8000c8e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80009de:	683b      	ldr	r3, [r7, #0]
 80009e0:	685b      	ldr	r3, [r3, #4]
 80009e2:	4a9a      	ldr	r2, [pc, #616]	@ (8000c4c <HAL_GPIO_Init+0x2a0>)
 80009e4:	4293      	cmp	r3, r2
 80009e6:	d05e      	beq.n	8000aa6 <HAL_GPIO_Init+0xfa>
 80009e8:	4a98      	ldr	r2, [pc, #608]	@ (8000c4c <HAL_GPIO_Init+0x2a0>)
 80009ea:	4293      	cmp	r3, r2
 80009ec:	d875      	bhi.n	8000ada <HAL_GPIO_Init+0x12e>
 80009ee:	4a98      	ldr	r2, [pc, #608]	@ (8000c50 <HAL_GPIO_Init+0x2a4>)
 80009f0:	4293      	cmp	r3, r2
 80009f2:	d058      	beq.n	8000aa6 <HAL_GPIO_Init+0xfa>
 80009f4:	4a96      	ldr	r2, [pc, #600]	@ (8000c50 <HAL_GPIO_Init+0x2a4>)
 80009f6:	4293      	cmp	r3, r2
 80009f8:	d86f      	bhi.n	8000ada <HAL_GPIO_Init+0x12e>
 80009fa:	4a96      	ldr	r2, [pc, #600]	@ (8000c54 <HAL_GPIO_Init+0x2a8>)
 80009fc:	4293      	cmp	r3, r2
 80009fe:	d052      	beq.n	8000aa6 <HAL_GPIO_Init+0xfa>
 8000a00:	4a94      	ldr	r2, [pc, #592]	@ (8000c54 <HAL_GPIO_Init+0x2a8>)
 8000a02:	4293      	cmp	r3, r2
 8000a04:	d869      	bhi.n	8000ada <HAL_GPIO_Init+0x12e>
 8000a06:	4a94      	ldr	r2, [pc, #592]	@ (8000c58 <HAL_GPIO_Init+0x2ac>)
 8000a08:	4293      	cmp	r3, r2
 8000a0a:	d04c      	beq.n	8000aa6 <HAL_GPIO_Init+0xfa>
 8000a0c:	4a92      	ldr	r2, [pc, #584]	@ (8000c58 <HAL_GPIO_Init+0x2ac>)
 8000a0e:	4293      	cmp	r3, r2
 8000a10:	d863      	bhi.n	8000ada <HAL_GPIO_Init+0x12e>
 8000a12:	4a92      	ldr	r2, [pc, #584]	@ (8000c5c <HAL_GPIO_Init+0x2b0>)
 8000a14:	4293      	cmp	r3, r2
 8000a16:	d046      	beq.n	8000aa6 <HAL_GPIO_Init+0xfa>
 8000a18:	4a90      	ldr	r2, [pc, #576]	@ (8000c5c <HAL_GPIO_Init+0x2b0>)
 8000a1a:	4293      	cmp	r3, r2
 8000a1c:	d85d      	bhi.n	8000ada <HAL_GPIO_Init+0x12e>
 8000a1e:	2b12      	cmp	r3, #18
 8000a20:	d82a      	bhi.n	8000a78 <HAL_GPIO_Init+0xcc>
 8000a22:	2b12      	cmp	r3, #18
 8000a24:	d859      	bhi.n	8000ada <HAL_GPIO_Init+0x12e>
 8000a26:	a201      	add	r2, pc, #4	@ (adr r2, 8000a2c <HAL_GPIO_Init+0x80>)
 8000a28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a2c:	08000aa7 	.word	0x08000aa7
 8000a30:	08000a81 	.word	0x08000a81
 8000a34:	08000a93 	.word	0x08000a93
 8000a38:	08000ad5 	.word	0x08000ad5
 8000a3c:	08000adb 	.word	0x08000adb
 8000a40:	08000adb 	.word	0x08000adb
 8000a44:	08000adb 	.word	0x08000adb
 8000a48:	08000adb 	.word	0x08000adb
 8000a4c:	08000adb 	.word	0x08000adb
 8000a50:	08000adb 	.word	0x08000adb
 8000a54:	08000adb 	.word	0x08000adb
 8000a58:	08000adb 	.word	0x08000adb
 8000a5c:	08000adb 	.word	0x08000adb
 8000a60:	08000adb 	.word	0x08000adb
 8000a64:	08000adb 	.word	0x08000adb
 8000a68:	08000adb 	.word	0x08000adb
 8000a6c:	08000adb 	.word	0x08000adb
 8000a70:	08000a89 	.word	0x08000a89
 8000a74:	08000a9d 	.word	0x08000a9d
 8000a78:	4a79      	ldr	r2, [pc, #484]	@ (8000c60 <HAL_GPIO_Init+0x2b4>)
 8000a7a:	4293      	cmp	r3, r2
 8000a7c:	d013      	beq.n	8000aa6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000a7e:	e02c      	b.n	8000ada <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000a80:	683b      	ldr	r3, [r7, #0]
 8000a82:	68db      	ldr	r3, [r3, #12]
 8000a84:	623b      	str	r3, [r7, #32]
          break;
 8000a86:	e029      	b.n	8000adc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000a88:	683b      	ldr	r3, [r7, #0]
 8000a8a:	68db      	ldr	r3, [r3, #12]
 8000a8c:	3304      	adds	r3, #4
 8000a8e:	623b      	str	r3, [r7, #32]
          break;
 8000a90:	e024      	b.n	8000adc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000a92:	683b      	ldr	r3, [r7, #0]
 8000a94:	68db      	ldr	r3, [r3, #12]
 8000a96:	3308      	adds	r3, #8
 8000a98:	623b      	str	r3, [r7, #32]
          break;
 8000a9a:	e01f      	b.n	8000adc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000a9c:	683b      	ldr	r3, [r7, #0]
 8000a9e:	68db      	ldr	r3, [r3, #12]
 8000aa0:	330c      	adds	r3, #12
 8000aa2:	623b      	str	r3, [r7, #32]
          break;
 8000aa4:	e01a      	b.n	8000adc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000aa6:	683b      	ldr	r3, [r7, #0]
 8000aa8:	689b      	ldr	r3, [r3, #8]
 8000aaa:	2b00      	cmp	r3, #0
 8000aac:	d102      	bne.n	8000ab4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000aae:	2304      	movs	r3, #4
 8000ab0:	623b      	str	r3, [r7, #32]
          break;
 8000ab2:	e013      	b.n	8000adc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000ab4:	683b      	ldr	r3, [r7, #0]
 8000ab6:	689b      	ldr	r3, [r3, #8]
 8000ab8:	2b01      	cmp	r3, #1
 8000aba:	d105      	bne.n	8000ac8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000abc:	2308      	movs	r3, #8
 8000abe:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	69fa      	ldr	r2, [r7, #28]
 8000ac4:	611a      	str	r2, [r3, #16]
          break;
 8000ac6:	e009      	b.n	8000adc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000ac8:	2308      	movs	r3, #8
 8000aca:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	69fa      	ldr	r2, [r7, #28]
 8000ad0:	615a      	str	r2, [r3, #20]
          break;
 8000ad2:	e003      	b.n	8000adc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000ad4:	2300      	movs	r3, #0
 8000ad6:	623b      	str	r3, [r7, #32]
          break;
 8000ad8:	e000      	b.n	8000adc <HAL_GPIO_Init+0x130>
          break;
 8000ada:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000adc:	69bb      	ldr	r3, [r7, #24]
 8000ade:	2bff      	cmp	r3, #255	@ 0xff
 8000ae0:	d801      	bhi.n	8000ae6 <HAL_GPIO_Init+0x13a>
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	e001      	b.n	8000aea <HAL_GPIO_Init+0x13e>
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	3304      	adds	r3, #4
 8000aea:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000aec:	69bb      	ldr	r3, [r7, #24]
 8000aee:	2bff      	cmp	r3, #255	@ 0xff
 8000af0:	d802      	bhi.n	8000af8 <HAL_GPIO_Init+0x14c>
 8000af2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000af4:	009b      	lsls	r3, r3, #2
 8000af6:	e002      	b.n	8000afe <HAL_GPIO_Init+0x152>
 8000af8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000afa:	3b08      	subs	r3, #8
 8000afc:	009b      	lsls	r3, r3, #2
 8000afe:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000b00:	697b      	ldr	r3, [r7, #20]
 8000b02:	681a      	ldr	r2, [r3, #0]
 8000b04:	210f      	movs	r1, #15
 8000b06:	693b      	ldr	r3, [r7, #16]
 8000b08:	fa01 f303 	lsl.w	r3, r1, r3
 8000b0c:	43db      	mvns	r3, r3
 8000b0e:	401a      	ands	r2, r3
 8000b10:	6a39      	ldr	r1, [r7, #32]
 8000b12:	693b      	ldr	r3, [r7, #16]
 8000b14:	fa01 f303 	lsl.w	r3, r1, r3
 8000b18:	431a      	orrs	r2, r3
 8000b1a:	697b      	ldr	r3, [r7, #20]
 8000b1c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000b1e:	683b      	ldr	r3, [r7, #0]
 8000b20:	685b      	ldr	r3, [r3, #4]
 8000b22:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	f000 80b1 	beq.w	8000c8e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000b2c:	4b4d      	ldr	r3, [pc, #308]	@ (8000c64 <HAL_GPIO_Init+0x2b8>)
 8000b2e:	699b      	ldr	r3, [r3, #24]
 8000b30:	4a4c      	ldr	r2, [pc, #304]	@ (8000c64 <HAL_GPIO_Init+0x2b8>)
 8000b32:	f043 0301 	orr.w	r3, r3, #1
 8000b36:	6193      	str	r3, [r2, #24]
 8000b38:	4b4a      	ldr	r3, [pc, #296]	@ (8000c64 <HAL_GPIO_Init+0x2b8>)
 8000b3a:	699b      	ldr	r3, [r3, #24]
 8000b3c:	f003 0301 	and.w	r3, r3, #1
 8000b40:	60bb      	str	r3, [r7, #8]
 8000b42:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000b44:	4a48      	ldr	r2, [pc, #288]	@ (8000c68 <HAL_GPIO_Init+0x2bc>)
 8000b46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b48:	089b      	lsrs	r3, r3, #2
 8000b4a:	3302      	adds	r3, #2
 8000b4c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b50:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000b52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b54:	f003 0303 	and.w	r3, r3, #3
 8000b58:	009b      	lsls	r3, r3, #2
 8000b5a:	220f      	movs	r2, #15
 8000b5c:	fa02 f303 	lsl.w	r3, r2, r3
 8000b60:	43db      	mvns	r3, r3
 8000b62:	68fa      	ldr	r2, [r7, #12]
 8000b64:	4013      	ands	r3, r2
 8000b66:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	4a40      	ldr	r2, [pc, #256]	@ (8000c6c <HAL_GPIO_Init+0x2c0>)
 8000b6c:	4293      	cmp	r3, r2
 8000b6e:	d013      	beq.n	8000b98 <HAL_GPIO_Init+0x1ec>
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	4a3f      	ldr	r2, [pc, #252]	@ (8000c70 <HAL_GPIO_Init+0x2c4>)
 8000b74:	4293      	cmp	r3, r2
 8000b76:	d00d      	beq.n	8000b94 <HAL_GPIO_Init+0x1e8>
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	4a3e      	ldr	r2, [pc, #248]	@ (8000c74 <HAL_GPIO_Init+0x2c8>)
 8000b7c:	4293      	cmp	r3, r2
 8000b7e:	d007      	beq.n	8000b90 <HAL_GPIO_Init+0x1e4>
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	4a3d      	ldr	r2, [pc, #244]	@ (8000c78 <HAL_GPIO_Init+0x2cc>)
 8000b84:	4293      	cmp	r3, r2
 8000b86:	d101      	bne.n	8000b8c <HAL_GPIO_Init+0x1e0>
 8000b88:	2303      	movs	r3, #3
 8000b8a:	e006      	b.n	8000b9a <HAL_GPIO_Init+0x1ee>
 8000b8c:	2304      	movs	r3, #4
 8000b8e:	e004      	b.n	8000b9a <HAL_GPIO_Init+0x1ee>
 8000b90:	2302      	movs	r3, #2
 8000b92:	e002      	b.n	8000b9a <HAL_GPIO_Init+0x1ee>
 8000b94:	2301      	movs	r3, #1
 8000b96:	e000      	b.n	8000b9a <HAL_GPIO_Init+0x1ee>
 8000b98:	2300      	movs	r3, #0
 8000b9a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000b9c:	f002 0203 	and.w	r2, r2, #3
 8000ba0:	0092      	lsls	r2, r2, #2
 8000ba2:	4093      	lsls	r3, r2
 8000ba4:	68fa      	ldr	r2, [r7, #12]
 8000ba6:	4313      	orrs	r3, r2
 8000ba8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000baa:	492f      	ldr	r1, [pc, #188]	@ (8000c68 <HAL_GPIO_Init+0x2bc>)
 8000bac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000bae:	089b      	lsrs	r3, r3, #2
 8000bb0:	3302      	adds	r3, #2
 8000bb2:	68fa      	ldr	r2, [r7, #12]
 8000bb4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000bb8:	683b      	ldr	r3, [r7, #0]
 8000bba:	685b      	ldr	r3, [r3, #4]
 8000bbc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000bc0:	2b00      	cmp	r3, #0
 8000bc2:	d006      	beq.n	8000bd2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000bc4:	4b2d      	ldr	r3, [pc, #180]	@ (8000c7c <HAL_GPIO_Init+0x2d0>)
 8000bc6:	689a      	ldr	r2, [r3, #8]
 8000bc8:	492c      	ldr	r1, [pc, #176]	@ (8000c7c <HAL_GPIO_Init+0x2d0>)
 8000bca:	69bb      	ldr	r3, [r7, #24]
 8000bcc:	4313      	orrs	r3, r2
 8000bce:	608b      	str	r3, [r1, #8]
 8000bd0:	e006      	b.n	8000be0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000bd2:	4b2a      	ldr	r3, [pc, #168]	@ (8000c7c <HAL_GPIO_Init+0x2d0>)
 8000bd4:	689a      	ldr	r2, [r3, #8]
 8000bd6:	69bb      	ldr	r3, [r7, #24]
 8000bd8:	43db      	mvns	r3, r3
 8000bda:	4928      	ldr	r1, [pc, #160]	@ (8000c7c <HAL_GPIO_Init+0x2d0>)
 8000bdc:	4013      	ands	r3, r2
 8000bde:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000be0:	683b      	ldr	r3, [r7, #0]
 8000be2:	685b      	ldr	r3, [r3, #4]
 8000be4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	d006      	beq.n	8000bfa <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000bec:	4b23      	ldr	r3, [pc, #140]	@ (8000c7c <HAL_GPIO_Init+0x2d0>)
 8000bee:	68da      	ldr	r2, [r3, #12]
 8000bf0:	4922      	ldr	r1, [pc, #136]	@ (8000c7c <HAL_GPIO_Init+0x2d0>)
 8000bf2:	69bb      	ldr	r3, [r7, #24]
 8000bf4:	4313      	orrs	r3, r2
 8000bf6:	60cb      	str	r3, [r1, #12]
 8000bf8:	e006      	b.n	8000c08 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000bfa:	4b20      	ldr	r3, [pc, #128]	@ (8000c7c <HAL_GPIO_Init+0x2d0>)
 8000bfc:	68da      	ldr	r2, [r3, #12]
 8000bfe:	69bb      	ldr	r3, [r7, #24]
 8000c00:	43db      	mvns	r3, r3
 8000c02:	491e      	ldr	r1, [pc, #120]	@ (8000c7c <HAL_GPIO_Init+0x2d0>)
 8000c04:	4013      	ands	r3, r2
 8000c06:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000c08:	683b      	ldr	r3, [r7, #0]
 8000c0a:	685b      	ldr	r3, [r3, #4]
 8000c0c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	d006      	beq.n	8000c22 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000c14:	4b19      	ldr	r3, [pc, #100]	@ (8000c7c <HAL_GPIO_Init+0x2d0>)
 8000c16:	685a      	ldr	r2, [r3, #4]
 8000c18:	4918      	ldr	r1, [pc, #96]	@ (8000c7c <HAL_GPIO_Init+0x2d0>)
 8000c1a:	69bb      	ldr	r3, [r7, #24]
 8000c1c:	4313      	orrs	r3, r2
 8000c1e:	604b      	str	r3, [r1, #4]
 8000c20:	e006      	b.n	8000c30 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000c22:	4b16      	ldr	r3, [pc, #88]	@ (8000c7c <HAL_GPIO_Init+0x2d0>)
 8000c24:	685a      	ldr	r2, [r3, #4]
 8000c26:	69bb      	ldr	r3, [r7, #24]
 8000c28:	43db      	mvns	r3, r3
 8000c2a:	4914      	ldr	r1, [pc, #80]	@ (8000c7c <HAL_GPIO_Init+0x2d0>)
 8000c2c:	4013      	ands	r3, r2
 8000c2e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000c30:	683b      	ldr	r3, [r7, #0]
 8000c32:	685b      	ldr	r3, [r3, #4]
 8000c34:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000c38:	2b00      	cmp	r3, #0
 8000c3a:	d021      	beq.n	8000c80 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000c3c:	4b0f      	ldr	r3, [pc, #60]	@ (8000c7c <HAL_GPIO_Init+0x2d0>)
 8000c3e:	681a      	ldr	r2, [r3, #0]
 8000c40:	490e      	ldr	r1, [pc, #56]	@ (8000c7c <HAL_GPIO_Init+0x2d0>)
 8000c42:	69bb      	ldr	r3, [r7, #24]
 8000c44:	4313      	orrs	r3, r2
 8000c46:	600b      	str	r3, [r1, #0]
 8000c48:	e021      	b.n	8000c8e <HAL_GPIO_Init+0x2e2>
 8000c4a:	bf00      	nop
 8000c4c:	10320000 	.word	0x10320000
 8000c50:	10310000 	.word	0x10310000
 8000c54:	10220000 	.word	0x10220000
 8000c58:	10210000 	.word	0x10210000
 8000c5c:	10120000 	.word	0x10120000
 8000c60:	10110000 	.word	0x10110000
 8000c64:	40021000 	.word	0x40021000
 8000c68:	40010000 	.word	0x40010000
 8000c6c:	40010800 	.word	0x40010800
 8000c70:	40010c00 	.word	0x40010c00
 8000c74:	40011000 	.word	0x40011000
 8000c78:	40011400 	.word	0x40011400
 8000c7c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000c80:	4b0b      	ldr	r3, [pc, #44]	@ (8000cb0 <HAL_GPIO_Init+0x304>)
 8000c82:	681a      	ldr	r2, [r3, #0]
 8000c84:	69bb      	ldr	r3, [r7, #24]
 8000c86:	43db      	mvns	r3, r3
 8000c88:	4909      	ldr	r1, [pc, #36]	@ (8000cb0 <HAL_GPIO_Init+0x304>)
 8000c8a:	4013      	ands	r3, r2
 8000c8c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000c8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c90:	3301      	adds	r3, #1
 8000c92:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c94:	683b      	ldr	r3, [r7, #0]
 8000c96:	681a      	ldr	r2, [r3, #0]
 8000c98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c9a:	fa22 f303 	lsr.w	r3, r2, r3
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	f47f ae8e 	bne.w	80009c0 <HAL_GPIO_Init+0x14>
  }
}
 8000ca4:	bf00      	nop
 8000ca6:	bf00      	nop
 8000ca8:	372c      	adds	r7, #44	@ 0x2c
 8000caa:	46bd      	mov	sp, r7
 8000cac:	bc80      	pop	{r7}
 8000cae:	4770      	bx	lr
 8000cb0:	40010400 	.word	0x40010400

08000cb4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000cb4:	b480      	push	{r7}
 8000cb6:	b083      	sub	sp, #12
 8000cb8:	af00      	add	r7, sp, #0
 8000cba:	6078      	str	r0, [r7, #4]
 8000cbc:	460b      	mov	r3, r1
 8000cbe:	807b      	strh	r3, [r7, #2]
 8000cc0:	4613      	mov	r3, r2
 8000cc2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000cc4:	787b      	ldrb	r3, [r7, #1]
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	d003      	beq.n	8000cd2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000cca:	887a      	ldrh	r2, [r7, #2]
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000cd0:	e003      	b.n	8000cda <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000cd2:	887b      	ldrh	r3, [r7, #2]
 8000cd4:	041a      	lsls	r2, r3, #16
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	611a      	str	r2, [r3, #16]
}
 8000cda:	bf00      	nop
 8000cdc:	370c      	adds	r7, #12
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	bc80      	pop	{r7}
 8000ce2:	4770      	bx	lr

08000ce4 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000ce4:	b480      	push	{r7}
 8000ce6:	b085      	sub	sp, #20
 8000ce8:	af00      	add	r7, sp, #0
 8000cea:	6078      	str	r0, [r7, #4]
 8000cec:	460b      	mov	r3, r1
 8000cee:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	68db      	ldr	r3, [r3, #12]
 8000cf4:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000cf6:	887a      	ldrh	r2, [r7, #2]
 8000cf8:	68fb      	ldr	r3, [r7, #12]
 8000cfa:	4013      	ands	r3, r2
 8000cfc:	041a      	lsls	r2, r3, #16
 8000cfe:	68fb      	ldr	r3, [r7, #12]
 8000d00:	43d9      	mvns	r1, r3
 8000d02:	887b      	ldrh	r3, [r7, #2]
 8000d04:	400b      	ands	r3, r1
 8000d06:	431a      	orrs	r2, r3
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	611a      	str	r2, [r3, #16]
}
 8000d0c:	bf00      	nop
 8000d0e:	3714      	adds	r7, #20
 8000d10:	46bd      	mov	sp, r7
 8000d12:	bc80      	pop	{r7}
 8000d14:	4770      	bx	lr

08000d16 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8000d16:	b580      	push	{r7, lr}
 8000d18:	b084      	sub	sp, #16
 8000d1a:	af00      	add	r7, sp, #0
 8000d1c:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d101      	bne.n	8000d28 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8000d24:	2301      	movs	r3, #1
 8000d26:	e0e8      	b.n	8000efa <HAL_PCD_Init+0x1e4>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 8000d2e:	b2db      	uxtb	r3, r3
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d106      	bne.n	8000d42 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	2200      	movs	r2, #0
 8000d38:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8000d3c:	6878      	ldr	r0, [r7, #4]
 8000d3e:	f007 f909 	bl	8007f54 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	2203      	movs	r2, #3
 8000d46:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable DMA mode for FS instance */
  hpcd->Init.dma_enable = 0U;
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	715a      	strb	r2, [r3, #5]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	4618      	mov	r0, r3
 8000d56:	f003 f882 	bl	8003e5e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	6818      	ldr	r0, [r3, #0]
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	3304      	adds	r3, #4
 8000d62:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000d64:	f003 f858 	bl	8003e18 <USB_CoreInit>
 8000d68:	4603      	mov	r3, r0
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	d005      	beq.n	8000d7a <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	2202      	movs	r2, #2
 8000d72:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 8000d76:	2301      	movs	r3, #1
 8000d78:	e0bf      	b.n	8000efa <HAL_PCD_Init+0x1e4>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	681b      	ldr	r3, [r3, #0]
 8000d7e:	2100      	movs	r1, #0
 8000d80:	4618      	mov	r0, r3
 8000d82:	f003 f886 	bl	8003e92 <USB_SetCurrentMode>
 8000d86:	4603      	mov	r3, r0
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	d005      	beq.n	8000d98 <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	2202      	movs	r2, #2
 8000d90:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 8000d94:	2301      	movs	r3, #1
 8000d96:	e0b0      	b.n	8000efa <HAL_PCD_Init+0x1e4>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8000d98:	2300      	movs	r3, #0
 8000d9a:	73fb      	strb	r3, [r7, #15]
 8000d9c:	e03e      	b.n	8000e1c <HAL_PCD_Init+0x106>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8000d9e:	7bfa      	ldrb	r2, [r7, #15]
 8000da0:	6879      	ldr	r1, [r7, #4]
 8000da2:	4613      	mov	r3, r2
 8000da4:	009b      	lsls	r3, r3, #2
 8000da6:	4413      	add	r3, r2
 8000da8:	00db      	lsls	r3, r3, #3
 8000daa:	440b      	add	r3, r1
 8000dac:	3311      	adds	r3, #17
 8000dae:	2201      	movs	r2, #1
 8000db0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8000db2:	7bfa      	ldrb	r2, [r7, #15]
 8000db4:	6879      	ldr	r1, [r7, #4]
 8000db6:	4613      	mov	r3, r2
 8000db8:	009b      	lsls	r3, r3, #2
 8000dba:	4413      	add	r3, r2
 8000dbc:	00db      	lsls	r3, r3, #3
 8000dbe:	440b      	add	r3, r1
 8000dc0:	3310      	adds	r3, #16
 8000dc2:	7bfa      	ldrb	r2, [r7, #15]
 8000dc4:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8000dc6:	7bfa      	ldrb	r2, [r7, #15]
 8000dc8:	6879      	ldr	r1, [r7, #4]
 8000dca:	4613      	mov	r3, r2
 8000dcc:	009b      	lsls	r3, r3, #2
 8000dce:	4413      	add	r3, r2
 8000dd0:	00db      	lsls	r3, r3, #3
 8000dd2:	440b      	add	r3, r1
 8000dd4:	3313      	adds	r3, #19
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8000dda:	7bfa      	ldrb	r2, [r7, #15]
 8000ddc:	6879      	ldr	r1, [r7, #4]
 8000dde:	4613      	mov	r3, r2
 8000de0:	009b      	lsls	r3, r3, #2
 8000de2:	4413      	add	r3, r2
 8000de4:	00db      	lsls	r3, r3, #3
 8000de6:	440b      	add	r3, r1
 8000de8:	3320      	adds	r3, #32
 8000dea:	2200      	movs	r2, #0
 8000dec:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8000dee:	7bfa      	ldrb	r2, [r7, #15]
 8000df0:	6879      	ldr	r1, [r7, #4]
 8000df2:	4613      	mov	r3, r2
 8000df4:	009b      	lsls	r3, r3, #2
 8000df6:	4413      	add	r3, r2
 8000df8:	00db      	lsls	r3, r3, #3
 8000dfa:	440b      	add	r3, r1
 8000dfc:	3324      	adds	r3, #36	@ 0x24
 8000dfe:	2200      	movs	r2, #0
 8000e00:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8000e02:	7bfb      	ldrb	r3, [r7, #15]
 8000e04:	6879      	ldr	r1, [r7, #4]
 8000e06:	1c5a      	adds	r2, r3, #1
 8000e08:	4613      	mov	r3, r2
 8000e0a:	009b      	lsls	r3, r3, #2
 8000e0c:	4413      	add	r3, r2
 8000e0e:	00db      	lsls	r3, r3, #3
 8000e10:	440b      	add	r3, r1
 8000e12:	2200      	movs	r2, #0
 8000e14:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8000e16:	7bfb      	ldrb	r3, [r7, #15]
 8000e18:	3301      	adds	r3, #1
 8000e1a:	73fb      	strb	r3, [r7, #15]
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	791b      	ldrb	r3, [r3, #4]
 8000e20:	7bfa      	ldrb	r2, [r7, #15]
 8000e22:	429a      	cmp	r2, r3
 8000e24:	d3bb      	bcc.n	8000d9e <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8000e26:	2300      	movs	r3, #0
 8000e28:	73fb      	strb	r3, [r7, #15]
 8000e2a:	e044      	b.n	8000eb6 <HAL_PCD_Init+0x1a0>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8000e2c:	7bfa      	ldrb	r2, [r7, #15]
 8000e2e:	6879      	ldr	r1, [r7, #4]
 8000e30:	4613      	mov	r3, r2
 8000e32:	009b      	lsls	r3, r3, #2
 8000e34:	4413      	add	r3, r2
 8000e36:	00db      	lsls	r3, r3, #3
 8000e38:	440b      	add	r3, r1
 8000e3a:	f203 1351 	addw	r3, r3, #337	@ 0x151
 8000e3e:	2200      	movs	r2, #0
 8000e40:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8000e42:	7bfa      	ldrb	r2, [r7, #15]
 8000e44:	6879      	ldr	r1, [r7, #4]
 8000e46:	4613      	mov	r3, r2
 8000e48:	009b      	lsls	r3, r3, #2
 8000e4a:	4413      	add	r3, r2
 8000e4c:	00db      	lsls	r3, r3, #3
 8000e4e:	440b      	add	r3, r1
 8000e50:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8000e54:	7bfa      	ldrb	r2, [r7, #15]
 8000e56:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8000e58:	7bfa      	ldrb	r2, [r7, #15]
 8000e5a:	6879      	ldr	r1, [r7, #4]
 8000e5c:	4613      	mov	r3, r2
 8000e5e:	009b      	lsls	r3, r3, #2
 8000e60:	4413      	add	r3, r2
 8000e62:	00db      	lsls	r3, r3, #3
 8000e64:	440b      	add	r3, r1
 8000e66:	f203 1353 	addw	r3, r3, #339	@ 0x153
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8000e6e:	7bfa      	ldrb	r2, [r7, #15]
 8000e70:	6879      	ldr	r1, [r7, #4]
 8000e72:	4613      	mov	r3, r2
 8000e74:	009b      	lsls	r3, r3, #2
 8000e76:	4413      	add	r3, r2
 8000e78:	00db      	lsls	r3, r3, #3
 8000e7a:	440b      	add	r3, r1
 8000e7c:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8000e80:	2200      	movs	r2, #0
 8000e82:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8000e84:	7bfa      	ldrb	r2, [r7, #15]
 8000e86:	6879      	ldr	r1, [r7, #4]
 8000e88:	4613      	mov	r3, r2
 8000e8a:	009b      	lsls	r3, r3, #2
 8000e8c:	4413      	add	r3, r2
 8000e8e:	00db      	lsls	r3, r3, #3
 8000e90:	440b      	add	r3, r1
 8000e92:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8000e96:	2200      	movs	r2, #0
 8000e98:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8000e9a:	7bfa      	ldrb	r2, [r7, #15]
 8000e9c:	6879      	ldr	r1, [r7, #4]
 8000e9e:	4613      	mov	r3, r2
 8000ea0:	009b      	lsls	r3, r3, #2
 8000ea2:	4413      	add	r3, r2
 8000ea4:	00db      	lsls	r3, r3, #3
 8000ea6:	440b      	add	r3, r1
 8000ea8:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8000eac:	2200      	movs	r2, #0
 8000eae:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8000eb0:	7bfb      	ldrb	r3, [r7, #15]
 8000eb2:	3301      	adds	r3, #1
 8000eb4:	73fb      	strb	r3, [r7, #15]
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	791b      	ldrb	r3, [r3, #4]
 8000eba:	7bfa      	ldrb	r2, [r7, #15]
 8000ebc:	429a      	cmp	r2, r3
 8000ebe:	d3b5      	bcc.n	8000e2c <HAL_PCD_Init+0x116>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	6818      	ldr	r0, [r3, #0]
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	3304      	adds	r3, #4
 8000ec8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000eca:	f002 ffee 	bl	8003eaa <USB_DevInit>
 8000ece:	4603      	mov	r3, r0
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d005      	beq.n	8000ee0 <HAL_PCD_Init+0x1ca>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	2202      	movs	r2, #2
 8000ed8:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 8000edc:	2301      	movs	r3, #1
 8000ede:	e00c      	b.n	8000efa <HAL_PCD_Init+0x1e4>
  }

  hpcd->USB_Address = 0U;
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	735a      	strb	r2, [r3, #13]
  hpcd->State = HAL_PCD_STATE_READY;
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	2201      	movs	r2, #1
 8000eea:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
  (void)USB_DevDisconnect(hpcd->Instance);
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	f005 fa6d 	bl	80063d2 <USB_DevDisconnect>

  return HAL_OK;
 8000ef8:	2300      	movs	r3, #0
}
 8000efa:	4618      	mov	r0, r3
 8000efc:	3710      	adds	r7, #16
 8000efe:	46bd      	mov	sp, r7
 8000f00:	bd80      	pop	{r7, pc}

08000f02 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8000f02:	b580      	push	{r7, lr}
 8000f04:	b082      	sub	sp, #8
 8000f06:	af00      	add	r7, sp, #0
 8000f08:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8000f10:	2b01      	cmp	r3, #1
 8000f12:	d101      	bne.n	8000f18 <HAL_PCD_Start+0x16>
 8000f14:	2302      	movs	r3, #2
 8000f16:	e016      	b.n	8000f46 <HAL_PCD_Start+0x44>
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	2201      	movs	r2, #1
 8000f1c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	4618      	mov	r0, r3
 8000f26:	f002 ff84 	bl	8003e32 <USB_EnableGlobalInt>

#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 8000f2a:	2101      	movs	r1, #1
 8000f2c:	6878      	ldr	r0, [r7, #4]
 8000f2e:	f007 fa84 	bl	800843a <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */

  (void)USB_DevConnect(hpcd->Instance);
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	4618      	mov	r0, r3
 8000f38:	f005 fa41 	bl	80063be <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	2200      	movs	r2, #0
 8000f40:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8000f44:	2300      	movs	r3, #0
}
 8000f46:	4618      	mov	r0, r3
 8000f48:	3708      	adds	r7, #8
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	bd80      	pop	{r7, pc}

08000f4e <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8000f4e:	b580      	push	{r7, lr}
 8000f50:	b088      	sub	sp, #32
 8000f52:	af00      	add	r7, sp, #0
 8000f54:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	f005 fa43 	bl	80063e6 <USB_ReadInterrupts>
 8000f60:	61b8      	str	r0, [r7, #24]
  uint16_t store_ep[8];
  uint8_t i;

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8000f62:	69bb      	ldr	r3, [r7, #24]
 8000f64:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d003      	beq.n	8000f74 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8000f6c:	6878      	ldr	r0, [r7, #4]
 8000f6e:	f000 fb1a 	bl	80015a6 <PCD_EP_ISR_Handler>

    return;
 8000f72:	e119      	b.n	80011a8 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8000f74:	69bb      	ldr	r3, [r7, #24]
 8000f76:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	d013      	beq.n	8000fa6 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8000f86:	b29a      	uxth	r2, r3
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8000f90:	b292      	uxth	r2, r2
 8000f92:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8000f96:	6878      	ldr	r0, [r7, #4]
 8000f98:	f007 f857 	bl	800804a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8000f9c:	2100      	movs	r1, #0
 8000f9e:	6878      	ldr	r0, [r7, #4]
 8000fa0:	f000 f905 	bl	80011ae <HAL_PCD_SetAddress>

    return;
 8000fa4:	e100      	b.n	80011a8 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8000fa6:	69bb      	ldr	r3, [r7, #24]
 8000fa8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d00c      	beq.n	8000fca <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8000fb8:	b29a      	uxth	r2, r3
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8000fc2:	b292      	uxth	r2, r2
 8000fc4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8000fc8:	e0ee      	b.n	80011a8 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8000fca:	69bb      	ldr	r3, [r7, #24]
 8000fcc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d00c      	beq.n	8000fee <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8000fdc:	b29a      	uxth	r2, r3
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8000fe6:	b292      	uxth	r2, r2
 8000fe8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8000fec:	e0dc      	b.n	80011a8 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8000fee:	69bb      	ldr	r3, [r7, #24]
 8000ff0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d027      	beq.n	8001048 <HAL_PCD_IRQHandler+0xfa>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001000:	b29a      	uxth	r2, r3
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	f022 0204 	bic.w	r2, r2, #4
 800100a:	b292      	uxth	r2, r2
 800100c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001018:	b29a      	uxth	r2, r3
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	f022 0208 	bic.w	r2, r2, #8
 8001022:	b292      	uxth	r2, r2
 8001024:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8001028:	6878      	ldr	r0, [r7, #4]
 800102a:	f007 f847 	bl	80080bc <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001036:	b29a      	uxth	r2, r3
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8001040:	b292      	uxth	r2, r2
 8001042:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8001046:	e0af      	b.n	80011a8 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8001048:	69bb      	ldr	r3, [r7, #24]
 800104a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800104e:	2b00      	cmp	r3, #0
 8001050:	f000 8083 	beq.w	800115a <HAL_PCD_IRQHandler+0x20c>
  {
    /* WA: To Clear Wakeup flag if raised with suspend signal */

    /* Store Endpoint registers */
    for (i = 0U; i < 8U; i++)
 8001054:	2300      	movs	r3, #0
 8001056:	77fb      	strb	r3, [r7, #31]
 8001058:	e010      	b.n	800107c <HAL_PCD_IRQHandler+0x12e>
    {
      store_ep[i] = PCD_GET_ENDPOINT(hpcd->Instance, i);
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	461a      	mov	r2, r3
 8001060:	7ffb      	ldrb	r3, [r7, #31]
 8001062:	009b      	lsls	r3, r3, #2
 8001064:	441a      	add	r2, r3
 8001066:	7ffb      	ldrb	r3, [r7, #31]
 8001068:	8812      	ldrh	r2, [r2, #0]
 800106a:	b292      	uxth	r2, r2
 800106c:	005b      	lsls	r3, r3, #1
 800106e:	3320      	adds	r3, #32
 8001070:	443b      	add	r3, r7
 8001072:	f823 2c18 	strh.w	r2, [r3, #-24]
    for (i = 0U; i < 8U; i++)
 8001076:	7ffb      	ldrb	r3, [r7, #31]
 8001078:	3301      	adds	r3, #1
 800107a:	77fb      	strb	r3, [r7, #31]
 800107c:	7ffb      	ldrb	r3, [r7, #31]
 800107e:	2b07      	cmp	r3, #7
 8001080:	d9eb      	bls.n	800105a <HAL_PCD_IRQHandler+0x10c>
    }

    /* FORCE RESET */
    hpcd->Instance->CNTR |= (uint16_t)(USB_CNTR_FRES);
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800108a:	b29a      	uxth	r2, r3
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	f042 0201 	orr.w	r2, r2, #1
 8001094:	b292      	uxth	r2, r2
 8001096:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* CLEAR RESET */
    hpcd->Instance->CNTR &= (uint16_t)(~USB_CNTR_FRES);
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80010a2:	b29a      	uxth	r2, r3
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	f022 0201 	bic.w	r2, r2, #1
 80010ac:	b292      	uxth	r2, r2
 80010ae:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* wait for reset flag in ISTR */
    while ((hpcd->Instance->ISTR & USB_ISTR_RESET) == 0U)
 80010b2:	bf00      	nop
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80010bc:	b29b      	uxth	r3, r3
 80010be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d0f6      	beq.n	80010b4 <HAL_PCD_IRQHandler+0x166>
    {
    }

    /* Clear Reset Flag */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80010ce:	b29a      	uxth	r2, r3
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80010d8:	b292      	uxth	r2, r2
 80010da:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    /* Restore Registre */
    for (i = 0U; i < 8U; i++)
 80010de:	2300      	movs	r3, #0
 80010e0:	77fb      	strb	r3, [r7, #31]
 80010e2:	e00f      	b.n	8001104 <HAL_PCD_IRQHandler+0x1b6>
    {
      PCD_SET_ENDPOINT(hpcd->Instance, i, store_ep[i]);
 80010e4:	7ffb      	ldrb	r3, [r7, #31]
 80010e6:	687a      	ldr	r2, [r7, #4]
 80010e8:	6812      	ldr	r2, [r2, #0]
 80010ea:	4611      	mov	r1, r2
 80010ec:	7ffa      	ldrb	r2, [r7, #31]
 80010ee:	0092      	lsls	r2, r2, #2
 80010f0:	440a      	add	r2, r1
 80010f2:	005b      	lsls	r3, r3, #1
 80010f4:	3320      	adds	r3, #32
 80010f6:	443b      	add	r3, r7
 80010f8:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 80010fc:	8013      	strh	r3, [r2, #0]
    for (i = 0U; i < 8U; i++)
 80010fe:	7ffb      	ldrb	r3, [r7, #31]
 8001100:	3301      	adds	r3, #1
 8001102:	77fb      	strb	r3, [r7, #31]
 8001104:	7ffb      	ldrb	r3, [r7, #31]
 8001106:	2b07      	cmp	r3, #7
 8001108:	d9ec      	bls.n	80010e4 <HAL_PCD_IRQHandler+0x196>
    }

    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001112:	b29a      	uxth	r2, r3
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	f042 0208 	orr.w	r2, r2, #8
 800111c:	b292      	uxth	r2, r2
 800111e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800112a:	b29a      	uxth	r2, r3
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001134:	b292      	uxth	r2, r2
 8001136:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LP_MODE;
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001142:	b29a      	uxth	r2, r3
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	f042 0204 	orr.w	r2, r2, #4
 800114c:	b292      	uxth	r2, r2
 800114e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8001152:	6878      	ldr	r0, [r7, #4]
 8001154:	f006 ff98 	bl	8008088 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8001158:	e026      	b.n	80011a8 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 800115a:	69bb      	ldr	r3, [r7, #24]
 800115c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001160:	2b00      	cmp	r3, #0
 8001162:	d00f      	beq.n	8001184 <HAL_PCD_IRQHandler+0x236>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800116c:	b29a      	uxth	r2, r3
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8001176:	b292      	uxth	r2, r2
 8001178:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 800117c:	6878      	ldr	r0, [r7, #4]
 800117e:	f006 ff56 	bl	800802e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8001182:	e011      	b.n	80011a8 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8001184:	69bb      	ldr	r3, [r7, #24]
 8001186:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800118a:	2b00      	cmp	r3, #0
 800118c:	d00c      	beq.n	80011a8 <HAL_PCD_IRQHandler+0x25a>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001196:	b29a      	uxth	r2, r3
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80011a0:	b292      	uxth	r2, r2
 80011a2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80011a6:	bf00      	nop
  }
}
 80011a8:	3720      	adds	r7, #32
 80011aa:	46bd      	mov	sp, r7
 80011ac:	bd80      	pop	{r7, pc}

080011ae <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80011ae:	b580      	push	{r7, lr}
 80011b0:	b082      	sub	sp, #8
 80011b2:	af00      	add	r7, sp, #0
 80011b4:	6078      	str	r0, [r7, #4]
 80011b6:	460b      	mov	r3, r1
 80011b8:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80011c0:	2b01      	cmp	r3, #1
 80011c2:	d101      	bne.n	80011c8 <HAL_PCD_SetAddress+0x1a>
 80011c4:	2302      	movs	r3, #2
 80011c6:	e012      	b.n	80011ee <HAL_PCD_SetAddress+0x40>
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	2201      	movs	r2, #1
 80011cc:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	78fa      	ldrb	r2, [r7, #3]
 80011d4:	735a      	strb	r2, [r3, #13]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	78fa      	ldrb	r2, [r7, #3]
 80011dc:	4611      	mov	r1, r2
 80011de:	4618      	mov	r0, r3
 80011e0:	f005 f8da 	bl	8006398 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	2200      	movs	r2, #0
 80011e8:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80011ec:	2300      	movs	r3, #0
}
 80011ee:	4618      	mov	r0, r3
 80011f0:	3708      	adds	r7, #8
 80011f2:	46bd      	mov	sp, r7
 80011f4:	bd80      	pop	{r7, pc}

080011f6 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80011f6:	b580      	push	{r7, lr}
 80011f8:	b084      	sub	sp, #16
 80011fa:	af00      	add	r7, sp, #0
 80011fc:	6078      	str	r0, [r7, #4]
 80011fe:	4608      	mov	r0, r1
 8001200:	4611      	mov	r1, r2
 8001202:	461a      	mov	r2, r3
 8001204:	4603      	mov	r3, r0
 8001206:	70fb      	strb	r3, [r7, #3]
 8001208:	460b      	mov	r3, r1
 800120a:	803b      	strh	r3, [r7, #0]
 800120c:	4613      	mov	r3, r2
 800120e:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8001210:	2300      	movs	r3, #0
 8001212:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001214:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001218:	2b00      	cmp	r3, #0
 800121a:	da0e      	bge.n	800123a <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800121c:	78fb      	ldrb	r3, [r7, #3]
 800121e:	f003 0207 	and.w	r2, r3, #7
 8001222:	4613      	mov	r3, r2
 8001224:	009b      	lsls	r3, r3, #2
 8001226:	4413      	add	r3, r2
 8001228:	00db      	lsls	r3, r3, #3
 800122a:	3310      	adds	r3, #16
 800122c:	687a      	ldr	r2, [r7, #4]
 800122e:	4413      	add	r3, r2
 8001230:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001232:	68fb      	ldr	r3, [r7, #12]
 8001234:	2201      	movs	r2, #1
 8001236:	705a      	strb	r2, [r3, #1]
 8001238:	e00e      	b.n	8001258 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800123a:	78fb      	ldrb	r3, [r7, #3]
 800123c:	f003 0207 	and.w	r2, r3, #7
 8001240:	4613      	mov	r3, r2
 8001242:	009b      	lsls	r3, r3, #2
 8001244:	4413      	add	r3, r2
 8001246:	00db      	lsls	r3, r3, #3
 8001248:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800124c:	687a      	ldr	r2, [r7, #4]
 800124e:	4413      	add	r3, r2
 8001250:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001252:	68fb      	ldr	r3, [r7, #12]
 8001254:	2200      	movs	r2, #0
 8001256:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8001258:	78fb      	ldrb	r3, [r7, #3]
 800125a:	f003 0307 	and.w	r3, r3, #7
 800125e:	b2da      	uxtb	r2, r3
 8001260:	68fb      	ldr	r3, [r7, #12]
 8001262:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8001264:	883a      	ldrh	r2, [r7, #0]
 8001266:	68fb      	ldr	r3, [r7, #12]
 8001268:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 800126a:	68fb      	ldr	r3, [r7, #12]
 800126c:	78ba      	ldrb	r2, [r7, #2]
 800126e:	70da      	strb	r2, [r3, #3]
    ep->tx_fifo_num = ep->num;
  }
#endif /* defined (USB_OTG_FS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8001270:	78bb      	ldrb	r3, [r7, #2]
 8001272:	2b02      	cmp	r3, #2
 8001274:	d102      	bne.n	800127c <HAL_PCD_EP_Open+0x86>
  {
    ep->data_pid_start = 0U;
 8001276:	68fb      	ldr	r3, [r7, #12]
 8001278:	2200      	movs	r2, #0
 800127a:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8001282:	2b01      	cmp	r3, #1
 8001284:	d101      	bne.n	800128a <HAL_PCD_EP_Open+0x94>
 8001286:	2302      	movs	r3, #2
 8001288:	e00e      	b.n	80012a8 <HAL_PCD_EP_Open+0xb2>
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	2201      	movs	r2, #1
 800128e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	68f9      	ldr	r1, [r7, #12]
 8001298:	4618      	mov	r0, r3
 800129a:	f002 fe23 	bl	8003ee4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	2200      	movs	r2, #0
 80012a2:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 80012a6:	7afb      	ldrb	r3, [r7, #11]
}
 80012a8:	4618      	mov	r0, r3
 80012aa:	3710      	adds	r7, #16
 80012ac:	46bd      	mov	sp, r7
 80012ae:	bd80      	pop	{r7, pc}

080012b0 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b084      	sub	sp, #16
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
 80012b8:	460b      	mov	r3, r1
 80012ba:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80012bc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	da0e      	bge.n	80012e2 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80012c4:	78fb      	ldrb	r3, [r7, #3]
 80012c6:	f003 0207 	and.w	r2, r3, #7
 80012ca:	4613      	mov	r3, r2
 80012cc:	009b      	lsls	r3, r3, #2
 80012ce:	4413      	add	r3, r2
 80012d0:	00db      	lsls	r3, r3, #3
 80012d2:	3310      	adds	r3, #16
 80012d4:	687a      	ldr	r2, [r7, #4]
 80012d6:	4413      	add	r3, r2
 80012d8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80012da:	68fb      	ldr	r3, [r7, #12]
 80012dc:	2201      	movs	r2, #1
 80012de:	705a      	strb	r2, [r3, #1]
 80012e0:	e00e      	b.n	8001300 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80012e2:	78fb      	ldrb	r3, [r7, #3]
 80012e4:	f003 0207 	and.w	r2, r3, #7
 80012e8:	4613      	mov	r3, r2
 80012ea:	009b      	lsls	r3, r3, #2
 80012ec:	4413      	add	r3, r2
 80012ee:	00db      	lsls	r3, r3, #3
 80012f0:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80012f4:	687a      	ldr	r2, [r7, #4]
 80012f6:	4413      	add	r3, r2
 80012f8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80012fa:	68fb      	ldr	r3, [r7, #12]
 80012fc:	2200      	movs	r2, #0
 80012fe:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8001300:	78fb      	ldrb	r3, [r7, #3]
 8001302:	f003 0307 	and.w	r3, r3, #7
 8001306:	b2da      	uxtb	r2, r3
 8001308:	68fb      	ldr	r3, [r7, #12]
 800130a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8001312:	2b01      	cmp	r3, #1
 8001314:	d101      	bne.n	800131a <HAL_PCD_EP_Close+0x6a>
 8001316:	2302      	movs	r3, #2
 8001318:	e00e      	b.n	8001338 <HAL_PCD_EP_Close+0x88>
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	2201      	movs	r2, #1
 800131e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	68f9      	ldr	r1, [r7, #12]
 8001328:	4618      	mov	r0, r3
 800132a:	f003 f99b 	bl	8004664 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	2200      	movs	r2, #0
 8001332:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 8001336:	2300      	movs	r3, #0
}
 8001338:	4618      	mov	r0, r3
 800133a:	3710      	adds	r7, #16
 800133c:	46bd      	mov	sp, r7
 800133e:	bd80      	pop	{r7, pc}

08001340 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	b086      	sub	sp, #24
 8001344:	af00      	add	r7, sp, #0
 8001346:	60f8      	str	r0, [r7, #12]
 8001348:	607a      	str	r2, [r7, #4]
 800134a:	603b      	str	r3, [r7, #0]
 800134c:	460b      	mov	r3, r1
 800134e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001350:	7afb      	ldrb	r3, [r7, #11]
 8001352:	f003 0207 	and.w	r2, r3, #7
 8001356:	4613      	mov	r3, r2
 8001358:	009b      	lsls	r3, r3, #2
 800135a:	4413      	add	r3, r2
 800135c:	00db      	lsls	r3, r3, #3
 800135e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001362:	68fa      	ldr	r2, [r7, #12]
 8001364:	4413      	add	r3, r2
 8001366:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001368:	697b      	ldr	r3, [r7, #20]
 800136a:	687a      	ldr	r2, [r7, #4]
 800136c:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800136e:	697b      	ldr	r3, [r7, #20]
 8001370:	683a      	ldr	r2, [r7, #0]
 8001372:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8001374:	697b      	ldr	r3, [r7, #20]
 8001376:	2200      	movs	r2, #0
 8001378:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 800137a:	697b      	ldr	r3, [r7, #20]
 800137c:	2200      	movs	r2, #0
 800137e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001380:	7afb      	ldrb	r3, [r7, #11]
 8001382:	f003 0307 	and.w	r3, r3, #7
 8001386:	b2da      	uxtb	r2, r3
 8001388:	697b      	ldr	r3, [r7, #20]
 800138a:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800138c:	68fb      	ldr	r3, [r7, #12]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	6979      	ldr	r1, [r7, #20]
 8001392:	4618      	mov	r0, r3
 8001394:	f003 fb52 	bl	8004a3c <USB_EPStartXfer>

  return HAL_OK;
 8001398:	2300      	movs	r3, #0
}
 800139a:	4618      	mov	r0, r3
 800139c:	3718      	adds	r7, #24
 800139e:	46bd      	mov	sp, r7
 80013a0:	bd80      	pop	{r7, pc}

080013a2 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80013a2:	b480      	push	{r7}
 80013a4:	b083      	sub	sp, #12
 80013a6:	af00      	add	r7, sp, #0
 80013a8:	6078      	str	r0, [r7, #4]
 80013aa:	460b      	mov	r3, r1
 80013ac:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80013ae:	78fb      	ldrb	r3, [r7, #3]
 80013b0:	f003 0207 	and.w	r2, r3, #7
 80013b4:	6879      	ldr	r1, [r7, #4]
 80013b6:	4613      	mov	r3, r2
 80013b8:	009b      	lsls	r3, r3, #2
 80013ba:	4413      	add	r3, r2
 80013bc:	00db      	lsls	r3, r3, #3
 80013be:	440b      	add	r3, r1
 80013c0:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 80013c4:	681b      	ldr	r3, [r3, #0]
}
 80013c6:	4618      	mov	r0, r3
 80013c8:	370c      	adds	r7, #12
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bc80      	pop	{r7}
 80013ce:	4770      	bx	lr

080013d0 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b086      	sub	sp, #24
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	60f8      	str	r0, [r7, #12]
 80013d8:	607a      	str	r2, [r7, #4]
 80013da:	603b      	str	r3, [r7, #0]
 80013dc:	460b      	mov	r3, r1
 80013de:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80013e0:	7afb      	ldrb	r3, [r7, #11]
 80013e2:	f003 0207 	and.w	r2, r3, #7
 80013e6:	4613      	mov	r3, r2
 80013e8:	009b      	lsls	r3, r3, #2
 80013ea:	4413      	add	r3, r2
 80013ec:	00db      	lsls	r3, r3, #3
 80013ee:	3310      	adds	r3, #16
 80013f0:	68fa      	ldr	r2, [r7, #12]
 80013f2:	4413      	add	r3, r2
 80013f4:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80013f6:	697b      	ldr	r3, [r7, #20]
 80013f8:	687a      	ldr	r2, [r7, #4]
 80013fa:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80013fc:	697b      	ldr	r3, [r7, #20]
 80013fe:	683a      	ldr	r2, [r7, #0]
 8001400:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
 8001402:	697b      	ldr	r3, [r7, #20]
 8001404:	2201      	movs	r2, #1
 8001406:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 800140a:	697b      	ldr	r3, [r7, #20]
 800140c:	683a      	ldr	r2, [r7, #0]
 800140e:	621a      	str	r2, [r3, #32]
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 8001410:	697b      	ldr	r3, [r7, #20]
 8001412:	2200      	movs	r2, #0
 8001414:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8001416:	697b      	ldr	r3, [r7, #20]
 8001418:	2201      	movs	r2, #1
 800141a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800141c:	7afb      	ldrb	r3, [r7, #11]
 800141e:	f003 0307 	and.w	r3, r3, #7
 8001422:	b2da      	uxtb	r2, r3
 8001424:	697b      	ldr	r3, [r7, #20]
 8001426:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8001428:	68fb      	ldr	r3, [r7, #12]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	6979      	ldr	r1, [r7, #20]
 800142e:	4618      	mov	r0, r3
 8001430:	f003 fb04 	bl	8004a3c <USB_EPStartXfer>

  return HAL_OK;
 8001434:	2300      	movs	r3, #0
}
 8001436:	4618      	mov	r0, r3
 8001438:	3718      	adds	r7, #24
 800143a:	46bd      	mov	sp, r7
 800143c:	bd80      	pop	{r7, pc}

0800143e <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800143e:	b580      	push	{r7, lr}
 8001440:	b084      	sub	sp, #16
 8001442:	af00      	add	r7, sp, #0
 8001444:	6078      	str	r0, [r7, #4]
 8001446:	460b      	mov	r3, r1
 8001448:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800144a:	78fb      	ldrb	r3, [r7, #3]
 800144c:	f003 0307 	and.w	r3, r3, #7
 8001450:	687a      	ldr	r2, [r7, #4]
 8001452:	7912      	ldrb	r2, [r2, #4]
 8001454:	4293      	cmp	r3, r2
 8001456:	d901      	bls.n	800145c <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8001458:	2301      	movs	r3, #1
 800145a:	e04c      	b.n	80014f6 <HAL_PCD_EP_SetStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800145c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001460:	2b00      	cmp	r3, #0
 8001462:	da0e      	bge.n	8001482 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001464:	78fb      	ldrb	r3, [r7, #3]
 8001466:	f003 0207 	and.w	r2, r3, #7
 800146a:	4613      	mov	r3, r2
 800146c:	009b      	lsls	r3, r3, #2
 800146e:	4413      	add	r3, r2
 8001470:	00db      	lsls	r3, r3, #3
 8001472:	3310      	adds	r3, #16
 8001474:	687a      	ldr	r2, [r7, #4]
 8001476:	4413      	add	r3, r2
 8001478:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800147a:	68fb      	ldr	r3, [r7, #12]
 800147c:	2201      	movs	r2, #1
 800147e:	705a      	strb	r2, [r3, #1]
 8001480:	e00c      	b.n	800149c <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8001482:	78fa      	ldrb	r2, [r7, #3]
 8001484:	4613      	mov	r3, r2
 8001486:	009b      	lsls	r3, r3, #2
 8001488:	4413      	add	r3, r2
 800148a:	00db      	lsls	r3, r3, #3
 800148c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001490:	687a      	ldr	r2, [r7, #4]
 8001492:	4413      	add	r3, r2
 8001494:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001496:	68fb      	ldr	r3, [r7, #12]
 8001498:	2200      	movs	r2, #0
 800149a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800149c:	68fb      	ldr	r3, [r7, #12]
 800149e:	2201      	movs	r2, #1
 80014a0:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80014a2:	78fb      	ldrb	r3, [r7, #3]
 80014a4:	f003 0307 	and.w	r3, r3, #7
 80014a8:	b2da      	uxtb	r2, r3
 80014aa:	68fb      	ldr	r3, [r7, #12]
 80014ac:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80014b4:	2b01      	cmp	r3, #1
 80014b6:	d101      	bne.n	80014bc <HAL_PCD_EP_SetStall+0x7e>
 80014b8:	2302      	movs	r3, #2
 80014ba:	e01c      	b.n	80014f6 <HAL_PCD_EP_SetStall+0xb8>
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	2201      	movs	r2, #1
 80014c0:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	68f9      	ldr	r1, [r7, #12]
 80014ca:	4618      	mov	r0, r3
 80014cc:	f004 fe67 	bl	800619e <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80014d0:	78fb      	ldrb	r3, [r7, #3]
 80014d2:	f003 0307 	and.w	r3, r3, #7
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d108      	bne.n	80014ec <HAL_PCD_EP_SetStall+0xae>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	681a      	ldr	r2, [r3, #0]
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 80014e4:	4619      	mov	r1, r3
 80014e6:	4610      	mov	r0, r2
 80014e8:	f004 ff8c 	bl	8006404 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	2200      	movs	r2, #0
 80014f0:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80014f4:	2300      	movs	r3, #0
}
 80014f6:	4618      	mov	r0, r3
 80014f8:	3710      	adds	r7, #16
 80014fa:	46bd      	mov	sp, r7
 80014fc:	bd80      	pop	{r7, pc}

080014fe <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80014fe:	b580      	push	{r7, lr}
 8001500:	b084      	sub	sp, #16
 8001502:	af00      	add	r7, sp, #0
 8001504:	6078      	str	r0, [r7, #4]
 8001506:	460b      	mov	r3, r1
 8001508:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800150a:	78fb      	ldrb	r3, [r7, #3]
 800150c:	f003 030f 	and.w	r3, r3, #15
 8001510:	687a      	ldr	r2, [r7, #4]
 8001512:	7912      	ldrb	r2, [r2, #4]
 8001514:	4293      	cmp	r3, r2
 8001516:	d901      	bls.n	800151c <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8001518:	2301      	movs	r3, #1
 800151a:	e040      	b.n	800159e <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800151c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001520:	2b00      	cmp	r3, #0
 8001522:	da0e      	bge.n	8001542 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001524:	78fb      	ldrb	r3, [r7, #3]
 8001526:	f003 0207 	and.w	r2, r3, #7
 800152a:	4613      	mov	r3, r2
 800152c:	009b      	lsls	r3, r3, #2
 800152e:	4413      	add	r3, r2
 8001530:	00db      	lsls	r3, r3, #3
 8001532:	3310      	adds	r3, #16
 8001534:	687a      	ldr	r2, [r7, #4]
 8001536:	4413      	add	r3, r2
 8001538:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800153a:	68fb      	ldr	r3, [r7, #12]
 800153c:	2201      	movs	r2, #1
 800153e:	705a      	strb	r2, [r3, #1]
 8001540:	e00e      	b.n	8001560 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001542:	78fb      	ldrb	r3, [r7, #3]
 8001544:	f003 0207 	and.w	r2, r3, #7
 8001548:	4613      	mov	r3, r2
 800154a:	009b      	lsls	r3, r3, #2
 800154c:	4413      	add	r3, r2
 800154e:	00db      	lsls	r3, r3, #3
 8001550:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001554:	687a      	ldr	r2, [r7, #4]
 8001556:	4413      	add	r3, r2
 8001558:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800155a:	68fb      	ldr	r3, [r7, #12]
 800155c:	2200      	movs	r2, #0
 800155e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8001560:	68fb      	ldr	r3, [r7, #12]
 8001562:	2200      	movs	r2, #0
 8001564:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001566:	78fb      	ldrb	r3, [r7, #3]
 8001568:	f003 0307 	and.w	r3, r3, #7
 800156c:	b2da      	uxtb	r2, r3
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8001578:	2b01      	cmp	r3, #1
 800157a:	d101      	bne.n	8001580 <HAL_PCD_EP_ClrStall+0x82>
 800157c:	2302      	movs	r3, #2
 800157e:	e00e      	b.n	800159e <HAL_PCD_EP_ClrStall+0xa0>
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	2201      	movs	r2, #1
 8001584:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	68f9      	ldr	r1, [r7, #12]
 800158e:	4618      	mov	r0, r3
 8001590:	f004 fe55 	bl	800623e <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	2200      	movs	r2, #0
 8001598:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800159c:	2300      	movs	r3, #0
}
 800159e:	4618      	mov	r0, r3
 80015a0:	3710      	adds	r7, #16
 80015a2:	46bd      	mov	sp, r7
 80015a4:	bd80      	pop	{r7, pc}

080015a6 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 80015a6:	b580      	push	{r7, lr}
 80015a8:	b096      	sub	sp, #88	@ 0x58
 80015aa:	af00      	add	r7, sp, #0
 80015ac:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80015ae:	e3bb      	b.n	8001d28 <PCD_EP_ISR_Handler+0x782>
  {
    wIstr = hpcd->Instance->ISTR;
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80015b8:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 80015bc:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80015c0:	b2db      	uxtb	r3, r3
 80015c2:	f003 030f 	and.w	r3, r3, #15
 80015c6:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d

    if (epindex == 0U)
 80015ca:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	f040 8175 	bne.w	80018be <PCD_EP_ISR_Handler+0x318>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 80015d4:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80015d8:	f003 0310 	and.w	r3, r3, #16
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d14e      	bne.n	800167e <PCD_EP_ISR_Handler+0xd8>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	881b      	ldrh	r3, [r3, #0]
 80015e6:	b29b      	uxth	r3, r3
 80015e8:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 80015ec:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80015f0:	81fb      	strh	r3, [r7, #14]
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	681a      	ldr	r2, [r3, #0]
 80015f6:	89fb      	ldrh	r3, [r7, #14]
 80015f8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80015fc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001600:	b29b      	uxth	r3, r3
 8001602:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	3310      	adds	r3, #16
 8001608:	657b      	str	r3, [r7, #84]	@ 0x54

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001612:	b29b      	uxth	r3, r3
 8001614:	461a      	mov	r2, r3
 8001616:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001618:	781b      	ldrb	r3, [r3, #0]
 800161a:	00db      	lsls	r3, r3, #3
 800161c:	4413      	add	r3, r2
 800161e:	3302      	adds	r3, #2
 8001620:	005b      	lsls	r3, r3, #1
 8001622:	687a      	ldr	r2, [r7, #4]
 8001624:	6812      	ldr	r2, [r2, #0]
 8001626:	4413      	add	r3, r2
 8001628:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800162c:	881b      	ldrh	r3, [r3, #0]
 800162e:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8001632:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001634:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8001636:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001638:	695a      	ldr	r2, [r3, #20]
 800163a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800163c:	69db      	ldr	r3, [r3, #28]
 800163e:	441a      	add	r2, r3
 8001640:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001642:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8001644:	2100      	movs	r1, #0
 8001646:	6878      	ldr	r0, [r7, #4]
 8001648:	f006 fcd7 	bl	8007ffa <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	7b5b      	ldrb	r3, [r3, #13]
 8001650:	b2db      	uxtb	r3, r3
 8001652:	2b00      	cmp	r3, #0
 8001654:	f000 8368 	beq.w	8001d28 <PCD_EP_ISR_Handler+0x782>
 8001658:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800165a:	699b      	ldr	r3, [r3, #24]
 800165c:	2b00      	cmp	r3, #0
 800165e:	f040 8363 	bne.w	8001d28 <PCD_EP_ISR_Handler+0x782>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	7b5b      	ldrb	r3, [r3, #13]
 8001666:	b2db      	uxtb	r3, r3
 8001668:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800166c:	b2da      	uxtb	r2, r3
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	2200      	movs	r2, #0
 800167a:	735a      	strb	r2, [r3, #13]
 800167c:	e354      	b.n	8001d28 <PCD_EP_ISR_Handler+0x782>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001684:	657b      	str	r3, [r7, #84]	@ 0x54
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	881b      	ldrh	r3, [r3, #0]
 800168c:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8001690:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8001694:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001698:	2b00      	cmp	r3, #0
 800169a:	d034      	beq.n	8001706 <PCD_EP_ISR_Handler+0x160>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80016a4:	b29b      	uxth	r3, r3
 80016a6:	461a      	mov	r2, r3
 80016a8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80016aa:	781b      	ldrb	r3, [r3, #0]
 80016ac:	00db      	lsls	r3, r3, #3
 80016ae:	4413      	add	r3, r2
 80016b0:	3306      	adds	r3, #6
 80016b2:	005b      	lsls	r3, r3, #1
 80016b4:	687a      	ldr	r2, [r7, #4]
 80016b6:	6812      	ldr	r2, [r2, #0]
 80016b8:	4413      	add	r3, r2
 80016ba:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80016be:	881b      	ldrh	r3, [r3, #0]
 80016c0:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80016c4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80016c6:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	6818      	ldr	r0, [r3, #0]
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 80016d2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80016d4:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 80016d6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80016d8:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80016da:	b29b      	uxth	r3, r3
 80016dc:	f004 fee3 	bl	80064a6 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	881b      	ldrh	r3, [r3, #0]
 80016e6:	b29a      	uxth	r2, r3
 80016e8:	f640 738f 	movw	r3, #3983	@ 0xf8f
 80016ec:	4013      	ands	r3, r2
 80016ee:	823b      	strh	r3, [r7, #16]
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	8a3a      	ldrh	r2, [r7, #16]
 80016f6:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80016fa:	b292      	uxth	r2, r2
 80016fc:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 80016fe:	6878      	ldr	r0, [r7, #4]
 8001700:	f006 fc4e 	bl	8007fa0 <HAL_PCD_SetupStageCallback>
 8001704:	e310      	b.n	8001d28 <PCD_EP_ISR_Handler+0x782>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8001706:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	@ 0x4a
 800170a:	2b00      	cmp	r3, #0
 800170c:	f280 830c 	bge.w	8001d28 <PCD_EP_ISR_Handler+0x782>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	881b      	ldrh	r3, [r3, #0]
 8001716:	b29a      	uxth	r2, r3
 8001718:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800171c:	4013      	ands	r3, r2
 800171e:	83fb      	strh	r3, [r7, #30]
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	8bfa      	ldrh	r2, [r7, #30]
 8001726:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800172a:	b292      	uxth	r2, r2
 800172c:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001736:	b29b      	uxth	r3, r3
 8001738:	461a      	mov	r2, r3
 800173a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800173c:	781b      	ldrb	r3, [r3, #0]
 800173e:	00db      	lsls	r3, r3, #3
 8001740:	4413      	add	r3, r2
 8001742:	3306      	adds	r3, #6
 8001744:	005b      	lsls	r3, r3, #1
 8001746:	687a      	ldr	r2, [r7, #4]
 8001748:	6812      	ldr	r2, [r2, #0]
 800174a:	4413      	add	r3, r2
 800174c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8001750:	881b      	ldrh	r3, [r3, #0]
 8001752:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8001756:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001758:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 800175a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800175c:	69db      	ldr	r3, [r3, #28]
 800175e:	2b00      	cmp	r3, #0
 8001760:	d019      	beq.n	8001796 <PCD_EP_ISR_Handler+0x1f0>
 8001762:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001764:	695b      	ldr	r3, [r3, #20]
 8001766:	2b00      	cmp	r3, #0
 8001768:	d015      	beq.n	8001796 <PCD_EP_ISR_Handler+0x1f0>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	6818      	ldr	r0, [r3, #0]
 800176e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001770:	6959      	ldr	r1, [r3, #20]
 8001772:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001774:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8001776:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001778:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800177a:	b29b      	uxth	r3, r3
 800177c:	f004 fe93 	bl	80064a6 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8001780:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001782:	695a      	ldr	r2, [r3, #20]
 8001784:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001786:	69db      	ldr	r3, [r3, #28]
 8001788:	441a      	add	r2, r3
 800178a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800178c:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 800178e:	2100      	movs	r1, #0
 8001790:	6878      	ldr	r0, [r7, #4]
 8001792:	f006 fc17 	bl	8007fc4 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	881b      	ldrh	r3, [r3, #0]
 800179c:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 80017a0:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80017a4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	f040 82bd 	bne.w	8001d28 <PCD_EP_ISR_Handler+0x782>
 80017ae:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80017b2:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80017b6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80017ba:	f000 82b5 	beq.w	8001d28 <PCD_EP_ISR_Handler+0x782>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	61bb      	str	r3, [r7, #24]
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80017cc:	b29b      	uxth	r3, r3
 80017ce:	461a      	mov	r2, r3
 80017d0:	69bb      	ldr	r3, [r7, #24]
 80017d2:	4413      	add	r3, r2
 80017d4:	61bb      	str	r3, [r7, #24]
 80017d6:	69bb      	ldr	r3, [r7, #24]
 80017d8:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80017dc:	617b      	str	r3, [r7, #20]
 80017de:	697b      	ldr	r3, [r7, #20]
 80017e0:	881b      	ldrh	r3, [r3, #0]
 80017e2:	b29b      	uxth	r3, r3
 80017e4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80017e8:	b29a      	uxth	r2, r3
 80017ea:	697b      	ldr	r3, [r7, #20]
 80017ec:	801a      	strh	r2, [r3, #0]
 80017ee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80017f0:	691b      	ldr	r3, [r3, #16]
 80017f2:	2b3e      	cmp	r3, #62	@ 0x3e
 80017f4:	d91d      	bls.n	8001832 <PCD_EP_ISR_Handler+0x28c>
 80017f6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80017f8:	691b      	ldr	r3, [r3, #16]
 80017fa:	095b      	lsrs	r3, r3, #5
 80017fc:	647b      	str	r3, [r7, #68]	@ 0x44
 80017fe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001800:	691b      	ldr	r3, [r3, #16]
 8001802:	f003 031f 	and.w	r3, r3, #31
 8001806:	2b00      	cmp	r3, #0
 8001808:	d102      	bne.n	8001810 <PCD_EP_ISR_Handler+0x26a>
 800180a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800180c:	3b01      	subs	r3, #1
 800180e:	647b      	str	r3, [r7, #68]	@ 0x44
 8001810:	697b      	ldr	r3, [r7, #20]
 8001812:	881b      	ldrh	r3, [r3, #0]
 8001814:	b29a      	uxth	r2, r3
 8001816:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001818:	b29b      	uxth	r3, r3
 800181a:	029b      	lsls	r3, r3, #10
 800181c:	b29b      	uxth	r3, r3
 800181e:	4313      	orrs	r3, r2
 8001820:	b29b      	uxth	r3, r3
 8001822:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001826:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800182a:	b29a      	uxth	r2, r3
 800182c:	697b      	ldr	r3, [r7, #20]
 800182e:	801a      	strh	r2, [r3, #0]
 8001830:	e026      	b.n	8001880 <PCD_EP_ISR_Handler+0x2da>
 8001832:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001834:	691b      	ldr	r3, [r3, #16]
 8001836:	2b00      	cmp	r3, #0
 8001838:	d10a      	bne.n	8001850 <PCD_EP_ISR_Handler+0x2aa>
 800183a:	697b      	ldr	r3, [r7, #20]
 800183c:	881b      	ldrh	r3, [r3, #0]
 800183e:	b29b      	uxth	r3, r3
 8001840:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001844:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001848:	b29a      	uxth	r2, r3
 800184a:	697b      	ldr	r3, [r7, #20]
 800184c:	801a      	strh	r2, [r3, #0]
 800184e:	e017      	b.n	8001880 <PCD_EP_ISR_Handler+0x2da>
 8001850:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001852:	691b      	ldr	r3, [r3, #16]
 8001854:	085b      	lsrs	r3, r3, #1
 8001856:	647b      	str	r3, [r7, #68]	@ 0x44
 8001858:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800185a:	691b      	ldr	r3, [r3, #16]
 800185c:	f003 0301 	and.w	r3, r3, #1
 8001860:	2b00      	cmp	r3, #0
 8001862:	d002      	beq.n	800186a <PCD_EP_ISR_Handler+0x2c4>
 8001864:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001866:	3301      	adds	r3, #1
 8001868:	647b      	str	r3, [r7, #68]	@ 0x44
 800186a:	697b      	ldr	r3, [r7, #20]
 800186c:	881b      	ldrh	r3, [r3, #0]
 800186e:	b29a      	uxth	r2, r3
 8001870:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001872:	b29b      	uxth	r3, r3
 8001874:	029b      	lsls	r3, r3, #10
 8001876:	b29b      	uxth	r3, r3
 8001878:	4313      	orrs	r3, r2
 800187a:	b29a      	uxth	r2, r3
 800187c:	697b      	ldr	r3, [r7, #20]
 800187e:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	881b      	ldrh	r3, [r3, #0]
 8001886:	b29b      	uxth	r3, r3
 8001888:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800188c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001890:	827b      	strh	r3, [r7, #18]
 8001892:	8a7b      	ldrh	r3, [r7, #18]
 8001894:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8001898:	827b      	strh	r3, [r7, #18]
 800189a:	8a7b      	ldrh	r3, [r7, #18]
 800189c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80018a0:	827b      	strh	r3, [r7, #18]
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	681a      	ldr	r2, [r3, #0]
 80018a6:	8a7b      	ldrh	r3, [r7, #18]
 80018a8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80018ac:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80018b0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80018b4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80018b8:	b29b      	uxth	r3, r3
 80018ba:	8013      	strh	r3, [r2, #0]
 80018bc:	e234      	b.n	8001d28 <PCD_EP_ISR_Handler+0x782>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	461a      	mov	r2, r3
 80018c4:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 80018c8:	009b      	lsls	r3, r3, #2
 80018ca:	4413      	add	r3, r2
 80018cc:	881b      	ldrh	r3, [r3, #0]
 80018ce:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80018d2:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	@ 0x4a
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	f280 80fc 	bge.w	8001ad4 <PCD_EP_ISR_Handler+0x52e>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	461a      	mov	r2, r3
 80018e2:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 80018e6:	009b      	lsls	r3, r3, #2
 80018e8:	4413      	add	r3, r2
 80018ea:	881b      	ldrh	r3, [r3, #0]
 80018ec:	b29a      	uxth	r2, r3
 80018ee:	f640 738f 	movw	r3, #3983	@ 0xf8f
 80018f2:	4013      	ands	r3, r2
 80018f4:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	461a      	mov	r2, r3
 80018fe:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8001902:	009b      	lsls	r3, r3, #2
 8001904:	4413      	add	r3, r2
 8001906:	f8b7 2048 	ldrh.w	r2, [r7, #72]	@ 0x48
 800190a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800190e:	b292      	uxth	r2, r2
 8001910:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8001912:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 8001916:	4613      	mov	r3, r2
 8001918:	009b      	lsls	r3, r3, #2
 800191a:	4413      	add	r3, r2
 800191c:	00db      	lsls	r3, r3, #3
 800191e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001922:	687a      	ldr	r2, [r7, #4]
 8001924:	4413      	add	r3, r2
 8001926:	657b      	str	r3, [r7, #84]	@ 0x54

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8001928:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800192a:	7b1b      	ldrb	r3, [r3, #12]
 800192c:	2b00      	cmp	r3, #0
 800192e:	d125      	bne.n	800197c <PCD_EP_ISR_Handler+0x3d6>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001938:	b29b      	uxth	r3, r3
 800193a:	461a      	mov	r2, r3
 800193c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800193e:	781b      	ldrb	r3, [r3, #0]
 8001940:	00db      	lsls	r3, r3, #3
 8001942:	4413      	add	r3, r2
 8001944:	3306      	adds	r3, #6
 8001946:	005b      	lsls	r3, r3, #1
 8001948:	687a      	ldr	r2, [r7, #4]
 800194a:	6812      	ldr	r2, [r2, #0]
 800194c:	4413      	add	r3, r2
 800194e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8001952:	881b      	ldrh	r3, [r3, #0]
 8001954:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001958:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

          if (count != 0U)
 800195c:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8001960:	2b00      	cmp	r3, #0
 8001962:	f000 8092 	beq.w	8001a8a <PCD_EP_ISR_Handler+0x4e4>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	6818      	ldr	r0, [r3, #0]
 800196a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800196c:	6959      	ldr	r1, [r3, #20]
 800196e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001970:	88da      	ldrh	r2, [r3, #6]
 8001972:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8001976:	f004 fd96 	bl	80064a6 <USB_ReadPMA>
 800197a:	e086      	b.n	8001a8a <PCD_EP_ISR_Handler+0x4e4>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 800197c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800197e:	78db      	ldrb	r3, [r3, #3]
 8001980:	2b02      	cmp	r3, #2
 8001982:	d10a      	bne.n	800199a <PCD_EP_ISR_Handler+0x3f4>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8001984:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8001988:	461a      	mov	r2, r3
 800198a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800198c:	6878      	ldr	r0, [r7, #4]
 800198e:	f000 f9d9 	bl	8001d44 <HAL_PCD_EP_DB_Receive>
 8001992:	4603      	mov	r3, r0
 8001994:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50
 8001998:	e077      	b.n	8001a8a <PCD_EP_ISR_Handler+0x4e4>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	461a      	mov	r2, r3
 80019a0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80019a2:	781b      	ldrb	r3, [r3, #0]
 80019a4:	009b      	lsls	r3, r3, #2
 80019a6:	4413      	add	r3, r2
 80019a8:	881b      	ldrh	r3, [r3, #0]
 80019aa:	b29b      	uxth	r3, r3
 80019ac:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80019b0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80019b4:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	461a      	mov	r2, r3
 80019be:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80019c0:	781b      	ldrb	r3, [r3, #0]
 80019c2:	009b      	lsls	r3, r3, #2
 80019c4:	441a      	add	r2, r3
 80019c6:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 80019ca:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80019ce:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80019d2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80019d6:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80019da:	b29b      	uxth	r3, r3
 80019dc:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	461a      	mov	r2, r3
 80019e4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80019e6:	781b      	ldrb	r3, [r3, #0]
 80019e8:	009b      	lsls	r3, r3, #2
 80019ea:	4413      	add	r3, r2
 80019ec:	881b      	ldrh	r3, [r3, #0]
 80019ee:	b29b      	uxth	r3, r3
 80019f0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d024      	beq.n	8001a42 <PCD_EP_ISR_Handler+0x49c>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001a00:	b29b      	uxth	r3, r3
 8001a02:	461a      	mov	r2, r3
 8001a04:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001a06:	781b      	ldrb	r3, [r3, #0]
 8001a08:	00db      	lsls	r3, r3, #3
 8001a0a:	4413      	add	r3, r2
 8001a0c:	3302      	adds	r3, #2
 8001a0e:	005b      	lsls	r3, r3, #1
 8001a10:	687a      	ldr	r2, [r7, #4]
 8001a12:	6812      	ldr	r2, [r2, #0]
 8001a14:	4413      	add	r3, r2
 8001a16:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8001a1a:	881b      	ldrh	r3, [r3, #0]
 8001a1c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001a20:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

              if (count != 0U)
 8001a24:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d02e      	beq.n	8001a8a <PCD_EP_ISR_Handler+0x4e4>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	6818      	ldr	r0, [r3, #0]
 8001a30:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001a32:	6959      	ldr	r1, [r3, #20]
 8001a34:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001a36:	891a      	ldrh	r2, [r3, #8]
 8001a38:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8001a3c:	f004 fd33 	bl	80064a6 <USB_ReadPMA>
 8001a40:	e023      	b.n	8001a8a <PCD_EP_ISR_Handler+0x4e4>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001a4a:	b29b      	uxth	r3, r3
 8001a4c:	461a      	mov	r2, r3
 8001a4e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001a50:	781b      	ldrb	r3, [r3, #0]
 8001a52:	00db      	lsls	r3, r3, #3
 8001a54:	4413      	add	r3, r2
 8001a56:	3306      	adds	r3, #6
 8001a58:	005b      	lsls	r3, r3, #1
 8001a5a:	687a      	ldr	r2, [r7, #4]
 8001a5c:	6812      	ldr	r2, [r2, #0]
 8001a5e:	4413      	add	r3, r2
 8001a60:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8001a64:	881b      	ldrh	r3, [r3, #0]
 8001a66:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001a6a:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

              if (count != 0U)
 8001a6e:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d009      	beq.n	8001a8a <PCD_EP_ISR_Handler+0x4e4>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	6818      	ldr	r0, [r3, #0]
 8001a7a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001a7c:	6959      	ldr	r1, [r3, #20]
 8001a7e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001a80:	895a      	ldrh	r2, [r3, #10]
 8001a82:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8001a86:	f004 fd0e 	bl	80064a6 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8001a8a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001a8c:	69da      	ldr	r2, [r3, #28]
 8001a8e:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8001a92:	441a      	add	r2, r3
 8001a94:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001a96:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8001a98:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001a9a:	695a      	ldr	r2, [r3, #20]
 8001a9c:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8001aa0:	441a      	add	r2, r3
 8001aa2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001aa4:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8001aa6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001aa8:	699b      	ldr	r3, [r3, #24]
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d005      	beq.n	8001aba <PCD_EP_ISR_Handler+0x514>
 8001aae:	f8b7 2050 	ldrh.w	r2, [r7, #80]	@ 0x50
 8001ab2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001ab4:	691b      	ldr	r3, [r3, #16]
 8001ab6:	429a      	cmp	r2, r3
 8001ab8:	d206      	bcs.n	8001ac8 <PCD_EP_ISR_Handler+0x522>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8001aba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001abc:	781b      	ldrb	r3, [r3, #0]
 8001abe:	4619      	mov	r1, r3
 8001ac0:	6878      	ldr	r0, [r7, #4]
 8001ac2:	f006 fa7f 	bl	8007fc4 <HAL_PCD_DataOutStageCallback>
 8001ac6:	e005      	b.n	8001ad4 <PCD_EP_ISR_Handler+0x52e>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8001ace:	4618      	mov	r0, r3
 8001ad0:	f002 ffb4 	bl	8004a3c <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8001ad4:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8001ad8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	f000 8123 	beq.w	8001d28 <PCD_EP_ISR_Handler+0x782>
      {
        ep = &hpcd->IN_ep[epindex];
 8001ae2:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 8001ae6:	4613      	mov	r3, r2
 8001ae8:	009b      	lsls	r3, r3, #2
 8001aea:	4413      	add	r3, r2
 8001aec:	00db      	lsls	r3, r3, #3
 8001aee:	3310      	adds	r3, #16
 8001af0:	687a      	ldr	r2, [r7, #4]
 8001af2:	4413      	add	r3, r2
 8001af4:	657b      	str	r3, [r7, #84]	@ 0x54

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	461a      	mov	r2, r3
 8001afc:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8001b00:	009b      	lsls	r3, r3, #2
 8001b02:	4413      	add	r3, r2
 8001b04:	881b      	ldrh	r3, [r3, #0]
 8001b06:	b29b      	uxth	r3, r3
 8001b08:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8001b0c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001b10:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	461a      	mov	r2, r3
 8001b1a:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8001b1e:	009b      	lsls	r3, r3, #2
 8001b20:	441a      	add	r2, r3
 8001b22:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8001b26:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001b2a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001b2e:	b29b      	uxth	r3, r3
 8001b30:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 8001b32:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001b34:	78db      	ldrb	r3, [r3, #3]
 8001b36:	2b01      	cmp	r3, #1
 8001b38:	f040 80a2 	bne.w	8001c80 <PCD_EP_ISR_Handler+0x6da>
        {
          ep->xfer_len = 0U;
 8001b3c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001b3e:	2200      	movs	r2, #0
 8001b40:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8001b42:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001b44:	7b1b      	ldrb	r3, [r3, #12]
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	f000 8093 	beq.w	8001c72 <PCD_EP_ISR_Handler+0x6cc>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8001b4c:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8001b50:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d046      	beq.n	8001be6 <PCD_EP_ISR_Handler+0x640>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8001b58:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001b5a:	785b      	ldrb	r3, [r3, #1]
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d126      	bne.n	8001bae <PCD_EP_ISR_Handler+0x608>
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	627b      	str	r3, [r7, #36]	@ 0x24
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001b6e:	b29b      	uxth	r3, r3
 8001b70:	461a      	mov	r2, r3
 8001b72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b74:	4413      	add	r3, r2
 8001b76:	627b      	str	r3, [r7, #36]	@ 0x24
 8001b78:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001b7a:	781b      	ldrb	r3, [r3, #0]
 8001b7c:	011a      	lsls	r2, r3, #4
 8001b7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b80:	4413      	add	r3, r2
 8001b82:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8001b86:	623b      	str	r3, [r7, #32]
 8001b88:	6a3b      	ldr	r3, [r7, #32]
 8001b8a:	881b      	ldrh	r3, [r3, #0]
 8001b8c:	b29b      	uxth	r3, r3
 8001b8e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001b92:	b29a      	uxth	r2, r3
 8001b94:	6a3b      	ldr	r3, [r7, #32]
 8001b96:	801a      	strh	r2, [r3, #0]
 8001b98:	6a3b      	ldr	r3, [r7, #32]
 8001b9a:	881b      	ldrh	r3, [r3, #0]
 8001b9c:	b29b      	uxth	r3, r3
 8001b9e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001ba2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001ba6:	b29a      	uxth	r2, r3
 8001ba8:	6a3b      	ldr	r3, [r7, #32]
 8001baa:	801a      	strh	r2, [r3, #0]
 8001bac:	e061      	b.n	8001c72 <PCD_EP_ISR_Handler+0x6cc>
 8001bae:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001bb0:	785b      	ldrb	r3, [r3, #1]
 8001bb2:	2b01      	cmp	r3, #1
 8001bb4:	d15d      	bne.n	8001c72 <PCD_EP_ISR_Handler+0x6cc>
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001bc4:	b29b      	uxth	r3, r3
 8001bc6:	461a      	mov	r2, r3
 8001bc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001bca:	4413      	add	r3, r2
 8001bcc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001bce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001bd0:	781b      	ldrb	r3, [r3, #0]
 8001bd2:	011a      	lsls	r2, r3, #4
 8001bd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001bd6:	4413      	add	r3, r2
 8001bd8:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8001bdc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001bde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001be0:	2200      	movs	r2, #0
 8001be2:	801a      	strh	r2, [r3, #0]
 8001be4:	e045      	b.n	8001c72 <PCD_EP_ISR_Handler+0x6cc>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001bec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001bee:	785b      	ldrb	r3, [r3, #1]
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d126      	bne.n	8001c42 <PCD_EP_ISR_Handler+0x69c>
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	637b      	str	r3, [r7, #52]	@ 0x34
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001c02:	b29b      	uxth	r3, r3
 8001c04:	461a      	mov	r2, r3
 8001c06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001c08:	4413      	add	r3, r2
 8001c0a:	637b      	str	r3, [r7, #52]	@ 0x34
 8001c0c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001c0e:	781b      	ldrb	r3, [r3, #0]
 8001c10:	011a      	lsls	r2, r3, #4
 8001c12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001c14:	4413      	add	r3, r2
 8001c16:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8001c1a:	633b      	str	r3, [r7, #48]	@ 0x30
 8001c1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001c1e:	881b      	ldrh	r3, [r3, #0]
 8001c20:	b29b      	uxth	r3, r3
 8001c22:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001c26:	b29a      	uxth	r2, r3
 8001c28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001c2a:	801a      	strh	r2, [r3, #0]
 8001c2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001c2e:	881b      	ldrh	r3, [r3, #0]
 8001c30:	b29b      	uxth	r3, r3
 8001c32:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001c36:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001c3a:	b29a      	uxth	r2, r3
 8001c3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001c3e:	801a      	strh	r2, [r3, #0]
 8001c40:	e017      	b.n	8001c72 <PCD_EP_ISR_Handler+0x6cc>
 8001c42:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001c44:	785b      	ldrb	r3, [r3, #1]
 8001c46:	2b01      	cmp	r3, #1
 8001c48:	d113      	bne.n	8001c72 <PCD_EP_ISR_Handler+0x6cc>
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001c52:	b29b      	uxth	r3, r3
 8001c54:	461a      	mov	r2, r3
 8001c56:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001c58:	4413      	add	r3, r2
 8001c5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001c5c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001c5e:	781b      	ldrb	r3, [r3, #0]
 8001c60:	011a      	lsls	r2, r3, #4
 8001c62:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001c64:	4413      	add	r3, r2
 8001c66:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8001c6a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001c6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001c6e:	2200      	movs	r2, #0
 8001c70:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8001c72:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001c74:	781b      	ldrb	r3, [r3, #0]
 8001c76:	4619      	mov	r1, r3
 8001c78:	6878      	ldr	r0, [r7, #4]
 8001c7a:	f006 f9be 	bl	8007ffa <HAL_PCD_DataInStageCallback>
 8001c7e:	e053      	b.n	8001d28 <PCD_EP_ISR_Handler+0x782>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8001c80:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8001c84:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d146      	bne.n	8001d1a <PCD_EP_ISR_Handler+0x774>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001c94:	b29b      	uxth	r3, r3
 8001c96:	461a      	mov	r2, r3
 8001c98:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001c9a:	781b      	ldrb	r3, [r3, #0]
 8001c9c:	00db      	lsls	r3, r3, #3
 8001c9e:	4413      	add	r3, r2
 8001ca0:	3302      	adds	r3, #2
 8001ca2:	005b      	lsls	r3, r3, #1
 8001ca4:	687a      	ldr	r2, [r7, #4]
 8001ca6:	6812      	ldr	r2, [r2, #0]
 8001ca8:	4413      	add	r3, r2
 8001caa:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8001cae:	881b      	ldrh	r3, [r3, #0]
 8001cb0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001cb4:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40

            if (ep->xfer_len > TxPctSize)
 8001cb8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001cba:	699a      	ldr	r2, [r3, #24]
 8001cbc:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8001cc0:	429a      	cmp	r2, r3
 8001cc2:	d907      	bls.n	8001cd4 <PCD_EP_ISR_Handler+0x72e>
            {
              ep->xfer_len -= TxPctSize;
 8001cc4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001cc6:	699a      	ldr	r2, [r3, #24]
 8001cc8:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8001ccc:	1ad2      	subs	r2, r2, r3
 8001cce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001cd0:	619a      	str	r2, [r3, #24]
 8001cd2:	e002      	b.n	8001cda <PCD_EP_ISR_Handler+0x734>
            }
            else
            {
              ep->xfer_len = 0U;
 8001cd4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8001cda:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001cdc:	699b      	ldr	r3, [r3, #24]
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d106      	bne.n	8001cf0 <PCD_EP_ISR_Handler+0x74a>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8001ce2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001ce4:	781b      	ldrb	r3, [r3, #0]
 8001ce6:	4619      	mov	r1, r3
 8001ce8:	6878      	ldr	r0, [r7, #4]
 8001cea:	f006 f986 	bl	8007ffa <HAL_PCD_DataInStageCallback>
 8001cee:	e01b      	b.n	8001d28 <PCD_EP_ISR_Handler+0x782>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8001cf0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001cf2:	695a      	ldr	r2, [r3, #20]
 8001cf4:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8001cf8:	441a      	add	r2, r3
 8001cfa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001cfc:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8001cfe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001d00:	69da      	ldr	r2, [r3, #28]
 8001d02:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8001d06:	441a      	add	r2, r3
 8001d08:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001d0a:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8001d12:	4618      	mov	r0, r3
 8001d14:	f002 fe92 	bl	8004a3c <USB_EPStartXfer>
 8001d18:	e006      	b.n	8001d28 <PCD_EP_ISR_Handler+0x782>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8001d1a:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8001d1e:	461a      	mov	r2, r3
 8001d20:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8001d22:	6878      	ldr	r0, [r7, #4]
 8001d24:	f000 f91b 	bl	8001f5e <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001d30:	b29b      	uxth	r3, r3
 8001d32:	b21b      	sxth	r3, r3
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	f6ff ac3b 	blt.w	80015b0 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8001d3a:	2300      	movs	r3, #0
}
 8001d3c:	4618      	mov	r0, r3
 8001d3e:	3758      	adds	r7, #88	@ 0x58
 8001d40:	46bd      	mov	sp, r7
 8001d42:	bd80      	pop	{r7, pc}

08001d44 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b088      	sub	sp, #32
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	60f8      	str	r0, [r7, #12]
 8001d4c:	60b9      	str	r1, [r7, #8]
 8001d4e:	4613      	mov	r3, r2
 8001d50:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8001d52:	88fb      	ldrh	r3, [r7, #6]
 8001d54:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d07e      	beq.n	8001e5a <HAL_PCD_EP_DB_Receive+0x116>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001d64:	b29b      	uxth	r3, r3
 8001d66:	461a      	mov	r2, r3
 8001d68:	68bb      	ldr	r3, [r7, #8]
 8001d6a:	781b      	ldrb	r3, [r3, #0]
 8001d6c:	00db      	lsls	r3, r3, #3
 8001d6e:	4413      	add	r3, r2
 8001d70:	3302      	adds	r3, #2
 8001d72:	005b      	lsls	r3, r3, #1
 8001d74:	68fa      	ldr	r2, [r7, #12]
 8001d76:	6812      	ldr	r2, [r2, #0]
 8001d78:	4413      	add	r3, r2
 8001d7a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8001d7e:	881b      	ldrh	r3, [r3, #0]
 8001d80:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001d84:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8001d86:	68bb      	ldr	r3, [r7, #8]
 8001d88:	699a      	ldr	r2, [r3, #24]
 8001d8a:	8b7b      	ldrh	r3, [r7, #26]
 8001d8c:	429a      	cmp	r2, r3
 8001d8e:	d306      	bcc.n	8001d9e <HAL_PCD_EP_DB_Receive+0x5a>
    {
      ep->xfer_len -= count;
 8001d90:	68bb      	ldr	r3, [r7, #8]
 8001d92:	699a      	ldr	r2, [r3, #24]
 8001d94:	8b7b      	ldrh	r3, [r7, #26]
 8001d96:	1ad2      	subs	r2, r2, r3
 8001d98:	68bb      	ldr	r3, [r7, #8]
 8001d9a:	619a      	str	r2, [r3, #24]
 8001d9c:	e002      	b.n	8001da4 <HAL_PCD_EP_DB_Receive+0x60>
    }
    else
    {
      ep->xfer_len = 0U;
 8001d9e:	68bb      	ldr	r3, [r7, #8]
 8001da0:	2200      	movs	r2, #0
 8001da2:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8001da4:	68bb      	ldr	r3, [r7, #8]
 8001da6:	699b      	ldr	r3, [r3, #24]
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d123      	bne.n	8001df4 <HAL_PCD_EP_DB_Receive+0xb0>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	461a      	mov	r2, r3
 8001db2:	68bb      	ldr	r3, [r7, #8]
 8001db4:	781b      	ldrb	r3, [r3, #0]
 8001db6:	009b      	lsls	r3, r3, #2
 8001db8:	4413      	add	r3, r2
 8001dba:	881b      	ldrh	r3, [r3, #0]
 8001dbc:	b29b      	uxth	r3, r3
 8001dbe:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001dc2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001dc6:	833b      	strh	r3, [r7, #24]
 8001dc8:	8b3b      	ldrh	r3, [r7, #24]
 8001dca:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8001dce:	833b      	strh	r3, [r7, #24]
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	461a      	mov	r2, r3
 8001dd6:	68bb      	ldr	r3, [r7, #8]
 8001dd8:	781b      	ldrb	r3, [r3, #0]
 8001dda:	009b      	lsls	r3, r3, #2
 8001ddc:	441a      	add	r2, r3
 8001dde:	8b3b      	ldrh	r3, [r7, #24]
 8001de0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8001de4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8001de8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001dec:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001df0:	b29b      	uxth	r3, r3
 8001df2:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8001df4:	88fb      	ldrh	r3, [r7, #6]
 8001df6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d01f      	beq.n	8001e3e <HAL_PCD_EP_DB_Receive+0xfa>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	461a      	mov	r2, r3
 8001e04:	68bb      	ldr	r3, [r7, #8]
 8001e06:	781b      	ldrb	r3, [r3, #0]
 8001e08:	009b      	lsls	r3, r3, #2
 8001e0a:	4413      	add	r3, r2
 8001e0c:	881b      	ldrh	r3, [r3, #0]
 8001e0e:	b29b      	uxth	r3, r3
 8001e10:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8001e14:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001e18:	82fb      	strh	r3, [r7, #22]
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	461a      	mov	r2, r3
 8001e20:	68bb      	ldr	r3, [r7, #8]
 8001e22:	781b      	ldrb	r3, [r3, #0]
 8001e24:	009b      	lsls	r3, r3, #2
 8001e26:	441a      	add	r2, r3
 8001e28:	8afb      	ldrh	r3, [r7, #22]
 8001e2a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8001e2e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8001e32:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001e36:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8001e3a:	b29b      	uxth	r3, r3
 8001e3c:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8001e3e:	8b7b      	ldrh	r3, [r7, #26]
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	f000 8087 	beq.w	8001f54 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	6818      	ldr	r0, [r3, #0]
 8001e4a:	68bb      	ldr	r3, [r7, #8]
 8001e4c:	6959      	ldr	r1, [r3, #20]
 8001e4e:	68bb      	ldr	r3, [r7, #8]
 8001e50:	891a      	ldrh	r2, [r3, #8]
 8001e52:	8b7b      	ldrh	r3, [r7, #26]
 8001e54:	f004 fb27 	bl	80064a6 <USB_ReadPMA>
 8001e58:	e07c      	b.n	8001f54 <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001e62:	b29b      	uxth	r3, r3
 8001e64:	461a      	mov	r2, r3
 8001e66:	68bb      	ldr	r3, [r7, #8]
 8001e68:	781b      	ldrb	r3, [r3, #0]
 8001e6a:	00db      	lsls	r3, r3, #3
 8001e6c:	4413      	add	r3, r2
 8001e6e:	3306      	adds	r3, #6
 8001e70:	005b      	lsls	r3, r3, #1
 8001e72:	68fa      	ldr	r2, [r7, #12]
 8001e74:	6812      	ldr	r2, [r2, #0]
 8001e76:	4413      	add	r3, r2
 8001e78:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8001e7c:	881b      	ldrh	r3, [r3, #0]
 8001e7e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001e82:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8001e84:	68bb      	ldr	r3, [r7, #8]
 8001e86:	699a      	ldr	r2, [r3, #24]
 8001e88:	8b7b      	ldrh	r3, [r7, #26]
 8001e8a:	429a      	cmp	r2, r3
 8001e8c:	d306      	bcc.n	8001e9c <HAL_PCD_EP_DB_Receive+0x158>
    {
      ep->xfer_len -= count;
 8001e8e:	68bb      	ldr	r3, [r7, #8]
 8001e90:	699a      	ldr	r2, [r3, #24]
 8001e92:	8b7b      	ldrh	r3, [r7, #26]
 8001e94:	1ad2      	subs	r2, r2, r3
 8001e96:	68bb      	ldr	r3, [r7, #8]
 8001e98:	619a      	str	r2, [r3, #24]
 8001e9a:	e002      	b.n	8001ea2 <HAL_PCD_EP_DB_Receive+0x15e>
    }
    else
    {
      ep->xfer_len = 0U;
 8001e9c:	68bb      	ldr	r3, [r7, #8]
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8001ea2:	68bb      	ldr	r3, [r7, #8]
 8001ea4:	699b      	ldr	r3, [r3, #24]
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d123      	bne.n	8001ef2 <HAL_PCD_EP_DB_Receive+0x1ae>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	461a      	mov	r2, r3
 8001eb0:	68bb      	ldr	r3, [r7, #8]
 8001eb2:	781b      	ldrb	r3, [r3, #0]
 8001eb4:	009b      	lsls	r3, r3, #2
 8001eb6:	4413      	add	r3, r2
 8001eb8:	881b      	ldrh	r3, [r3, #0]
 8001eba:	b29b      	uxth	r3, r3
 8001ebc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001ec0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001ec4:	83fb      	strh	r3, [r7, #30]
 8001ec6:	8bfb      	ldrh	r3, [r7, #30]
 8001ec8:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8001ecc:	83fb      	strh	r3, [r7, #30]
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	461a      	mov	r2, r3
 8001ed4:	68bb      	ldr	r3, [r7, #8]
 8001ed6:	781b      	ldrb	r3, [r3, #0]
 8001ed8:	009b      	lsls	r3, r3, #2
 8001eda:	441a      	add	r2, r3
 8001edc:	8bfb      	ldrh	r3, [r7, #30]
 8001ede:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8001ee2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8001ee6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001eea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001eee:	b29b      	uxth	r3, r3
 8001ef0:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8001ef2:	88fb      	ldrh	r3, [r7, #6]
 8001ef4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d11f      	bne.n	8001f3c <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	461a      	mov	r2, r3
 8001f02:	68bb      	ldr	r3, [r7, #8]
 8001f04:	781b      	ldrb	r3, [r3, #0]
 8001f06:	009b      	lsls	r3, r3, #2
 8001f08:	4413      	add	r3, r2
 8001f0a:	881b      	ldrh	r3, [r3, #0]
 8001f0c:	b29b      	uxth	r3, r3
 8001f0e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8001f12:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001f16:	83bb      	strh	r3, [r7, #28]
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	461a      	mov	r2, r3
 8001f1e:	68bb      	ldr	r3, [r7, #8]
 8001f20:	781b      	ldrb	r3, [r3, #0]
 8001f22:	009b      	lsls	r3, r3, #2
 8001f24:	441a      	add	r2, r3
 8001f26:	8bbb      	ldrh	r3, [r7, #28]
 8001f28:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8001f2c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8001f30:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001f34:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8001f38:	b29b      	uxth	r3, r3
 8001f3a:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8001f3c:	8b7b      	ldrh	r3, [r7, #26]
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d008      	beq.n	8001f54 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	6818      	ldr	r0, [r3, #0]
 8001f46:	68bb      	ldr	r3, [r7, #8]
 8001f48:	6959      	ldr	r1, [r3, #20]
 8001f4a:	68bb      	ldr	r3, [r7, #8]
 8001f4c:	895a      	ldrh	r2, [r3, #10]
 8001f4e:	8b7b      	ldrh	r3, [r7, #26]
 8001f50:	f004 faa9 	bl	80064a6 <USB_ReadPMA>
    }
  }

  return count;
 8001f54:	8b7b      	ldrh	r3, [r7, #26]
}
 8001f56:	4618      	mov	r0, r3
 8001f58:	3720      	adds	r7, #32
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	bd80      	pop	{r7, pc}

08001f5e <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8001f5e:	b580      	push	{r7, lr}
 8001f60:	b0a4      	sub	sp, #144	@ 0x90
 8001f62:	af00      	add	r7, sp, #0
 8001f64:	60f8      	str	r0, [r7, #12]
 8001f66:	60b9      	str	r1, [r7, #8]
 8001f68:	4613      	mov	r3, r2
 8001f6a:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8001f6c:	88fb      	ldrh	r3, [r7, #6]
 8001f6e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	f000 81dd 	beq.w	8002332 <HAL_PCD_EP_DB_Transmit+0x3d4>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001f80:	b29b      	uxth	r3, r3
 8001f82:	461a      	mov	r2, r3
 8001f84:	68bb      	ldr	r3, [r7, #8]
 8001f86:	781b      	ldrb	r3, [r3, #0]
 8001f88:	00db      	lsls	r3, r3, #3
 8001f8a:	4413      	add	r3, r2
 8001f8c:	3302      	adds	r3, #2
 8001f8e:	005b      	lsls	r3, r3, #1
 8001f90:	68fa      	ldr	r2, [r7, #12]
 8001f92:	6812      	ldr	r2, [r2, #0]
 8001f94:	4413      	add	r3, r2
 8001f96:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8001f9a:	881b      	ldrh	r3, [r3, #0]
 8001f9c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001fa0:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86

    if (ep->xfer_len > TxPctSize)
 8001fa4:	68bb      	ldr	r3, [r7, #8]
 8001fa6:	699a      	ldr	r2, [r3, #24]
 8001fa8:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8001fac:	429a      	cmp	r2, r3
 8001fae:	d907      	bls.n	8001fc0 <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxPctSize;
 8001fb0:	68bb      	ldr	r3, [r7, #8]
 8001fb2:	699a      	ldr	r2, [r3, #24]
 8001fb4:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8001fb8:	1ad2      	subs	r2, r2, r3
 8001fba:	68bb      	ldr	r3, [r7, #8]
 8001fbc:	619a      	str	r2, [r3, #24]
 8001fbe:	e002      	b.n	8001fc6 <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 8001fc0:	68bb      	ldr	r3, [r7, #8]
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8001fc6:	68bb      	ldr	r3, [r7, #8]
 8001fc8:	699b      	ldr	r3, [r3, #24]
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	f040 80b9 	bne.w	8002142 <HAL_PCD_EP_DB_Transmit+0x1e4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8001fd0:	68bb      	ldr	r3, [r7, #8]
 8001fd2:	785b      	ldrb	r3, [r3, #1]
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d126      	bne.n	8002026 <HAL_PCD_EP_DB_Transmit+0xc8>
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001fe6:	b29b      	uxth	r3, r3
 8001fe8:	461a      	mov	r2, r3
 8001fea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001fec:	4413      	add	r3, r2
 8001fee:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001ff0:	68bb      	ldr	r3, [r7, #8]
 8001ff2:	781b      	ldrb	r3, [r3, #0]
 8001ff4:	011a      	lsls	r2, r3, #4
 8001ff6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001ff8:	4413      	add	r3, r2
 8001ffa:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8001ffe:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002000:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002002:	881b      	ldrh	r3, [r3, #0]
 8002004:	b29b      	uxth	r3, r3
 8002006:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800200a:	b29a      	uxth	r2, r3
 800200c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800200e:	801a      	strh	r2, [r3, #0]
 8002010:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002012:	881b      	ldrh	r3, [r3, #0]
 8002014:	b29b      	uxth	r3, r3
 8002016:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800201a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800201e:	b29a      	uxth	r2, r3
 8002020:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002022:	801a      	strh	r2, [r3, #0]
 8002024:	e01a      	b.n	800205c <HAL_PCD_EP_DB_Transmit+0xfe>
 8002026:	68bb      	ldr	r3, [r7, #8]
 8002028:	785b      	ldrb	r3, [r3, #1]
 800202a:	2b01      	cmp	r3, #1
 800202c:	d116      	bne.n	800205c <HAL_PCD_EP_DB_Transmit+0xfe>
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	637b      	str	r3, [r7, #52]	@ 0x34
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800203c:	b29b      	uxth	r3, r3
 800203e:	461a      	mov	r2, r3
 8002040:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002042:	4413      	add	r3, r2
 8002044:	637b      	str	r3, [r7, #52]	@ 0x34
 8002046:	68bb      	ldr	r3, [r7, #8]
 8002048:	781b      	ldrb	r3, [r3, #0]
 800204a:	011a      	lsls	r2, r3, #4
 800204c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800204e:	4413      	add	r3, r2
 8002050:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8002054:	633b      	str	r3, [r7, #48]	@ 0x30
 8002056:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002058:	2200      	movs	r2, #0
 800205a:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	627b      	str	r3, [r7, #36]	@ 0x24
 8002062:	68bb      	ldr	r3, [r7, #8]
 8002064:	785b      	ldrb	r3, [r3, #1]
 8002066:	2b00      	cmp	r3, #0
 8002068:	d126      	bne.n	80020b8 <HAL_PCD_EP_DB_Transmit+0x15a>
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	61fb      	str	r3, [r7, #28]
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002078:	b29b      	uxth	r3, r3
 800207a:	461a      	mov	r2, r3
 800207c:	69fb      	ldr	r3, [r7, #28]
 800207e:	4413      	add	r3, r2
 8002080:	61fb      	str	r3, [r7, #28]
 8002082:	68bb      	ldr	r3, [r7, #8]
 8002084:	781b      	ldrb	r3, [r3, #0]
 8002086:	011a      	lsls	r2, r3, #4
 8002088:	69fb      	ldr	r3, [r7, #28]
 800208a:	4413      	add	r3, r2
 800208c:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8002090:	61bb      	str	r3, [r7, #24]
 8002092:	69bb      	ldr	r3, [r7, #24]
 8002094:	881b      	ldrh	r3, [r3, #0]
 8002096:	b29b      	uxth	r3, r3
 8002098:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800209c:	b29a      	uxth	r2, r3
 800209e:	69bb      	ldr	r3, [r7, #24]
 80020a0:	801a      	strh	r2, [r3, #0]
 80020a2:	69bb      	ldr	r3, [r7, #24]
 80020a4:	881b      	ldrh	r3, [r3, #0]
 80020a6:	b29b      	uxth	r3, r3
 80020a8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80020ac:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80020b0:	b29a      	uxth	r2, r3
 80020b2:	69bb      	ldr	r3, [r7, #24]
 80020b4:	801a      	strh	r2, [r3, #0]
 80020b6:	e017      	b.n	80020e8 <HAL_PCD_EP_DB_Transmit+0x18a>
 80020b8:	68bb      	ldr	r3, [r7, #8]
 80020ba:	785b      	ldrb	r3, [r3, #1]
 80020bc:	2b01      	cmp	r3, #1
 80020be:	d113      	bne.n	80020e8 <HAL_PCD_EP_DB_Transmit+0x18a>
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80020c8:	b29b      	uxth	r3, r3
 80020ca:	461a      	mov	r2, r3
 80020cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020ce:	4413      	add	r3, r2
 80020d0:	627b      	str	r3, [r7, #36]	@ 0x24
 80020d2:	68bb      	ldr	r3, [r7, #8]
 80020d4:	781b      	ldrb	r3, [r3, #0]
 80020d6:	011a      	lsls	r2, r3, #4
 80020d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020da:	4413      	add	r3, r2
 80020dc:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80020e0:	623b      	str	r3, [r7, #32]
 80020e2:	6a3b      	ldr	r3, [r7, #32]
 80020e4:	2200      	movs	r2, #0
 80020e6:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80020e8:	68bb      	ldr	r3, [r7, #8]
 80020ea:	781b      	ldrb	r3, [r3, #0]
 80020ec:	4619      	mov	r1, r3
 80020ee:	68f8      	ldr	r0, [r7, #12]
 80020f0:	f005 ff83 	bl	8007ffa <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80020f4:	88fb      	ldrh	r3, [r7, #6]
 80020f6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	f000 82fc 	beq.w	80026f8 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	461a      	mov	r2, r3
 8002106:	68bb      	ldr	r3, [r7, #8]
 8002108:	781b      	ldrb	r3, [r3, #0]
 800210a:	009b      	lsls	r3, r3, #2
 800210c:	4413      	add	r3, r2
 800210e:	881b      	ldrh	r3, [r3, #0]
 8002110:	b29b      	uxth	r3, r3
 8002112:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002116:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800211a:	82fb      	strh	r3, [r7, #22]
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	461a      	mov	r2, r3
 8002122:	68bb      	ldr	r3, [r7, #8]
 8002124:	781b      	ldrb	r3, [r3, #0]
 8002126:	009b      	lsls	r3, r3, #2
 8002128:	441a      	add	r2, r3
 800212a:	8afb      	ldrh	r3, [r7, #22]
 800212c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002130:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002134:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002138:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800213c:	b29b      	uxth	r3, r3
 800213e:	8013      	strh	r3, [r2, #0]
 8002140:	e2da      	b.n	80026f8 <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002142:	88fb      	ldrh	r3, [r7, #6]
 8002144:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002148:	2b00      	cmp	r3, #0
 800214a:	d021      	beq.n	8002190 <HAL_PCD_EP_DB_Transmit+0x232>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	461a      	mov	r2, r3
 8002152:	68bb      	ldr	r3, [r7, #8]
 8002154:	781b      	ldrb	r3, [r3, #0]
 8002156:	009b      	lsls	r3, r3, #2
 8002158:	4413      	add	r3, r2
 800215a:	881b      	ldrh	r3, [r3, #0]
 800215c:	b29b      	uxth	r3, r3
 800215e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002162:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002166:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	461a      	mov	r2, r3
 8002170:	68bb      	ldr	r3, [r7, #8]
 8002172:	781b      	ldrb	r3, [r3, #0]
 8002174:	009b      	lsls	r3, r3, #2
 8002176:	441a      	add	r2, r3
 8002178:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800217c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002180:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002184:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002188:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800218c:	b29b      	uxth	r3, r3
 800218e:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8002190:	68bb      	ldr	r3, [r7, #8]
 8002192:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002196:	2b01      	cmp	r3, #1
 8002198:	f040 82ae 	bne.w	80026f8 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 800219c:	68bb      	ldr	r3, [r7, #8]
 800219e:	695a      	ldr	r2, [r3, #20]
 80021a0:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80021a4:	441a      	add	r2, r3
 80021a6:	68bb      	ldr	r3, [r7, #8]
 80021a8:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 80021aa:	68bb      	ldr	r3, [r7, #8]
 80021ac:	69da      	ldr	r2, [r3, #28]
 80021ae:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80021b2:	441a      	add	r2, r3
 80021b4:	68bb      	ldr	r3, [r7, #8]
 80021b6:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 80021b8:	68bb      	ldr	r3, [r7, #8]
 80021ba:	6a1a      	ldr	r2, [r3, #32]
 80021bc:	68bb      	ldr	r3, [r7, #8]
 80021be:	691b      	ldr	r3, [r3, #16]
 80021c0:	429a      	cmp	r2, r3
 80021c2:	d30b      	bcc.n	80021dc <HAL_PCD_EP_DB_Transmit+0x27e>
        {
          len = ep->maxpacket;
 80021c4:	68bb      	ldr	r3, [r7, #8]
 80021c6:	691b      	ldr	r3, [r3, #16]
 80021c8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db -= len;
 80021cc:	68bb      	ldr	r3, [r7, #8]
 80021ce:	6a1a      	ldr	r2, [r3, #32]
 80021d0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80021d4:	1ad2      	subs	r2, r2, r3
 80021d6:	68bb      	ldr	r3, [r7, #8]
 80021d8:	621a      	str	r2, [r3, #32]
 80021da:	e017      	b.n	800220c <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else if (ep->xfer_len_db == 0U)
 80021dc:	68bb      	ldr	r3, [r7, #8]
 80021de:	6a1b      	ldr	r3, [r3, #32]
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d108      	bne.n	80021f6 <HAL_PCD_EP_DB_Transmit+0x298>
        {
          len = TxPctSize;
 80021e4:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80021e8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_fill_db = 0U;
 80021ec:	68bb      	ldr	r3, [r7, #8]
 80021ee:	2200      	movs	r2, #0
 80021f0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 80021f4:	e00a      	b.n	800220c <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 80021f6:	68bb      	ldr	r3, [r7, #8]
 80021f8:	2200      	movs	r2, #0
 80021fa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 80021fe:	68bb      	ldr	r3, [r7, #8]
 8002200:	6a1b      	ldr	r3, [r3, #32]
 8002202:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db = 0U;
 8002206:	68bb      	ldr	r3, [r7, #8]
 8002208:	2200      	movs	r2, #0
 800220a:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800220c:	68bb      	ldr	r3, [r7, #8]
 800220e:	785b      	ldrb	r3, [r3, #1]
 8002210:	2b00      	cmp	r3, #0
 8002212:	d165      	bne.n	80022e0 <HAL_PCD_EP_DB_Transmit+0x382>
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002222:	b29b      	uxth	r3, r3
 8002224:	461a      	mov	r2, r3
 8002226:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002228:	4413      	add	r3, r2
 800222a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800222c:	68bb      	ldr	r3, [r7, #8]
 800222e:	781b      	ldrb	r3, [r3, #0]
 8002230:	011a      	lsls	r2, r3, #4
 8002232:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002234:	4413      	add	r3, r2
 8002236:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800223a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800223c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800223e:	881b      	ldrh	r3, [r3, #0]
 8002240:	b29b      	uxth	r3, r3
 8002242:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002246:	b29a      	uxth	r2, r3
 8002248:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800224a:	801a      	strh	r2, [r3, #0]
 800224c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002250:	2b3e      	cmp	r3, #62	@ 0x3e
 8002252:	d91d      	bls.n	8002290 <HAL_PCD_EP_DB_Transmit+0x332>
 8002254:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002258:	095b      	lsrs	r3, r3, #5
 800225a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800225c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002260:	f003 031f 	and.w	r3, r3, #31
 8002264:	2b00      	cmp	r3, #0
 8002266:	d102      	bne.n	800226e <HAL_PCD_EP_DB_Transmit+0x310>
 8002268:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800226a:	3b01      	subs	r3, #1
 800226c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800226e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002270:	881b      	ldrh	r3, [r3, #0]
 8002272:	b29a      	uxth	r2, r3
 8002274:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002276:	b29b      	uxth	r3, r3
 8002278:	029b      	lsls	r3, r3, #10
 800227a:	b29b      	uxth	r3, r3
 800227c:	4313      	orrs	r3, r2
 800227e:	b29b      	uxth	r3, r3
 8002280:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002284:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002288:	b29a      	uxth	r2, r3
 800228a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800228c:	801a      	strh	r2, [r3, #0]
 800228e:	e044      	b.n	800231a <HAL_PCD_EP_DB_Transmit+0x3bc>
 8002290:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002294:	2b00      	cmp	r3, #0
 8002296:	d10a      	bne.n	80022ae <HAL_PCD_EP_DB_Transmit+0x350>
 8002298:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800229a:	881b      	ldrh	r3, [r3, #0]
 800229c:	b29b      	uxth	r3, r3
 800229e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80022a2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80022a6:	b29a      	uxth	r2, r3
 80022a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80022aa:	801a      	strh	r2, [r3, #0]
 80022ac:	e035      	b.n	800231a <HAL_PCD_EP_DB_Transmit+0x3bc>
 80022ae:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80022b2:	085b      	lsrs	r3, r3, #1
 80022b4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80022b6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80022ba:	f003 0301 	and.w	r3, r3, #1
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d002      	beq.n	80022c8 <HAL_PCD_EP_DB_Transmit+0x36a>
 80022c2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80022c4:	3301      	adds	r3, #1
 80022c6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80022c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80022ca:	881b      	ldrh	r3, [r3, #0]
 80022cc:	b29a      	uxth	r2, r3
 80022ce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80022d0:	b29b      	uxth	r3, r3
 80022d2:	029b      	lsls	r3, r3, #10
 80022d4:	b29b      	uxth	r3, r3
 80022d6:	4313      	orrs	r3, r2
 80022d8:	b29a      	uxth	r2, r3
 80022da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80022dc:	801a      	strh	r2, [r3, #0]
 80022de:	e01c      	b.n	800231a <HAL_PCD_EP_DB_Transmit+0x3bc>
 80022e0:	68bb      	ldr	r3, [r7, #8]
 80022e2:	785b      	ldrb	r3, [r3, #1]
 80022e4:	2b01      	cmp	r3, #1
 80022e6:	d118      	bne.n	800231a <HAL_PCD_EP_DB_Transmit+0x3bc>
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	647b      	str	r3, [r7, #68]	@ 0x44
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80022f6:	b29b      	uxth	r3, r3
 80022f8:	461a      	mov	r2, r3
 80022fa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80022fc:	4413      	add	r3, r2
 80022fe:	647b      	str	r3, [r7, #68]	@ 0x44
 8002300:	68bb      	ldr	r3, [r7, #8]
 8002302:	781b      	ldrb	r3, [r3, #0]
 8002304:	011a      	lsls	r2, r3, #4
 8002306:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002308:	4413      	add	r3, r2
 800230a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800230e:	643b      	str	r3, [r7, #64]	@ 0x40
 8002310:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002314:	b29a      	uxth	r2, r3
 8002316:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002318:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	6818      	ldr	r0, [r3, #0]
 800231e:	68bb      	ldr	r3, [r7, #8]
 8002320:	6959      	ldr	r1, [r3, #20]
 8002322:	68bb      	ldr	r3, [r7, #8]
 8002324:	891a      	ldrh	r2, [r3, #8]
 8002326:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800232a:	b29b      	uxth	r3, r3
 800232c:	f004 f875 	bl	800641a <USB_WritePMA>
 8002330:	e1e2      	b.n	80026f8 <HAL_PCD_EP_DB_Transmit+0x79a>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800233a:	b29b      	uxth	r3, r3
 800233c:	461a      	mov	r2, r3
 800233e:	68bb      	ldr	r3, [r7, #8]
 8002340:	781b      	ldrb	r3, [r3, #0]
 8002342:	00db      	lsls	r3, r3, #3
 8002344:	4413      	add	r3, r2
 8002346:	3306      	adds	r3, #6
 8002348:	005b      	lsls	r3, r3, #1
 800234a:	68fa      	ldr	r2, [r7, #12]
 800234c:	6812      	ldr	r2, [r2, #0]
 800234e:	4413      	add	r3, r2
 8002350:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002354:	881b      	ldrh	r3, [r3, #0]
 8002356:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800235a:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86

    if (ep->xfer_len >= TxPctSize)
 800235e:	68bb      	ldr	r3, [r7, #8]
 8002360:	699a      	ldr	r2, [r3, #24]
 8002362:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8002366:	429a      	cmp	r2, r3
 8002368:	d307      	bcc.n	800237a <HAL_PCD_EP_DB_Transmit+0x41c>
    {
      ep->xfer_len -= TxPctSize;
 800236a:	68bb      	ldr	r3, [r7, #8]
 800236c:	699a      	ldr	r2, [r3, #24]
 800236e:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8002372:	1ad2      	subs	r2, r2, r3
 8002374:	68bb      	ldr	r3, [r7, #8]
 8002376:	619a      	str	r2, [r3, #24]
 8002378:	e002      	b.n	8002380 <HAL_PCD_EP_DB_Transmit+0x422>
    }
    else
    {
      ep->xfer_len = 0U;
 800237a:	68bb      	ldr	r3, [r7, #8]
 800237c:	2200      	movs	r2, #0
 800237e:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8002380:	68bb      	ldr	r3, [r7, #8]
 8002382:	699b      	ldr	r3, [r3, #24]
 8002384:	2b00      	cmp	r3, #0
 8002386:	f040 80c0 	bne.w	800250a <HAL_PCD_EP_DB_Transmit+0x5ac>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800238a:	68bb      	ldr	r3, [r7, #8]
 800238c:	785b      	ldrb	r3, [r3, #1]
 800238e:	2b00      	cmp	r3, #0
 8002390:	d126      	bne.n	80023e0 <HAL_PCD_EP_DB_Transmit+0x482>
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80023a0:	b29b      	uxth	r3, r3
 80023a2:	461a      	mov	r2, r3
 80023a4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80023a6:	4413      	add	r3, r2
 80023a8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80023aa:	68bb      	ldr	r3, [r7, #8]
 80023ac:	781b      	ldrb	r3, [r3, #0]
 80023ae:	011a      	lsls	r2, r3, #4
 80023b0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80023b2:	4413      	add	r3, r2
 80023b4:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80023b8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80023ba:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80023bc:	881b      	ldrh	r3, [r3, #0]
 80023be:	b29b      	uxth	r3, r3
 80023c0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80023c4:	b29a      	uxth	r2, r3
 80023c6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80023c8:	801a      	strh	r2, [r3, #0]
 80023ca:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80023cc:	881b      	ldrh	r3, [r3, #0]
 80023ce:	b29b      	uxth	r3, r3
 80023d0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80023d4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80023d8:	b29a      	uxth	r2, r3
 80023da:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80023dc:	801a      	strh	r2, [r3, #0]
 80023de:	e01a      	b.n	8002416 <HAL_PCD_EP_DB_Transmit+0x4b8>
 80023e0:	68bb      	ldr	r3, [r7, #8]
 80023e2:	785b      	ldrb	r3, [r3, #1]
 80023e4:	2b01      	cmp	r3, #1
 80023e6:	d116      	bne.n	8002416 <HAL_PCD_EP_DB_Transmit+0x4b8>
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	667b      	str	r3, [r7, #100]	@ 0x64
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80023f6:	b29b      	uxth	r3, r3
 80023f8:	461a      	mov	r2, r3
 80023fa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80023fc:	4413      	add	r3, r2
 80023fe:	667b      	str	r3, [r7, #100]	@ 0x64
 8002400:	68bb      	ldr	r3, [r7, #8]
 8002402:	781b      	ldrb	r3, [r3, #0]
 8002404:	011a      	lsls	r2, r3, #4
 8002406:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002408:	4413      	add	r3, r2
 800240a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800240e:	663b      	str	r3, [r7, #96]	@ 0x60
 8002410:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002412:	2200      	movs	r2, #0
 8002414:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	677b      	str	r3, [r7, #116]	@ 0x74
 800241c:	68bb      	ldr	r3, [r7, #8]
 800241e:	785b      	ldrb	r3, [r3, #1]
 8002420:	2b00      	cmp	r3, #0
 8002422:	d12b      	bne.n	800247c <HAL_PCD_EP_DB_Transmit+0x51e>
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002432:	b29b      	uxth	r3, r3
 8002434:	461a      	mov	r2, r3
 8002436:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002438:	4413      	add	r3, r2
 800243a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800243c:	68bb      	ldr	r3, [r7, #8]
 800243e:	781b      	ldrb	r3, [r3, #0]
 8002440:	011a      	lsls	r2, r3, #4
 8002442:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002444:	4413      	add	r3, r2
 8002446:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800244a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800244e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002452:	881b      	ldrh	r3, [r3, #0]
 8002454:	b29b      	uxth	r3, r3
 8002456:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800245a:	b29a      	uxth	r2, r3
 800245c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002460:	801a      	strh	r2, [r3, #0]
 8002462:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002466:	881b      	ldrh	r3, [r3, #0]
 8002468:	b29b      	uxth	r3, r3
 800246a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800246e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002472:	b29a      	uxth	r2, r3
 8002474:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002478:	801a      	strh	r2, [r3, #0]
 800247a:	e017      	b.n	80024ac <HAL_PCD_EP_DB_Transmit+0x54e>
 800247c:	68bb      	ldr	r3, [r7, #8]
 800247e:	785b      	ldrb	r3, [r3, #1]
 8002480:	2b01      	cmp	r3, #1
 8002482:	d113      	bne.n	80024ac <HAL_PCD_EP_DB_Transmit+0x54e>
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800248c:	b29b      	uxth	r3, r3
 800248e:	461a      	mov	r2, r3
 8002490:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002492:	4413      	add	r3, r2
 8002494:	677b      	str	r3, [r7, #116]	@ 0x74
 8002496:	68bb      	ldr	r3, [r7, #8]
 8002498:	781b      	ldrb	r3, [r3, #0]
 800249a:	011a      	lsls	r2, r3, #4
 800249c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800249e:	4413      	add	r3, r2
 80024a0:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80024a4:	673b      	str	r3, [r7, #112]	@ 0x70
 80024a6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80024a8:	2200      	movs	r2, #0
 80024aa:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80024ac:	68bb      	ldr	r3, [r7, #8]
 80024ae:	781b      	ldrb	r3, [r3, #0]
 80024b0:	4619      	mov	r1, r3
 80024b2:	68f8      	ldr	r0, [r7, #12]
 80024b4:	f005 fda1 	bl	8007ffa <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80024b8:	88fb      	ldrh	r3, [r7, #6]
 80024ba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80024be:	2b00      	cmp	r3, #0
 80024c0:	f040 811a 	bne.w	80026f8 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	461a      	mov	r2, r3
 80024ca:	68bb      	ldr	r3, [r7, #8]
 80024cc:	781b      	ldrb	r3, [r3, #0]
 80024ce:	009b      	lsls	r3, r3, #2
 80024d0:	4413      	add	r3, r2
 80024d2:	881b      	ldrh	r3, [r3, #0]
 80024d4:	b29b      	uxth	r3, r3
 80024d6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80024da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80024de:	f8a7 3088 	strh.w	r3, [r7, #136]	@ 0x88
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	461a      	mov	r2, r3
 80024e8:	68bb      	ldr	r3, [r7, #8]
 80024ea:	781b      	ldrb	r3, [r3, #0]
 80024ec:	009b      	lsls	r3, r3, #2
 80024ee:	441a      	add	r2, r3
 80024f0:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 80024f4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80024f8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80024fc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002500:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002504:	b29b      	uxth	r3, r3
 8002506:	8013      	strh	r3, [r2, #0]
 8002508:	e0f6      	b.n	80026f8 <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800250a:	88fb      	ldrh	r3, [r7, #6]
 800250c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002510:	2b00      	cmp	r3, #0
 8002512:	d121      	bne.n	8002558 <HAL_PCD_EP_DB_Transmit+0x5fa>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	461a      	mov	r2, r3
 800251a:	68bb      	ldr	r3, [r7, #8]
 800251c:	781b      	ldrb	r3, [r3, #0]
 800251e:	009b      	lsls	r3, r3, #2
 8002520:	4413      	add	r3, r2
 8002522:	881b      	ldrh	r3, [r3, #0]
 8002524:	b29b      	uxth	r3, r3
 8002526:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800252a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800252e:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	461a      	mov	r2, r3
 8002538:	68bb      	ldr	r3, [r7, #8]
 800253a:	781b      	ldrb	r3, [r3, #0]
 800253c:	009b      	lsls	r3, r3, #2
 800253e:	441a      	add	r2, r3
 8002540:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8002544:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002548:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800254c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002550:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002554:	b29b      	uxth	r3, r3
 8002556:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8002558:	68bb      	ldr	r3, [r7, #8]
 800255a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800255e:	2b01      	cmp	r3, #1
 8002560:	f040 80ca 	bne.w	80026f8 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 8002564:	68bb      	ldr	r3, [r7, #8]
 8002566:	695a      	ldr	r2, [r3, #20]
 8002568:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800256c:	441a      	add	r2, r3
 800256e:	68bb      	ldr	r3, [r7, #8]
 8002570:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8002572:	68bb      	ldr	r3, [r7, #8]
 8002574:	69da      	ldr	r2, [r3, #28]
 8002576:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800257a:	441a      	add	r2, r3
 800257c:	68bb      	ldr	r3, [r7, #8]
 800257e:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8002580:	68bb      	ldr	r3, [r7, #8]
 8002582:	6a1a      	ldr	r2, [r3, #32]
 8002584:	68bb      	ldr	r3, [r7, #8]
 8002586:	691b      	ldr	r3, [r3, #16]
 8002588:	429a      	cmp	r2, r3
 800258a:	d30b      	bcc.n	80025a4 <HAL_PCD_EP_DB_Transmit+0x646>
        {
          len = ep->maxpacket;
 800258c:	68bb      	ldr	r3, [r7, #8]
 800258e:	691b      	ldr	r3, [r3, #16]
 8002590:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db -= len;
 8002594:	68bb      	ldr	r3, [r7, #8]
 8002596:	6a1a      	ldr	r2, [r3, #32]
 8002598:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800259c:	1ad2      	subs	r2, r2, r3
 800259e:	68bb      	ldr	r3, [r7, #8]
 80025a0:	621a      	str	r2, [r3, #32]
 80025a2:	e017      	b.n	80025d4 <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else if (ep->xfer_len_db == 0U)
 80025a4:	68bb      	ldr	r3, [r7, #8]
 80025a6:	6a1b      	ldr	r3, [r3, #32]
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d108      	bne.n	80025be <HAL_PCD_EP_DB_Transmit+0x660>
        {
          len = TxPctSize;
 80025ac:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80025b0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_fill_db = 0U;
 80025b4:	68bb      	ldr	r3, [r7, #8]
 80025b6:	2200      	movs	r2, #0
 80025b8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 80025bc:	e00a      	b.n	80025d4 <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else
        {
          len = ep->xfer_len_db;
 80025be:	68bb      	ldr	r3, [r7, #8]
 80025c0:	6a1b      	ldr	r3, [r3, #32]
 80025c2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db = 0U;
 80025c6:	68bb      	ldr	r3, [r7, #8]
 80025c8:	2200      	movs	r2, #0
 80025ca:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 80025cc:	68bb      	ldr	r3, [r7, #8]
 80025ce:	2200      	movs	r2, #0
 80025d0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	657b      	str	r3, [r7, #84]	@ 0x54
 80025da:	68bb      	ldr	r3, [r7, #8]
 80025dc:	785b      	ldrb	r3, [r3, #1]
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d165      	bne.n	80026ae <HAL_PCD_EP_DB_Transmit+0x750>
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80025f0:	b29b      	uxth	r3, r3
 80025f2:	461a      	mov	r2, r3
 80025f4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80025f6:	4413      	add	r3, r2
 80025f8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80025fa:	68bb      	ldr	r3, [r7, #8]
 80025fc:	781b      	ldrb	r3, [r3, #0]
 80025fe:	011a      	lsls	r2, r3, #4
 8002600:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002602:	4413      	add	r3, r2
 8002604:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8002608:	65bb      	str	r3, [r7, #88]	@ 0x58
 800260a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800260c:	881b      	ldrh	r3, [r3, #0]
 800260e:	b29b      	uxth	r3, r3
 8002610:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002614:	b29a      	uxth	r2, r3
 8002616:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002618:	801a      	strh	r2, [r3, #0]
 800261a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800261e:	2b3e      	cmp	r3, #62	@ 0x3e
 8002620:	d91d      	bls.n	800265e <HAL_PCD_EP_DB_Transmit+0x700>
 8002622:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002626:	095b      	lsrs	r3, r3, #5
 8002628:	66bb      	str	r3, [r7, #104]	@ 0x68
 800262a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800262e:	f003 031f 	and.w	r3, r3, #31
 8002632:	2b00      	cmp	r3, #0
 8002634:	d102      	bne.n	800263c <HAL_PCD_EP_DB_Transmit+0x6de>
 8002636:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002638:	3b01      	subs	r3, #1
 800263a:	66bb      	str	r3, [r7, #104]	@ 0x68
 800263c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800263e:	881b      	ldrh	r3, [r3, #0]
 8002640:	b29a      	uxth	r2, r3
 8002642:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002644:	b29b      	uxth	r3, r3
 8002646:	029b      	lsls	r3, r3, #10
 8002648:	b29b      	uxth	r3, r3
 800264a:	4313      	orrs	r3, r2
 800264c:	b29b      	uxth	r3, r3
 800264e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002652:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002656:	b29a      	uxth	r2, r3
 8002658:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800265a:	801a      	strh	r2, [r3, #0]
 800265c:	e041      	b.n	80026e2 <HAL_PCD_EP_DB_Transmit+0x784>
 800265e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002662:	2b00      	cmp	r3, #0
 8002664:	d10a      	bne.n	800267c <HAL_PCD_EP_DB_Transmit+0x71e>
 8002666:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002668:	881b      	ldrh	r3, [r3, #0]
 800266a:	b29b      	uxth	r3, r3
 800266c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002670:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002674:	b29a      	uxth	r2, r3
 8002676:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002678:	801a      	strh	r2, [r3, #0]
 800267a:	e032      	b.n	80026e2 <HAL_PCD_EP_DB_Transmit+0x784>
 800267c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002680:	085b      	lsrs	r3, r3, #1
 8002682:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002684:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002688:	f003 0301 	and.w	r3, r3, #1
 800268c:	2b00      	cmp	r3, #0
 800268e:	d002      	beq.n	8002696 <HAL_PCD_EP_DB_Transmit+0x738>
 8002690:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002692:	3301      	adds	r3, #1
 8002694:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002696:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002698:	881b      	ldrh	r3, [r3, #0]
 800269a:	b29a      	uxth	r2, r3
 800269c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800269e:	b29b      	uxth	r3, r3
 80026a0:	029b      	lsls	r3, r3, #10
 80026a2:	b29b      	uxth	r3, r3
 80026a4:	4313      	orrs	r3, r2
 80026a6:	b29a      	uxth	r2, r3
 80026a8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80026aa:	801a      	strh	r2, [r3, #0]
 80026ac:	e019      	b.n	80026e2 <HAL_PCD_EP_DB_Transmit+0x784>
 80026ae:	68bb      	ldr	r3, [r7, #8]
 80026b0:	785b      	ldrb	r3, [r3, #1]
 80026b2:	2b01      	cmp	r3, #1
 80026b4:	d115      	bne.n	80026e2 <HAL_PCD_EP_DB_Transmit+0x784>
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80026be:	b29b      	uxth	r3, r3
 80026c0:	461a      	mov	r2, r3
 80026c2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80026c4:	4413      	add	r3, r2
 80026c6:	657b      	str	r3, [r7, #84]	@ 0x54
 80026c8:	68bb      	ldr	r3, [r7, #8]
 80026ca:	781b      	ldrb	r3, [r3, #0]
 80026cc:	011a      	lsls	r2, r3, #4
 80026ce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80026d0:	4413      	add	r3, r2
 80026d2:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80026d6:	653b      	str	r3, [r7, #80]	@ 0x50
 80026d8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80026dc:	b29a      	uxth	r2, r3
 80026de:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80026e0:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	6818      	ldr	r0, [r3, #0]
 80026e6:	68bb      	ldr	r3, [r7, #8]
 80026e8:	6959      	ldr	r1, [r3, #20]
 80026ea:	68bb      	ldr	r3, [r7, #8]
 80026ec:	895a      	ldrh	r2, [r3, #10]
 80026ee:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80026f2:	b29b      	uxth	r3, r3
 80026f4:	f003 fe91 	bl	800641a <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	461a      	mov	r2, r3
 80026fe:	68bb      	ldr	r3, [r7, #8]
 8002700:	781b      	ldrb	r3, [r3, #0]
 8002702:	009b      	lsls	r3, r3, #2
 8002704:	4413      	add	r3, r2
 8002706:	881b      	ldrh	r3, [r3, #0]
 8002708:	b29b      	uxth	r3, r3
 800270a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800270e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002712:	82bb      	strh	r3, [r7, #20]
 8002714:	8abb      	ldrh	r3, [r7, #20]
 8002716:	f083 0310 	eor.w	r3, r3, #16
 800271a:	82bb      	strh	r3, [r7, #20]
 800271c:	8abb      	ldrh	r3, [r7, #20]
 800271e:	f083 0320 	eor.w	r3, r3, #32
 8002722:	82bb      	strh	r3, [r7, #20]
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	461a      	mov	r2, r3
 800272a:	68bb      	ldr	r3, [r7, #8]
 800272c:	781b      	ldrb	r3, [r3, #0]
 800272e:	009b      	lsls	r3, r3, #2
 8002730:	441a      	add	r2, r3
 8002732:	8abb      	ldrh	r3, [r7, #20]
 8002734:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002738:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800273c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002740:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002744:	b29b      	uxth	r3, r3
 8002746:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8002748:	2300      	movs	r3, #0
}
 800274a:	4618      	mov	r0, r3
 800274c:	3790      	adds	r7, #144	@ 0x90
 800274e:	46bd      	mov	sp, r7
 8002750:	bd80      	pop	{r7, pc}

08002752 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8002752:	b480      	push	{r7}
 8002754:	b087      	sub	sp, #28
 8002756:	af00      	add	r7, sp, #0
 8002758:	60f8      	str	r0, [r7, #12]
 800275a:	607b      	str	r3, [r7, #4]
 800275c:	460b      	mov	r3, r1
 800275e:	817b      	strh	r3, [r7, #10]
 8002760:	4613      	mov	r3, r2
 8002762:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8002764:	897b      	ldrh	r3, [r7, #10]
 8002766:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800276a:	b29b      	uxth	r3, r3
 800276c:	2b00      	cmp	r3, #0
 800276e:	d00b      	beq.n	8002788 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002770:	897b      	ldrh	r3, [r7, #10]
 8002772:	f003 0207 	and.w	r2, r3, #7
 8002776:	4613      	mov	r3, r2
 8002778:	009b      	lsls	r3, r3, #2
 800277a:	4413      	add	r3, r2
 800277c:	00db      	lsls	r3, r3, #3
 800277e:	3310      	adds	r3, #16
 8002780:	68fa      	ldr	r2, [r7, #12]
 8002782:	4413      	add	r3, r2
 8002784:	617b      	str	r3, [r7, #20]
 8002786:	e009      	b.n	800279c <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002788:	897a      	ldrh	r2, [r7, #10]
 800278a:	4613      	mov	r3, r2
 800278c:	009b      	lsls	r3, r3, #2
 800278e:	4413      	add	r3, r2
 8002790:	00db      	lsls	r3, r3, #3
 8002792:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002796:	68fa      	ldr	r2, [r7, #12]
 8002798:	4413      	add	r3, r2
 800279a:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 800279c:	893b      	ldrh	r3, [r7, #8]
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d107      	bne.n	80027b2 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 80027a2:	697b      	ldr	r3, [r7, #20]
 80027a4:	2200      	movs	r2, #0
 80027a6:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	b29a      	uxth	r2, r3
 80027ac:	697b      	ldr	r3, [r7, #20]
 80027ae:	80da      	strh	r2, [r3, #6]
 80027b0:	e00b      	b.n	80027ca <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 80027b2:	697b      	ldr	r3, [r7, #20]
 80027b4:	2201      	movs	r2, #1
 80027b6:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	b29a      	uxth	r2, r3
 80027bc:	697b      	ldr	r3, [r7, #20]
 80027be:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	0c1b      	lsrs	r3, r3, #16
 80027c4:	b29a      	uxth	r2, r3
 80027c6:	697b      	ldr	r3, [r7, #20]
 80027c8:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 80027ca:	2300      	movs	r3, #0
}
 80027cc:	4618      	mov	r0, r3
 80027ce:	371c      	adds	r7, #28
 80027d0:	46bd      	mov	sp, r7
 80027d2:	bc80      	pop	{r7}
 80027d4:	4770      	bx	lr
	...

080027d8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	b086      	sub	sp, #24
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d101      	bne.n	80027ea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80027e6:	2301      	movs	r3, #1
 80027e8:	e272      	b.n	8002cd0 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	f003 0301 	and.w	r3, r3, #1
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	f000 8087 	beq.w	8002906 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80027f8:	4b92      	ldr	r3, [pc, #584]	@ (8002a44 <HAL_RCC_OscConfig+0x26c>)
 80027fa:	685b      	ldr	r3, [r3, #4]
 80027fc:	f003 030c 	and.w	r3, r3, #12
 8002800:	2b04      	cmp	r3, #4
 8002802:	d00c      	beq.n	800281e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002804:	4b8f      	ldr	r3, [pc, #572]	@ (8002a44 <HAL_RCC_OscConfig+0x26c>)
 8002806:	685b      	ldr	r3, [r3, #4]
 8002808:	f003 030c 	and.w	r3, r3, #12
 800280c:	2b08      	cmp	r3, #8
 800280e:	d112      	bne.n	8002836 <HAL_RCC_OscConfig+0x5e>
 8002810:	4b8c      	ldr	r3, [pc, #560]	@ (8002a44 <HAL_RCC_OscConfig+0x26c>)
 8002812:	685b      	ldr	r3, [r3, #4]
 8002814:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002818:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800281c:	d10b      	bne.n	8002836 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800281e:	4b89      	ldr	r3, [pc, #548]	@ (8002a44 <HAL_RCC_OscConfig+0x26c>)
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002826:	2b00      	cmp	r3, #0
 8002828:	d06c      	beq.n	8002904 <HAL_RCC_OscConfig+0x12c>
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	685b      	ldr	r3, [r3, #4]
 800282e:	2b00      	cmp	r3, #0
 8002830:	d168      	bne.n	8002904 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002832:	2301      	movs	r3, #1
 8002834:	e24c      	b.n	8002cd0 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	685b      	ldr	r3, [r3, #4]
 800283a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800283e:	d106      	bne.n	800284e <HAL_RCC_OscConfig+0x76>
 8002840:	4b80      	ldr	r3, [pc, #512]	@ (8002a44 <HAL_RCC_OscConfig+0x26c>)
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	4a7f      	ldr	r2, [pc, #508]	@ (8002a44 <HAL_RCC_OscConfig+0x26c>)
 8002846:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800284a:	6013      	str	r3, [r2, #0]
 800284c:	e02e      	b.n	80028ac <HAL_RCC_OscConfig+0xd4>
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	685b      	ldr	r3, [r3, #4]
 8002852:	2b00      	cmp	r3, #0
 8002854:	d10c      	bne.n	8002870 <HAL_RCC_OscConfig+0x98>
 8002856:	4b7b      	ldr	r3, [pc, #492]	@ (8002a44 <HAL_RCC_OscConfig+0x26c>)
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	4a7a      	ldr	r2, [pc, #488]	@ (8002a44 <HAL_RCC_OscConfig+0x26c>)
 800285c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002860:	6013      	str	r3, [r2, #0]
 8002862:	4b78      	ldr	r3, [pc, #480]	@ (8002a44 <HAL_RCC_OscConfig+0x26c>)
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	4a77      	ldr	r2, [pc, #476]	@ (8002a44 <HAL_RCC_OscConfig+0x26c>)
 8002868:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800286c:	6013      	str	r3, [r2, #0]
 800286e:	e01d      	b.n	80028ac <HAL_RCC_OscConfig+0xd4>
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	685b      	ldr	r3, [r3, #4]
 8002874:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002878:	d10c      	bne.n	8002894 <HAL_RCC_OscConfig+0xbc>
 800287a:	4b72      	ldr	r3, [pc, #456]	@ (8002a44 <HAL_RCC_OscConfig+0x26c>)
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	4a71      	ldr	r2, [pc, #452]	@ (8002a44 <HAL_RCC_OscConfig+0x26c>)
 8002880:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002884:	6013      	str	r3, [r2, #0]
 8002886:	4b6f      	ldr	r3, [pc, #444]	@ (8002a44 <HAL_RCC_OscConfig+0x26c>)
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	4a6e      	ldr	r2, [pc, #440]	@ (8002a44 <HAL_RCC_OscConfig+0x26c>)
 800288c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002890:	6013      	str	r3, [r2, #0]
 8002892:	e00b      	b.n	80028ac <HAL_RCC_OscConfig+0xd4>
 8002894:	4b6b      	ldr	r3, [pc, #428]	@ (8002a44 <HAL_RCC_OscConfig+0x26c>)
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	4a6a      	ldr	r2, [pc, #424]	@ (8002a44 <HAL_RCC_OscConfig+0x26c>)
 800289a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800289e:	6013      	str	r3, [r2, #0]
 80028a0:	4b68      	ldr	r3, [pc, #416]	@ (8002a44 <HAL_RCC_OscConfig+0x26c>)
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	4a67      	ldr	r2, [pc, #412]	@ (8002a44 <HAL_RCC_OscConfig+0x26c>)
 80028a6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80028aa:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	685b      	ldr	r3, [r3, #4]
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d013      	beq.n	80028dc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028b4:	f7fd ff62 	bl	800077c <HAL_GetTick>
 80028b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028ba:	e008      	b.n	80028ce <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80028bc:	f7fd ff5e 	bl	800077c <HAL_GetTick>
 80028c0:	4602      	mov	r2, r0
 80028c2:	693b      	ldr	r3, [r7, #16]
 80028c4:	1ad3      	subs	r3, r2, r3
 80028c6:	2b64      	cmp	r3, #100	@ 0x64
 80028c8:	d901      	bls.n	80028ce <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80028ca:	2303      	movs	r3, #3
 80028cc:	e200      	b.n	8002cd0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028ce:	4b5d      	ldr	r3, [pc, #372]	@ (8002a44 <HAL_RCC_OscConfig+0x26c>)
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d0f0      	beq.n	80028bc <HAL_RCC_OscConfig+0xe4>
 80028da:	e014      	b.n	8002906 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028dc:	f7fd ff4e 	bl	800077c <HAL_GetTick>
 80028e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80028e2:	e008      	b.n	80028f6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80028e4:	f7fd ff4a 	bl	800077c <HAL_GetTick>
 80028e8:	4602      	mov	r2, r0
 80028ea:	693b      	ldr	r3, [r7, #16]
 80028ec:	1ad3      	subs	r3, r2, r3
 80028ee:	2b64      	cmp	r3, #100	@ 0x64
 80028f0:	d901      	bls.n	80028f6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80028f2:	2303      	movs	r3, #3
 80028f4:	e1ec      	b.n	8002cd0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80028f6:	4b53      	ldr	r3, [pc, #332]	@ (8002a44 <HAL_RCC_OscConfig+0x26c>)
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d1f0      	bne.n	80028e4 <HAL_RCC_OscConfig+0x10c>
 8002902:	e000      	b.n	8002906 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002904:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	f003 0302 	and.w	r3, r3, #2
 800290e:	2b00      	cmp	r3, #0
 8002910:	d063      	beq.n	80029da <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002912:	4b4c      	ldr	r3, [pc, #304]	@ (8002a44 <HAL_RCC_OscConfig+0x26c>)
 8002914:	685b      	ldr	r3, [r3, #4]
 8002916:	f003 030c 	and.w	r3, r3, #12
 800291a:	2b00      	cmp	r3, #0
 800291c:	d00b      	beq.n	8002936 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800291e:	4b49      	ldr	r3, [pc, #292]	@ (8002a44 <HAL_RCC_OscConfig+0x26c>)
 8002920:	685b      	ldr	r3, [r3, #4]
 8002922:	f003 030c 	and.w	r3, r3, #12
 8002926:	2b08      	cmp	r3, #8
 8002928:	d11c      	bne.n	8002964 <HAL_RCC_OscConfig+0x18c>
 800292a:	4b46      	ldr	r3, [pc, #280]	@ (8002a44 <HAL_RCC_OscConfig+0x26c>)
 800292c:	685b      	ldr	r3, [r3, #4]
 800292e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002932:	2b00      	cmp	r3, #0
 8002934:	d116      	bne.n	8002964 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002936:	4b43      	ldr	r3, [pc, #268]	@ (8002a44 <HAL_RCC_OscConfig+0x26c>)
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f003 0302 	and.w	r3, r3, #2
 800293e:	2b00      	cmp	r3, #0
 8002940:	d005      	beq.n	800294e <HAL_RCC_OscConfig+0x176>
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	691b      	ldr	r3, [r3, #16]
 8002946:	2b01      	cmp	r3, #1
 8002948:	d001      	beq.n	800294e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800294a:	2301      	movs	r3, #1
 800294c:	e1c0      	b.n	8002cd0 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800294e:	4b3d      	ldr	r3, [pc, #244]	@ (8002a44 <HAL_RCC_OscConfig+0x26c>)
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	695b      	ldr	r3, [r3, #20]
 800295a:	00db      	lsls	r3, r3, #3
 800295c:	4939      	ldr	r1, [pc, #228]	@ (8002a44 <HAL_RCC_OscConfig+0x26c>)
 800295e:	4313      	orrs	r3, r2
 8002960:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002962:	e03a      	b.n	80029da <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	691b      	ldr	r3, [r3, #16]
 8002968:	2b00      	cmp	r3, #0
 800296a:	d020      	beq.n	80029ae <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800296c:	4b36      	ldr	r3, [pc, #216]	@ (8002a48 <HAL_RCC_OscConfig+0x270>)
 800296e:	2201      	movs	r2, #1
 8002970:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002972:	f7fd ff03 	bl	800077c <HAL_GetTick>
 8002976:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002978:	e008      	b.n	800298c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800297a:	f7fd feff 	bl	800077c <HAL_GetTick>
 800297e:	4602      	mov	r2, r0
 8002980:	693b      	ldr	r3, [r7, #16]
 8002982:	1ad3      	subs	r3, r2, r3
 8002984:	2b02      	cmp	r3, #2
 8002986:	d901      	bls.n	800298c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002988:	2303      	movs	r3, #3
 800298a:	e1a1      	b.n	8002cd0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800298c:	4b2d      	ldr	r3, [pc, #180]	@ (8002a44 <HAL_RCC_OscConfig+0x26c>)
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	f003 0302 	and.w	r3, r3, #2
 8002994:	2b00      	cmp	r3, #0
 8002996:	d0f0      	beq.n	800297a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002998:	4b2a      	ldr	r3, [pc, #168]	@ (8002a44 <HAL_RCC_OscConfig+0x26c>)
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	695b      	ldr	r3, [r3, #20]
 80029a4:	00db      	lsls	r3, r3, #3
 80029a6:	4927      	ldr	r1, [pc, #156]	@ (8002a44 <HAL_RCC_OscConfig+0x26c>)
 80029a8:	4313      	orrs	r3, r2
 80029aa:	600b      	str	r3, [r1, #0]
 80029ac:	e015      	b.n	80029da <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80029ae:	4b26      	ldr	r3, [pc, #152]	@ (8002a48 <HAL_RCC_OscConfig+0x270>)
 80029b0:	2200      	movs	r2, #0
 80029b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029b4:	f7fd fee2 	bl	800077c <HAL_GetTick>
 80029b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80029ba:	e008      	b.n	80029ce <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80029bc:	f7fd fede 	bl	800077c <HAL_GetTick>
 80029c0:	4602      	mov	r2, r0
 80029c2:	693b      	ldr	r3, [r7, #16]
 80029c4:	1ad3      	subs	r3, r2, r3
 80029c6:	2b02      	cmp	r3, #2
 80029c8:	d901      	bls.n	80029ce <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80029ca:	2303      	movs	r3, #3
 80029cc:	e180      	b.n	8002cd0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80029ce:	4b1d      	ldr	r3, [pc, #116]	@ (8002a44 <HAL_RCC_OscConfig+0x26c>)
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f003 0302 	and.w	r3, r3, #2
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d1f0      	bne.n	80029bc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f003 0308 	and.w	r3, r3, #8
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d03a      	beq.n	8002a5c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	699b      	ldr	r3, [r3, #24]
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d019      	beq.n	8002a22 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80029ee:	4b17      	ldr	r3, [pc, #92]	@ (8002a4c <HAL_RCC_OscConfig+0x274>)
 80029f0:	2201      	movs	r2, #1
 80029f2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029f4:	f7fd fec2 	bl	800077c <HAL_GetTick>
 80029f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80029fa:	e008      	b.n	8002a0e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80029fc:	f7fd febe 	bl	800077c <HAL_GetTick>
 8002a00:	4602      	mov	r2, r0
 8002a02:	693b      	ldr	r3, [r7, #16]
 8002a04:	1ad3      	subs	r3, r2, r3
 8002a06:	2b02      	cmp	r3, #2
 8002a08:	d901      	bls.n	8002a0e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002a0a:	2303      	movs	r3, #3
 8002a0c:	e160      	b.n	8002cd0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a0e:	4b0d      	ldr	r3, [pc, #52]	@ (8002a44 <HAL_RCC_OscConfig+0x26c>)
 8002a10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a12:	f003 0302 	and.w	r3, r3, #2
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d0f0      	beq.n	80029fc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002a1a:	2001      	movs	r0, #1
 8002a1c:	f000 fa9c 	bl	8002f58 <RCC_Delay>
 8002a20:	e01c      	b.n	8002a5c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002a22:	4b0a      	ldr	r3, [pc, #40]	@ (8002a4c <HAL_RCC_OscConfig+0x274>)
 8002a24:	2200      	movs	r2, #0
 8002a26:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a28:	f7fd fea8 	bl	800077c <HAL_GetTick>
 8002a2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a2e:	e00f      	b.n	8002a50 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a30:	f7fd fea4 	bl	800077c <HAL_GetTick>
 8002a34:	4602      	mov	r2, r0
 8002a36:	693b      	ldr	r3, [r7, #16]
 8002a38:	1ad3      	subs	r3, r2, r3
 8002a3a:	2b02      	cmp	r3, #2
 8002a3c:	d908      	bls.n	8002a50 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002a3e:	2303      	movs	r3, #3
 8002a40:	e146      	b.n	8002cd0 <HAL_RCC_OscConfig+0x4f8>
 8002a42:	bf00      	nop
 8002a44:	40021000 	.word	0x40021000
 8002a48:	42420000 	.word	0x42420000
 8002a4c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a50:	4b92      	ldr	r3, [pc, #584]	@ (8002c9c <HAL_RCC_OscConfig+0x4c4>)
 8002a52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a54:	f003 0302 	and.w	r3, r3, #2
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d1e9      	bne.n	8002a30 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	f003 0304 	and.w	r3, r3, #4
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	f000 80a6 	beq.w	8002bb6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a6a:	2300      	movs	r3, #0
 8002a6c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002a6e:	4b8b      	ldr	r3, [pc, #556]	@ (8002c9c <HAL_RCC_OscConfig+0x4c4>)
 8002a70:	69db      	ldr	r3, [r3, #28]
 8002a72:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d10d      	bne.n	8002a96 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a7a:	4b88      	ldr	r3, [pc, #544]	@ (8002c9c <HAL_RCC_OscConfig+0x4c4>)
 8002a7c:	69db      	ldr	r3, [r3, #28]
 8002a7e:	4a87      	ldr	r2, [pc, #540]	@ (8002c9c <HAL_RCC_OscConfig+0x4c4>)
 8002a80:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002a84:	61d3      	str	r3, [r2, #28]
 8002a86:	4b85      	ldr	r3, [pc, #532]	@ (8002c9c <HAL_RCC_OscConfig+0x4c4>)
 8002a88:	69db      	ldr	r3, [r3, #28]
 8002a8a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a8e:	60bb      	str	r3, [r7, #8]
 8002a90:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002a92:	2301      	movs	r3, #1
 8002a94:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a96:	4b82      	ldr	r3, [pc, #520]	@ (8002ca0 <HAL_RCC_OscConfig+0x4c8>)
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d118      	bne.n	8002ad4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002aa2:	4b7f      	ldr	r3, [pc, #508]	@ (8002ca0 <HAL_RCC_OscConfig+0x4c8>)
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	4a7e      	ldr	r2, [pc, #504]	@ (8002ca0 <HAL_RCC_OscConfig+0x4c8>)
 8002aa8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002aac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002aae:	f7fd fe65 	bl	800077c <HAL_GetTick>
 8002ab2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ab4:	e008      	b.n	8002ac8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ab6:	f7fd fe61 	bl	800077c <HAL_GetTick>
 8002aba:	4602      	mov	r2, r0
 8002abc:	693b      	ldr	r3, [r7, #16]
 8002abe:	1ad3      	subs	r3, r2, r3
 8002ac0:	2b64      	cmp	r3, #100	@ 0x64
 8002ac2:	d901      	bls.n	8002ac8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002ac4:	2303      	movs	r3, #3
 8002ac6:	e103      	b.n	8002cd0 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ac8:	4b75      	ldr	r3, [pc, #468]	@ (8002ca0 <HAL_RCC_OscConfig+0x4c8>)
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d0f0      	beq.n	8002ab6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	68db      	ldr	r3, [r3, #12]
 8002ad8:	2b01      	cmp	r3, #1
 8002ada:	d106      	bne.n	8002aea <HAL_RCC_OscConfig+0x312>
 8002adc:	4b6f      	ldr	r3, [pc, #444]	@ (8002c9c <HAL_RCC_OscConfig+0x4c4>)
 8002ade:	6a1b      	ldr	r3, [r3, #32]
 8002ae0:	4a6e      	ldr	r2, [pc, #440]	@ (8002c9c <HAL_RCC_OscConfig+0x4c4>)
 8002ae2:	f043 0301 	orr.w	r3, r3, #1
 8002ae6:	6213      	str	r3, [r2, #32]
 8002ae8:	e02d      	b.n	8002b46 <HAL_RCC_OscConfig+0x36e>
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	68db      	ldr	r3, [r3, #12]
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d10c      	bne.n	8002b0c <HAL_RCC_OscConfig+0x334>
 8002af2:	4b6a      	ldr	r3, [pc, #424]	@ (8002c9c <HAL_RCC_OscConfig+0x4c4>)
 8002af4:	6a1b      	ldr	r3, [r3, #32]
 8002af6:	4a69      	ldr	r2, [pc, #420]	@ (8002c9c <HAL_RCC_OscConfig+0x4c4>)
 8002af8:	f023 0301 	bic.w	r3, r3, #1
 8002afc:	6213      	str	r3, [r2, #32]
 8002afe:	4b67      	ldr	r3, [pc, #412]	@ (8002c9c <HAL_RCC_OscConfig+0x4c4>)
 8002b00:	6a1b      	ldr	r3, [r3, #32]
 8002b02:	4a66      	ldr	r2, [pc, #408]	@ (8002c9c <HAL_RCC_OscConfig+0x4c4>)
 8002b04:	f023 0304 	bic.w	r3, r3, #4
 8002b08:	6213      	str	r3, [r2, #32]
 8002b0a:	e01c      	b.n	8002b46 <HAL_RCC_OscConfig+0x36e>
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	68db      	ldr	r3, [r3, #12]
 8002b10:	2b05      	cmp	r3, #5
 8002b12:	d10c      	bne.n	8002b2e <HAL_RCC_OscConfig+0x356>
 8002b14:	4b61      	ldr	r3, [pc, #388]	@ (8002c9c <HAL_RCC_OscConfig+0x4c4>)
 8002b16:	6a1b      	ldr	r3, [r3, #32]
 8002b18:	4a60      	ldr	r2, [pc, #384]	@ (8002c9c <HAL_RCC_OscConfig+0x4c4>)
 8002b1a:	f043 0304 	orr.w	r3, r3, #4
 8002b1e:	6213      	str	r3, [r2, #32]
 8002b20:	4b5e      	ldr	r3, [pc, #376]	@ (8002c9c <HAL_RCC_OscConfig+0x4c4>)
 8002b22:	6a1b      	ldr	r3, [r3, #32]
 8002b24:	4a5d      	ldr	r2, [pc, #372]	@ (8002c9c <HAL_RCC_OscConfig+0x4c4>)
 8002b26:	f043 0301 	orr.w	r3, r3, #1
 8002b2a:	6213      	str	r3, [r2, #32]
 8002b2c:	e00b      	b.n	8002b46 <HAL_RCC_OscConfig+0x36e>
 8002b2e:	4b5b      	ldr	r3, [pc, #364]	@ (8002c9c <HAL_RCC_OscConfig+0x4c4>)
 8002b30:	6a1b      	ldr	r3, [r3, #32]
 8002b32:	4a5a      	ldr	r2, [pc, #360]	@ (8002c9c <HAL_RCC_OscConfig+0x4c4>)
 8002b34:	f023 0301 	bic.w	r3, r3, #1
 8002b38:	6213      	str	r3, [r2, #32]
 8002b3a:	4b58      	ldr	r3, [pc, #352]	@ (8002c9c <HAL_RCC_OscConfig+0x4c4>)
 8002b3c:	6a1b      	ldr	r3, [r3, #32]
 8002b3e:	4a57      	ldr	r2, [pc, #348]	@ (8002c9c <HAL_RCC_OscConfig+0x4c4>)
 8002b40:	f023 0304 	bic.w	r3, r3, #4
 8002b44:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	68db      	ldr	r3, [r3, #12]
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d015      	beq.n	8002b7a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b4e:	f7fd fe15 	bl	800077c <HAL_GetTick>
 8002b52:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b54:	e00a      	b.n	8002b6c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b56:	f7fd fe11 	bl	800077c <HAL_GetTick>
 8002b5a:	4602      	mov	r2, r0
 8002b5c:	693b      	ldr	r3, [r7, #16]
 8002b5e:	1ad3      	subs	r3, r2, r3
 8002b60:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b64:	4293      	cmp	r3, r2
 8002b66:	d901      	bls.n	8002b6c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002b68:	2303      	movs	r3, #3
 8002b6a:	e0b1      	b.n	8002cd0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b6c:	4b4b      	ldr	r3, [pc, #300]	@ (8002c9c <HAL_RCC_OscConfig+0x4c4>)
 8002b6e:	6a1b      	ldr	r3, [r3, #32]
 8002b70:	f003 0302 	and.w	r3, r3, #2
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d0ee      	beq.n	8002b56 <HAL_RCC_OscConfig+0x37e>
 8002b78:	e014      	b.n	8002ba4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b7a:	f7fd fdff 	bl	800077c <HAL_GetTick>
 8002b7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b80:	e00a      	b.n	8002b98 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b82:	f7fd fdfb 	bl	800077c <HAL_GetTick>
 8002b86:	4602      	mov	r2, r0
 8002b88:	693b      	ldr	r3, [r7, #16]
 8002b8a:	1ad3      	subs	r3, r2, r3
 8002b8c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b90:	4293      	cmp	r3, r2
 8002b92:	d901      	bls.n	8002b98 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002b94:	2303      	movs	r3, #3
 8002b96:	e09b      	b.n	8002cd0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b98:	4b40      	ldr	r3, [pc, #256]	@ (8002c9c <HAL_RCC_OscConfig+0x4c4>)
 8002b9a:	6a1b      	ldr	r3, [r3, #32]
 8002b9c:	f003 0302 	and.w	r3, r3, #2
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d1ee      	bne.n	8002b82 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002ba4:	7dfb      	ldrb	r3, [r7, #23]
 8002ba6:	2b01      	cmp	r3, #1
 8002ba8:	d105      	bne.n	8002bb6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002baa:	4b3c      	ldr	r3, [pc, #240]	@ (8002c9c <HAL_RCC_OscConfig+0x4c4>)
 8002bac:	69db      	ldr	r3, [r3, #28]
 8002bae:	4a3b      	ldr	r2, [pc, #236]	@ (8002c9c <HAL_RCC_OscConfig+0x4c4>)
 8002bb0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002bb4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	69db      	ldr	r3, [r3, #28]
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	f000 8087 	beq.w	8002cce <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002bc0:	4b36      	ldr	r3, [pc, #216]	@ (8002c9c <HAL_RCC_OscConfig+0x4c4>)
 8002bc2:	685b      	ldr	r3, [r3, #4]
 8002bc4:	f003 030c 	and.w	r3, r3, #12
 8002bc8:	2b08      	cmp	r3, #8
 8002bca:	d061      	beq.n	8002c90 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	69db      	ldr	r3, [r3, #28]
 8002bd0:	2b02      	cmp	r3, #2
 8002bd2:	d146      	bne.n	8002c62 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002bd4:	4b33      	ldr	r3, [pc, #204]	@ (8002ca4 <HAL_RCC_OscConfig+0x4cc>)
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bda:	f7fd fdcf 	bl	800077c <HAL_GetTick>
 8002bde:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002be0:	e008      	b.n	8002bf4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002be2:	f7fd fdcb 	bl	800077c <HAL_GetTick>
 8002be6:	4602      	mov	r2, r0
 8002be8:	693b      	ldr	r3, [r7, #16]
 8002bea:	1ad3      	subs	r3, r2, r3
 8002bec:	2b02      	cmp	r3, #2
 8002bee:	d901      	bls.n	8002bf4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002bf0:	2303      	movs	r3, #3
 8002bf2:	e06d      	b.n	8002cd0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002bf4:	4b29      	ldr	r3, [pc, #164]	@ (8002c9c <HAL_RCC_OscConfig+0x4c4>)
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d1f0      	bne.n	8002be2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	6a1b      	ldr	r3, [r3, #32]
 8002c04:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002c08:	d108      	bne.n	8002c1c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002c0a:	4b24      	ldr	r3, [pc, #144]	@ (8002c9c <HAL_RCC_OscConfig+0x4c4>)
 8002c0c:	685b      	ldr	r3, [r3, #4]
 8002c0e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	689b      	ldr	r3, [r3, #8]
 8002c16:	4921      	ldr	r1, [pc, #132]	@ (8002c9c <HAL_RCC_OscConfig+0x4c4>)
 8002c18:	4313      	orrs	r3, r2
 8002c1a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002c1c:	4b1f      	ldr	r3, [pc, #124]	@ (8002c9c <HAL_RCC_OscConfig+0x4c4>)
 8002c1e:	685b      	ldr	r3, [r3, #4]
 8002c20:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	6a19      	ldr	r1, [r3, #32]
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c2c:	430b      	orrs	r3, r1
 8002c2e:	491b      	ldr	r1, [pc, #108]	@ (8002c9c <HAL_RCC_OscConfig+0x4c4>)
 8002c30:	4313      	orrs	r3, r2
 8002c32:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002c34:	4b1b      	ldr	r3, [pc, #108]	@ (8002ca4 <HAL_RCC_OscConfig+0x4cc>)
 8002c36:	2201      	movs	r2, #1
 8002c38:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c3a:	f7fd fd9f 	bl	800077c <HAL_GetTick>
 8002c3e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002c40:	e008      	b.n	8002c54 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c42:	f7fd fd9b 	bl	800077c <HAL_GetTick>
 8002c46:	4602      	mov	r2, r0
 8002c48:	693b      	ldr	r3, [r7, #16]
 8002c4a:	1ad3      	subs	r3, r2, r3
 8002c4c:	2b02      	cmp	r3, #2
 8002c4e:	d901      	bls.n	8002c54 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002c50:	2303      	movs	r3, #3
 8002c52:	e03d      	b.n	8002cd0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002c54:	4b11      	ldr	r3, [pc, #68]	@ (8002c9c <HAL_RCC_OscConfig+0x4c4>)
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d0f0      	beq.n	8002c42 <HAL_RCC_OscConfig+0x46a>
 8002c60:	e035      	b.n	8002cce <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c62:	4b10      	ldr	r3, [pc, #64]	@ (8002ca4 <HAL_RCC_OscConfig+0x4cc>)
 8002c64:	2200      	movs	r2, #0
 8002c66:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c68:	f7fd fd88 	bl	800077c <HAL_GetTick>
 8002c6c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c6e:	e008      	b.n	8002c82 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c70:	f7fd fd84 	bl	800077c <HAL_GetTick>
 8002c74:	4602      	mov	r2, r0
 8002c76:	693b      	ldr	r3, [r7, #16]
 8002c78:	1ad3      	subs	r3, r2, r3
 8002c7a:	2b02      	cmp	r3, #2
 8002c7c:	d901      	bls.n	8002c82 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002c7e:	2303      	movs	r3, #3
 8002c80:	e026      	b.n	8002cd0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c82:	4b06      	ldr	r3, [pc, #24]	@ (8002c9c <HAL_RCC_OscConfig+0x4c4>)
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d1f0      	bne.n	8002c70 <HAL_RCC_OscConfig+0x498>
 8002c8e:	e01e      	b.n	8002cce <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	69db      	ldr	r3, [r3, #28]
 8002c94:	2b01      	cmp	r3, #1
 8002c96:	d107      	bne.n	8002ca8 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002c98:	2301      	movs	r3, #1
 8002c9a:	e019      	b.n	8002cd0 <HAL_RCC_OscConfig+0x4f8>
 8002c9c:	40021000 	.word	0x40021000
 8002ca0:	40007000 	.word	0x40007000
 8002ca4:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002ca8:	4b0b      	ldr	r3, [pc, #44]	@ (8002cd8 <HAL_RCC_OscConfig+0x500>)
 8002caa:	685b      	ldr	r3, [r3, #4]
 8002cac:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	6a1b      	ldr	r3, [r3, #32]
 8002cb8:	429a      	cmp	r2, r3
 8002cba:	d106      	bne.n	8002cca <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002cc6:	429a      	cmp	r2, r3
 8002cc8:	d001      	beq.n	8002cce <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002cca:	2301      	movs	r3, #1
 8002ccc:	e000      	b.n	8002cd0 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002cce:	2300      	movs	r3, #0
}
 8002cd0:	4618      	mov	r0, r3
 8002cd2:	3718      	adds	r7, #24
 8002cd4:	46bd      	mov	sp, r7
 8002cd6:	bd80      	pop	{r7, pc}
 8002cd8:	40021000 	.word	0x40021000

08002cdc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	b084      	sub	sp, #16
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	6078      	str	r0, [r7, #4]
 8002ce4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d101      	bne.n	8002cf0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002cec:	2301      	movs	r3, #1
 8002cee:	e0d0      	b.n	8002e92 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002cf0:	4b6a      	ldr	r3, [pc, #424]	@ (8002e9c <HAL_RCC_ClockConfig+0x1c0>)
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	f003 0307 	and.w	r3, r3, #7
 8002cf8:	683a      	ldr	r2, [r7, #0]
 8002cfa:	429a      	cmp	r2, r3
 8002cfc:	d910      	bls.n	8002d20 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002cfe:	4b67      	ldr	r3, [pc, #412]	@ (8002e9c <HAL_RCC_ClockConfig+0x1c0>)
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f023 0207 	bic.w	r2, r3, #7
 8002d06:	4965      	ldr	r1, [pc, #404]	@ (8002e9c <HAL_RCC_ClockConfig+0x1c0>)
 8002d08:	683b      	ldr	r3, [r7, #0]
 8002d0a:	4313      	orrs	r3, r2
 8002d0c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d0e:	4b63      	ldr	r3, [pc, #396]	@ (8002e9c <HAL_RCC_ClockConfig+0x1c0>)
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f003 0307 	and.w	r3, r3, #7
 8002d16:	683a      	ldr	r2, [r7, #0]
 8002d18:	429a      	cmp	r2, r3
 8002d1a:	d001      	beq.n	8002d20 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002d1c:	2301      	movs	r3, #1
 8002d1e:	e0b8      	b.n	8002e92 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	f003 0302 	and.w	r3, r3, #2
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d020      	beq.n	8002d6e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	f003 0304 	and.w	r3, r3, #4
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d005      	beq.n	8002d44 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002d38:	4b59      	ldr	r3, [pc, #356]	@ (8002ea0 <HAL_RCC_ClockConfig+0x1c4>)
 8002d3a:	685b      	ldr	r3, [r3, #4]
 8002d3c:	4a58      	ldr	r2, [pc, #352]	@ (8002ea0 <HAL_RCC_ClockConfig+0x1c4>)
 8002d3e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002d42:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	f003 0308 	and.w	r3, r3, #8
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d005      	beq.n	8002d5c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002d50:	4b53      	ldr	r3, [pc, #332]	@ (8002ea0 <HAL_RCC_ClockConfig+0x1c4>)
 8002d52:	685b      	ldr	r3, [r3, #4]
 8002d54:	4a52      	ldr	r2, [pc, #328]	@ (8002ea0 <HAL_RCC_ClockConfig+0x1c4>)
 8002d56:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8002d5a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d5c:	4b50      	ldr	r3, [pc, #320]	@ (8002ea0 <HAL_RCC_ClockConfig+0x1c4>)
 8002d5e:	685b      	ldr	r3, [r3, #4]
 8002d60:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	689b      	ldr	r3, [r3, #8]
 8002d68:	494d      	ldr	r1, [pc, #308]	@ (8002ea0 <HAL_RCC_ClockConfig+0x1c4>)
 8002d6a:	4313      	orrs	r3, r2
 8002d6c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f003 0301 	and.w	r3, r3, #1
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d040      	beq.n	8002dfc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	685b      	ldr	r3, [r3, #4]
 8002d7e:	2b01      	cmp	r3, #1
 8002d80:	d107      	bne.n	8002d92 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d82:	4b47      	ldr	r3, [pc, #284]	@ (8002ea0 <HAL_RCC_ClockConfig+0x1c4>)
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d115      	bne.n	8002dba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d8e:	2301      	movs	r3, #1
 8002d90:	e07f      	b.n	8002e92 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	685b      	ldr	r3, [r3, #4]
 8002d96:	2b02      	cmp	r3, #2
 8002d98:	d107      	bne.n	8002daa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d9a:	4b41      	ldr	r3, [pc, #260]	@ (8002ea0 <HAL_RCC_ClockConfig+0x1c4>)
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d109      	bne.n	8002dba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002da6:	2301      	movs	r3, #1
 8002da8:	e073      	b.n	8002e92 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002daa:	4b3d      	ldr	r3, [pc, #244]	@ (8002ea0 <HAL_RCC_ClockConfig+0x1c4>)
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	f003 0302 	and.w	r3, r3, #2
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d101      	bne.n	8002dba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002db6:	2301      	movs	r3, #1
 8002db8:	e06b      	b.n	8002e92 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002dba:	4b39      	ldr	r3, [pc, #228]	@ (8002ea0 <HAL_RCC_ClockConfig+0x1c4>)
 8002dbc:	685b      	ldr	r3, [r3, #4]
 8002dbe:	f023 0203 	bic.w	r2, r3, #3
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	685b      	ldr	r3, [r3, #4]
 8002dc6:	4936      	ldr	r1, [pc, #216]	@ (8002ea0 <HAL_RCC_ClockConfig+0x1c4>)
 8002dc8:	4313      	orrs	r3, r2
 8002dca:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002dcc:	f7fd fcd6 	bl	800077c <HAL_GetTick>
 8002dd0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002dd2:	e00a      	b.n	8002dea <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002dd4:	f7fd fcd2 	bl	800077c <HAL_GetTick>
 8002dd8:	4602      	mov	r2, r0
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	1ad3      	subs	r3, r2, r3
 8002dde:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002de2:	4293      	cmp	r3, r2
 8002de4:	d901      	bls.n	8002dea <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002de6:	2303      	movs	r3, #3
 8002de8:	e053      	b.n	8002e92 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002dea:	4b2d      	ldr	r3, [pc, #180]	@ (8002ea0 <HAL_RCC_ClockConfig+0x1c4>)
 8002dec:	685b      	ldr	r3, [r3, #4]
 8002dee:	f003 020c 	and.w	r2, r3, #12
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	685b      	ldr	r3, [r3, #4]
 8002df6:	009b      	lsls	r3, r3, #2
 8002df8:	429a      	cmp	r2, r3
 8002dfa:	d1eb      	bne.n	8002dd4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002dfc:	4b27      	ldr	r3, [pc, #156]	@ (8002e9c <HAL_RCC_ClockConfig+0x1c0>)
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f003 0307 	and.w	r3, r3, #7
 8002e04:	683a      	ldr	r2, [r7, #0]
 8002e06:	429a      	cmp	r2, r3
 8002e08:	d210      	bcs.n	8002e2c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e0a:	4b24      	ldr	r3, [pc, #144]	@ (8002e9c <HAL_RCC_ClockConfig+0x1c0>)
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	f023 0207 	bic.w	r2, r3, #7
 8002e12:	4922      	ldr	r1, [pc, #136]	@ (8002e9c <HAL_RCC_ClockConfig+0x1c0>)
 8002e14:	683b      	ldr	r3, [r7, #0]
 8002e16:	4313      	orrs	r3, r2
 8002e18:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e1a:	4b20      	ldr	r3, [pc, #128]	@ (8002e9c <HAL_RCC_ClockConfig+0x1c0>)
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	f003 0307 	and.w	r3, r3, #7
 8002e22:	683a      	ldr	r2, [r7, #0]
 8002e24:	429a      	cmp	r2, r3
 8002e26:	d001      	beq.n	8002e2c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002e28:	2301      	movs	r3, #1
 8002e2a:	e032      	b.n	8002e92 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	f003 0304 	and.w	r3, r3, #4
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d008      	beq.n	8002e4a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002e38:	4b19      	ldr	r3, [pc, #100]	@ (8002ea0 <HAL_RCC_ClockConfig+0x1c4>)
 8002e3a:	685b      	ldr	r3, [r3, #4]
 8002e3c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	68db      	ldr	r3, [r3, #12]
 8002e44:	4916      	ldr	r1, [pc, #88]	@ (8002ea0 <HAL_RCC_ClockConfig+0x1c4>)
 8002e46:	4313      	orrs	r3, r2
 8002e48:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	f003 0308 	and.w	r3, r3, #8
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d009      	beq.n	8002e6a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002e56:	4b12      	ldr	r3, [pc, #72]	@ (8002ea0 <HAL_RCC_ClockConfig+0x1c4>)
 8002e58:	685b      	ldr	r3, [r3, #4]
 8002e5a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	691b      	ldr	r3, [r3, #16]
 8002e62:	00db      	lsls	r3, r3, #3
 8002e64:	490e      	ldr	r1, [pc, #56]	@ (8002ea0 <HAL_RCC_ClockConfig+0x1c4>)
 8002e66:	4313      	orrs	r3, r2
 8002e68:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002e6a:	f000 f821 	bl	8002eb0 <HAL_RCC_GetSysClockFreq>
 8002e6e:	4602      	mov	r2, r0
 8002e70:	4b0b      	ldr	r3, [pc, #44]	@ (8002ea0 <HAL_RCC_ClockConfig+0x1c4>)
 8002e72:	685b      	ldr	r3, [r3, #4]
 8002e74:	091b      	lsrs	r3, r3, #4
 8002e76:	f003 030f 	and.w	r3, r3, #15
 8002e7a:	490a      	ldr	r1, [pc, #40]	@ (8002ea4 <HAL_RCC_ClockConfig+0x1c8>)
 8002e7c:	5ccb      	ldrb	r3, [r1, r3]
 8002e7e:	fa22 f303 	lsr.w	r3, r2, r3
 8002e82:	4a09      	ldr	r2, [pc, #36]	@ (8002ea8 <HAL_RCC_ClockConfig+0x1cc>)
 8002e84:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002e86:	4b09      	ldr	r3, [pc, #36]	@ (8002eac <HAL_RCC_ClockConfig+0x1d0>)
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	4618      	mov	r0, r3
 8002e8c:	f7fd fc34 	bl	80006f8 <HAL_InitTick>

  return HAL_OK;
 8002e90:	2300      	movs	r3, #0
}
 8002e92:	4618      	mov	r0, r3
 8002e94:	3710      	adds	r7, #16
 8002e96:	46bd      	mov	sp, r7
 8002e98:	bd80      	pop	{r7, pc}
 8002e9a:	bf00      	nop
 8002e9c:	40022000 	.word	0x40022000
 8002ea0:	40021000 	.word	0x40021000
 8002ea4:	08008560 	.word	0x08008560
 8002ea8:	20000000 	.word	0x20000000
 8002eac:	20000004 	.word	0x20000004

08002eb0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002eb0:	b480      	push	{r7}
 8002eb2:	b087      	sub	sp, #28
 8002eb4:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002eb6:	2300      	movs	r3, #0
 8002eb8:	60fb      	str	r3, [r7, #12]
 8002eba:	2300      	movs	r3, #0
 8002ebc:	60bb      	str	r3, [r7, #8]
 8002ebe:	2300      	movs	r3, #0
 8002ec0:	617b      	str	r3, [r7, #20]
 8002ec2:	2300      	movs	r3, #0
 8002ec4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002ec6:	2300      	movs	r3, #0
 8002ec8:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002eca:	4b1e      	ldr	r3, [pc, #120]	@ (8002f44 <HAL_RCC_GetSysClockFreq+0x94>)
 8002ecc:	685b      	ldr	r3, [r3, #4]
 8002ece:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	f003 030c 	and.w	r3, r3, #12
 8002ed6:	2b04      	cmp	r3, #4
 8002ed8:	d002      	beq.n	8002ee0 <HAL_RCC_GetSysClockFreq+0x30>
 8002eda:	2b08      	cmp	r3, #8
 8002edc:	d003      	beq.n	8002ee6 <HAL_RCC_GetSysClockFreq+0x36>
 8002ede:	e027      	b.n	8002f30 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002ee0:	4b19      	ldr	r3, [pc, #100]	@ (8002f48 <HAL_RCC_GetSysClockFreq+0x98>)
 8002ee2:	613b      	str	r3, [r7, #16]
      break;
 8002ee4:	e027      	b.n	8002f36 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	0c9b      	lsrs	r3, r3, #18
 8002eea:	f003 030f 	and.w	r3, r3, #15
 8002eee:	4a17      	ldr	r2, [pc, #92]	@ (8002f4c <HAL_RCC_GetSysClockFreq+0x9c>)
 8002ef0:	5cd3      	ldrb	r3, [r2, r3]
 8002ef2:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d010      	beq.n	8002f20 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002efe:	4b11      	ldr	r3, [pc, #68]	@ (8002f44 <HAL_RCC_GetSysClockFreq+0x94>)
 8002f00:	685b      	ldr	r3, [r3, #4]
 8002f02:	0c5b      	lsrs	r3, r3, #17
 8002f04:	f003 0301 	and.w	r3, r3, #1
 8002f08:	4a11      	ldr	r2, [pc, #68]	@ (8002f50 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002f0a:	5cd3      	ldrb	r3, [r2, r3]
 8002f0c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	4a0d      	ldr	r2, [pc, #52]	@ (8002f48 <HAL_RCC_GetSysClockFreq+0x98>)
 8002f12:	fb03 f202 	mul.w	r2, r3, r2
 8002f16:	68bb      	ldr	r3, [r7, #8]
 8002f18:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f1c:	617b      	str	r3, [r7, #20]
 8002f1e:	e004      	b.n	8002f2a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	4a0c      	ldr	r2, [pc, #48]	@ (8002f54 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002f24:	fb02 f303 	mul.w	r3, r2, r3
 8002f28:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002f2a:	697b      	ldr	r3, [r7, #20]
 8002f2c:	613b      	str	r3, [r7, #16]
      break;
 8002f2e:	e002      	b.n	8002f36 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002f30:	4b05      	ldr	r3, [pc, #20]	@ (8002f48 <HAL_RCC_GetSysClockFreq+0x98>)
 8002f32:	613b      	str	r3, [r7, #16]
      break;
 8002f34:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002f36:	693b      	ldr	r3, [r7, #16]
}
 8002f38:	4618      	mov	r0, r3
 8002f3a:	371c      	adds	r7, #28
 8002f3c:	46bd      	mov	sp, r7
 8002f3e:	bc80      	pop	{r7}
 8002f40:	4770      	bx	lr
 8002f42:	bf00      	nop
 8002f44:	40021000 	.word	0x40021000
 8002f48:	007a1200 	.word	0x007a1200
 8002f4c:	08008570 	.word	0x08008570
 8002f50:	08008580 	.word	0x08008580
 8002f54:	003d0900 	.word	0x003d0900

08002f58 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002f58:	b480      	push	{r7}
 8002f5a:	b085      	sub	sp, #20
 8002f5c:	af00      	add	r7, sp, #0
 8002f5e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002f60:	4b0a      	ldr	r3, [pc, #40]	@ (8002f8c <RCC_Delay+0x34>)
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	4a0a      	ldr	r2, [pc, #40]	@ (8002f90 <RCC_Delay+0x38>)
 8002f66:	fba2 2303 	umull	r2, r3, r2, r3
 8002f6a:	0a5b      	lsrs	r3, r3, #9
 8002f6c:	687a      	ldr	r2, [r7, #4]
 8002f6e:	fb02 f303 	mul.w	r3, r2, r3
 8002f72:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002f74:	bf00      	nop
  }
  while (Delay --);
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	1e5a      	subs	r2, r3, #1
 8002f7a:	60fa      	str	r2, [r7, #12]
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d1f9      	bne.n	8002f74 <RCC_Delay+0x1c>
}
 8002f80:	bf00      	nop
 8002f82:	bf00      	nop
 8002f84:	3714      	adds	r7, #20
 8002f86:	46bd      	mov	sp, r7
 8002f88:	bc80      	pop	{r7}
 8002f8a:	4770      	bx	lr
 8002f8c:	20000000 	.word	0x20000000
 8002f90:	10624dd3 	.word	0x10624dd3

08002f94 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	b086      	sub	sp, #24
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8002f9c:	2300      	movs	r3, #0
 8002f9e:	613b      	str	r3, [r7, #16]
 8002fa0:	2300      	movs	r3, #0
 8002fa2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f003 0301 	and.w	r3, r3, #1
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d07d      	beq.n	80030ac <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8002fb0:	2300      	movs	r3, #0
 8002fb2:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002fb4:	4b4f      	ldr	r3, [pc, #316]	@ (80030f4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002fb6:	69db      	ldr	r3, [r3, #28]
 8002fb8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d10d      	bne.n	8002fdc <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002fc0:	4b4c      	ldr	r3, [pc, #304]	@ (80030f4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002fc2:	69db      	ldr	r3, [r3, #28]
 8002fc4:	4a4b      	ldr	r2, [pc, #300]	@ (80030f4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002fc6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002fca:	61d3      	str	r3, [r2, #28]
 8002fcc:	4b49      	ldr	r3, [pc, #292]	@ (80030f4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002fce:	69db      	ldr	r3, [r3, #28]
 8002fd0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002fd4:	60bb      	str	r3, [r7, #8]
 8002fd6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002fd8:	2301      	movs	r3, #1
 8002fda:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002fdc:	4b46      	ldr	r3, [pc, #280]	@ (80030f8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d118      	bne.n	800301a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002fe8:	4b43      	ldr	r3, [pc, #268]	@ (80030f8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	4a42      	ldr	r2, [pc, #264]	@ (80030f8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002fee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002ff2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002ff4:	f7fd fbc2 	bl	800077c <HAL_GetTick>
 8002ff8:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ffa:	e008      	b.n	800300e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ffc:	f7fd fbbe 	bl	800077c <HAL_GetTick>
 8003000:	4602      	mov	r2, r0
 8003002:	693b      	ldr	r3, [r7, #16]
 8003004:	1ad3      	subs	r3, r2, r3
 8003006:	2b64      	cmp	r3, #100	@ 0x64
 8003008:	d901      	bls.n	800300e <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800300a:	2303      	movs	r3, #3
 800300c:	e06d      	b.n	80030ea <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800300e:	4b3a      	ldr	r3, [pc, #232]	@ (80030f8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003016:	2b00      	cmp	r3, #0
 8003018:	d0f0      	beq.n	8002ffc <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800301a:	4b36      	ldr	r3, [pc, #216]	@ (80030f4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800301c:	6a1b      	ldr	r3, [r3, #32]
 800301e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003022:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	2b00      	cmp	r3, #0
 8003028:	d02e      	beq.n	8003088 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	685b      	ldr	r3, [r3, #4]
 800302e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003032:	68fa      	ldr	r2, [r7, #12]
 8003034:	429a      	cmp	r2, r3
 8003036:	d027      	beq.n	8003088 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003038:	4b2e      	ldr	r3, [pc, #184]	@ (80030f4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800303a:	6a1b      	ldr	r3, [r3, #32]
 800303c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003040:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003042:	4b2e      	ldr	r3, [pc, #184]	@ (80030fc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003044:	2201      	movs	r2, #1
 8003046:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003048:	4b2c      	ldr	r3, [pc, #176]	@ (80030fc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800304a:	2200      	movs	r2, #0
 800304c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800304e:	4a29      	ldr	r2, [pc, #164]	@ (80030f4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	f003 0301 	and.w	r3, r3, #1
 800305a:	2b00      	cmp	r3, #0
 800305c:	d014      	beq.n	8003088 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800305e:	f7fd fb8d 	bl	800077c <HAL_GetTick>
 8003062:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003064:	e00a      	b.n	800307c <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003066:	f7fd fb89 	bl	800077c <HAL_GetTick>
 800306a:	4602      	mov	r2, r0
 800306c:	693b      	ldr	r3, [r7, #16]
 800306e:	1ad3      	subs	r3, r2, r3
 8003070:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003074:	4293      	cmp	r3, r2
 8003076:	d901      	bls.n	800307c <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003078:	2303      	movs	r3, #3
 800307a:	e036      	b.n	80030ea <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800307c:	4b1d      	ldr	r3, [pc, #116]	@ (80030f4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800307e:	6a1b      	ldr	r3, [r3, #32]
 8003080:	f003 0302 	and.w	r3, r3, #2
 8003084:	2b00      	cmp	r3, #0
 8003086:	d0ee      	beq.n	8003066 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003088:	4b1a      	ldr	r3, [pc, #104]	@ (80030f4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800308a:	6a1b      	ldr	r3, [r3, #32]
 800308c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	685b      	ldr	r3, [r3, #4]
 8003094:	4917      	ldr	r1, [pc, #92]	@ (80030f4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003096:	4313      	orrs	r3, r2
 8003098:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800309a:	7dfb      	ldrb	r3, [r7, #23]
 800309c:	2b01      	cmp	r3, #1
 800309e:	d105      	bne.n	80030ac <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80030a0:	4b14      	ldr	r3, [pc, #80]	@ (80030f4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80030a2:	69db      	ldr	r3, [r3, #28]
 80030a4:	4a13      	ldr	r2, [pc, #76]	@ (80030f4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80030a6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80030aa:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	f003 0302 	and.w	r3, r3, #2
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d008      	beq.n	80030ca <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80030b8:	4b0e      	ldr	r3, [pc, #56]	@ (80030f4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80030ba:	685b      	ldr	r3, [r3, #4]
 80030bc:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	689b      	ldr	r3, [r3, #8]
 80030c4:	490b      	ldr	r1, [pc, #44]	@ (80030f4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80030c6:	4313      	orrs	r3, r2
 80030c8:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f003 0310 	and.w	r3, r3, #16
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d008      	beq.n	80030e8 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80030d6:	4b07      	ldr	r3, [pc, #28]	@ (80030f4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80030d8:	685b      	ldr	r3, [r3, #4]
 80030da:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	68db      	ldr	r3, [r3, #12]
 80030e2:	4904      	ldr	r1, [pc, #16]	@ (80030f4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80030e4:	4313      	orrs	r3, r2
 80030e6:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80030e8:	2300      	movs	r3, #0
}
 80030ea:	4618      	mov	r0, r3
 80030ec:	3718      	adds	r7, #24
 80030ee:	46bd      	mov	sp, r7
 80030f0:	bd80      	pop	{r7, pc}
 80030f2:	bf00      	nop
 80030f4:	40021000 	.word	0x40021000
 80030f8:	40007000 	.word	0x40007000
 80030fc:	42420440 	.word	0x42420440

08003100 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003100:	b580      	push	{r7, lr}
 8003102:	b082      	sub	sp, #8
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	2b00      	cmp	r3, #0
 800310c:	d101      	bne.n	8003112 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800310e:	2301      	movs	r3, #1
 8003110:	e041      	b.n	8003196 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003118:	b2db      	uxtb	r3, r3
 800311a:	2b00      	cmp	r3, #0
 800311c:	d106      	bne.n	800312c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	2200      	movs	r2, #0
 8003122:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003126:	6878      	ldr	r0, [r7, #4]
 8003128:	f7fd fa32 	bl	8000590 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	2202      	movs	r2, #2
 8003130:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681a      	ldr	r2, [r3, #0]
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	3304      	adds	r3, #4
 800313c:	4619      	mov	r1, r3
 800313e:	4610      	mov	r0, r2
 8003140:	f000 fb6e 	bl	8003820 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	2201      	movs	r2, #1
 8003148:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	2201      	movs	r2, #1
 8003150:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	2201      	movs	r2, #1
 8003158:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	2201      	movs	r2, #1
 8003160:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	2201      	movs	r2, #1
 8003168:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	2201      	movs	r2, #1
 8003170:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	2201      	movs	r2, #1
 8003178:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	2201      	movs	r2, #1
 8003180:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	2201      	movs	r2, #1
 8003188:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	2201      	movs	r2, #1
 8003190:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003194:	2300      	movs	r3, #0
}
 8003196:	4618      	mov	r0, r3
 8003198:	3708      	adds	r7, #8
 800319a:	46bd      	mov	sp, r7
 800319c:	bd80      	pop	{r7, pc}
	...

080031a0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80031a0:	b480      	push	{r7}
 80031a2:	b085      	sub	sp, #20
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80031ae:	b2db      	uxtb	r3, r3
 80031b0:	2b01      	cmp	r3, #1
 80031b2:	d001      	beq.n	80031b8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80031b4:	2301      	movs	r3, #1
 80031b6:	e03a      	b.n	800322e <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	2202      	movs	r2, #2
 80031bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	68da      	ldr	r2, [r3, #12]
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f042 0201 	orr.w	r2, r2, #1
 80031ce:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	4a18      	ldr	r2, [pc, #96]	@ (8003238 <HAL_TIM_Base_Start_IT+0x98>)
 80031d6:	4293      	cmp	r3, r2
 80031d8:	d00e      	beq.n	80031f8 <HAL_TIM_Base_Start_IT+0x58>
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80031e2:	d009      	beq.n	80031f8 <HAL_TIM_Base_Start_IT+0x58>
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	4a14      	ldr	r2, [pc, #80]	@ (800323c <HAL_TIM_Base_Start_IT+0x9c>)
 80031ea:	4293      	cmp	r3, r2
 80031ec:	d004      	beq.n	80031f8 <HAL_TIM_Base_Start_IT+0x58>
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	4a13      	ldr	r2, [pc, #76]	@ (8003240 <HAL_TIM_Base_Start_IT+0xa0>)
 80031f4:	4293      	cmp	r3, r2
 80031f6:	d111      	bne.n	800321c <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	689b      	ldr	r3, [r3, #8]
 80031fe:	f003 0307 	and.w	r3, r3, #7
 8003202:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	2b06      	cmp	r3, #6
 8003208:	d010      	beq.n	800322c <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	681a      	ldr	r2, [r3, #0]
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f042 0201 	orr.w	r2, r2, #1
 8003218:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800321a:	e007      	b.n	800322c <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	681a      	ldr	r2, [r3, #0]
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	f042 0201 	orr.w	r2, r2, #1
 800322a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800322c:	2300      	movs	r3, #0
}
 800322e:	4618      	mov	r0, r3
 8003230:	3714      	adds	r7, #20
 8003232:	46bd      	mov	sp, r7
 8003234:	bc80      	pop	{r7}
 8003236:	4770      	bx	lr
 8003238:	40012c00 	.word	0x40012c00
 800323c:	40000400 	.word	0x40000400
 8003240:	40000800 	.word	0x40000800

08003244 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003244:	b580      	push	{r7, lr}
 8003246:	b082      	sub	sp, #8
 8003248:	af00      	add	r7, sp, #0
 800324a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	2b00      	cmp	r3, #0
 8003250:	d101      	bne.n	8003256 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003252:	2301      	movs	r3, #1
 8003254:	e041      	b.n	80032da <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800325c:	b2db      	uxtb	r3, r3
 800325e:	2b00      	cmp	r3, #0
 8003260:	d106      	bne.n	8003270 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	2200      	movs	r2, #0
 8003266:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800326a:	6878      	ldr	r0, [r7, #4]
 800326c:	f7fd f9b6 	bl	80005dc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	2202      	movs	r2, #2
 8003274:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681a      	ldr	r2, [r3, #0]
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	3304      	adds	r3, #4
 8003280:	4619      	mov	r1, r3
 8003282:	4610      	mov	r0, r2
 8003284:	f000 facc 	bl	8003820 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	2201      	movs	r2, #1
 800328c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	2201      	movs	r2, #1
 8003294:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	2201      	movs	r2, #1
 800329c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	2201      	movs	r2, #1
 80032a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	2201      	movs	r2, #1
 80032ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	2201      	movs	r2, #1
 80032b4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	2201      	movs	r2, #1
 80032bc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	2201      	movs	r2, #1
 80032c4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	2201      	movs	r2, #1
 80032cc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	2201      	movs	r2, #1
 80032d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80032d8:	2300      	movs	r3, #0
}
 80032da:	4618      	mov	r0, r3
 80032dc:	3708      	adds	r7, #8
 80032de:	46bd      	mov	sp, r7
 80032e0:	bd80      	pop	{r7, pc}

080032e2 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80032e2:	b580      	push	{r7, lr}
 80032e4:	b084      	sub	sp, #16
 80032e6:	af00      	add	r7, sp, #0
 80032e8:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	68db      	ldr	r3, [r3, #12]
 80032f0:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	691b      	ldr	r3, [r3, #16]
 80032f8:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80032fa:	68bb      	ldr	r3, [r7, #8]
 80032fc:	f003 0302 	and.w	r3, r3, #2
 8003300:	2b00      	cmp	r3, #0
 8003302:	d020      	beq.n	8003346 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	f003 0302 	and.w	r3, r3, #2
 800330a:	2b00      	cmp	r3, #0
 800330c:	d01b      	beq.n	8003346 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f06f 0202 	mvn.w	r2, #2
 8003316:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	2201      	movs	r2, #1
 800331c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	699b      	ldr	r3, [r3, #24]
 8003324:	f003 0303 	and.w	r3, r3, #3
 8003328:	2b00      	cmp	r3, #0
 800332a:	d003      	beq.n	8003334 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800332c:	6878      	ldr	r0, [r7, #4]
 800332e:	f000 fa5b 	bl	80037e8 <HAL_TIM_IC_CaptureCallback>
 8003332:	e005      	b.n	8003340 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003334:	6878      	ldr	r0, [r7, #4]
 8003336:	f000 fa4e 	bl	80037d6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800333a:	6878      	ldr	r0, [r7, #4]
 800333c:	f000 fa5d 	bl	80037fa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	2200      	movs	r2, #0
 8003344:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003346:	68bb      	ldr	r3, [r7, #8]
 8003348:	f003 0304 	and.w	r3, r3, #4
 800334c:	2b00      	cmp	r3, #0
 800334e:	d020      	beq.n	8003392 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	f003 0304 	and.w	r3, r3, #4
 8003356:	2b00      	cmp	r3, #0
 8003358:	d01b      	beq.n	8003392 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f06f 0204 	mvn.w	r2, #4
 8003362:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	2202      	movs	r2, #2
 8003368:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	699b      	ldr	r3, [r3, #24]
 8003370:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003374:	2b00      	cmp	r3, #0
 8003376:	d003      	beq.n	8003380 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003378:	6878      	ldr	r0, [r7, #4]
 800337a:	f000 fa35 	bl	80037e8 <HAL_TIM_IC_CaptureCallback>
 800337e:	e005      	b.n	800338c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003380:	6878      	ldr	r0, [r7, #4]
 8003382:	f000 fa28 	bl	80037d6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003386:	6878      	ldr	r0, [r7, #4]
 8003388:	f000 fa37 	bl	80037fa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	2200      	movs	r2, #0
 8003390:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003392:	68bb      	ldr	r3, [r7, #8]
 8003394:	f003 0308 	and.w	r3, r3, #8
 8003398:	2b00      	cmp	r3, #0
 800339a:	d020      	beq.n	80033de <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	f003 0308 	and.w	r3, r3, #8
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d01b      	beq.n	80033de <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	f06f 0208 	mvn.w	r2, #8
 80033ae:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	2204      	movs	r2, #4
 80033b4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	69db      	ldr	r3, [r3, #28]
 80033bc:	f003 0303 	and.w	r3, r3, #3
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d003      	beq.n	80033cc <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80033c4:	6878      	ldr	r0, [r7, #4]
 80033c6:	f000 fa0f 	bl	80037e8 <HAL_TIM_IC_CaptureCallback>
 80033ca:	e005      	b.n	80033d8 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80033cc:	6878      	ldr	r0, [r7, #4]
 80033ce:	f000 fa02 	bl	80037d6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80033d2:	6878      	ldr	r0, [r7, #4]
 80033d4:	f000 fa11 	bl	80037fa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	2200      	movs	r2, #0
 80033dc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80033de:	68bb      	ldr	r3, [r7, #8]
 80033e0:	f003 0310 	and.w	r3, r3, #16
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d020      	beq.n	800342a <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	f003 0310 	and.w	r3, r3, #16
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d01b      	beq.n	800342a <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	f06f 0210 	mvn.w	r2, #16
 80033fa:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	2208      	movs	r2, #8
 8003400:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	69db      	ldr	r3, [r3, #28]
 8003408:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800340c:	2b00      	cmp	r3, #0
 800340e:	d003      	beq.n	8003418 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003410:	6878      	ldr	r0, [r7, #4]
 8003412:	f000 f9e9 	bl	80037e8 <HAL_TIM_IC_CaptureCallback>
 8003416:	e005      	b.n	8003424 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003418:	6878      	ldr	r0, [r7, #4]
 800341a:	f000 f9dc 	bl	80037d6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800341e:	6878      	ldr	r0, [r7, #4]
 8003420:	f000 f9eb 	bl	80037fa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	2200      	movs	r2, #0
 8003428:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800342a:	68bb      	ldr	r3, [r7, #8]
 800342c:	f003 0301 	and.w	r3, r3, #1
 8003430:	2b00      	cmp	r3, #0
 8003432:	d00c      	beq.n	800344e <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	f003 0301 	and.w	r3, r3, #1
 800343a:	2b00      	cmp	r3, #0
 800343c:	d007      	beq.n	800344e <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f06f 0201 	mvn.w	r2, #1
 8003446:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003448:	6878      	ldr	r0, [r7, #4]
 800344a:	f7fc ff61 	bl	8000310 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800344e:	68bb      	ldr	r3, [r7, #8]
 8003450:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003454:	2b00      	cmp	r3, #0
 8003456:	d00c      	beq.n	8003472 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800345e:	2b00      	cmp	r3, #0
 8003460:	d007      	beq.n	8003472 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800346a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800346c:	6878      	ldr	r0, [r7, #4]
 800346e:	f000 fcca 	bl	8003e06 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003472:	68bb      	ldr	r3, [r7, #8]
 8003474:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003478:	2b00      	cmp	r3, #0
 800347a:	d00c      	beq.n	8003496 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003482:	2b00      	cmp	r3, #0
 8003484:	d007      	beq.n	8003496 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800348e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003490:	6878      	ldr	r0, [r7, #4]
 8003492:	f000 f9bb 	bl	800380c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003496:	68bb      	ldr	r3, [r7, #8]
 8003498:	f003 0320 	and.w	r3, r3, #32
 800349c:	2b00      	cmp	r3, #0
 800349e:	d00c      	beq.n	80034ba <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	f003 0320 	and.w	r3, r3, #32
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d007      	beq.n	80034ba <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f06f 0220 	mvn.w	r2, #32
 80034b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80034b4:	6878      	ldr	r0, [r7, #4]
 80034b6:	f000 fc9d 	bl	8003df4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80034ba:	bf00      	nop
 80034bc:	3710      	adds	r7, #16
 80034be:	46bd      	mov	sp, r7
 80034c0:	bd80      	pop	{r7, pc}
	...

080034c4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80034c4:	b580      	push	{r7, lr}
 80034c6:	b086      	sub	sp, #24
 80034c8:	af00      	add	r7, sp, #0
 80034ca:	60f8      	str	r0, [r7, #12]
 80034cc:	60b9      	str	r1, [r7, #8]
 80034ce:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80034d0:	2300      	movs	r3, #0
 80034d2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80034da:	2b01      	cmp	r3, #1
 80034dc:	d101      	bne.n	80034e2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80034de:	2302      	movs	r3, #2
 80034e0:	e0ae      	b.n	8003640 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	2201      	movs	r2, #1
 80034e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	2b0c      	cmp	r3, #12
 80034ee:	f200 809f 	bhi.w	8003630 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80034f2:	a201      	add	r2, pc, #4	@ (adr r2, 80034f8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80034f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034f8:	0800352d 	.word	0x0800352d
 80034fc:	08003631 	.word	0x08003631
 8003500:	08003631 	.word	0x08003631
 8003504:	08003631 	.word	0x08003631
 8003508:	0800356d 	.word	0x0800356d
 800350c:	08003631 	.word	0x08003631
 8003510:	08003631 	.word	0x08003631
 8003514:	08003631 	.word	0x08003631
 8003518:	080035af 	.word	0x080035af
 800351c:	08003631 	.word	0x08003631
 8003520:	08003631 	.word	0x08003631
 8003524:	08003631 	.word	0x08003631
 8003528:	080035ef 	.word	0x080035ef
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	68b9      	ldr	r1, [r7, #8]
 8003532:	4618      	mov	r0, r3
 8003534:	f000 f9e2 	bl	80038fc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	699a      	ldr	r2, [r3, #24]
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f042 0208 	orr.w	r2, r2, #8
 8003546:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	699a      	ldr	r2, [r3, #24]
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f022 0204 	bic.w	r2, r2, #4
 8003556:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	6999      	ldr	r1, [r3, #24]
 800355e:	68bb      	ldr	r3, [r7, #8]
 8003560:	691a      	ldr	r2, [r3, #16]
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	430a      	orrs	r2, r1
 8003568:	619a      	str	r2, [r3, #24]
      break;
 800356a:	e064      	b.n	8003636 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	68b9      	ldr	r1, [r7, #8]
 8003572:	4618      	mov	r0, r3
 8003574:	f000 fa28 	bl	80039c8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	699a      	ldr	r2, [r3, #24]
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003586:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	699a      	ldr	r2, [r3, #24]
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003596:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	6999      	ldr	r1, [r3, #24]
 800359e:	68bb      	ldr	r3, [r7, #8]
 80035a0:	691b      	ldr	r3, [r3, #16]
 80035a2:	021a      	lsls	r2, r3, #8
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	430a      	orrs	r2, r1
 80035aa:	619a      	str	r2, [r3, #24]
      break;
 80035ac:	e043      	b.n	8003636 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	68b9      	ldr	r1, [r7, #8]
 80035b4:	4618      	mov	r0, r3
 80035b6:	f000 fa71 	bl	8003a9c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	69da      	ldr	r2, [r3, #28]
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f042 0208 	orr.w	r2, r2, #8
 80035c8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	69da      	ldr	r2, [r3, #28]
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	f022 0204 	bic.w	r2, r2, #4
 80035d8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	69d9      	ldr	r1, [r3, #28]
 80035e0:	68bb      	ldr	r3, [r7, #8]
 80035e2:	691a      	ldr	r2, [r3, #16]
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	430a      	orrs	r2, r1
 80035ea:	61da      	str	r2, [r3, #28]
      break;
 80035ec:	e023      	b.n	8003636 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	68b9      	ldr	r1, [r7, #8]
 80035f4:	4618      	mov	r0, r3
 80035f6:	f000 fabb 	bl	8003b70 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	69da      	ldr	r2, [r3, #28]
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003608:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	69da      	ldr	r2, [r3, #28]
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003618:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	69d9      	ldr	r1, [r3, #28]
 8003620:	68bb      	ldr	r3, [r7, #8]
 8003622:	691b      	ldr	r3, [r3, #16]
 8003624:	021a      	lsls	r2, r3, #8
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	430a      	orrs	r2, r1
 800362c:	61da      	str	r2, [r3, #28]
      break;
 800362e:	e002      	b.n	8003636 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003630:	2301      	movs	r3, #1
 8003632:	75fb      	strb	r3, [r7, #23]
      break;
 8003634:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	2200      	movs	r2, #0
 800363a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800363e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003640:	4618      	mov	r0, r3
 8003642:	3718      	adds	r7, #24
 8003644:	46bd      	mov	sp, r7
 8003646:	bd80      	pop	{r7, pc}

08003648 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003648:	b580      	push	{r7, lr}
 800364a:	b084      	sub	sp, #16
 800364c:	af00      	add	r7, sp, #0
 800364e:	6078      	str	r0, [r7, #4]
 8003650:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003652:	2300      	movs	r3, #0
 8003654:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800365c:	2b01      	cmp	r3, #1
 800365e:	d101      	bne.n	8003664 <HAL_TIM_ConfigClockSource+0x1c>
 8003660:	2302      	movs	r3, #2
 8003662:	e0b4      	b.n	80037ce <HAL_TIM_ConfigClockSource+0x186>
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	2201      	movs	r2, #1
 8003668:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	2202      	movs	r2, #2
 8003670:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	689b      	ldr	r3, [r3, #8]
 800367a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800367c:	68bb      	ldr	r3, [r7, #8]
 800367e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003682:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003684:	68bb      	ldr	r3, [r7, #8]
 8003686:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800368a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	68ba      	ldr	r2, [r7, #8]
 8003692:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003694:	683b      	ldr	r3, [r7, #0]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800369c:	d03e      	beq.n	800371c <HAL_TIM_ConfigClockSource+0xd4>
 800369e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80036a2:	f200 8087 	bhi.w	80037b4 <HAL_TIM_ConfigClockSource+0x16c>
 80036a6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80036aa:	f000 8086 	beq.w	80037ba <HAL_TIM_ConfigClockSource+0x172>
 80036ae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80036b2:	d87f      	bhi.n	80037b4 <HAL_TIM_ConfigClockSource+0x16c>
 80036b4:	2b70      	cmp	r3, #112	@ 0x70
 80036b6:	d01a      	beq.n	80036ee <HAL_TIM_ConfigClockSource+0xa6>
 80036b8:	2b70      	cmp	r3, #112	@ 0x70
 80036ba:	d87b      	bhi.n	80037b4 <HAL_TIM_ConfigClockSource+0x16c>
 80036bc:	2b60      	cmp	r3, #96	@ 0x60
 80036be:	d050      	beq.n	8003762 <HAL_TIM_ConfigClockSource+0x11a>
 80036c0:	2b60      	cmp	r3, #96	@ 0x60
 80036c2:	d877      	bhi.n	80037b4 <HAL_TIM_ConfigClockSource+0x16c>
 80036c4:	2b50      	cmp	r3, #80	@ 0x50
 80036c6:	d03c      	beq.n	8003742 <HAL_TIM_ConfigClockSource+0xfa>
 80036c8:	2b50      	cmp	r3, #80	@ 0x50
 80036ca:	d873      	bhi.n	80037b4 <HAL_TIM_ConfigClockSource+0x16c>
 80036cc:	2b40      	cmp	r3, #64	@ 0x40
 80036ce:	d058      	beq.n	8003782 <HAL_TIM_ConfigClockSource+0x13a>
 80036d0:	2b40      	cmp	r3, #64	@ 0x40
 80036d2:	d86f      	bhi.n	80037b4 <HAL_TIM_ConfigClockSource+0x16c>
 80036d4:	2b30      	cmp	r3, #48	@ 0x30
 80036d6:	d064      	beq.n	80037a2 <HAL_TIM_ConfigClockSource+0x15a>
 80036d8:	2b30      	cmp	r3, #48	@ 0x30
 80036da:	d86b      	bhi.n	80037b4 <HAL_TIM_ConfigClockSource+0x16c>
 80036dc:	2b20      	cmp	r3, #32
 80036de:	d060      	beq.n	80037a2 <HAL_TIM_ConfigClockSource+0x15a>
 80036e0:	2b20      	cmp	r3, #32
 80036e2:	d867      	bhi.n	80037b4 <HAL_TIM_ConfigClockSource+0x16c>
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d05c      	beq.n	80037a2 <HAL_TIM_ConfigClockSource+0x15a>
 80036e8:	2b10      	cmp	r3, #16
 80036ea:	d05a      	beq.n	80037a2 <HAL_TIM_ConfigClockSource+0x15a>
 80036ec:	e062      	b.n	80037b4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80036f2:	683b      	ldr	r3, [r7, #0]
 80036f4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80036f6:	683b      	ldr	r3, [r7, #0]
 80036f8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80036fa:	683b      	ldr	r3, [r7, #0]
 80036fc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80036fe:	f000 fafc 	bl	8003cfa <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	689b      	ldr	r3, [r3, #8]
 8003708:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800370a:	68bb      	ldr	r3, [r7, #8]
 800370c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003710:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	68ba      	ldr	r2, [r7, #8]
 8003718:	609a      	str	r2, [r3, #8]
      break;
 800371a:	e04f      	b.n	80037bc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003720:	683b      	ldr	r3, [r7, #0]
 8003722:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003724:	683b      	ldr	r3, [r7, #0]
 8003726:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003728:	683b      	ldr	r3, [r7, #0]
 800372a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800372c:	f000 fae5 	bl	8003cfa <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	689a      	ldr	r2, [r3, #8]
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800373e:	609a      	str	r2, [r3, #8]
      break;
 8003740:	e03c      	b.n	80037bc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003746:	683b      	ldr	r3, [r7, #0]
 8003748:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800374a:	683b      	ldr	r3, [r7, #0]
 800374c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800374e:	461a      	mov	r2, r3
 8003750:	f000 fa5c 	bl	8003c0c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	2150      	movs	r1, #80	@ 0x50
 800375a:	4618      	mov	r0, r3
 800375c:	f000 fab3 	bl	8003cc6 <TIM_ITRx_SetConfig>
      break;
 8003760:	e02c      	b.n	80037bc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003766:	683b      	ldr	r3, [r7, #0]
 8003768:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800376a:	683b      	ldr	r3, [r7, #0]
 800376c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800376e:	461a      	mov	r2, r3
 8003770:	f000 fa7a 	bl	8003c68 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	2160      	movs	r1, #96	@ 0x60
 800377a:	4618      	mov	r0, r3
 800377c:	f000 faa3 	bl	8003cc6 <TIM_ITRx_SetConfig>
      break;
 8003780:	e01c      	b.n	80037bc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003786:	683b      	ldr	r3, [r7, #0]
 8003788:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800378a:	683b      	ldr	r3, [r7, #0]
 800378c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800378e:	461a      	mov	r2, r3
 8003790:	f000 fa3c 	bl	8003c0c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	2140      	movs	r1, #64	@ 0x40
 800379a:	4618      	mov	r0, r3
 800379c:	f000 fa93 	bl	8003cc6 <TIM_ITRx_SetConfig>
      break;
 80037a0:	e00c      	b.n	80037bc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681a      	ldr	r2, [r3, #0]
 80037a6:	683b      	ldr	r3, [r7, #0]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	4619      	mov	r1, r3
 80037ac:	4610      	mov	r0, r2
 80037ae:	f000 fa8a 	bl	8003cc6 <TIM_ITRx_SetConfig>
      break;
 80037b2:	e003      	b.n	80037bc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80037b4:	2301      	movs	r3, #1
 80037b6:	73fb      	strb	r3, [r7, #15]
      break;
 80037b8:	e000      	b.n	80037bc <HAL_TIM_ConfigClockSource+0x174>
      break;
 80037ba:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	2201      	movs	r2, #1
 80037c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	2200      	movs	r2, #0
 80037c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80037cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80037ce:	4618      	mov	r0, r3
 80037d0:	3710      	adds	r7, #16
 80037d2:	46bd      	mov	sp, r7
 80037d4:	bd80      	pop	{r7, pc}

080037d6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80037d6:	b480      	push	{r7}
 80037d8:	b083      	sub	sp, #12
 80037da:	af00      	add	r7, sp, #0
 80037dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80037de:	bf00      	nop
 80037e0:	370c      	adds	r7, #12
 80037e2:	46bd      	mov	sp, r7
 80037e4:	bc80      	pop	{r7}
 80037e6:	4770      	bx	lr

080037e8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80037e8:	b480      	push	{r7}
 80037ea:	b083      	sub	sp, #12
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80037f0:	bf00      	nop
 80037f2:	370c      	adds	r7, #12
 80037f4:	46bd      	mov	sp, r7
 80037f6:	bc80      	pop	{r7}
 80037f8:	4770      	bx	lr

080037fa <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80037fa:	b480      	push	{r7}
 80037fc:	b083      	sub	sp, #12
 80037fe:	af00      	add	r7, sp, #0
 8003800:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003802:	bf00      	nop
 8003804:	370c      	adds	r7, #12
 8003806:	46bd      	mov	sp, r7
 8003808:	bc80      	pop	{r7}
 800380a:	4770      	bx	lr

0800380c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800380c:	b480      	push	{r7}
 800380e:	b083      	sub	sp, #12
 8003810:	af00      	add	r7, sp, #0
 8003812:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003814:	bf00      	nop
 8003816:	370c      	adds	r7, #12
 8003818:	46bd      	mov	sp, r7
 800381a:	bc80      	pop	{r7}
 800381c:	4770      	bx	lr
	...

08003820 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003820:	b480      	push	{r7}
 8003822:	b085      	sub	sp, #20
 8003824:	af00      	add	r7, sp, #0
 8003826:	6078      	str	r0, [r7, #4]
 8003828:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	4a2f      	ldr	r2, [pc, #188]	@ (80038f0 <TIM_Base_SetConfig+0xd0>)
 8003834:	4293      	cmp	r3, r2
 8003836:	d00b      	beq.n	8003850 <TIM_Base_SetConfig+0x30>
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800383e:	d007      	beq.n	8003850 <TIM_Base_SetConfig+0x30>
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	4a2c      	ldr	r2, [pc, #176]	@ (80038f4 <TIM_Base_SetConfig+0xd4>)
 8003844:	4293      	cmp	r3, r2
 8003846:	d003      	beq.n	8003850 <TIM_Base_SetConfig+0x30>
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	4a2b      	ldr	r2, [pc, #172]	@ (80038f8 <TIM_Base_SetConfig+0xd8>)
 800384c:	4293      	cmp	r3, r2
 800384e:	d108      	bne.n	8003862 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003856:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003858:	683b      	ldr	r3, [r7, #0]
 800385a:	685b      	ldr	r3, [r3, #4]
 800385c:	68fa      	ldr	r2, [r7, #12]
 800385e:	4313      	orrs	r3, r2
 8003860:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	4a22      	ldr	r2, [pc, #136]	@ (80038f0 <TIM_Base_SetConfig+0xd0>)
 8003866:	4293      	cmp	r3, r2
 8003868:	d00b      	beq.n	8003882 <TIM_Base_SetConfig+0x62>
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003870:	d007      	beq.n	8003882 <TIM_Base_SetConfig+0x62>
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	4a1f      	ldr	r2, [pc, #124]	@ (80038f4 <TIM_Base_SetConfig+0xd4>)
 8003876:	4293      	cmp	r3, r2
 8003878:	d003      	beq.n	8003882 <TIM_Base_SetConfig+0x62>
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	4a1e      	ldr	r2, [pc, #120]	@ (80038f8 <TIM_Base_SetConfig+0xd8>)
 800387e:	4293      	cmp	r3, r2
 8003880:	d108      	bne.n	8003894 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003888:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800388a:	683b      	ldr	r3, [r7, #0]
 800388c:	68db      	ldr	r3, [r3, #12]
 800388e:	68fa      	ldr	r2, [r7, #12]
 8003890:	4313      	orrs	r3, r2
 8003892:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800389a:	683b      	ldr	r3, [r7, #0]
 800389c:	695b      	ldr	r3, [r3, #20]
 800389e:	4313      	orrs	r3, r2
 80038a0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	68fa      	ldr	r2, [r7, #12]
 80038a6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80038a8:	683b      	ldr	r3, [r7, #0]
 80038aa:	689a      	ldr	r2, [r3, #8]
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80038b0:	683b      	ldr	r3, [r7, #0]
 80038b2:	681a      	ldr	r2, [r3, #0]
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	4a0d      	ldr	r2, [pc, #52]	@ (80038f0 <TIM_Base_SetConfig+0xd0>)
 80038bc:	4293      	cmp	r3, r2
 80038be:	d103      	bne.n	80038c8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80038c0:	683b      	ldr	r3, [r7, #0]
 80038c2:	691a      	ldr	r2, [r3, #16]
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	2201      	movs	r2, #1
 80038cc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	691b      	ldr	r3, [r3, #16]
 80038d2:	f003 0301 	and.w	r3, r3, #1
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d005      	beq.n	80038e6 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	691b      	ldr	r3, [r3, #16]
 80038de:	f023 0201 	bic.w	r2, r3, #1
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	611a      	str	r2, [r3, #16]
  }
}
 80038e6:	bf00      	nop
 80038e8:	3714      	adds	r7, #20
 80038ea:	46bd      	mov	sp, r7
 80038ec:	bc80      	pop	{r7}
 80038ee:	4770      	bx	lr
 80038f0:	40012c00 	.word	0x40012c00
 80038f4:	40000400 	.word	0x40000400
 80038f8:	40000800 	.word	0x40000800

080038fc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80038fc:	b480      	push	{r7}
 80038fe:	b087      	sub	sp, #28
 8003900:	af00      	add	r7, sp, #0
 8003902:	6078      	str	r0, [r7, #4]
 8003904:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	6a1b      	ldr	r3, [r3, #32]
 800390a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	6a1b      	ldr	r3, [r3, #32]
 8003910:	f023 0201 	bic.w	r2, r3, #1
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	685b      	ldr	r3, [r3, #4]
 800391c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	699b      	ldr	r3, [r3, #24]
 8003922:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800392a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	f023 0303 	bic.w	r3, r3, #3
 8003932:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003934:	683b      	ldr	r3, [r7, #0]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	68fa      	ldr	r2, [r7, #12]
 800393a:	4313      	orrs	r3, r2
 800393c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800393e:	697b      	ldr	r3, [r7, #20]
 8003940:	f023 0302 	bic.w	r3, r3, #2
 8003944:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003946:	683b      	ldr	r3, [r7, #0]
 8003948:	689b      	ldr	r3, [r3, #8]
 800394a:	697a      	ldr	r2, [r7, #20]
 800394c:	4313      	orrs	r3, r2
 800394e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	4a1c      	ldr	r2, [pc, #112]	@ (80039c4 <TIM_OC1_SetConfig+0xc8>)
 8003954:	4293      	cmp	r3, r2
 8003956:	d10c      	bne.n	8003972 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003958:	697b      	ldr	r3, [r7, #20]
 800395a:	f023 0308 	bic.w	r3, r3, #8
 800395e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003960:	683b      	ldr	r3, [r7, #0]
 8003962:	68db      	ldr	r3, [r3, #12]
 8003964:	697a      	ldr	r2, [r7, #20]
 8003966:	4313      	orrs	r3, r2
 8003968:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800396a:	697b      	ldr	r3, [r7, #20]
 800396c:	f023 0304 	bic.w	r3, r3, #4
 8003970:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	4a13      	ldr	r2, [pc, #76]	@ (80039c4 <TIM_OC1_SetConfig+0xc8>)
 8003976:	4293      	cmp	r3, r2
 8003978:	d111      	bne.n	800399e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800397a:	693b      	ldr	r3, [r7, #16]
 800397c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003980:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003982:	693b      	ldr	r3, [r7, #16]
 8003984:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003988:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800398a:	683b      	ldr	r3, [r7, #0]
 800398c:	695b      	ldr	r3, [r3, #20]
 800398e:	693a      	ldr	r2, [r7, #16]
 8003990:	4313      	orrs	r3, r2
 8003992:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003994:	683b      	ldr	r3, [r7, #0]
 8003996:	699b      	ldr	r3, [r3, #24]
 8003998:	693a      	ldr	r2, [r7, #16]
 800399a:	4313      	orrs	r3, r2
 800399c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	693a      	ldr	r2, [r7, #16]
 80039a2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	68fa      	ldr	r2, [r7, #12]
 80039a8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80039aa:	683b      	ldr	r3, [r7, #0]
 80039ac:	685a      	ldr	r2, [r3, #4]
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	697a      	ldr	r2, [r7, #20]
 80039b6:	621a      	str	r2, [r3, #32]
}
 80039b8:	bf00      	nop
 80039ba:	371c      	adds	r7, #28
 80039bc:	46bd      	mov	sp, r7
 80039be:	bc80      	pop	{r7}
 80039c0:	4770      	bx	lr
 80039c2:	bf00      	nop
 80039c4:	40012c00 	.word	0x40012c00

080039c8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80039c8:	b480      	push	{r7}
 80039ca:	b087      	sub	sp, #28
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	6078      	str	r0, [r7, #4]
 80039d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	6a1b      	ldr	r3, [r3, #32]
 80039d6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	6a1b      	ldr	r3, [r3, #32]
 80039dc:	f023 0210 	bic.w	r2, r3, #16
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	685b      	ldr	r3, [r3, #4]
 80039e8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	699b      	ldr	r3, [r3, #24]
 80039ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80039f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80039fe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003a00:	683b      	ldr	r3, [r7, #0]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	021b      	lsls	r3, r3, #8
 8003a06:	68fa      	ldr	r2, [r7, #12]
 8003a08:	4313      	orrs	r3, r2
 8003a0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003a0c:	697b      	ldr	r3, [r7, #20]
 8003a0e:	f023 0320 	bic.w	r3, r3, #32
 8003a12:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003a14:	683b      	ldr	r3, [r7, #0]
 8003a16:	689b      	ldr	r3, [r3, #8]
 8003a18:	011b      	lsls	r3, r3, #4
 8003a1a:	697a      	ldr	r2, [r7, #20]
 8003a1c:	4313      	orrs	r3, r2
 8003a1e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	4a1d      	ldr	r2, [pc, #116]	@ (8003a98 <TIM_OC2_SetConfig+0xd0>)
 8003a24:	4293      	cmp	r3, r2
 8003a26:	d10d      	bne.n	8003a44 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003a28:	697b      	ldr	r3, [r7, #20]
 8003a2a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003a2e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003a30:	683b      	ldr	r3, [r7, #0]
 8003a32:	68db      	ldr	r3, [r3, #12]
 8003a34:	011b      	lsls	r3, r3, #4
 8003a36:	697a      	ldr	r2, [r7, #20]
 8003a38:	4313      	orrs	r3, r2
 8003a3a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003a3c:	697b      	ldr	r3, [r7, #20]
 8003a3e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003a42:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	4a14      	ldr	r2, [pc, #80]	@ (8003a98 <TIM_OC2_SetConfig+0xd0>)
 8003a48:	4293      	cmp	r3, r2
 8003a4a:	d113      	bne.n	8003a74 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003a4c:	693b      	ldr	r3, [r7, #16]
 8003a4e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003a52:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003a54:	693b      	ldr	r3, [r7, #16]
 8003a56:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003a5a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003a5c:	683b      	ldr	r3, [r7, #0]
 8003a5e:	695b      	ldr	r3, [r3, #20]
 8003a60:	009b      	lsls	r3, r3, #2
 8003a62:	693a      	ldr	r2, [r7, #16]
 8003a64:	4313      	orrs	r3, r2
 8003a66:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003a68:	683b      	ldr	r3, [r7, #0]
 8003a6a:	699b      	ldr	r3, [r3, #24]
 8003a6c:	009b      	lsls	r3, r3, #2
 8003a6e:	693a      	ldr	r2, [r7, #16]
 8003a70:	4313      	orrs	r3, r2
 8003a72:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	693a      	ldr	r2, [r7, #16]
 8003a78:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	68fa      	ldr	r2, [r7, #12]
 8003a7e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003a80:	683b      	ldr	r3, [r7, #0]
 8003a82:	685a      	ldr	r2, [r3, #4]
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	697a      	ldr	r2, [r7, #20]
 8003a8c:	621a      	str	r2, [r3, #32]
}
 8003a8e:	bf00      	nop
 8003a90:	371c      	adds	r7, #28
 8003a92:	46bd      	mov	sp, r7
 8003a94:	bc80      	pop	{r7}
 8003a96:	4770      	bx	lr
 8003a98:	40012c00 	.word	0x40012c00

08003a9c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003a9c:	b480      	push	{r7}
 8003a9e:	b087      	sub	sp, #28
 8003aa0:	af00      	add	r7, sp, #0
 8003aa2:	6078      	str	r0, [r7, #4]
 8003aa4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	6a1b      	ldr	r3, [r3, #32]
 8003aaa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	6a1b      	ldr	r3, [r3, #32]
 8003ab0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	685b      	ldr	r3, [r3, #4]
 8003abc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	69db      	ldr	r3, [r3, #28]
 8003ac2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003aca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	f023 0303 	bic.w	r3, r3, #3
 8003ad2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003ad4:	683b      	ldr	r3, [r7, #0]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	68fa      	ldr	r2, [r7, #12]
 8003ada:	4313      	orrs	r3, r2
 8003adc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003ade:	697b      	ldr	r3, [r7, #20]
 8003ae0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003ae4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003ae6:	683b      	ldr	r3, [r7, #0]
 8003ae8:	689b      	ldr	r3, [r3, #8]
 8003aea:	021b      	lsls	r3, r3, #8
 8003aec:	697a      	ldr	r2, [r7, #20]
 8003aee:	4313      	orrs	r3, r2
 8003af0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	4a1d      	ldr	r2, [pc, #116]	@ (8003b6c <TIM_OC3_SetConfig+0xd0>)
 8003af6:	4293      	cmp	r3, r2
 8003af8:	d10d      	bne.n	8003b16 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003afa:	697b      	ldr	r3, [r7, #20]
 8003afc:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003b00:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003b02:	683b      	ldr	r3, [r7, #0]
 8003b04:	68db      	ldr	r3, [r3, #12]
 8003b06:	021b      	lsls	r3, r3, #8
 8003b08:	697a      	ldr	r2, [r7, #20]
 8003b0a:	4313      	orrs	r3, r2
 8003b0c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003b0e:	697b      	ldr	r3, [r7, #20]
 8003b10:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003b14:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	4a14      	ldr	r2, [pc, #80]	@ (8003b6c <TIM_OC3_SetConfig+0xd0>)
 8003b1a:	4293      	cmp	r3, r2
 8003b1c:	d113      	bne.n	8003b46 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003b1e:	693b      	ldr	r3, [r7, #16]
 8003b20:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003b24:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003b26:	693b      	ldr	r3, [r7, #16]
 8003b28:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003b2c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003b2e:	683b      	ldr	r3, [r7, #0]
 8003b30:	695b      	ldr	r3, [r3, #20]
 8003b32:	011b      	lsls	r3, r3, #4
 8003b34:	693a      	ldr	r2, [r7, #16]
 8003b36:	4313      	orrs	r3, r2
 8003b38:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003b3a:	683b      	ldr	r3, [r7, #0]
 8003b3c:	699b      	ldr	r3, [r3, #24]
 8003b3e:	011b      	lsls	r3, r3, #4
 8003b40:	693a      	ldr	r2, [r7, #16]
 8003b42:	4313      	orrs	r3, r2
 8003b44:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	693a      	ldr	r2, [r7, #16]
 8003b4a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	68fa      	ldr	r2, [r7, #12]
 8003b50:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003b52:	683b      	ldr	r3, [r7, #0]
 8003b54:	685a      	ldr	r2, [r3, #4]
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	697a      	ldr	r2, [r7, #20]
 8003b5e:	621a      	str	r2, [r3, #32]
}
 8003b60:	bf00      	nop
 8003b62:	371c      	adds	r7, #28
 8003b64:	46bd      	mov	sp, r7
 8003b66:	bc80      	pop	{r7}
 8003b68:	4770      	bx	lr
 8003b6a:	bf00      	nop
 8003b6c:	40012c00 	.word	0x40012c00

08003b70 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003b70:	b480      	push	{r7}
 8003b72:	b087      	sub	sp, #28
 8003b74:	af00      	add	r7, sp, #0
 8003b76:	6078      	str	r0, [r7, #4]
 8003b78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	6a1b      	ldr	r3, [r3, #32]
 8003b7e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	6a1b      	ldr	r3, [r3, #32]
 8003b84:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	685b      	ldr	r3, [r3, #4]
 8003b90:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	69db      	ldr	r3, [r3, #28]
 8003b96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003b9e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003ba6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003ba8:	683b      	ldr	r3, [r7, #0]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	021b      	lsls	r3, r3, #8
 8003bae:	68fa      	ldr	r2, [r7, #12]
 8003bb0:	4313      	orrs	r3, r2
 8003bb2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003bb4:	693b      	ldr	r3, [r7, #16]
 8003bb6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003bba:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003bbc:	683b      	ldr	r3, [r7, #0]
 8003bbe:	689b      	ldr	r3, [r3, #8]
 8003bc0:	031b      	lsls	r3, r3, #12
 8003bc2:	693a      	ldr	r2, [r7, #16]
 8003bc4:	4313      	orrs	r3, r2
 8003bc6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	4a0f      	ldr	r2, [pc, #60]	@ (8003c08 <TIM_OC4_SetConfig+0x98>)
 8003bcc:	4293      	cmp	r3, r2
 8003bce:	d109      	bne.n	8003be4 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003bd0:	697b      	ldr	r3, [r7, #20]
 8003bd2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003bd6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003bd8:	683b      	ldr	r3, [r7, #0]
 8003bda:	695b      	ldr	r3, [r3, #20]
 8003bdc:	019b      	lsls	r3, r3, #6
 8003bde:	697a      	ldr	r2, [r7, #20]
 8003be0:	4313      	orrs	r3, r2
 8003be2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	697a      	ldr	r2, [r7, #20]
 8003be8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	68fa      	ldr	r2, [r7, #12]
 8003bee:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003bf0:	683b      	ldr	r3, [r7, #0]
 8003bf2:	685a      	ldr	r2, [r3, #4]
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	693a      	ldr	r2, [r7, #16]
 8003bfc:	621a      	str	r2, [r3, #32]
}
 8003bfe:	bf00      	nop
 8003c00:	371c      	adds	r7, #28
 8003c02:	46bd      	mov	sp, r7
 8003c04:	bc80      	pop	{r7}
 8003c06:	4770      	bx	lr
 8003c08:	40012c00 	.word	0x40012c00

08003c0c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003c0c:	b480      	push	{r7}
 8003c0e:	b087      	sub	sp, #28
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	60f8      	str	r0, [r7, #12]
 8003c14:	60b9      	str	r1, [r7, #8]
 8003c16:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	6a1b      	ldr	r3, [r3, #32]
 8003c1c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	6a1b      	ldr	r3, [r3, #32]
 8003c22:	f023 0201 	bic.w	r2, r3, #1
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	699b      	ldr	r3, [r3, #24]
 8003c2e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003c30:	693b      	ldr	r3, [r7, #16]
 8003c32:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003c36:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	011b      	lsls	r3, r3, #4
 8003c3c:	693a      	ldr	r2, [r7, #16]
 8003c3e:	4313      	orrs	r3, r2
 8003c40:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003c42:	697b      	ldr	r3, [r7, #20]
 8003c44:	f023 030a 	bic.w	r3, r3, #10
 8003c48:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003c4a:	697a      	ldr	r2, [r7, #20]
 8003c4c:	68bb      	ldr	r3, [r7, #8]
 8003c4e:	4313      	orrs	r3, r2
 8003c50:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	693a      	ldr	r2, [r7, #16]
 8003c56:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	697a      	ldr	r2, [r7, #20]
 8003c5c:	621a      	str	r2, [r3, #32]
}
 8003c5e:	bf00      	nop
 8003c60:	371c      	adds	r7, #28
 8003c62:	46bd      	mov	sp, r7
 8003c64:	bc80      	pop	{r7}
 8003c66:	4770      	bx	lr

08003c68 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003c68:	b480      	push	{r7}
 8003c6a:	b087      	sub	sp, #28
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	60f8      	str	r0, [r7, #12]
 8003c70:	60b9      	str	r1, [r7, #8]
 8003c72:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	6a1b      	ldr	r3, [r3, #32]
 8003c78:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	6a1b      	ldr	r3, [r3, #32]
 8003c7e:	f023 0210 	bic.w	r2, r3, #16
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	699b      	ldr	r3, [r3, #24]
 8003c8a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003c8c:	693b      	ldr	r3, [r7, #16]
 8003c8e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003c92:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	031b      	lsls	r3, r3, #12
 8003c98:	693a      	ldr	r2, [r7, #16]
 8003c9a:	4313      	orrs	r3, r2
 8003c9c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003c9e:	697b      	ldr	r3, [r7, #20]
 8003ca0:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003ca4:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003ca6:	68bb      	ldr	r3, [r7, #8]
 8003ca8:	011b      	lsls	r3, r3, #4
 8003caa:	697a      	ldr	r2, [r7, #20]
 8003cac:	4313      	orrs	r3, r2
 8003cae:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	693a      	ldr	r2, [r7, #16]
 8003cb4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	697a      	ldr	r2, [r7, #20]
 8003cba:	621a      	str	r2, [r3, #32]
}
 8003cbc:	bf00      	nop
 8003cbe:	371c      	adds	r7, #28
 8003cc0:	46bd      	mov	sp, r7
 8003cc2:	bc80      	pop	{r7}
 8003cc4:	4770      	bx	lr

08003cc6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003cc6:	b480      	push	{r7}
 8003cc8:	b085      	sub	sp, #20
 8003cca:	af00      	add	r7, sp, #0
 8003ccc:	6078      	str	r0, [r7, #4]
 8003cce:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	689b      	ldr	r3, [r3, #8]
 8003cd4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003cdc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003cde:	683a      	ldr	r2, [r7, #0]
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	4313      	orrs	r3, r2
 8003ce4:	f043 0307 	orr.w	r3, r3, #7
 8003ce8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	68fa      	ldr	r2, [r7, #12]
 8003cee:	609a      	str	r2, [r3, #8]
}
 8003cf0:	bf00      	nop
 8003cf2:	3714      	adds	r7, #20
 8003cf4:	46bd      	mov	sp, r7
 8003cf6:	bc80      	pop	{r7}
 8003cf8:	4770      	bx	lr

08003cfa <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003cfa:	b480      	push	{r7}
 8003cfc:	b087      	sub	sp, #28
 8003cfe:	af00      	add	r7, sp, #0
 8003d00:	60f8      	str	r0, [r7, #12]
 8003d02:	60b9      	str	r1, [r7, #8]
 8003d04:	607a      	str	r2, [r7, #4]
 8003d06:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	689b      	ldr	r3, [r3, #8]
 8003d0c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003d0e:	697b      	ldr	r3, [r7, #20]
 8003d10:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003d14:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003d16:	683b      	ldr	r3, [r7, #0]
 8003d18:	021a      	lsls	r2, r3, #8
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	431a      	orrs	r2, r3
 8003d1e:	68bb      	ldr	r3, [r7, #8]
 8003d20:	4313      	orrs	r3, r2
 8003d22:	697a      	ldr	r2, [r7, #20]
 8003d24:	4313      	orrs	r3, r2
 8003d26:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	697a      	ldr	r2, [r7, #20]
 8003d2c:	609a      	str	r2, [r3, #8]
}
 8003d2e:	bf00      	nop
 8003d30:	371c      	adds	r7, #28
 8003d32:	46bd      	mov	sp, r7
 8003d34:	bc80      	pop	{r7}
 8003d36:	4770      	bx	lr

08003d38 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003d38:	b480      	push	{r7}
 8003d3a:	b085      	sub	sp, #20
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	6078      	str	r0, [r7, #4]
 8003d40:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003d48:	2b01      	cmp	r3, #1
 8003d4a:	d101      	bne.n	8003d50 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003d4c:	2302      	movs	r3, #2
 8003d4e:	e046      	b.n	8003dde <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	2201      	movs	r2, #1
 8003d54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	2202      	movs	r2, #2
 8003d5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	685b      	ldr	r3, [r3, #4]
 8003d66:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	689b      	ldr	r3, [r3, #8]
 8003d6e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003d76:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003d78:	683b      	ldr	r3, [r7, #0]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	68fa      	ldr	r2, [r7, #12]
 8003d7e:	4313      	orrs	r3, r2
 8003d80:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	68fa      	ldr	r2, [r7, #12]
 8003d88:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	4a16      	ldr	r2, [pc, #88]	@ (8003de8 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003d90:	4293      	cmp	r3, r2
 8003d92:	d00e      	beq.n	8003db2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d9c:	d009      	beq.n	8003db2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	4a12      	ldr	r2, [pc, #72]	@ (8003dec <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003da4:	4293      	cmp	r3, r2
 8003da6:	d004      	beq.n	8003db2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	4a10      	ldr	r2, [pc, #64]	@ (8003df0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003dae:	4293      	cmp	r3, r2
 8003db0:	d10c      	bne.n	8003dcc <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003db2:	68bb      	ldr	r3, [r7, #8]
 8003db4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003db8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003dba:	683b      	ldr	r3, [r7, #0]
 8003dbc:	685b      	ldr	r3, [r3, #4]
 8003dbe:	68ba      	ldr	r2, [r7, #8]
 8003dc0:	4313      	orrs	r3, r2
 8003dc2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	68ba      	ldr	r2, [r7, #8]
 8003dca:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	2201      	movs	r2, #1
 8003dd0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	2200      	movs	r2, #0
 8003dd8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003ddc:	2300      	movs	r3, #0
}
 8003dde:	4618      	mov	r0, r3
 8003de0:	3714      	adds	r7, #20
 8003de2:	46bd      	mov	sp, r7
 8003de4:	bc80      	pop	{r7}
 8003de6:	4770      	bx	lr
 8003de8:	40012c00 	.word	0x40012c00
 8003dec:	40000400 	.word	0x40000400
 8003df0:	40000800 	.word	0x40000800

08003df4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003df4:	b480      	push	{r7}
 8003df6:	b083      	sub	sp, #12
 8003df8:	af00      	add	r7, sp, #0
 8003dfa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003dfc:	bf00      	nop
 8003dfe:	370c      	adds	r7, #12
 8003e00:	46bd      	mov	sp, r7
 8003e02:	bc80      	pop	{r7}
 8003e04:	4770      	bx	lr

08003e06 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003e06:	b480      	push	{r7}
 8003e08:	b083      	sub	sp, #12
 8003e0a:	af00      	add	r7, sp, #0
 8003e0c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003e0e:	bf00      	nop
 8003e10:	370c      	adds	r7, #12
 8003e12:	46bd      	mov	sp, r7
 8003e14:	bc80      	pop	{r7}
 8003e16:	4770      	bx	lr

08003e18 <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8003e18:	b480      	push	{r7}
 8003e1a:	b085      	sub	sp, #20
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	60f8      	str	r0, [r7, #12]
 8003e20:	4638      	mov	r0, r7
 8003e22:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8003e26:	2300      	movs	r3, #0
}
 8003e28:	4618      	mov	r0, r3
 8003e2a:	3714      	adds	r7, #20
 8003e2c:	46bd      	mov	sp, r7
 8003e2e:	bc80      	pop	{r7}
 8003e30:	4770      	bx	lr

08003e32 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8003e32:	b480      	push	{r7}
 8003e34:	b085      	sub	sp, #20
 8003e36:	af00      	add	r7, sp, #0
 8003e38:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	2200      	movs	r2, #0
 8003e3e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8003e42:	f44f 433f 	mov.w	r3, #48896	@ 0xbf00
 8003e46:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	b29a      	uxth	r2, r3
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8003e52:	2300      	movs	r3, #0
}
 8003e54:	4618      	mov	r0, r3
 8003e56:	3714      	adds	r7, #20
 8003e58:	46bd      	mov	sp, r7
 8003e5a:	bc80      	pop	{r7}
 8003e5c:	4770      	bx	lr

08003e5e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8003e5e:	b480      	push	{r7}
 8003e60:	b085      	sub	sp, #20
 8003e62:	af00      	add	r7, sp, #0
 8003e64:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8003e66:	f44f 433f 	mov.w	r3, #48896	@ 0xbf00
 8003e6a:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8003e72:	b29a      	uxth	r2, r3
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	b29b      	uxth	r3, r3
 8003e78:	43db      	mvns	r3, r3
 8003e7a:	b29b      	uxth	r3, r3
 8003e7c:	4013      	ands	r3, r2
 8003e7e:	b29a      	uxth	r2, r3
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8003e86:	2300      	movs	r3, #0
}
 8003e88:	4618      	mov	r0, r3
 8003e8a:	3714      	adds	r7, #20
 8003e8c:	46bd      	mov	sp, r7
 8003e8e:	bc80      	pop	{r7}
 8003e90:	4770      	bx	lr

08003e92 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 8003e92:	b480      	push	{r7}
 8003e94:	b083      	sub	sp, #12
 8003e96:	af00      	add	r7, sp, #0
 8003e98:	6078      	str	r0, [r7, #4]
 8003e9a:	460b      	mov	r3, r1
 8003e9c:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8003e9e:	2300      	movs	r3, #0
}
 8003ea0:	4618      	mov	r0, r3
 8003ea2:	370c      	adds	r7, #12
 8003ea4:	46bd      	mov	sp, r7
 8003ea6:	bc80      	pop	{r7}
 8003ea8:	4770      	bx	lr

08003eaa <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8003eaa:	b480      	push	{r7}
 8003eac:	b085      	sub	sp, #20
 8003eae:	af00      	add	r7, sp, #0
 8003eb0:	60f8      	str	r0, [r7, #12]
 8003eb2:	4638      	mov	r0, r7
 8003eb4:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	2201      	movs	r2, #1
 8003ebc:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	2200      	movs	r2, #0
 8003ec4:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	2200      	movs	r2, #0
 8003ecc:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	2200      	movs	r2, #0
 8003ed4:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 8003ed8:	2300      	movs	r3, #0
}
 8003eda:	4618      	mov	r0, r3
 8003edc:	3714      	adds	r7, #20
 8003ede:	46bd      	mov	sp, r7
 8003ee0:	bc80      	pop	{r7}
 8003ee2:	4770      	bx	lr

08003ee4 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8003ee4:	b480      	push	{r7}
 8003ee6:	b09d      	sub	sp, #116	@ 0x74
 8003ee8:	af00      	add	r7, sp, #0
 8003eea:	6078      	str	r0, [r7, #4]
 8003eec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8003eee:	2300      	movs	r3, #0
 8003ef0:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8003ef4:	687a      	ldr	r2, [r7, #4]
 8003ef6:	683b      	ldr	r3, [r7, #0]
 8003ef8:	781b      	ldrb	r3, [r3, #0]
 8003efa:	009b      	lsls	r3, r3, #2
 8003efc:	4413      	add	r3, r2
 8003efe:	881b      	ldrh	r3, [r3, #0]
 8003f00:	b29b      	uxth	r3, r3
 8003f02:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 8003f06:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003f0a:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c

  /* initialize Endpoint */
  switch (ep->type)
 8003f0e:	683b      	ldr	r3, [r7, #0]
 8003f10:	78db      	ldrb	r3, [r3, #3]
 8003f12:	2b03      	cmp	r3, #3
 8003f14:	d81f      	bhi.n	8003f56 <USB_ActivateEndpoint+0x72>
 8003f16:	a201      	add	r2, pc, #4	@ (adr r2, 8003f1c <USB_ActivateEndpoint+0x38>)
 8003f18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f1c:	08003f2d 	.word	0x08003f2d
 8003f20:	08003f49 	.word	0x08003f49
 8003f24:	08003f5f 	.word	0x08003f5f
 8003f28:	08003f3b 	.word	0x08003f3b
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8003f2c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8003f30:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003f34:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 8003f38:	e012      	b.n	8003f60 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8003f3a:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8003f3e:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 8003f42:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 8003f46:	e00b      	b.n	8003f60 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8003f48:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8003f4c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003f50:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 8003f54:	e004      	b.n	8003f60 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 8003f56:	2301      	movs	r3, #1
 8003f58:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
      break;
 8003f5c:	e000      	b.n	8003f60 <USB_ActivateEndpoint+0x7c>
      break;
 8003f5e:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8003f60:	687a      	ldr	r2, [r7, #4]
 8003f62:	683b      	ldr	r3, [r7, #0]
 8003f64:	781b      	ldrb	r3, [r3, #0]
 8003f66:	009b      	lsls	r3, r3, #2
 8003f68:	441a      	add	r2, r3
 8003f6a:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8003f6e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003f72:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003f76:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003f7a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003f7e:	b29b      	uxth	r3, r3
 8003f80:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8003f82:	687a      	ldr	r2, [r7, #4]
 8003f84:	683b      	ldr	r3, [r7, #0]
 8003f86:	781b      	ldrb	r3, [r3, #0]
 8003f88:	009b      	lsls	r3, r3, #2
 8003f8a:	4413      	add	r3, r2
 8003f8c:	881b      	ldrh	r3, [r3, #0]
 8003f8e:	b29b      	uxth	r3, r3
 8003f90:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003f94:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003f98:	b29b      	uxth	r3, r3
 8003f9a:	683a      	ldr	r2, [r7, #0]
 8003f9c:	7812      	ldrb	r2, [r2, #0]
 8003f9e:	4313      	orrs	r3, r2
 8003fa0:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 8003fa4:	687a      	ldr	r2, [r7, #4]
 8003fa6:	683b      	ldr	r3, [r7, #0]
 8003fa8:	781b      	ldrb	r3, [r3, #0]
 8003faa:	009b      	lsls	r3, r3, #2
 8003fac:	441a      	add	r2, r3
 8003fae:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8003fb2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003fb6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003fba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003fbe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003fc2:	b29b      	uxth	r3, r3
 8003fc4:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8003fc6:	683b      	ldr	r3, [r7, #0]
 8003fc8:	7b1b      	ldrb	r3, [r3, #12]
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	f040 8178 	bne.w	80042c0 <USB_ActivateEndpoint+0x3dc>
  {
    if (ep->is_in != 0U)
 8003fd0:	683b      	ldr	r3, [r7, #0]
 8003fd2:	785b      	ldrb	r3, [r3, #1]
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	f000 8084 	beq.w	80040e2 <USB_ActivateEndpoint+0x1fe>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	61bb      	str	r3, [r7, #24]
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003fe4:	b29b      	uxth	r3, r3
 8003fe6:	461a      	mov	r2, r3
 8003fe8:	69bb      	ldr	r3, [r7, #24]
 8003fea:	4413      	add	r3, r2
 8003fec:	61bb      	str	r3, [r7, #24]
 8003fee:	683b      	ldr	r3, [r7, #0]
 8003ff0:	781b      	ldrb	r3, [r3, #0]
 8003ff2:	011a      	lsls	r2, r3, #4
 8003ff4:	69bb      	ldr	r3, [r7, #24]
 8003ff6:	4413      	add	r3, r2
 8003ff8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8003ffc:	617b      	str	r3, [r7, #20]
 8003ffe:	683b      	ldr	r3, [r7, #0]
 8004000:	88db      	ldrh	r3, [r3, #6]
 8004002:	085b      	lsrs	r3, r3, #1
 8004004:	b29b      	uxth	r3, r3
 8004006:	005b      	lsls	r3, r3, #1
 8004008:	b29a      	uxth	r2, r3
 800400a:	697b      	ldr	r3, [r7, #20]
 800400c:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800400e:	687a      	ldr	r2, [r7, #4]
 8004010:	683b      	ldr	r3, [r7, #0]
 8004012:	781b      	ldrb	r3, [r3, #0]
 8004014:	009b      	lsls	r3, r3, #2
 8004016:	4413      	add	r3, r2
 8004018:	881b      	ldrh	r3, [r3, #0]
 800401a:	827b      	strh	r3, [r7, #18]
 800401c:	8a7b      	ldrh	r3, [r7, #18]
 800401e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004022:	2b00      	cmp	r3, #0
 8004024:	d01b      	beq.n	800405e <USB_ActivateEndpoint+0x17a>
 8004026:	687a      	ldr	r2, [r7, #4]
 8004028:	683b      	ldr	r3, [r7, #0]
 800402a:	781b      	ldrb	r3, [r3, #0]
 800402c:	009b      	lsls	r3, r3, #2
 800402e:	4413      	add	r3, r2
 8004030:	881b      	ldrh	r3, [r3, #0]
 8004032:	b29b      	uxth	r3, r3
 8004034:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004038:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800403c:	823b      	strh	r3, [r7, #16]
 800403e:	687a      	ldr	r2, [r7, #4]
 8004040:	683b      	ldr	r3, [r7, #0]
 8004042:	781b      	ldrb	r3, [r3, #0]
 8004044:	009b      	lsls	r3, r3, #2
 8004046:	441a      	add	r2, r3
 8004048:	8a3b      	ldrh	r3, [r7, #16]
 800404a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800404e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004052:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004056:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800405a:	b29b      	uxth	r3, r3
 800405c:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800405e:	683b      	ldr	r3, [r7, #0]
 8004060:	78db      	ldrb	r3, [r3, #3]
 8004062:	2b01      	cmp	r3, #1
 8004064:	d020      	beq.n	80040a8 <USB_ActivateEndpoint+0x1c4>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8004066:	687a      	ldr	r2, [r7, #4]
 8004068:	683b      	ldr	r3, [r7, #0]
 800406a:	781b      	ldrb	r3, [r3, #0]
 800406c:	009b      	lsls	r3, r3, #2
 800406e:	4413      	add	r3, r2
 8004070:	881b      	ldrh	r3, [r3, #0]
 8004072:	b29b      	uxth	r3, r3
 8004074:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004078:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800407c:	81bb      	strh	r3, [r7, #12]
 800407e:	89bb      	ldrh	r3, [r7, #12]
 8004080:	f083 0320 	eor.w	r3, r3, #32
 8004084:	81bb      	strh	r3, [r7, #12]
 8004086:	687a      	ldr	r2, [r7, #4]
 8004088:	683b      	ldr	r3, [r7, #0]
 800408a:	781b      	ldrb	r3, [r3, #0]
 800408c:	009b      	lsls	r3, r3, #2
 800408e:	441a      	add	r2, r3
 8004090:	89bb      	ldrh	r3, [r7, #12]
 8004092:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004096:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800409a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800409e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80040a2:	b29b      	uxth	r3, r3
 80040a4:	8013      	strh	r3, [r2, #0]
 80040a6:	e2d5      	b.n	8004654 <USB_ActivateEndpoint+0x770>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80040a8:	687a      	ldr	r2, [r7, #4]
 80040aa:	683b      	ldr	r3, [r7, #0]
 80040ac:	781b      	ldrb	r3, [r3, #0]
 80040ae:	009b      	lsls	r3, r3, #2
 80040b0:	4413      	add	r3, r2
 80040b2:	881b      	ldrh	r3, [r3, #0]
 80040b4:	b29b      	uxth	r3, r3
 80040b6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80040ba:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80040be:	81fb      	strh	r3, [r7, #14]
 80040c0:	687a      	ldr	r2, [r7, #4]
 80040c2:	683b      	ldr	r3, [r7, #0]
 80040c4:	781b      	ldrb	r3, [r3, #0]
 80040c6:	009b      	lsls	r3, r3, #2
 80040c8:	441a      	add	r2, r3
 80040ca:	89fb      	ldrh	r3, [r7, #14]
 80040cc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80040d0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80040d4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80040d8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80040dc:	b29b      	uxth	r3, r3
 80040de:	8013      	strh	r3, [r2, #0]
 80040e0:	e2b8      	b.n	8004654 <USB_ActivateEndpoint+0x770>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	633b      	str	r3, [r7, #48]	@ 0x30
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80040ec:	b29b      	uxth	r3, r3
 80040ee:	461a      	mov	r2, r3
 80040f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040f2:	4413      	add	r3, r2
 80040f4:	633b      	str	r3, [r7, #48]	@ 0x30
 80040f6:	683b      	ldr	r3, [r7, #0]
 80040f8:	781b      	ldrb	r3, [r3, #0]
 80040fa:	011a      	lsls	r2, r3, #4
 80040fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040fe:	4413      	add	r3, r2
 8004100:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 8004104:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004106:	683b      	ldr	r3, [r7, #0]
 8004108:	88db      	ldrh	r3, [r3, #6]
 800410a:	085b      	lsrs	r3, r3, #1
 800410c:	b29b      	uxth	r3, r3
 800410e:	005b      	lsls	r3, r3, #1
 8004110:	b29a      	uxth	r2, r3
 8004112:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004114:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	62bb      	str	r3, [r7, #40]	@ 0x28
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004120:	b29b      	uxth	r3, r3
 8004122:	461a      	mov	r2, r3
 8004124:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004126:	4413      	add	r3, r2
 8004128:	62bb      	str	r3, [r7, #40]	@ 0x28
 800412a:	683b      	ldr	r3, [r7, #0]
 800412c:	781b      	ldrb	r3, [r3, #0]
 800412e:	011a      	lsls	r2, r3, #4
 8004130:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004132:	4413      	add	r3, r2
 8004134:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8004138:	627b      	str	r3, [r7, #36]	@ 0x24
 800413a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800413c:	881b      	ldrh	r3, [r3, #0]
 800413e:	b29b      	uxth	r3, r3
 8004140:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004144:	b29a      	uxth	r2, r3
 8004146:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004148:	801a      	strh	r2, [r3, #0]
 800414a:	683b      	ldr	r3, [r7, #0]
 800414c:	691b      	ldr	r3, [r3, #16]
 800414e:	2b3e      	cmp	r3, #62	@ 0x3e
 8004150:	d91d      	bls.n	800418e <USB_ActivateEndpoint+0x2aa>
 8004152:	683b      	ldr	r3, [r7, #0]
 8004154:	691b      	ldr	r3, [r3, #16]
 8004156:	095b      	lsrs	r3, r3, #5
 8004158:	66bb      	str	r3, [r7, #104]	@ 0x68
 800415a:	683b      	ldr	r3, [r7, #0]
 800415c:	691b      	ldr	r3, [r3, #16]
 800415e:	f003 031f 	and.w	r3, r3, #31
 8004162:	2b00      	cmp	r3, #0
 8004164:	d102      	bne.n	800416c <USB_ActivateEndpoint+0x288>
 8004166:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004168:	3b01      	subs	r3, #1
 800416a:	66bb      	str	r3, [r7, #104]	@ 0x68
 800416c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800416e:	881b      	ldrh	r3, [r3, #0]
 8004170:	b29a      	uxth	r2, r3
 8004172:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004174:	b29b      	uxth	r3, r3
 8004176:	029b      	lsls	r3, r3, #10
 8004178:	b29b      	uxth	r3, r3
 800417a:	4313      	orrs	r3, r2
 800417c:	b29b      	uxth	r3, r3
 800417e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004182:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004186:	b29a      	uxth	r2, r3
 8004188:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800418a:	801a      	strh	r2, [r3, #0]
 800418c:	e026      	b.n	80041dc <USB_ActivateEndpoint+0x2f8>
 800418e:	683b      	ldr	r3, [r7, #0]
 8004190:	691b      	ldr	r3, [r3, #16]
 8004192:	2b00      	cmp	r3, #0
 8004194:	d10a      	bne.n	80041ac <USB_ActivateEndpoint+0x2c8>
 8004196:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004198:	881b      	ldrh	r3, [r3, #0]
 800419a:	b29b      	uxth	r3, r3
 800419c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80041a0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80041a4:	b29a      	uxth	r2, r3
 80041a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041a8:	801a      	strh	r2, [r3, #0]
 80041aa:	e017      	b.n	80041dc <USB_ActivateEndpoint+0x2f8>
 80041ac:	683b      	ldr	r3, [r7, #0]
 80041ae:	691b      	ldr	r3, [r3, #16]
 80041b0:	085b      	lsrs	r3, r3, #1
 80041b2:	66bb      	str	r3, [r7, #104]	@ 0x68
 80041b4:	683b      	ldr	r3, [r7, #0]
 80041b6:	691b      	ldr	r3, [r3, #16]
 80041b8:	f003 0301 	and.w	r3, r3, #1
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d002      	beq.n	80041c6 <USB_ActivateEndpoint+0x2e2>
 80041c0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80041c2:	3301      	adds	r3, #1
 80041c4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80041c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041c8:	881b      	ldrh	r3, [r3, #0]
 80041ca:	b29a      	uxth	r2, r3
 80041cc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80041ce:	b29b      	uxth	r3, r3
 80041d0:	029b      	lsls	r3, r3, #10
 80041d2:	b29b      	uxth	r3, r3
 80041d4:	4313      	orrs	r3, r2
 80041d6:	b29a      	uxth	r2, r3
 80041d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041da:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80041dc:	687a      	ldr	r2, [r7, #4]
 80041de:	683b      	ldr	r3, [r7, #0]
 80041e0:	781b      	ldrb	r3, [r3, #0]
 80041e2:	009b      	lsls	r3, r3, #2
 80041e4:	4413      	add	r3, r2
 80041e6:	881b      	ldrh	r3, [r3, #0]
 80041e8:	847b      	strh	r3, [r7, #34]	@ 0x22
 80041ea:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80041ec:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d01b      	beq.n	800422c <USB_ActivateEndpoint+0x348>
 80041f4:	687a      	ldr	r2, [r7, #4]
 80041f6:	683b      	ldr	r3, [r7, #0]
 80041f8:	781b      	ldrb	r3, [r3, #0]
 80041fa:	009b      	lsls	r3, r3, #2
 80041fc:	4413      	add	r3, r2
 80041fe:	881b      	ldrh	r3, [r3, #0]
 8004200:	b29b      	uxth	r3, r3
 8004202:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004206:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800420a:	843b      	strh	r3, [r7, #32]
 800420c:	687a      	ldr	r2, [r7, #4]
 800420e:	683b      	ldr	r3, [r7, #0]
 8004210:	781b      	ldrb	r3, [r3, #0]
 8004212:	009b      	lsls	r3, r3, #2
 8004214:	441a      	add	r2, r3
 8004216:	8c3b      	ldrh	r3, [r7, #32]
 8004218:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800421c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004220:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004224:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004228:	b29b      	uxth	r3, r3
 800422a:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 800422c:	683b      	ldr	r3, [r7, #0]
 800422e:	781b      	ldrb	r3, [r3, #0]
 8004230:	2b00      	cmp	r3, #0
 8004232:	d124      	bne.n	800427e <USB_ActivateEndpoint+0x39a>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8004234:	687a      	ldr	r2, [r7, #4]
 8004236:	683b      	ldr	r3, [r7, #0]
 8004238:	781b      	ldrb	r3, [r3, #0]
 800423a:	009b      	lsls	r3, r3, #2
 800423c:	4413      	add	r3, r2
 800423e:	881b      	ldrh	r3, [r3, #0]
 8004240:	b29b      	uxth	r3, r3
 8004242:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004246:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800424a:	83bb      	strh	r3, [r7, #28]
 800424c:	8bbb      	ldrh	r3, [r7, #28]
 800424e:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8004252:	83bb      	strh	r3, [r7, #28]
 8004254:	8bbb      	ldrh	r3, [r7, #28]
 8004256:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800425a:	83bb      	strh	r3, [r7, #28]
 800425c:	687a      	ldr	r2, [r7, #4]
 800425e:	683b      	ldr	r3, [r7, #0]
 8004260:	781b      	ldrb	r3, [r3, #0]
 8004262:	009b      	lsls	r3, r3, #2
 8004264:	441a      	add	r2, r3
 8004266:	8bbb      	ldrh	r3, [r7, #28]
 8004268:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800426c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004270:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004274:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004278:	b29b      	uxth	r3, r3
 800427a:	8013      	strh	r3, [r2, #0]
 800427c:	e1ea      	b.n	8004654 <USB_ActivateEndpoint+0x770>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 800427e:	687a      	ldr	r2, [r7, #4]
 8004280:	683b      	ldr	r3, [r7, #0]
 8004282:	781b      	ldrb	r3, [r3, #0]
 8004284:	009b      	lsls	r3, r3, #2
 8004286:	4413      	add	r3, r2
 8004288:	881b      	ldrh	r3, [r3, #0]
 800428a:	b29b      	uxth	r3, r3
 800428c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004290:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004294:	83fb      	strh	r3, [r7, #30]
 8004296:	8bfb      	ldrh	r3, [r7, #30]
 8004298:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800429c:	83fb      	strh	r3, [r7, #30]
 800429e:	687a      	ldr	r2, [r7, #4]
 80042a0:	683b      	ldr	r3, [r7, #0]
 80042a2:	781b      	ldrb	r3, [r3, #0]
 80042a4:	009b      	lsls	r3, r3, #2
 80042a6:	441a      	add	r2, r3
 80042a8:	8bfb      	ldrh	r3, [r7, #30]
 80042aa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80042ae:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80042b2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80042b6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80042ba:	b29b      	uxth	r3, r3
 80042bc:	8013      	strh	r3, [r2, #0]
 80042be:	e1c9      	b.n	8004654 <USB_ActivateEndpoint+0x770>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 80042c0:	683b      	ldr	r3, [r7, #0]
 80042c2:	78db      	ldrb	r3, [r3, #3]
 80042c4:	2b02      	cmp	r3, #2
 80042c6:	d11e      	bne.n	8004306 <USB_ActivateEndpoint+0x422>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 80042c8:	687a      	ldr	r2, [r7, #4]
 80042ca:	683b      	ldr	r3, [r7, #0]
 80042cc:	781b      	ldrb	r3, [r3, #0]
 80042ce:	009b      	lsls	r3, r3, #2
 80042d0:	4413      	add	r3, r2
 80042d2:	881b      	ldrh	r3, [r3, #0]
 80042d4:	b29b      	uxth	r3, r3
 80042d6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80042da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80042de:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 80042e2:	687a      	ldr	r2, [r7, #4]
 80042e4:	683b      	ldr	r3, [r7, #0]
 80042e6:	781b      	ldrb	r3, [r3, #0]
 80042e8:	009b      	lsls	r3, r3, #2
 80042ea:	441a      	add	r2, r3
 80042ec:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 80042f0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80042f4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80042f8:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 80042fc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004300:	b29b      	uxth	r3, r3
 8004302:	8013      	strh	r3, [r2, #0]
 8004304:	e01d      	b.n	8004342 <USB_ActivateEndpoint+0x45e>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8004306:	687a      	ldr	r2, [r7, #4]
 8004308:	683b      	ldr	r3, [r7, #0]
 800430a:	781b      	ldrb	r3, [r3, #0]
 800430c:	009b      	lsls	r3, r3, #2
 800430e:	4413      	add	r3, r2
 8004310:	881b      	ldrh	r3, [r3, #0]
 8004312:	b29b      	uxth	r3, r3
 8004314:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8004318:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800431c:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 8004320:	687a      	ldr	r2, [r7, #4]
 8004322:	683b      	ldr	r3, [r7, #0]
 8004324:	781b      	ldrb	r3, [r3, #0]
 8004326:	009b      	lsls	r3, r3, #2
 8004328:	441a      	add	r2, r3
 800432a:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800432e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004332:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004336:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800433a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800433e:	b29b      	uxth	r3, r3
 8004340:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800434c:	b29b      	uxth	r3, r3
 800434e:	461a      	mov	r2, r3
 8004350:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004352:	4413      	add	r3, r2
 8004354:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004356:	683b      	ldr	r3, [r7, #0]
 8004358:	781b      	ldrb	r3, [r3, #0]
 800435a:	011a      	lsls	r2, r3, #4
 800435c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800435e:	4413      	add	r3, r2
 8004360:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004364:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004366:	683b      	ldr	r3, [r7, #0]
 8004368:	891b      	ldrh	r3, [r3, #8]
 800436a:	085b      	lsrs	r3, r3, #1
 800436c:	b29b      	uxth	r3, r3
 800436e:	005b      	lsls	r3, r3, #1
 8004370:	b29a      	uxth	r2, r3
 8004372:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004374:	801a      	strh	r2, [r3, #0]
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	657b      	str	r3, [r7, #84]	@ 0x54
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004380:	b29b      	uxth	r3, r3
 8004382:	461a      	mov	r2, r3
 8004384:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004386:	4413      	add	r3, r2
 8004388:	657b      	str	r3, [r7, #84]	@ 0x54
 800438a:	683b      	ldr	r3, [r7, #0]
 800438c:	781b      	ldrb	r3, [r3, #0]
 800438e:	011a      	lsls	r2, r3, #4
 8004390:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004392:	4413      	add	r3, r2
 8004394:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 8004398:	653b      	str	r3, [r7, #80]	@ 0x50
 800439a:	683b      	ldr	r3, [r7, #0]
 800439c:	895b      	ldrh	r3, [r3, #10]
 800439e:	085b      	lsrs	r3, r3, #1
 80043a0:	b29b      	uxth	r3, r3
 80043a2:	005b      	lsls	r3, r3, #1
 80043a4:	b29a      	uxth	r2, r3
 80043a6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80043a8:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 80043aa:	683b      	ldr	r3, [r7, #0]
 80043ac:	785b      	ldrb	r3, [r3, #1]
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	f040 8093 	bne.w	80044da <USB_ActivateEndpoint+0x5f6>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80043b4:	687a      	ldr	r2, [r7, #4]
 80043b6:	683b      	ldr	r3, [r7, #0]
 80043b8:	781b      	ldrb	r3, [r3, #0]
 80043ba:	009b      	lsls	r3, r3, #2
 80043bc:	4413      	add	r3, r2
 80043be:	881b      	ldrh	r3, [r3, #0]
 80043c0:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 80043c4:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80043c8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d01b      	beq.n	8004408 <USB_ActivateEndpoint+0x524>
 80043d0:	687a      	ldr	r2, [r7, #4]
 80043d2:	683b      	ldr	r3, [r7, #0]
 80043d4:	781b      	ldrb	r3, [r3, #0]
 80043d6:	009b      	lsls	r3, r3, #2
 80043d8:	4413      	add	r3, r2
 80043da:	881b      	ldrh	r3, [r3, #0]
 80043dc:	b29b      	uxth	r3, r3
 80043de:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80043e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80043e6:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 80043e8:	687a      	ldr	r2, [r7, #4]
 80043ea:	683b      	ldr	r3, [r7, #0]
 80043ec:	781b      	ldrb	r3, [r3, #0]
 80043ee:	009b      	lsls	r3, r3, #2
 80043f0:	441a      	add	r2, r3
 80043f2:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80043f4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80043f8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80043fc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004400:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004404:	b29b      	uxth	r3, r3
 8004406:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004408:	687a      	ldr	r2, [r7, #4]
 800440a:	683b      	ldr	r3, [r7, #0]
 800440c:	781b      	ldrb	r3, [r3, #0]
 800440e:	009b      	lsls	r3, r3, #2
 8004410:	4413      	add	r3, r2
 8004412:	881b      	ldrh	r3, [r3, #0]
 8004414:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 8004416:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8004418:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800441c:	2b00      	cmp	r3, #0
 800441e:	d01b      	beq.n	8004458 <USB_ActivateEndpoint+0x574>
 8004420:	687a      	ldr	r2, [r7, #4]
 8004422:	683b      	ldr	r3, [r7, #0]
 8004424:	781b      	ldrb	r3, [r3, #0]
 8004426:	009b      	lsls	r3, r3, #2
 8004428:	4413      	add	r3, r2
 800442a:	881b      	ldrh	r3, [r3, #0]
 800442c:	b29b      	uxth	r3, r3
 800442e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004432:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004436:	877b      	strh	r3, [r7, #58]	@ 0x3a
 8004438:	687a      	ldr	r2, [r7, #4]
 800443a:	683b      	ldr	r3, [r7, #0]
 800443c:	781b      	ldrb	r3, [r3, #0]
 800443e:	009b      	lsls	r3, r3, #2
 8004440:	441a      	add	r2, r3
 8004442:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8004444:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004448:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800444c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004450:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8004454:	b29b      	uxth	r3, r3
 8004456:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8004458:	687a      	ldr	r2, [r7, #4]
 800445a:	683b      	ldr	r3, [r7, #0]
 800445c:	781b      	ldrb	r3, [r3, #0]
 800445e:	009b      	lsls	r3, r3, #2
 8004460:	4413      	add	r3, r2
 8004462:	881b      	ldrh	r3, [r3, #0]
 8004464:	b29b      	uxth	r3, r3
 8004466:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800446a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800446e:	873b      	strh	r3, [r7, #56]	@ 0x38
 8004470:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8004472:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8004476:	873b      	strh	r3, [r7, #56]	@ 0x38
 8004478:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800447a:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800447e:	873b      	strh	r3, [r7, #56]	@ 0x38
 8004480:	687a      	ldr	r2, [r7, #4]
 8004482:	683b      	ldr	r3, [r7, #0]
 8004484:	781b      	ldrb	r3, [r3, #0]
 8004486:	009b      	lsls	r3, r3, #2
 8004488:	441a      	add	r2, r3
 800448a:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800448c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004490:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004494:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004498:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800449c:	b29b      	uxth	r3, r3
 800449e:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80044a0:	687a      	ldr	r2, [r7, #4]
 80044a2:	683b      	ldr	r3, [r7, #0]
 80044a4:	781b      	ldrb	r3, [r3, #0]
 80044a6:	009b      	lsls	r3, r3, #2
 80044a8:	4413      	add	r3, r2
 80044aa:	881b      	ldrh	r3, [r3, #0]
 80044ac:	b29b      	uxth	r3, r3
 80044ae:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80044b2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80044b6:	86fb      	strh	r3, [r7, #54]	@ 0x36
 80044b8:	687a      	ldr	r2, [r7, #4]
 80044ba:	683b      	ldr	r3, [r7, #0]
 80044bc:	781b      	ldrb	r3, [r3, #0]
 80044be:	009b      	lsls	r3, r3, #2
 80044c0:	441a      	add	r2, r3
 80044c2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80044c4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80044c8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80044cc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80044d0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80044d4:	b29b      	uxth	r3, r3
 80044d6:	8013      	strh	r3, [r2, #0]
 80044d8:	e0bc      	b.n	8004654 <USB_ActivateEndpoint+0x770>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80044da:	687a      	ldr	r2, [r7, #4]
 80044dc:	683b      	ldr	r3, [r7, #0]
 80044de:	781b      	ldrb	r3, [r3, #0]
 80044e0:	009b      	lsls	r3, r3, #2
 80044e2:	4413      	add	r3, r2
 80044e4:	881b      	ldrh	r3, [r3, #0]
 80044e6:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 80044ea:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80044ee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d01d      	beq.n	8004532 <USB_ActivateEndpoint+0x64e>
 80044f6:	687a      	ldr	r2, [r7, #4]
 80044f8:	683b      	ldr	r3, [r7, #0]
 80044fa:	781b      	ldrb	r3, [r3, #0]
 80044fc:	009b      	lsls	r3, r3, #2
 80044fe:	4413      	add	r3, r2
 8004500:	881b      	ldrh	r3, [r3, #0]
 8004502:	b29b      	uxth	r3, r3
 8004504:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004508:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800450c:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 8004510:	687a      	ldr	r2, [r7, #4]
 8004512:	683b      	ldr	r3, [r7, #0]
 8004514:	781b      	ldrb	r3, [r3, #0]
 8004516:	009b      	lsls	r3, r3, #2
 8004518:	441a      	add	r2, r3
 800451a:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 800451e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004522:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004526:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800452a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800452e:	b29b      	uxth	r3, r3
 8004530:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004532:	687a      	ldr	r2, [r7, #4]
 8004534:	683b      	ldr	r3, [r7, #0]
 8004536:	781b      	ldrb	r3, [r3, #0]
 8004538:	009b      	lsls	r3, r3, #2
 800453a:	4413      	add	r3, r2
 800453c:	881b      	ldrh	r3, [r3, #0]
 800453e:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 8004542:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8004546:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800454a:	2b00      	cmp	r3, #0
 800454c:	d01d      	beq.n	800458a <USB_ActivateEndpoint+0x6a6>
 800454e:	687a      	ldr	r2, [r7, #4]
 8004550:	683b      	ldr	r3, [r7, #0]
 8004552:	781b      	ldrb	r3, [r3, #0]
 8004554:	009b      	lsls	r3, r3, #2
 8004556:	4413      	add	r3, r2
 8004558:	881b      	ldrh	r3, [r3, #0]
 800455a:	b29b      	uxth	r3, r3
 800455c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004560:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004564:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 8004568:	687a      	ldr	r2, [r7, #4]
 800456a:	683b      	ldr	r3, [r7, #0]
 800456c:	781b      	ldrb	r3, [r3, #0]
 800456e:	009b      	lsls	r3, r3, #2
 8004570:	441a      	add	r2, r3
 8004572:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8004576:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800457a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800457e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004582:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8004586:	b29b      	uxth	r3, r3
 8004588:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800458a:	683b      	ldr	r3, [r7, #0]
 800458c:	78db      	ldrb	r3, [r3, #3]
 800458e:	2b01      	cmp	r3, #1
 8004590:	d024      	beq.n	80045dc <USB_ActivateEndpoint+0x6f8>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8004592:	687a      	ldr	r2, [r7, #4]
 8004594:	683b      	ldr	r3, [r7, #0]
 8004596:	781b      	ldrb	r3, [r3, #0]
 8004598:	009b      	lsls	r3, r3, #2
 800459a:	4413      	add	r3, r2
 800459c:	881b      	ldrh	r3, [r3, #0]
 800459e:	b29b      	uxth	r3, r3
 80045a0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80045a4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80045a8:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 80045ac:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80045b0:	f083 0320 	eor.w	r3, r3, #32
 80045b4:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 80045b8:	687a      	ldr	r2, [r7, #4]
 80045ba:	683b      	ldr	r3, [r7, #0]
 80045bc:	781b      	ldrb	r3, [r3, #0]
 80045be:	009b      	lsls	r3, r3, #2
 80045c0:	441a      	add	r2, r3
 80045c2:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80045c6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80045ca:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80045ce:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80045d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80045d6:	b29b      	uxth	r3, r3
 80045d8:	8013      	strh	r3, [r2, #0]
 80045da:	e01d      	b.n	8004618 <USB_ActivateEndpoint+0x734>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80045dc:	687a      	ldr	r2, [r7, #4]
 80045de:	683b      	ldr	r3, [r7, #0]
 80045e0:	781b      	ldrb	r3, [r3, #0]
 80045e2:	009b      	lsls	r3, r3, #2
 80045e4:	4413      	add	r3, r2
 80045e6:	881b      	ldrh	r3, [r3, #0]
 80045e8:	b29b      	uxth	r3, r3
 80045ea:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80045ee:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80045f2:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 80045f6:	687a      	ldr	r2, [r7, #4]
 80045f8:	683b      	ldr	r3, [r7, #0]
 80045fa:	781b      	ldrb	r3, [r3, #0]
 80045fc:	009b      	lsls	r3, r3, #2
 80045fe:	441a      	add	r2, r3
 8004600:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8004604:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004608:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800460c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004610:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004614:	b29b      	uxth	r3, r3
 8004616:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8004618:	687a      	ldr	r2, [r7, #4]
 800461a:	683b      	ldr	r3, [r7, #0]
 800461c:	781b      	ldrb	r3, [r3, #0]
 800461e:	009b      	lsls	r3, r3, #2
 8004620:	4413      	add	r3, r2
 8004622:	881b      	ldrh	r3, [r3, #0]
 8004624:	b29b      	uxth	r3, r3
 8004626:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800462a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800462e:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 8004632:	687a      	ldr	r2, [r7, #4]
 8004634:	683b      	ldr	r3, [r7, #0]
 8004636:	781b      	ldrb	r3, [r3, #0]
 8004638:	009b      	lsls	r3, r3, #2
 800463a:	441a      	add	r2, r3
 800463c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8004640:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004644:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004648:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800464c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004650:	b29b      	uxth	r3, r3
 8004652:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 8004654:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
}
 8004658:	4618      	mov	r0, r3
 800465a:	3774      	adds	r7, #116	@ 0x74
 800465c:	46bd      	mov	sp, r7
 800465e:	bc80      	pop	{r7}
 8004660:	4770      	bx	lr
 8004662:	bf00      	nop

08004664 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8004664:	b480      	push	{r7}
 8004666:	b08d      	sub	sp, #52	@ 0x34
 8004668:	af00      	add	r7, sp, #0
 800466a:	6078      	str	r0, [r7, #4]
 800466c:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800466e:	683b      	ldr	r3, [r7, #0]
 8004670:	7b1b      	ldrb	r3, [r3, #12]
 8004672:	2b00      	cmp	r3, #0
 8004674:	f040 808e 	bne.w	8004794 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8004678:	683b      	ldr	r3, [r7, #0]
 800467a:	785b      	ldrb	r3, [r3, #1]
 800467c:	2b00      	cmp	r3, #0
 800467e:	d044      	beq.n	800470a <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004680:	687a      	ldr	r2, [r7, #4]
 8004682:	683b      	ldr	r3, [r7, #0]
 8004684:	781b      	ldrb	r3, [r3, #0]
 8004686:	009b      	lsls	r3, r3, #2
 8004688:	4413      	add	r3, r2
 800468a:	881b      	ldrh	r3, [r3, #0]
 800468c:	81bb      	strh	r3, [r7, #12]
 800468e:	89bb      	ldrh	r3, [r7, #12]
 8004690:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004694:	2b00      	cmp	r3, #0
 8004696:	d01b      	beq.n	80046d0 <USB_DeactivateEndpoint+0x6c>
 8004698:	687a      	ldr	r2, [r7, #4]
 800469a:	683b      	ldr	r3, [r7, #0]
 800469c:	781b      	ldrb	r3, [r3, #0]
 800469e:	009b      	lsls	r3, r3, #2
 80046a0:	4413      	add	r3, r2
 80046a2:	881b      	ldrh	r3, [r3, #0]
 80046a4:	b29b      	uxth	r3, r3
 80046a6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80046aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80046ae:	817b      	strh	r3, [r7, #10]
 80046b0:	687a      	ldr	r2, [r7, #4]
 80046b2:	683b      	ldr	r3, [r7, #0]
 80046b4:	781b      	ldrb	r3, [r3, #0]
 80046b6:	009b      	lsls	r3, r3, #2
 80046b8:	441a      	add	r2, r3
 80046ba:	897b      	ldrh	r3, [r7, #10]
 80046bc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80046c0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80046c4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80046c8:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80046cc:	b29b      	uxth	r3, r3
 80046ce:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80046d0:	687a      	ldr	r2, [r7, #4]
 80046d2:	683b      	ldr	r3, [r7, #0]
 80046d4:	781b      	ldrb	r3, [r3, #0]
 80046d6:	009b      	lsls	r3, r3, #2
 80046d8:	4413      	add	r3, r2
 80046da:	881b      	ldrh	r3, [r3, #0]
 80046dc:	b29b      	uxth	r3, r3
 80046de:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80046e2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80046e6:	813b      	strh	r3, [r7, #8]
 80046e8:	687a      	ldr	r2, [r7, #4]
 80046ea:	683b      	ldr	r3, [r7, #0]
 80046ec:	781b      	ldrb	r3, [r3, #0]
 80046ee:	009b      	lsls	r3, r3, #2
 80046f0:	441a      	add	r2, r3
 80046f2:	893b      	ldrh	r3, [r7, #8]
 80046f4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80046f8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80046fc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004700:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004704:	b29b      	uxth	r3, r3
 8004706:	8013      	strh	r3, [r2, #0]
 8004708:	e192      	b.n	8004a30 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800470a:	687a      	ldr	r2, [r7, #4]
 800470c:	683b      	ldr	r3, [r7, #0]
 800470e:	781b      	ldrb	r3, [r3, #0]
 8004710:	009b      	lsls	r3, r3, #2
 8004712:	4413      	add	r3, r2
 8004714:	881b      	ldrh	r3, [r3, #0]
 8004716:	827b      	strh	r3, [r7, #18]
 8004718:	8a7b      	ldrh	r3, [r7, #18]
 800471a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800471e:	2b00      	cmp	r3, #0
 8004720:	d01b      	beq.n	800475a <USB_DeactivateEndpoint+0xf6>
 8004722:	687a      	ldr	r2, [r7, #4]
 8004724:	683b      	ldr	r3, [r7, #0]
 8004726:	781b      	ldrb	r3, [r3, #0]
 8004728:	009b      	lsls	r3, r3, #2
 800472a:	4413      	add	r3, r2
 800472c:	881b      	ldrh	r3, [r3, #0]
 800472e:	b29b      	uxth	r3, r3
 8004730:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004734:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004738:	823b      	strh	r3, [r7, #16]
 800473a:	687a      	ldr	r2, [r7, #4]
 800473c:	683b      	ldr	r3, [r7, #0]
 800473e:	781b      	ldrb	r3, [r3, #0]
 8004740:	009b      	lsls	r3, r3, #2
 8004742:	441a      	add	r2, r3
 8004744:	8a3b      	ldrh	r3, [r7, #16]
 8004746:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800474a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800474e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004752:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004756:	b29b      	uxth	r3, r3
 8004758:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800475a:	687a      	ldr	r2, [r7, #4]
 800475c:	683b      	ldr	r3, [r7, #0]
 800475e:	781b      	ldrb	r3, [r3, #0]
 8004760:	009b      	lsls	r3, r3, #2
 8004762:	4413      	add	r3, r2
 8004764:	881b      	ldrh	r3, [r3, #0]
 8004766:	b29b      	uxth	r3, r3
 8004768:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800476c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004770:	81fb      	strh	r3, [r7, #14]
 8004772:	687a      	ldr	r2, [r7, #4]
 8004774:	683b      	ldr	r3, [r7, #0]
 8004776:	781b      	ldrb	r3, [r3, #0]
 8004778:	009b      	lsls	r3, r3, #2
 800477a:	441a      	add	r2, r3
 800477c:	89fb      	ldrh	r3, [r7, #14]
 800477e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004782:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004786:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800478a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800478e:	b29b      	uxth	r3, r3
 8004790:	8013      	strh	r3, [r2, #0]
 8004792:	e14d      	b.n	8004a30 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 8004794:	683b      	ldr	r3, [r7, #0]
 8004796:	785b      	ldrb	r3, [r3, #1]
 8004798:	2b00      	cmp	r3, #0
 800479a:	f040 80a5 	bne.w	80048e8 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800479e:	687a      	ldr	r2, [r7, #4]
 80047a0:	683b      	ldr	r3, [r7, #0]
 80047a2:	781b      	ldrb	r3, [r3, #0]
 80047a4:	009b      	lsls	r3, r3, #2
 80047a6:	4413      	add	r3, r2
 80047a8:	881b      	ldrh	r3, [r3, #0]
 80047aa:	843b      	strh	r3, [r7, #32]
 80047ac:	8c3b      	ldrh	r3, [r7, #32]
 80047ae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d01b      	beq.n	80047ee <USB_DeactivateEndpoint+0x18a>
 80047b6:	687a      	ldr	r2, [r7, #4]
 80047b8:	683b      	ldr	r3, [r7, #0]
 80047ba:	781b      	ldrb	r3, [r3, #0]
 80047bc:	009b      	lsls	r3, r3, #2
 80047be:	4413      	add	r3, r2
 80047c0:	881b      	ldrh	r3, [r3, #0]
 80047c2:	b29b      	uxth	r3, r3
 80047c4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80047c8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80047cc:	83fb      	strh	r3, [r7, #30]
 80047ce:	687a      	ldr	r2, [r7, #4]
 80047d0:	683b      	ldr	r3, [r7, #0]
 80047d2:	781b      	ldrb	r3, [r3, #0]
 80047d4:	009b      	lsls	r3, r3, #2
 80047d6:	441a      	add	r2, r3
 80047d8:	8bfb      	ldrh	r3, [r7, #30]
 80047da:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80047de:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80047e2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80047e6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80047ea:	b29b      	uxth	r3, r3
 80047ec:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80047ee:	687a      	ldr	r2, [r7, #4]
 80047f0:	683b      	ldr	r3, [r7, #0]
 80047f2:	781b      	ldrb	r3, [r3, #0]
 80047f4:	009b      	lsls	r3, r3, #2
 80047f6:	4413      	add	r3, r2
 80047f8:	881b      	ldrh	r3, [r3, #0]
 80047fa:	83bb      	strh	r3, [r7, #28]
 80047fc:	8bbb      	ldrh	r3, [r7, #28]
 80047fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004802:	2b00      	cmp	r3, #0
 8004804:	d01b      	beq.n	800483e <USB_DeactivateEndpoint+0x1da>
 8004806:	687a      	ldr	r2, [r7, #4]
 8004808:	683b      	ldr	r3, [r7, #0]
 800480a:	781b      	ldrb	r3, [r3, #0]
 800480c:	009b      	lsls	r3, r3, #2
 800480e:	4413      	add	r3, r2
 8004810:	881b      	ldrh	r3, [r3, #0]
 8004812:	b29b      	uxth	r3, r3
 8004814:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004818:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800481c:	837b      	strh	r3, [r7, #26]
 800481e:	687a      	ldr	r2, [r7, #4]
 8004820:	683b      	ldr	r3, [r7, #0]
 8004822:	781b      	ldrb	r3, [r3, #0]
 8004824:	009b      	lsls	r3, r3, #2
 8004826:	441a      	add	r2, r3
 8004828:	8b7b      	ldrh	r3, [r7, #26]
 800482a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800482e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004832:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004836:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800483a:	b29b      	uxth	r3, r3
 800483c:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800483e:	687a      	ldr	r2, [r7, #4]
 8004840:	683b      	ldr	r3, [r7, #0]
 8004842:	781b      	ldrb	r3, [r3, #0]
 8004844:	009b      	lsls	r3, r3, #2
 8004846:	4413      	add	r3, r2
 8004848:	881b      	ldrh	r3, [r3, #0]
 800484a:	b29b      	uxth	r3, r3
 800484c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004850:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004854:	833b      	strh	r3, [r7, #24]
 8004856:	687a      	ldr	r2, [r7, #4]
 8004858:	683b      	ldr	r3, [r7, #0]
 800485a:	781b      	ldrb	r3, [r3, #0]
 800485c:	009b      	lsls	r3, r3, #2
 800485e:	441a      	add	r2, r3
 8004860:	8b3b      	ldrh	r3, [r7, #24]
 8004862:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004866:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800486a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800486e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8004872:	b29b      	uxth	r3, r3
 8004874:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8004876:	687a      	ldr	r2, [r7, #4]
 8004878:	683b      	ldr	r3, [r7, #0]
 800487a:	781b      	ldrb	r3, [r3, #0]
 800487c:	009b      	lsls	r3, r3, #2
 800487e:	4413      	add	r3, r2
 8004880:	881b      	ldrh	r3, [r3, #0]
 8004882:	b29b      	uxth	r3, r3
 8004884:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004888:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800488c:	82fb      	strh	r3, [r7, #22]
 800488e:	687a      	ldr	r2, [r7, #4]
 8004890:	683b      	ldr	r3, [r7, #0]
 8004892:	781b      	ldrb	r3, [r3, #0]
 8004894:	009b      	lsls	r3, r3, #2
 8004896:	441a      	add	r2, r3
 8004898:	8afb      	ldrh	r3, [r7, #22]
 800489a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800489e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80048a2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80048a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80048aa:	b29b      	uxth	r3, r3
 80048ac:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80048ae:	687a      	ldr	r2, [r7, #4]
 80048b0:	683b      	ldr	r3, [r7, #0]
 80048b2:	781b      	ldrb	r3, [r3, #0]
 80048b4:	009b      	lsls	r3, r3, #2
 80048b6:	4413      	add	r3, r2
 80048b8:	881b      	ldrh	r3, [r3, #0]
 80048ba:	b29b      	uxth	r3, r3
 80048bc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80048c0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80048c4:	82bb      	strh	r3, [r7, #20]
 80048c6:	687a      	ldr	r2, [r7, #4]
 80048c8:	683b      	ldr	r3, [r7, #0]
 80048ca:	781b      	ldrb	r3, [r3, #0]
 80048cc:	009b      	lsls	r3, r3, #2
 80048ce:	441a      	add	r2, r3
 80048d0:	8abb      	ldrh	r3, [r7, #20]
 80048d2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80048d6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80048da:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80048de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80048e2:	b29b      	uxth	r3, r3
 80048e4:	8013      	strh	r3, [r2, #0]
 80048e6:	e0a3      	b.n	8004a30 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80048e8:	687a      	ldr	r2, [r7, #4]
 80048ea:	683b      	ldr	r3, [r7, #0]
 80048ec:	781b      	ldrb	r3, [r3, #0]
 80048ee:	009b      	lsls	r3, r3, #2
 80048f0:	4413      	add	r3, r2
 80048f2:	881b      	ldrh	r3, [r3, #0]
 80048f4:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 80048f6:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80048f8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d01b      	beq.n	8004938 <USB_DeactivateEndpoint+0x2d4>
 8004900:	687a      	ldr	r2, [r7, #4]
 8004902:	683b      	ldr	r3, [r7, #0]
 8004904:	781b      	ldrb	r3, [r3, #0]
 8004906:	009b      	lsls	r3, r3, #2
 8004908:	4413      	add	r3, r2
 800490a:	881b      	ldrh	r3, [r3, #0]
 800490c:	b29b      	uxth	r3, r3
 800490e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004912:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004916:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8004918:	687a      	ldr	r2, [r7, #4]
 800491a:	683b      	ldr	r3, [r7, #0]
 800491c:	781b      	ldrb	r3, [r3, #0]
 800491e:	009b      	lsls	r3, r3, #2
 8004920:	441a      	add	r2, r3
 8004922:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8004924:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004928:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800492c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004930:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004934:	b29b      	uxth	r3, r3
 8004936:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004938:	687a      	ldr	r2, [r7, #4]
 800493a:	683b      	ldr	r3, [r7, #0]
 800493c:	781b      	ldrb	r3, [r3, #0]
 800493e:	009b      	lsls	r3, r3, #2
 8004940:	4413      	add	r3, r2
 8004942:	881b      	ldrh	r3, [r3, #0]
 8004944:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8004946:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8004948:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800494c:	2b00      	cmp	r3, #0
 800494e:	d01b      	beq.n	8004988 <USB_DeactivateEndpoint+0x324>
 8004950:	687a      	ldr	r2, [r7, #4]
 8004952:	683b      	ldr	r3, [r7, #0]
 8004954:	781b      	ldrb	r3, [r3, #0]
 8004956:	009b      	lsls	r3, r3, #2
 8004958:	4413      	add	r3, r2
 800495a:	881b      	ldrh	r3, [r3, #0]
 800495c:	b29b      	uxth	r3, r3
 800495e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004962:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004966:	853b      	strh	r3, [r7, #40]	@ 0x28
 8004968:	687a      	ldr	r2, [r7, #4]
 800496a:	683b      	ldr	r3, [r7, #0]
 800496c:	781b      	ldrb	r3, [r3, #0]
 800496e:	009b      	lsls	r3, r3, #2
 8004970:	441a      	add	r2, r3
 8004972:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8004974:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004978:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800497c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004980:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8004984:	b29b      	uxth	r3, r3
 8004986:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8004988:	687a      	ldr	r2, [r7, #4]
 800498a:	683b      	ldr	r3, [r7, #0]
 800498c:	781b      	ldrb	r3, [r3, #0]
 800498e:	009b      	lsls	r3, r3, #2
 8004990:	4413      	add	r3, r2
 8004992:	881b      	ldrh	r3, [r3, #0]
 8004994:	b29b      	uxth	r3, r3
 8004996:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800499a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800499e:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80049a0:	687a      	ldr	r2, [r7, #4]
 80049a2:	683b      	ldr	r3, [r7, #0]
 80049a4:	781b      	ldrb	r3, [r3, #0]
 80049a6:	009b      	lsls	r3, r3, #2
 80049a8:	441a      	add	r2, r3
 80049aa:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80049ac:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80049b0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80049b4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80049b8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80049bc:	b29b      	uxth	r3, r3
 80049be:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80049c0:	687a      	ldr	r2, [r7, #4]
 80049c2:	683b      	ldr	r3, [r7, #0]
 80049c4:	781b      	ldrb	r3, [r3, #0]
 80049c6:	009b      	lsls	r3, r3, #2
 80049c8:	4413      	add	r3, r2
 80049ca:	881b      	ldrh	r3, [r3, #0]
 80049cc:	b29b      	uxth	r3, r3
 80049ce:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80049d2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80049d6:	84bb      	strh	r3, [r7, #36]	@ 0x24
 80049d8:	687a      	ldr	r2, [r7, #4]
 80049da:	683b      	ldr	r3, [r7, #0]
 80049dc:	781b      	ldrb	r3, [r3, #0]
 80049de:	009b      	lsls	r3, r3, #2
 80049e0:	441a      	add	r2, r3
 80049e2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80049e4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80049e8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80049ec:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80049f0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80049f4:	b29b      	uxth	r3, r3
 80049f6:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80049f8:	687a      	ldr	r2, [r7, #4]
 80049fa:	683b      	ldr	r3, [r7, #0]
 80049fc:	781b      	ldrb	r3, [r3, #0]
 80049fe:	009b      	lsls	r3, r3, #2
 8004a00:	4413      	add	r3, r2
 8004a02:	881b      	ldrh	r3, [r3, #0]
 8004a04:	b29b      	uxth	r3, r3
 8004a06:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004a0a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004a0e:	847b      	strh	r3, [r7, #34]	@ 0x22
 8004a10:	687a      	ldr	r2, [r7, #4]
 8004a12:	683b      	ldr	r3, [r7, #0]
 8004a14:	781b      	ldrb	r3, [r3, #0]
 8004a16:	009b      	lsls	r3, r3, #2
 8004a18:	441a      	add	r2, r3
 8004a1a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8004a1c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004a20:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004a24:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004a28:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004a2c:	b29b      	uxth	r3, r3
 8004a2e:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8004a30:	2300      	movs	r3, #0
}
 8004a32:	4618      	mov	r0, r3
 8004a34:	3734      	adds	r7, #52	@ 0x34
 8004a36:	46bd      	mov	sp, r7
 8004a38:	bc80      	pop	{r7}
 8004a3a:	4770      	bx	lr

08004a3c <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8004a3c:	b580      	push	{r7, lr}
 8004a3e:	b0c2      	sub	sp, #264	@ 0x108
 8004a40:	af00      	add	r7, sp, #0
 8004a42:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004a46:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004a4a:	6018      	str	r0, [r3, #0]
 8004a4c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004a50:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004a54:	6019      	str	r1, [r3, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 8004a56:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004a5a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	785b      	ldrb	r3, [r3, #1]
 8004a62:	2b01      	cmp	r3, #1
 8004a64:	f040 86b7 	bne.w	80057d6 <USB_EPStartXfer+0xd9a>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8004a68:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004a6c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	699a      	ldr	r2, [r3, #24]
 8004a74:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004a78:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	691b      	ldr	r3, [r3, #16]
 8004a80:	429a      	cmp	r2, r3
 8004a82:	d908      	bls.n	8004a96 <USB_EPStartXfer+0x5a>
    {
      len = ep->maxpacket;
 8004a84:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004a88:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	691b      	ldr	r3, [r3, #16]
 8004a90:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8004a94:	e007      	b.n	8004aa6 <USB_EPStartXfer+0x6a>
    }
    else
    {
      len = ep->xfer_len;
 8004a96:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004a9a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	699b      	ldr	r3, [r3, #24]
 8004aa2:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8004aa6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004aaa:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	7b1b      	ldrb	r3, [r3, #12]
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d13a      	bne.n	8004b2c <USB_EPStartXfer+0xf0>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8004ab6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004aba:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	6959      	ldr	r1, [r3, #20]
 8004ac2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004ac6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	88da      	ldrh	r2, [r3, #6]
 8004ace:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004ad2:	b29b      	uxth	r3, r3
 8004ad4:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8004ad8:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8004adc:	6800      	ldr	r0, [r0, #0]
 8004ade:	f001 fc9c 	bl	800641a <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8004ae2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004ae6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	613b      	str	r3, [r7, #16]
 8004aee:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004af2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004afc:	b29b      	uxth	r3, r3
 8004afe:	461a      	mov	r2, r3
 8004b00:	693b      	ldr	r3, [r7, #16]
 8004b02:	4413      	add	r3, r2
 8004b04:	613b      	str	r3, [r7, #16]
 8004b06:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004b0a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	781b      	ldrb	r3, [r3, #0]
 8004b12:	011a      	lsls	r2, r3, #4
 8004b14:	693b      	ldr	r3, [r7, #16]
 8004b16:	4413      	add	r3, r2
 8004b18:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8004b1c:	60fb      	str	r3, [r7, #12]
 8004b1e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004b22:	b29a      	uxth	r2, r3
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	801a      	strh	r2, [r3, #0]
 8004b28:	f000 be1f 	b.w	800576a <USB_EPStartXfer+0xd2e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8004b2c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004b30:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	78db      	ldrb	r3, [r3, #3]
 8004b38:	2b02      	cmp	r3, #2
 8004b3a:	f040 8462 	bne.w	8005402 <USB_EPStartXfer+0x9c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8004b3e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004b42:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	6a1a      	ldr	r2, [r3, #32]
 8004b4a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004b4e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	691b      	ldr	r3, [r3, #16]
 8004b56:	429a      	cmp	r2, r3
 8004b58:	f240 83df 	bls.w	800531a <USB_EPStartXfer+0x8de>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8004b5c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004b60:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004b64:	681a      	ldr	r2, [r3, #0]
 8004b66:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004b6a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	781b      	ldrb	r3, [r3, #0]
 8004b72:	009b      	lsls	r3, r3, #2
 8004b74:	4413      	add	r3, r2
 8004b76:	881b      	ldrh	r3, [r3, #0]
 8004b78:	b29b      	uxth	r3, r3
 8004b7a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004b7e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004b82:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8004b86:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004b8a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004b8e:	681a      	ldr	r2, [r3, #0]
 8004b90:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004b94:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	781b      	ldrb	r3, [r3, #0]
 8004b9c:	009b      	lsls	r3, r3, #2
 8004b9e:	441a      	add	r2, r3
 8004ba0:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8004ba4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004ba8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004bac:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8004bb0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004bb4:	b29b      	uxth	r3, r3
 8004bb6:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8004bb8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004bbc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	6a1a      	ldr	r2, [r3, #32]
 8004bc4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004bc8:	1ad2      	subs	r2, r2, r3
 8004bca:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004bce:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8004bd6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004bda:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004bde:	681a      	ldr	r2, [r3, #0]
 8004be0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004be4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	781b      	ldrb	r3, [r3, #0]
 8004bec:	009b      	lsls	r3, r3, #2
 8004bee:	4413      	add	r3, r2
 8004bf0:	881b      	ldrh	r3, [r3, #0]
 8004bf2:	b29b      	uxth	r3, r3
 8004bf4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	f000 81c7 	beq.w	8004f8c <USB_EPStartXfer+0x550>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8004bfe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004c02:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	633b      	str	r3, [r7, #48]	@ 0x30
 8004c0a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004c0e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	785b      	ldrb	r3, [r3, #1]
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d177      	bne.n	8004d0a <USB_EPStartXfer+0x2ce>
 8004c1a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004c1e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004c26:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004c2a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004c34:	b29b      	uxth	r3, r3
 8004c36:	461a      	mov	r2, r3
 8004c38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c3a:	4413      	add	r3, r2
 8004c3c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004c3e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004c42:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	781b      	ldrb	r3, [r3, #0]
 8004c4a:	011a      	lsls	r2, r3, #4
 8004c4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c4e:	4413      	add	r3, r2
 8004c50:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8004c54:	627b      	str	r3, [r7, #36]	@ 0x24
 8004c56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c58:	881b      	ldrh	r3, [r3, #0]
 8004c5a:	b29b      	uxth	r3, r3
 8004c5c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004c60:	b29a      	uxth	r2, r3
 8004c62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c64:	801a      	strh	r2, [r3, #0]
 8004c66:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004c6a:	2b3e      	cmp	r3, #62	@ 0x3e
 8004c6c:	d921      	bls.n	8004cb2 <USB_EPStartXfer+0x276>
 8004c6e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004c72:	095b      	lsrs	r3, r3, #5
 8004c74:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8004c78:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004c7c:	f003 031f 	and.w	r3, r3, #31
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d104      	bne.n	8004c8e <USB_EPStartXfer+0x252>
 8004c84:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8004c88:	3b01      	subs	r3, #1
 8004c8a:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8004c8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c90:	881b      	ldrh	r3, [r3, #0]
 8004c92:	b29a      	uxth	r2, r3
 8004c94:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8004c98:	b29b      	uxth	r3, r3
 8004c9a:	029b      	lsls	r3, r3, #10
 8004c9c:	b29b      	uxth	r3, r3
 8004c9e:	4313      	orrs	r3, r2
 8004ca0:	b29b      	uxth	r3, r3
 8004ca2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004ca6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004caa:	b29a      	uxth	r2, r3
 8004cac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cae:	801a      	strh	r2, [r3, #0]
 8004cb0:	e050      	b.n	8004d54 <USB_EPStartXfer+0x318>
 8004cb2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d10a      	bne.n	8004cd0 <USB_EPStartXfer+0x294>
 8004cba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cbc:	881b      	ldrh	r3, [r3, #0]
 8004cbe:	b29b      	uxth	r3, r3
 8004cc0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004cc4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004cc8:	b29a      	uxth	r2, r3
 8004cca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ccc:	801a      	strh	r2, [r3, #0]
 8004cce:	e041      	b.n	8004d54 <USB_EPStartXfer+0x318>
 8004cd0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004cd4:	085b      	lsrs	r3, r3, #1
 8004cd6:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8004cda:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004cde:	f003 0301 	and.w	r3, r3, #1
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d004      	beq.n	8004cf0 <USB_EPStartXfer+0x2b4>
 8004ce6:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8004cea:	3301      	adds	r3, #1
 8004cec:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8004cf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cf2:	881b      	ldrh	r3, [r3, #0]
 8004cf4:	b29a      	uxth	r2, r3
 8004cf6:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8004cfa:	b29b      	uxth	r3, r3
 8004cfc:	029b      	lsls	r3, r3, #10
 8004cfe:	b29b      	uxth	r3, r3
 8004d00:	4313      	orrs	r3, r2
 8004d02:	b29a      	uxth	r2, r3
 8004d04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d06:	801a      	strh	r2, [r3, #0]
 8004d08:	e024      	b.n	8004d54 <USB_EPStartXfer+0x318>
 8004d0a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004d0e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	785b      	ldrb	r3, [r3, #1]
 8004d16:	2b01      	cmp	r3, #1
 8004d18:	d11c      	bne.n	8004d54 <USB_EPStartXfer+0x318>
 8004d1a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004d1e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004d28:	b29b      	uxth	r3, r3
 8004d2a:	461a      	mov	r2, r3
 8004d2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d2e:	4413      	add	r3, r2
 8004d30:	633b      	str	r3, [r7, #48]	@ 0x30
 8004d32:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004d36:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	781b      	ldrb	r3, [r3, #0]
 8004d3e:	011a      	lsls	r2, r3, #4
 8004d40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d42:	4413      	add	r3, r2
 8004d44:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8004d48:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004d4a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004d4e:	b29a      	uxth	r2, r3
 8004d50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d52:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8004d54:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004d58:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	895b      	ldrh	r3, [r3, #10]
 8004d60:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8004d64:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004d68:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	6959      	ldr	r1, [r3, #20]
 8004d70:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004d74:	b29b      	uxth	r3, r3
 8004d76:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8004d7a:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8004d7e:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8004d82:	6800      	ldr	r0, [r0, #0]
 8004d84:	f001 fb49 	bl	800641a <USB_WritePMA>
            ep->xfer_buff += len;
 8004d88:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004d8c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	695a      	ldr	r2, [r3, #20]
 8004d94:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004d98:	441a      	add	r2, r3
 8004d9a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004d9e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8004da6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004daa:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	6a1a      	ldr	r2, [r3, #32]
 8004db2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004db6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	691b      	ldr	r3, [r3, #16]
 8004dbe:	429a      	cmp	r2, r3
 8004dc0:	d90f      	bls.n	8004de2 <USB_EPStartXfer+0x3a6>
            {
              ep->xfer_len_db -= len;
 8004dc2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004dc6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	6a1a      	ldr	r2, [r3, #32]
 8004dce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004dd2:	1ad2      	subs	r2, r2, r3
 8004dd4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004dd8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	621a      	str	r2, [r3, #32]
 8004de0:	e00e      	b.n	8004e00 <USB_EPStartXfer+0x3c4>
            }
            else
            {
              len = ep->xfer_len_db;
 8004de2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004de6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	6a1b      	ldr	r3, [r3, #32]
 8004dee:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
              ep->xfer_len_db = 0U;
 8004df2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004df6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	2200      	movs	r2, #0
 8004dfe:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8004e00:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004e04:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	785b      	ldrb	r3, [r3, #1]
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d177      	bne.n	8004f00 <USB_EPStartXfer+0x4c4>
 8004e10:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004e14:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	61bb      	str	r3, [r7, #24]
 8004e1c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004e20:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004e2a:	b29b      	uxth	r3, r3
 8004e2c:	461a      	mov	r2, r3
 8004e2e:	69bb      	ldr	r3, [r7, #24]
 8004e30:	4413      	add	r3, r2
 8004e32:	61bb      	str	r3, [r7, #24]
 8004e34:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004e38:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	781b      	ldrb	r3, [r3, #0]
 8004e40:	011a      	lsls	r2, r3, #4
 8004e42:	69bb      	ldr	r3, [r7, #24]
 8004e44:	4413      	add	r3, r2
 8004e46:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8004e4a:	617b      	str	r3, [r7, #20]
 8004e4c:	697b      	ldr	r3, [r7, #20]
 8004e4e:	881b      	ldrh	r3, [r3, #0]
 8004e50:	b29b      	uxth	r3, r3
 8004e52:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004e56:	b29a      	uxth	r2, r3
 8004e58:	697b      	ldr	r3, [r7, #20]
 8004e5a:	801a      	strh	r2, [r3, #0]
 8004e5c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004e60:	2b3e      	cmp	r3, #62	@ 0x3e
 8004e62:	d921      	bls.n	8004ea8 <USB_EPStartXfer+0x46c>
 8004e64:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004e68:	095b      	lsrs	r3, r3, #5
 8004e6a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8004e6e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004e72:	f003 031f 	and.w	r3, r3, #31
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d104      	bne.n	8004e84 <USB_EPStartXfer+0x448>
 8004e7a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004e7e:	3b01      	subs	r3, #1
 8004e80:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8004e84:	697b      	ldr	r3, [r7, #20]
 8004e86:	881b      	ldrh	r3, [r3, #0]
 8004e88:	b29a      	uxth	r2, r3
 8004e8a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004e8e:	b29b      	uxth	r3, r3
 8004e90:	029b      	lsls	r3, r3, #10
 8004e92:	b29b      	uxth	r3, r3
 8004e94:	4313      	orrs	r3, r2
 8004e96:	b29b      	uxth	r3, r3
 8004e98:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004e9c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004ea0:	b29a      	uxth	r2, r3
 8004ea2:	697b      	ldr	r3, [r7, #20]
 8004ea4:	801a      	strh	r2, [r3, #0]
 8004ea6:	e056      	b.n	8004f56 <USB_EPStartXfer+0x51a>
 8004ea8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d10a      	bne.n	8004ec6 <USB_EPStartXfer+0x48a>
 8004eb0:	697b      	ldr	r3, [r7, #20]
 8004eb2:	881b      	ldrh	r3, [r3, #0]
 8004eb4:	b29b      	uxth	r3, r3
 8004eb6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004eba:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004ebe:	b29a      	uxth	r2, r3
 8004ec0:	697b      	ldr	r3, [r7, #20]
 8004ec2:	801a      	strh	r2, [r3, #0]
 8004ec4:	e047      	b.n	8004f56 <USB_EPStartXfer+0x51a>
 8004ec6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004eca:	085b      	lsrs	r3, r3, #1
 8004ecc:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8004ed0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004ed4:	f003 0301 	and.w	r3, r3, #1
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d004      	beq.n	8004ee6 <USB_EPStartXfer+0x4aa>
 8004edc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004ee0:	3301      	adds	r3, #1
 8004ee2:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8004ee6:	697b      	ldr	r3, [r7, #20]
 8004ee8:	881b      	ldrh	r3, [r3, #0]
 8004eea:	b29a      	uxth	r2, r3
 8004eec:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004ef0:	b29b      	uxth	r3, r3
 8004ef2:	029b      	lsls	r3, r3, #10
 8004ef4:	b29b      	uxth	r3, r3
 8004ef6:	4313      	orrs	r3, r2
 8004ef8:	b29a      	uxth	r2, r3
 8004efa:	697b      	ldr	r3, [r7, #20]
 8004efc:	801a      	strh	r2, [r3, #0]
 8004efe:	e02a      	b.n	8004f56 <USB_EPStartXfer+0x51a>
 8004f00:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004f04:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	785b      	ldrb	r3, [r3, #1]
 8004f0c:	2b01      	cmp	r3, #1
 8004f0e:	d122      	bne.n	8004f56 <USB_EPStartXfer+0x51a>
 8004f10:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004f14:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	623b      	str	r3, [r7, #32]
 8004f1c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004f20:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004f2a:	b29b      	uxth	r3, r3
 8004f2c:	461a      	mov	r2, r3
 8004f2e:	6a3b      	ldr	r3, [r7, #32]
 8004f30:	4413      	add	r3, r2
 8004f32:	623b      	str	r3, [r7, #32]
 8004f34:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004f38:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	781b      	ldrb	r3, [r3, #0]
 8004f40:	011a      	lsls	r2, r3, #4
 8004f42:	6a3b      	ldr	r3, [r7, #32]
 8004f44:	4413      	add	r3, r2
 8004f46:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8004f4a:	61fb      	str	r3, [r7, #28]
 8004f4c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004f50:	b29a      	uxth	r2, r3
 8004f52:	69fb      	ldr	r3, [r7, #28]
 8004f54:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8004f56:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004f5a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	891b      	ldrh	r3, [r3, #8]
 8004f62:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8004f66:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004f6a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	6959      	ldr	r1, [r3, #20]
 8004f72:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004f76:	b29b      	uxth	r3, r3
 8004f78:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8004f7c:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8004f80:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8004f84:	6800      	ldr	r0, [r0, #0]
 8004f86:	f001 fa48 	bl	800641a <USB_WritePMA>
 8004f8a:	e3ee      	b.n	800576a <USB_EPStartXfer+0xd2e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8004f8c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004f90:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	785b      	ldrb	r3, [r3, #1]
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d177      	bne.n	800508c <USB_EPStartXfer+0x650>
 8004f9c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004fa0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004fa8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004fac:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004fb6:	b29b      	uxth	r3, r3
 8004fb8:	461a      	mov	r2, r3
 8004fba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004fbc:	4413      	add	r3, r2
 8004fbe:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004fc0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004fc4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	781b      	ldrb	r3, [r3, #0]
 8004fcc:	011a      	lsls	r2, r3, #4
 8004fce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004fd0:	4413      	add	r3, r2
 8004fd2:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8004fd6:	647b      	str	r3, [r7, #68]	@ 0x44
 8004fd8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004fda:	881b      	ldrh	r3, [r3, #0]
 8004fdc:	b29b      	uxth	r3, r3
 8004fde:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004fe2:	b29a      	uxth	r2, r3
 8004fe4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004fe6:	801a      	strh	r2, [r3, #0]
 8004fe8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004fec:	2b3e      	cmp	r3, #62	@ 0x3e
 8004fee:	d921      	bls.n	8005034 <USB_EPStartXfer+0x5f8>
 8004ff0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004ff4:	095b      	lsrs	r3, r3, #5
 8004ff6:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8004ffa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004ffe:	f003 031f 	and.w	r3, r3, #31
 8005002:	2b00      	cmp	r3, #0
 8005004:	d104      	bne.n	8005010 <USB_EPStartXfer+0x5d4>
 8005006:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800500a:	3b01      	subs	r3, #1
 800500c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8005010:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005012:	881b      	ldrh	r3, [r3, #0]
 8005014:	b29a      	uxth	r2, r3
 8005016:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800501a:	b29b      	uxth	r3, r3
 800501c:	029b      	lsls	r3, r3, #10
 800501e:	b29b      	uxth	r3, r3
 8005020:	4313      	orrs	r3, r2
 8005022:	b29b      	uxth	r3, r3
 8005024:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005028:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800502c:	b29a      	uxth	r2, r3
 800502e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005030:	801a      	strh	r2, [r3, #0]
 8005032:	e056      	b.n	80050e2 <USB_EPStartXfer+0x6a6>
 8005034:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005038:	2b00      	cmp	r3, #0
 800503a:	d10a      	bne.n	8005052 <USB_EPStartXfer+0x616>
 800503c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800503e:	881b      	ldrh	r3, [r3, #0]
 8005040:	b29b      	uxth	r3, r3
 8005042:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005046:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800504a:	b29a      	uxth	r2, r3
 800504c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800504e:	801a      	strh	r2, [r3, #0]
 8005050:	e047      	b.n	80050e2 <USB_EPStartXfer+0x6a6>
 8005052:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005056:	085b      	lsrs	r3, r3, #1
 8005058:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800505c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005060:	f003 0301 	and.w	r3, r3, #1
 8005064:	2b00      	cmp	r3, #0
 8005066:	d004      	beq.n	8005072 <USB_EPStartXfer+0x636>
 8005068:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800506c:	3301      	adds	r3, #1
 800506e:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8005072:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005074:	881b      	ldrh	r3, [r3, #0]
 8005076:	b29a      	uxth	r2, r3
 8005078:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800507c:	b29b      	uxth	r3, r3
 800507e:	029b      	lsls	r3, r3, #10
 8005080:	b29b      	uxth	r3, r3
 8005082:	4313      	orrs	r3, r2
 8005084:	b29a      	uxth	r2, r3
 8005086:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005088:	801a      	strh	r2, [r3, #0]
 800508a:	e02a      	b.n	80050e2 <USB_EPStartXfer+0x6a6>
 800508c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005090:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	785b      	ldrb	r3, [r3, #1]
 8005098:	2b01      	cmp	r3, #1
 800509a:	d122      	bne.n	80050e2 <USB_EPStartXfer+0x6a6>
 800509c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80050a0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	653b      	str	r3, [r7, #80]	@ 0x50
 80050a8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80050ac:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80050b6:	b29b      	uxth	r3, r3
 80050b8:	461a      	mov	r2, r3
 80050ba:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80050bc:	4413      	add	r3, r2
 80050be:	653b      	str	r3, [r7, #80]	@ 0x50
 80050c0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80050c4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	781b      	ldrb	r3, [r3, #0]
 80050cc:	011a      	lsls	r2, r3, #4
 80050ce:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80050d0:	4413      	add	r3, r2
 80050d2:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80050d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80050d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80050dc:	b29a      	uxth	r2, r3
 80050de:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80050e0:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 80050e2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80050e6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	891b      	ldrh	r3, [r3, #8]
 80050ee:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80050f2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80050f6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	6959      	ldr	r1, [r3, #20]
 80050fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005102:	b29b      	uxth	r3, r3
 8005104:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8005108:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 800510c:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8005110:	6800      	ldr	r0, [r0, #0]
 8005112:	f001 f982 	bl	800641a <USB_WritePMA>
            ep->xfer_buff += len;
 8005116:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800511a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	695a      	ldr	r2, [r3, #20]
 8005122:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005126:	441a      	add	r2, r3
 8005128:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800512c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8005134:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005138:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	6a1a      	ldr	r2, [r3, #32]
 8005140:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005144:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	691b      	ldr	r3, [r3, #16]
 800514c:	429a      	cmp	r2, r3
 800514e:	d90f      	bls.n	8005170 <USB_EPStartXfer+0x734>
            {
              ep->xfer_len_db -= len;
 8005150:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005154:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	6a1a      	ldr	r2, [r3, #32]
 800515c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005160:	1ad2      	subs	r2, r2, r3
 8005162:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005166:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	621a      	str	r2, [r3, #32]
 800516e:	e00e      	b.n	800518e <USB_EPStartXfer+0x752>
            }
            else
            {
              len = ep->xfer_len_db;
 8005170:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005174:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	6a1b      	ldr	r3, [r3, #32]
 800517c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
              ep->xfer_len_db = 0U;
 8005180:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005184:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	2200      	movs	r2, #0
 800518c:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800518e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005192:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	643b      	str	r3, [r7, #64]	@ 0x40
 800519a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800519e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	785b      	ldrb	r3, [r3, #1]
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d177      	bne.n	800529a <USB_EPStartXfer+0x85e>
 80051aa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80051ae:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	63bb      	str	r3, [r7, #56]	@ 0x38
 80051b6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80051ba:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80051c4:	b29b      	uxth	r3, r3
 80051c6:	461a      	mov	r2, r3
 80051c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80051ca:	4413      	add	r3, r2
 80051cc:	63bb      	str	r3, [r7, #56]	@ 0x38
 80051ce:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80051d2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	781b      	ldrb	r3, [r3, #0]
 80051da:	011a      	lsls	r2, r3, #4
 80051dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80051de:	4413      	add	r3, r2
 80051e0:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80051e4:	637b      	str	r3, [r7, #52]	@ 0x34
 80051e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80051e8:	881b      	ldrh	r3, [r3, #0]
 80051ea:	b29b      	uxth	r3, r3
 80051ec:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80051f0:	b29a      	uxth	r2, r3
 80051f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80051f4:	801a      	strh	r2, [r3, #0]
 80051f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80051fa:	2b3e      	cmp	r3, #62	@ 0x3e
 80051fc:	d921      	bls.n	8005242 <USB_EPStartXfer+0x806>
 80051fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005202:	095b      	lsrs	r3, r3, #5
 8005204:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8005208:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800520c:	f003 031f 	and.w	r3, r3, #31
 8005210:	2b00      	cmp	r3, #0
 8005212:	d104      	bne.n	800521e <USB_EPStartXfer+0x7e2>
 8005214:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005218:	3b01      	subs	r3, #1
 800521a:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800521e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005220:	881b      	ldrh	r3, [r3, #0]
 8005222:	b29a      	uxth	r2, r3
 8005224:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005228:	b29b      	uxth	r3, r3
 800522a:	029b      	lsls	r3, r3, #10
 800522c:	b29b      	uxth	r3, r3
 800522e:	4313      	orrs	r3, r2
 8005230:	b29b      	uxth	r3, r3
 8005232:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005236:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800523a:	b29a      	uxth	r2, r3
 800523c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800523e:	801a      	strh	r2, [r3, #0]
 8005240:	e050      	b.n	80052e4 <USB_EPStartXfer+0x8a8>
 8005242:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005246:	2b00      	cmp	r3, #0
 8005248:	d10a      	bne.n	8005260 <USB_EPStartXfer+0x824>
 800524a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800524c:	881b      	ldrh	r3, [r3, #0]
 800524e:	b29b      	uxth	r3, r3
 8005250:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005254:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005258:	b29a      	uxth	r2, r3
 800525a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800525c:	801a      	strh	r2, [r3, #0]
 800525e:	e041      	b.n	80052e4 <USB_EPStartXfer+0x8a8>
 8005260:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005264:	085b      	lsrs	r3, r3, #1
 8005266:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800526a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800526e:	f003 0301 	and.w	r3, r3, #1
 8005272:	2b00      	cmp	r3, #0
 8005274:	d004      	beq.n	8005280 <USB_EPStartXfer+0x844>
 8005276:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800527a:	3301      	adds	r3, #1
 800527c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8005280:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005282:	881b      	ldrh	r3, [r3, #0]
 8005284:	b29a      	uxth	r2, r3
 8005286:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800528a:	b29b      	uxth	r3, r3
 800528c:	029b      	lsls	r3, r3, #10
 800528e:	b29b      	uxth	r3, r3
 8005290:	4313      	orrs	r3, r2
 8005292:	b29a      	uxth	r2, r3
 8005294:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005296:	801a      	strh	r2, [r3, #0]
 8005298:	e024      	b.n	80052e4 <USB_EPStartXfer+0x8a8>
 800529a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800529e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	785b      	ldrb	r3, [r3, #1]
 80052a6:	2b01      	cmp	r3, #1
 80052a8:	d11c      	bne.n	80052e4 <USB_EPStartXfer+0x8a8>
 80052aa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80052ae:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80052b8:	b29b      	uxth	r3, r3
 80052ba:	461a      	mov	r2, r3
 80052bc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80052be:	4413      	add	r3, r2
 80052c0:	643b      	str	r3, [r7, #64]	@ 0x40
 80052c2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80052c6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	781b      	ldrb	r3, [r3, #0]
 80052ce:	011a      	lsls	r2, r3, #4
 80052d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80052d2:	4413      	add	r3, r2
 80052d4:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80052d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80052da:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80052de:	b29a      	uxth	r2, r3
 80052e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80052e2:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 80052e4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80052e8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	895b      	ldrh	r3, [r3, #10]
 80052f0:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80052f4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80052f8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	6959      	ldr	r1, [r3, #20]
 8005300:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005304:	b29b      	uxth	r3, r3
 8005306:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800530a:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 800530e:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8005312:	6800      	ldr	r0, [r0, #0]
 8005314:	f001 f881 	bl	800641a <USB_WritePMA>
 8005318:	e227      	b.n	800576a <USB_EPStartXfer+0xd2e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800531a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800531e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	6a1b      	ldr	r3, [r3, #32]
 8005326:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 800532a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800532e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005332:	681a      	ldr	r2, [r3, #0]
 8005334:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005338:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	781b      	ldrb	r3, [r3, #0]
 8005340:	009b      	lsls	r3, r3, #2
 8005342:	4413      	add	r3, r2
 8005344:	881b      	ldrh	r3, [r3, #0]
 8005346:	b29b      	uxth	r3, r3
 8005348:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800534c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005350:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8005354:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005358:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800535c:	681a      	ldr	r2, [r3, #0]
 800535e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005362:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	781b      	ldrb	r3, [r3, #0]
 800536a:	009b      	lsls	r3, r3, #2
 800536c:	441a      	add	r2, r3
 800536e:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8005372:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005376:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800537a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800537e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005382:	b29b      	uxth	r3, r3
 8005384:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8005386:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800538a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005392:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005396:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80053a0:	b29b      	uxth	r3, r3
 80053a2:	461a      	mov	r2, r3
 80053a4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80053a6:	4413      	add	r3, r2
 80053a8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80053aa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80053ae:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	781b      	ldrb	r3, [r3, #0]
 80053b6:	011a      	lsls	r2, r3, #4
 80053b8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80053ba:	4413      	add	r3, r2
 80053bc:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80053c0:	65bb      	str	r3, [r7, #88]	@ 0x58
 80053c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80053c6:	b29a      	uxth	r2, r3
 80053c8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80053ca:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 80053cc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80053d0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	891b      	ldrh	r3, [r3, #8]
 80053d8:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80053dc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80053e0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	6959      	ldr	r1, [r3, #20]
 80053e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80053ec:	b29b      	uxth	r3, r3
 80053ee:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80053f2:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 80053f6:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 80053fa:	6800      	ldr	r0, [r0, #0]
 80053fc:	f001 f80d 	bl	800641a <USB_WritePMA>
 8005400:	e1b3      	b.n	800576a <USB_EPStartXfer+0xd2e>
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 8005402:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005406:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	6a1a      	ldr	r2, [r3, #32]
 800540e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005412:	1ad2      	subs	r2, r2, r3
 8005414:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005418:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8005420:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005424:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005428:	681a      	ldr	r2, [r3, #0]
 800542a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800542e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	781b      	ldrb	r3, [r3, #0]
 8005436:	009b      	lsls	r3, r3, #2
 8005438:	4413      	add	r3, r2
 800543a:	881b      	ldrh	r3, [r3, #0]
 800543c:	b29b      	uxth	r3, r3
 800543e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005442:	2b00      	cmp	r3, #0
 8005444:	f000 80c6 	beq.w	80055d4 <USB_EPStartXfer+0xb98>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8005448:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800544c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	673b      	str	r3, [r7, #112]	@ 0x70
 8005454:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005458:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	785b      	ldrb	r3, [r3, #1]
 8005460:	2b00      	cmp	r3, #0
 8005462:	d177      	bne.n	8005554 <USB_EPStartXfer+0xb18>
 8005464:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005468:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005470:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005474:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800547e:	b29b      	uxth	r3, r3
 8005480:	461a      	mov	r2, r3
 8005482:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005484:	4413      	add	r3, r2
 8005486:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005488:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800548c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	781b      	ldrb	r3, [r3, #0]
 8005494:	011a      	lsls	r2, r3, #4
 8005496:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005498:	4413      	add	r3, r2
 800549a:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800549e:	667b      	str	r3, [r7, #100]	@ 0x64
 80054a0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80054a2:	881b      	ldrh	r3, [r3, #0]
 80054a4:	b29b      	uxth	r3, r3
 80054a6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80054aa:	b29a      	uxth	r2, r3
 80054ac:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80054ae:	801a      	strh	r2, [r3, #0]
 80054b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80054b4:	2b3e      	cmp	r3, #62	@ 0x3e
 80054b6:	d921      	bls.n	80054fc <USB_EPStartXfer+0xac0>
 80054b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80054bc:	095b      	lsrs	r3, r3, #5
 80054be:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80054c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80054c6:	f003 031f 	and.w	r3, r3, #31
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d104      	bne.n	80054d8 <USB_EPStartXfer+0xa9c>
 80054ce:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80054d2:	3b01      	subs	r3, #1
 80054d4:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80054d8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80054da:	881b      	ldrh	r3, [r3, #0]
 80054dc:	b29a      	uxth	r2, r3
 80054de:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80054e2:	b29b      	uxth	r3, r3
 80054e4:	029b      	lsls	r3, r3, #10
 80054e6:	b29b      	uxth	r3, r3
 80054e8:	4313      	orrs	r3, r2
 80054ea:	b29b      	uxth	r3, r3
 80054ec:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80054f0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80054f4:	b29a      	uxth	r2, r3
 80054f6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80054f8:	801a      	strh	r2, [r3, #0]
 80054fa:	e050      	b.n	800559e <USB_EPStartXfer+0xb62>
 80054fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005500:	2b00      	cmp	r3, #0
 8005502:	d10a      	bne.n	800551a <USB_EPStartXfer+0xade>
 8005504:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005506:	881b      	ldrh	r3, [r3, #0]
 8005508:	b29b      	uxth	r3, r3
 800550a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800550e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005512:	b29a      	uxth	r2, r3
 8005514:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005516:	801a      	strh	r2, [r3, #0]
 8005518:	e041      	b.n	800559e <USB_EPStartXfer+0xb62>
 800551a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800551e:	085b      	lsrs	r3, r3, #1
 8005520:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8005524:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005528:	f003 0301 	and.w	r3, r3, #1
 800552c:	2b00      	cmp	r3, #0
 800552e:	d004      	beq.n	800553a <USB_EPStartXfer+0xafe>
 8005530:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8005534:	3301      	adds	r3, #1
 8005536:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800553a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800553c:	881b      	ldrh	r3, [r3, #0]
 800553e:	b29a      	uxth	r2, r3
 8005540:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8005544:	b29b      	uxth	r3, r3
 8005546:	029b      	lsls	r3, r3, #10
 8005548:	b29b      	uxth	r3, r3
 800554a:	4313      	orrs	r3, r2
 800554c:	b29a      	uxth	r2, r3
 800554e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005550:	801a      	strh	r2, [r3, #0]
 8005552:	e024      	b.n	800559e <USB_EPStartXfer+0xb62>
 8005554:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005558:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	785b      	ldrb	r3, [r3, #1]
 8005560:	2b01      	cmp	r3, #1
 8005562:	d11c      	bne.n	800559e <USB_EPStartXfer+0xb62>
 8005564:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005568:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005572:	b29b      	uxth	r3, r3
 8005574:	461a      	mov	r2, r3
 8005576:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005578:	4413      	add	r3, r2
 800557a:	673b      	str	r3, [r7, #112]	@ 0x70
 800557c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005580:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	781b      	ldrb	r3, [r3, #0]
 8005588:	011a      	lsls	r2, r3, #4
 800558a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800558c:	4413      	add	r3, r2
 800558e:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8005592:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005594:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005598:	b29a      	uxth	r2, r3
 800559a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800559c:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800559e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80055a2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	895b      	ldrh	r3, [r3, #10]
 80055aa:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80055ae:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80055b2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	6959      	ldr	r1, [r3, #20]
 80055ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80055be:	b29b      	uxth	r3, r3
 80055c0:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80055c4:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 80055c8:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 80055cc:	6800      	ldr	r0, [r0, #0]
 80055ce:	f000 ff24 	bl	800641a <USB_WritePMA>
 80055d2:	e0ca      	b.n	800576a <USB_EPStartXfer+0xd2e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80055d4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80055d8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	785b      	ldrb	r3, [r3, #1]
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d177      	bne.n	80056d4 <USB_EPStartXfer+0xc98>
 80055e4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80055e8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80055f0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80055f4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80055fe:	b29b      	uxth	r3, r3
 8005600:	461a      	mov	r2, r3
 8005602:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005604:	4413      	add	r3, r2
 8005606:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005608:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800560c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	781b      	ldrb	r3, [r3, #0]
 8005614:	011a      	lsls	r2, r3, #4
 8005616:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005618:	4413      	add	r3, r2
 800561a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800561e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005620:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005622:	881b      	ldrh	r3, [r3, #0]
 8005624:	b29b      	uxth	r3, r3
 8005626:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800562a:	b29a      	uxth	r2, r3
 800562c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800562e:	801a      	strh	r2, [r3, #0]
 8005630:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005634:	2b3e      	cmp	r3, #62	@ 0x3e
 8005636:	d921      	bls.n	800567c <USB_EPStartXfer+0xc40>
 8005638:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800563c:	095b      	lsrs	r3, r3, #5
 800563e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8005642:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005646:	f003 031f 	and.w	r3, r3, #31
 800564a:	2b00      	cmp	r3, #0
 800564c:	d104      	bne.n	8005658 <USB_EPStartXfer+0xc1c>
 800564e:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8005652:	3b01      	subs	r3, #1
 8005654:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8005658:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800565a:	881b      	ldrh	r3, [r3, #0]
 800565c:	b29a      	uxth	r2, r3
 800565e:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8005662:	b29b      	uxth	r3, r3
 8005664:	029b      	lsls	r3, r3, #10
 8005666:	b29b      	uxth	r3, r3
 8005668:	4313      	orrs	r3, r2
 800566a:	b29b      	uxth	r3, r3
 800566c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005670:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005674:	b29a      	uxth	r2, r3
 8005676:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005678:	801a      	strh	r2, [r3, #0]
 800567a:	e05c      	b.n	8005736 <USB_EPStartXfer+0xcfa>
 800567c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005680:	2b00      	cmp	r3, #0
 8005682:	d10a      	bne.n	800569a <USB_EPStartXfer+0xc5e>
 8005684:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005686:	881b      	ldrh	r3, [r3, #0]
 8005688:	b29b      	uxth	r3, r3
 800568a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800568e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005692:	b29a      	uxth	r2, r3
 8005694:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005696:	801a      	strh	r2, [r3, #0]
 8005698:	e04d      	b.n	8005736 <USB_EPStartXfer+0xcfa>
 800569a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800569e:	085b      	lsrs	r3, r3, #1
 80056a0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80056a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80056a8:	f003 0301 	and.w	r3, r3, #1
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d004      	beq.n	80056ba <USB_EPStartXfer+0xc7e>
 80056b0:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 80056b4:	3301      	adds	r3, #1
 80056b6:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80056ba:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80056bc:	881b      	ldrh	r3, [r3, #0]
 80056be:	b29a      	uxth	r2, r3
 80056c0:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 80056c4:	b29b      	uxth	r3, r3
 80056c6:	029b      	lsls	r3, r3, #10
 80056c8:	b29b      	uxth	r3, r3
 80056ca:	4313      	orrs	r3, r2
 80056cc:	b29a      	uxth	r2, r3
 80056ce:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80056d0:	801a      	strh	r2, [r3, #0]
 80056d2:	e030      	b.n	8005736 <USB_EPStartXfer+0xcfa>
 80056d4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80056d8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	785b      	ldrb	r3, [r3, #1]
 80056e0:	2b01      	cmp	r3, #1
 80056e2:	d128      	bne.n	8005736 <USB_EPStartXfer+0xcfa>
 80056e4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80056e8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80056f2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80056f6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005700:	b29b      	uxth	r3, r3
 8005702:	461a      	mov	r2, r3
 8005704:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005708:	4413      	add	r3, r2
 800570a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800570e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005712:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	781b      	ldrb	r3, [r3, #0]
 800571a:	011a      	lsls	r2, r3, #4
 800571c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005720:	4413      	add	r3, r2
 8005722:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8005726:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800572a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800572e:	b29a      	uxth	r2, r3
 8005730:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005734:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8005736:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800573a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	891b      	ldrh	r3, [r3, #8]
 8005742:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005746:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800574a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	6959      	ldr	r1, [r3, #20]
 8005752:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005756:	b29b      	uxth	r3, r3
 8005758:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800575c:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8005760:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8005764:	6800      	ldr	r0, [r0, #0]
 8005766:	f000 fe58 	bl	800641a <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800576a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800576e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005772:	681a      	ldr	r2, [r3, #0]
 8005774:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005778:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	781b      	ldrb	r3, [r3, #0]
 8005780:	009b      	lsls	r3, r3, #2
 8005782:	4413      	add	r3, r2
 8005784:	881b      	ldrh	r3, [r3, #0]
 8005786:	b29b      	uxth	r3, r3
 8005788:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800578c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005790:	817b      	strh	r3, [r7, #10]
 8005792:	897b      	ldrh	r3, [r7, #10]
 8005794:	f083 0310 	eor.w	r3, r3, #16
 8005798:	817b      	strh	r3, [r7, #10]
 800579a:	897b      	ldrh	r3, [r7, #10]
 800579c:	f083 0320 	eor.w	r3, r3, #32
 80057a0:	817b      	strh	r3, [r7, #10]
 80057a2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80057a6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80057aa:	681a      	ldr	r2, [r3, #0]
 80057ac:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80057b0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	781b      	ldrb	r3, [r3, #0]
 80057b8:	009b      	lsls	r3, r3, #2
 80057ba:	441a      	add	r2, r3
 80057bc:	897b      	ldrh	r3, [r7, #10]
 80057be:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80057c2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80057c6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80057ca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80057ce:	b29b      	uxth	r3, r3
 80057d0:	8013      	strh	r3, [r2, #0]
 80057d2:	f000 bcde 	b.w	8006192 <USB_EPStartXfer+0x1756>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 80057d6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80057da:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	7b1b      	ldrb	r3, [r3, #12]
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	f040 80bb 	bne.w	800595e <USB_EPStartXfer+0xf22>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 80057e8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80057ec:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	699a      	ldr	r2, [r3, #24]
 80057f4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80057f8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	691b      	ldr	r3, [r3, #16]
 8005800:	429a      	cmp	r2, r3
 8005802:	d917      	bls.n	8005834 <USB_EPStartXfer+0xdf8>
      {
        len = ep->maxpacket;
 8005804:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005808:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	691b      	ldr	r3, [r3, #16]
 8005810:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
        ep->xfer_len -= len;
 8005814:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005818:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	699a      	ldr	r2, [r3, #24]
 8005820:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005824:	1ad2      	subs	r2, r2, r3
 8005826:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800582a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	619a      	str	r2, [r3, #24]
 8005832:	e00e      	b.n	8005852 <USB_EPStartXfer+0xe16>
      }
      else
      {
        len = ep->xfer_len;
 8005834:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005838:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	699b      	ldr	r3, [r3, #24]
 8005840:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
        ep->xfer_len = 0U;
 8005844:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005848:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	2200      	movs	r2, #0
 8005850:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8005852:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005856:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005860:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005864:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800586e:	b29b      	uxth	r3, r3
 8005870:	461a      	mov	r2, r3
 8005872:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8005876:	4413      	add	r3, r2
 8005878:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800587c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005880:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	781b      	ldrb	r3, [r3, #0]
 8005888:	011a      	lsls	r2, r3, #4
 800588a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800588e:	4413      	add	r3, r2
 8005890:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8005894:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8005898:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800589c:	881b      	ldrh	r3, [r3, #0]
 800589e:	b29b      	uxth	r3, r3
 80058a0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80058a4:	b29a      	uxth	r2, r3
 80058a6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80058aa:	801a      	strh	r2, [r3, #0]
 80058ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80058b0:	2b3e      	cmp	r3, #62	@ 0x3e
 80058b2:	d924      	bls.n	80058fe <USB_EPStartXfer+0xec2>
 80058b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80058b8:	095b      	lsrs	r3, r3, #5
 80058ba:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80058be:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80058c2:	f003 031f 	and.w	r3, r3, #31
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d104      	bne.n	80058d4 <USB_EPStartXfer+0xe98>
 80058ca:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80058ce:	3b01      	subs	r3, #1
 80058d0:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80058d4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80058d8:	881b      	ldrh	r3, [r3, #0]
 80058da:	b29a      	uxth	r2, r3
 80058dc:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80058e0:	b29b      	uxth	r3, r3
 80058e2:	029b      	lsls	r3, r3, #10
 80058e4:	b29b      	uxth	r3, r3
 80058e6:	4313      	orrs	r3, r2
 80058e8:	b29b      	uxth	r3, r3
 80058ea:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80058ee:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80058f2:	b29a      	uxth	r2, r3
 80058f4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80058f8:	801a      	strh	r2, [r3, #0]
 80058fa:	f000 bc10 	b.w	800611e <USB_EPStartXfer+0x16e2>
 80058fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005902:	2b00      	cmp	r3, #0
 8005904:	d10c      	bne.n	8005920 <USB_EPStartXfer+0xee4>
 8005906:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800590a:	881b      	ldrh	r3, [r3, #0]
 800590c:	b29b      	uxth	r3, r3
 800590e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005912:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005916:	b29a      	uxth	r2, r3
 8005918:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800591c:	801a      	strh	r2, [r3, #0]
 800591e:	e3fe      	b.n	800611e <USB_EPStartXfer+0x16e2>
 8005920:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005924:	085b      	lsrs	r3, r3, #1
 8005926:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800592a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800592e:	f003 0301 	and.w	r3, r3, #1
 8005932:	2b00      	cmp	r3, #0
 8005934:	d004      	beq.n	8005940 <USB_EPStartXfer+0xf04>
 8005936:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800593a:	3301      	adds	r3, #1
 800593c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005940:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005944:	881b      	ldrh	r3, [r3, #0]
 8005946:	b29a      	uxth	r2, r3
 8005948:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800594c:	b29b      	uxth	r3, r3
 800594e:	029b      	lsls	r3, r3, #10
 8005950:	b29b      	uxth	r3, r3
 8005952:	4313      	orrs	r3, r2
 8005954:	b29a      	uxth	r2, r3
 8005956:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800595a:	801a      	strh	r2, [r3, #0]
 800595c:	e3df      	b.n	800611e <USB_EPStartXfer+0x16e2>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800595e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005962:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	78db      	ldrb	r3, [r3, #3]
 800596a:	2b02      	cmp	r3, #2
 800596c:	f040 8218 	bne.w	8005da0 <USB_EPStartXfer+0x1364>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8005970:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005974:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	785b      	ldrb	r3, [r3, #1]
 800597c:	2b00      	cmp	r3, #0
 800597e:	f040 809d 	bne.w	8005abc <USB_EPStartXfer+0x1080>
 8005982:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005986:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005990:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005994:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800599e:	b29b      	uxth	r3, r3
 80059a0:	461a      	mov	r2, r3
 80059a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80059a6:	4413      	add	r3, r2
 80059a8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80059ac:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80059b0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	781b      	ldrb	r3, [r3, #0]
 80059b8:	011a      	lsls	r2, r3, #4
 80059ba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80059be:	4413      	add	r3, r2
 80059c0:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80059c4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80059c8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80059cc:	881b      	ldrh	r3, [r3, #0]
 80059ce:	b29b      	uxth	r3, r3
 80059d0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80059d4:	b29a      	uxth	r2, r3
 80059d6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80059da:	801a      	strh	r2, [r3, #0]
 80059dc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80059e0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	691b      	ldr	r3, [r3, #16]
 80059e8:	2b3e      	cmp	r3, #62	@ 0x3e
 80059ea:	d92b      	bls.n	8005a44 <USB_EPStartXfer+0x1008>
 80059ec:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80059f0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	691b      	ldr	r3, [r3, #16]
 80059f8:	095b      	lsrs	r3, r3, #5
 80059fa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80059fe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005a02:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	691b      	ldr	r3, [r3, #16]
 8005a0a:	f003 031f 	and.w	r3, r3, #31
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d104      	bne.n	8005a1c <USB_EPStartXfer+0xfe0>
 8005a12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005a16:	3b01      	subs	r3, #1
 8005a18:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005a1c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005a20:	881b      	ldrh	r3, [r3, #0]
 8005a22:	b29a      	uxth	r2, r3
 8005a24:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005a28:	b29b      	uxth	r3, r3
 8005a2a:	029b      	lsls	r3, r3, #10
 8005a2c:	b29b      	uxth	r3, r3
 8005a2e:	4313      	orrs	r3, r2
 8005a30:	b29b      	uxth	r3, r3
 8005a32:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005a36:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005a3a:	b29a      	uxth	r2, r3
 8005a3c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005a40:	801a      	strh	r2, [r3, #0]
 8005a42:	e070      	b.n	8005b26 <USB_EPStartXfer+0x10ea>
 8005a44:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005a48:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	691b      	ldr	r3, [r3, #16]
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d10c      	bne.n	8005a6e <USB_EPStartXfer+0x1032>
 8005a54:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005a58:	881b      	ldrh	r3, [r3, #0]
 8005a5a:	b29b      	uxth	r3, r3
 8005a5c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005a60:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005a64:	b29a      	uxth	r2, r3
 8005a66:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005a6a:	801a      	strh	r2, [r3, #0]
 8005a6c:	e05b      	b.n	8005b26 <USB_EPStartXfer+0x10ea>
 8005a6e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005a72:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	691b      	ldr	r3, [r3, #16]
 8005a7a:	085b      	lsrs	r3, r3, #1
 8005a7c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005a80:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005a84:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	691b      	ldr	r3, [r3, #16]
 8005a8c:	f003 0301 	and.w	r3, r3, #1
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d004      	beq.n	8005a9e <USB_EPStartXfer+0x1062>
 8005a94:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005a98:	3301      	adds	r3, #1
 8005a9a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005a9e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005aa2:	881b      	ldrh	r3, [r3, #0]
 8005aa4:	b29a      	uxth	r2, r3
 8005aa6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005aaa:	b29b      	uxth	r3, r3
 8005aac:	029b      	lsls	r3, r3, #10
 8005aae:	b29b      	uxth	r3, r3
 8005ab0:	4313      	orrs	r3, r2
 8005ab2:	b29a      	uxth	r2, r3
 8005ab4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005ab8:	801a      	strh	r2, [r3, #0]
 8005aba:	e034      	b.n	8005b26 <USB_EPStartXfer+0x10ea>
 8005abc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005ac0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	785b      	ldrb	r3, [r3, #1]
 8005ac8:	2b01      	cmp	r3, #1
 8005aca:	d12c      	bne.n	8005b26 <USB_EPStartXfer+0x10ea>
 8005acc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005ad0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005ada:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005ade:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005ae8:	b29b      	uxth	r3, r3
 8005aea:	461a      	mov	r2, r3
 8005aec:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005af0:	4413      	add	r3, r2
 8005af2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005af6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005afa:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	781b      	ldrb	r3, [r3, #0]
 8005b02:	011a      	lsls	r2, r3, #4
 8005b04:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005b08:	4413      	add	r3, r2
 8005b0a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8005b0e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005b12:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005b16:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	691b      	ldr	r3, [r3, #16]
 8005b1e:	b29a      	uxth	r2, r3
 8005b20:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005b24:	801a      	strh	r2, [r3, #0]
 8005b26:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005b2a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8005b34:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005b38:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	785b      	ldrb	r3, [r3, #1]
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	f040 809d 	bne.w	8005c80 <USB_EPStartXfer+0x1244>
 8005b46:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005b4a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005b54:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005b58:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005b62:	b29b      	uxth	r3, r3
 8005b64:	461a      	mov	r2, r3
 8005b66:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005b6a:	4413      	add	r3, r2
 8005b6c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005b70:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005b74:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	781b      	ldrb	r3, [r3, #0]
 8005b7c:	011a      	lsls	r2, r3, #4
 8005b7e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005b82:	4413      	add	r3, r2
 8005b84:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8005b88:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005b8c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005b90:	881b      	ldrh	r3, [r3, #0]
 8005b92:	b29b      	uxth	r3, r3
 8005b94:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005b98:	b29a      	uxth	r2, r3
 8005b9a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005b9e:	801a      	strh	r2, [r3, #0]
 8005ba0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005ba4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	691b      	ldr	r3, [r3, #16]
 8005bac:	2b3e      	cmp	r3, #62	@ 0x3e
 8005bae:	d92b      	bls.n	8005c08 <USB_EPStartXfer+0x11cc>
 8005bb0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005bb4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	691b      	ldr	r3, [r3, #16]
 8005bbc:	095b      	lsrs	r3, r3, #5
 8005bbe:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005bc2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005bc6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	691b      	ldr	r3, [r3, #16]
 8005bce:	f003 031f 	and.w	r3, r3, #31
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d104      	bne.n	8005be0 <USB_EPStartXfer+0x11a4>
 8005bd6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005bda:	3b01      	subs	r3, #1
 8005bdc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005be0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005be4:	881b      	ldrh	r3, [r3, #0]
 8005be6:	b29a      	uxth	r2, r3
 8005be8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005bec:	b29b      	uxth	r3, r3
 8005bee:	029b      	lsls	r3, r3, #10
 8005bf0:	b29b      	uxth	r3, r3
 8005bf2:	4313      	orrs	r3, r2
 8005bf4:	b29b      	uxth	r3, r3
 8005bf6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005bfa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005bfe:	b29a      	uxth	r2, r3
 8005c00:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005c04:	801a      	strh	r2, [r3, #0]
 8005c06:	e069      	b.n	8005cdc <USB_EPStartXfer+0x12a0>
 8005c08:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005c0c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	691b      	ldr	r3, [r3, #16]
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d10c      	bne.n	8005c32 <USB_EPStartXfer+0x11f6>
 8005c18:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005c1c:	881b      	ldrh	r3, [r3, #0]
 8005c1e:	b29b      	uxth	r3, r3
 8005c20:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005c24:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005c28:	b29a      	uxth	r2, r3
 8005c2a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005c2e:	801a      	strh	r2, [r3, #0]
 8005c30:	e054      	b.n	8005cdc <USB_EPStartXfer+0x12a0>
 8005c32:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005c36:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	691b      	ldr	r3, [r3, #16]
 8005c3e:	085b      	lsrs	r3, r3, #1
 8005c40:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005c44:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005c48:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	691b      	ldr	r3, [r3, #16]
 8005c50:	f003 0301 	and.w	r3, r3, #1
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d004      	beq.n	8005c62 <USB_EPStartXfer+0x1226>
 8005c58:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005c5c:	3301      	adds	r3, #1
 8005c5e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005c62:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005c66:	881b      	ldrh	r3, [r3, #0]
 8005c68:	b29a      	uxth	r2, r3
 8005c6a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005c6e:	b29b      	uxth	r3, r3
 8005c70:	029b      	lsls	r3, r3, #10
 8005c72:	b29b      	uxth	r3, r3
 8005c74:	4313      	orrs	r3, r2
 8005c76:	b29a      	uxth	r2, r3
 8005c78:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005c7c:	801a      	strh	r2, [r3, #0]
 8005c7e:	e02d      	b.n	8005cdc <USB_EPStartXfer+0x12a0>
 8005c80:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005c84:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	785b      	ldrb	r3, [r3, #1]
 8005c8c:	2b01      	cmp	r3, #1
 8005c8e:	d125      	bne.n	8005cdc <USB_EPStartXfer+0x12a0>
 8005c90:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005c94:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005c9e:	b29b      	uxth	r3, r3
 8005ca0:	461a      	mov	r2, r3
 8005ca2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005ca6:	4413      	add	r3, r2
 8005ca8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8005cac:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005cb0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	781b      	ldrb	r3, [r3, #0]
 8005cb8:	011a      	lsls	r2, r3, #4
 8005cba:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005cbe:	4413      	add	r3, r2
 8005cc0:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8005cc4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005cc8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005ccc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	691b      	ldr	r3, [r3, #16]
 8005cd4:	b29a      	uxth	r2, r3
 8005cd6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005cda:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8005cdc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005ce0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	69db      	ldr	r3, [r3, #28]
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	f000 8218 	beq.w	800611e <USB_EPStartXfer+0x16e2>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8005cee:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005cf2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005cf6:	681a      	ldr	r2, [r3, #0]
 8005cf8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005cfc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	781b      	ldrb	r3, [r3, #0]
 8005d04:	009b      	lsls	r3, r3, #2
 8005d06:	4413      	add	r3, r2
 8005d08:	881b      	ldrh	r3, [r3, #0]
 8005d0a:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8005d0e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8005d12:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d005      	beq.n	8005d26 <USB_EPStartXfer+0x12ea>
 8005d1a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8005d1e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d10d      	bne.n	8005d42 <USB_EPStartXfer+0x1306>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8005d26:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8005d2a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	f040 81f5 	bne.w	800611e <USB_EPStartXfer+0x16e2>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8005d34:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8005d38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	f040 81ee 	bne.w	800611e <USB_EPStartXfer+0x16e2>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 8005d42:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005d46:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005d4a:	681a      	ldr	r2, [r3, #0]
 8005d4c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005d50:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	781b      	ldrb	r3, [r3, #0]
 8005d58:	009b      	lsls	r3, r3, #2
 8005d5a:	4413      	add	r3, r2
 8005d5c:	881b      	ldrh	r3, [r3, #0]
 8005d5e:	b29b      	uxth	r3, r3
 8005d60:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005d64:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005d68:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8005d6c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005d70:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005d74:	681a      	ldr	r2, [r3, #0]
 8005d76:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005d7a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	781b      	ldrb	r3, [r3, #0]
 8005d82:	009b      	lsls	r3, r3, #2
 8005d84:	441a      	add	r2, r3
 8005d86:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8005d8a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005d8e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005d92:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005d96:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8005d9a:	b29b      	uxth	r3, r3
 8005d9c:	8013      	strh	r3, [r2, #0]
 8005d9e:	e1be      	b.n	800611e <USB_EPStartXfer+0x16e2>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8005da0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005da4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	78db      	ldrb	r3, [r3, #3]
 8005dac:	2b01      	cmp	r3, #1
 8005dae:	f040 81b4 	bne.w	800611a <USB_EPStartXfer+0x16de>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 8005db2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005db6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	699a      	ldr	r2, [r3, #24]
 8005dbe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005dc2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	691b      	ldr	r3, [r3, #16]
 8005dca:	429a      	cmp	r2, r3
 8005dcc:	d917      	bls.n	8005dfe <USB_EPStartXfer+0x13c2>
        {
          len = ep->maxpacket;
 8005dce:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005dd2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	691b      	ldr	r3, [r3, #16]
 8005dda:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
          ep->xfer_len -= len;
 8005dde:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005de2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	699a      	ldr	r2, [r3, #24]
 8005dea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005dee:	1ad2      	subs	r2, r2, r3
 8005df0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005df4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	619a      	str	r2, [r3, #24]
 8005dfc:	e00e      	b.n	8005e1c <USB_EPStartXfer+0x13e0>
        }
        else
        {
          len = ep->xfer_len;
 8005dfe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005e02:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	699b      	ldr	r3, [r3, #24]
 8005e0a:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
          ep->xfer_len = 0U;
 8005e0e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005e12:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	2200      	movs	r2, #0
 8005e1a:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8005e1c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005e20:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	785b      	ldrb	r3, [r3, #1]
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	f040 8085 	bne.w	8005f38 <USB_EPStartXfer+0x14fc>
 8005e2e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005e32:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005e3c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005e40:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005e4a:	b29b      	uxth	r3, r3
 8005e4c:	461a      	mov	r2, r3
 8005e4e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005e52:	4413      	add	r3, r2
 8005e54:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005e58:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005e5c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	781b      	ldrb	r3, [r3, #0]
 8005e64:	011a      	lsls	r2, r3, #4
 8005e66:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005e6a:	4413      	add	r3, r2
 8005e6c:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8005e70:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005e74:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005e78:	881b      	ldrh	r3, [r3, #0]
 8005e7a:	b29b      	uxth	r3, r3
 8005e7c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005e80:	b29a      	uxth	r2, r3
 8005e82:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005e86:	801a      	strh	r2, [r3, #0]
 8005e88:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005e8c:	2b3e      	cmp	r3, #62	@ 0x3e
 8005e8e:	d923      	bls.n	8005ed8 <USB_EPStartXfer+0x149c>
 8005e90:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005e94:	095b      	lsrs	r3, r3, #5
 8005e96:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8005e9a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005e9e:	f003 031f 	and.w	r3, r3, #31
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d104      	bne.n	8005eb0 <USB_EPStartXfer+0x1474>
 8005ea6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005eaa:	3b01      	subs	r3, #1
 8005eac:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8005eb0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005eb4:	881b      	ldrh	r3, [r3, #0]
 8005eb6:	b29a      	uxth	r2, r3
 8005eb8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005ebc:	b29b      	uxth	r3, r3
 8005ebe:	029b      	lsls	r3, r3, #10
 8005ec0:	b29b      	uxth	r3, r3
 8005ec2:	4313      	orrs	r3, r2
 8005ec4:	b29b      	uxth	r3, r3
 8005ec6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005eca:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005ece:	b29a      	uxth	r2, r3
 8005ed0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005ed4:	801a      	strh	r2, [r3, #0]
 8005ed6:	e060      	b.n	8005f9a <USB_EPStartXfer+0x155e>
 8005ed8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d10c      	bne.n	8005efa <USB_EPStartXfer+0x14be>
 8005ee0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005ee4:	881b      	ldrh	r3, [r3, #0]
 8005ee6:	b29b      	uxth	r3, r3
 8005ee8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005eec:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005ef0:	b29a      	uxth	r2, r3
 8005ef2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005ef6:	801a      	strh	r2, [r3, #0]
 8005ef8:	e04f      	b.n	8005f9a <USB_EPStartXfer+0x155e>
 8005efa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005efe:	085b      	lsrs	r3, r3, #1
 8005f00:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8005f04:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005f08:	f003 0301 	and.w	r3, r3, #1
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d004      	beq.n	8005f1a <USB_EPStartXfer+0x14de>
 8005f10:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005f14:	3301      	adds	r3, #1
 8005f16:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8005f1a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005f1e:	881b      	ldrh	r3, [r3, #0]
 8005f20:	b29a      	uxth	r2, r3
 8005f22:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005f26:	b29b      	uxth	r3, r3
 8005f28:	029b      	lsls	r3, r3, #10
 8005f2a:	b29b      	uxth	r3, r3
 8005f2c:	4313      	orrs	r3, r2
 8005f2e:	b29a      	uxth	r2, r3
 8005f30:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005f34:	801a      	strh	r2, [r3, #0]
 8005f36:	e030      	b.n	8005f9a <USB_EPStartXfer+0x155e>
 8005f38:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005f3c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	785b      	ldrb	r3, [r3, #1]
 8005f44:	2b01      	cmp	r3, #1
 8005f46:	d128      	bne.n	8005f9a <USB_EPStartXfer+0x155e>
 8005f48:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005f4c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8005f56:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005f5a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005f64:	b29b      	uxth	r3, r3
 8005f66:	461a      	mov	r2, r3
 8005f68:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005f6c:	4413      	add	r3, r2
 8005f6e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8005f72:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005f76:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	781b      	ldrb	r3, [r3, #0]
 8005f7e:	011a      	lsls	r2, r3, #4
 8005f80:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005f84:	4413      	add	r3, r2
 8005f86:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8005f8a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005f8e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005f92:	b29a      	uxth	r2, r3
 8005f94:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8005f98:	801a      	strh	r2, [r3, #0]
 8005f9a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005f9e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005fa8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005fac:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	785b      	ldrb	r3, [r3, #1]
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	f040 8085 	bne.w	80060c4 <USB_EPStartXfer+0x1688>
 8005fba:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005fbe:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8005fc8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005fcc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005fd6:	b29b      	uxth	r3, r3
 8005fd8:	461a      	mov	r2, r3
 8005fda:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8005fde:	4413      	add	r3, r2
 8005fe0:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8005fe4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005fe8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	781b      	ldrb	r3, [r3, #0]
 8005ff0:	011a      	lsls	r2, r3, #4
 8005ff2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8005ff6:	4413      	add	r3, r2
 8005ff8:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8005ffc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006000:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006004:	881b      	ldrh	r3, [r3, #0]
 8006006:	b29b      	uxth	r3, r3
 8006008:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800600c:	b29a      	uxth	r2, r3
 800600e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006012:	801a      	strh	r2, [r3, #0]
 8006014:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006018:	2b3e      	cmp	r3, #62	@ 0x3e
 800601a:	d923      	bls.n	8006064 <USB_EPStartXfer+0x1628>
 800601c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006020:	095b      	lsrs	r3, r3, #5
 8006022:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006026:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800602a:	f003 031f 	and.w	r3, r3, #31
 800602e:	2b00      	cmp	r3, #0
 8006030:	d104      	bne.n	800603c <USB_EPStartXfer+0x1600>
 8006032:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006036:	3b01      	subs	r3, #1
 8006038:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800603c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006040:	881b      	ldrh	r3, [r3, #0]
 8006042:	b29a      	uxth	r2, r3
 8006044:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006048:	b29b      	uxth	r3, r3
 800604a:	029b      	lsls	r3, r3, #10
 800604c:	b29b      	uxth	r3, r3
 800604e:	4313      	orrs	r3, r2
 8006050:	b29b      	uxth	r3, r3
 8006052:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006056:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800605a:	b29a      	uxth	r2, r3
 800605c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006060:	801a      	strh	r2, [r3, #0]
 8006062:	e05c      	b.n	800611e <USB_EPStartXfer+0x16e2>
 8006064:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006068:	2b00      	cmp	r3, #0
 800606a:	d10c      	bne.n	8006086 <USB_EPStartXfer+0x164a>
 800606c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006070:	881b      	ldrh	r3, [r3, #0]
 8006072:	b29b      	uxth	r3, r3
 8006074:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006078:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800607c:	b29a      	uxth	r2, r3
 800607e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006082:	801a      	strh	r2, [r3, #0]
 8006084:	e04b      	b.n	800611e <USB_EPStartXfer+0x16e2>
 8006086:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800608a:	085b      	lsrs	r3, r3, #1
 800608c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006090:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006094:	f003 0301 	and.w	r3, r3, #1
 8006098:	2b00      	cmp	r3, #0
 800609a:	d004      	beq.n	80060a6 <USB_EPStartXfer+0x166a>
 800609c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80060a0:	3301      	adds	r3, #1
 80060a2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80060a6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80060aa:	881b      	ldrh	r3, [r3, #0]
 80060ac:	b29a      	uxth	r2, r3
 80060ae:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80060b2:	b29b      	uxth	r3, r3
 80060b4:	029b      	lsls	r3, r3, #10
 80060b6:	b29b      	uxth	r3, r3
 80060b8:	4313      	orrs	r3, r2
 80060ba:	b29a      	uxth	r2, r3
 80060bc:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80060c0:	801a      	strh	r2, [r3, #0]
 80060c2:	e02c      	b.n	800611e <USB_EPStartXfer+0x16e2>
 80060c4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80060c8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	785b      	ldrb	r3, [r3, #1]
 80060d0:	2b01      	cmp	r3, #1
 80060d2:	d124      	bne.n	800611e <USB_EPStartXfer+0x16e2>
 80060d4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80060d8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80060e2:	b29b      	uxth	r3, r3
 80060e4:	461a      	mov	r2, r3
 80060e6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80060ea:	4413      	add	r3, r2
 80060ec:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80060f0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80060f4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	781b      	ldrb	r3, [r3, #0]
 80060fc:	011a      	lsls	r2, r3, #4
 80060fe:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006102:	4413      	add	r3, r2
 8006104:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8006108:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800610c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006110:	b29a      	uxth	r2, r3
 8006112:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006116:	801a      	strh	r2, [r3, #0]
 8006118:	e001      	b.n	800611e <USB_EPStartXfer+0x16e2>
      }
      else
      {
        return HAL_ERROR;
 800611a:	2301      	movs	r3, #1
 800611c:	e03a      	b.n	8006194 <USB_EPStartXfer+0x1758>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800611e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006122:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006126:	681a      	ldr	r2, [r3, #0]
 8006128:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800612c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	781b      	ldrb	r3, [r3, #0]
 8006134:	009b      	lsls	r3, r3, #2
 8006136:	4413      	add	r3, r2
 8006138:	881b      	ldrh	r3, [r3, #0]
 800613a:	b29b      	uxth	r3, r3
 800613c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006140:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006144:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8006148:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800614c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8006150:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8006154:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8006158:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800615c:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8006160:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006164:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006168:	681a      	ldr	r2, [r3, #0]
 800616a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800616e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	781b      	ldrb	r3, [r3, #0]
 8006176:	009b      	lsls	r3, r3, #2
 8006178:	441a      	add	r2, r3
 800617a:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800617e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006182:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006186:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800618a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800618e:	b29b      	uxth	r3, r3
 8006190:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8006192:	2300      	movs	r3, #0
}
 8006194:	4618      	mov	r0, r3
 8006196:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 800619a:	46bd      	mov	sp, r7
 800619c:	bd80      	pop	{r7, pc}

0800619e <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800619e:	b480      	push	{r7}
 80061a0:	b085      	sub	sp, #20
 80061a2:	af00      	add	r7, sp, #0
 80061a4:	6078      	str	r0, [r7, #4]
 80061a6:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 80061a8:	683b      	ldr	r3, [r7, #0]
 80061aa:	785b      	ldrb	r3, [r3, #1]
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d020      	beq.n	80061f2 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 80061b0:	687a      	ldr	r2, [r7, #4]
 80061b2:	683b      	ldr	r3, [r7, #0]
 80061b4:	781b      	ldrb	r3, [r3, #0]
 80061b6:	009b      	lsls	r3, r3, #2
 80061b8:	4413      	add	r3, r2
 80061ba:	881b      	ldrh	r3, [r3, #0]
 80061bc:	b29b      	uxth	r3, r3
 80061be:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80061c2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80061c6:	81bb      	strh	r3, [r7, #12]
 80061c8:	89bb      	ldrh	r3, [r7, #12]
 80061ca:	f083 0310 	eor.w	r3, r3, #16
 80061ce:	81bb      	strh	r3, [r7, #12]
 80061d0:	687a      	ldr	r2, [r7, #4]
 80061d2:	683b      	ldr	r3, [r7, #0]
 80061d4:	781b      	ldrb	r3, [r3, #0]
 80061d6:	009b      	lsls	r3, r3, #2
 80061d8:	441a      	add	r2, r3
 80061da:	89bb      	ldrh	r3, [r7, #12]
 80061dc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80061e0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80061e4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80061e8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80061ec:	b29b      	uxth	r3, r3
 80061ee:	8013      	strh	r3, [r2, #0]
 80061f0:	e01f      	b.n	8006232 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 80061f2:	687a      	ldr	r2, [r7, #4]
 80061f4:	683b      	ldr	r3, [r7, #0]
 80061f6:	781b      	ldrb	r3, [r3, #0]
 80061f8:	009b      	lsls	r3, r3, #2
 80061fa:	4413      	add	r3, r2
 80061fc:	881b      	ldrh	r3, [r3, #0]
 80061fe:	b29b      	uxth	r3, r3
 8006200:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006204:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006208:	81fb      	strh	r3, [r7, #14]
 800620a:	89fb      	ldrh	r3, [r7, #14]
 800620c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8006210:	81fb      	strh	r3, [r7, #14]
 8006212:	687a      	ldr	r2, [r7, #4]
 8006214:	683b      	ldr	r3, [r7, #0]
 8006216:	781b      	ldrb	r3, [r3, #0]
 8006218:	009b      	lsls	r3, r3, #2
 800621a:	441a      	add	r2, r3
 800621c:	89fb      	ldrh	r3, [r7, #14]
 800621e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006222:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006226:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800622a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800622e:	b29b      	uxth	r3, r3
 8006230:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8006232:	2300      	movs	r3, #0
}
 8006234:	4618      	mov	r0, r3
 8006236:	3714      	adds	r7, #20
 8006238:	46bd      	mov	sp, r7
 800623a:	bc80      	pop	{r7}
 800623c:	4770      	bx	lr

0800623e <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800623e:	b480      	push	{r7}
 8006240:	b087      	sub	sp, #28
 8006242:	af00      	add	r7, sp, #0
 8006244:	6078      	str	r0, [r7, #4]
 8006246:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8006248:	683b      	ldr	r3, [r7, #0]
 800624a:	7b1b      	ldrb	r3, [r3, #12]
 800624c:	2b00      	cmp	r3, #0
 800624e:	f040 809d 	bne.w	800638c <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 8006252:	683b      	ldr	r3, [r7, #0]
 8006254:	785b      	ldrb	r3, [r3, #1]
 8006256:	2b00      	cmp	r3, #0
 8006258:	d04c      	beq.n	80062f4 <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800625a:	687a      	ldr	r2, [r7, #4]
 800625c:	683b      	ldr	r3, [r7, #0]
 800625e:	781b      	ldrb	r3, [r3, #0]
 8006260:	009b      	lsls	r3, r3, #2
 8006262:	4413      	add	r3, r2
 8006264:	881b      	ldrh	r3, [r3, #0]
 8006266:	823b      	strh	r3, [r7, #16]
 8006268:	8a3b      	ldrh	r3, [r7, #16]
 800626a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800626e:	2b00      	cmp	r3, #0
 8006270:	d01b      	beq.n	80062aa <USB_EPClearStall+0x6c>
 8006272:	687a      	ldr	r2, [r7, #4]
 8006274:	683b      	ldr	r3, [r7, #0]
 8006276:	781b      	ldrb	r3, [r3, #0]
 8006278:	009b      	lsls	r3, r3, #2
 800627a:	4413      	add	r3, r2
 800627c:	881b      	ldrh	r3, [r3, #0]
 800627e:	b29b      	uxth	r3, r3
 8006280:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006284:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006288:	81fb      	strh	r3, [r7, #14]
 800628a:	687a      	ldr	r2, [r7, #4]
 800628c:	683b      	ldr	r3, [r7, #0]
 800628e:	781b      	ldrb	r3, [r3, #0]
 8006290:	009b      	lsls	r3, r3, #2
 8006292:	441a      	add	r2, r3
 8006294:	89fb      	ldrh	r3, [r7, #14]
 8006296:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800629a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800629e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80062a2:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80062a6:	b29b      	uxth	r3, r3
 80062a8:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80062aa:	683b      	ldr	r3, [r7, #0]
 80062ac:	78db      	ldrb	r3, [r3, #3]
 80062ae:	2b01      	cmp	r3, #1
 80062b0:	d06c      	beq.n	800638c <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80062b2:	687a      	ldr	r2, [r7, #4]
 80062b4:	683b      	ldr	r3, [r7, #0]
 80062b6:	781b      	ldrb	r3, [r3, #0]
 80062b8:	009b      	lsls	r3, r3, #2
 80062ba:	4413      	add	r3, r2
 80062bc:	881b      	ldrh	r3, [r3, #0]
 80062be:	b29b      	uxth	r3, r3
 80062c0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80062c4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80062c8:	81bb      	strh	r3, [r7, #12]
 80062ca:	89bb      	ldrh	r3, [r7, #12]
 80062cc:	f083 0320 	eor.w	r3, r3, #32
 80062d0:	81bb      	strh	r3, [r7, #12]
 80062d2:	687a      	ldr	r2, [r7, #4]
 80062d4:	683b      	ldr	r3, [r7, #0]
 80062d6:	781b      	ldrb	r3, [r3, #0]
 80062d8:	009b      	lsls	r3, r3, #2
 80062da:	441a      	add	r2, r3
 80062dc:	89bb      	ldrh	r3, [r7, #12]
 80062de:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80062e2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80062e6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80062ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80062ee:	b29b      	uxth	r3, r3
 80062f0:	8013      	strh	r3, [r2, #0]
 80062f2:	e04b      	b.n	800638c <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80062f4:	687a      	ldr	r2, [r7, #4]
 80062f6:	683b      	ldr	r3, [r7, #0]
 80062f8:	781b      	ldrb	r3, [r3, #0]
 80062fa:	009b      	lsls	r3, r3, #2
 80062fc:	4413      	add	r3, r2
 80062fe:	881b      	ldrh	r3, [r3, #0]
 8006300:	82fb      	strh	r3, [r7, #22]
 8006302:	8afb      	ldrh	r3, [r7, #22]
 8006304:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006308:	2b00      	cmp	r3, #0
 800630a:	d01b      	beq.n	8006344 <USB_EPClearStall+0x106>
 800630c:	687a      	ldr	r2, [r7, #4]
 800630e:	683b      	ldr	r3, [r7, #0]
 8006310:	781b      	ldrb	r3, [r3, #0]
 8006312:	009b      	lsls	r3, r3, #2
 8006314:	4413      	add	r3, r2
 8006316:	881b      	ldrh	r3, [r3, #0]
 8006318:	b29b      	uxth	r3, r3
 800631a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800631e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006322:	82bb      	strh	r3, [r7, #20]
 8006324:	687a      	ldr	r2, [r7, #4]
 8006326:	683b      	ldr	r3, [r7, #0]
 8006328:	781b      	ldrb	r3, [r3, #0]
 800632a:	009b      	lsls	r3, r3, #2
 800632c:	441a      	add	r2, r3
 800632e:	8abb      	ldrh	r3, [r7, #20]
 8006330:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006334:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006338:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800633c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006340:	b29b      	uxth	r3, r3
 8006342:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8006344:	687a      	ldr	r2, [r7, #4]
 8006346:	683b      	ldr	r3, [r7, #0]
 8006348:	781b      	ldrb	r3, [r3, #0]
 800634a:	009b      	lsls	r3, r3, #2
 800634c:	4413      	add	r3, r2
 800634e:	881b      	ldrh	r3, [r3, #0]
 8006350:	b29b      	uxth	r3, r3
 8006352:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006356:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800635a:	827b      	strh	r3, [r7, #18]
 800635c:	8a7b      	ldrh	r3, [r7, #18]
 800635e:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8006362:	827b      	strh	r3, [r7, #18]
 8006364:	8a7b      	ldrh	r3, [r7, #18]
 8006366:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800636a:	827b      	strh	r3, [r7, #18]
 800636c:	687a      	ldr	r2, [r7, #4]
 800636e:	683b      	ldr	r3, [r7, #0]
 8006370:	781b      	ldrb	r3, [r3, #0]
 8006372:	009b      	lsls	r3, r3, #2
 8006374:	441a      	add	r2, r3
 8006376:	8a7b      	ldrh	r3, [r7, #18]
 8006378:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800637c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006380:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006384:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006388:	b29b      	uxth	r3, r3
 800638a:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 800638c:	2300      	movs	r3, #0
}
 800638e:	4618      	mov	r0, r3
 8006390:	371c      	adds	r7, #28
 8006392:	46bd      	mov	sp, r7
 8006394:	bc80      	pop	{r7}
 8006396:	4770      	bx	lr

08006398 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8006398:	b480      	push	{r7}
 800639a:	b083      	sub	sp, #12
 800639c:	af00      	add	r7, sp, #0
 800639e:	6078      	str	r0, [r7, #4]
 80063a0:	460b      	mov	r3, r1
 80063a2:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 80063a4:	78fb      	ldrb	r3, [r7, #3]
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d103      	bne.n	80063b2 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	2280      	movs	r2, #128	@ 0x80
 80063ae:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 80063b2:	2300      	movs	r3, #0
}
 80063b4:	4618      	mov	r0, r3
 80063b6:	370c      	adds	r7, #12
 80063b8:	46bd      	mov	sp, r7
 80063ba:	bc80      	pop	{r7}
 80063bc:	4770      	bx	lr

080063be <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 80063be:	b480      	push	{r7}
 80063c0:	b083      	sub	sp, #12
 80063c2:	af00      	add	r7, sp, #0
 80063c4:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 80063c6:	2300      	movs	r3, #0
}
 80063c8:	4618      	mov	r0, r3
 80063ca:	370c      	adds	r7, #12
 80063cc:	46bd      	mov	sp, r7
 80063ce:	bc80      	pop	{r7}
 80063d0:	4770      	bx	lr

080063d2 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 80063d2:	b480      	push	{r7}
 80063d4:	b083      	sub	sp, #12
 80063d6:	af00      	add	r7, sp, #0
 80063d8:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 80063da:	2300      	movs	r3, #0
}
 80063dc:	4618      	mov	r0, r3
 80063de:	370c      	adds	r7, #12
 80063e0:	46bd      	mov	sp, r7
 80063e2:	bc80      	pop	{r7}
 80063e4:	4770      	bx	lr

080063e6 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 80063e6:	b480      	push	{r7}
 80063e8:	b085      	sub	sp, #20
 80063ea:	af00      	add	r7, sp, #0
 80063ec:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80063f4:	b29b      	uxth	r3, r3
 80063f6:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 80063f8:	68fb      	ldr	r3, [r7, #12]
}
 80063fa:	4618      	mov	r0, r3
 80063fc:	3714      	adds	r7, #20
 80063fe:	46bd      	mov	sp, r7
 8006400:	bc80      	pop	{r7}
 8006402:	4770      	bx	lr

08006404 <USB_EP0_OutStart>:
  * @param  USBx Selected device
  * @param  psetup pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 8006404:	b480      	push	{r7}
 8006406:	b083      	sub	sp, #12
 8006408:	af00      	add	r7, sp, #0
 800640a:	6078      	str	r0, [r7, #4]
 800640c:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 800640e:	2300      	movs	r3, #0
}
 8006410:	4618      	mov	r0, r3
 8006412:	370c      	adds	r7, #12
 8006414:	46bd      	mov	sp, r7
 8006416:	bc80      	pop	{r7}
 8006418:	4770      	bx	lr

0800641a <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800641a:	b480      	push	{r7}
 800641c:	b08b      	sub	sp, #44	@ 0x2c
 800641e:	af00      	add	r7, sp, #0
 8006420:	60f8      	str	r0, [r7, #12]
 8006422:	60b9      	str	r1, [r7, #8]
 8006424:	4611      	mov	r1, r2
 8006426:	461a      	mov	r2, r3
 8006428:	460b      	mov	r3, r1
 800642a:	80fb      	strh	r3, [r7, #6]
 800642c:	4613      	mov	r3, r2
 800642e:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8006430:	88bb      	ldrh	r3, [r7, #4]
 8006432:	3301      	adds	r3, #1
 8006434:	085b      	lsrs	r3, r3, #1
 8006436:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800643c:	68bb      	ldr	r3, [r7, #8]
 800643e:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8006440:	88fb      	ldrh	r3, [r7, #6]
 8006442:	005a      	lsls	r2, r3, #1
 8006444:	697b      	ldr	r3, [r7, #20]
 8006446:	4413      	add	r3, r2
 8006448:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800644c:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800644e:	69bb      	ldr	r3, [r7, #24]
 8006450:	627b      	str	r3, [r7, #36]	@ 0x24
 8006452:	e01f      	b.n	8006494 <USB_WritePMA+0x7a>
  {
    WrVal = pBuf[0];
 8006454:	69fb      	ldr	r3, [r7, #28]
 8006456:	781b      	ldrb	r3, [r3, #0]
 8006458:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 800645a:	69fb      	ldr	r3, [r7, #28]
 800645c:	3301      	adds	r3, #1
 800645e:	781b      	ldrb	r3, [r3, #0]
 8006460:	b21b      	sxth	r3, r3
 8006462:	021b      	lsls	r3, r3, #8
 8006464:	b21a      	sxth	r2, r3
 8006466:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800646a:	4313      	orrs	r3, r2
 800646c:	b21b      	sxth	r3, r3
 800646e:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 8006470:	6a3b      	ldr	r3, [r7, #32]
 8006472:	8a7a      	ldrh	r2, [r7, #18]
 8006474:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8006476:	6a3b      	ldr	r3, [r7, #32]
 8006478:	3302      	adds	r3, #2
 800647a:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
 800647c:	6a3b      	ldr	r3, [r7, #32]
 800647e:	3302      	adds	r3, #2
 8006480:	623b      	str	r3, [r7, #32]
#endif /* PMA_ACCESS */

    pBuf++;
 8006482:	69fb      	ldr	r3, [r7, #28]
 8006484:	3301      	adds	r3, #1
 8006486:	61fb      	str	r3, [r7, #28]
    pBuf++;
 8006488:	69fb      	ldr	r3, [r7, #28]
 800648a:	3301      	adds	r3, #1
 800648c:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800648e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006490:	3b01      	subs	r3, #1
 8006492:	627b      	str	r3, [r7, #36]	@ 0x24
 8006494:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006496:	2b00      	cmp	r3, #0
 8006498:	d1dc      	bne.n	8006454 <USB_WritePMA+0x3a>
  }
}
 800649a:	bf00      	nop
 800649c:	bf00      	nop
 800649e:	372c      	adds	r7, #44	@ 0x2c
 80064a0:	46bd      	mov	sp, r7
 80064a2:	bc80      	pop	{r7}
 80064a4:	4770      	bx	lr

080064a6 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 80064a6:	b480      	push	{r7}
 80064a8:	b08b      	sub	sp, #44	@ 0x2c
 80064aa:	af00      	add	r7, sp, #0
 80064ac:	60f8      	str	r0, [r7, #12]
 80064ae:	60b9      	str	r1, [r7, #8]
 80064b0:	4611      	mov	r1, r2
 80064b2:	461a      	mov	r2, r3
 80064b4:	460b      	mov	r3, r1
 80064b6:	80fb      	strh	r3, [r7, #6]
 80064b8:	4613      	mov	r3, r2
 80064ba:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 80064bc:	88bb      	ldrh	r3, [r7, #4]
 80064be:	085b      	lsrs	r3, r3, #1
 80064c0:	b29b      	uxth	r3, r3
 80064c2:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 80064c8:	68bb      	ldr	r3, [r7, #8]
 80064ca:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80064cc:	88fb      	ldrh	r3, [r7, #6]
 80064ce:	005a      	lsls	r2, r3, #1
 80064d0:	697b      	ldr	r3, [r7, #20]
 80064d2:	4413      	add	r3, r2
 80064d4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80064d8:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 80064da:	69bb      	ldr	r3, [r7, #24]
 80064dc:	627b      	str	r3, [r7, #36]	@ 0x24
 80064de:	e01b      	b.n	8006518 <USB_ReadPMA+0x72>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 80064e0:	6a3b      	ldr	r3, [r7, #32]
 80064e2:	881b      	ldrh	r3, [r3, #0]
 80064e4:	b29b      	uxth	r3, r3
 80064e6:	613b      	str	r3, [r7, #16]
    pdwVal++;
 80064e8:	6a3b      	ldr	r3, [r7, #32]
 80064ea:	3302      	adds	r3, #2
 80064ec:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 80064ee:	693b      	ldr	r3, [r7, #16]
 80064f0:	b2da      	uxtb	r2, r3
 80064f2:	69fb      	ldr	r3, [r7, #28]
 80064f4:	701a      	strb	r2, [r3, #0]
    pBuf++;
 80064f6:	69fb      	ldr	r3, [r7, #28]
 80064f8:	3301      	adds	r3, #1
 80064fa:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 80064fc:	693b      	ldr	r3, [r7, #16]
 80064fe:	0a1b      	lsrs	r3, r3, #8
 8006500:	b2da      	uxtb	r2, r3
 8006502:	69fb      	ldr	r3, [r7, #28]
 8006504:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8006506:	69fb      	ldr	r3, [r7, #28]
 8006508:	3301      	adds	r3, #1
 800650a:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 800650c:	6a3b      	ldr	r3, [r7, #32]
 800650e:	3302      	adds	r3, #2
 8006510:	623b      	str	r3, [r7, #32]
  for (count = n; count != 0U; count--)
 8006512:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006514:	3b01      	subs	r3, #1
 8006516:	627b      	str	r3, [r7, #36]	@ 0x24
 8006518:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800651a:	2b00      	cmp	r3, #0
 800651c:	d1e0      	bne.n	80064e0 <USB_ReadPMA+0x3a>
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 800651e:	88bb      	ldrh	r3, [r7, #4]
 8006520:	f003 0301 	and.w	r3, r3, #1
 8006524:	b29b      	uxth	r3, r3
 8006526:	2b00      	cmp	r3, #0
 8006528:	d007      	beq.n	800653a <USB_ReadPMA+0x94>
  {
    RdVal = *pdwVal;
 800652a:	6a3b      	ldr	r3, [r7, #32]
 800652c:	881b      	ldrh	r3, [r3, #0]
 800652e:	b29b      	uxth	r3, r3
 8006530:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8006532:	693b      	ldr	r3, [r7, #16]
 8006534:	b2da      	uxtb	r2, r3
 8006536:	69fb      	ldr	r3, [r7, #28]
 8006538:	701a      	strb	r2, [r3, #0]
  }
}
 800653a:	bf00      	nop
 800653c:	372c      	adds	r7, #44	@ 0x2c
 800653e:	46bd      	mov	sp, r7
 8006540:	bc80      	pop	{r7}
 8006542:	4770      	bx	lr

08006544 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006544:	b580      	push	{r7, lr}
 8006546:	b084      	sub	sp, #16
 8006548:	af00      	add	r7, sp, #0
 800654a:	6078      	str	r0, [r7, #4]
 800654c:	460b      	mov	r3, r1
 800654e:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8006550:	2300      	movs	r3, #0
 8006552:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	7c1b      	ldrb	r3, [r3, #16]
 8006558:	2b00      	cmp	r3, #0
 800655a:	d115      	bne.n	8006588 <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800655c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006560:	2202      	movs	r2, #2
 8006562:	2181      	movs	r1, #129	@ 0x81
 8006564:	6878      	ldr	r0, [r7, #4]
 8006566:	f001 fe2c 	bl	80081c2 <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	2201      	movs	r2, #1
 800656e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8006570:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006574:	2202      	movs	r2, #2
 8006576:	2101      	movs	r1, #1
 8006578:	6878      	ldr	r0, [r7, #4]
 800657a:	f001 fe22 	bl	80081c2 <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	2201      	movs	r2, #1
 8006582:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
 8006586:	e012      	b.n	80065ae <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8006588:	2340      	movs	r3, #64	@ 0x40
 800658a:	2202      	movs	r2, #2
 800658c:	2181      	movs	r1, #129	@ 0x81
 800658e:	6878      	ldr	r0, [r7, #4]
 8006590:	f001 fe17 	bl	80081c2 <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	2201      	movs	r2, #1
 8006598:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800659a:	2340      	movs	r3, #64	@ 0x40
 800659c:	2202      	movs	r2, #2
 800659e:	2101      	movs	r1, #1
 80065a0:	6878      	ldr	r0, [r7, #4]
 80065a2:	f001 fe0e 	bl	80081c2 <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	2201      	movs	r2, #1
 80065aa:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80065ae:	2308      	movs	r3, #8
 80065b0:	2203      	movs	r2, #3
 80065b2:	2182      	movs	r1, #130	@ 0x82
 80065b4:	6878      	ldr	r0, [r7, #4]
 80065b6:	f001 fe04 	bl	80081c2 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	2201      	movs	r2, #1
 80065be:	641a      	str	r2, [r3, #64]	@ 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80065c0:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 80065c4:	f001 ff24 	bl	8008410 <USBD_static_malloc>
 80065c8:	4602      	mov	r2, r0
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8

  if (pdev->pClassData == NULL)
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d102      	bne.n	80065e0 <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 80065da:	2301      	movs	r3, #1
 80065dc:	73fb      	strb	r3, [r7, #15]
 80065de:	e026      	b.n	800662e <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80065e6:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 80065f2:	68bb      	ldr	r3, [r7, #8]
 80065f4:	2200      	movs	r2, #0
 80065f6:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    hcdc->RxState = 0U;
 80065fa:	68bb      	ldr	r3, [r7, #8]
 80065fc:	2200      	movs	r2, #0
 80065fe:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	7c1b      	ldrb	r3, [r3, #16]
 8006606:	2b00      	cmp	r3, #0
 8006608:	d109      	bne.n	800661e <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800660a:	68bb      	ldr	r3, [r7, #8]
 800660c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006610:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006614:	2101      	movs	r1, #1
 8006616:	6878      	ldr	r0, [r7, #4]
 8006618:	f001 fec3 	bl	80083a2 <USBD_LL_PrepareReceive>
 800661c:	e007      	b.n	800662e <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800661e:	68bb      	ldr	r3, [r7, #8]
 8006620:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006624:	2340      	movs	r3, #64	@ 0x40
 8006626:	2101      	movs	r1, #1
 8006628:	6878      	ldr	r0, [r7, #4]
 800662a:	f001 feba 	bl	80083a2 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 800662e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006630:	4618      	mov	r0, r3
 8006632:	3710      	adds	r7, #16
 8006634:	46bd      	mov	sp, r7
 8006636:	bd80      	pop	{r7, pc}

08006638 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006638:	b580      	push	{r7, lr}
 800663a:	b084      	sub	sp, #16
 800663c:	af00      	add	r7, sp, #0
 800663e:	6078      	str	r0, [r7, #4]
 8006640:	460b      	mov	r3, r1
 8006642:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8006644:	2300      	movs	r3, #0
 8006646:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8006648:	2181      	movs	r1, #129	@ 0x81
 800664a:	6878      	ldr	r0, [r7, #4]
 800664c:	f001 fddf 	bl	800820e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	2200      	movs	r2, #0
 8006654:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8006656:	2101      	movs	r1, #1
 8006658:	6878      	ldr	r0, [r7, #4]
 800665a:	f001 fdd8 	bl	800820e <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	2200      	movs	r2, #0
 8006662:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8006666:	2182      	movs	r1, #130	@ 0x82
 8006668:	6878      	ldr	r0, [r7, #4]
 800666a:	f001 fdd0 	bl	800820e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	2200      	movs	r2, #0
 8006672:	641a      	str	r2, [r3, #64]	@ 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800667a:	2b00      	cmp	r3, #0
 800667c:	d00e      	beq.n	800669c <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8006684:	685b      	ldr	r3, [r3, #4]
 8006686:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800668e:	4618      	mov	r0, r3
 8006690:	f001 feca 	bl	8008428 <USBD_static_free>
    pdev->pClassData = NULL;
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	2200      	movs	r2, #0
 8006698:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  }

  return ret;
 800669c:	7bfb      	ldrb	r3, [r7, #15]
}
 800669e:	4618      	mov	r0, r3
 80066a0:	3710      	adds	r7, #16
 80066a2:	46bd      	mov	sp, r7
 80066a4:	bd80      	pop	{r7, pc}

080066a6 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 80066a6:	b580      	push	{r7, lr}
 80066a8:	b086      	sub	sp, #24
 80066aa:	af00      	add	r7, sp, #0
 80066ac:	6078      	str	r0, [r7, #4]
 80066ae:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80066b6:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 80066b8:	2300      	movs	r3, #0
 80066ba:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 80066bc:	2300      	movs	r3, #0
 80066be:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 80066c0:	2300      	movs	r3, #0
 80066c2:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80066c4:	683b      	ldr	r3, [r7, #0]
 80066c6:	781b      	ldrb	r3, [r3, #0]
 80066c8:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d039      	beq.n	8006744 <USBD_CDC_Setup+0x9e>
 80066d0:	2b20      	cmp	r3, #32
 80066d2:	d17f      	bne.n	80067d4 <USBD_CDC_Setup+0x12e>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 80066d4:	683b      	ldr	r3, [r7, #0]
 80066d6:	88db      	ldrh	r3, [r3, #6]
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d029      	beq.n	8006730 <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 80066dc:	683b      	ldr	r3, [r7, #0]
 80066de:	781b      	ldrb	r3, [r3, #0]
 80066e0:	b25b      	sxtb	r3, r3
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	da11      	bge.n	800670a <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80066ec:	689b      	ldr	r3, [r3, #8]
 80066ee:	683a      	ldr	r2, [r7, #0]
 80066f0:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 80066f2:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80066f4:	683a      	ldr	r2, [r7, #0]
 80066f6:	88d2      	ldrh	r2, [r2, #6]
 80066f8:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 80066fa:	6939      	ldr	r1, [r7, #16]
 80066fc:	683b      	ldr	r3, [r7, #0]
 80066fe:	88db      	ldrh	r3, [r3, #6]
 8006700:	461a      	mov	r2, r3
 8006702:	6878      	ldr	r0, [r7, #4]
 8006704:	f001 f9d6 	bl	8007ab4 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 8006708:	e06b      	b.n	80067e2 <USBD_CDC_Setup+0x13c>
          hcdc->CmdOpCode = req->bRequest;
 800670a:	683b      	ldr	r3, [r7, #0]
 800670c:	785a      	ldrb	r2, [r3, #1]
 800670e:	693b      	ldr	r3, [r7, #16]
 8006710:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8006714:	683b      	ldr	r3, [r7, #0]
 8006716:	88db      	ldrh	r3, [r3, #6]
 8006718:	b2da      	uxtb	r2, r3
 800671a:	693b      	ldr	r3, [r7, #16]
 800671c:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8006720:	6939      	ldr	r1, [r7, #16]
 8006722:	683b      	ldr	r3, [r7, #0]
 8006724:	88db      	ldrh	r3, [r3, #6]
 8006726:	461a      	mov	r2, r3
 8006728:	6878      	ldr	r0, [r7, #4]
 800672a:	f001 f9f1 	bl	8007b10 <USBD_CtlPrepareRx>
      break;
 800672e:	e058      	b.n	80067e2 <USBD_CDC_Setup+0x13c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8006736:	689b      	ldr	r3, [r3, #8]
 8006738:	683a      	ldr	r2, [r7, #0]
 800673a:	7850      	ldrb	r0, [r2, #1]
 800673c:	2200      	movs	r2, #0
 800673e:	6839      	ldr	r1, [r7, #0]
 8006740:	4798      	blx	r3
      break;
 8006742:	e04e      	b.n	80067e2 <USBD_CDC_Setup+0x13c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006744:	683b      	ldr	r3, [r7, #0]
 8006746:	785b      	ldrb	r3, [r3, #1]
 8006748:	2b0b      	cmp	r3, #11
 800674a:	d02e      	beq.n	80067aa <USBD_CDC_Setup+0x104>
 800674c:	2b0b      	cmp	r3, #11
 800674e:	dc38      	bgt.n	80067c2 <USBD_CDC_Setup+0x11c>
 8006750:	2b00      	cmp	r3, #0
 8006752:	d002      	beq.n	800675a <USBD_CDC_Setup+0xb4>
 8006754:	2b0a      	cmp	r3, #10
 8006756:	d014      	beq.n	8006782 <USBD_CDC_Setup+0xdc>
 8006758:	e033      	b.n	80067c2 <USBD_CDC_Setup+0x11c>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006760:	2b03      	cmp	r3, #3
 8006762:	d107      	bne.n	8006774 <USBD_CDC_Setup+0xce>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 8006764:	f107 030c 	add.w	r3, r7, #12
 8006768:	2202      	movs	r2, #2
 800676a:	4619      	mov	r1, r3
 800676c:	6878      	ldr	r0, [r7, #4]
 800676e:	f001 f9a1 	bl	8007ab4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8006772:	e02e      	b.n	80067d2 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8006774:	6839      	ldr	r1, [r7, #0]
 8006776:	6878      	ldr	r0, [r7, #4]
 8006778:	f001 f932 	bl	80079e0 <USBD_CtlError>
            ret = USBD_FAIL;
 800677c:	2302      	movs	r3, #2
 800677e:	75fb      	strb	r3, [r7, #23]
          break;
 8006780:	e027      	b.n	80067d2 <USBD_CDC_Setup+0x12c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006788:	2b03      	cmp	r3, #3
 800678a:	d107      	bne.n	800679c <USBD_CDC_Setup+0xf6>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 800678c:	f107 030f 	add.w	r3, r7, #15
 8006790:	2201      	movs	r2, #1
 8006792:	4619      	mov	r1, r3
 8006794:	6878      	ldr	r0, [r7, #4]
 8006796:	f001 f98d 	bl	8007ab4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800679a:	e01a      	b.n	80067d2 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 800679c:	6839      	ldr	r1, [r7, #0]
 800679e:	6878      	ldr	r0, [r7, #4]
 80067a0:	f001 f91e 	bl	80079e0 <USBD_CtlError>
            ret = USBD_FAIL;
 80067a4:	2302      	movs	r3, #2
 80067a6:	75fb      	strb	r3, [r7, #23]
          break;
 80067a8:	e013      	b.n	80067d2 <USBD_CDC_Setup+0x12c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80067b0:	2b03      	cmp	r3, #3
 80067b2:	d00d      	beq.n	80067d0 <USBD_CDC_Setup+0x12a>
          {
            USBD_CtlError(pdev, req);
 80067b4:	6839      	ldr	r1, [r7, #0]
 80067b6:	6878      	ldr	r0, [r7, #4]
 80067b8:	f001 f912 	bl	80079e0 <USBD_CtlError>
            ret = USBD_FAIL;
 80067bc:	2302      	movs	r3, #2
 80067be:	75fb      	strb	r3, [r7, #23]
          }
          break;
 80067c0:	e006      	b.n	80067d0 <USBD_CDC_Setup+0x12a>

        default:
          USBD_CtlError(pdev, req);
 80067c2:	6839      	ldr	r1, [r7, #0]
 80067c4:	6878      	ldr	r0, [r7, #4]
 80067c6:	f001 f90b 	bl	80079e0 <USBD_CtlError>
          ret = USBD_FAIL;
 80067ca:	2302      	movs	r3, #2
 80067cc:	75fb      	strb	r3, [r7, #23]
          break;
 80067ce:	e000      	b.n	80067d2 <USBD_CDC_Setup+0x12c>
          break;
 80067d0:	bf00      	nop
      }
      break;
 80067d2:	e006      	b.n	80067e2 <USBD_CDC_Setup+0x13c>

    default:
      USBD_CtlError(pdev, req);
 80067d4:	6839      	ldr	r1, [r7, #0]
 80067d6:	6878      	ldr	r0, [r7, #4]
 80067d8:	f001 f902 	bl	80079e0 <USBD_CtlError>
      ret = USBD_FAIL;
 80067dc:	2302      	movs	r3, #2
 80067de:	75fb      	strb	r3, [r7, #23]
      break;
 80067e0:	bf00      	nop
  }

  return ret;
 80067e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80067e4:	4618      	mov	r0, r3
 80067e6:	3718      	adds	r7, #24
 80067e8:	46bd      	mov	sp, r7
 80067ea:	bd80      	pop	{r7, pc}

080067ec <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80067ec:	b580      	push	{r7, lr}
 80067ee:	b084      	sub	sp, #16
 80067f0:	af00      	add	r7, sp, #0
 80067f2:	6078      	str	r0, [r7, #4]
 80067f4:	460b      	mov	r3, r1
 80067f6:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80067fe:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8006806:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800680e:	2b00      	cmp	r3, #0
 8006810:	d03a      	beq.n	8006888 <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8006812:	78fa      	ldrb	r2, [r7, #3]
 8006814:	6879      	ldr	r1, [r7, #4]
 8006816:	4613      	mov	r3, r2
 8006818:	009b      	lsls	r3, r3, #2
 800681a:	4413      	add	r3, r2
 800681c:	009b      	lsls	r3, r3, #2
 800681e:	440b      	add	r3, r1
 8006820:	331c      	adds	r3, #28
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	2b00      	cmp	r3, #0
 8006826:	d029      	beq.n	800687c <USBD_CDC_DataIn+0x90>
 8006828:	78fa      	ldrb	r2, [r7, #3]
 800682a:	6879      	ldr	r1, [r7, #4]
 800682c:	4613      	mov	r3, r2
 800682e:	009b      	lsls	r3, r3, #2
 8006830:	4413      	add	r3, r2
 8006832:	009b      	lsls	r3, r3, #2
 8006834:	440b      	add	r3, r1
 8006836:	331c      	adds	r3, #28
 8006838:	681a      	ldr	r2, [r3, #0]
 800683a:	78f9      	ldrb	r1, [r7, #3]
 800683c:	68b8      	ldr	r0, [r7, #8]
 800683e:	460b      	mov	r3, r1
 8006840:	009b      	lsls	r3, r3, #2
 8006842:	440b      	add	r3, r1
 8006844:	00db      	lsls	r3, r3, #3
 8006846:	4403      	add	r3, r0
 8006848:	3320      	adds	r3, #32
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	fbb2 f1f3 	udiv	r1, r2, r3
 8006850:	fb01 f303 	mul.w	r3, r1, r3
 8006854:	1ad3      	subs	r3, r2, r3
 8006856:	2b00      	cmp	r3, #0
 8006858:	d110      	bne.n	800687c <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 800685a:	78fa      	ldrb	r2, [r7, #3]
 800685c:	6879      	ldr	r1, [r7, #4]
 800685e:	4613      	mov	r3, r2
 8006860:	009b      	lsls	r3, r3, #2
 8006862:	4413      	add	r3, r2
 8006864:	009b      	lsls	r3, r3, #2
 8006866:	440b      	add	r3, r1
 8006868:	331c      	adds	r3, #28
 800686a:	2200      	movs	r2, #0
 800686c:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800686e:	78f9      	ldrb	r1, [r7, #3]
 8006870:	2300      	movs	r3, #0
 8006872:	2200      	movs	r2, #0
 8006874:	6878      	ldr	r0, [r7, #4]
 8006876:	f001 fd71 	bl	800835c <USBD_LL_Transmit>
 800687a:	e003      	b.n	8006884 <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	2200      	movs	r2, #0
 8006880:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }
    return USBD_OK;
 8006884:	2300      	movs	r3, #0
 8006886:	e000      	b.n	800688a <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 8006888:	2302      	movs	r3, #2
  }
}
 800688a:	4618      	mov	r0, r3
 800688c:	3710      	adds	r7, #16
 800688e:	46bd      	mov	sp, r7
 8006890:	bd80      	pop	{r7, pc}

08006892 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8006892:	b580      	push	{r7, lr}
 8006894:	b084      	sub	sp, #16
 8006896:	af00      	add	r7, sp, #0
 8006898:	6078      	str	r0, [r7, #4]
 800689a:	460b      	mov	r3, r1
 800689c:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80068a4:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80068a6:	78fb      	ldrb	r3, [r7, #3]
 80068a8:	4619      	mov	r1, r3
 80068aa:	6878      	ldr	r0, [r7, #4]
 80068ac:	f001 fd9c 	bl	80083e8 <USBD_LL_GetRxDataSize>
 80068b0:	4602      	mov	r2, r0
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d00d      	beq.n	80068de <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80068c8:	68db      	ldr	r3, [r3, #12]
 80068ca:	68fa      	ldr	r2, [r7, #12]
 80068cc:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 80068d0:	68fa      	ldr	r2, [r7, #12]
 80068d2:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 80068d6:	4611      	mov	r1, r2
 80068d8:	4798      	blx	r3

    return USBD_OK;
 80068da:	2300      	movs	r3, #0
 80068dc:	e000      	b.n	80068e0 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 80068de:	2302      	movs	r3, #2
  }
}
 80068e0:	4618      	mov	r0, r3
 80068e2:	3710      	adds	r7, #16
 80068e4:	46bd      	mov	sp, r7
 80068e6:	bd80      	pop	{r7, pc}

080068e8 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80068e8:	b580      	push	{r7, lr}
 80068ea:	b084      	sub	sp, #16
 80068ec:	af00      	add	r7, sp, #0
 80068ee:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80068f6:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d014      	beq.n	800692c <USBD_CDC_EP0_RxReady+0x44>
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8006908:	2bff      	cmp	r3, #255	@ 0xff
 800690a:	d00f      	beq.n	800692c <USBD_CDC_EP0_RxReady+0x44>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8006912:	689b      	ldr	r3, [r3, #8]
 8006914:	68fa      	ldr	r2, [r7, #12]
 8006916:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 800691a:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800691c:	68fa      	ldr	r2, [r7, #12]
 800691e:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8006922:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	22ff      	movs	r2, #255	@ 0xff
 8006928:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200

  }
  return USBD_OK;
 800692c:	2300      	movs	r3, #0
}
 800692e:	4618      	mov	r0, r3
 8006930:	3710      	adds	r7, #16
 8006932:	46bd      	mov	sp, r7
 8006934:	bd80      	pop	{r7, pc}
	...

08006938 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8006938:	b480      	push	{r7}
 800693a:	b083      	sub	sp, #12
 800693c:	af00      	add	r7, sp, #0
 800693e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	2243      	movs	r2, #67	@ 0x43
 8006944:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 8006946:	4b03      	ldr	r3, [pc, #12]	@ (8006954 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8006948:	4618      	mov	r0, r3
 800694a:	370c      	adds	r7, #12
 800694c:	46bd      	mov	sp, r7
 800694e:	bc80      	pop	{r7}
 8006950:	4770      	bx	lr
 8006952:	bf00      	nop
 8006954:	20000094 	.word	0x20000094

08006958 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8006958:	b480      	push	{r7}
 800695a:	b083      	sub	sp, #12
 800695c:	af00      	add	r7, sp, #0
 800695e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	2243      	movs	r2, #67	@ 0x43
 8006964:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 8006966:	4b03      	ldr	r3, [pc, #12]	@ (8006974 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8006968:	4618      	mov	r0, r3
 800696a:	370c      	adds	r7, #12
 800696c:	46bd      	mov	sp, r7
 800696e:	bc80      	pop	{r7}
 8006970:	4770      	bx	lr
 8006972:	bf00      	nop
 8006974:	20000050 	.word	0x20000050

08006978 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8006978:	b480      	push	{r7}
 800697a:	b083      	sub	sp, #12
 800697c:	af00      	add	r7, sp, #0
 800697e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	2243      	movs	r2, #67	@ 0x43
 8006984:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 8006986:	4b03      	ldr	r3, [pc, #12]	@ (8006994 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8006988:	4618      	mov	r0, r3
 800698a:	370c      	adds	r7, #12
 800698c:	46bd      	mov	sp, r7
 800698e:	bc80      	pop	{r7}
 8006990:	4770      	bx	lr
 8006992:	bf00      	nop
 8006994:	200000d8 	.word	0x200000d8

08006998 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8006998:	b480      	push	{r7}
 800699a:	b083      	sub	sp, #12
 800699c:	af00      	add	r7, sp, #0
 800699e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	220a      	movs	r2, #10
 80069a4:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 80069a6:	4b03      	ldr	r3, [pc, #12]	@ (80069b4 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80069a8:	4618      	mov	r0, r3
 80069aa:	370c      	adds	r7, #12
 80069ac:	46bd      	mov	sp, r7
 80069ae:	bc80      	pop	{r7}
 80069b0:	4770      	bx	lr
 80069b2:	bf00      	nop
 80069b4:	2000000c 	.word	0x2000000c

080069b8 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 80069b8:	b480      	push	{r7}
 80069ba:	b085      	sub	sp, #20
 80069bc:	af00      	add	r7, sp, #0
 80069be:	6078      	str	r0, [r7, #4]
 80069c0:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 80069c2:	2302      	movs	r3, #2
 80069c4:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 80069c6:	683b      	ldr	r3, [r7, #0]
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	d005      	beq.n	80069d8 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	683a      	ldr	r2, [r7, #0]
 80069d0:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    ret = USBD_OK;
 80069d4:	2300      	movs	r3, #0
 80069d6:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 80069d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80069da:	4618      	mov	r0, r3
 80069dc:	3714      	adds	r7, #20
 80069de:	46bd      	mov	sp, r7
 80069e0:	bc80      	pop	{r7}
 80069e2:	4770      	bx	lr

080069e4 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 80069e4:	b480      	push	{r7}
 80069e6:	b087      	sub	sp, #28
 80069e8:	af00      	add	r7, sp, #0
 80069ea:	60f8      	str	r0, [r7, #12]
 80069ec:	60b9      	str	r1, [r7, #8]
 80069ee:	4613      	mov	r3, r2
 80069f0:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80069f8:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 80069fa:	697b      	ldr	r3, [r7, #20]
 80069fc:	68ba      	ldr	r2, [r7, #8]
 80069fe:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8006a02:	88fa      	ldrh	r2, [r7, #6]
 8006a04:	697b      	ldr	r3, [r7, #20]
 8006a06:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return USBD_OK;
 8006a0a:	2300      	movs	r3, #0
}
 8006a0c:	4618      	mov	r0, r3
 8006a0e:	371c      	adds	r7, #28
 8006a10:	46bd      	mov	sp, r7
 8006a12:	bc80      	pop	{r7}
 8006a14:	4770      	bx	lr

08006a16 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 8006a16:	b480      	push	{r7}
 8006a18:	b085      	sub	sp, #20
 8006a1a:	af00      	add	r7, sp, #0
 8006a1c:	6078      	str	r0, [r7, #4]
 8006a1e:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006a26:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	683a      	ldr	r2, [r7, #0]
 8006a2c:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return USBD_OK;
 8006a30:	2300      	movs	r3, #0
}
 8006a32:	4618      	mov	r0, r3
 8006a34:	3714      	adds	r7, #20
 8006a36:	46bd      	mov	sp, r7
 8006a38:	bc80      	pop	{r7}
 8006a3a:	4770      	bx	lr

08006a3c <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8006a3c:	b580      	push	{r7, lr}
 8006a3e:	b084      	sub	sp, #16
 8006a40:	af00      	add	r7, sp, #0
 8006a42:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006a4a:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d017      	beq.n	8006a86 <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	7c1b      	ldrb	r3, [r3, #16]
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d109      	bne.n	8006a72 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006a64:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006a68:	2101      	movs	r1, #1
 8006a6a:	6878      	ldr	r0, [r7, #4]
 8006a6c:	f001 fc99 	bl	80083a2 <USBD_LL_PrepareReceive>
 8006a70:	e007      	b.n	8006a82 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006a78:	2340      	movs	r3, #64	@ 0x40
 8006a7a:	2101      	movs	r1, #1
 8006a7c:	6878      	ldr	r0, [r7, #4]
 8006a7e:	f001 fc90 	bl	80083a2 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 8006a82:	2300      	movs	r3, #0
 8006a84:	e000      	b.n	8006a88 <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 8006a86:	2302      	movs	r3, #2
  }
}
 8006a88:	4618      	mov	r0, r3
 8006a8a:	3710      	adds	r7, #16
 8006a8c:	46bd      	mov	sp, r7
 8006a8e:	bd80      	pop	{r7, pc}

08006a90 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8006a90:	b580      	push	{r7, lr}
 8006a92:	b084      	sub	sp, #16
 8006a94:	af00      	add	r7, sp, #0
 8006a96:	60f8      	str	r0, [r7, #12]
 8006a98:	60b9      	str	r1, [r7, #8]
 8006a9a:	4613      	mov	r3, r2
 8006a9c:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d101      	bne.n	8006aa8 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8006aa4:	2302      	movs	r3, #2
 8006aa6:	e01a      	b.n	8006ade <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d003      	beq.n	8006aba <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	2200      	movs	r2, #0
 8006ab6:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8006aba:	68bb      	ldr	r3, [r7, #8]
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d003      	beq.n	8006ac8 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	68ba      	ldr	r2, [r7, #8]
 8006ac4:	f8c3 22b0 	str.w	r2, [r3, #688]	@ 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	2201      	movs	r2, #1
 8006acc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	79fa      	ldrb	r2, [r7, #7]
 8006ad4:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8006ad6:	68f8      	ldr	r0, [r7, #12]
 8006ad8:	f001 fafe 	bl	80080d8 <USBD_LL_Init>

  return USBD_OK;
 8006adc:	2300      	movs	r3, #0
}
 8006ade:	4618      	mov	r0, r3
 8006ae0:	3710      	adds	r7, #16
 8006ae2:	46bd      	mov	sp, r7
 8006ae4:	bd80      	pop	{r7, pc}

08006ae6 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8006ae6:	b480      	push	{r7}
 8006ae8:	b085      	sub	sp, #20
 8006aea:	af00      	add	r7, sp, #0
 8006aec:	6078      	str	r0, [r7, #4]
 8006aee:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 8006af0:	2300      	movs	r3, #0
 8006af2:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 8006af4:	683b      	ldr	r3, [r7, #0]
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d006      	beq.n	8006b08 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	683a      	ldr	r2, [r7, #0]
 8006afe:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
    status = USBD_OK;
 8006b02:	2300      	movs	r3, #0
 8006b04:	73fb      	strb	r3, [r7, #15]
 8006b06:	e001      	b.n	8006b0c <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 8006b08:	2302      	movs	r3, #2
 8006b0a:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8006b0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b0e:	4618      	mov	r0, r3
 8006b10:	3714      	adds	r7, #20
 8006b12:	46bd      	mov	sp, r7
 8006b14:	bc80      	pop	{r7}
 8006b16:	4770      	bx	lr

08006b18 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 8006b18:	b580      	push	{r7, lr}
 8006b1a:	b082      	sub	sp, #8
 8006b1c:	af00      	add	r7, sp, #0
 8006b1e:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 8006b20:	6878      	ldr	r0, [r7, #4]
 8006b22:	f001 fb33 	bl	800818c <USBD_LL_Start>

  return USBD_OK;
 8006b26:	2300      	movs	r3, #0
}
 8006b28:	4618      	mov	r0, r3
 8006b2a:	3708      	adds	r7, #8
 8006b2c:	46bd      	mov	sp, r7
 8006b2e:	bd80      	pop	{r7, pc}

08006b30 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8006b30:	b480      	push	{r7}
 8006b32:	b083      	sub	sp, #12
 8006b34:	af00      	add	r7, sp, #0
 8006b36:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8006b38:	2300      	movs	r3, #0
}
 8006b3a:	4618      	mov	r0, r3
 8006b3c:	370c      	adds	r7, #12
 8006b3e:	46bd      	mov	sp, r7
 8006b40:	bc80      	pop	{r7}
 8006b42:	4770      	bx	lr

08006b44 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8006b44:	b580      	push	{r7, lr}
 8006b46:	b084      	sub	sp, #16
 8006b48:	af00      	add	r7, sp, #0
 8006b4a:	6078      	str	r0, [r7, #4]
 8006b4c:	460b      	mov	r3, r1
 8006b4e:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8006b50:	2302      	movs	r3, #2
 8006b52:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d00c      	beq.n	8006b78 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	78fa      	ldrb	r2, [r7, #3]
 8006b68:	4611      	mov	r1, r2
 8006b6a:	6878      	ldr	r0, [r7, #4]
 8006b6c:	4798      	blx	r3
 8006b6e:	4603      	mov	r3, r0
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d101      	bne.n	8006b78 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 8006b74:	2300      	movs	r3, #0
 8006b76:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 8006b78:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b7a:	4618      	mov	r0, r3
 8006b7c:	3710      	adds	r7, #16
 8006b7e:	46bd      	mov	sp, r7
 8006b80:	bd80      	pop	{r7, pc}

08006b82 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8006b82:	b580      	push	{r7, lr}
 8006b84:	b082      	sub	sp, #8
 8006b86:	af00      	add	r7, sp, #0
 8006b88:	6078      	str	r0, [r7, #4]
 8006b8a:	460b      	mov	r3, r1
 8006b8c:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006b94:	685b      	ldr	r3, [r3, #4]
 8006b96:	78fa      	ldrb	r2, [r7, #3]
 8006b98:	4611      	mov	r1, r2
 8006b9a:	6878      	ldr	r0, [r7, #4]
 8006b9c:	4798      	blx	r3

  return USBD_OK;
 8006b9e:	2300      	movs	r3, #0
}
 8006ba0:	4618      	mov	r0, r3
 8006ba2:	3708      	adds	r7, #8
 8006ba4:	46bd      	mov	sp, r7
 8006ba6:	bd80      	pop	{r7, pc}

08006ba8 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8006ba8:	b580      	push	{r7, lr}
 8006baa:	b082      	sub	sp, #8
 8006bac:	af00      	add	r7, sp, #0
 8006bae:	6078      	str	r0, [r7, #4]
 8006bb0:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8006bb8:	6839      	ldr	r1, [r7, #0]
 8006bba:	4618      	mov	r0, r3
 8006bbc:	f000 fed7 	bl	800796e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	2201      	movs	r2, #1
 8006bc4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8006bce:	461a      	mov	r2, r3
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 8006bdc:	f003 031f 	and.w	r3, r3, #31
 8006be0:	2b02      	cmp	r3, #2
 8006be2:	d016      	beq.n	8006c12 <USBD_LL_SetupStage+0x6a>
 8006be4:	2b02      	cmp	r3, #2
 8006be6:	d81c      	bhi.n	8006c22 <USBD_LL_SetupStage+0x7a>
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d002      	beq.n	8006bf2 <USBD_LL_SetupStage+0x4a>
 8006bec:	2b01      	cmp	r3, #1
 8006bee:	d008      	beq.n	8006c02 <USBD_LL_SetupStage+0x5a>
 8006bf0:	e017      	b.n	8006c22 <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8006bf8:	4619      	mov	r1, r3
 8006bfa:	6878      	ldr	r0, [r7, #4]
 8006bfc:	f000 f9ca 	bl	8006f94 <USBD_StdDevReq>
      break;
 8006c00:	e01a      	b.n	8006c38 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8006c08:	4619      	mov	r1, r3
 8006c0a:	6878      	ldr	r0, [r7, #4]
 8006c0c:	f000 fa2c 	bl	8007068 <USBD_StdItfReq>
      break;
 8006c10:	e012      	b.n	8006c38 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8006c18:	4619      	mov	r1, r3
 8006c1a:	6878      	ldr	r0, [r7, #4]
 8006c1c:	f000 fa6c 	bl	80070f8 <USBD_StdEPReq>
      break;
 8006c20:	e00a      	b.n	8006c38 <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 8006c28:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8006c2c:	b2db      	uxtb	r3, r3
 8006c2e:	4619      	mov	r1, r3
 8006c30:	6878      	ldr	r0, [r7, #4]
 8006c32:	f001 fb0b 	bl	800824c <USBD_LL_StallEP>
      break;
 8006c36:	bf00      	nop
  }

  return USBD_OK;
 8006c38:	2300      	movs	r3, #0
}
 8006c3a:	4618      	mov	r0, r3
 8006c3c:	3708      	adds	r7, #8
 8006c3e:	46bd      	mov	sp, r7
 8006c40:	bd80      	pop	{r7, pc}

08006c42 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8006c42:	b580      	push	{r7, lr}
 8006c44:	b086      	sub	sp, #24
 8006c46:	af00      	add	r7, sp, #0
 8006c48:	60f8      	str	r0, [r7, #12]
 8006c4a:	460b      	mov	r3, r1
 8006c4c:	607a      	str	r2, [r7, #4]
 8006c4e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8006c50:	7afb      	ldrb	r3, [r7, #11]
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d14b      	bne.n	8006cee <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8006c5c:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8006c64:	2b03      	cmp	r3, #3
 8006c66:	d134      	bne.n	8006cd2 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 8006c68:	697b      	ldr	r3, [r7, #20]
 8006c6a:	68da      	ldr	r2, [r3, #12]
 8006c6c:	697b      	ldr	r3, [r7, #20]
 8006c6e:	691b      	ldr	r3, [r3, #16]
 8006c70:	429a      	cmp	r2, r3
 8006c72:	d919      	bls.n	8006ca8 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 8006c74:	697b      	ldr	r3, [r7, #20]
 8006c76:	68da      	ldr	r2, [r3, #12]
 8006c78:	697b      	ldr	r3, [r7, #20]
 8006c7a:	691b      	ldr	r3, [r3, #16]
 8006c7c:	1ad2      	subs	r2, r2, r3
 8006c7e:	697b      	ldr	r3, [r7, #20]
 8006c80:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8006c82:	697b      	ldr	r3, [r7, #20]
 8006c84:	68da      	ldr	r2, [r3, #12]
 8006c86:	697b      	ldr	r3, [r7, #20]
 8006c88:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8006c8a:	429a      	cmp	r2, r3
 8006c8c:	d203      	bcs.n	8006c96 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8006c8e:	697b      	ldr	r3, [r7, #20]
 8006c90:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 8006c92:	b29b      	uxth	r3, r3
 8006c94:	e002      	b.n	8006c9c <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8006c96:	697b      	ldr	r3, [r7, #20]
 8006c98:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8006c9a:	b29b      	uxth	r3, r3
 8006c9c:	461a      	mov	r2, r3
 8006c9e:	6879      	ldr	r1, [r7, #4]
 8006ca0:	68f8      	ldr	r0, [r7, #12]
 8006ca2:	f000 ff53 	bl	8007b4c <USBD_CtlContinueRx>
 8006ca6:	e038      	b.n	8006d1a <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006cae:	691b      	ldr	r3, [r3, #16]
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d00a      	beq.n	8006cca <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8006cba:	2b03      	cmp	r3, #3
 8006cbc:	d105      	bne.n	8006cca <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006cc4:	691b      	ldr	r3, [r3, #16]
 8006cc6:	68f8      	ldr	r0, [r7, #12]
 8006cc8:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8006cca:	68f8      	ldr	r0, [r7, #12]
 8006ccc:	f000 ff50 	bl	8007b70 <USBD_CtlSendStatus>
 8006cd0:	e023      	b.n	8006d1a <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8006cd8:	2b05      	cmp	r3, #5
 8006cda:	d11e      	bne.n	8006d1a <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	2200      	movs	r2, #0
 8006ce0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
        USBD_LL_StallEP(pdev, 0U);
 8006ce4:	2100      	movs	r1, #0
 8006ce6:	68f8      	ldr	r0, [r7, #12]
 8006ce8:	f001 fab0 	bl	800824c <USBD_LL_StallEP>
 8006cec:	e015      	b.n	8006d1a <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006cf4:	699b      	ldr	r3, [r3, #24]
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d00d      	beq.n	8006d16 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 8006d00:	2b03      	cmp	r3, #3
 8006d02:	d108      	bne.n	8006d16 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006d0a:	699b      	ldr	r3, [r3, #24]
 8006d0c:	7afa      	ldrb	r2, [r7, #11]
 8006d0e:	4611      	mov	r1, r2
 8006d10:	68f8      	ldr	r0, [r7, #12]
 8006d12:	4798      	blx	r3
 8006d14:	e001      	b.n	8006d1a <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8006d16:	2302      	movs	r3, #2
 8006d18:	e000      	b.n	8006d1c <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 8006d1a:	2300      	movs	r3, #0
}
 8006d1c:	4618      	mov	r0, r3
 8006d1e:	3718      	adds	r7, #24
 8006d20:	46bd      	mov	sp, r7
 8006d22:	bd80      	pop	{r7, pc}

08006d24 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8006d24:	b580      	push	{r7, lr}
 8006d26:	b086      	sub	sp, #24
 8006d28:	af00      	add	r7, sp, #0
 8006d2a:	60f8      	str	r0, [r7, #12]
 8006d2c:	460b      	mov	r3, r1
 8006d2e:	607a      	str	r2, [r7, #4]
 8006d30:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8006d32:	7afb      	ldrb	r3, [r7, #11]
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d17f      	bne.n	8006e38 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	3314      	adds	r3, #20
 8006d3c:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8006d44:	2b02      	cmp	r3, #2
 8006d46:	d15c      	bne.n	8006e02 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 8006d48:	697b      	ldr	r3, [r7, #20]
 8006d4a:	68da      	ldr	r2, [r3, #12]
 8006d4c:	697b      	ldr	r3, [r7, #20]
 8006d4e:	691b      	ldr	r3, [r3, #16]
 8006d50:	429a      	cmp	r2, r3
 8006d52:	d915      	bls.n	8006d80 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 8006d54:	697b      	ldr	r3, [r7, #20]
 8006d56:	68da      	ldr	r2, [r3, #12]
 8006d58:	697b      	ldr	r3, [r7, #20]
 8006d5a:	691b      	ldr	r3, [r3, #16]
 8006d5c:	1ad2      	subs	r2, r2, r3
 8006d5e:	697b      	ldr	r3, [r7, #20]
 8006d60:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 8006d62:	697b      	ldr	r3, [r7, #20]
 8006d64:	68db      	ldr	r3, [r3, #12]
 8006d66:	b29b      	uxth	r3, r3
 8006d68:	461a      	mov	r2, r3
 8006d6a:	6879      	ldr	r1, [r7, #4]
 8006d6c:	68f8      	ldr	r0, [r7, #12]
 8006d6e:	f000 febd 	bl	8007aec <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8006d72:	2300      	movs	r3, #0
 8006d74:	2200      	movs	r2, #0
 8006d76:	2100      	movs	r1, #0
 8006d78:	68f8      	ldr	r0, [r7, #12]
 8006d7a:	f001 fb12 	bl	80083a2 <USBD_LL_PrepareReceive>
 8006d7e:	e04e      	b.n	8006e1e <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8006d80:	697b      	ldr	r3, [r7, #20]
 8006d82:	689b      	ldr	r3, [r3, #8]
 8006d84:	697a      	ldr	r2, [r7, #20]
 8006d86:	6912      	ldr	r2, [r2, #16]
 8006d88:	fbb3 f1f2 	udiv	r1, r3, r2
 8006d8c:	fb01 f202 	mul.w	r2, r1, r2
 8006d90:	1a9b      	subs	r3, r3, r2
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d11c      	bne.n	8006dd0 <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 8006d96:	697b      	ldr	r3, [r7, #20]
 8006d98:	689a      	ldr	r2, [r3, #8]
 8006d9a:	697b      	ldr	r3, [r7, #20]
 8006d9c:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8006d9e:	429a      	cmp	r2, r3
 8006da0:	d316      	bcc.n	8006dd0 <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 8006da2:	697b      	ldr	r3, [r7, #20]
 8006da4:	689a      	ldr	r2, [r3, #8]
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8006dac:	429a      	cmp	r2, r3
 8006dae:	d20f      	bcs.n	8006dd0 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 8006db0:	2200      	movs	r2, #0
 8006db2:	2100      	movs	r1, #0
 8006db4:	68f8      	ldr	r0, [r7, #12]
 8006db6:	f000 fe99 	bl	8007aec <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	2200      	movs	r2, #0
 8006dbe:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8006dc2:	2300      	movs	r3, #0
 8006dc4:	2200      	movs	r2, #0
 8006dc6:	2100      	movs	r1, #0
 8006dc8:	68f8      	ldr	r0, [r7, #12]
 8006dca:	f001 faea 	bl	80083a2 <USBD_LL_PrepareReceive>
 8006dce:	e026      	b.n	8006e1e <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006dd6:	68db      	ldr	r3, [r3, #12]
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	d00a      	beq.n	8006df2 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8006de2:	2b03      	cmp	r3, #3
 8006de4:	d105      	bne.n	8006df2 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006dec:	68db      	ldr	r3, [r3, #12]
 8006dee:	68f8      	ldr	r0, [r7, #12]
 8006df0:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 8006df2:	2180      	movs	r1, #128	@ 0x80
 8006df4:	68f8      	ldr	r0, [r7, #12]
 8006df6:	f001 fa29 	bl	800824c <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 8006dfa:	68f8      	ldr	r0, [r7, #12]
 8006dfc:	f000 fecb 	bl	8007b96 <USBD_CtlReceiveStatus>
 8006e00:	e00d      	b.n	8006e1e <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8006e08:	2b04      	cmp	r3, #4
 8006e0a:	d004      	beq.n	8006e16 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d103      	bne.n	8006e1e <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 8006e16:	2180      	movs	r1, #128	@ 0x80
 8006e18:	68f8      	ldr	r0, [r7, #12]
 8006e1a:	f001 fa17 	bl	800824c <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8006e24:	2b01      	cmp	r3, #1
 8006e26:	d11d      	bne.n	8006e64 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 8006e28:	68f8      	ldr	r0, [r7, #12]
 8006e2a:	f7ff fe81 	bl	8006b30 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	2200      	movs	r2, #0
 8006e32:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8006e36:	e015      	b.n	8006e64 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006e3e:	695b      	ldr	r3, [r3, #20]
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d00d      	beq.n	8006e60 <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 8006e4a:	2b03      	cmp	r3, #3
 8006e4c:	d108      	bne.n	8006e60 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006e54:	695b      	ldr	r3, [r3, #20]
 8006e56:	7afa      	ldrb	r2, [r7, #11]
 8006e58:	4611      	mov	r1, r2
 8006e5a:	68f8      	ldr	r0, [r7, #12]
 8006e5c:	4798      	blx	r3
 8006e5e:	e001      	b.n	8006e64 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8006e60:	2302      	movs	r3, #2
 8006e62:	e000      	b.n	8006e66 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 8006e64:	2300      	movs	r3, #0
}
 8006e66:	4618      	mov	r0, r3
 8006e68:	3718      	adds	r7, #24
 8006e6a:	46bd      	mov	sp, r7
 8006e6c:	bd80      	pop	{r7, pc}

08006e6e <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8006e6e:	b580      	push	{r7, lr}
 8006e70:	b082      	sub	sp, #8
 8006e72:	af00      	add	r7, sp, #0
 8006e74:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8006e76:	2340      	movs	r3, #64	@ 0x40
 8006e78:	2200      	movs	r2, #0
 8006e7a:	2100      	movs	r1, #0
 8006e7c:	6878      	ldr	r0, [r7, #4]
 8006e7e:	f001 f9a0 	bl	80081c2 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	2201      	movs	r2, #1
 8006e86:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	2240      	movs	r2, #64	@ 0x40
 8006e8e:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8006e92:	2340      	movs	r3, #64	@ 0x40
 8006e94:	2200      	movs	r2, #0
 8006e96:	2180      	movs	r1, #128	@ 0x80
 8006e98:	6878      	ldr	r0, [r7, #4]
 8006e9a:	f001 f992 	bl	80081c2 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	2201      	movs	r2, #1
 8006ea2:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	2240      	movs	r2, #64	@ 0x40
 8006ea8:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	2201      	movs	r2, #1
 8006eae:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	2200      	movs	r2, #0
 8006eb6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	2200      	movs	r2, #0
 8006ebe:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	2200      	movs	r2, #0
 8006ec4:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClassData)
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d009      	beq.n	8006ee6 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006ed8:	685b      	ldr	r3, [r3, #4]
 8006eda:	687a      	ldr	r2, [r7, #4]
 8006edc:	6852      	ldr	r2, [r2, #4]
 8006ede:	b2d2      	uxtb	r2, r2
 8006ee0:	4611      	mov	r1, r2
 8006ee2:	6878      	ldr	r0, [r7, #4]
 8006ee4:	4798      	blx	r3
  }

  return USBD_OK;
 8006ee6:	2300      	movs	r3, #0
}
 8006ee8:	4618      	mov	r0, r3
 8006eea:	3708      	adds	r7, #8
 8006eec:	46bd      	mov	sp, r7
 8006eee:	bd80      	pop	{r7, pc}

08006ef0 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8006ef0:	b480      	push	{r7}
 8006ef2:	b083      	sub	sp, #12
 8006ef4:	af00      	add	r7, sp, #0
 8006ef6:	6078      	str	r0, [r7, #4]
 8006ef8:	460b      	mov	r3, r1
 8006efa:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	78fa      	ldrb	r2, [r7, #3]
 8006f00:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8006f02:	2300      	movs	r3, #0
}
 8006f04:	4618      	mov	r0, r3
 8006f06:	370c      	adds	r7, #12
 8006f08:	46bd      	mov	sp, r7
 8006f0a:	bc80      	pop	{r7}
 8006f0c:	4770      	bx	lr

08006f0e <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8006f0e:	b480      	push	{r7}
 8006f10:	b083      	sub	sp, #12
 8006f12:	af00      	add	r7, sp, #0
 8006f14:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	f893 229c 	ldrb.w	r2, [r3, #668]	@ 0x29c
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	2204      	movs	r2, #4
 8006f26:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8006f2a:	2300      	movs	r3, #0
}
 8006f2c:	4618      	mov	r0, r3
 8006f2e:	370c      	adds	r7, #12
 8006f30:	46bd      	mov	sp, r7
 8006f32:	bc80      	pop	{r7}
 8006f34:	4770      	bx	lr

08006f36 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8006f36:	b480      	push	{r7}
 8006f38:	b083      	sub	sp, #12
 8006f3a:	af00      	add	r7, sp, #0
 8006f3c:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006f44:	2b04      	cmp	r3, #4
 8006f46:	d105      	bne.n	8006f54 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	f893 229d 	ldrb.w	r2, [r3, #669]	@ 0x29d
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8006f54:	2300      	movs	r3, #0
}
 8006f56:	4618      	mov	r0, r3
 8006f58:	370c      	adds	r7, #12
 8006f5a:	46bd      	mov	sp, r7
 8006f5c:	bc80      	pop	{r7}
 8006f5e:	4770      	bx	lr

08006f60 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8006f60:	b580      	push	{r7, lr}
 8006f62:	b082      	sub	sp, #8
 8006f64:	af00      	add	r7, sp, #0
 8006f66:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006f6e:	2b03      	cmp	r3, #3
 8006f70:	d10b      	bne.n	8006f8a <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006f78:	69db      	ldr	r3, [r3, #28]
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d005      	beq.n	8006f8a <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006f84:	69db      	ldr	r3, [r3, #28]
 8006f86:	6878      	ldr	r0, [r7, #4]
 8006f88:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8006f8a:	2300      	movs	r3, #0
}
 8006f8c:	4618      	mov	r0, r3
 8006f8e:	3708      	adds	r7, #8
 8006f90:	46bd      	mov	sp, r7
 8006f92:	bd80      	pop	{r7, pc}

08006f94 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 8006f94:	b580      	push	{r7, lr}
 8006f96:	b084      	sub	sp, #16
 8006f98:	af00      	add	r7, sp, #0
 8006f9a:	6078      	str	r0, [r7, #4]
 8006f9c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8006f9e:	2300      	movs	r3, #0
 8006fa0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006fa2:	683b      	ldr	r3, [r7, #0]
 8006fa4:	781b      	ldrb	r3, [r3, #0]
 8006fa6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006faa:	2b40      	cmp	r3, #64	@ 0x40
 8006fac:	d005      	beq.n	8006fba <USBD_StdDevReq+0x26>
 8006fae:	2b40      	cmp	r3, #64	@ 0x40
 8006fb0:	d84f      	bhi.n	8007052 <USBD_StdDevReq+0xbe>
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d009      	beq.n	8006fca <USBD_StdDevReq+0x36>
 8006fb6:	2b20      	cmp	r3, #32
 8006fb8:	d14b      	bne.n	8007052 <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006fc0:	689b      	ldr	r3, [r3, #8]
 8006fc2:	6839      	ldr	r1, [r7, #0]
 8006fc4:	6878      	ldr	r0, [r7, #4]
 8006fc6:	4798      	blx	r3
      break;
 8006fc8:	e048      	b.n	800705c <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006fca:	683b      	ldr	r3, [r7, #0]
 8006fcc:	785b      	ldrb	r3, [r3, #1]
 8006fce:	2b09      	cmp	r3, #9
 8006fd0:	d839      	bhi.n	8007046 <USBD_StdDevReq+0xb2>
 8006fd2:	a201      	add	r2, pc, #4	@ (adr r2, 8006fd8 <USBD_StdDevReq+0x44>)
 8006fd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006fd8:	08007029 	.word	0x08007029
 8006fdc:	0800703d 	.word	0x0800703d
 8006fe0:	08007047 	.word	0x08007047
 8006fe4:	08007033 	.word	0x08007033
 8006fe8:	08007047 	.word	0x08007047
 8006fec:	0800700b 	.word	0x0800700b
 8006ff0:	08007001 	.word	0x08007001
 8006ff4:	08007047 	.word	0x08007047
 8006ff8:	0800701f 	.word	0x0800701f
 8006ffc:	08007015 	.word	0x08007015
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8007000:	6839      	ldr	r1, [r7, #0]
 8007002:	6878      	ldr	r0, [r7, #4]
 8007004:	f000 f9dc 	bl	80073c0 <USBD_GetDescriptor>
          break;
 8007008:	e022      	b.n	8007050 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800700a:	6839      	ldr	r1, [r7, #0]
 800700c:	6878      	ldr	r0, [r7, #4]
 800700e:	f000 fb3f 	bl	8007690 <USBD_SetAddress>
          break;
 8007012:	e01d      	b.n	8007050 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 8007014:	6839      	ldr	r1, [r7, #0]
 8007016:	6878      	ldr	r0, [r7, #4]
 8007018:	f000 fb7e 	bl	8007718 <USBD_SetConfig>
          break;
 800701c:	e018      	b.n	8007050 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800701e:	6839      	ldr	r1, [r7, #0]
 8007020:	6878      	ldr	r0, [r7, #4]
 8007022:	f000 fc07 	bl	8007834 <USBD_GetConfig>
          break;
 8007026:	e013      	b.n	8007050 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8007028:	6839      	ldr	r1, [r7, #0]
 800702a:	6878      	ldr	r0, [r7, #4]
 800702c:	f000 fc37 	bl	800789e <USBD_GetStatus>
          break;
 8007030:	e00e      	b.n	8007050 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8007032:	6839      	ldr	r1, [r7, #0]
 8007034:	6878      	ldr	r0, [r7, #4]
 8007036:	f000 fc65 	bl	8007904 <USBD_SetFeature>
          break;
 800703a:	e009      	b.n	8007050 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800703c:	6839      	ldr	r1, [r7, #0]
 800703e:	6878      	ldr	r0, [r7, #4]
 8007040:	f000 fc74 	bl	800792c <USBD_ClrFeature>
          break;
 8007044:	e004      	b.n	8007050 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 8007046:	6839      	ldr	r1, [r7, #0]
 8007048:	6878      	ldr	r0, [r7, #4]
 800704a:	f000 fcc9 	bl	80079e0 <USBD_CtlError>
          break;
 800704e:	bf00      	nop
      }
      break;
 8007050:	e004      	b.n	800705c <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 8007052:	6839      	ldr	r1, [r7, #0]
 8007054:	6878      	ldr	r0, [r7, #4]
 8007056:	f000 fcc3 	bl	80079e0 <USBD_CtlError>
      break;
 800705a:	bf00      	nop
  }

  return ret;
 800705c:	7bfb      	ldrb	r3, [r7, #15]
}
 800705e:	4618      	mov	r0, r3
 8007060:	3710      	adds	r7, #16
 8007062:	46bd      	mov	sp, r7
 8007064:	bd80      	pop	{r7, pc}
 8007066:	bf00      	nop

08007068 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 8007068:	b580      	push	{r7, lr}
 800706a:	b084      	sub	sp, #16
 800706c:	af00      	add	r7, sp, #0
 800706e:	6078      	str	r0, [r7, #4]
 8007070:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007072:	2300      	movs	r3, #0
 8007074:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007076:	683b      	ldr	r3, [r7, #0]
 8007078:	781b      	ldrb	r3, [r3, #0]
 800707a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800707e:	2b40      	cmp	r3, #64	@ 0x40
 8007080:	d005      	beq.n	800708e <USBD_StdItfReq+0x26>
 8007082:	2b40      	cmp	r3, #64	@ 0x40
 8007084:	d82e      	bhi.n	80070e4 <USBD_StdItfReq+0x7c>
 8007086:	2b00      	cmp	r3, #0
 8007088:	d001      	beq.n	800708e <USBD_StdItfReq+0x26>
 800708a:	2b20      	cmp	r3, #32
 800708c:	d12a      	bne.n	80070e4 <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007094:	3b01      	subs	r3, #1
 8007096:	2b02      	cmp	r3, #2
 8007098:	d81d      	bhi.n	80070d6 <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800709a:	683b      	ldr	r3, [r7, #0]
 800709c:	889b      	ldrh	r3, [r3, #4]
 800709e:	b2db      	uxtb	r3, r3
 80070a0:	2b01      	cmp	r3, #1
 80070a2:	d813      	bhi.n	80070cc <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80070aa:	689b      	ldr	r3, [r3, #8]
 80070ac:	6839      	ldr	r1, [r7, #0]
 80070ae:	6878      	ldr	r0, [r7, #4]
 80070b0:	4798      	blx	r3
 80070b2:	4603      	mov	r3, r0
 80070b4:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80070b6:	683b      	ldr	r3, [r7, #0]
 80070b8:	88db      	ldrh	r3, [r3, #6]
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d110      	bne.n	80070e0 <USBD_StdItfReq+0x78>
 80070be:	7bfb      	ldrb	r3, [r7, #15]
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	d10d      	bne.n	80070e0 <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 80070c4:	6878      	ldr	r0, [r7, #4]
 80070c6:	f000 fd53 	bl	8007b70 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80070ca:	e009      	b.n	80070e0 <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 80070cc:	6839      	ldr	r1, [r7, #0]
 80070ce:	6878      	ldr	r0, [r7, #4]
 80070d0:	f000 fc86 	bl	80079e0 <USBD_CtlError>
          break;
 80070d4:	e004      	b.n	80070e0 <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 80070d6:	6839      	ldr	r1, [r7, #0]
 80070d8:	6878      	ldr	r0, [r7, #4]
 80070da:	f000 fc81 	bl	80079e0 <USBD_CtlError>
          break;
 80070de:	e000      	b.n	80070e2 <USBD_StdItfReq+0x7a>
          break;
 80070e0:	bf00      	nop
      }
      break;
 80070e2:	e004      	b.n	80070ee <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 80070e4:	6839      	ldr	r1, [r7, #0]
 80070e6:	6878      	ldr	r0, [r7, #4]
 80070e8:	f000 fc7a 	bl	80079e0 <USBD_CtlError>
      break;
 80070ec:	bf00      	nop
  }

  return USBD_OK;
 80070ee:	2300      	movs	r3, #0
}
 80070f0:	4618      	mov	r0, r3
 80070f2:	3710      	adds	r7, #16
 80070f4:	46bd      	mov	sp, r7
 80070f6:	bd80      	pop	{r7, pc}

080070f8 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 80070f8:	b580      	push	{r7, lr}
 80070fa:	b084      	sub	sp, #16
 80070fc:	af00      	add	r7, sp, #0
 80070fe:	6078      	str	r0, [r7, #4]
 8007100:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8007102:	2300      	movs	r3, #0
 8007104:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 8007106:	683b      	ldr	r3, [r7, #0]
 8007108:	889b      	ldrh	r3, [r3, #4]
 800710a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800710c:	683b      	ldr	r3, [r7, #0]
 800710e:	781b      	ldrb	r3, [r3, #0]
 8007110:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007114:	2b40      	cmp	r3, #64	@ 0x40
 8007116:	d007      	beq.n	8007128 <USBD_StdEPReq+0x30>
 8007118:	2b40      	cmp	r3, #64	@ 0x40
 800711a:	f200 8146 	bhi.w	80073aa <USBD_StdEPReq+0x2b2>
 800711e:	2b00      	cmp	r3, #0
 8007120:	d00a      	beq.n	8007138 <USBD_StdEPReq+0x40>
 8007122:	2b20      	cmp	r3, #32
 8007124:	f040 8141 	bne.w	80073aa <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800712e:	689b      	ldr	r3, [r3, #8]
 8007130:	6839      	ldr	r1, [r7, #0]
 8007132:	6878      	ldr	r0, [r7, #4]
 8007134:	4798      	blx	r3
      break;
 8007136:	e13d      	b.n	80073b4 <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 8007138:	683b      	ldr	r3, [r7, #0]
 800713a:	781b      	ldrb	r3, [r3, #0]
 800713c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007140:	2b20      	cmp	r3, #32
 8007142:	d10a      	bne.n	800715a <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800714a:	689b      	ldr	r3, [r3, #8]
 800714c:	6839      	ldr	r1, [r7, #0]
 800714e:	6878      	ldr	r0, [r7, #4]
 8007150:	4798      	blx	r3
 8007152:	4603      	mov	r3, r0
 8007154:	73fb      	strb	r3, [r7, #15]

        return ret;
 8007156:	7bfb      	ldrb	r3, [r7, #15]
 8007158:	e12d      	b.n	80073b6 <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 800715a:	683b      	ldr	r3, [r7, #0]
 800715c:	785b      	ldrb	r3, [r3, #1]
 800715e:	2b03      	cmp	r3, #3
 8007160:	d007      	beq.n	8007172 <USBD_StdEPReq+0x7a>
 8007162:	2b03      	cmp	r3, #3
 8007164:	f300 811b 	bgt.w	800739e <USBD_StdEPReq+0x2a6>
 8007168:	2b00      	cmp	r3, #0
 800716a:	d072      	beq.n	8007252 <USBD_StdEPReq+0x15a>
 800716c:	2b01      	cmp	r3, #1
 800716e:	d03a      	beq.n	80071e6 <USBD_StdEPReq+0xee>
 8007170:	e115      	b.n	800739e <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007178:	2b02      	cmp	r3, #2
 800717a:	d002      	beq.n	8007182 <USBD_StdEPReq+0x8a>
 800717c:	2b03      	cmp	r3, #3
 800717e:	d015      	beq.n	80071ac <USBD_StdEPReq+0xb4>
 8007180:	e02b      	b.n	80071da <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007182:	7bbb      	ldrb	r3, [r7, #14]
 8007184:	2b00      	cmp	r3, #0
 8007186:	d00c      	beq.n	80071a2 <USBD_StdEPReq+0xaa>
 8007188:	7bbb      	ldrb	r3, [r7, #14]
 800718a:	2b80      	cmp	r3, #128	@ 0x80
 800718c:	d009      	beq.n	80071a2 <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800718e:	7bbb      	ldrb	r3, [r7, #14]
 8007190:	4619      	mov	r1, r3
 8007192:	6878      	ldr	r0, [r7, #4]
 8007194:	f001 f85a 	bl	800824c <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8007198:	2180      	movs	r1, #128	@ 0x80
 800719a:	6878      	ldr	r0, [r7, #4]
 800719c:	f001 f856 	bl	800824c <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80071a0:	e020      	b.n	80071e4 <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 80071a2:	6839      	ldr	r1, [r7, #0]
 80071a4:	6878      	ldr	r0, [r7, #4]
 80071a6:	f000 fc1b 	bl	80079e0 <USBD_CtlError>
              break;
 80071aa:	e01b      	b.n	80071e4 <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80071ac:	683b      	ldr	r3, [r7, #0]
 80071ae:	885b      	ldrh	r3, [r3, #2]
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d10e      	bne.n	80071d2 <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 80071b4:	7bbb      	ldrb	r3, [r7, #14]
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d00b      	beq.n	80071d2 <USBD_StdEPReq+0xda>
 80071ba:	7bbb      	ldrb	r3, [r7, #14]
 80071bc:	2b80      	cmp	r3, #128	@ 0x80
 80071be:	d008      	beq.n	80071d2 <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80071c0:	683b      	ldr	r3, [r7, #0]
 80071c2:	88db      	ldrh	r3, [r3, #6]
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	d104      	bne.n	80071d2 <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 80071c8:	7bbb      	ldrb	r3, [r7, #14]
 80071ca:	4619      	mov	r1, r3
 80071cc:	6878      	ldr	r0, [r7, #4]
 80071ce:	f001 f83d 	bl	800824c <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 80071d2:	6878      	ldr	r0, [r7, #4]
 80071d4:	f000 fccc 	bl	8007b70 <USBD_CtlSendStatus>

              break;
 80071d8:	e004      	b.n	80071e4 <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 80071da:	6839      	ldr	r1, [r7, #0]
 80071dc:	6878      	ldr	r0, [r7, #4]
 80071de:	f000 fbff 	bl	80079e0 <USBD_CtlError>
              break;
 80071e2:	bf00      	nop
          }
          break;
 80071e4:	e0e0      	b.n	80073a8 <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80071ec:	2b02      	cmp	r3, #2
 80071ee:	d002      	beq.n	80071f6 <USBD_StdEPReq+0xfe>
 80071f0:	2b03      	cmp	r3, #3
 80071f2:	d015      	beq.n	8007220 <USBD_StdEPReq+0x128>
 80071f4:	e026      	b.n	8007244 <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80071f6:	7bbb      	ldrb	r3, [r7, #14]
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d00c      	beq.n	8007216 <USBD_StdEPReq+0x11e>
 80071fc:	7bbb      	ldrb	r3, [r7, #14]
 80071fe:	2b80      	cmp	r3, #128	@ 0x80
 8007200:	d009      	beq.n	8007216 <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8007202:	7bbb      	ldrb	r3, [r7, #14]
 8007204:	4619      	mov	r1, r3
 8007206:	6878      	ldr	r0, [r7, #4]
 8007208:	f001 f820 	bl	800824c <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800720c:	2180      	movs	r1, #128	@ 0x80
 800720e:	6878      	ldr	r0, [r7, #4]
 8007210:	f001 f81c 	bl	800824c <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007214:	e01c      	b.n	8007250 <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 8007216:	6839      	ldr	r1, [r7, #0]
 8007218:	6878      	ldr	r0, [r7, #4]
 800721a:	f000 fbe1 	bl	80079e0 <USBD_CtlError>
              break;
 800721e:	e017      	b.n	8007250 <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007220:	683b      	ldr	r3, [r7, #0]
 8007222:	885b      	ldrh	r3, [r3, #2]
 8007224:	2b00      	cmp	r3, #0
 8007226:	d112      	bne.n	800724e <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8007228:	7bbb      	ldrb	r3, [r7, #14]
 800722a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800722e:	2b00      	cmp	r3, #0
 8007230:	d004      	beq.n	800723c <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 8007232:	7bbb      	ldrb	r3, [r7, #14]
 8007234:	4619      	mov	r1, r3
 8007236:	6878      	ldr	r0, [r7, #4]
 8007238:	f001 f827 	bl	800828a <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 800723c:	6878      	ldr	r0, [r7, #4]
 800723e:	f000 fc97 	bl	8007b70 <USBD_CtlSendStatus>
              }
              break;
 8007242:	e004      	b.n	800724e <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 8007244:	6839      	ldr	r1, [r7, #0]
 8007246:	6878      	ldr	r0, [r7, #4]
 8007248:	f000 fbca 	bl	80079e0 <USBD_CtlError>
              break;
 800724c:	e000      	b.n	8007250 <USBD_StdEPReq+0x158>
              break;
 800724e:	bf00      	nop
          }
          break;
 8007250:	e0aa      	b.n	80073a8 <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007258:	2b02      	cmp	r3, #2
 800725a:	d002      	beq.n	8007262 <USBD_StdEPReq+0x16a>
 800725c:	2b03      	cmp	r3, #3
 800725e:	d032      	beq.n	80072c6 <USBD_StdEPReq+0x1ce>
 8007260:	e097      	b.n	8007392 <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007262:	7bbb      	ldrb	r3, [r7, #14]
 8007264:	2b00      	cmp	r3, #0
 8007266:	d007      	beq.n	8007278 <USBD_StdEPReq+0x180>
 8007268:	7bbb      	ldrb	r3, [r7, #14]
 800726a:	2b80      	cmp	r3, #128	@ 0x80
 800726c:	d004      	beq.n	8007278 <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 800726e:	6839      	ldr	r1, [r7, #0]
 8007270:	6878      	ldr	r0, [r7, #4]
 8007272:	f000 fbb5 	bl	80079e0 <USBD_CtlError>
                break;
 8007276:	e091      	b.n	800739c <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007278:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800727c:	2b00      	cmp	r3, #0
 800727e:	da0b      	bge.n	8007298 <USBD_StdEPReq+0x1a0>
 8007280:	7bbb      	ldrb	r3, [r7, #14]
 8007282:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007286:	4613      	mov	r3, r2
 8007288:	009b      	lsls	r3, r3, #2
 800728a:	4413      	add	r3, r2
 800728c:	009b      	lsls	r3, r3, #2
 800728e:	3310      	adds	r3, #16
 8007290:	687a      	ldr	r2, [r7, #4]
 8007292:	4413      	add	r3, r2
 8007294:	3304      	adds	r3, #4
 8007296:	e00b      	b.n	80072b0 <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007298:	7bbb      	ldrb	r3, [r7, #14]
 800729a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800729e:	4613      	mov	r3, r2
 80072a0:	009b      	lsls	r3, r3, #2
 80072a2:	4413      	add	r3, r2
 80072a4:	009b      	lsls	r3, r3, #2
 80072a6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80072aa:	687a      	ldr	r2, [r7, #4]
 80072ac:	4413      	add	r3, r2
 80072ae:	3304      	adds	r3, #4
 80072b0:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 80072b2:	68bb      	ldr	r3, [r7, #8]
 80072b4:	2200      	movs	r2, #0
 80072b6:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 80072b8:	68bb      	ldr	r3, [r7, #8]
 80072ba:	2202      	movs	r2, #2
 80072bc:	4619      	mov	r1, r3
 80072be:	6878      	ldr	r0, [r7, #4]
 80072c0:	f000 fbf8 	bl	8007ab4 <USBD_CtlSendData>
              break;
 80072c4:	e06a      	b.n	800739c <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80072c6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	da11      	bge.n	80072f2 <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80072ce:	7bbb      	ldrb	r3, [r7, #14]
 80072d0:	f003 020f 	and.w	r2, r3, #15
 80072d4:	6879      	ldr	r1, [r7, #4]
 80072d6:	4613      	mov	r3, r2
 80072d8:	009b      	lsls	r3, r3, #2
 80072da:	4413      	add	r3, r2
 80072dc:	009b      	lsls	r3, r3, #2
 80072de:	440b      	add	r3, r1
 80072e0:	3318      	adds	r3, #24
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	d117      	bne.n	8007318 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 80072e8:	6839      	ldr	r1, [r7, #0]
 80072ea:	6878      	ldr	r0, [r7, #4]
 80072ec:	f000 fb78 	bl	80079e0 <USBD_CtlError>
                  break;
 80072f0:	e054      	b.n	800739c <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80072f2:	7bbb      	ldrb	r3, [r7, #14]
 80072f4:	f003 020f 	and.w	r2, r3, #15
 80072f8:	6879      	ldr	r1, [r7, #4]
 80072fa:	4613      	mov	r3, r2
 80072fc:	009b      	lsls	r3, r3, #2
 80072fe:	4413      	add	r3, r2
 8007300:	009b      	lsls	r3, r3, #2
 8007302:	440b      	add	r3, r1
 8007304:	f503 73ac 	add.w	r3, r3, #344	@ 0x158
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	2b00      	cmp	r3, #0
 800730c:	d104      	bne.n	8007318 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800730e:	6839      	ldr	r1, [r7, #0]
 8007310:	6878      	ldr	r0, [r7, #4]
 8007312:	f000 fb65 	bl	80079e0 <USBD_CtlError>
                  break;
 8007316:	e041      	b.n	800739c <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007318:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800731c:	2b00      	cmp	r3, #0
 800731e:	da0b      	bge.n	8007338 <USBD_StdEPReq+0x240>
 8007320:	7bbb      	ldrb	r3, [r7, #14]
 8007322:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007326:	4613      	mov	r3, r2
 8007328:	009b      	lsls	r3, r3, #2
 800732a:	4413      	add	r3, r2
 800732c:	009b      	lsls	r3, r3, #2
 800732e:	3310      	adds	r3, #16
 8007330:	687a      	ldr	r2, [r7, #4]
 8007332:	4413      	add	r3, r2
 8007334:	3304      	adds	r3, #4
 8007336:	e00b      	b.n	8007350 <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007338:	7bbb      	ldrb	r3, [r7, #14]
 800733a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800733e:	4613      	mov	r3, r2
 8007340:	009b      	lsls	r3, r3, #2
 8007342:	4413      	add	r3, r2
 8007344:	009b      	lsls	r3, r3, #2
 8007346:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800734a:	687a      	ldr	r2, [r7, #4]
 800734c:	4413      	add	r3, r2
 800734e:	3304      	adds	r3, #4
 8007350:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8007352:	7bbb      	ldrb	r3, [r7, #14]
 8007354:	2b00      	cmp	r3, #0
 8007356:	d002      	beq.n	800735e <USBD_StdEPReq+0x266>
 8007358:	7bbb      	ldrb	r3, [r7, #14]
 800735a:	2b80      	cmp	r3, #128	@ 0x80
 800735c:	d103      	bne.n	8007366 <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 800735e:	68bb      	ldr	r3, [r7, #8]
 8007360:	2200      	movs	r2, #0
 8007362:	601a      	str	r2, [r3, #0]
 8007364:	e00e      	b.n	8007384 <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 8007366:	7bbb      	ldrb	r3, [r7, #14]
 8007368:	4619      	mov	r1, r3
 800736a:	6878      	ldr	r0, [r7, #4]
 800736c:	f000 ffac 	bl	80082c8 <USBD_LL_IsStallEP>
 8007370:	4603      	mov	r3, r0
 8007372:	2b00      	cmp	r3, #0
 8007374:	d003      	beq.n	800737e <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 8007376:	68bb      	ldr	r3, [r7, #8]
 8007378:	2201      	movs	r2, #1
 800737a:	601a      	str	r2, [r3, #0]
 800737c:	e002      	b.n	8007384 <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 800737e:	68bb      	ldr	r3, [r7, #8]
 8007380:	2200      	movs	r2, #0
 8007382:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8007384:	68bb      	ldr	r3, [r7, #8]
 8007386:	2202      	movs	r2, #2
 8007388:	4619      	mov	r1, r3
 800738a:	6878      	ldr	r0, [r7, #4]
 800738c:	f000 fb92 	bl	8007ab4 <USBD_CtlSendData>
              break;
 8007390:	e004      	b.n	800739c <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 8007392:	6839      	ldr	r1, [r7, #0]
 8007394:	6878      	ldr	r0, [r7, #4]
 8007396:	f000 fb23 	bl	80079e0 <USBD_CtlError>
              break;
 800739a:	bf00      	nop
          }
          break;
 800739c:	e004      	b.n	80073a8 <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 800739e:	6839      	ldr	r1, [r7, #0]
 80073a0:	6878      	ldr	r0, [r7, #4]
 80073a2:	f000 fb1d 	bl	80079e0 <USBD_CtlError>
          break;
 80073a6:	bf00      	nop
      }
      break;
 80073a8:	e004      	b.n	80073b4 <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 80073aa:	6839      	ldr	r1, [r7, #0]
 80073ac:	6878      	ldr	r0, [r7, #4]
 80073ae:	f000 fb17 	bl	80079e0 <USBD_CtlError>
      break;
 80073b2:	bf00      	nop
  }

  return ret;
 80073b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80073b6:	4618      	mov	r0, r3
 80073b8:	3710      	adds	r7, #16
 80073ba:	46bd      	mov	sp, r7
 80073bc:	bd80      	pop	{r7, pc}
	...

080073c0 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 80073c0:	b580      	push	{r7, lr}
 80073c2:	b084      	sub	sp, #16
 80073c4:	af00      	add	r7, sp, #0
 80073c6:	6078      	str	r0, [r7, #4]
 80073c8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80073ca:	2300      	movs	r3, #0
 80073cc:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80073ce:	2300      	movs	r3, #0
 80073d0:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80073d2:	2300      	movs	r3, #0
 80073d4:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80073d6:	683b      	ldr	r3, [r7, #0]
 80073d8:	885b      	ldrh	r3, [r3, #2]
 80073da:	0a1b      	lsrs	r3, r3, #8
 80073dc:	b29b      	uxth	r3, r3
 80073de:	3b01      	subs	r3, #1
 80073e0:	2b06      	cmp	r3, #6
 80073e2:	f200 8128 	bhi.w	8007636 <USBD_GetDescriptor+0x276>
 80073e6:	a201      	add	r2, pc, #4	@ (adr r2, 80073ec <USBD_GetDescriptor+0x2c>)
 80073e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073ec:	08007409 	.word	0x08007409
 80073f0:	08007421 	.word	0x08007421
 80073f4:	08007461 	.word	0x08007461
 80073f8:	08007637 	.word	0x08007637
 80073fc:	08007637 	.word	0x08007637
 8007400:	080075d7 	.word	0x080075d7
 8007404:	08007603 	.word	0x08007603
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	687a      	ldr	r2, [r7, #4]
 8007412:	7c12      	ldrb	r2, [r2, #16]
 8007414:	f107 0108 	add.w	r1, r7, #8
 8007418:	4610      	mov	r0, r2
 800741a:	4798      	blx	r3
 800741c:	60f8      	str	r0, [r7, #12]
      break;
 800741e:	e112      	b.n	8007646 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	7c1b      	ldrb	r3, [r3, #16]
 8007424:	2b00      	cmp	r3, #0
 8007426:	d10d      	bne.n	8007444 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800742e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007430:	f107 0208 	add.w	r2, r7, #8
 8007434:	4610      	mov	r0, r2
 8007436:	4798      	blx	r3
 8007438:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	3301      	adds	r3, #1
 800743e:	2202      	movs	r2, #2
 8007440:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8007442:	e100      	b.n	8007646 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800744a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800744c:	f107 0208 	add.w	r2, r7, #8
 8007450:	4610      	mov	r0, r2
 8007452:	4798      	blx	r3
 8007454:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	3301      	adds	r3, #1
 800745a:	2202      	movs	r2, #2
 800745c:	701a      	strb	r2, [r3, #0]
      break;
 800745e:	e0f2      	b.n	8007646 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8007460:	683b      	ldr	r3, [r7, #0]
 8007462:	885b      	ldrh	r3, [r3, #2]
 8007464:	b2db      	uxtb	r3, r3
 8007466:	2b05      	cmp	r3, #5
 8007468:	f200 80ac 	bhi.w	80075c4 <USBD_GetDescriptor+0x204>
 800746c:	a201      	add	r2, pc, #4	@ (adr r2, 8007474 <USBD_GetDescriptor+0xb4>)
 800746e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007472:	bf00      	nop
 8007474:	0800748d 	.word	0x0800748d
 8007478:	080074c1 	.word	0x080074c1
 800747c:	080074f5 	.word	0x080074f5
 8007480:	08007529 	.word	0x08007529
 8007484:	0800755d 	.word	0x0800755d
 8007488:	08007591 	.word	0x08007591
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8007492:	685b      	ldr	r3, [r3, #4]
 8007494:	2b00      	cmp	r3, #0
 8007496:	d00b      	beq.n	80074b0 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800749e:	685b      	ldr	r3, [r3, #4]
 80074a0:	687a      	ldr	r2, [r7, #4]
 80074a2:	7c12      	ldrb	r2, [r2, #16]
 80074a4:	f107 0108 	add.w	r1, r7, #8
 80074a8:	4610      	mov	r0, r2
 80074aa:	4798      	blx	r3
 80074ac:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80074ae:	e091      	b.n	80075d4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80074b0:	6839      	ldr	r1, [r7, #0]
 80074b2:	6878      	ldr	r0, [r7, #4]
 80074b4:	f000 fa94 	bl	80079e0 <USBD_CtlError>
            err++;
 80074b8:	7afb      	ldrb	r3, [r7, #11]
 80074ba:	3301      	adds	r3, #1
 80074bc:	72fb      	strb	r3, [r7, #11]
          break;
 80074be:	e089      	b.n	80075d4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80074c6:	689b      	ldr	r3, [r3, #8]
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d00b      	beq.n	80074e4 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80074d2:	689b      	ldr	r3, [r3, #8]
 80074d4:	687a      	ldr	r2, [r7, #4]
 80074d6:	7c12      	ldrb	r2, [r2, #16]
 80074d8:	f107 0108 	add.w	r1, r7, #8
 80074dc:	4610      	mov	r0, r2
 80074de:	4798      	blx	r3
 80074e0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80074e2:	e077      	b.n	80075d4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80074e4:	6839      	ldr	r1, [r7, #0]
 80074e6:	6878      	ldr	r0, [r7, #4]
 80074e8:	f000 fa7a 	bl	80079e0 <USBD_CtlError>
            err++;
 80074ec:	7afb      	ldrb	r3, [r7, #11]
 80074ee:	3301      	adds	r3, #1
 80074f0:	72fb      	strb	r3, [r7, #11]
          break;
 80074f2:	e06f      	b.n	80075d4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80074fa:	68db      	ldr	r3, [r3, #12]
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d00b      	beq.n	8007518 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8007506:	68db      	ldr	r3, [r3, #12]
 8007508:	687a      	ldr	r2, [r7, #4]
 800750a:	7c12      	ldrb	r2, [r2, #16]
 800750c:	f107 0108 	add.w	r1, r7, #8
 8007510:	4610      	mov	r0, r2
 8007512:	4798      	blx	r3
 8007514:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007516:	e05d      	b.n	80075d4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007518:	6839      	ldr	r1, [r7, #0]
 800751a:	6878      	ldr	r0, [r7, #4]
 800751c:	f000 fa60 	bl	80079e0 <USBD_CtlError>
            err++;
 8007520:	7afb      	ldrb	r3, [r7, #11]
 8007522:	3301      	adds	r3, #1
 8007524:	72fb      	strb	r3, [r7, #11]
          break;
 8007526:	e055      	b.n	80075d4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800752e:	691b      	ldr	r3, [r3, #16]
 8007530:	2b00      	cmp	r3, #0
 8007532:	d00b      	beq.n	800754c <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800753a:	691b      	ldr	r3, [r3, #16]
 800753c:	687a      	ldr	r2, [r7, #4]
 800753e:	7c12      	ldrb	r2, [r2, #16]
 8007540:	f107 0108 	add.w	r1, r7, #8
 8007544:	4610      	mov	r0, r2
 8007546:	4798      	blx	r3
 8007548:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800754a:	e043      	b.n	80075d4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800754c:	6839      	ldr	r1, [r7, #0]
 800754e:	6878      	ldr	r0, [r7, #4]
 8007550:	f000 fa46 	bl	80079e0 <USBD_CtlError>
            err++;
 8007554:	7afb      	ldrb	r3, [r7, #11]
 8007556:	3301      	adds	r3, #1
 8007558:	72fb      	strb	r3, [r7, #11]
          break;
 800755a:	e03b      	b.n	80075d4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8007562:	695b      	ldr	r3, [r3, #20]
 8007564:	2b00      	cmp	r3, #0
 8007566:	d00b      	beq.n	8007580 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800756e:	695b      	ldr	r3, [r3, #20]
 8007570:	687a      	ldr	r2, [r7, #4]
 8007572:	7c12      	ldrb	r2, [r2, #16]
 8007574:	f107 0108 	add.w	r1, r7, #8
 8007578:	4610      	mov	r0, r2
 800757a:	4798      	blx	r3
 800757c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800757e:	e029      	b.n	80075d4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007580:	6839      	ldr	r1, [r7, #0]
 8007582:	6878      	ldr	r0, [r7, #4]
 8007584:	f000 fa2c 	bl	80079e0 <USBD_CtlError>
            err++;
 8007588:	7afb      	ldrb	r3, [r7, #11]
 800758a:	3301      	adds	r3, #1
 800758c:	72fb      	strb	r3, [r7, #11]
          break;
 800758e:	e021      	b.n	80075d4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8007596:	699b      	ldr	r3, [r3, #24]
 8007598:	2b00      	cmp	r3, #0
 800759a:	d00b      	beq.n	80075b4 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80075a2:	699b      	ldr	r3, [r3, #24]
 80075a4:	687a      	ldr	r2, [r7, #4]
 80075a6:	7c12      	ldrb	r2, [r2, #16]
 80075a8:	f107 0108 	add.w	r1, r7, #8
 80075ac:	4610      	mov	r0, r2
 80075ae:	4798      	blx	r3
 80075b0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80075b2:	e00f      	b.n	80075d4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80075b4:	6839      	ldr	r1, [r7, #0]
 80075b6:	6878      	ldr	r0, [r7, #4]
 80075b8:	f000 fa12 	bl	80079e0 <USBD_CtlError>
            err++;
 80075bc:	7afb      	ldrb	r3, [r7, #11]
 80075be:	3301      	adds	r3, #1
 80075c0:	72fb      	strb	r3, [r7, #11]
          break;
 80075c2:	e007      	b.n	80075d4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 80075c4:	6839      	ldr	r1, [r7, #0]
 80075c6:	6878      	ldr	r0, [r7, #4]
 80075c8:	f000 fa0a 	bl	80079e0 <USBD_CtlError>
          err++;
 80075cc:	7afb      	ldrb	r3, [r7, #11]
 80075ce:	3301      	adds	r3, #1
 80075d0:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 80075d2:	e038      	b.n	8007646 <USBD_GetDescriptor+0x286>
 80075d4:	e037      	b.n	8007646 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	7c1b      	ldrb	r3, [r3, #16]
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d109      	bne.n	80075f2 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80075e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80075e6:	f107 0208 	add.w	r2, r7, #8
 80075ea:	4610      	mov	r0, r2
 80075ec:	4798      	blx	r3
 80075ee:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80075f0:	e029      	b.n	8007646 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80075f2:	6839      	ldr	r1, [r7, #0]
 80075f4:	6878      	ldr	r0, [r7, #4]
 80075f6:	f000 f9f3 	bl	80079e0 <USBD_CtlError>
        err++;
 80075fa:	7afb      	ldrb	r3, [r7, #11]
 80075fc:	3301      	adds	r3, #1
 80075fe:	72fb      	strb	r3, [r7, #11]
      break;
 8007600:	e021      	b.n	8007646 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	7c1b      	ldrb	r3, [r3, #16]
 8007606:	2b00      	cmp	r3, #0
 8007608:	d10d      	bne.n	8007626 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007610:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007612:	f107 0208 	add.w	r2, r7, #8
 8007616:	4610      	mov	r0, r2
 8007618:	4798      	blx	r3
 800761a:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	3301      	adds	r3, #1
 8007620:	2207      	movs	r2, #7
 8007622:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007624:	e00f      	b.n	8007646 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8007626:	6839      	ldr	r1, [r7, #0]
 8007628:	6878      	ldr	r0, [r7, #4]
 800762a:	f000 f9d9 	bl	80079e0 <USBD_CtlError>
        err++;
 800762e:	7afb      	ldrb	r3, [r7, #11]
 8007630:	3301      	adds	r3, #1
 8007632:	72fb      	strb	r3, [r7, #11]
      break;
 8007634:	e007      	b.n	8007646 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8007636:	6839      	ldr	r1, [r7, #0]
 8007638:	6878      	ldr	r0, [r7, #4]
 800763a:	f000 f9d1 	bl	80079e0 <USBD_CtlError>
      err++;
 800763e:	7afb      	ldrb	r3, [r7, #11]
 8007640:	3301      	adds	r3, #1
 8007642:	72fb      	strb	r3, [r7, #11]
      break;
 8007644:	bf00      	nop
  }

  if (err != 0U)
 8007646:	7afb      	ldrb	r3, [r7, #11]
 8007648:	2b00      	cmp	r3, #0
 800764a:	d11c      	bne.n	8007686 <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 800764c:	893b      	ldrh	r3, [r7, #8]
 800764e:	2b00      	cmp	r3, #0
 8007650:	d011      	beq.n	8007676 <USBD_GetDescriptor+0x2b6>
 8007652:	683b      	ldr	r3, [r7, #0]
 8007654:	88db      	ldrh	r3, [r3, #6]
 8007656:	2b00      	cmp	r3, #0
 8007658:	d00d      	beq.n	8007676 <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 800765a:	683b      	ldr	r3, [r7, #0]
 800765c:	88da      	ldrh	r2, [r3, #6]
 800765e:	893b      	ldrh	r3, [r7, #8]
 8007660:	4293      	cmp	r3, r2
 8007662:	bf28      	it	cs
 8007664:	4613      	movcs	r3, r2
 8007666:	b29b      	uxth	r3, r3
 8007668:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800766a:	893b      	ldrh	r3, [r7, #8]
 800766c:	461a      	mov	r2, r3
 800766e:	68f9      	ldr	r1, [r7, #12]
 8007670:	6878      	ldr	r0, [r7, #4]
 8007672:	f000 fa1f 	bl	8007ab4 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 8007676:	683b      	ldr	r3, [r7, #0]
 8007678:	88db      	ldrh	r3, [r3, #6]
 800767a:	2b00      	cmp	r3, #0
 800767c:	d104      	bne.n	8007688 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 800767e:	6878      	ldr	r0, [r7, #4]
 8007680:	f000 fa76 	bl	8007b70 <USBD_CtlSendStatus>
 8007684:	e000      	b.n	8007688 <USBD_GetDescriptor+0x2c8>
    return;
 8007686:	bf00      	nop
    }
  }
}
 8007688:	3710      	adds	r7, #16
 800768a:	46bd      	mov	sp, r7
 800768c:	bd80      	pop	{r7, pc}
 800768e:	bf00      	nop

08007690 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8007690:	b580      	push	{r7, lr}
 8007692:	b084      	sub	sp, #16
 8007694:	af00      	add	r7, sp, #0
 8007696:	6078      	str	r0, [r7, #4]
 8007698:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800769a:	683b      	ldr	r3, [r7, #0]
 800769c:	889b      	ldrh	r3, [r3, #4]
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d130      	bne.n	8007704 <USBD_SetAddress+0x74>
 80076a2:	683b      	ldr	r3, [r7, #0]
 80076a4:	88db      	ldrh	r3, [r3, #6]
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d12c      	bne.n	8007704 <USBD_SetAddress+0x74>
 80076aa:	683b      	ldr	r3, [r7, #0]
 80076ac:	885b      	ldrh	r3, [r3, #2]
 80076ae:	2b7f      	cmp	r3, #127	@ 0x7f
 80076b0:	d828      	bhi.n	8007704 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80076b2:	683b      	ldr	r3, [r7, #0]
 80076b4:	885b      	ldrh	r3, [r3, #2]
 80076b6:	b2db      	uxtb	r3, r3
 80076b8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80076bc:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80076c4:	2b03      	cmp	r3, #3
 80076c6:	d104      	bne.n	80076d2 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 80076c8:	6839      	ldr	r1, [r7, #0]
 80076ca:	6878      	ldr	r0, [r7, #4]
 80076cc:	f000 f988 	bl	80079e0 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80076d0:	e01d      	b.n	800770e <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	7bfa      	ldrb	r2, [r7, #15]
 80076d6:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 80076da:	7bfb      	ldrb	r3, [r7, #15]
 80076dc:	4619      	mov	r1, r3
 80076de:	6878      	ldr	r0, [r7, #4]
 80076e0:	f000 fe1d 	bl	800831e <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 80076e4:	6878      	ldr	r0, [r7, #4]
 80076e6:	f000 fa43 	bl	8007b70 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 80076ea:	7bfb      	ldrb	r3, [r7, #15]
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d004      	beq.n	80076fa <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	2202      	movs	r2, #2
 80076f4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80076f8:	e009      	b.n	800770e <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	2201      	movs	r2, #1
 80076fe:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007702:	e004      	b.n	800770e <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8007704:	6839      	ldr	r1, [r7, #0]
 8007706:	6878      	ldr	r0, [r7, #4]
 8007708:	f000 f96a 	bl	80079e0 <USBD_CtlError>
  }
}
 800770c:	bf00      	nop
 800770e:	bf00      	nop
 8007710:	3710      	adds	r7, #16
 8007712:	46bd      	mov	sp, r7
 8007714:	bd80      	pop	{r7, pc}
	...

08007718 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007718:	b580      	push	{r7, lr}
 800771a:	b082      	sub	sp, #8
 800771c:	af00      	add	r7, sp, #0
 800771e:	6078      	str	r0, [r7, #4]
 8007720:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8007722:	683b      	ldr	r3, [r7, #0]
 8007724:	885b      	ldrh	r3, [r3, #2]
 8007726:	b2da      	uxtb	r2, r3
 8007728:	4b41      	ldr	r3, [pc, #260]	@ (8007830 <USBD_SetConfig+0x118>)
 800772a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800772c:	4b40      	ldr	r3, [pc, #256]	@ (8007830 <USBD_SetConfig+0x118>)
 800772e:	781b      	ldrb	r3, [r3, #0]
 8007730:	2b01      	cmp	r3, #1
 8007732:	d904      	bls.n	800773e <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 8007734:	6839      	ldr	r1, [r7, #0]
 8007736:	6878      	ldr	r0, [r7, #4]
 8007738:	f000 f952 	bl	80079e0 <USBD_CtlError>
 800773c:	e075      	b.n	800782a <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007744:	2b02      	cmp	r3, #2
 8007746:	d002      	beq.n	800774e <USBD_SetConfig+0x36>
 8007748:	2b03      	cmp	r3, #3
 800774a:	d023      	beq.n	8007794 <USBD_SetConfig+0x7c>
 800774c:	e062      	b.n	8007814 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 800774e:	4b38      	ldr	r3, [pc, #224]	@ (8007830 <USBD_SetConfig+0x118>)
 8007750:	781b      	ldrb	r3, [r3, #0]
 8007752:	2b00      	cmp	r3, #0
 8007754:	d01a      	beq.n	800778c <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 8007756:	4b36      	ldr	r3, [pc, #216]	@ (8007830 <USBD_SetConfig+0x118>)
 8007758:	781b      	ldrb	r3, [r3, #0]
 800775a:	461a      	mov	r2, r3
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	2203      	movs	r2, #3
 8007764:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8007768:	4b31      	ldr	r3, [pc, #196]	@ (8007830 <USBD_SetConfig+0x118>)
 800776a:	781b      	ldrb	r3, [r3, #0]
 800776c:	4619      	mov	r1, r3
 800776e:	6878      	ldr	r0, [r7, #4]
 8007770:	f7ff f9e8 	bl	8006b44 <USBD_SetClassConfig>
 8007774:	4603      	mov	r3, r0
 8007776:	2b02      	cmp	r3, #2
 8007778:	d104      	bne.n	8007784 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 800777a:	6839      	ldr	r1, [r7, #0]
 800777c:	6878      	ldr	r0, [r7, #4]
 800777e:	f000 f92f 	bl	80079e0 <USBD_CtlError>
            return;
 8007782:	e052      	b.n	800782a <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 8007784:	6878      	ldr	r0, [r7, #4]
 8007786:	f000 f9f3 	bl	8007b70 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800778a:	e04e      	b.n	800782a <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800778c:	6878      	ldr	r0, [r7, #4]
 800778e:	f000 f9ef 	bl	8007b70 <USBD_CtlSendStatus>
        break;
 8007792:	e04a      	b.n	800782a <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 8007794:	4b26      	ldr	r3, [pc, #152]	@ (8007830 <USBD_SetConfig+0x118>)
 8007796:	781b      	ldrb	r3, [r3, #0]
 8007798:	2b00      	cmp	r3, #0
 800779a:	d112      	bne.n	80077c2 <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	2202      	movs	r2, #2
 80077a0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          pdev->dev_config = cfgidx;
 80077a4:	4b22      	ldr	r3, [pc, #136]	@ (8007830 <USBD_SetConfig+0x118>)
 80077a6:	781b      	ldrb	r3, [r3, #0]
 80077a8:	461a      	mov	r2, r3
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 80077ae:	4b20      	ldr	r3, [pc, #128]	@ (8007830 <USBD_SetConfig+0x118>)
 80077b0:	781b      	ldrb	r3, [r3, #0]
 80077b2:	4619      	mov	r1, r3
 80077b4:	6878      	ldr	r0, [r7, #4]
 80077b6:	f7ff f9e4 	bl	8006b82 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 80077ba:	6878      	ldr	r0, [r7, #4]
 80077bc:	f000 f9d8 	bl	8007b70 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 80077c0:	e033      	b.n	800782a <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 80077c2:	4b1b      	ldr	r3, [pc, #108]	@ (8007830 <USBD_SetConfig+0x118>)
 80077c4:	781b      	ldrb	r3, [r3, #0]
 80077c6:	461a      	mov	r2, r3
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	685b      	ldr	r3, [r3, #4]
 80077cc:	429a      	cmp	r2, r3
 80077ce:	d01d      	beq.n	800780c <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	685b      	ldr	r3, [r3, #4]
 80077d4:	b2db      	uxtb	r3, r3
 80077d6:	4619      	mov	r1, r3
 80077d8:	6878      	ldr	r0, [r7, #4]
 80077da:	f7ff f9d2 	bl	8006b82 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 80077de:	4b14      	ldr	r3, [pc, #80]	@ (8007830 <USBD_SetConfig+0x118>)
 80077e0:	781b      	ldrb	r3, [r3, #0]
 80077e2:	461a      	mov	r2, r3
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 80077e8:	4b11      	ldr	r3, [pc, #68]	@ (8007830 <USBD_SetConfig+0x118>)
 80077ea:	781b      	ldrb	r3, [r3, #0]
 80077ec:	4619      	mov	r1, r3
 80077ee:	6878      	ldr	r0, [r7, #4]
 80077f0:	f7ff f9a8 	bl	8006b44 <USBD_SetClassConfig>
 80077f4:	4603      	mov	r3, r0
 80077f6:	2b02      	cmp	r3, #2
 80077f8:	d104      	bne.n	8007804 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 80077fa:	6839      	ldr	r1, [r7, #0]
 80077fc:	6878      	ldr	r0, [r7, #4]
 80077fe:	f000 f8ef 	bl	80079e0 <USBD_CtlError>
            return;
 8007802:	e012      	b.n	800782a <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8007804:	6878      	ldr	r0, [r7, #4]
 8007806:	f000 f9b3 	bl	8007b70 <USBD_CtlSendStatus>
        break;
 800780a:	e00e      	b.n	800782a <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800780c:	6878      	ldr	r0, [r7, #4]
 800780e:	f000 f9af 	bl	8007b70 <USBD_CtlSendStatus>
        break;
 8007812:	e00a      	b.n	800782a <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 8007814:	6839      	ldr	r1, [r7, #0]
 8007816:	6878      	ldr	r0, [r7, #4]
 8007818:	f000 f8e2 	bl	80079e0 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 800781c:	4b04      	ldr	r3, [pc, #16]	@ (8007830 <USBD_SetConfig+0x118>)
 800781e:	781b      	ldrb	r3, [r3, #0]
 8007820:	4619      	mov	r1, r3
 8007822:	6878      	ldr	r0, [r7, #4]
 8007824:	f7ff f9ad 	bl	8006b82 <USBD_ClrClassConfig>
        break;
 8007828:	bf00      	nop
    }
  }
}
 800782a:	3708      	adds	r7, #8
 800782c:	46bd      	mov	sp, r7
 800782e:	bd80      	pop	{r7, pc}
 8007830:	2000022c 	.word	0x2000022c

08007834 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007834:	b580      	push	{r7, lr}
 8007836:	b082      	sub	sp, #8
 8007838:	af00      	add	r7, sp, #0
 800783a:	6078      	str	r0, [r7, #4]
 800783c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800783e:	683b      	ldr	r3, [r7, #0]
 8007840:	88db      	ldrh	r3, [r3, #6]
 8007842:	2b01      	cmp	r3, #1
 8007844:	d004      	beq.n	8007850 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8007846:	6839      	ldr	r1, [r7, #0]
 8007848:	6878      	ldr	r0, [r7, #4]
 800784a:	f000 f8c9 	bl	80079e0 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800784e:	e022      	b.n	8007896 <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007856:	2b02      	cmp	r3, #2
 8007858:	dc02      	bgt.n	8007860 <USBD_GetConfig+0x2c>
 800785a:	2b00      	cmp	r3, #0
 800785c:	dc03      	bgt.n	8007866 <USBD_GetConfig+0x32>
 800785e:	e015      	b.n	800788c <USBD_GetConfig+0x58>
 8007860:	2b03      	cmp	r3, #3
 8007862:	d00b      	beq.n	800787c <USBD_GetConfig+0x48>
 8007864:	e012      	b.n	800788c <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	2200      	movs	r2, #0
 800786a:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	3308      	adds	r3, #8
 8007870:	2201      	movs	r2, #1
 8007872:	4619      	mov	r1, r3
 8007874:	6878      	ldr	r0, [r7, #4]
 8007876:	f000 f91d 	bl	8007ab4 <USBD_CtlSendData>
        break;
 800787a:	e00c      	b.n	8007896 <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	3304      	adds	r3, #4
 8007880:	2201      	movs	r2, #1
 8007882:	4619      	mov	r1, r3
 8007884:	6878      	ldr	r0, [r7, #4]
 8007886:	f000 f915 	bl	8007ab4 <USBD_CtlSendData>
        break;
 800788a:	e004      	b.n	8007896 <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 800788c:	6839      	ldr	r1, [r7, #0]
 800788e:	6878      	ldr	r0, [r7, #4]
 8007890:	f000 f8a6 	bl	80079e0 <USBD_CtlError>
        break;
 8007894:	bf00      	nop
}
 8007896:	bf00      	nop
 8007898:	3708      	adds	r7, #8
 800789a:	46bd      	mov	sp, r7
 800789c:	bd80      	pop	{r7, pc}

0800789e <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800789e:	b580      	push	{r7, lr}
 80078a0:	b082      	sub	sp, #8
 80078a2:	af00      	add	r7, sp, #0
 80078a4:	6078      	str	r0, [r7, #4]
 80078a6:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80078ae:	3b01      	subs	r3, #1
 80078b0:	2b02      	cmp	r3, #2
 80078b2:	d81e      	bhi.n	80078f2 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 80078b4:	683b      	ldr	r3, [r7, #0]
 80078b6:	88db      	ldrh	r3, [r3, #6]
 80078b8:	2b02      	cmp	r3, #2
 80078ba:	d004      	beq.n	80078c6 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 80078bc:	6839      	ldr	r1, [r7, #0]
 80078be:	6878      	ldr	r0, [r7, #4]
 80078c0:	f000 f88e 	bl	80079e0 <USBD_CtlError>
        break;
 80078c4:	e01a      	b.n	80078fc <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	2201      	movs	r2, #1
 80078ca:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	d005      	beq.n	80078e2 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	68db      	ldr	r3, [r3, #12]
 80078da:	f043 0202 	orr.w	r2, r3, #2
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	330c      	adds	r3, #12
 80078e6:	2202      	movs	r2, #2
 80078e8:	4619      	mov	r1, r3
 80078ea:	6878      	ldr	r0, [r7, #4]
 80078ec:	f000 f8e2 	bl	8007ab4 <USBD_CtlSendData>
      break;
 80078f0:	e004      	b.n	80078fc <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 80078f2:	6839      	ldr	r1, [r7, #0]
 80078f4:	6878      	ldr	r0, [r7, #4]
 80078f6:	f000 f873 	bl	80079e0 <USBD_CtlError>
      break;
 80078fa:	bf00      	nop
  }
}
 80078fc:	bf00      	nop
 80078fe:	3708      	adds	r7, #8
 8007900:	46bd      	mov	sp, r7
 8007902:	bd80      	pop	{r7, pc}

08007904 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8007904:	b580      	push	{r7, lr}
 8007906:	b082      	sub	sp, #8
 8007908:	af00      	add	r7, sp, #0
 800790a:	6078      	str	r0, [r7, #4]
 800790c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800790e:	683b      	ldr	r3, [r7, #0]
 8007910:	885b      	ldrh	r3, [r3, #2]
 8007912:	2b01      	cmp	r3, #1
 8007914:	d106      	bne.n	8007924 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	2201      	movs	r2, #1
 800791a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    USBD_CtlSendStatus(pdev);
 800791e:	6878      	ldr	r0, [r7, #4]
 8007920:	f000 f926 	bl	8007b70 <USBD_CtlSendStatus>
  }
}
 8007924:	bf00      	nop
 8007926:	3708      	adds	r7, #8
 8007928:	46bd      	mov	sp, r7
 800792a:	bd80      	pop	{r7, pc}

0800792c <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800792c:	b580      	push	{r7, lr}
 800792e:	b082      	sub	sp, #8
 8007930:	af00      	add	r7, sp, #0
 8007932:	6078      	str	r0, [r7, #4]
 8007934:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800793c:	3b01      	subs	r3, #1
 800793e:	2b02      	cmp	r3, #2
 8007940:	d80b      	bhi.n	800795a <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8007942:	683b      	ldr	r3, [r7, #0]
 8007944:	885b      	ldrh	r3, [r3, #2]
 8007946:	2b01      	cmp	r3, #1
 8007948:	d10c      	bne.n	8007964 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	2200      	movs	r2, #0
 800794e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        USBD_CtlSendStatus(pdev);
 8007952:	6878      	ldr	r0, [r7, #4]
 8007954:	f000 f90c 	bl	8007b70 <USBD_CtlSendStatus>
      }
      break;
 8007958:	e004      	b.n	8007964 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800795a:	6839      	ldr	r1, [r7, #0]
 800795c:	6878      	ldr	r0, [r7, #4]
 800795e:	f000 f83f 	bl	80079e0 <USBD_CtlError>
      break;
 8007962:	e000      	b.n	8007966 <USBD_ClrFeature+0x3a>
      break;
 8007964:	bf00      	nop
  }
}
 8007966:	bf00      	nop
 8007968:	3708      	adds	r7, #8
 800796a:	46bd      	mov	sp, r7
 800796c:	bd80      	pop	{r7, pc}

0800796e <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800796e:	b480      	push	{r7}
 8007970:	b083      	sub	sp, #12
 8007972:	af00      	add	r7, sp, #0
 8007974:	6078      	str	r0, [r7, #4]
 8007976:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 8007978:	683b      	ldr	r3, [r7, #0]
 800797a:	781a      	ldrb	r2, [r3, #0]
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 8007980:	683b      	ldr	r3, [r7, #0]
 8007982:	785a      	ldrb	r2, [r3, #1]
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 8007988:	683b      	ldr	r3, [r7, #0]
 800798a:	3302      	adds	r3, #2
 800798c:	781b      	ldrb	r3, [r3, #0]
 800798e:	461a      	mov	r2, r3
 8007990:	683b      	ldr	r3, [r7, #0]
 8007992:	3303      	adds	r3, #3
 8007994:	781b      	ldrb	r3, [r3, #0]
 8007996:	021b      	lsls	r3, r3, #8
 8007998:	b29b      	uxth	r3, r3
 800799a:	4413      	add	r3, r2
 800799c:	b29a      	uxth	r2, r3
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 80079a2:	683b      	ldr	r3, [r7, #0]
 80079a4:	3304      	adds	r3, #4
 80079a6:	781b      	ldrb	r3, [r3, #0]
 80079a8:	461a      	mov	r2, r3
 80079aa:	683b      	ldr	r3, [r7, #0]
 80079ac:	3305      	adds	r3, #5
 80079ae:	781b      	ldrb	r3, [r3, #0]
 80079b0:	021b      	lsls	r3, r3, #8
 80079b2:	b29b      	uxth	r3, r3
 80079b4:	4413      	add	r3, r2
 80079b6:	b29a      	uxth	r2, r3
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 80079bc:	683b      	ldr	r3, [r7, #0]
 80079be:	3306      	adds	r3, #6
 80079c0:	781b      	ldrb	r3, [r3, #0]
 80079c2:	461a      	mov	r2, r3
 80079c4:	683b      	ldr	r3, [r7, #0]
 80079c6:	3307      	adds	r3, #7
 80079c8:	781b      	ldrb	r3, [r3, #0]
 80079ca:	021b      	lsls	r3, r3, #8
 80079cc:	b29b      	uxth	r3, r3
 80079ce:	4413      	add	r3, r2
 80079d0:	b29a      	uxth	r2, r3
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	80da      	strh	r2, [r3, #6]

}
 80079d6:	bf00      	nop
 80079d8:	370c      	adds	r7, #12
 80079da:	46bd      	mov	sp, r7
 80079dc:	bc80      	pop	{r7}
 80079de:	4770      	bx	lr

080079e0 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 80079e0:	b580      	push	{r7, lr}
 80079e2:	b082      	sub	sp, #8
 80079e4:	af00      	add	r7, sp, #0
 80079e6:	6078      	str	r0, [r7, #4]
 80079e8:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 80079ea:	2180      	movs	r1, #128	@ 0x80
 80079ec:	6878      	ldr	r0, [r7, #4]
 80079ee:	f000 fc2d 	bl	800824c <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 80079f2:	2100      	movs	r1, #0
 80079f4:	6878      	ldr	r0, [r7, #4]
 80079f6:	f000 fc29 	bl	800824c <USBD_LL_StallEP>
}
 80079fa:	bf00      	nop
 80079fc:	3708      	adds	r7, #8
 80079fe:	46bd      	mov	sp, r7
 8007a00:	bd80      	pop	{r7, pc}

08007a02 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8007a02:	b580      	push	{r7, lr}
 8007a04:	b086      	sub	sp, #24
 8007a06:	af00      	add	r7, sp, #0
 8007a08:	60f8      	str	r0, [r7, #12]
 8007a0a:	60b9      	str	r1, [r7, #8]
 8007a0c:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8007a0e:	2300      	movs	r3, #0
 8007a10:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	d032      	beq.n	8007a7e <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 8007a18:	68f8      	ldr	r0, [r7, #12]
 8007a1a:	f000 f834 	bl	8007a86 <USBD_GetLen>
 8007a1e:	4603      	mov	r3, r0
 8007a20:	3301      	adds	r3, #1
 8007a22:	b29b      	uxth	r3, r3
 8007a24:	005b      	lsls	r3, r3, #1
 8007a26:	b29a      	uxth	r2, r3
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 8007a2c:	7dfb      	ldrb	r3, [r7, #23]
 8007a2e:	1c5a      	adds	r2, r3, #1
 8007a30:	75fa      	strb	r2, [r7, #23]
 8007a32:	461a      	mov	r2, r3
 8007a34:	68bb      	ldr	r3, [r7, #8]
 8007a36:	4413      	add	r3, r2
 8007a38:	687a      	ldr	r2, [r7, #4]
 8007a3a:	7812      	ldrb	r2, [r2, #0]
 8007a3c:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 8007a3e:	7dfb      	ldrb	r3, [r7, #23]
 8007a40:	1c5a      	adds	r2, r3, #1
 8007a42:	75fa      	strb	r2, [r7, #23]
 8007a44:	461a      	mov	r2, r3
 8007a46:	68bb      	ldr	r3, [r7, #8]
 8007a48:	4413      	add	r3, r2
 8007a4a:	2203      	movs	r2, #3
 8007a4c:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 8007a4e:	e012      	b.n	8007a76 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	1c5a      	adds	r2, r3, #1
 8007a54:	60fa      	str	r2, [r7, #12]
 8007a56:	7dfa      	ldrb	r2, [r7, #23]
 8007a58:	1c51      	adds	r1, r2, #1
 8007a5a:	75f9      	strb	r1, [r7, #23]
 8007a5c:	4611      	mov	r1, r2
 8007a5e:	68ba      	ldr	r2, [r7, #8]
 8007a60:	440a      	add	r2, r1
 8007a62:	781b      	ldrb	r3, [r3, #0]
 8007a64:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 8007a66:	7dfb      	ldrb	r3, [r7, #23]
 8007a68:	1c5a      	adds	r2, r3, #1
 8007a6a:	75fa      	strb	r2, [r7, #23]
 8007a6c:	461a      	mov	r2, r3
 8007a6e:	68bb      	ldr	r3, [r7, #8]
 8007a70:	4413      	add	r3, r2
 8007a72:	2200      	movs	r2, #0
 8007a74:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	781b      	ldrb	r3, [r3, #0]
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	d1e8      	bne.n	8007a50 <USBD_GetString+0x4e>
    }
  }
}
 8007a7e:	bf00      	nop
 8007a80:	3718      	adds	r7, #24
 8007a82:	46bd      	mov	sp, r7
 8007a84:	bd80      	pop	{r7, pc}

08007a86 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8007a86:	b480      	push	{r7}
 8007a88:	b085      	sub	sp, #20
 8007a8a:	af00      	add	r7, sp, #0
 8007a8c:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8007a8e:	2300      	movs	r3, #0
 8007a90:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 8007a92:	e005      	b.n	8007aa0 <USBD_GetLen+0x1a>
  {
    len++;
 8007a94:	7bfb      	ldrb	r3, [r7, #15]
 8007a96:	3301      	adds	r3, #1
 8007a98:	73fb      	strb	r3, [r7, #15]
    buf++;
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	3301      	adds	r3, #1
 8007a9e:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	781b      	ldrb	r3, [r3, #0]
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	d1f5      	bne.n	8007a94 <USBD_GetLen+0xe>
  }

  return len;
 8007aa8:	7bfb      	ldrb	r3, [r7, #15]
}
 8007aaa:	4618      	mov	r0, r3
 8007aac:	3714      	adds	r7, #20
 8007aae:	46bd      	mov	sp, r7
 8007ab0:	bc80      	pop	{r7}
 8007ab2:	4770      	bx	lr

08007ab4 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 8007ab4:	b580      	push	{r7, lr}
 8007ab6:	b084      	sub	sp, #16
 8007ab8:	af00      	add	r7, sp, #0
 8007aba:	60f8      	str	r0, [r7, #12]
 8007abc:	60b9      	str	r1, [r7, #8]
 8007abe:	4613      	mov	r3, r2
 8007ac0:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	2202      	movs	r2, #2
 8007ac6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8007aca:	88fa      	ldrh	r2, [r7, #6]
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 8007ad0:	88fa      	ldrh	r2, [r7, #6]
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8007ad6:	88fb      	ldrh	r3, [r7, #6]
 8007ad8:	68ba      	ldr	r2, [r7, #8]
 8007ada:	2100      	movs	r1, #0
 8007adc:	68f8      	ldr	r0, [r7, #12]
 8007ade:	f000 fc3d 	bl	800835c <USBD_LL_Transmit>

  return USBD_OK;
 8007ae2:	2300      	movs	r3, #0
}
 8007ae4:	4618      	mov	r0, r3
 8007ae6:	3710      	adds	r7, #16
 8007ae8:	46bd      	mov	sp, r7
 8007aea:	bd80      	pop	{r7, pc}

08007aec <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 8007aec:	b580      	push	{r7, lr}
 8007aee:	b084      	sub	sp, #16
 8007af0:	af00      	add	r7, sp, #0
 8007af2:	60f8      	str	r0, [r7, #12]
 8007af4:	60b9      	str	r1, [r7, #8]
 8007af6:	4613      	mov	r3, r2
 8007af8:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8007afa:	88fb      	ldrh	r3, [r7, #6]
 8007afc:	68ba      	ldr	r2, [r7, #8]
 8007afe:	2100      	movs	r1, #0
 8007b00:	68f8      	ldr	r0, [r7, #12]
 8007b02:	f000 fc2b 	bl	800835c <USBD_LL_Transmit>

  return USBD_OK;
 8007b06:	2300      	movs	r3, #0
}
 8007b08:	4618      	mov	r0, r3
 8007b0a:	3710      	adds	r7, #16
 8007b0c:	46bd      	mov	sp, r7
 8007b0e:	bd80      	pop	{r7, pc}

08007b10 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 8007b10:	b580      	push	{r7, lr}
 8007b12:	b084      	sub	sp, #16
 8007b14:	af00      	add	r7, sp, #0
 8007b16:	60f8      	str	r0, [r7, #12]
 8007b18:	60b9      	str	r1, [r7, #8]
 8007b1a:	4613      	mov	r3, r2
 8007b1c:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	2203      	movs	r2, #3
 8007b22:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8007b26:	88fa      	ldrh	r2, [r7, #6]
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
  pdev->ep_out[0].rem_length   = len;
 8007b2e:	88fa      	ldrh	r2, [r7, #6]
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8007b36:	88fb      	ldrh	r3, [r7, #6]
 8007b38:	68ba      	ldr	r2, [r7, #8]
 8007b3a:	2100      	movs	r1, #0
 8007b3c:	68f8      	ldr	r0, [r7, #12]
 8007b3e:	f000 fc30 	bl	80083a2 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8007b42:	2300      	movs	r3, #0
}
 8007b44:	4618      	mov	r0, r3
 8007b46:	3710      	adds	r7, #16
 8007b48:	46bd      	mov	sp, r7
 8007b4a:	bd80      	pop	{r7, pc}

08007b4c <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 8007b4c:	b580      	push	{r7, lr}
 8007b4e:	b084      	sub	sp, #16
 8007b50:	af00      	add	r7, sp, #0
 8007b52:	60f8      	str	r0, [r7, #12]
 8007b54:	60b9      	str	r1, [r7, #8]
 8007b56:	4613      	mov	r3, r2
 8007b58:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8007b5a:	88fb      	ldrh	r3, [r7, #6]
 8007b5c:	68ba      	ldr	r2, [r7, #8]
 8007b5e:	2100      	movs	r1, #0
 8007b60:	68f8      	ldr	r0, [r7, #12]
 8007b62:	f000 fc1e 	bl	80083a2 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8007b66:	2300      	movs	r3, #0
}
 8007b68:	4618      	mov	r0, r3
 8007b6a:	3710      	adds	r7, #16
 8007b6c:	46bd      	mov	sp, r7
 8007b6e:	bd80      	pop	{r7, pc}

08007b70 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8007b70:	b580      	push	{r7, lr}
 8007b72:	b082      	sub	sp, #8
 8007b74:	af00      	add	r7, sp, #0
 8007b76:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	2204      	movs	r2, #4
 8007b7c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8007b80:	2300      	movs	r3, #0
 8007b82:	2200      	movs	r2, #0
 8007b84:	2100      	movs	r1, #0
 8007b86:	6878      	ldr	r0, [r7, #4]
 8007b88:	f000 fbe8 	bl	800835c <USBD_LL_Transmit>

  return USBD_OK;
 8007b8c:	2300      	movs	r3, #0
}
 8007b8e:	4618      	mov	r0, r3
 8007b90:	3708      	adds	r7, #8
 8007b92:	46bd      	mov	sp, r7
 8007b94:	bd80      	pop	{r7, pc}

08007b96 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8007b96:	b580      	push	{r7, lr}
 8007b98:	b082      	sub	sp, #8
 8007b9a:	af00      	add	r7, sp, #0
 8007b9c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	2205      	movs	r2, #5
 8007ba2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007ba6:	2300      	movs	r3, #0
 8007ba8:	2200      	movs	r2, #0
 8007baa:	2100      	movs	r1, #0
 8007bac:	6878      	ldr	r0, [r7, #4]
 8007bae:	f000 fbf8 	bl	80083a2 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8007bb2:	2300      	movs	r3, #0
}
 8007bb4:	4618      	mov	r0, r3
 8007bb6:	3708      	adds	r7, #8
 8007bb8:	46bd      	mov	sp, r7
 8007bba:	bd80      	pop	{r7, pc}

08007bbc <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8007bbc:	b580      	push	{r7, lr}
 8007bbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8007bc0:	2200      	movs	r2, #0
 8007bc2:	4912      	ldr	r1, [pc, #72]	@ (8007c0c <MX_USB_DEVICE_Init+0x50>)
 8007bc4:	4812      	ldr	r0, [pc, #72]	@ (8007c10 <MX_USB_DEVICE_Init+0x54>)
 8007bc6:	f7fe ff63 	bl	8006a90 <USBD_Init>
 8007bca:	4603      	mov	r3, r0
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	d001      	beq.n	8007bd4 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8007bd0:	f7f8 fbb4 	bl	800033c <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8007bd4:	490f      	ldr	r1, [pc, #60]	@ (8007c14 <MX_USB_DEVICE_Init+0x58>)
 8007bd6:	480e      	ldr	r0, [pc, #56]	@ (8007c10 <MX_USB_DEVICE_Init+0x54>)
 8007bd8:	f7fe ff85 	bl	8006ae6 <USBD_RegisterClass>
 8007bdc:	4603      	mov	r3, r0
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d001      	beq.n	8007be6 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8007be2:	f7f8 fbab 	bl	800033c <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8007be6:	490c      	ldr	r1, [pc, #48]	@ (8007c18 <MX_USB_DEVICE_Init+0x5c>)
 8007be8:	4809      	ldr	r0, [pc, #36]	@ (8007c10 <MX_USB_DEVICE_Init+0x54>)
 8007bea:	f7fe fee5 	bl	80069b8 <USBD_CDC_RegisterInterface>
 8007bee:	4603      	mov	r3, r0
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	d001      	beq.n	8007bf8 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8007bf4:	f7f8 fba2 	bl	800033c <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8007bf8:	4805      	ldr	r0, [pc, #20]	@ (8007c10 <MX_USB_DEVICE_Init+0x54>)
 8007bfa:	f7fe ff8d 	bl	8006b18 <USBD_Start>
 8007bfe:	4603      	mov	r3, r0
 8007c00:	2b00      	cmp	r3, #0
 8007c02:	d001      	beq.n	8007c08 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8007c04:	f7f8 fb9a 	bl	800033c <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8007c08:	bf00      	nop
 8007c0a:	bd80      	pop	{r7, pc}
 8007c0c:	2000012c 	.word	0x2000012c
 8007c10:	20000230 	.word	0x20000230
 8007c14:	20000018 	.word	0x20000018
 8007c18:	2000011c 	.word	0x2000011c

08007c1c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8007c1c:	b580      	push	{r7, lr}
 8007c1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8007c20:	2200      	movs	r2, #0
 8007c22:	4905      	ldr	r1, [pc, #20]	@ (8007c38 <CDC_Init_FS+0x1c>)
 8007c24:	4805      	ldr	r0, [pc, #20]	@ (8007c3c <CDC_Init_FS+0x20>)
 8007c26:	f7fe fedd 	bl	80069e4 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8007c2a:	4905      	ldr	r1, [pc, #20]	@ (8007c40 <CDC_Init_FS+0x24>)
 8007c2c:	4803      	ldr	r0, [pc, #12]	@ (8007c3c <CDC_Init_FS+0x20>)
 8007c2e:	f7fe fef2 	bl	8006a16 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8007c32:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8007c34:	4618      	mov	r0, r3
 8007c36:	bd80      	pop	{r7, pc}
 8007c38:	200008f4 	.word	0x200008f4
 8007c3c:	20000230 	.word	0x20000230
 8007c40:	200004f4 	.word	0x200004f4

08007c44 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8007c44:	b480      	push	{r7}
 8007c46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8007c48:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8007c4a:	4618      	mov	r0, r3
 8007c4c:	46bd      	mov	sp, r7
 8007c4e:	bc80      	pop	{r7}
 8007c50:	4770      	bx	lr
	...

08007c54 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8007c54:	b480      	push	{r7}
 8007c56:	b083      	sub	sp, #12
 8007c58:	af00      	add	r7, sp, #0
 8007c5a:	4603      	mov	r3, r0
 8007c5c:	6039      	str	r1, [r7, #0]
 8007c5e:	71fb      	strb	r3, [r7, #7]
 8007c60:	4613      	mov	r3, r2
 8007c62:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8007c64:	79fb      	ldrb	r3, [r7, #7]
 8007c66:	2b23      	cmp	r3, #35	@ 0x23
 8007c68:	d84a      	bhi.n	8007d00 <CDC_Control_FS+0xac>
 8007c6a:	a201      	add	r2, pc, #4	@ (adr r2, 8007c70 <CDC_Control_FS+0x1c>)
 8007c6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c70:	08007d01 	.word	0x08007d01
 8007c74:	08007d01 	.word	0x08007d01
 8007c78:	08007d01 	.word	0x08007d01
 8007c7c:	08007d01 	.word	0x08007d01
 8007c80:	08007d01 	.word	0x08007d01
 8007c84:	08007d01 	.word	0x08007d01
 8007c88:	08007d01 	.word	0x08007d01
 8007c8c:	08007d01 	.word	0x08007d01
 8007c90:	08007d01 	.word	0x08007d01
 8007c94:	08007d01 	.word	0x08007d01
 8007c98:	08007d01 	.word	0x08007d01
 8007c9c:	08007d01 	.word	0x08007d01
 8007ca0:	08007d01 	.word	0x08007d01
 8007ca4:	08007d01 	.word	0x08007d01
 8007ca8:	08007d01 	.word	0x08007d01
 8007cac:	08007d01 	.word	0x08007d01
 8007cb0:	08007d01 	.word	0x08007d01
 8007cb4:	08007d01 	.word	0x08007d01
 8007cb8:	08007d01 	.word	0x08007d01
 8007cbc:	08007d01 	.word	0x08007d01
 8007cc0:	08007d01 	.word	0x08007d01
 8007cc4:	08007d01 	.word	0x08007d01
 8007cc8:	08007d01 	.word	0x08007d01
 8007ccc:	08007d01 	.word	0x08007d01
 8007cd0:	08007d01 	.word	0x08007d01
 8007cd4:	08007d01 	.word	0x08007d01
 8007cd8:	08007d01 	.word	0x08007d01
 8007cdc:	08007d01 	.word	0x08007d01
 8007ce0:	08007d01 	.word	0x08007d01
 8007ce4:	08007d01 	.word	0x08007d01
 8007ce8:	08007d01 	.word	0x08007d01
 8007cec:	08007d01 	.word	0x08007d01
 8007cf0:	08007d01 	.word	0x08007d01
 8007cf4:	08007d01 	.word	0x08007d01
 8007cf8:	08007d01 	.word	0x08007d01
 8007cfc:	08007d01 	.word	0x08007d01
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8007d00:	bf00      	nop
  }

  return (USBD_OK);
 8007d02:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8007d04:	4618      	mov	r0, r3
 8007d06:	370c      	adds	r7, #12
 8007d08:	46bd      	mov	sp, r7
 8007d0a:	bc80      	pop	{r7}
 8007d0c:	4770      	bx	lr
 8007d0e:	bf00      	nop

08007d10 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8007d10:	b580      	push	{r7, lr}
 8007d12:	b082      	sub	sp, #8
 8007d14:	af00      	add	r7, sp, #0
 8007d16:	6078      	str	r0, [r7, #4]
 8007d18:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8007d1a:	6879      	ldr	r1, [r7, #4]
 8007d1c:	4805      	ldr	r0, [pc, #20]	@ (8007d34 <CDC_Receive_FS+0x24>)
 8007d1e:	f7fe fe7a 	bl	8006a16 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8007d22:	4804      	ldr	r0, [pc, #16]	@ (8007d34 <CDC_Receive_FS+0x24>)
 8007d24:	f7fe fe8a 	bl	8006a3c <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8007d28:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8007d2a:	4618      	mov	r0, r3
 8007d2c:	3708      	adds	r7, #8
 8007d2e:	46bd      	mov	sp, r7
 8007d30:	bd80      	pop	{r7, pc}
 8007d32:	bf00      	nop
 8007d34:	20000230 	.word	0x20000230

08007d38 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007d38:	b480      	push	{r7}
 8007d3a:	b083      	sub	sp, #12
 8007d3c:	af00      	add	r7, sp, #0
 8007d3e:	4603      	mov	r3, r0
 8007d40:	6039      	str	r1, [r7, #0]
 8007d42:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8007d44:	683b      	ldr	r3, [r7, #0]
 8007d46:	2212      	movs	r2, #18
 8007d48:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8007d4a:	4b03      	ldr	r3, [pc, #12]	@ (8007d58 <USBD_FS_DeviceDescriptor+0x20>)
}
 8007d4c:	4618      	mov	r0, r3
 8007d4e:	370c      	adds	r7, #12
 8007d50:	46bd      	mov	sp, r7
 8007d52:	bc80      	pop	{r7}
 8007d54:	4770      	bx	lr
 8007d56:	bf00      	nop
 8007d58:	20000148 	.word	0x20000148

08007d5c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007d5c:	b480      	push	{r7}
 8007d5e:	b083      	sub	sp, #12
 8007d60:	af00      	add	r7, sp, #0
 8007d62:	4603      	mov	r3, r0
 8007d64:	6039      	str	r1, [r7, #0]
 8007d66:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8007d68:	683b      	ldr	r3, [r7, #0]
 8007d6a:	2204      	movs	r2, #4
 8007d6c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8007d6e:	4b03      	ldr	r3, [pc, #12]	@ (8007d7c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8007d70:	4618      	mov	r0, r3
 8007d72:	370c      	adds	r7, #12
 8007d74:	46bd      	mov	sp, r7
 8007d76:	bc80      	pop	{r7}
 8007d78:	4770      	bx	lr
 8007d7a:	bf00      	nop
 8007d7c:	2000015c 	.word	0x2000015c

08007d80 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007d80:	b580      	push	{r7, lr}
 8007d82:	b082      	sub	sp, #8
 8007d84:	af00      	add	r7, sp, #0
 8007d86:	4603      	mov	r3, r0
 8007d88:	6039      	str	r1, [r7, #0]
 8007d8a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8007d8c:	79fb      	ldrb	r3, [r7, #7]
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d105      	bne.n	8007d9e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8007d92:	683a      	ldr	r2, [r7, #0]
 8007d94:	4907      	ldr	r1, [pc, #28]	@ (8007db4 <USBD_FS_ProductStrDescriptor+0x34>)
 8007d96:	4808      	ldr	r0, [pc, #32]	@ (8007db8 <USBD_FS_ProductStrDescriptor+0x38>)
 8007d98:	f7ff fe33 	bl	8007a02 <USBD_GetString>
 8007d9c:	e004      	b.n	8007da8 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8007d9e:	683a      	ldr	r2, [r7, #0]
 8007da0:	4904      	ldr	r1, [pc, #16]	@ (8007db4 <USBD_FS_ProductStrDescriptor+0x34>)
 8007da2:	4805      	ldr	r0, [pc, #20]	@ (8007db8 <USBD_FS_ProductStrDescriptor+0x38>)
 8007da4:	f7ff fe2d 	bl	8007a02 <USBD_GetString>
  }
  return USBD_StrDesc;
 8007da8:	4b02      	ldr	r3, [pc, #8]	@ (8007db4 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8007daa:	4618      	mov	r0, r3
 8007dac:	3708      	adds	r7, #8
 8007dae:	46bd      	mov	sp, r7
 8007db0:	bd80      	pop	{r7, pc}
 8007db2:	bf00      	nop
 8007db4:	20000cf4 	.word	0x20000cf4
 8007db8:	08008518 	.word	0x08008518

08007dbc <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007dbc:	b580      	push	{r7, lr}
 8007dbe:	b082      	sub	sp, #8
 8007dc0:	af00      	add	r7, sp, #0
 8007dc2:	4603      	mov	r3, r0
 8007dc4:	6039      	str	r1, [r7, #0]
 8007dc6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8007dc8:	683a      	ldr	r2, [r7, #0]
 8007dca:	4904      	ldr	r1, [pc, #16]	@ (8007ddc <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8007dcc:	4804      	ldr	r0, [pc, #16]	@ (8007de0 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8007dce:	f7ff fe18 	bl	8007a02 <USBD_GetString>
  return USBD_StrDesc;
 8007dd2:	4b02      	ldr	r3, [pc, #8]	@ (8007ddc <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8007dd4:	4618      	mov	r0, r3
 8007dd6:	3708      	adds	r7, #8
 8007dd8:	46bd      	mov	sp, r7
 8007dda:	bd80      	pop	{r7, pc}
 8007ddc:	20000cf4 	.word	0x20000cf4
 8007de0:	08008530 	.word	0x08008530

08007de4 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007de4:	b580      	push	{r7, lr}
 8007de6:	b082      	sub	sp, #8
 8007de8:	af00      	add	r7, sp, #0
 8007dea:	4603      	mov	r3, r0
 8007dec:	6039      	str	r1, [r7, #0]
 8007dee:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8007df0:	683b      	ldr	r3, [r7, #0]
 8007df2:	221a      	movs	r2, #26
 8007df4:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8007df6:	f000 f843 	bl	8007e80 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8007dfa:	4b02      	ldr	r3, [pc, #8]	@ (8007e04 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8007dfc:	4618      	mov	r0, r3
 8007dfe:	3708      	adds	r7, #8
 8007e00:	46bd      	mov	sp, r7
 8007e02:	bd80      	pop	{r7, pc}
 8007e04:	20000160 	.word	0x20000160

08007e08 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007e08:	b580      	push	{r7, lr}
 8007e0a:	b082      	sub	sp, #8
 8007e0c:	af00      	add	r7, sp, #0
 8007e0e:	4603      	mov	r3, r0
 8007e10:	6039      	str	r1, [r7, #0]
 8007e12:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8007e14:	79fb      	ldrb	r3, [r7, #7]
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	d105      	bne.n	8007e26 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8007e1a:	683a      	ldr	r2, [r7, #0]
 8007e1c:	4907      	ldr	r1, [pc, #28]	@ (8007e3c <USBD_FS_ConfigStrDescriptor+0x34>)
 8007e1e:	4808      	ldr	r0, [pc, #32]	@ (8007e40 <USBD_FS_ConfigStrDescriptor+0x38>)
 8007e20:	f7ff fdef 	bl	8007a02 <USBD_GetString>
 8007e24:	e004      	b.n	8007e30 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8007e26:	683a      	ldr	r2, [r7, #0]
 8007e28:	4904      	ldr	r1, [pc, #16]	@ (8007e3c <USBD_FS_ConfigStrDescriptor+0x34>)
 8007e2a:	4805      	ldr	r0, [pc, #20]	@ (8007e40 <USBD_FS_ConfigStrDescriptor+0x38>)
 8007e2c:	f7ff fde9 	bl	8007a02 <USBD_GetString>
  }
  return USBD_StrDesc;
 8007e30:	4b02      	ldr	r3, [pc, #8]	@ (8007e3c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8007e32:	4618      	mov	r0, r3
 8007e34:	3708      	adds	r7, #8
 8007e36:	46bd      	mov	sp, r7
 8007e38:	bd80      	pop	{r7, pc}
 8007e3a:	bf00      	nop
 8007e3c:	20000cf4 	.word	0x20000cf4
 8007e40:	08008544 	.word	0x08008544

08007e44 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007e44:	b580      	push	{r7, lr}
 8007e46:	b082      	sub	sp, #8
 8007e48:	af00      	add	r7, sp, #0
 8007e4a:	4603      	mov	r3, r0
 8007e4c:	6039      	str	r1, [r7, #0]
 8007e4e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8007e50:	79fb      	ldrb	r3, [r7, #7]
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	d105      	bne.n	8007e62 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8007e56:	683a      	ldr	r2, [r7, #0]
 8007e58:	4907      	ldr	r1, [pc, #28]	@ (8007e78 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8007e5a:	4808      	ldr	r0, [pc, #32]	@ (8007e7c <USBD_FS_InterfaceStrDescriptor+0x38>)
 8007e5c:	f7ff fdd1 	bl	8007a02 <USBD_GetString>
 8007e60:	e004      	b.n	8007e6c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8007e62:	683a      	ldr	r2, [r7, #0]
 8007e64:	4904      	ldr	r1, [pc, #16]	@ (8007e78 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8007e66:	4805      	ldr	r0, [pc, #20]	@ (8007e7c <USBD_FS_InterfaceStrDescriptor+0x38>)
 8007e68:	f7ff fdcb 	bl	8007a02 <USBD_GetString>
  }
  return USBD_StrDesc;
 8007e6c:	4b02      	ldr	r3, [pc, #8]	@ (8007e78 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8007e6e:	4618      	mov	r0, r3
 8007e70:	3708      	adds	r7, #8
 8007e72:	46bd      	mov	sp, r7
 8007e74:	bd80      	pop	{r7, pc}
 8007e76:	bf00      	nop
 8007e78:	20000cf4 	.word	0x20000cf4
 8007e7c:	08008550 	.word	0x08008550

08007e80 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8007e80:	b580      	push	{r7, lr}
 8007e82:	b084      	sub	sp, #16
 8007e84:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8007e86:	4b0f      	ldr	r3, [pc, #60]	@ (8007ec4 <Get_SerialNum+0x44>)
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8007e8c:	4b0e      	ldr	r3, [pc, #56]	@ (8007ec8 <Get_SerialNum+0x48>)
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8007e92:	4b0e      	ldr	r3, [pc, #56]	@ (8007ecc <Get_SerialNum+0x4c>)
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8007e98:	68fa      	ldr	r2, [r7, #12]
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	4413      	add	r3, r2
 8007e9e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	d009      	beq.n	8007eba <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8007ea6:	2208      	movs	r2, #8
 8007ea8:	4909      	ldr	r1, [pc, #36]	@ (8007ed0 <Get_SerialNum+0x50>)
 8007eaa:	68f8      	ldr	r0, [r7, #12]
 8007eac:	f000 f814 	bl	8007ed8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8007eb0:	2204      	movs	r2, #4
 8007eb2:	4908      	ldr	r1, [pc, #32]	@ (8007ed4 <Get_SerialNum+0x54>)
 8007eb4:	68b8      	ldr	r0, [r7, #8]
 8007eb6:	f000 f80f 	bl	8007ed8 <IntToUnicode>
  }
}
 8007eba:	bf00      	nop
 8007ebc:	3710      	adds	r7, #16
 8007ebe:	46bd      	mov	sp, r7
 8007ec0:	bd80      	pop	{r7, pc}
 8007ec2:	bf00      	nop
 8007ec4:	1ffff7e8 	.word	0x1ffff7e8
 8007ec8:	1ffff7ec 	.word	0x1ffff7ec
 8007ecc:	1ffff7f0 	.word	0x1ffff7f0
 8007ed0:	20000162 	.word	0x20000162
 8007ed4:	20000172 	.word	0x20000172

08007ed8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8007ed8:	b480      	push	{r7}
 8007eda:	b087      	sub	sp, #28
 8007edc:	af00      	add	r7, sp, #0
 8007ede:	60f8      	str	r0, [r7, #12]
 8007ee0:	60b9      	str	r1, [r7, #8]
 8007ee2:	4613      	mov	r3, r2
 8007ee4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8007ee6:	2300      	movs	r3, #0
 8007ee8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8007eea:	2300      	movs	r3, #0
 8007eec:	75fb      	strb	r3, [r7, #23]
 8007eee:	e027      	b.n	8007f40 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	0f1b      	lsrs	r3, r3, #28
 8007ef4:	2b09      	cmp	r3, #9
 8007ef6:	d80b      	bhi.n	8007f10 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	0f1b      	lsrs	r3, r3, #28
 8007efc:	b2da      	uxtb	r2, r3
 8007efe:	7dfb      	ldrb	r3, [r7, #23]
 8007f00:	005b      	lsls	r3, r3, #1
 8007f02:	4619      	mov	r1, r3
 8007f04:	68bb      	ldr	r3, [r7, #8]
 8007f06:	440b      	add	r3, r1
 8007f08:	3230      	adds	r2, #48	@ 0x30
 8007f0a:	b2d2      	uxtb	r2, r2
 8007f0c:	701a      	strb	r2, [r3, #0]
 8007f0e:	e00a      	b.n	8007f26 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	0f1b      	lsrs	r3, r3, #28
 8007f14:	b2da      	uxtb	r2, r3
 8007f16:	7dfb      	ldrb	r3, [r7, #23]
 8007f18:	005b      	lsls	r3, r3, #1
 8007f1a:	4619      	mov	r1, r3
 8007f1c:	68bb      	ldr	r3, [r7, #8]
 8007f1e:	440b      	add	r3, r1
 8007f20:	3237      	adds	r2, #55	@ 0x37
 8007f22:	b2d2      	uxtb	r2, r2
 8007f24:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	011b      	lsls	r3, r3, #4
 8007f2a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8007f2c:	7dfb      	ldrb	r3, [r7, #23]
 8007f2e:	005b      	lsls	r3, r3, #1
 8007f30:	3301      	adds	r3, #1
 8007f32:	68ba      	ldr	r2, [r7, #8]
 8007f34:	4413      	add	r3, r2
 8007f36:	2200      	movs	r2, #0
 8007f38:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8007f3a:	7dfb      	ldrb	r3, [r7, #23]
 8007f3c:	3301      	adds	r3, #1
 8007f3e:	75fb      	strb	r3, [r7, #23]
 8007f40:	7dfa      	ldrb	r2, [r7, #23]
 8007f42:	79fb      	ldrb	r3, [r7, #7]
 8007f44:	429a      	cmp	r2, r3
 8007f46:	d3d3      	bcc.n	8007ef0 <IntToUnicode+0x18>
  }
}
 8007f48:	bf00      	nop
 8007f4a:	bf00      	nop
 8007f4c:	371c      	adds	r7, #28
 8007f4e:	46bd      	mov	sp, r7
 8007f50:	bc80      	pop	{r7}
 8007f52:	4770      	bx	lr

08007f54 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8007f54:	b580      	push	{r7, lr}
 8007f56:	b084      	sub	sp, #16
 8007f58:	af00      	add	r7, sp, #0
 8007f5a:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	4a0d      	ldr	r2, [pc, #52]	@ (8007f98 <HAL_PCD_MspInit+0x44>)
 8007f62:	4293      	cmp	r3, r2
 8007f64:	d113      	bne.n	8007f8e <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8007f66:	4b0d      	ldr	r3, [pc, #52]	@ (8007f9c <HAL_PCD_MspInit+0x48>)
 8007f68:	69db      	ldr	r3, [r3, #28]
 8007f6a:	4a0c      	ldr	r2, [pc, #48]	@ (8007f9c <HAL_PCD_MspInit+0x48>)
 8007f6c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8007f70:	61d3      	str	r3, [r2, #28]
 8007f72:	4b0a      	ldr	r3, [pc, #40]	@ (8007f9c <HAL_PCD_MspInit+0x48>)
 8007f74:	69db      	ldr	r3, [r3, #28]
 8007f76:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007f7a:	60fb      	str	r3, [r7, #12]
 8007f7c:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 8007f7e:	2200      	movs	r2, #0
 8007f80:	2100      	movs	r1, #0
 8007f82:	2014      	movs	r0, #20
 8007f84:	f7f8 fcdb 	bl	800093e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8007f88:	2014      	movs	r0, #20
 8007f8a:	f7f8 fcf4 	bl	8000976 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8007f8e:	bf00      	nop
 8007f90:	3710      	adds	r7, #16
 8007f92:	46bd      	mov	sp, r7
 8007f94:	bd80      	pop	{r7, pc}
 8007f96:	bf00      	nop
 8007f98:	40005c00 	.word	0x40005c00
 8007f9c:	40021000 	.word	0x40021000

08007fa0 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007fa0:	b580      	push	{r7, lr}
 8007fa2:	b082      	sub	sp, #8
 8007fa4:	af00      	add	r7, sp, #0
 8007fa6:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 8007fb4:	4619      	mov	r1, r3
 8007fb6:	4610      	mov	r0, r2
 8007fb8:	f7fe fdf6 	bl	8006ba8 <USBD_LL_SetupStage>
}
 8007fbc:	bf00      	nop
 8007fbe:	3708      	adds	r7, #8
 8007fc0:	46bd      	mov	sp, r7
 8007fc2:	bd80      	pop	{r7, pc}

08007fc4 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007fc4:	b580      	push	{r7, lr}
 8007fc6:	b082      	sub	sp, #8
 8007fc8:	af00      	add	r7, sp, #0
 8007fca:	6078      	str	r0, [r7, #4]
 8007fcc:	460b      	mov	r3, r1
 8007fce:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	f8d3 02d4 	ldr.w	r0, [r3, #724]	@ 0x2d4
 8007fd6:	78fa      	ldrb	r2, [r7, #3]
 8007fd8:	6879      	ldr	r1, [r7, #4]
 8007fda:	4613      	mov	r3, r2
 8007fdc:	009b      	lsls	r3, r3, #2
 8007fde:	4413      	add	r3, r2
 8007fe0:	00db      	lsls	r3, r3, #3
 8007fe2:	440b      	add	r3, r1
 8007fe4:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8007fe8:	681a      	ldr	r2, [r3, #0]
 8007fea:	78fb      	ldrb	r3, [r7, #3]
 8007fec:	4619      	mov	r1, r3
 8007fee:	f7fe fe28 	bl	8006c42 <USBD_LL_DataOutStage>
}
 8007ff2:	bf00      	nop
 8007ff4:	3708      	adds	r7, #8
 8007ff6:	46bd      	mov	sp, r7
 8007ff8:	bd80      	pop	{r7, pc}

08007ffa <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007ffa:	b580      	push	{r7, lr}
 8007ffc:	b082      	sub	sp, #8
 8007ffe:	af00      	add	r7, sp, #0
 8008000:	6078      	str	r0, [r7, #4]
 8008002:	460b      	mov	r3, r1
 8008004:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	f8d3 02d4 	ldr.w	r0, [r3, #724]	@ 0x2d4
 800800c:	78fa      	ldrb	r2, [r7, #3]
 800800e:	6879      	ldr	r1, [r7, #4]
 8008010:	4613      	mov	r3, r2
 8008012:	009b      	lsls	r3, r3, #2
 8008014:	4413      	add	r3, r2
 8008016:	00db      	lsls	r3, r3, #3
 8008018:	440b      	add	r3, r1
 800801a:	3324      	adds	r3, #36	@ 0x24
 800801c:	681a      	ldr	r2, [r3, #0]
 800801e:	78fb      	ldrb	r3, [r7, #3]
 8008020:	4619      	mov	r1, r3
 8008022:	f7fe fe7f 	bl	8006d24 <USBD_LL_DataInStage>
}
 8008026:	bf00      	nop
 8008028:	3708      	adds	r7, #8
 800802a:	46bd      	mov	sp, r7
 800802c:	bd80      	pop	{r7, pc}

0800802e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800802e:	b580      	push	{r7, lr}
 8008030:	b082      	sub	sp, #8
 8008032:	af00      	add	r7, sp, #0
 8008034:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800803c:	4618      	mov	r0, r3
 800803e:	f7fe ff8f 	bl	8006f60 <USBD_LL_SOF>
}
 8008042:	bf00      	nop
 8008044:	3708      	adds	r7, #8
 8008046:	46bd      	mov	sp, r7
 8008048:	bd80      	pop	{r7, pc}

0800804a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800804a:	b580      	push	{r7, lr}
 800804c:	b084      	sub	sp, #16
 800804e:	af00      	add	r7, sp, #0
 8008050:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8008052:	2301      	movs	r3, #1
 8008054:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	799b      	ldrb	r3, [r3, #6]
 800805a:	2b02      	cmp	r3, #2
 800805c:	d001      	beq.n	8008062 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800805e:	f7f8 f96d 	bl	800033c <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008068:	7bfa      	ldrb	r2, [r7, #15]
 800806a:	4611      	mov	r1, r2
 800806c:	4618      	mov	r0, r3
 800806e:	f7fe ff3f 	bl	8006ef0 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008078:	4618      	mov	r0, r3
 800807a:	f7fe fef8 	bl	8006e6e <USBD_LL_Reset>
}
 800807e:	bf00      	nop
 8008080:	3710      	adds	r7, #16
 8008082:	46bd      	mov	sp, r7
 8008084:	bd80      	pop	{r7, pc}
	...

08008088 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008088:	b580      	push	{r7, lr}
 800808a:	b082      	sub	sp, #8
 800808c:	af00      	add	r7, sp, #0
 800808e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008096:	4618      	mov	r0, r3
 8008098:	f7fe ff39 	bl	8006f0e <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	7a9b      	ldrb	r3, [r3, #10]
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	d005      	beq.n	80080b0 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80080a4:	4b04      	ldr	r3, [pc, #16]	@ (80080b8 <HAL_PCD_SuspendCallback+0x30>)
 80080a6:	691b      	ldr	r3, [r3, #16]
 80080a8:	4a03      	ldr	r2, [pc, #12]	@ (80080b8 <HAL_PCD_SuspendCallback+0x30>)
 80080aa:	f043 0306 	orr.w	r3, r3, #6
 80080ae:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 80080b0:	bf00      	nop
 80080b2:	3708      	adds	r7, #8
 80080b4:	46bd      	mov	sp, r7
 80080b6:	bd80      	pop	{r7, pc}
 80080b8:	e000ed00 	.word	0xe000ed00

080080bc <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80080bc:	b580      	push	{r7, lr}
 80080be:	b082      	sub	sp, #8
 80080c0:	af00      	add	r7, sp, #0
 80080c2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80080ca:	4618      	mov	r0, r3
 80080cc:	f7fe ff33 	bl	8006f36 <USBD_LL_Resume>
}
 80080d0:	bf00      	nop
 80080d2:	3708      	adds	r7, #8
 80080d4:	46bd      	mov	sp, r7
 80080d6:	bd80      	pop	{r7, pc}

080080d8 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 80080d8:	b580      	push	{r7, lr}
 80080da:	b082      	sub	sp, #8
 80080dc:	af00      	add	r7, sp, #0
 80080de:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 80080e0:	4a28      	ldr	r2, [pc, #160]	@ (8008184 <USBD_LL_Init+0xac>)
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	f8c2 32d4 	str.w	r3, [r2, #724]	@ 0x2d4
  pdev->pData = &hpcd_USB_FS;
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	4a26      	ldr	r2, [pc, #152]	@ (8008184 <USBD_LL_Init+0xac>)
 80080ec:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  hpcd_USB_FS.Instance = USB;
 80080f0:	4b24      	ldr	r3, [pc, #144]	@ (8008184 <USBD_LL_Init+0xac>)
 80080f2:	4a25      	ldr	r2, [pc, #148]	@ (8008188 <USBD_LL_Init+0xb0>)
 80080f4:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 80080f6:	4b23      	ldr	r3, [pc, #140]	@ (8008184 <USBD_LL_Init+0xac>)
 80080f8:	2208      	movs	r2, #8
 80080fa:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 80080fc:	4b21      	ldr	r3, [pc, #132]	@ (8008184 <USBD_LL_Init+0xac>)
 80080fe:	2202      	movs	r2, #2
 8008100:	719a      	strb	r2, [r3, #6]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8008102:	4b20      	ldr	r3, [pc, #128]	@ (8008184 <USBD_LL_Init+0xac>)
 8008104:	2200      	movs	r2, #0
 8008106:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8008108:	4b1e      	ldr	r3, [pc, #120]	@ (8008184 <USBD_LL_Init+0xac>)
 800810a:	2200      	movs	r2, #0
 800810c:	72da      	strb	r2, [r3, #11]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800810e:	4b1d      	ldr	r3, [pc, #116]	@ (8008184 <USBD_LL_Init+0xac>)
 8008110:	2200      	movs	r2, #0
 8008112:	731a      	strb	r2, [r3, #12]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8008114:	481b      	ldr	r0, [pc, #108]	@ (8008184 <USBD_LL_Init+0xac>)
 8008116:	f7f8 fdfe 	bl	8000d16 <HAL_PCD_Init>
 800811a:	4603      	mov	r3, r0
 800811c:	2b00      	cmp	r3, #0
 800811e:	d001      	beq.n	8008124 <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 8008120:	f7f8 f90c 	bl	800033c <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800812a:	2318      	movs	r3, #24
 800812c:	2200      	movs	r2, #0
 800812e:	2100      	movs	r1, #0
 8008130:	f7fa fb0f 	bl	8002752 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800813a:	2358      	movs	r3, #88	@ 0x58
 800813c:	2200      	movs	r2, #0
 800813e:	2180      	movs	r1, #128	@ 0x80
 8008140:	f7fa fb07 	bl	8002752 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800814a:	23c0      	movs	r3, #192	@ 0xc0
 800814c:	2200      	movs	r2, #0
 800814e:	2181      	movs	r1, #129	@ 0x81
 8008150:	f7fa faff 	bl	8002752 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800815a:	f44f 7388 	mov.w	r3, #272	@ 0x110
 800815e:	2200      	movs	r2, #0
 8008160:	2101      	movs	r1, #1
 8008162:	f7fa faf6 	bl	8002752 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800816c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8008170:	2200      	movs	r2, #0
 8008172:	2182      	movs	r1, #130	@ 0x82
 8008174:	f7fa faed 	bl	8002752 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 8008178:	2300      	movs	r3, #0
}
 800817a:	4618      	mov	r0, r3
 800817c:	3708      	adds	r7, #8
 800817e:	46bd      	mov	sp, r7
 8008180:	bd80      	pop	{r7, pc}
 8008182:	bf00      	nop
 8008184:	20000ef4 	.word	0x20000ef4
 8008188:	40005c00 	.word	0x40005c00

0800818c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800818c:	b580      	push	{r7, lr}
 800818e:	b084      	sub	sp, #16
 8008190:	af00      	add	r7, sp, #0
 8008192:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008194:	2300      	movs	r3, #0
 8008196:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008198:	2300      	movs	r3, #0
 800819a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80081a2:	4618      	mov	r0, r3
 80081a4:	f7f8 fead 	bl	8000f02 <HAL_PCD_Start>
 80081a8:	4603      	mov	r3, r0
 80081aa:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80081ac:	7bfb      	ldrb	r3, [r7, #15]
 80081ae:	4618      	mov	r0, r3
 80081b0:	f000 f94e 	bl	8008450 <USBD_Get_USB_Status>
 80081b4:	4603      	mov	r3, r0
 80081b6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80081b8:	7bbb      	ldrb	r3, [r7, #14]
}
 80081ba:	4618      	mov	r0, r3
 80081bc:	3710      	adds	r7, #16
 80081be:	46bd      	mov	sp, r7
 80081c0:	bd80      	pop	{r7, pc}

080081c2 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 80081c2:	b580      	push	{r7, lr}
 80081c4:	b084      	sub	sp, #16
 80081c6:	af00      	add	r7, sp, #0
 80081c8:	6078      	str	r0, [r7, #4]
 80081ca:	4608      	mov	r0, r1
 80081cc:	4611      	mov	r1, r2
 80081ce:	461a      	mov	r2, r3
 80081d0:	4603      	mov	r3, r0
 80081d2:	70fb      	strb	r3, [r7, #3]
 80081d4:	460b      	mov	r3, r1
 80081d6:	70bb      	strb	r3, [r7, #2]
 80081d8:	4613      	mov	r3, r2
 80081da:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80081dc:	2300      	movs	r3, #0
 80081de:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80081e0:	2300      	movs	r3, #0
 80081e2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 80081ea:	78bb      	ldrb	r3, [r7, #2]
 80081ec:	883a      	ldrh	r2, [r7, #0]
 80081ee:	78f9      	ldrb	r1, [r7, #3]
 80081f0:	f7f9 f801 	bl	80011f6 <HAL_PCD_EP_Open>
 80081f4:	4603      	mov	r3, r0
 80081f6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80081f8:	7bfb      	ldrb	r3, [r7, #15]
 80081fa:	4618      	mov	r0, r3
 80081fc:	f000 f928 	bl	8008450 <USBD_Get_USB_Status>
 8008200:	4603      	mov	r3, r0
 8008202:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008204:	7bbb      	ldrb	r3, [r7, #14]
}
 8008206:	4618      	mov	r0, r3
 8008208:	3710      	adds	r7, #16
 800820a:	46bd      	mov	sp, r7
 800820c:	bd80      	pop	{r7, pc}

0800820e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800820e:	b580      	push	{r7, lr}
 8008210:	b084      	sub	sp, #16
 8008212:	af00      	add	r7, sp, #0
 8008214:	6078      	str	r0, [r7, #4]
 8008216:	460b      	mov	r3, r1
 8008218:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800821a:	2300      	movs	r3, #0
 800821c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800821e:	2300      	movs	r3, #0
 8008220:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8008228:	78fa      	ldrb	r2, [r7, #3]
 800822a:	4611      	mov	r1, r2
 800822c:	4618      	mov	r0, r3
 800822e:	f7f9 f83f 	bl	80012b0 <HAL_PCD_EP_Close>
 8008232:	4603      	mov	r3, r0
 8008234:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008236:	7bfb      	ldrb	r3, [r7, #15]
 8008238:	4618      	mov	r0, r3
 800823a:	f000 f909 	bl	8008450 <USBD_Get_USB_Status>
 800823e:	4603      	mov	r3, r0
 8008240:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008242:	7bbb      	ldrb	r3, [r7, #14]
}
 8008244:	4618      	mov	r0, r3
 8008246:	3710      	adds	r7, #16
 8008248:	46bd      	mov	sp, r7
 800824a:	bd80      	pop	{r7, pc}

0800824c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800824c:	b580      	push	{r7, lr}
 800824e:	b084      	sub	sp, #16
 8008250:	af00      	add	r7, sp, #0
 8008252:	6078      	str	r0, [r7, #4]
 8008254:	460b      	mov	r3, r1
 8008256:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008258:	2300      	movs	r3, #0
 800825a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800825c:	2300      	movs	r3, #0
 800825e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8008266:	78fa      	ldrb	r2, [r7, #3]
 8008268:	4611      	mov	r1, r2
 800826a:	4618      	mov	r0, r3
 800826c:	f7f9 f8e7 	bl	800143e <HAL_PCD_EP_SetStall>
 8008270:	4603      	mov	r3, r0
 8008272:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008274:	7bfb      	ldrb	r3, [r7, #15]
 8008276:	4618      	mov	r0, r3
 8008278:	f000 f8ea 	bl	8008450 <USBD_Get_USB_Status>
 800827c:	4603      	mov	r3, r0
 800827e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008280:	7bbb      	ldrb	r3, [r7, #14]
}
 8008282:	4618      	mov	r0, r3
 8008284:	3710      	adds	r7, #16
 8008286:	46bd      	mov	sp, r7
 8008288:	bd80      	pop	{r7, pc}

0800828a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800828a:	b580      	push	{r7, lr}
 800828c:	b084      	sub	sp, #16
 800828e:	af00      	add	r7, sp, #0
 8008290:	6078      	str	r0, [r7, #4]
 8008292:	460b      	mov	r3, r1
 8008294:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008296:	2300      	movs	r3, #0
 8008298:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800829a:	2300      	movs	r3, #0
 800829c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80082a4:	78fa      	ldrb	r2, [r7, #3]
 80082a6:	4611      	mov	r1, r2
 80082a8:	4618      	mov	r0, r3
 80082aa:	f7f9 f928 	bl	80014fe <HAL_PCD_EP_ClrStall>
 80082ae:	4603      	mov	r3, r0
 80082b0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80082b2:	7bfb      	ldrb	r3, [r7, #15]
 80082b4:	4618      	mov	r0, r3
 80082b6:	f000 f8cb 	bl	8008450 <USBD_Get_USB_Status>
 80082ba:	4603      	mov	r3, r0
 80082bc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80082be:	7bbb      	ldrb	r3, [r7, #14]
}
 80082c0:	4618      	mov	r0, r3
 80082c2:	3710      	adds	r7, #16
 80082c4:	46bd      	mov	sp, r7
 80082c6:	bd80      	pop	{r7, pc}

080082c8 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80082c8:	b480      	push	{r7}
 80082ca:	b085      	sub	sp, #20
 80082cc:	af00      	add	r7, sp, #0
 80082ce:	6078      	str	r0, [r7, #4]
 80082d0:	460b      	mov	r3, r1
 80082d2:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80082da:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 80082dc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	da0b      	bge.n	80082fc <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 80082e4:	78fb      	ldrb	r3, [r7, #3]
 80082e6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80082ea:	68f9      	ldr	r1, [r7, #12]
 80082ec:	4613      	mov	r3, r2
 80082ee:	009b      	lsls	r3, r3, #2
 80082f0:	4413      	add	r3, r2
 80082f2:	00db      	lsls	r3, r3, #3
 80082f4:	440b      	add	r3, r1
 80082f6:	3312      	adds	r3, #18
 80082f8:	781b      	ldrb	r3, [r3, #0]
 80082fa:	e00b      	b.n	8008314 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80082fc:	78fb      	ldrb	r3, [r7, #3]
 80082fe:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008302:	68f9      	ldr	r1, [r7, #12]
 8008304:	4613      	mov	r3, r2
 8008306:	009b      	lsls	r3, r3, #2
 8008308:	4413      	add	r3, r2
 800830a:	00db      	lsls	r3, r3, #3
 800830c:	440b      	add	r3, r1
 800830e:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 8008312:	781b      	ldrb	r3, [r3, #0]
  }
}
 8008314:	4618      	mov	r0, r3
 8008316:	3714      	adds	r7, #20
 8008318:	46bd      	mov	sp, r7
 800831a:	bc80      	pop	{r7}
 800831c:	4770      	bx	lr

0800831e <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800831e:	b580      	push	{r7, lr}
 8008320:	b084      	sub	sp, #16
 8008322:	af00      	add	r7, sp, #0
 8008324:	6078      	str	r0, [r7, #4]
 8008326:	460b      	mov	r3, r1
 8008328:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800832a:	2300      	movs	r3, #0
 800832c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800832e:	2300      	movs	r3, #0
 8008330:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8008338:	78fa      	ldrb	r2, [r7, #3]
 800833a:	4611      	mov	r1, r2
 800833c:	4618      	mov	r0, r3
 800833e:	f7f8 ff36 	bl	80011ae <HAL_PCD_SetAddress>
 8008342:	4603      	mov	r3, r0
 8008344:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008346:	7bfb      	ldrb	r3, [r7, #15]
 8008348:	4618      	mov	r0, r3
 800834a:	f000 f881 	bl	8008450 <USBD_Get_USB_Status>
 800834e:	4603      	mov	r3, r0
 8008350:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008352:	7bbb      	ldrb	r3, [r7, #14]
}
 8008354:	4618      	mov	r0, r3
 8008356:	3710      	adds	r7, #16
 8008358:	46bd      	mov	sp, r7
 800835a:	bd80      	pop	{r7, pc}

0800835c <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800835c:	b580      	push	{r7, lr}
 800835e:	b086      	sub	sp, #24
 8008360:	af00      	add	r7, sp, #0
 8008362:	60f8      	str	r0, [r7, #12]
 8008364:	607a      	str	r2, [r7, #4]
 8008366:	461a      	mov	r2, r3
 8008368:	460b      	mov	r3, r1
 800836a:	72fb      	strb	r3, [r7, #11]
 800836c:	4613      	mov	r3, r2
 800836e:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008370:	2300      	movs	r3, #0
 8008372:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008374:	2300      	movs	r3, #0
 8008376:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800837e:	893b      	ldrh	r3, [r7, #8]
 8008380:	7af9      	ldrb	r1, [r7, #11]
 8008382:	687a      	ldr	r2, [r7, #4]
 8008384:	f7f9 f824 	bl	80013d0 <HAL_PCD_EP_Transmit>
 8008388:	4603      	mov	r3, r0
 800838a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800838c:	7dfb      	ldrb	r3, [r7, #23]
 800838e:	4618      	mov	r0, r3
 8008390:	f000 f85e 	bl	8008450 <USBD_Get_USB_Status>
 8008394:	4603      	mov	r3, r0
 8008396:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8008398:	7dbb      	ldrb	r3, [r7, #22]
}
 800839a:	4618      	mov	r0, r3
 800839c:	3718      	adds	r7, #24
 800839e:	46bd      	mov	sp, r7
 80083a0:	bd80      	pop	{r7, pc}

080083a2 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 80083a2:	b580      	push	{r7, lr}
 80083a4:	b086      	sub	sp, #24
 80083a6:	af00      	add	r7, sp, #0
 80083a8:	60f8      	str	r0, [r7, #12]
 80083aa:	607a      	str	r2, [r7, #4]
 80083ac:	461a      	mov	r2, r3
 80083ae:	460b      	mov	r3, r1
 80083b0:	72fb      	strb	r3, [r7, #11]
 80083b2:	4613      	mov	r3, r2
 80083b4:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80083b6:	2300      	movs	r3, #0
 80083b8:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80083ba:	2300      	movs	r3, #0
 80083bc:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 80083c4:	893b      	ldrh	r3, [r7, #8]
 80083c6:	7af9      	ldrb	r1, [r7, #11]
 80083c8:	687a      	ldr	r2, [r7, #4]
 80083ca:	f7f8 ffb9 	bl	8001340 <HAL_PCD_EP_Receive>
 80083ce:	4603      	mov	r3, r0
 80083d0:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80083d2:	7dfb      	ldrb	r3, [r7, #23]
 80083d4:	4618      	mov	r0, r3
 80083d6:	f000 f83b 	bl	8008450 <USBD_Get_USB_Status>
 80083da:	4603      	mov	r3, r0
 80083dc:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80083de:	7dbb      	ldrb	r3, [r7, #22]
}
 80083e0:	4618      	mov	r0, r3
 80083e2:	3718      	adds	r7, #24
 80083e4:	46bd      	mov	sp, r7
 80083e6:	bd80      	pop	{r7, pc}

080083e8 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80083e8:	b580      	push	{r7, lr}
 80083ea:	b082      	sub	sp, #8
 80083ec:	af00      	add	r7, sp, #0
 80083ee:	6078      	str	r0, [r7, #4]
 80083f0:	460b      	mov	r3, r1
 80083f2:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80083fa:	78fa      	ldrb	r2, [r7, #3]
 80083fc:	4611      	mov	r1, r2
 80083fe:	4618      	mov	r0, r3
 8008400:	f7f8 ffcf 	bl	80013a2 <HAL_PCD_EP_GetRxCount>
 8008404:	4603      	mov	r3, r0
}
 8008406:	4618      	mov	r0, r3
 8008408:	3708      	adds	r7, #8
 800840a:	46bd      	mov	sp, r7
 800840c:	bd80      	pop	{r7, pc}
	...

08008410 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8008410:	b480      	push	{r7}
 8008412:	b083      	sub	sp, #12
 8008414:	af00      	add	r7, sp, #0
 8008416:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8008418:	4b02      	ldr	r3, [pc, #8]	@ (8008424 <USBD_static_malloc+0x14>)
}
 800841a:	4618      	mov	r0, r3
 800841c:	370c      	adds	r7, #12
 800841e:	46bd      	mov	sp, r7
 8008420:	bc80      	pop	{r7}
 8008422:	4770      	bx	lr
 8008424:	200011cc 	.word	0x200011cc

08008428 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8008428:	b480      	push	{r7}
 800842a:	b083      	sub	sp, #12
 800842c:	af00      	add	r7, sp, #0
 800842e:	6078      	str	r0, [r7, #4]

}
 8008430:	bf00      	nop
 8008432:	370c      	adds	r7, #12
 8008434:	46bd      	mov	sp, r7
 8008436:	bc80      	pop	{r7}
 8008438:	4770      	bx	lr

0800843a <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800843a:	b480      	push	{r7}
 800843c:	b083      	sub	sp, #12
 800843e:	af00      	add	r7, sp, #0
 8008440:	6078      	str	r0, [r7, #4]
 8008442:	460b      	mov	r3, r1
 8008444:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 8008446:	bf00      	nop
 8008448:	370c      	adds	r7, #12
 800844a:	46bd      	mov	sp, r7
 800844c:	bc80      	pop	{r7}
 800844e:	4770      	bx	lr

08008450 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8008450:	b480      	push	{r7}
 8008452:	b085      	sub	sp, #20
 8008454:	af00      	add	r7, sp, #0
 8008456:	4603      	mov	r3, r0
 8008458:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800845a:	2300      	movs	r3, #0
 800845c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800845e:	79fb      	ldrb	r3, [r7, #7]
 8008460:	2b03      	cmp	r3, #3
 8008462:	d817      	bhi.n	8008494 <USBD_Get_USB_Status+0x44>
 8008464:	a201      	add	r2, pc, #4	@ (adr r2, 800846c <USBD_Get_USB_Status+0x1c>)
 8008466:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800846a:	bf00      	nop
 800846c:	0800847d 	.word	0x0800847d
 8008470:	08008483 	.word	0x08008483
 8008474:	08008489 	.word	0x08008489
 8008478:	0800848f 	.word	0x0800848f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800847c:	2300      	movs	r3, #0
 800847e:	73fb      	strb	r3, [r7, #15]
    break;
 8008480:	e00b      	b.n	800849a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8008482:	2302      	movs	r3, #2
 8008484:	73fb      	strb	r3, [r7, #15]
    break;
 8008486:	e008      	b.n	800849a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8008488:	2301      	movs	r3, #1
 800848a:	73fb      	strb	r3, [r7, #15]
    break;
 800848c:	e005      	b.n	800849a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800848e:	2302      	movs	r3, #2
 8008490:	73fb      	strb	r3, [r7, #15]
    break;
 8008492:	e002      	b.n	800849a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8008494:	2302      	movs	r3, #2
 8008496:	73fb      	strb	r3, [r7, #15]
    break;
 8008498:	bf00      	nop
  }
  return usb_status;
 800849a:	7bfb      	ldrb	r3, [r7, #15]
}
 800849c:	4618      	mov	r0, r3
 800849e:	3714      	adds	r7, #20
 80084a0:	46bd      	mov	sp, r7
 80084a2:	bc80      	pop	{r7}
 80084a4:	4770      	bx	lr
 80084a6:	bf00      	nop

080084a8 <memset>:
 80084a8:	4603      	mov	r3, r0
 80084aa:	4402      	add	r2, r0
 80084ac:	4293      	cmp	r3, r2
 80084ae:	d100      	bne.n	80084b2 <memset+0xa>
 80084b0:	4770      	bx	lr
 80084b2:	f803 1b01 	strb.w	r1, [r3], #1
 80084b6:	e7f9      	b.n	80084ac <memset+0x4>

080084b8 <__libc_init_array>:
 80084b8:	b570      	push	{r4, r5, r6, lr}
 80084ba:	2600      	movs	r6, #0
 80084bc:	4d0c      	ldr	r5, [pc, #48]	@ (80084f0 <__libc_init_array+0x38>)
 80084be:	4c0d      	ldr	r4, [pc, #52]	@ (80084f4 <__libc_init_array+0x3c>)
 80084c0:	1b64      	subs	r4, r4, r5
 80084c2:	10a4      	asrs	r4, r4, #2
 80084c4:	42a6      	cmp	r6, r4
 80084c6:	d109      	bne.n	80084dc <__libc_init_array+0x24>
 80084c8:	f000 f81a 	bl	8008500 <_init>
 80084cc:	2600      	movs	r6, #0
 80084ce:	4d0a      	ldr	r5, [pc, #40]	@ (80084f8 <__libc_init_array+0x40>)
 80084d0:	4c0a      	ldr	r4, [pc, #40]	@ (80084fc <__libc_init_array+0x44>)
 80084d2:	1b64      	subs	r4, r4, r5
 80084d4:	10a4      	asrs	r4, r4, #2
 80084d6:	42a6      	cmp	r6, r4
 80084d8:	d105      	bne.n	80084e6 <__libc_init_array+0x2e>
 80084da:	bd70      	pop	{r4, r5, r6, pc}
 80084dc:	f855 3b04 	ldr.w	r3, [r5], #4
 80084e0:	4798      	blx	r3
 80084e2:	3601      	adds	r6, #1
 80084e4:	e7ee      	b.n	80084c4 <__libc_init_array+0xc>
 80084e6:	f855 3b04 	ldr.w	r3, [r5], #4
 80084ea:	4798      	blx	r3
 80084ec:	3601      	adds	r6, #1
 80084ee:	e7f2      	b.n	80084d6 <__libc_init_array+0x1e>
 80084f0:	08008584 	.word	0x08008584
 80084f4:	08008584 	.word	0x08008584
 80084f8:	08008584 	.word	0x08008584
 80084fc:	08008588 	.word	0x08008588

08008500 <_init>:
 8008500:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008502:	bf00      	nop
 8008504:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008506:	bc08      	pop	{r3}
 8008508:	469e      	mov	lr, r3
 800850a:	4770      	bx	lr

0800850c <_fini>:
 800850c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800850e:	bf00      	nop
 8008510:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008512:	bc08      	pop	{r3}
 8008514:	469e      	mov	lr, r3
 8008516:	4770      	bx	lr
