
SmartRC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000d74  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000e80  08000e80  0002003c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000e80  08000e80  0002003c  2**0
                  CONTENTS
  4 .ARM          00000000  08000e80  08000e80  0002003c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000e80  08000e80  0002003c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000e80  08000e80  00010e80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000e84  08000e84  00010e84  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000003c  20000000  08000e88  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000150  2000003c  08000ec4  0002003c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000018c  08000ec4  0002018c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000633f  00000000  00000000  00020065  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000014a7  00000000  00000000  000263a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00001deb  00000000  00000000  0002784b  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 000002b0  00000000  00000000  00029638  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00000328  00000000  00000000  000298e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_macro  00012c06  00000000  00000000  00029c10  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_line   00003ea1  00000000  00000000  0003c816  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_str    000648b1  00000000  00000000  000406b7  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .comment      0000007b  00000000  00000000  000a4f68  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000534  00000000  00000000  000a4fe4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000003c 	.word	0x2000003c
 8000128:	00000000 	.word	0x00000000
 800012c:	08000e68 	.word	0x08000e68

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000040 	.word	0x20000040
 8000148:	08000e68 	.word	0x08000e68

0800014c <CapSens_InitRoutine>:
static void DMA_Init(void);
static void ADC_Init(void);
static void ADC_Activate(void);

void CapSens_InitRoutine(void)
{
 800014c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000150:	b084      	sub	sp, #16
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8000152:	4cc8      	ldr	r4, [pc, #800]	; (8000474 <CapSens_InitRoutine+0x328>)
 8000154:	69a3      	ldr	r3, [r4, #24]
 8000156:	f043 0304 	orr.w	r3, r3, #4
 800015a:	61a3      	str	r3, [r4, #24]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 800015c:	69a3      	ldr	r3, [r4, #24]
 800015e:	f003 0304 	and.w	r3, r3, #4
 8000162:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8000164:	9b01      	ldr	r3, [sp, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8000166:	69a3      	ldr	r3, [r4, #24]
 8000168:	f043 0308 	orr.w	r3, r3, #8
 800016c:	61a3      	str	r3, [r4, #24]
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 800016e:	69a3      	ldr	r3, [r4, #24]
 8000170:	f003 0308 	and.w	r3, r3, #8
 8000174:	9300      	str	r3, [sp, #0]
  (void)tmpreg;
 8000176:	9b00      	ldr	r3, [sp, #0]
	TOP_CLK_ENABLE();
	BOTTOM_CLK_ENABLE();

	tConfigBottomConnection.Pin = BOTTOM_PINS;
 8000178:	49bf      	ldr	r1, [pc, #764]	; (8000478 <CapSens_InitRoutine+0x32c>)
 800017a:	4bc0      	ldr	r3, [pc, #768]	; (800047c <CapSens_InitRoutine+0x330>)
 800017c:	600b      	str	r3, [r1, #0]
	tConfigBottomConnection.Mode = LL_GPIO_MODE_OUTPUT;
 800017e:	2701      	movs	r7, #1
 8000180:	604f      	str	r7, [r1, #4]
	tConfigBottomConnection.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000182:	2602      	movs	r6, #2
 8000184:	608e      	str	r6, [r1, #8]
	tConfigBottomConnection.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000186:	2500      	movs	r5, #0
 8000188:	60cd      	str	r5, [r1, #12]
	tConfigBottomConnection.Pull = LL_GPIO_PULL_DOWN;
 800018a:	610d      	str	r5, [r1, #16]
	LL_GPIO_Init(BOTTOM_PORT, &tConfigBottomConnection);
 800018c:	48bc      	ldr	r0, [pc, #752]	; (8000480 <CapSens_InitRoutine+0x334>)
 800018e:	f000 fd99 	bl	8000cc4 <LL_GPIO_Init>

	tConfigTopConnection.Pin = TOP_PINS;
 8000192:	49bc      	ldr	r1, [pc, #752]	; (8000484 <CapSens_InitRoutine+0x338>)
 8000194:	f64f 43fc 	movw	r3, #64764	; 0xfcfc
 8000198:	600b      	str	r3, [r1, #0]
	tConfigTopConnection.Mode = LL_GPIO_MODE_OUTPUT;
 800019a:	604f      	str	r7, [r1, #4]
	tConfigTopConnection.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800019c:	608e      	str	r6, [r1, #8]
	tConfigTopConnection.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800019e:	60cd      	str	r5, [r1, #12]
	tConfigTopConnection.Pull = LL_GPIO_PULL_DOWN;
 80001a0:	610d      	str	r5, [r1, #16]
	LL_GPIO_Init(TOP_PORT, &tConfigTopConnection);
 80001a2:	4eb9      	ldr	r6, [pc, #740]	; (8000488 <CapSens_InitRoutine+0x33c>)
 80001a4:	4630      	mov	r0, r6
 80001a6:	f000 fd8d 	bl	8000cc4 <LL_GPIO_Init>
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80001aa:	49b8      	ldr	r1, [pc, #736]	; (800048c <CapSens_InitRoutine+0x340>)
 80001ac:	2310      	movs	r3, #16
 80001ae:	f881 330b 	strb.w	r3, [r1, #779]	; 0x30b
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80001b2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80001b6:	600b      	str	r3, [r1, #0]
  SET_BIT(RCC->AHBENR, Periphs);
 80001b8:	6963      	ldr	r3, [r4, #20]
 80001ba:	433b      	orrs	r3, r7
 80001bc:	6163      	str	r3, [r4, #20]
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 80001be:	6963      	ldr	r3, [r4, #20]
 80001c0:	403b      	ands	r3, r7
 80001c2:	9303      	str	r3, [sp, #12]
  (void)tmpreg;
 80001c4:	9b03      	ldr	r3, [sp, #12]
  *         @arg @ref LL_DMA_PRIORITY_LOW or @ref LL_DMA_PRIORITY_MEDIUM or @ref LL_DMA_PRIORITY_HIGH or @ref LL_DMA_PRIORITY_VERYHIGH
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ConfigTransfer(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Configuration)
{
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR,
 80001c6:	4bb2      	ldr	r3, [pc, #712]	; (8000490 <CapSens_InitRoutine+0x344>)
 80001c8:	681a      	ldr	r2, [r3, #0]
 80001ca:	f422 42ff 	bic.w	r2, r2, #32640	; 0x7f80
 80001ce:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80001d2:	f442 5216 	orr.w	r2, r2, #9600	; 0x2580
 80001d6:	f042 0220 	orr.w	r2, r2, #32
 80001da:	601a      	str	r2, [r3, #0]
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR, DstAddress);
  }
  /* Direction Periph to Memory and Memory to Memory */
  else
  {
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR, SrcAddress);
 80001dc:	4aad      	ldr	r2, [pc, #692]	; (8000494 <CapSens_InitRoutine+0x348>)
 80001de:	609a      	str	r2, [r3, #8]
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR, DstAddress);
 80001e0:	4aad      	ldr	r2, [pc, #692]	; (8000498 <CapSens_InitRoutine+0x34c>)
 80001e2:	60da      	str	r2, [r3, #12]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CNDTR,
 80001e4:	685a      	ldr	r2, [r3, #4]
 80001e6:	0c12      	lsrs	r2, r2, #16
 80001e8:	0412      	lsls	r2, r2, #16
 80001ea:	f042 0205 	orr.w	r2, r2, #5
 80001ee:	605a      	str	r2, [r3, #4]
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TC(DMA_TypeDef *DMAx, uint32_t Channel)
{
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_TCIE);
 80001f0:	681a      	ldr	r2, [r3, #0]
 80001f2:	f042 0202 	orr.w	r2, r2, #2
 80001f6:	601a      	str	r2, [r3, #0]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_EN);
 80001f8:	681a      	ldr	r2, [r3, #0]
 80001fa:	433a      	orrs	r2, r7
 80001fc:	601a      	str	r2, [r3, #0]
	LL_DMA_EnableChannel(DMA1, DMA_CHANNEL_ADC);
}

static void ADC_Init(void)
{
	MODIFY_REG(TOP_PORT->CRL, TOP_CRL_MASK, TOP_MODE_ANALOG);
 80001fe:	6833      	ldr	r3, [r6, #0]
 8000200:	b2db      	uxtb	r3, r3
 8000202:	6033      	str	r3, [r6, #0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000204:	f881 5312 	strb.w	r5, [r1, #786]	; 0x312
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000208:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800020c:	600b      	str	r3, [r1, #0]
  SET_BIT(RCC->APB2ENR, Periphs);
 800020e:	69a3      	ldr	r3, [r4, #24]
 8000210:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000214:	61a3      	str	r3, [r4, #24]
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000216:	69a3      	ldr	r3, [r4, #24]
 8000218:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800021c:	9302      	str	r3, [sp, #8]
  (void)tmpreg;
 800021e:	9b02      	ldr	r3, [sp, #8]
  *         @arg @ref LL_RCC_ADC_CLKSRC_PCLK2_DIV_8
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetADCClockSource(uint32_t ADCxSource)
{
  MODIFY_REG(RCC->CFGR, RCC_CFGR_ADCPRE, ADCxSource);
 8000220:	6863      	ldr	r3, [r4, #4]
 8000222:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000226:	6063      	str	r3, [r4, #4]
  *         @arg @ref LL_ADC_SEQ_SCAN_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSequencersScanMode(ADC_TypeDef *ADCx, uint32_t ScanMode)
{
  MODIFY_REG(ADCx->CR1, ADC_CR1_SCAN, ScanMode);
 8000228:	4b9c      	ldr	r3, [pc, #624]	; (800049c <CapSens_InitRoutine+0x350>)
 800022a:	685a      	ldr	r2, [r3, #4]
 800022c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000230:	605a      	str	r2, [r3, #4]
/* Note: On this STM32 serie, ADC group regular external trigger edge        */
/*       is used to perform a ADC conversion start.                           */
/*       This function does not set external trigger edge.                    */
/*       This feature is set using function                                   */
/*       @ref LL_ADC_REG_StartConversionExtTrig().                            */
  MODIFY_REG(ADCx->CR2, ADC_CR2_EXTSEL, (TriggerSource & ADC_CR2_EXTSEL));
 8000232:	689a      	ldr	r2, [r3, #8]
 8000234:	f442 2260 	orr.w	r2, r2, #917504	; 0xe0000
 8000238:	609a      	str	r2, [r3, #8]
  *         @arg @ref LL_ADC_REG_CONV_CONTINUOUS
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetContinuousMode(ADC_TypeDef *ADCx, uint32_t Continuous)
{
  MODIFY_REG(ADCx->CR2, ADC_CR2_CONT, Continuous);
 800023a:	689a      	ldr	r2, [r3, #8]
 800023c:	f022 0202 	bic.w	r2, r2, #2
 8000240:	609a      	str	r2, [r3, #8]
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_UNLIMITED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDMATransfer(ADC_TypeDef *ADCx, uint32_t DMATransfer)
{
  MODIFY_REG(ADCx->CR2, ADC_CR2_DMA, DMATransfer);
 8000242:	689a      	ldr	r2, [r3, #8]
 8000244:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000248:	609a      	str	r2, [r3, #8]
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 800024a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800024c:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8000250:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8000254:	62da      	str	r2, [r3, #44]	; 0x2c
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, __ADC_MASK_SHIFT(Rank, ADC_REG_SQRX_REGOFFSET_MASK));
 8000256:	4a92      	ldr	r2, [pc, #584]	; (80004a0 <CapSens_InitRoutine+0x354>)
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000258:	f44f 7140 	mov.w	r1, #768	; 0x300
 800025c:	fa91 f4a1 	rbit	r4, r1
 8000260:	fab4 f484 	clz	r4, r4
 8000264:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000268:	fa20 f404 	lsr.w	r4, r0, r4
  MODIFY_REG(*preg,
 800026c:	f852 5024 	ldr.w	r5, [r2, r4, lsl #2]
 8000270:	f025 051f 	bic.w	r5, r5, #31
 8000274:	f045 0503 	orr.w	r5, r5, #3
 8000278:	f842 5024 	str.w	r5, [r2, r4, lsl #2]
 800027c:	fa91 f4a1 	rbit	r4, r1
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, __ADC_MASK_SHIFT(Rank, ADC_REG_SQRX_REGOFFSET_MASK));
 8000280:	fab4 f484 	clz	r4, r4
 8000284:	fa20 f404 	lsr.w	r4, r0, r4
  MODIFY_REG(*preg,
 8000288:	f852 5024 	ldr.w	r5, [r2, r4, lsl #2]
 800028c:	f425 7578 	bic.w	r5, r5, #992	; 0x3e0
 8000290:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 8000294:	f842 5024 	str.w	r5, [r2, r4, lsl #2]
 8000298:	fa91 f4a1 	rbit	r4, r1
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, __ADC_MASK_SHIFT(Rank, ADC_REG_SQRX_REGOFFSET_MASK));
 800029c:	fab4 f484 	clz	r4, r4
 80002a0:	fa20 f404 	lsr.w	r4, r0, r4
  MODIFY_REG(*preg,
 80002a4:	f852 5024 	ldr.w	r5, [r2, r4, lsl #2]
 80002a8:	f425 45f8 	bic.w	r5, r5, #31744	; 0x7c00
 80002ac:	f445 55a0 	orr.w	r5, r5, #5120	; 0x1400
 80002b0:	f842 5024 	str.w	r5, [r2, r4, lsl #2]
 80002b4:	fa91 f4a1 	rbit	r4, r1
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, __ADC_MASK_SHIFT(Rank, ADC_REG_SQRX_REGOFFSET_MASK));
 80002b8:	fab4 f484 	clz	r4, r4
 80002bc:	fa20 f404 	lsr.w	r4, r0, r4
  MODIFY_REG(*preg,
 80002c0:	f852 5024 	ldr.w	r5, [r2, r4, lsl #2]
 80002c4:	f425 2578 	bic.w	r5, r5, #1015808	; 0xf8000
 80002c8:	f445 3540 	orr.w	r5, r5, #196608	; 0x30000
 80002cc:	f842 5024 	str.w	r5, [r2, r4, lsl #2]
 80002d0:	fa91 f1a1 	rbit	r1, r1
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, __ADC_MASK_SHIFT(Rank, ADC_REG_SQRX_REGOFFSET_MASK));
 80002d4:	fab1 f181 	clz	r1, r1
 80002d8:	fa20 f101 	lsr.w	r1, r0, r1
  MODIFY_REG(*preg,
 80002dc:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
 80002e0:	f020 70f8 	bic.w	r0, r0, #32505856	; 0x1f00000
 80002e4:	f440 00e0 	orr.w	r0, r0, #7340032	; 0x700000
 80002e8:	f842 0021 	str.w	r0, [r2, r1, lsl #2]
{
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPRX_REGOFFSET_MASK));
 80002ec:	496d      	ldr	r1, [pc, #436]	; (80004a4 <CapSens_InitRoutine+0x358>)
 80002ee:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
 80002f2:	fa90 f7a0 	rbit	r7, r0
 80002f6:	fab7 f787 	clz	r7, r7
 80002fa:	fa20 f707 	lsr.w	r7, r0, r7
  
  MODIFY_REG(*preg,
 80002fe:	f851 c027 	ldr.w	ip, [r1, r7, lsl #2]
 8000302:	f04f 72f8 	mov.w	r2, #32505856	; 0x1f00000
 8000306:	fa92 f4a2 	rbit	r4, r2
 800030a:	fab4 f484 	clz	r4, r4
 800030e:	fa92 fea2 	rbit	lr, r2
 8000312:	b2e4      	uxtb	r4, r4
 8000314:	f44f 0510 	mov.w	r5, #9437184	; 0x900000
 8000318:	fa25 f404 	lsr.w	r4, r5, r4
 800031c:	2607      	movs	r6, #7
 800031e:	fa06 f404 	lsl.w	r4, r6, r4
 8000322:	ea2c 0404 	bic.w	r4, ip, r4
 8000326:	fabe fc8e 	clz	ip, lr
 800032a:	fa25 fc0c 	lsr.w	ip, r5, ip
 800032e:	2504      	movs	r5, #4
 8000330:	fa05 fc0c 	lsl.w	ip, r5, ip
 8000334:	ea44 040c 	orr.w	r4, r4, ip
 8000338:	f841 4027 	str.w	r4, [r1, r7, lsl #2]
 800033c:	fa90 f7a0 	rbit	r7, r0
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPRX_REGOFFSET_MASK));
 8000340:	fab7 f787 	clz	r7, r7
 8000344:	fa20 f707 	lsr.w	r7, r0, r7
  MODIFY_REG(*preg,
 8000348:	f851 e027 	ldr.w	lr, [r1, r7, lsl #2]
 800034c:	fa92 f4a2 	rbit	r4, r2
 8000350:	fab4 f484 	clz	r4, r4
 8000354:	fa92 f8a2 	rbit	r8, r2
 8000358:	b2e4      	uxtb	r4, r4
 800035a:	f44f 0c40 	mov.w	ip, #12582912	; 0xc00000
 800035e:	fa2c f404 	lsr.w	r4, ip, r4
 8000362:	fa06 f404 	lsl.w	r4, r6, r4
 8000366:	ea2e 0404 	bic.w	r4, lr, r4
 800036a:	fab8 f888 	clz	r8, r8
 800036e:	fa2c fc08 	lsr.w	ip, ip, r8
 8000372:	fa05 fc0c 	lsl.w	ip, r5, ip
 8000376:	ea44 040c 	orr.w	r4, r4, ip
 800037a:	f841 4027 	str.w	r4, [r1, r7, lsl #2]
 800037e:	fa90 f7a0 	rbit	r7, r0
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPRX_REGOFFSET_MASK));
 8000382:	fab7 f787 	clz	r7, r7
 8000386:	fa20 f707 	lsr.w	r7, r0, r7
  MODIFY_REG(*preg,
 800038a:	f851 e027 	ldr.w	lr, [r1, r7, lsl #2]
 800038e:	fa92 f4a2 	rbit	r4, r2
 8000392:	fab4 f484 	clz	r4, r4
 8000396:	fa92 f8a2 	rbit	r8, r2
 800039a:	b2e4      	uxtb	r4, r4
 800039c:	f44f 0c70 	mov.w	ip, #15728640	; 0xf00000
 80003a0:	fa2c f404 	lsr.w	r4, ip, r4
 80003a4:	fa06 f404 	lsl.w	r4, r6, r4
 80003a8:	ea2e 0404 	bic.w	r4, lr, r4
 80003ac:	fab8 f888 	clz	r8, r8
 80003b0:	fa2c fc08 	lsr.w	ip, ip, r8
 80003b4:	fa05 fc0c 	lsl.w	ip, r5, ip
 80003b8:	ea44 040c 	orr.w	r4, r4, ip
 80003bc:	f841 4027 	str.w	r4, [r1, r7, lsl #2]
 80003c0:	fa90 f7a0 	rbit	r7, r0
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPRX_REGOFFSET_MASK));
 80003c4:	fab7 f787 	clz	r7, r7
 80003c8:	fa20 f707 	lsr.w	r7, r0, r7
  MODIFY_REG(*preg,
 80003cc:	f851 e027 	ldr.w	lr, [r1, r7, lsl #2]
 80003d0:	fa92 f4a2 	rbit	r4, r2
 80003d4:	fab4 f484 	clz	r4, r4
 80003d8:	fa92 f8a2 	rbit	r8, r2
 80003dc:	b2e4      	uxtb	r4, r4
 80003de:	f04f 7c90 	mov.w	ip, #18874368	; 0x1200000
 80003e2:	fa2c f404 	lsr.w	r4, ip, r4
 80003e6:	fa06 f404 	lsl.w	r4, r6, r4
 80003ea:	ea2e 0404 	bic.w	r4, lr, r4
 80003ee:	fab8 f888 	clz	r8, r8
 80003f2:	fa2c fc08 	lsr.w	ip, ip, r8
 80003f6:	fa05 fc0c 	lsl.w	ip, r5, ip
 80003fa:	ea44 040c 	orr.w	r4, r4, ip
 80003fe:	f841 4027 	str.w	r4, [r1, r7, lsl #2]
 8000402:	fa90 f4a0 	rbit	r4, r0
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPRX_REGOFFSET_MASK));
 8000406:	fab4 f484 	clz	r4, r4
 800040a:	40e0      	lsrs	r0, r4
  MODIFY_REG(*preg,
 800040c:	f851 7020 	ldr.w	r7, [r1, r0, lsl #2]
 8000410:	fa92 f4a2 	rbit	r4, r2
 8000414:	fab4 f484 	clz	r4, r4
 8000418:	fa92 f2a2 	rbit	r2, r2
 800041c:	b2e4      	uxtb	r4, r4
 800041e:	f04f 7ca8 	mov.w	ip, #22020096	; 0x1500000
 8000422:	fa2c f404 	lsr.w	r4, ip, r4
 8000426:	40a6      	lsls	r6, r4
 8000428:	ea27 0606 	bic.w	r6, r7, r6
 800042c:	fab2 f282 	clz	r2, r2
 8000430:	fa2c f202 	lsr.w	r2, ip, r2
 8000434:	4095      	lsls	r5, r2
 8000436:	4335      	orrs	r5, r6
 8000438:	f841 5020 	str.w	r5, [r1, r0, lsl #2]
{
  /* Note: on this STM32 serie, there is no flag ADC group regular           */
  /*       end of unitary conversion.                                         */
  /*       Flag noted as "EOC" is corresponding to flag "EOS"                 */
  /*       in other STM32 families).                                          */
  SET_BIT(ADCx->CR1, ADC_CR1_EOCIE);
 800043c:	685a      	ldr	r2, [r3, #4]
 800043e:	f042 0220 	orr.w	r2, r2, #32
 8000442:	605a      	str	r2, [r3, #4]
  SET_BIT(ADCx->CR2, ADC_CR2_ADON);
 8000444:	689a      	ldr	r2, [r3, #8]
 8000446:	f042 0201 	orr.w	r2, r2, #1
 800044a:	609a      	str	r2, [r3, #8]
static void ADC_Activate(void)
{
    /* Enable ADC */
    LL_ADC_Enable(ADC1);

    NOP8;
 800044c:	bf00      	nop
 800044e:	bf00      	nop
 8000450:	bf00      	nop
 8000452:	bf00      	nop
 8000454:	bf00      	nop
 8000456:	bf00      	nop
 8000458:	bf00      	nop
 800045a:	bf00      	nop
  SET_BIT(ADCx->CR2, ADC_CR2_CAL);
 800045c:	689a      	ldr	r2, [r3, #8]
 800045e:	f042 0204 	orr.w	r2, r2, #4
 8000462:	609a      	str	r2, [r3, #8]
  return (READ_BIT(ADCx->CR2, ADC_CR2_CAL) == (ADC_CR2_CAL));
 8000464:	461a      	mov	r2, r3
 8000466:	6893      	ldr	r3, [r2, #8]

    /* Run ADC self calibration */
    LL_ADC_StartCalibration(ADC1);

    while (LL_ADC_IsCalibrationOnGoing(ADC1) != 0)
 8000468:	f013 0f04 	tst.w	r3, #4
 800046c:	d1fb      	bne.n	8000466 <CapSens_InitRoutine+0x31a>
}
 800046e:	b004      	add	sp, #16
 8000470:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000474:	40021000 	.word	0x40021000
 8000478:	20000058 	.word	0x20000058
 800047c:	041c071f 	.word	0x041c071f
 8000480:	40010c00 	.word	0x40010c00
 8000484:	2000006c 	.word	0x2000006c
 8000488:	40010800 	.word	0x40010800
 800048c:	e000e100 	.word	0xe000e100
 8000490:	40020008 	.word	0x40020008
 8000494:	4001244c 	.word	0x4001244c
 8000498:	20000120 	.word	0x20000120
 800049c:	40012400 	.word	0x40012400
 80004a0:	4001242c 	.word	0x4001242c
 80004a4:	4001240c 	.word	0x4001240c

080004a8 <CapSens_ChargeRoutine_2ms>:
{
 80004a8:	b4f0      	push	{r4, r5, r6, r7}
 80004aa:	204b      	movs	r0, #75	; 0x4b
		MODIFY_REG(BOTTOM_PORT->CRL, BOTTOM_CRL_MASK, BOTTOM_CRL_MODE_FLOAT);
 80004ac:	4b31      	ldr	r3, [pc, #196]	; (8000574 <CapSens_ChargeRoutine_2ms+0xcc>)
 80004ae:	f240 4c44 	movw	ip, #1092	; 0x444
		MODIFY_REG(BOTTOM_PORT->CRH, BOTTOM_CRH_MASK, BOTTOM_CRH_MODE_FLOAT);
 80004b2:	4c31      	ldr	r4, [pc, #196]	; (8000578 <CapSens_ChargeRoutine_2ms+0xd0>)
 80004b4:	4f31      	ldr	r7, [pc, #196]	; (800057c <CapSens_ChargeRoutine_2ms+0xd4>)
		MODIFY_REG(TOP_PORT->CRL, TOP_CRL_MASK, TOP_MODE_OUTPUT);
 80004b6:	4932      	ldr	r1, [pc, #200]	; (8000580 <CapSens_ChargeRoutine_2ms+0xd8>)
		MODIFY_REG(BOTTOM_PORT->CRL, BOTTOM_CRL_MASK, BOTTOM_CRL_MODE_OUTPUT);
 80004b8:	f240 2622 	movw	r6, #546	; 0x222
		MODIFY_REG(BOTTOM_PORT->CRH, BOTTOM_CRH_MASK, BOTTOM_CRH_MODE_OUTPUT);
 80004bc:	4d31      	ldr	r5, [pc, #196]	; (8000584 <CapSens_ChargeRoutine_2ms+0xdc>)
		MODIFY_REG(BOTTOM_PORT->CRL, BOTTOM_CRL_MASK, BOTTOM_CRL_MODE_FLOAT);
 80004be:	681a      	ldr	r2, [r3, #0]
 80004c0:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
 80004c4:	f022 020f 	bic.w	r2, r2, #15
 80004c8:	ea42 020c 	orr.w	r2, r2, ip
 80004cc:	601a      	str	r2, [r3, #0]
		MODIFY_REG(BOTTOM_PORT->CRH, BOTTOM_CRH_MASK, BOTTOM_CRH_MODE_FLOAT);
 80004ce:	685a      	ldr	r2, [r3, #4]
 80004d0:	4022      	ands	r2, r4
 80004d2:	433a      	orrs	r2, r7
 80004d4:	605a      	str	r2, [r3, #4]
		MODIFY_REG(TOP_PORT->CRL, TOP_CRL_MASK, TOP_MODE_OUTPUT);
 80004d6:	680a      	ldr	r2, [r1, #0]
 80004d8:	b2d2      	uxtb	r2, r2
 80004da:	f042 2211 	orr.w	r2, r2, #285217024	; 0x11001100
 80004de:	f442 1288 	orr.w	r2, r2, #1114112	; 0x110000
 80004e2:	600a      	str	r2, [r1, #0]
		MODIFY_REG(TOP_PORT->ODR, TOP_PINS_MASK, TOP_HIGH_LEVEL); /* Set High Level to Top pins */
 80004e4:	68ca      	ldr	r2, [r1, #12]
 80004e6:	f042 02f8 	orr.w	r2, r2, #248	; 0xf8
 80004ea:	60ca      	str	r2, [r1, #12]
		MODIFY_REG(TOP_PORT->CRL, TOP_CRL_MASK, TOP_MODE_FLOAT);
 80004ec:	680a      	ldr	r2, [r1, #0]
 80004ee:	b2d2      	uxtb	r2, r2
 80004f0:	f042 2244 	orr.w	r2, r2, #1140868096	; 0x44004400
 80004f4:	f442 0288 	orr.w	r2, r2, #4456448	; 0x440000
 80004f8:	600a      	str	r2, [r1, #0]
		MODIFY_REG(BOTTOM_PORT->CRL, BOTTOM_CRL_MASK, BOTTOM_CRL_MODE_OUTPUT);
 80004fa:	681a      	ldr	r2, [r3, #0]
 80004fc:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
 8000500:	f022 020f 	bic.w	r2, r2, #15
 8000504:	4332      	orrs	r2, r6
 8000506:	601a      	str	r2, [r3, #0]
		MODIFY_REG(BOTTOM_PORT->CRH, BOTTOM_CRH_MASK, BOTTOM_CRH_MODE_OUTPUT);
 8000508:	685a      	ldr	r2, [r3, #4]
 800050a:	4022      	ands	r2, r4
 800050c:	432a      	orrs	r2, r5
 800050e:	605a      	str	r2, [r3, #4]
		MODIFY_REG(BOTTOM_PORT->ODR, BOTTOM_PINS_MASK, BOTTOM_LOW_LEVEL); /* Set Low Level to Bottom pins */
 8000510:	68da      	ldr	r2, [r3, #12]
 8000512:	f422 52e0 	bic.w	r2, r2, #7168	; 0x1c00
 8000516:	f022 0207 	bic.w	r2, r2, #7
 800051a:	60da      	str	r2, [r3, #12]
 800051c:	3801      	subs	r0, #1
 800051e:	b280      	uxth	r0, r0
	for (uint16_t i = 0; i < CHARGE_CYCLES; i++)
 8000520:	2800      	cmp	r0, #0
 8000522:	d1cc      	bne.n	80004be <CapSens_ChargeRoutine_2ms+0x16>
	MODIFY_REG(TOP_PORT->CRL, TOP_CRL_MASK, TOP_MODE_ANALOG);
 8000524:	4a16      	ldr	r2, [pc, #88]	; (8000580 <CapSens_ChargeRoutine_2ms+0xd8>)
 8000526:	6813      	ldr	r3, [r2, #0]
 8000528:	b2db      	uxtb	r3, r3
 800052a:	6013      	str	r3, [r2, #0]
	NOP4;
 800052c:	bf00      	nop
 800052e:	bf00      	nop
 8000530:	bf00      	nop
 8000532:	bf00      	nop
  SET_BIT(ADCx->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8000534:	f502 52e0 	add.w	r2, r2, #7168	; 0x1c00
 8000538:	6893      	ldr	r3, [r2, #8]
 800053a:	f443 03a0 	orr.w	r3, r3, #5242880	; 0x500000
 800053e:	6093      	str	r3, [r2, #8]
	while (u8DMA_ADCtransferStatus != DMA_TRANSFER_FINISHED)
 8000540:	4a11      	ldr	r2, [pc, #68]	; (8000588 <CapSens_ChargeRoutine_2ms+0xe0>)
 8000542:	7813      	ldrb	r3, [r2, #0]
 8000544:	b2db      	uxtb	r3, r3
 8000546:	2b01      	cmp	r3, #1
 8000548:	d1fb      	bne.n	8000542 <CapSens_ChargeRoutine_2ms+0x9a>
	u8DMA_ADCtransferStatus = DMA_NO_TRANSFER;
 800054a:	4b0f      	ldr	r3, [pc, #60]	; (8000588 <CapSens_ChargeRoutine_2ms+0xe0>)
 800054c:	2200      	movs	r2, #0
 800054e:	701a      	strb	r2, [r3, #0]
	MODIFY_REG(TOP_PORT->CRL, TOP_CRL_MASK, TOP_MODE_OUTPUT);
 8000550:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8000554:	f502 3284 	add.w	r2, r2, #67584	; 0x10800
 8000558:	6813      	ldr	r3, [r2, #0]
 800055a:	b2db      	uxtb	r3, r3
 800055c:	f043 2311 	orr.w	r3, r3, #285217024	; 0x11001100
 8000560:	f443 1388 	orr.w	r3, r3, #1114112	; 0x110000
 8000564:	6013      	str	r3, [r2, #0]
	MODIFY_REG(TOP_PORT->ODR, TOP_PINS_MASK, TOP_LOW_LEVEL); /* Set Low Level to Top pins */
 8000566:	68d3      	ldr	r3, [r2, #12]
 8000568:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800056c:	60d3      	str	r3, [r2, #12]
}
 800056e:	bcf0      	pop	{r4, r5, r6, r7}
 8000570:	4770      	bx	lr
 8000572:	bf00      	nop
 8000574:	40010c00 	.word	0x40010c00
 8000578:	f00000ff 	.word	0xf00000ff
 800057c:	04444400 	.word	0x04444400
 8000580:	40010800 	.word	0x40010800
 8000584:	02222200 	.word	0x02222200
 8000588:	20000080 	.word	0x20000080

0800058c <CapSens_ApiGetSensorsValue>:
{
 800058c:	3802      	subs	r0, #2
 800058e:	2300      	movs	r3, #0
		pu16Destination[i] = au16SensorsValue[i];
 8000590:	4904      	ldr	r1, [pc, #16]	; (80005a4 <CapSens_ApiGetSensorsValue+0x18>)
 8000592:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8000596:	f820 2f02 	strh.w	r2, [r0, #2]!
 800059a:	3301      	adds	r3, #1
	for (uint8_t i = 0; i < SENSORS_AMOUNT; i++)
 800059c:	2b05      	cmp	r3, #5
 800059e:	d1f8      	bne.n	8000592 <CapSens_ApiGetSensorsValue+0x6>
}
 80005a0:	4770      	bx	lr
 80005a2:	bf00      	nop
 80005a4:	20000120 	.word	0x20000120

080005a8 <DMA_AdcTransferComplete_Callback>:
    };
}

void DMA_AdcTransferComplete_Callback(void)
{
	u8DMA_ADCtransferStatus = DMA_TRANSFER_FINISHED;
 80005a8:	4b01      	ldr	r3, [pc, #4]	; (80005b0 <DMA_AdcTransferComplete_Callback+0x8>)
 80005aa:	2201      	movs	r2, #1
 80005ac:	701a      	strb	r2, [r3, #0]
}
 80005ae:	4770      	bx	lr
 80005b0:	20000080 	.word	0x20000080

080005b4 <Debug_Init>:
static void USART_Init(void);
static void DMA_Init(void);
static void BufferTransmit(uint8_t u8BufferLength);

void Debug_Init(void)
{
 80005b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80005b6:	b083      	sub	sp, #12
  SET_BIT(RCC->APB2ENR, Periphs);
 80005b8:	4b85      	ldr	r3, [pc, #532]	; (80007d0 <Debug_Init+0x21c>)
 80005ba:	699a      	ldr	r2, [r3, #24]
 80005bc:	f042 0204 	orr.w	r2, r2, #4
 80005c0:	619a      	str	r2, [r3, #24]
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80005c2:	699a      	ldr	r2, [r3, #24]
 80005c4:	f002 0204 	and.w	r2, r2, #4
 80005c8:	9200      	str	r2, [sp, #0]
  (void)tmpreg;
 80005ca:	9a00      	ldr	r2, [sp, #0]
  SET_BIT(RCC->APB2ENR, Periphs);
 80005cc:	699a      	ldr	r2, [r3, #24]
 80005ce:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80005d2:	619a      	str	r2, [r3, #24]
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80005d4:	699b      	ldr	r3, [r3, #24]
 80005d6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80005da:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 80005dc:	9b01      	ldr	r3, [sp, #4]
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
  register uint32_t *pReg = (uint32_t *)((uint32_t)(&GPIOx->CRL) + (Pin >> 24));
 80005de:	497d      	ldr	r1, [pc, #500]	; (80007d4 <Debug_Init+0x220>)
 80005e0:	487d      	ldr	r0, [pc, #500]	; (80007d8 <Debug_Init+0x224>)
 80005e2:	fa90 f2a0 	rbit	r2, r0
  MODIFY_REG(*pReg, ((GPIO_CRL_CNF0 | GPIO_CRL_MODE0) << (POSITION_VAL(Pin) * 4U)), (Mode << (POSITION_VAL(Pin) * 4U)));
 80005e6:	fab2 f282 	clz	r2, r2
 80005ea:	fa90 f7a0 	rbit	r7, r0
 80005ee:	fab7 f787 	clz	r7, r7
 80005f2:	fa90 f6a0 	rbit	r6, r0
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
  register uint32_t *pReg = (uint32_t *)((uint32_t)(&GPIOx->CRL) + (Pin >> 24));
  MODIFY_REG(*pReg, (GPIO_CRL_MODE0 << (POSITION_VAL(Pin) * 4U)),
 80005f6:	fab6 f686 	clz	r6, r6
 80005fa:	fa90 f5a0 	rbit	r5, r0
 80005fe:	fab5 f585 	clz	r5, r5
 8000602:	fa90 f3a0 	rbit	r3, r0
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t OutputType)
{
  register uint32_t *pReg = (uint32_t *)((uint32_t)(&GPIOx->CRL) + (Pin >> 24));
  MODIFY_REG(*pReg, (GPIO_CRL_CNF0_0 << (POSITION_VAL(Pin) * 4U)),
 8000606:	fab3 f383 	clz	r3, r3
 800060a:	fa90 f0a0 	rbit	r0, r0
  MODIFY_REG(*pReg, ((GPIO_CRL_CNF0 | GPIO_CRL_MODE0) << (POSITION_VAL(Pin) * 4U)), (Mode << (POSITION_VAL(Pin) * 4U)));
 800060e:	0092      	lsls	r2, r2, #2
 8000610:	240f      	movs	r4, #15
 8000612:	fa04 f002 	lsl.w	r0, r4, r2
 8000616:	684a      	ldr	r2, [r1, #4]
 8000618:	ea22 0200 	bic.w	r2, r2, r0
 800061c:	00bf      	lsls	r7, r7, #2
 800061e:	2009      	movs	r0, #9
 8000620:	40b8      	lsls	r0, r7
 8000622:	4302      	orrs	r2, r0
  MODIFY_REG(*pReg, (GPIO_CRL_MODE0 << (POSITION_VAL(Pin) * 4U)),
 8000624:	00b6      	lsls	r6, r6, #2
 8000626:	2003      	movs	r0, #3
 8000628:	fa00 f606 	lsl.w	r6, r0, r6
 800062c:	ea22 0206 	bic.w	r2, r2, r6
 8000630:	00ad      	lsls	r5, r5, #2
 8000632:	fa00 f505 	lsl.w	r5, r0, r5
 8000636:	432a      	orrs	r2, r5
  MODIFY_REG(*pReg, (GPIO_CRL_CNF0_0 << (POSITION_VAL(Pin) * 4U)),
 8000638:	009b      	lsls	r3, r3, #2
 800063a:	2604      	movs	r6, #4
 800063c:	fa06 f303 	lsl.w	r3, r6, r3
 8000640:	ea22 0303 	bic.w	r3, r2, r3
 8000644:	604b      	str	r3, [r1, #4]
  *         @arg @ref LL_GPIO_PULL_UP
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
  MODIFY_REG(GPIOx->ODR, (Pin >> GPIO_PIN_MASK_POS), Pull << (POSITION_VAL(Pin >> GPIO_PIN_MASK_POS)));
 8000646:	68cf      	ldr	r7, [r1, #12]
 8000648:	4a64      	ldr	r2, [pc, #400]	; (80007dc <Debug_Init+0x228>)
 800064a:	fa92 f2a2 	rbit	r2, r2
 800064e:	fab2 f282 	clz	r2, r2
 8000652:	2501      	movs	r5, #1
 8000654:	fa05 f202 	lsl.w	r2, r5, r2
 8000658:	f427 2780 	bic.w	r7, r7, #262144	; 0x40000
 800065c:	f427 7700 	bic.w	r7, r7, #512	; 0x200
 8000660:	433a      	orrs	r2, r7
 8000662:	60ca      	str	r2, [r1, #12]
 8000664:	4a5e      	ldr	r2, [pc, #376]	; (80007e0 <Debug_Init+0x22c>)
 8000666:	fa92 fca2 	rbit	ip, r2
  MODIFY_REG(*pReg, ((GPIO_CRL_CNF0 | GPIO_CRL_MODE0) << (POSITION_VAL(Pin) * 4U)), (Mode << (POSITION_VAL(Pin) * 4U)));
 800066a:	fabc fc8c 	clz	ip, ip
 800066e:	fa92 fea2 	rbit	lr, r2
 8000672:	fabe fe8e 	clz	lr, lr
 8000676:	fa92 f7a2 	rbit	r7, r2
  MODIFY_REG(*pReg, (GPIO_CRL_MODE0 << (POSITION_VAL(Pin) * 4U)),
 800067a:	fab7 f787 	clz	r7, r7
 800067e:	fa92 f2a2 	rbit	r2, r2
  MODIFY_REG(*pReg, ((GPIO_CRL_CNF0 | GPIO_CRL_MODE0) << (POSITION_VAL(Pin) * 4U)), (Mode << (POSITION_VAL(Pin) * 4U)));
 8000682:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8000686:	fa04 f40c 	lsl.w	r4, r4, ip
 800068a:	ea23 0304 	bic.w	r3, r3, r4
 800068e:	ea4f 048e 	mov.w	r4, lr, lsl #2
 8000692:	40a6      	lsls	r6, r4
 8000694:	4333      	orrs	r3, r6
  MODIFY_REG(*pReg, (GPIO_CRL_MODE0 << (POSITION_VAL(Pin) * 4U)),
 8000696:	00bc      	lsls	r4, r7, #2
 8000698:	fa00 f404 	lsl.w	r4, r0, r4
 800069c:	ea23 0304 	bic.w	r3, r3, r4
 80006a0:	fab2 f282 	clz	r2, r2
 80006a4:	0092      	lsls	r2, r2, #2
 80006a6:	4090      	lsls	r0, r2
 80006a8:	4303      	orrs	r3, r0
 80006aa:	604b      	str	r3, [r1, #4]
  MODIFY_REG(GPIOx->ODR, (Pin >> GPIO_PIN_MASK_POS), Pull << (POSITION_VAL(Pin >> GPIO_PIN_MASK_POS)));
 80006ac:	68cb      	ldr	r3, [r1, #12]
 80006ae:	4a4d      	ldr	r2, [pc, #308]	; (80007e4 <Debug_Init+0x230>)
 80006b0:	fa92 f2a2 	rbit	r2, r2
 80006b4:	fab2 f282 	clz	r2, r2
 80006b8:	4095      	lsls	r5, r2
 80006ba:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80006be:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80006c2:	431d      	orrs	r5, r3
 80006c4:	60cd      	str	r5, [r1, #12]
  *         @arg @ref LL_USART_DIRECTION_TX_RX
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetTransferDirection(USART_TypeDef *USARTx, uint32_t TransferDirection)
{
  MODIFY_REG(USARTx->CR1, USART_CR1_RE | USART_CR1_TE, TransferDirection);
 80006c6:	f501 5140 	add.w	r1, r1, #12288	; 0x3000
 80006ca:	68cb      	ldr	r3, [r1, #12]
 80006cc:	f043 030c 	orr.w	r3, r3, #12
 80006d0:	60cb      	str	r3, [r1, #12]
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigCharacter(USART_TypeDef *USARTx, uint32_t DataWidth, uint32_t Parity,
                                              uint32_t StopBits)
{
  MODIFY_REG(USARTx->CR1, USART_CR1_PS | USART_CR1_PCE | USART_CR1_M, Parity | DataWidth);
 80006d2:	68cb      	ldr	r3, [r1, #12]
 80006d4:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80006d8:	60cb      	str	r3, [r1, #12]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 80006da:	690b      	ldr	r3, [r1, #16]
 80006dc:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80006e0:	610b      	str	r3, [r1, #16]
	/* 8 data bit, 1 start bit, 1 stop bit, no parity */
	LL_USART_ConfigCharacter(USART_DEBUG_INSTANCE, LL_USART_DATAWIDTH_8B, LL_USART_PARITY_NONE, LL_USART_STOPBITS_1);


	/* Set Baudrate to 115200 using APB frequency set to 8000000/APB_Div Hz */
	LL_USART_SetBaudRate(USART_DEBUG_INSTANCE, SystemCoreClock, 115200);
 80006e2:	4b41      	ldr	r3, [pc, #260]	; (80007e8 <Debug_Init+0x234>)
  * @param  BaudRate Baud Rate
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetBaudRate(USART_TypeDef *USARTx, uint32_t PeriphClk, uint32_t BaudRate)
{
  USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 80006e4:	681a      	ldr	r2, [r3, #0]
 80006e6:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80006ea:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80006ee:	4b3f      	ldr	r3, [pc, #252]	; (80007ec <Debug_Init+0x238>)
 80006f0:	fba3 0302 	umull	r0, r3, r3, r2
 80006f4:	0c98      	lsrs	r0, r3, #18
 80006f6:	4c3e      	ldr	r4, [pc, #248]	; (80007f0 <Debug_Init+0x23c>)
 80006f8:	fba4 5300 	umull	r5, r3, r4, r0
 80006fc:	095b      	lsrs	r3, r3, #5
 80006fe:	2564      	movs	r5, #100	; 0x64
 8000700:	fb05 0313 	mls	r3, r5, r3, r0
 8000704:	011b      	lsls	r3, r3, #4
 8000706:	3332      	adds	r3, #50	; 0x32
 8000708:	fba4 0303 	umull	r0, r3, r4, r3
 800070c:	f3c3 1347 	ubfx	r3, r3, #5, #8
 8000710:	0b52      	lsrs	r2, r2, #13
 8000712:	4838      	ldr	r0, [pc, #224]	; (80007f4 <Debug_Init+0x240>)
 8000714:	fba0 0202 	umull	r0, r2, r0, r2
 8000718:	eb03 1302 	add.w	r3, r3, r2, lsl #4
 800071c:	608b      	str	r3, [r1, #8]
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableDMAReq_TX(USART_TypeDef *USARTx)
{
  SET_BIT(USARTx->CR3, USART_CR3_DMAT);
 800071e:	694b      	ldr	r3, [r1, #20]
 8000720:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000724:	614b      	str	r3, [r1, #20]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8000726:	68cb      	ldr	r3, [r1, #12]
 8000728:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800072c:	60cb      	str	r3, [r1, #12]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800072e:	4b32      	ldr	r3, [pc, #200]	; (80007f8 <Debug_Init+0x244>)
 8000730:	2220      	movs	r2, #32
 8000732:	f883 230f 	strb.w	r2, [r3, #783]	; 0x30f
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000736:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800073a:	6019      	str	r1, [r3, #0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800073c:	f883 230e 	strb.w	r2, [r3, #782]	; 0x30e
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000740:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000744:	601a      	str	r2, [r3, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR,
 8000746:	4a2d      	ldr	r2, [pc, #180]	; (80007fc <Debug_Init+0x248>)
 8000748:	6813      	ldr	r3, [r2, #0]
 800074a:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800074e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000752:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8000756:	6013      	str	r3, [r2, #0]
	                      LL_DMA_MODE_CIRCULAR              |
	                      LL_DMA_PERIPH_NOINCREMENT         |
	                      LL_DMA_MEMORY_INCREMENT           |
	                      LL_DMA_PDATAALIGN_BYTE            |
	                      LL_DMA_MDATAALIGN_BYTE);
	LL_DMA_ConfigAddresses(DMA1, DMA_TX_CHANNEL,
 8000758:	4829      	ldr	r0, [pc, #164]	; (8000800 <Debug_Init+0x24c>)
  * @retval Address of data register
  */
__STATIC_INLINE uint32_t LL_USART_DMA_GetRegAddr(USART_TypeDef *USARTx)
{
  /* return address of DR register */
  return ((uint32_t) & (USARTx->DR));
 800075a:	492a      	ldr	r1, [pc, #168]	; (8000804 <Debug_Init+0x250>)
  return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR,
 800075c:	6813      	ldr	r3, [r2, #0]
 800075e:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8000762:	f023 032f 	bic.w	r3, r3, #47	; 0x2f
 8000766:	045b      	lsls	r3, r3, #17
 8000768:	0c5b      	lsrs	r3, r3, #17
  if (Direction == LL_DMA_DIRECTION_MEMORY_TO_PERIPH)
 800076a:	2b10      	cmp	r3, #16
 800076c:	d02a      	beq.n	80007c4 <Debug_Init+0x210>
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR, SrcAddress);
 800076e:	4b23      	ldr	r3, [pc, #140]	; (80007fc <Debug_Init+0x248>)
 8000770:	6098      	str	r0, [r3, #8]
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR, DstAddress);
 8000772:	60d9      	str	r1, [r3, #12]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR,
 8000774:	4a24      	ldr	r2, [pc, #144]	; (8000808 <Debug_Init+0x254>)
 8000776:	6813      	ldr	r3, [r2, #0]
 8000778:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800077c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000780:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000784:	6013      	str	r3, [r2, #0]
	                      LL_DMA_MODE_NORMAL                |
	                      LL_DMA_PERIPH_NOINCREMENT         |
	                      LL_DMA_MEMORY_INCREMENT           |
	                      LL_DMA_PDATAALIGN_BYTE            |
	                      LL_DMA_MDATAALIGN_BYTE);
	LL_DMA_ConfigAddresses(DMA1, DMA_RX_CHANNEL,
 8000786:	4821      	ldr	r0, [pc, #132]	; (800080c <Debug_Init+0x258>)
  return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR,
 8000788:	6813      	ldr	r3, [r2, #0]
 800078a:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800078e:	f023 032f 	bic.w	r3, r3, #47	; 0x2f
 8000792:	045b      	lsls	r3, r3, #17
 8000794:	0c5b      	lsrs	r3, r3, #17
  if (Direction == LL_DMA_DIRECTION_MEMORY_TO_PERIPH)
 8000796:	2b10      	cmp	r3, #16
 8000798:	d017      	beq.n	80007ca <Debug_Init+0x216>
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR, SrcAddress);
 800079a:	4b1b      	ldr	r3, [pc, #108]	; (8000808 <Debug_Init+0x254>)
 800079c:	6099      	str	r1, [r3, #8]
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR, DstAddress);
 800079e:	60d8      	str	r0, [r3, #12]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CNDTR,
 80007a0:	4a19      	ldr	r2, [pc, #100]	; (8000808 <Debug_Init+0x254>)
 80007a2:	6853      	ldr	r3, [r2, #4]
 80007a4:	0c1b      	lsrs	r3, r3, #16
 80007a6:	041b      	lsls	r3, r3, #16
 80007a8:	f043 0301 	orr.w	r3, r3, #1
 80007ac:	6053      	str	r3, [r2, #4]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_TCIE);
 80007ae:	6813      	ldr	r3, [r2, #0]
 80007b0:	f043 0302 	orr.w	r3, r3, #2
 80007b4:	6013      	str	r3, [r2, #0]
 80007b6:	3a14      	subs	r2, #20
 80007b8:	6813      	ldr	r3, [r2, #0]
 80007ba:	f043 0302 	orr.w	r3, r3, #2
 80007be:	6013      	str	r3, [r2, #0]
}
 80007c0:	b003      	add	sp, #12
 80007c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR, SrcAddress);
 80007c4:	60d0      	str	r0, [r2, #12]
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR, DstAddress);
 80007c6:	6091      	str	r1, [r2, #8]
 80007c8:	e7d4      	b.n	8000774 <Debug_Init+0x1c0>
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR, SrcAddress);
 80007ca:	60d1      	str	r1, [r2, #12]
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR, DstAddress);
 80007cc:	6090      	str	r0, [r2, #8]
 80007ce:	e7e7      	b.n	80007a0 <Debug_Init+0x1ec>
 80007d0:	40021000 	.word	0x40021000
 80007d4:	40010800 	.word	0x40010800
 80007d8:	04020002 	.word	0x04020002
 80007dc:	00040200 	.word	0x00040200
 80007e0:	04040004 	.word	0x04040004
 80007e4:	00040400 	.word	0x00040400
 80007e8:	20000038 	.word	0x20000038
 80007ec:	91a2b3c5 	.word	0x91a2b3c5
 80007f0:	51eb851f 	.word	0x51eb851f
 80007f4:	000ba69f 	.word	0x000ba69f
 80007f8:	e000e100 	.word	0xe000e100
 80007fc:	40020044 	.word	0x40020044
 8000800:	2000012c 	.word	0x2000012c
 8000804:	40013804 	.word	0x40013804
 8000808:	40020058 	.word	0x40020058
 800080c:	20000154 	.word	0x20000154

08000810 <Debug_Routine_2ms>:
{
 8000810:	b510      	push	{r4, lr}
	SensorProcessing_ApiGetCalibrationValues((uint16_t *)ai16TxBuffer);
 8000812:	4c0a      	ldr	r4, [pc, #40]	; (800083c <Debug_Routine_2ms+0x2c>)
 8000814:	4620      	mov	r0, r4
 8000816:	f000 f90d 	bl	8000a34 <SensorProcessing_ApiGetCalibrationValues>
	(void)SensorProcessing_ApiGetSensorValues(&ai16TxBuffer[1], 0);
 800081a:	2100      	movs	r1, #0
 800081c:	1ca0      	adds	r0, r4, #2
 800081e:	f000 f91f 	bl	8000a60 <SensorProcessing_ApiGetSensorValues>
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CNDTR,
 8000822:	4a07      	ldr	r2, [pc, #28]	; (8000840 <Debug_Routine_2ms+0x30>)
 8000824:	6853      	ldr	r3, [r2, #4]
 8000826:	0c1b      	lsrs	r3, r3, #16
 8000828:	041b      	lsls	r3, r3, #16
 800082a:	f043 0306 	orr.w	r3, r3, #6
 800082e:	6053      	str	r3, [r2, #4]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_EN);
 8000830:	6813      	ldr	r3, [r2, #0]
 8000832:	f043 0301 	orr.w	r3, r3, #1
 8000836:	6013      	str	r3, [r2, #0]
}
 8000838:	bd10      	pop	{r4, pc}
 800083a:	bf00      	nop
 800083c:	2000012c 	.word	0x2000012c
 8000840:	40020044 	.word	0x40020044

08000844 <DMA_UsartTransmitComplete_Callback>:
  CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_EN);
 8000844:	4a02      	ldr	r2, [pc, #8]	; (8000850 <DMA_UsartTransmitComplete_Callback+0xc>)
 8000846:	6813      	ldr	r3, [r2, #0]
 8000848:	f023 0301 	bic.w	r3, r3, #1
 800084c:	6013      	str	r3, [r2, #0]
}

void DMA_UsartTransmitComplete_Callback(void)
{
	LL_DMA_DisableChannel(DMA1, DMA_TX_CHANNEL);
}
 800084e:	4770      	bx	lr
 8000850:	40020044 	.word	0x40020044

08000854 <DMA_UsartReceiveComplete_Callback>:
 8000854:	4a02      	ldr	r2, [pc, #8]	; (8000860 <DMA_UsartReceiveComplete_Callback+0xc>)
 8000856:	6813      	ldr	r3, [r2, #0]
 8000858:	f023 0301 	bic.w	r3, r3, #1
 800085c:	6013      	str	r3, [r2, #0]

void DMA_UsartReceiveComplete_Callback(void)
{
	LL_DMA_DisableChannel(DMA1, DMA_RX_CHANNEL);
}
 800085e:	4770      	bx	lr
 8000860:	40020058 	.word	0x40020058

08000864 <CalculateDeltaValues>:
		}
	}
}

static void CalculateDeltaValues(void)
{
 8000864:	b410      	push	{r4}
 8000866:	4c09      	ldr	r4, [pc, #36]	; (800088c <CalculateDeltaValues+0x28>)
 8000868:	1d20      	adds	r0, r4, #4
 800086a:	4621      	mov	r1, r4
 800086c:	341e      	adds	r4, #30
 800086e:	4602      	mov	r2, r0
	for (uint8_t u8SensorIndex = 0; u8SensorIndex < SENSORS_AMOUNT; u8SensorIndex++)
	{
		SM.atSensors[u8SensorIndex].i16DeltaValue = (SM.au16RawValues[u8SensorIndex] - SM.u16Offsets[u8SensorIndex]) * 10;
 8000870:	8943      	ldrh	r3, [r0, #10]
 8000872:	3002      	adds	r0, #2
 8000874:	8812      	ldrh	r2, [r2, #0]
 8000876:	1a9b      	subs	r3, r3, r2
 8000878:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800087c:	005b      	lsls	r3, r3, #1
 800087e:	830b      	strh	r3, [r1, #24]
 8000880:	3106      	adds	r1, #6
	for (uint8_t u8SensorIndex = 0; u8SensorIndex < SENSORS_AMOUNT; u8SensorIndex++)
 8000882:	42a1      	cmp	r1, r4
 8000884:	d1f3      	bne.n	800086e <CalculateDeltaValues+0xa>
	}
}
 8000886:	bc10      	pop	{r4}
 8000888:	4770      	bx	lr
 800088a:	bf00      	nop
 800088c:	20000000 	.word	0x20000000

08000890 <FilterValuesByBuffer>:


static void FilterValuesByBuffer(void)
{
 8000890:	b4f0      	push	{r4, r5, r6, r7}
	static int32_t ai32BufferSum[SENSORS_AMOUNT];
	static uint8_t u8PositionInBuffer = 0;

	for (uint8_t u8SensorIndex = 0; u8SensorIndex < SENSORS_AMOUNT; u8SensorIndex++)
	{
		if (SM.tState == bufferfilling)
 8000892:	4c1f      	ldr	r4, [pc, #124]	; (8000910 <FilterValuesByBuffer+0x80>)
 8000894:	78a6      	ldrb	r6, [r4, #2]
 8000896:	481f      	ldr	r0, [pc, #124]	; (8000914 <FilterValuesByBuffer+0x84>)
 8000898:	4622      	mov	r2, r4
			ai32BufferSum[u8SensorIndex] += SM.atSensors[u8SensorIndex].i16DeltaValue;
			ai16FilterBuffer[u8SensorIndex][u8PositionInBuffer] = SM.atSensors[u8SensorIndex].i16DeltaValue;
		}
		else
		{
			ai32BufferSum[u8SensorIndex] -= ai16FilterBuffer[u8SensorIndex][u8PositionInBuffer];
 800089a:	4b1f      	ldr	r3, [pc, #124]	; (8000918 <FilterValuesByBuffer+0x88>)
 800089c:	781b      	ldrb	r3, [r3, #0]
 800089e:	491f      	ldr	r1, [pc, #124]	; (800091c <FilterValuesByBuffer+0x8c>)
 80008a0:	eb01 0143 	add.w	r1, r1, r3, lsl #1
 80008a4:	341e      	adds	r4, #30
			ai32BufferSum[u8SensorIndex] += SM.atSensors[u8SensorIndex].i16DeltaValue;
			ai16FilterBuffer[u8SensorIndex][u8PositionInBuffer] = SM.atSensors[u8SensorIndex].i16DeltaValue;
			SM.atSensors[u8SensorIndex].i16FilteredValue = ai32BufferSum[u8SensorIndex] / FILTER_BUFFER_SIZE;
 80008a6:	4f1e      	ldr	r7, [pc, #120]	; (8000920 <FilterValuesByBuffer+0x90>)
 80008a8:	e00a      	b.n	80008c0 <FilterValuesByBuffer+0x30>
			ai32BufferSum[u8SensorIndex] += SM.atSensors[u8SensorIndex].i16DeltaValue;
 80008aa:	f9b2 5018 	ldrsh.w	r5, [r2, #24]
 80008ae:	6803      	ldr	r3, [r0, #0]
 80008b0:	442b      	add	r3, r5
 80008b2:	6003      	str	r3, [r0, #0]
			ai16FilterBuffer[u8SensorIndex][u8PositionInBuffer] = SM.atSensors[u8SensorIndex].i16DeltaValue;
 80008b4:	800d      	strh	r5, [r1, #0]
 80008b6:	3004      	adds	r0, #4
 80008b8:	3206      	adds	r2, #6
 80008ba:	3114      	adds	r1, #20
	for (uint8_t u8SensorIndex = 0; u8SensorIndex < SENSORS_AMOUNT; u8SensorIndex++)
 80008bc:	42a2      	cmp	r2, r4
 80008be:	d012      	beq.n	80008e6 <FilterValuesByBuffer+0x56>
		if (SM.tState == bufferfilling)
 80008c0:	2e02      	cmp	r6, #2
 80008c2:	d0f2      	beq.n	80008aa <FilterValuesByBuffer+0x1a>
			ai32BufferSum[u8SensorIndex] += SM.atSensors[u8SensorIndex].i16DeltaValue;
 80008c4:	f9b2 5018 	ldrsh.w	r5, [r2, #24]
			ai32BufferSum[u8SensorIndex] -= ai16FilterBuffer[u8SensorIndex][u8PositionInBuffer];
 80008c8:	f9b1 c000 	ldrsh.w	ip, [r1]
 80008cc:	6803      	ldr	r3, [r0, #0]
 80008ce:	eba3 030c 	sub.w	r3, r3, ip
			ai32BufferSum[u8SensorIndex] += SM.atSensors[u8SensorIndex].i16DeltaValue;
 80008d2:	442b      	add	r3, r5
 80008d4:	6003      	str	r3, [r0, #0]
			ai16FilterBuffer[u8SensorIndex][u8PositionInBuffer] = SM.atSensors[u8SensorIndex].i16DeltaValue;
 80008d6:	800d      	strh	r5, [r1, #0]
			SM.atSensors[u8SensorIndex].i16FilteredValue = ai32BufferSum[u8SensorIndex] / FILTER_BUFFER_SIZE;
 80008d8:	fb87 c503 	smull	ip, r5, r7, r3
 80008dc:	17db      	asrs	r3, r3, #31
 80008de:	ebc3 03a5 	rsb	r3, r3, r5, asr #2
 80008e2:	8353      	strh	r3, [r2, #26]
 80008e4:	e7e7      	b.n	80008b6 <FilterValuesByBuffer+0x26>
		}
	}
	u8PositionInBuffer++;
 80008e6:	4a0c      	ldr	r2, [pc, #48]	; (8000918 <FilterValuesByBuffer+0x88>)
 80008e8:	7813      	ldrb	r3, [r2, #0]
 80008ea:	3301      	adds	r3, #1
 80008ec:	b2db      	uxtb	r3, r3
 80008ee:	7013      	strb	r3, [r2, #0]
	if (u8PositionInBuffer == FILTER_BUFFER_SIZE)
 80008f0:	2b0a      	cmp	r3, #10
 80008f2:	d001      	beq.n	80008f8 <FilterValuesByBuffer+0x68>
		{
			SM.tState = processing;
		}
		u8PositionInBuffer = 0;
	}
}
 80008f4:	bcf0      	pop	{r4, r5, r6, r7}
 80008f6:	4770      	bx	lr
		if (SM.tState == bufferfilling)
 80008f8:	4b05      	ldr	r3, [pc, #20]	; (8000910 <FilterValuesByBuffer+0x80>)
 80008fa:	789b      	ldrb	r3, [r3, #2]
 80008fc:	2b02      	cmp	r3, #2
 80008fe:	d003      	beq.n	8000908 <FilterValuesByBuffer+0x78>
		u8PositionInBuffer = 0;
 8000900:	4b05      	ldr	r3, [pc, #20]	; (8000918 <FilterValuesByBuffer+0x88>)
 8000902:	2200      	movs	r2, #0
 8000904:	701a      	strb	r2, [r3, #0]
}
 8000906:	e7f5      	b.n	80008f4 <FilterValuesByBuffer+0x64>
			SM.tState = processing;
 8000908:	4b01      	ldr	r3, [pc, #4]	; (8000910 <FilterValuesByBuffer+0x80>)
 800090a:	2203      	movs	r2, #3
 800090c:	709a      	strb	r2, [r3, #2]
 800090e:	e7f7      	b.n	8000900 <FilterValuesByBuffer+0x70>
 8000910:	20000000 	.word	0x20000000
 8000914:	200000f4 	.word	0x200000f4
 8000918:	2000011d 	.word	0x2000011d
 800091c:	20000090 	.word	0x20000090
 8000920:	66666667 	.word	0x66666667

08000924 <SensorProcessing_Routine_2ms>:
{
 8000924:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	CapSens_ApiGetSensorsValue(SM.au16RawValues);
 8000928:	4c3d      	ldr	r4, [pc, #244]	; (8000a20 <SensorProcessing_Routine_2ms+0xfc>)
 800092a:	f104 000e 	add.w	r0, r4, #14
 800092e:	f7ff fe2d 	bl	800058c <CapSens_ApiGetSensorsValue>
	switch (SM.tState) {
 8000932:	78a3      	ldrb	r3, [r4, #2]
 8000934:	2b03      	cmp	r3, #3
 8000936:	d85a      	bhi.n	80009ee <SensorProcessing_Routine_2ms+0xca>
 8000938:	e8df f003 	tbb	[pc, r3]
 800093c:	5b550211 	.word	0x5b550211
		if (SM.u8CalibrationCounter == 1)
 8000940:	4937      	ldr	r1, [pc, #220]	; (8000a20 <SensorProcessing_Routine_2ms+0xfc>)
 8000942:	784d      	ldrb	r5, [r1, #1]
			au16FirstRawValues[CALIBRATION_CYCLES - SM.u8CalibrationCounter] = SM.au16RawValues[u8SensorIndex];
 8000944:	f1c5 090a 	rsb	r9, r5, #10
 8000948:	f8b1 800e 	ldrh.w	r8, [r1, #14]
 800094c:	3104      	adds	r1, #4
 800094e:	2000      	movs	r0, #0
			SM.u16Offsets[u8SensorIndex] /= 10;
 8000950:	f1a1 0c04 	sub.w	ip, r1, #4
 8000954:	4f33      	ldr	r7, [pc, #204]	; (8000a24 <SensorProcessing_Routine_2ms+0x100>)
		SM.u16Offsets[u8SensorIndex] += SM.au16RawValues[u8SensorIndex] * 10 / CALIBRATION_CYCLES;
 8000956:	4e34      	ldr	r6, [pc, #208]	; (8000a28 <SensorProcessing_Routine_2ms+0x104>)
			au16FirstRawValues[CALIBRATION_CYCLES - SM.u8CalibrationCounter] = SM.au16RawValues[u8SensorIndex];
 8000958:	f8df e0d4 	ldr.w	lr, [pc, #212]	; 8000a30 <SensorProcessing_Routine_2ms+0x10c>
 800095c:	e026      	b.n	80009ac <SensorProcessing_Routine_2ms+0x88>
		SM.u8PreCalibrationCounter--;
 800095e:	4a30      	ldr	r2, [pc, #192]	; (8000a20 <SensorProcessing_Routine_2ms+0xfc>)
 8000960:	7813      	ldrb	r3, [r2, #0]
 8000962:	3b01      	subs	r3, #1
 8000964:	b2db      	uxtb	r3, r3
 8000966:	7013      	strb	r3, [r2, #0]
		if (SM.u8PreCalibrationCounter == 0)
 8000968:	2b00      	cmp	r3, #0
 800096a:	d140      	bne.n	80009ee <SensorProcessing_Routine_2ms+0xca>
			SM.tState = calibration;
 800096c:	4613      	mov	r3, r2
 800096e:	2201      	movs	r2, #1
 8000970:	709a      	strb	r2, [r3, #2]
 8000972:	e03c      	b.n	80009ee <SensorProcessing_Routine_2ms+0xca>
			au16FirstRawValues[CALIBRATION_CYCLES - SM.u8CalibrationCounter] = SM.au16RawValues[u8SensorIndex];
 8000974:	f82e 8019 	strh.w	r8, [lr, r9, lsl #1]
		SM.u16Offsets[u8SensorIndex] += SM.au16RawValues[u8SensorIndex] * 10 / CALIBRATION_CYCLES;
 8000978:	4604      	mov	r4, r0
 800097a:	894b      	ldrh	r3, [r1, #10]
 800097c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8000980:	005b      	lsls	r3, r3, #1
 8000982:	fb86 3a03 	smull	r3, sl, r6, r3
 8000986:	880b      	ldrh	r3, [r1, #0]
 8000988:	eb03 03aa 	add.w	r3, r3, sl, asr #2
 800098c:	b29b      	uxth	r3, r3
 800098e:	800b      	strh	r3, [r1, #0]
		if (SM.u8CalibrationCounter == 1)
 8000990:	2d01      	cmp	r5, #1
 8000992:	d109      	bne.n	80009a8 <SensorProcessing_Routine_2ms+0x84>
			SM.u16Offsets[u8SensorIndex] /= 10;
 8000994:	eb0c 0444 	add.w	r4, ip, r4, lsl #1
 8000998:	fba7 a303 	umull	sl, r3, r7, r3
 800099c:	08db      	lsrs	r3, r3, #3
 800099e:	80a3      	strh	r3, [r4, #4]
	for (uint8_t u8SensorIndex = 0; u8SensorIndex < SENSORS_AMOUNT; u8SensorIndex++)
 80009a0:	3201      	adds	r2, #1
 80009a2:	b2d2      	uxtb	r2, r2
 80009a4:	2a04      	cmp	r2, #4
 80009a6:	d814      	bhi.n	80009d2 <SensorProcessing_Routine_2ms+0xae>
 80009a8:	3001      	adds	r0, #1
 80009aa:	3102      	adds	r1, #2
		if (u8SensorIndex == 0)
 80009ac:	f010 02ff 	ands.w	r2, r0, #255	; 0xff
 80009b0:	d0e0      	beq.n	8000974 <SensorProcessing_Routine_2ms+0x50>
		SM.u16Offsets[u8SensorIndex] += SM.au16RawValues[u8SensorIndex] * 10 / CALIBRATION_CYCLES;
 80009b2:	4604      	mov	r4, r0
 80009b4:	894b      	ldrh	r3, [r1, #10]
 80009b6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80009ba:	005b      	lsls	r3, r3, #1
 80009bc:	fb86 a303 	smull	sl, r3, r6, r3
 80009c0:	f8b1 a000 	ldrh.w	sl, [r1]
 80009c4:	eb0a 03a3 	add.w	r3, sl, r3, asr #2
 80009c8:	b29b      	uxth	r3, r3
 80009ca:	800b      	strh	r3, [r1, #0]
		if (SM.u8CalibrationCounter == 1)
 80009cc:	2d01      	cmp	r5, #1
 80009ce:	d1e7      	bne.n	80009a0 <SensorProcessing_Routine_2ms+0x7c>
 80009d0:	e7e0      	b.n	8000994 <SensorProcessing_Routine_2ms+0x70>
		SM.u8CalibrationCounter--;
 80009d2:	4a13      	ldr	r2, [pc, #76]	; (8000a20 <SensorProcessing_Routine_2ms+0xfc>)
 80009d4:	7853      	ldrb	r3, [r2, #1]
 80009d6:	3b01      	subs	r3, #1
 80009d8:	b2db      	uxtb	r3, r3
 80009da:	7053      	strb	r3, [r2, #1]
		if (SM.u8CalibrationCounter == 0)
 80009dc:	b93b      	cbnz	r3, 80009ee <SensorProcessing_Routine_2ms+0xca>
			SM.tState = bufferfilling;
 80009de:	4613      	mov	r3, r2
 80009e0:	2202      	movs	r2, #2
 80009e2:	709a      	strb	r2, [r3, #2]
 80009e4:	e003      	b.n	80009ee <SensorProcessing_Routine_2ms+0xca>
		CalculateDeltaValues();
 80009e6:	f7ff ff3d 	bl	8000864 <CalculateDeltaValues>
		FilterValuesByBuffer();
 80009ea:	f7ff ff51 	bl	8000890 <FilterValuesByBuffer>
}
 80009ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		CalculateDeltaValues();
 80009f2:	f7ff ff37 	bl	8000864 <CalculateDeltaValues>
		FilterValuesByBuffer();
 80009f6:	f7ff ff4b 	bl	8000890 <FilterValuesByBuffer>
 80009fa:	4a09      	ldr	r2, [pc, #36]	; (8000a20 <SensorProcessing_Routine_2ms+0xfc>)
 80009fc:	490b      	ldr	r1, [pc, #44]	; (8000a2c <SensorProcessing_Routine_2ms+0x108>)
 80009fe:	f102 041e 	add.w	r4, r2, #30
static void TakeDerivative(void)
{
	static int16_t LastFilteredValues[SENSORS_AMOUNT];
	for (uint8_t u8SensorIndex = 0; u8SensorIndex < SENSORS_AMOUNT; u8SensorIndex++)
	{
		SM.atSensors[u8SensorIndex].i16DerivativeValue = (SM.atSensors[u8SensorIndex].i16FilteredValue - LastFilteredValues[u8SensorIndex]) * 10;
 8000a02:	f9b2 001a 	ldrsh.w	r0, [r2, #26]
 8000a06:	f9b1 3000 	ldrsh.w	r3, [r1]
 8000a0a:	1ac3      	subs	r3, r0, r3
 8000a0c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8000a10:	005b      	lsls	r3, r3, #1
 8000a12:	8393      	strh	r3, [r2, #28]
		LastFilteredValues[u8SensorIndex] = SM.atSensors[u8SensorIndex].i16FilteredValue;
 8000a14:	f821 0b02 	strh.w	r0, [r1], #2
 8000a18:	3206      	adds	r2, #6
	for (uint8_t u8SensorIndex = 0; u8SensorIndex < SENSORS_AMOUNT; u8SensorIndex++)
 8000a1a:	42a2      	cmp	r2, r4
 8000a1c:	d1f1      	bne.n	8000a02 <SensorProcessing_Routine_2ms+0xde>
 8000a1e:	e7e6      	b.n	80009ee <SensorProcessing_Routine_2ms+0xca>
 8000a20:	20000000 	.word	0x20000000
 8000a24:	cccccccd 	.word	0xcccccccd
 8000a28:	66666667 	.word	0x66666667
 8000a2c:	20000084 	.word	0x20000084
 8000a30:	20000108 	.word	0x20000108

08000a34 <SensorProcessing_ApiGetCalibrationValues>:
/* Debug API */
#if DEBUG_MODE == ON
void SensorProcessing_ApiGetCalibrationValues(uint16_t *pu16Destination)
{
	static uint8_t i = 0;
	pu16Destination[0] = au16FirstRawValues[i];
 8000a34:	4b08      	ldr	r3, [pc, #32]	; (8000a58 <SensorProcessing_ApiGetCalibrationValues+0x24>)
 8000a36:	781b      	ldrb	r3, [r3, #0]
 8000a38:	4a08      	ldr	r2, [pc, #32]	; (8000a5c <SensorProcessing_ApiGetCalibrationValues+0x28>)
 8000a3a:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8000a3e:	8002      	strh	r2, [r0, #0]
	i++;
 8000a40:	3301      	adds	r3, #1
 8000a42:	b2db      	uxtb	r3, r3
	if (i == CALIBRATION_CYCLES)
 8000a44:	2b0a      	cmp	r3, #10
 8000a46:	d002      	beq.n	8000a4e <SensorProcessing_ApiGetCalibrationValues+0x1a>
	i++;
 8000a48:	4a03      	ldr	r2, [pc, #12]	; (8000a58 <SensorProcessing_ApiGetCalibrationValues+0x24>)
 8000a4a:	7013      	strb	r3, [r2, #0]
 8000a4c:	4770      	bx	lr
	{
		i = 0;
 8000a4e:	4b02      	ldr	r3, [pc, #8]	; (8000a58 <SensorProcessing_ApiGetCalibrationValues+0x24>)
 8000a50:	2200      	movs	r2, #0
 8000a52:	701a      	strb	r2, [r3, #0]
	}
}
 8000a54:	4770      	bx	lr
 8000a56:	bf00      	nop
 8000a58:	2000011c 	.word	0x2000011c
 8000a5c:	20000108 	.word	0x20000108

08000a60 <SensorProcessing_ApiGetSensorValues>:
		pi16Destination[u8SensorIndex] = SM.atSensors[u8SensorIndex].i16FilteredValue;
	}
}

int8_t SensorProcessing_ApiGetSensorValues(int16_t *pi16Destination, uint8_t u8SensorIndex)
{
 8000a60:	b430      	push	{r4, r5}
	pi16Destination[0] = SM.au16RawValues[u8SensorIndex];
 8000a62:	4b0c      	ldr	r3, [pc, #48]	; (8000a94 <SensorProcessing_ApiGetSensorValues+0x34>)
 8000a64:	eb03 0241 	add.w	r2, r3, r1, lsl #1
 8000a68:	89d2      	ldrh	r2, [r2, #14]
 8000a6a:	8002      	strh	r2, [r0, #0]
	pi16Destination[1] = SM.atSensors[u8SensorIndex].i16DeltaValue;
 8000a6c:	004a      	lsls	r2, r1, #1
 8000a6e:	1854      	adds	r4, r2, r1
 8000a70:	eb03 0444 	add.w	r4, r3, r4, lsl #1
 8000a74:	f9b4 5018 	ldrsh.w	r5, [r4, #24]
 8000a78:	8045      	strh	r5, [r0, #2]
	pi16Destination[2] = SM.atSensors[u8SensorIndex].i16FilteredValue;
 8000a7a:	f9b4 401a 	ldrsh.w	r4, [r4, #26]
 8000a7e:	8084      	strh	r4, [r0, #4]
	pi16Destination[3] = SM.atSensors[u8SensorIndex].i16DerivativeValue;
 8000a80:	440a      	add	r2, r1
 8000a82:	eb03 0342 	add.w	r3, r3, r2, lsl #1
 8000a86:	f9b3 301c 	ldrsh.w	r3, [r3, #28]
 8000a8a:	80c3      	strh	r3, [r0, #6]

	return 0;
}
 8000a8c:	2000      	movs	r0, #0
 8000a8e:	bc30      	pop	{r4, r5}
 8000a90:	4770      	bx	lr
 8000a92:	bf00      	nop
 8000a94:	20000000 	.word	0x20000000

08000a98 <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8000a98:	4b0f      	ldr	r3, [pc, #60]	; (8000ad8 <SystemInit+0x40>)
 8000a9a:	681a      	ldr	r2, [r3, #0]
 8000a9c:	f042 0201 	orr.w	r2, r2, #1
 8000aa0:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8000aa2:	6859      	ldr	r1, [r3, #4]
 8000aa4:	4a0d      	ldr	r2, [pc, #52]	; (8000adc <SystemInit+0x44>)
 8000aa6:	400a      	ands	r2, r1
 8000aa8:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8000aaa:	681a      	ldr	r2, [r3, #0]
 8000aac:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8000ab0:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000ab4:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000ab6:	681a      	ldr	r2, [r3, #0]
 8000ab8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8000abc:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8000abe:	685a      	ldr	r2, [r3, #4]
 8000ac0:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8000ac4:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8000ac6:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8000aca:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8000acc:	4b04      	ldr	r3, [pc, #16]	; (8000ae0 <SystemInit+0x48>)
 8000ace:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000ad2:	609a      	str	r2, [r3, #8]
#endif 
}
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop
 8000ad8:	40021000 	.word	0x40021000
 8000adc:	f8ff0000 	.word	0xf8ff0000
 8000ae0:	e000ed00 	.word	0xe000ed00

08000ae4 <vTask_Init>:
#include "CapSens.h"
#include "SensorProcessing.h"


void vTask_Init(void)
{
 8000ae4:	b508      	push	{r3, lr}
	CapSens_InitRoutine();
 8000ae6:	f7ff fb31 	bl	800014c <CapSens_InitRoutine>
#if DEBUG_MODE == ON
	Debug_Init();
 8000aea:	f7ff fd63 	bl	80005b4 <Debug_Init>
#endif /* DEBUG_MODE */
}
 8000aee:	bd08      	pop	{r3, pc}

08000af0 <vTask_2ms>:

void vTask_2ms(void)
{
 8000af0:	b508      	push	{r3, lr}
	CapSens_ChargeRoutine_2ms();
 8000af2:	f7ff fcd9 	bl	80004a8 <CapSens_ChargeRoutine_2ms>
	SensorProcessing_Routine_2ms();
 8000af6:	f7ff ff15 	bl	8000924 <SensorProcessing_Routine_2ms>
#if DEBUG_MODE == ON
	Debug_Routine_2ms();
 8000afa:	f7ff fe89 	bl	8000810 <Debug_Routine_2ms>
#endif /* DEBUG_MODE*/
}
 8000afe:	bd08      	pop	{r3, pc}

08000b00 <vTask_10ms_0>:

void vTask_10ms_0(void)
{

}
 8000b00:	4770      	bx	lr

08000b02 <vTask_10ms_1>:

void vTask_10ms_1(void)
{

}
 8000b02:	4770      	bx	lr

08000b04 <vTask_20ms>:

void vTask_20ms(void)
{
}
 8000b04:	4770      	bx	lr
	...

08000b08 <Init_Clock>:
 * @brief Initialization of SystemClock source and 1ms SysTick.
 * @param None
 * @retval None
 */
void Init_Clock(void)
{
 8000b08:	b508      	push	{r3, lr}
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8000b0a:	4b0c      	ldr	r3, [pc, #48]	; (8000b3c <Init_Clock+0x34>)
 8000b0c:	685a      	ldr	r2, [r3, #4]
 8000b0e:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8000b12:	605a      	str	r2, [r3, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8000b14:	685a      	ldr	r2, [r3, #4]
 8000b16:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8000b1a:	605a      	str	r2, [r3, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8000b1c:	685a      	ldr	r2, [r3, #4]
 8000b1e:	f422 5260 	bic.w	r2, r2, #14336	; 0x3800
 8000b22:	605a      	str	r2, [r3, #4]
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 8000b24:	4b06      	ldr	r3, [pc, #24]	; (8000b40 <Init_Clock+0x38>)
 8000b26:	f643 627f 	movw	r2, #15999	; 0x3e7f
 8000b2a:	605a      	str	r2, [r3, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000b30:	2207      	movs	r2, #7
 8000b32:	601a      	str	r2, [r3, #0]
	LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
	LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);

	/* 2ms config with HSI 8MHz*/
	LL_InitTick(HSI_VALUE, 500);
	LL_SetSystemCoreClock(HSI_VALUE);
 8000b34:	4803      	ldr	r0, [pc, #12]	; (8000b44 <Init_Clock+0x3c>)
 8000b36:	f000 f947 	bl	8000dc8 <LL_SetSystemCoreClock>
}
 8000b3a:	bd08      	pop	{r3, pc}
 8000b3c:	40021000 	.word	0x40021000
 8000b40:	e000e010 	.word	0xe000e010
 8000b44:	007a1200 	.word	0x007a1200

08000b48 <main>:
{
 8000b48:	b508      	push	{r3, lr}
 	Init_Clock();
 8000b4a:	f7ff ffdd 	bl	8000b08 <Init_Clock>
 	vScheduler_Init();
 8000b4e:	f000 f81f 	bl	8000b90 <vScheduler_Init>
 	vScheduler();
 8000b52:	f000 f83b 	bl	8000bcc <vScheduler>
}
 8000b56:	2000      	movs	r0, #0
 8000b58:	bd08      	pop	{r3, pc}
	...

08000b5c <vTaskInit>:

static void vTaskInit(void *pvRoutine, uint8_t u8Period, uint8_t u8Offset)
{
	static uint8_t u8Index = 0;

	if (u8Index < TASKS_AMOUNT)
 8000b5c:	4b0a      	ldr	r3, [pc, #40]	; (8000b88 <vTaskInit+0x2c>)
 8000b5e:	781b      	ldrb	r3, [r3, #0]
 8000b60:	2b03      	cmp	r3, #3
 8000b62:	d80d      	bhi.n	8000b80 <vTaskInit+0x24>
{
 8000b64:	b430      	push	{r4, r5}
	{
		atTasks[u8Index].pfRoutine = pvRoutine;
 8000b66:	4d09      	ldr	r5, [pc, #36]	; (8000b8c <vTaskInit+0x30>)
 8000b68:	eb05 04c3 	add.w	r4, r5, r3, lsl #3
 8000b6c:	6060      	str	r0, [r4, #4]
		atTasks[u8Index].u8Period  = u8Period / SYS_TICK_PERIOD;
 8000b6e:	0849      	lsrs	r1, r1, #1
 8000b70:	f805 1033 	strb.w	r1, [r5, r3, lsl #3]
		atTasks[u8Index].u8Offset  = u8Offset;
 8000b74:	7062      	strb	r2, [r4, #1]
	}

	u8Index++;
 8000b76:	3301      	adds	r3, #1
 8000b78:	4a03      	ldr	r2, [pc, #12]	; (8000b88 <vTaskInit+0x2c>)
 8000b7a:	7013      	strb	r3, [r2, #0]
}
 8000b7c:	bc30      	pop	{r4, r5}
 8000b7e:	4770      	bx	lr
	u8Index++;
 8000b80:	3301      	adds	r3, #1
 8000b82:	4a01      	ldr	r2, [pc, #4]	; (8000b88 <vTaskInit+0x2c>)
 8000b84:	7013      	strb	r3, [r2, #0]
 8000b86:	4770      	bx	lr
 8000b88:	2000011e 	.word	0x2000011e
 8000b8c:	2000016c 	.word	0x2000016c

08000b90 <vScheduler_Init>:
{
 8000b90:	b508      	push	{r3, lr}
	vTaskInit(vTask_2ms, 	2,  0);
 8000b92:	2200      	movs	r2, #0
 8000b94:	2102      	movs	r1, #2
 8000b96:	4809      	ldr	r0, [pc, #36]	; (8000bbc <vScheduler_Init+0x2c>)
 8000b98:	f7ff ffe0 	bl	8000b5c <vTaskInit>
	vTaskInit(vTask_10ms_0, 10, 0);
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	210a      	movs	r1, #10
 8000ba0:	4807      	ldr	r0, [pc, #28]	; (8000bc0 <vScheduler_Init+0x30>)
 8000ba2:	f7ff ffdb 	bl	8000b5c <vTaskInit>
	vTaskInit(vTask_10ms_1, 10, 1);
 8000ba6:	2201      	movs	r2, #1
 8000ba8:	210a      	movs	r1, #10
 8000baa:	4806      	ldr	r0, [pc, #24]	; (8000bc4 <vScheduler_Init+0x34>)
 8000bac:	f7ff ffd6 	bl	8000b5c <vTaskInit>
	vTaskInit(vTask_20ms, 	20, 0);
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	2114      	movs	r1, #20
 8000bb4:	4804      	ldr	r0, [pc, #16]	; (8000bc8 <vScheduler_Init+0x38>)
 8000bb6:	f7ff ffd1 	bl	8000b5c <vTaskInit>
}
 8000bba:	bd08      	pop	{r3, pc}
 8000bbc:	08000af1 	.word	0x08000af1
 8000bc0:	08000b01 	.word	0x08000b01
 8000bc4:	08000b03 	.word	0x08000b03
 8000bc8:	08000b05 	.word	0x08000b05

08000bcc <vScheduler>:
{
 8000bcc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	vTask_Init();
 8000bd0:	f7ff ff88 	bl	8000ae4 <vTask_Init>
		u8SystemCounter = 0;
 8000bd4:	4c15      	ldr	r4, [pc, #84]	; (8000c2c <vScheduler+0x60>)
 8000bd6:	f04f 0700 	mov.w	r7, #0
			atTasks[0].pfRoutine();
 8000bda:	4e15      	ldr	r6, [pc, #84]	; (8000c30 <vScheduler+0x64>)
 8000bdc:	f106 0518 	add.w	r5, r6, #24
		u8SystemCounter = 0;
 8000be0:	7027      	strb	r7, [r4, #0]
		while (u8SystemCounter < 10)
 8000be2:	e003      	b.n	8000bec <vScheduler+0x20>
			while (u8LastCounterValue == u8SystemCounter)
 8000be4:	7823      	ldrb	r3, [r4, #0]
 8000be6:	b2db      	uxtb	r3, r3
 8000be8:	429a      	cmp	r2, r3
 8000bea:	d0fb      	beq.n	8000be4 <vScheduler+0x18>
		while (u8SystemCounter < 10)
 8000bec:	7823      	ldrb	r3, [r4, #0]
 8000bee:	b2db      	uxtb	r3, r3
 8000bf0:	2b09      	cmp	r3, #9
 8000bf2:	d8f5      	bhi.n	8000be0 <vScheduler+0x14>
			u8LastCounterValue = u8SystemCounter;
 8000bf4:	7822      	ldrb	r2, [r4, #0]
 8000bf6:	4b0f      	ldr	r3, [pc, #60]	; (8000c34 <vScheduler+0x68>)
 8000bf8:	701a      	strb	r2, [r3, #0]
			atTasks[0].pfRoutine();
 8000bfa:	6873      	ldr	r3, [r6, #4]
 8000bfc:	4798      	blx	r3
 8000bfe:	46b0      	mov	r8, r6
				if (IS_PERIOD_LAST(u8SystemCounter, u8TaskPeriod, u8TaskOffset) == 1)
 8000c00:	7823      	ldrb	r3, [r4, #0]
 8000c02:	b25b      	sxtb	r3, r3
 8000c04:	f998 2009 	ldrsb.w	r2, [r8, #9]
 8000c08:	1a9b      	subs	r3, r3, r2
 8000c0a:	f898 1008 	ldrb.w	r1, [r8, #8]
 8000c0e:	fb93 f2f1 	sdiv	r2, r3, r1
 8000c12:	fb01 3312 	mls	r3, r1, r2, r3
 8000c16:	b913      	cbnz	r3, 8000c1e <vScheduler+0x52>
					atTasks[u8TaskIndex].pfRoutine();
 8000c18:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8000c1c:	4798      	blx	r3
 8000c1e:	f108 0808 	add.w	r8, r8, #8
			for (uint8_t u8TaskIndex = 1; u8TaskIndex < TASKS_AMOUNT; u8TaskIndex++)
 8000c22:	45a8      	cmp	r8, r5
 8000c24:	d1ec      	bne.n	8000c00 <vScheduler+0x34>
			while (u8LastCounterValue == u8SystemCounter)
 8000c26:	4b03      	ldr	r3, [pc, #12]	; (8000c34 <vScheduler+0x68>)
 8000c28:	781a      	ldrb	r2, [r3, #0]
 8000c2a:	e7db      	b.n	8000be4 <vScheduler+0x18>
 8000c2c:	20000168 	.word	0x20000168
 8000c30:	2000016c 	.word	0x2000016c
 8000c34:	2000011f 	.word	0x2000011f

08000c38 <vScheduler_SysTick_Callback>:

void vScheduler_SysTick_Callback(void)
{
	u8SystemCounter++;
 8000c38:	4a02      	ldr	r2, [pc, #8]	; (8000c44 <vScheduler_SysTick_Callback+0xc>)
 8000c3a:	7813      	ldrb	r3, [r2, #0]
 8000c3c:	3301      	adds	r3, #1
 8000c3e:	b2db      	uxtb	r3, r3
 8000c40:	7013      	strb	r3, [r2, #0]
}
 8000c42:	4770      	bx	lr
 8000c44:	20000168 	.word	0x20000168

08000c48 <NMI_Handler>:
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
}
 8000c48:	4770      	bx	lr

08000c4a <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8000c4a:	e7fe      	b.n	8000c4a <HardFault_Handler>

08000c4c <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8000c4c:	e7fe      	b.n	8000c4c <MemManage_Handler>

08000c4e <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8000c4e:	e7fe      	b.n	8000c4e <BusFault_Handler>

08000c50 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8000c50:	e7fe      	b.n	8000c50 <UsageFault_Handler>

08000c52 <SVC_Handler>:
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
}
 8000c52:	4770      	bx	lr

08000c54 <DebugMon_Handler>:
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
}
 8000c54:	4770      	bx	lr

08000c56 <PendSV_Handler>:
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
}
 8000c56:	4770      	bx	lr

08000c58 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8000c58:	b508      	push	{r3, lr}
	vScheduler_SysTick_Callback();
 8000c5a:	f7ff ffed 	bl	8000c38 <vScheduler_SysTick_Callback>
}
 8000c5e:	bd08      	pop	{r3, pc}

08000c60 <ADC1_2_IRQHandler>:
  * @param  None
  * @retval None
  */
void ADC1_IRQHandler(void)
{
}
 8000c60:	4770      	bx	lr
	...

08000c64 <DMA1_Channel1_IRQHandler>:
  * @brief  This function handles DMA1 interrupt request.
  * @param  None
  * @retval None
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000c64:	b508      	push	{r3, lr}
  return (READ_BIT(DMAx->ISR, DMA_ISR_TCIF1) == (DMA_ISR_TCIF1));
 8000c66:	4b06      	ldr	r3, [pc, #24]	; (8000c80 <DMA1_Channel1_IRQHandler+0x1c>)
 8000c68:	681b      	ldr	r3, [r3, #0]
  /* Check whether DMA transfer complete caused the DMA interruption */
  if(LL_DMA_IsActiveFlag_TC1(DMA1) == 1)
 8000c6a:	f013 0f02 	tst.w	r3, #2
 8000c6e:	d100      	bne.n	8000c72 <DMA1_Channel1_IRQHandler+0xe>
    /* Clear flag DMA global interrupt */
    /* (global interrupt flag: half transfer and transfer complete flags) */
    LL_DMA_ClearFlag_GI1(DMA1);
    DMA_AdcTransferComplete_Callback();
  }
}
 8000c70:	bd08      	pop	{r3, pc}
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF1);
 8000c72:	4b03      	ldr	r3, [pc, #12]	; (8000c80 <DMA1_Channel1_IRQHandler+0x1c>)
 8000c74:	2201      	movs	r2, #1
 8000c76:	605a      	str	r2, [r3, #4]
    DMA_AdcTransferComplete_Callback();
 8000c78:	f7ff fc96 	bl	80005a8 <DMA_AdcTransferComplete_Callback>
}
 8000c7c:	e7f8      	b.n	8000c70 <DMA1_Channel1_IRQHandler+0xc>
 8000c7e:	bf00      	nop
 8000c80:	40020000 	.word	0x40020000

08000c84 <DMA1_Channel5_IRQHandler>:
  * @brief  This function handles DMA1 interrupt request.
  * @param  None
  * @retval None
  */
void DMA1_Channel5_IRQHandler(void)
{
 8000c84:	b508      	push	{r3, lr}
  return (READ_BIT(DMAx->ISR, DMA_ISR_TCIF5) == (DMA_ISR_TCIF5));
 8000c86:	4b06      	ldr	r3, [pc, #24]	; (8000ca0 <DMA1_Channel5_IRQHandler+0x1c>)
 8000c88:	681b      	ldr	r3, [r3, #0]
	if(LL_DMA_IsActiveFlag_TC5(DMA1))
 8000c8a:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8000c8e:	d100      	bne.n	8000c92 <DMA1_Channel5_IRQHandler+0xe>
	{
		LL_DMA_ClearFlag_GI5(DMA1);
		/* Call function Reception complete Callback */
		DMA_UsartReceiveComplete_Callback();
	}
}
 8000c90:	bd08      	pop	{r3, pc}
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF5);
 8000c92:	4b03      	ldr	r3, [pc, #12]	; (8000ca0 <DMA1_Channel5_IRQHandler+0x1c>)
 8000c94:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000c98:	605a      	str	r2, [r3, #4]
		DMA_UsartReceiveComplete_Callback();
 8000c9a:	f7ff fddb 	bl	8000854 <DMA_UsartReceiveComplete_Callback>
}
 8000c9e:	e7f7      	b.n	8000c90 <DMA1_Channel5_IRQHandler+0xc>
 8000ca0:	40020000 	.word	0x40020000

08000ca4 <DMA1_Channel4_IRQHandler>:
  * @brief  This function handles DMA1 interrupt request.
  * @param  None
  * @retval None
  */
void DMA1_Channel4_IRQHandler(void)
{
 8000ca4:	b508      	push	{r3, lr}
  return (READ_BIT(DMAx->ISR, DMA_ISR_TCIF4) == (DMA_ISR_TCIF4));
 8000ca6:	4b06      	ldr	r3, [pc, #24]	; (8000cc0 <DMA1_Channel4_IRQHandler+0x1c>)
 8000ca8:	681b      	ldr	r3, [r3, #0]
	if(LL_DMA_IsActiveFlag_TC4(DMA1))
 8000caa:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 8000cae:	d100      	bne.n	8000cb2 <DMA1_Channel4_IRQHandler+0xe>
	{
		LL_DMA_ClearFlag_GI4(DMA1);
		/* Call function Transmission complete Callback */
		DMA_UsartTransmitComplete_Callback();
	}
}
 8000cb0:	bd08      	pop	{r3, pc}
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF4);
 8000cb2:	4b03      	ldr	r3, [pc, #12]	; (8000cc0 <DMA1_Channel4_IRQHandler+0x1c>)
 8000cb4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000cb8:	605a      	str	r2, [r3, #4]
		DMA_UsartTransmitComplete_Callback();
 8000cba:	f7ff fdc3 	bl	8000844 <DMA_UsartTransmitComplete_Callback>
}
 8000cbe:	e7f7      	b.n	8000cb0 <DMA1_Channel4_IRQHandler+0xc>
 8000cc0:	40020000 	.word	0x40020000

08000cc4 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8000cc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_LL_GPIO_PIN(GPIO_InitStruct->Pin));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */

  pinmask = ((GPIO_InitStruct->Pin) << GPIO_PIN_MASK_POS) >> GPIO_PIN_NB;
 8000cc8:	680e      	ldr	r6, [r1, #0]
 8000cca:	f3c6 260f 	ubfx	r6, r6, #8, #16
 8000cce:	fa96 f5a6 	rbit	r5, r6
  pinpos = POSITION_VAL(pinmask);
 8000cd2:	fab5 f585 	clz	r5, r5

  /* Configure the port pins */
  while ((pinmask  >> pinpos) != 0u)
 8000cd6:	fa36 f305 	lsrs.w	r3, r6, r5
 8000cda:	d071      	beq.n	8000dc0 <LL_GPIO_Init+0xfc>
  {
    /* skip if bit is not set */
    if ((pinmask & (1u << pinpos)) != 0u)
 8000cdc:	f04f 0c01 	mov.w	ip, #1
  MODIFY_REG(*pReg, ((GPIO_CRL_CNF0 | GPIO_CRL_MODE0) << (POSITION_VAL(Pin) * 4U)), (Mode << (POSITION_VAL(Pin) * 4U)));
 8000ce0:	f04f 0e0f 	mov.w	lr, #15
  MODIFY_REG(*pReg, (GPIO_CRL_MODE0 << (POSITION_VAL(Pin) * 4U)),
 8000ce4:	f04f 0803 	mov.w	r8, #3
  MODIFY_REG(*pReg, (GPIO_CRL_CNF0_0 << (POSITION_VAL(Pin) * 4U)),
 8000ce8:	f04f 0904 	mov.w	r9, #4
 8000cec:	e034      	b.n	8000d58 <LL_GPIO_Init+0x94>
      {
        currentpin = (0x00000101uL << pinpos);
      }
      else
      {
        currentpin = ((0x00010001u << (pinpos - GPIO_PIN_MASK_POS)) | 0x04000000u);
 8000cee:	f1a5 0308 	sub.w	r3, r5, #8
 8000cf2:	f04f 1201 	mov.w	r2, #65537	; 0x10001
 8000cf6:	fa02 f303 	lsl.w	r3, r2, r3
 8000cfa:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
  register uint32_t *pReg = (uint32_t *)((uint32_t)(&GPIOx->CRL) + (Pin >> 24));
 8000cfe:	0e1f      	lsrs	r7, r3, #24
 8000d00:	fa93 f2a3 	rbit	r2, r3
  MODIFY_REG(*pReg, ((GPIO_CRL_CNF0 | GPIO_CRL_MODE0) << (POSITION_VAL(Pin) * 4U)), (Mode << (POSITION_VAL(Pin) * 4U)));
 8000d04:	fab2 f282 	clz	r2, r2
 8000d08:	fa93 f4a3 	rbit	r4, r3
 8000d0c:	0092      	lsls	r2, r2, #2
 8000d0e:	fa0e fa02 	lsl.w	sl, lr, r2
 8000d12:	59c2      	ldr	r2, [r0, r7]
 8000d14:	ea22 0a0a 	bic.w	sl, r2, sl
 8000d18:	fab4 f484 	clz	r4, r4
 8000d1c:	00a4      	lsls	r4, r4, #2
 8000d1e:	684a      	ldr	r2, [r1, #4]
 8000d20:	fa02 f404 	lsl.w	r4, r2, r4
 8000d24:	ea4a 0204 	orr.w	r2, sl, r4
 8000d28:	51c2      	str	r2, [r0, r7]
  MODIFY_REG(GPIOx->ODR, (Pin >> GPIO_PIN_MASK_POS), Pull << (POSITION_VAL(Pin >> GPIO_PIN_MASK_POS)));
 8000d2a:	68c4      	ldr	r4, [r0, #12]
 8000d2c:	ea4f 2a13 	mov.w	sl, r3, lsr #8
 8000d30:	fa9a f2aa 	rbit	r2, sl
 8000d34:	fab2 fb82 	clz	fp, r2
 8000d38:	690a      	ldr	r2, [r1, #16]
 8000d3a:	fa02 f20b 	lsl.w	r2, r2, fp
 8000d3e:	ea24 040a 	bic.w	r4, r4, sl
 8000d42:	4322      	orrs	r2, r4
 8000d44:	60c2      	str	r2, [r0, #12]
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);

      /* Pull-up Pull-down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8000d46:	684a      	ldr	r2, [r1, #4]
 8000d48:	f022 0208 	bic.w	r2, r2, #8
 8000d4c:	2a01      	cmp	r2, #1
 8000d4e:	d00d      	beq.n	8000d6c <LL_GPIO_Init+0xa8>

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
      }
    }
    pinpos++;
 8000d50:	3501      	adds	r5, #1
  while ((pinmask  >> pinpos) != 0u)
 8000d52:	fa36 f305 	lsrs.w	r3, r6, r5
 8000d56:	d033      	beq.n	8000dc0 <LL_GPIO_Init+0xfc>
    if ((pinmask & (1u << pinpos)) != 0u)
 8000d58:	fa0c f305 	lsl.w	r3, ip, r5
 8000d5c:	4233      	tst	r3, r6
 8000d5e:	d0f7      	beq.n	8000d50 <LL_GPIO_Init+0x8c>
      if (pinpos < GPIO_PIN_MASK_POS)
 8000d60:	2d07      	cmp	r5, #7
 8000d62:	d8c4      	bhi.n	8000cee <LL_GPIO_Init+0x2a>
        currentpin = (0x00000101uL << pinpos);
 8000d64:	f240 1301 	movw	r3, #257	; 0x101
 8000d68:	40ab      	lsls	r3, r5
 8000d6a:	e7c8      	b.n	8000cfe <LL_GPIO_Init+0x3a>
 8000d6c:	fa93 f2a3 	rbit	r2, r3
  MODIFY_REG(*pReg, (GPIO_CRL_MODE0 << (POSITION_VAL(Pin) * 4U)),
 8000d70:	fab2 f282 	clz	r2, r2
 8000d74:	fa93 faa3 	rbit	sl, r3
 8000d78:	0092      	lsls	r2, r2, #2
 8000d7a:	fa08 f202 	lsl.w	r2, r8, r2
 8000d7e:	59c4      	ldr	r4, [r0, r7]
 8000d80:	ea24 0202 	bic.w	r2, r4, r2
 8000d84:	faba fa8a 	clz	sl, sl
 8000d88:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
 8000d8c:	688c      	ldr	r4, [r1, #8]
 8000d8e:	fa04 fa0a 	lsl.w	sl, r4, sl
 8000d92:	ea42 020a 	orr.w	r2, r2, sl
 8000d96:	51c2      	str	r2, [r0, r7]
 8000d98:	fa93 f4a3 	rbit	r4, r3
  MODIFY_REG(*pReg, (GPIO_CRL_CNF0_0 << (POSITION_VAL(Pin) * 4U)),
 8000d9c:	fab4 f484 	clz	r4, r4
 8000da0:	fa93 f3a3 	rbit	r3, r3
 8000da4:	00a4      	lsls	r4, r4, #2
 8000da6:	fa09 f404 	lsl.w	r4, r9, r4
 8000daa:	ea22 0204 	bic.w	r2, r2, r4
 8000dae:	fab3 f383 	clz	r3, r3
 8000db2:	009b      	lsls	r3, r3, #2
 8000db4:	68cc      	ldr	r4, [r1, #12]
 8000db6:	fa04 f303 	lsl.w	r3, r4, r3
 8000dba:	431a      	orrs	r2, r3
 8000dbc:	51c2      	str	r2, [r0, r7]
 8000dbe:	e7c7      	b.n	8000d50 <LL_GPIO_Init+0x8c>
  }
  return (SUCCESS);
}
 8000dc0:	2000      	movs	r0, #0
 8000dc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

08000dc8 <LL_SetSystemCoreClock>:
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8000dc8:	4b01      	ldr	r3, [pc, #4]	; (8000dd0 <LL_SetSystemCoreClock+0x8>)
 8000dca:	6018      	str	r0, [r3, #0]
}
 8000dcc:	4770      	bx	lr
 8000dce:	bf00      	nop
 8000dd0:	20000038 	.word	0x20000038

08000dd4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000dd4:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000dd6:	e003      	b.n	8000de0 <LoopCopyDataInit>

08000dd8 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000dd8:	4b0b      	ldr	r3, [pc, #44]	; (8000e08 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8000dda:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000ddc:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000dde:	3104      	adds	r1, #4

08000de0 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000de0:	480a      	ldr	r0, [pc, #40]	; (8000e0c <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8000de2:	4b0b      	ldr	r3, [pc, #44]	; (8000e10 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8000de4:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000de6:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000de8:	d3f6      	bcc.n	8000dd8 <CopyDataInit>
  ldr r2, =_sbss
 8000dea:	4a0a      	ldr	r2, [pc, #40]	; (8000e14 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8000dec:	e002      	b.n	8000df4 <LoopFillZerobss>

08000dee <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000dee:	2300      	movs	r3, #0
  str r3, [r2], #4
 8000df0:	f842 3b04 	str.w	r3, [r2], #4

08000df4 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8000df4:	4b08      	ldr	r3, [pc, #32]	; (8000e18 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8000df6:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000df8:	d3f9      	bcc.n	8000dee <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000dfa:	f7ff fe4d 	bl	8000a98 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000dfe:	f000 f80f 	bl	8000e20 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000e02:	f7ff fea1 	bl	8000b48 <main>
  bx lr
 8000e06:	4770      	bx	lr
  ldr r3, =_sidata
 8000e08:	08000e88 	.word	0x08000e88
  ldr r0, =_sdata
 8000e0c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000e10:	2000003c 	.word	0x2000003c
  ldr r2, =_sbss
 8000e14:	2000003c 	.word	0x2000003c
  ldr r3, = _ebss
 8000e18:	2000018c 	.word	0x2000018c

08000e1c <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000e1c:	e7fe      	b.n	8000e1c <CAN1_RX1_IRQHandler>
	...

08000e20 <__libc_init_array>:
 8000e20:	b570      	push	{r4, r5, r6, lr}
 8000e22:	2500      	movs	r5, #0
 8000e24:	4e0c      	ldr	r6, [pc, #48]	; (8000e58 <__libc_init_array+0x38>)
 8000e26:	4c0d      	ldr	r4, [pc, #52]	; (8000e5c <__libc_init_array+0x3c>)
 8000e28:	1ba4      	subs	r4, r4, r6
 8000e2a:	10a4      	asrs	r4, r4, #2
 8000e2c:	42a5      	cmp	r5, r4
 8000e2e:	d109      	bne.n	8000e44 <__libc_init_array+0x24>
 8000e30:	f000 f81a 	bl	8000e68 <_init>
 8000e34:	2500      	movs	r5, #0
 8000e36:	4e0a      	ldr	r6, [pc, #40]	; (8000e60 <__libc_init_array+0x40>)
 8000e38:	4c0a      	ldr	r4, [pc, #40]	; (8000e64 <__libc_init_array+0x44>)
 8000e3a:	1ba4      	subs	r4, r4, r6
 8000e3c:	10a4      	asrs	r4, r4, #2
 8000e3e:	42a5      	cmp	r5, r4
 8000e40:	d105      	bne.n	8000e4e <__libc_init_array+0x2e>
 8000e42:	bd70      	pop	{r4, r5, r6, pc}
 8000e44:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000e48:	4798      	blx	r3
 8000e4a:	3501      	adds	r5, #1
 8000e4c:	e7ee      	b.n	8000e2c <__libc_init_array+0xc>
 8000e4e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000e52:	4798      	blx	r3
 8000e54:	3501      	adds	r5, #1
 8000e56:	e7f2      	b.n	8000e3e <__libc_init_array+0x1e>
 8000e58:	08000e80 	.word	0x08000e80
 8000e5c:	08000e80 	.word	0x08000e80
 8000e60:	08000e80 	.word	0x08000e80
 8000e64:	08000e84 	.word	0x08000e84

08000e68 <_init>:
 8000e68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000e6a:	bf00      	nop
 8000e6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000e6e:	bc08      	pop	{r3}
 8000e70:	469e      	mov	lr, r3
 8000e72:	4770      	bx	lr

08000e74 <_fini>:
 8000e74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000e76:	bf00      	nop
 8000e78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000e7a:	bc08      	pop	{r3}
 8000e7c:	469e      	mov	lr, r3
 8000e7e:	4770      	bx	lr
