<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="system_frequency_counter_0_0_synth_1" LaunchDir="C:/Users/Purcell/Documents/RedPitayaProjects/RedPitaya-FPGA/prj/Examples/Frequency_counter/tmp/freq/freq.runs/system_frequency_counter_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_pos2_0_0_synth_1" LaunchDir="C:/Users/Purcell/Documents/RedPitayaProjects/RedPitaya-FPGA/prj/Examples/Frequency_counter/tmp/freq/freq.runs/system_pos2_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_signal_split_0_0_synth_1" LaunchDir="C:/Users/Purcell/Documents/RedPitayaProjects/RedPitaya-FPGA/prj/Examples/Frequency_counter/tmp/freq/freq.runs/system_signal_split_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_signal_decoder_0_0_synth_1" LaunchDir="C:/Users/Purcell/Documents/RedPitayaProjects/RedPitaya-FPGA/prj/Examples/Frequency_counter/tmp/freq/freq.runs/system_signal_decoder_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_axis_constant_0_0_synth_1" LaunchDir="C:/Users/Purcell/Documents/RedPitayaProjects/RedPitaya-FPGA/prj/Examples/Frequency_counter/tmp/freq/freq.runs/system_axis_constant_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_auto_pc_0_synth_1" LaunchDir="C:/Users/Purcell/Documents/RedPitayaProjects/RedPitaya-FPGA/prj/Examples/Frequency_counter/tmp/freq/freq.runs/system_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_clk_wiz_0_0_synth_1" LaunchDir="C:/Users/Purcell/Documents/RedPitayaProjects/RedPitaya-FPGA/prj/Examples/Frequency_counter/tmp/freq/freq.runs/system_clk_wiz_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_axis_red_pitaya_dac_0_0_synth_1" LaunchDir="C:/Users/Purcell/Documents/RedPitayaProjects/RedPitaya-FPGA/prj/Examples/Frequency_counter/tmp/freq/freq.runs/system_axis_red_pitaya_dac_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_processing_system7_0_0_synth_1" LaunchDir="C:/Users/Purcell/Documents/RedPitayaProjects/RedPitaya-FPGA/prj/Examples/Frequency_counter/tmp/freq/freq.runs/system_processing_system7_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_rst_ps7_0_125M_0_synth_1" LaunchDir="C:/Users/Purcell/Documents/RedPitayaProjects/RedPitaya-FPGA/prj/Examples/Frequency_counter/tmp/freq/freq.runs/system_rst_ps7_0_125M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_axi_gpio_0_0_synth_1" LaunchDir="C:/Users/Purcell/Documents/RedPitayaProjects/RedPitaya-FPGA/prj/Examples/Frequency_counter/tmp/freq/freq.runs/system_axi_gpio_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_dds_compiler_0_0_synth_1" LaunchDir="C:/Users/Purcell/Documents/RedPitayaProjects/RedPitaya-FPGA/prj/Examples/Frequency_counter/tmp/freq/freq.runs/system_dds_compiler_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_axis_red_pitaya_adc_0_0_synth_1" LaunchDir="C:/Users/Purcell/Documents/RedPitayaProjects/RedPitaya-FPGA/prj/Examples/Frequency_counter/tmp/freq/freq.runs/system_axis_red_pitaya_adc_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_util_ds_buf_1_0_synth_1" LaunchDir="C:/Users/Purcell/Documents/RedPitayaProjects/RedPitaya-FPGA/prj/Examples/Frequency_counter/tmp/freq/freq.runs/system_util_ds_buf_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_util_ds_buf_2_0_synth_1" LaunchDir="C:/Users/Purcell/Documents/RedPitayaProjects/RedPitaya-FPGA/prj/Examples/Frequency_counter/tmp/freq/freq.runs/system_util_ds_buf_2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="C:/Users/Purcell/Documents/RedPitayaProjects/RedPitaya-FPGA/prj/Examples/Frequency_counter/tmp/freq/freq.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="system_frequency_counter_0_0_synth_1"/>
		<Parent Id="system_pos2_0_0_synth_1"/>
		<Parent Id="system_signal_split_0_0_synth_1"/>
		<Parent Id="system_signal_decoder_0_0_synth_1"/>
		<Parent Id="system_axis_constant_0_0_synth_1"/>
		<Parent Id="system_auto_pc_0_synth_1"/>
		<Parent Id="system_clk_wiz_0_0_synth_1"/>
		<Parent Id="system_axis_red_pitaya_dac_0_0_synth_1"/>
		<Parent Id="system_processing_system7_0_0_synth_1"/>
		<Parent Id="system_rst_ps7_0_125M_0_synth_1"/>
		<Parent Id="system_axi_gpio_0_0_synth_1"/>
		<Parent Id="system_dds_compiler_0_0_synth_1"/>
		<Parent Id="system_axis_red_pitaya_adc_0_0_synth_1"/>
		<Parent Id="system_util_ds_buf_1_0_synth_1"/>
		<Parent Id="system_util_ds_buf_2_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="C:/Users/Purcell/Documents/RedPitayaProjects/RedPitaya-FPGA/prj/Examples/Frequency_counter/tmp/freq/freq.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="system_frequency_counter_0_0_synth_1"/>
		<Parent Id="system_pos2_0_0_synth_1"/>
		<Parent Id="system_signal_split_0_0_synth_1"/>
		<Parent Id="system_signal_decoder_0_0_synth_1"/>
		<Parent Id="system_axis_constant_0_0_synth_1"/>
		<Parent Id="system_auto_pc_0_synth_1"/>
		<Parent Id="system_clk_wiz_0_0_synth_1"/>
		<Parent Id="system_axis_red_pitaya_dac_0_0_synth_1"/>
		<Parent Id="system_processing_system7_0_0_synth_1"/>
		<Parent Id="system_rst_ps7_0_125M_0_synth_1"/>
		<Parent Id="system_axi_gpio_0_0_synth_1"/>
		<Parent Id="system_dds_compiler_0_0_synth_1"/>
		<Parent Id="system_axis_red_pitaya_adc_0_0_synth_1"/>
		<Parent Id="system_util_ds_buf_1_0_synth_1"/>
		<Parent Id="system_util_ds_buf_2_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
	</Parameters>
</Runs>

