Classic Timing Analyzer report for cpu
Fri May 17 20:41:52 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Hold: 'clk'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                 ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-------------------------+---------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                    ; To                        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-------------------------+---------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 11.425 ns                        ; reset                   ; div:DIV|high[30]          ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 13.893 ns                        ; control:ctrl|iord[0]    ; mem_adress_in[12]         ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; -2.478 ns                        ; reset                   ; div:DIV|divisor[53]       ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 45.88 MHz ( period = 21.794 ns ) ; control:ctrl|alusrca[0] ; control:ctrl|nextState[5] ; clk        ; clk      ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; control:ctrl|state[4]   ; control:ctrl|nextState[4] ; clk        ; clk      ; 589          ;
; Total number of failed paths ;                                          ;               ;                                  ;                         ;                           ;            ;          ; 589          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-------------------------+---------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+---------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                      ; To                          ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 45.88 MHz ( period = 21.794 ns )                    ; control:ctrl|alusrca[0]   ; control:ctrl|nextState[5]   ; clk        ; clk      ; None                        ; None                      ; 8.749 ns                ;
; N/A                                     ; 46.21 MHz ( period = 21.642 ns )                    ; control:ctrl|alusrca[1]   ; control:ctrl|nextState[5]   ; clk        ; clk      ; None                        ; None                      ; 8.673 ns                ;
; N/A                                     ; 46.39 MHz ( period = 21.556 ns )                    ; control:ctrl|alusrcb[2]   ; control:ctrl|nextState[5]   ; clk        ; clk      ; None                        ; None                      ; 8.638 ns                ;
; N/A                                     ; 46.65 MHz ( period = 21.438 ns )                    ; control:ctrl|alusrcb[1]   ; control:ctrl|nextState[5]   ; clk        ; clk      ; None                        ; None                      ; 8.581 ns                ;
; N/A                                     ; 46.71 MHz ( period = 21.408 ns )                    ; control:ctrl|alusrcb[0]   ; control:ctrl|nextState[5]   ; clk        ; clk      ; None                        ; None                      ; 8.565 ns                ;
; N/A                                     ; 46.89 MHz ( period = 21.326 ns )                    ; control:ctrl|aluop[2]     ; control:ctrl|nextState[5]   ; clk        ; clk      ; None                        ; None                      ; 8.553 ns                ;
; N/A                                     ; 47.06 MHz ( period = 21.248 ns )                    ; control:ctrl|aluop[0]     ; control:ctrl|nextState[5]   ; clk        ; clk      ; None                        ; None                      ; 8.514 ns                ;
; N/A                                     ; 47.47 MHz ( period = 21.068 ns )                    ; control:ctrl|aluop[1]     ; control:ctrl|nextState[5]   ; clk        ; clk      ; None                        ; None                      ; 8.387 ns                ;
; N/A                                     ; 47.52 MHz ( period = 21.042 ns )                    ; control:ctrl|alusrca[0]   ; control:ctrl|nextState[2]   ; clk        ; clk      ; None                        ; None                      ; 9.266 ns                ;
; N/A                                     ; 47.87 MHz ( period = 20.890 ns )                    ; control:ctrl|alusrca[1]   ; control:ctrl|nextState[2]   ; clk        ; clk      ; None                        ; None                      ; 9.190 ns                ;
; N/A                                     ; 47.98 MHz ( period = 20.842 ns )                    ; control:ctrl|alusrca[0]   ; control:ctrl|nextState[4]   ; clk        ; clk      ; None                        ; None                      ; 9.297 ns                ;
; N/A                                     ; 48.07 MHz ( period = 20.804 ns )                    ; control:ctrl|alusrcb[2]   ; control:ctrl|nextState[2]   ; clk        ; clk      ; None                        ; None                      ; 9.155 ns                ;
; N/A                                     ; 48.33 MHz ( period = 20.690 ns )                    ; control:ctrl|alusrca[1]   ; control:ctrl|nextState[4]   ; clk        ; clk      ; None                        ; None                      ; 9.221 ns                ;
; N/A                                     ; 48.34 MHz ( period = 20.686 ns )                    ; control:ctrl|alusrcb[1]   ; control:ctrl|nextState[2]   ; clk        ; clk      ; None                        ; None                      ; 9.098 ns                ;
; N/A                                     ; 48.41 MHz ( period = 20.656 ns )                    ; control:ctrl|alusrcb[0]   ; control:ctrl|nextState[2]   ; clk        ; clk      ; None                        ; None                      ; 9.082 ns                ;
; N/A                                     ; 48.53 MHz ( period = 20.604 ns )                    ; control:ctrl|alusrcb[2]   ; control:ctrl|nextState[4]   ; clk        ; clk      ; None                        ; None                      ; 9.186 ns                ;
; N/A                                     ; 48.61 MHz ( period = 20.574 ns )                    ; control:ctrl|aluop[2]     ; control:ctrl|nextState[2]   ; clk        ; clk      ; None                        ; None                      ; 9.070 ns                ;
; N/A                                     ; 48.79 MHz ( period = 20.496 ns )                    ; control:ctrl|aluop[0]     ; control:ctrl|nextState[2]   ; clk        ; clk      ; None                        ; None                      ; 9.031 ns                ;
; N/A                                     ; 48.81 MHz ( period = 20.486 ns )                    ; control:ctrl|alusrcb[1]   ; control:ctrl|nextState[4]   ; clk        ; clk      ; None                        ; None                      ; 9.129 ns                ;
; N/A                                     ; 48.89 MHz ( period = 20.456 ns )                    ; control:ctrl|alusrcb[0]   ; control:ctrl|nextState[4]   ; clk        ; clk      ; None                        ; None                      ; 9.113 ns                ;
; N/A                                     ; 48.98 MHz ( period = 20.416 ns )                    ; control:ctrl|alusrca[0]   ; control:ctrl|nextState[0]   ; clk        ; clk      ; None                        ; None                      ; 8.976 ns                ;
; N/A                                     ; 49.08 MHz ( period = 20.374 ns )                    ; control:ctrl|aluop[2]     ; control:ctrl|nextState[4]   ; clk        ; clk      ; None                        ; None                      ; 9.101 ns                ;
; N/A                                     ; 49.22 MHz ( period = 20.316 ns )                    ; control:ctrl|aluop[1]     ; control:ctrl|nextState[2]   ; clk        ; clk      ; None                        ; None                      ; 8.904 ns                ;
; N/A                                     ; 49.27 MHz ( period = 20.296 ns )                    ; control:ctrl|aluop[0]     ; control:ctrl|nextState[4]   ; clk        ; clk      ; None                        ; None                      ; 9.062 ns                ;
; N/A                                     ; 49.35 MHz ( period = 20.264 ns )                    ; control:ctrl|alusrca[1]   ; control:ctrl|nextState[0]   ; clk        ; clk      ; None                        ; None                      ; 8.900 ns                ;
; N/A                                     ; 49.56 MHz ( period = 20.178 ns )                    ; control:ctrl|alusrcb[2]   ; control:ctrl|nextState[0]   ; clk        ; clk      ; None                        ; None                      ; 8.865 ns                ;
; N/A                                     ; 49.71 MHz ( period = 20.116 ns )                    ; control:ctrl|aluop[1]     ; control:ctrl|nextState[4]   ; clk        ; clk      ; None                        ; None                      ; 8.935 ns                ;
; N/A                                     ; 49.85 MHz ( period = 20.060 ns )                    ; control:ctrl|alusrcb[1]   ; control:ctrl|nextState[0]   ; clk        ; clk      ; None                        ; None                      ; 8.808 ns                ;
; N/A                                     ; 49.93 MHz ( period = 20.030 ns )                    ; control:ctrl|alusrcb[0]   ; control:ctrl|nextState[0]   ; clk        ; clk      ; None                        ; None                      ; 8.792 ns                ;
; N/A                                     ; 50.13 MHz ( period = 19.948 ns )                    ; control:ctrl|aluop[2]     ; control:ctrl|nextState[0]   ; clk        ; clk      ; None                        ; None                      ; 8.780 ns                ;
; N/A                                     ; 50.33 MHz ( period = 19.870 ns )                    ; control:ctrl|aluop[0]     ; control:ctrl|nextState[0]   ; clk        ; clk      ; None                        ; None                      ; 8.741 ns                ;
; N/A                                     ; 50.79 MHz ( period = 19.690 ns )                    ; control:ctrl|aluop[1]     ; control:ctrl|nextState[0]   ; clk        ; clk      ; None                        ; None                      ; 8.614 ns                ;
; N/A                                     ; 57.39 MHz ( period = 17.424 ns )                    ; Registrador:regb|Saida[1] ; control:ctrl|nextState[5]   ; clk        ; clk      ; None                        ; None                      ; 10.318 ns               ;
; N/A                                     ; 57.55 MHz ( period = 17.376 ns )                    ; Registrador:pc|Saida[0]   ; control:ctrl|nextState[5]   ; clk        ; clk      ; None                        ; None                      ; 10.270 ns               ;
; N/A                                     ; 59.68 MHz ( period = 16.756 ns )                    ; Registrador:rega|Saida[3] ; control:ctrl|nextState[5]   ; clk        ; clk      ; None                        ; None                      ; 9.986 ns                ;
; N/A                                     ; 59.98 MHz ( period = 16.672 ns )                    ; Registrador:regb|Saida[0] ; control:ctrl|nextState[5]   ; clk        ; clk      ; None                        ; None                      ; 9.942 ns                ;
; N/A                                     ; 59.98 MHz ( period = 16.672 ns )                    ; Registrador:regb|Saida[1] ; control:ctrl|nextState[2]   ; clk        ; clk      ; None                        ; None                      ; 10.835 ns               ;
; N/A                                     ; 60.15 MHz ( period = 16.624 ns )                    ; Registrador:pc|Saida[0]   ; control:ctrl|nextState[2]   ; clk        ; clk      ; None                        ; None                      ; 10.787 ns               ;
; N/A                                     ; 60.22 MHz ( period = 16.606 ns )                    ; Registrador:mdr|Saida[0]  ; control:ctrl|nextState[5]   ; clk        ; clk      ; None                        ; None                      ; 9.883 ns                ;
; N/A                                     ; 60.71 MHz ( period = 16.472 ns )                    ; Registrador:regb|Saida[1] ; control:ctrl|nextState[4]   ; clk        ; clk      ; None                        ; None                      ; 10.866 ns               ;
; N/A                                     ; 60.89 MHz ( period = 16.424 ns )                    ; Registrador:pc|Saida[0]   ; control:ctrl|nextState[4]   ; clk        ; clk      ; None                        ; None                      ; 10.818 ns               ;
; N/A                                     ; 61.24 MHz ( period = 16.328 ns )                    ; control:ctrl|alusrca[0]   ; Registrador:pc|Saida[7]     ; clk        ; clk      ; None                        ; None                      ; 12.403 ns               ;
; N/A                                     ; 61.29 MHz ( period = 16.316 ns )                    ; Registrador:mdr|Saida[1]  ; control:ctrl|nextState[5]   ; clk        ; clk      ; None                        ; None                      ; 9.738 ns                ;
; N/A                                     ; 61.39 MHz ( period = 16.288 ns )                    ; control:ctrl|alusrca[0]   ; Registrador:pc|Saida[17]    ; clk        ; clk      ; None                        ; None                      ; 12.342 ns               ;
; N/A                                     ; 61.43 MHz ( period = 16.278 ns )                    ; control:ctrl|alusrca[0]   ; Registrador:pc|Saida[19]    ; clk        ; clk      ; None                        ; None                      ; 12.332 ns               ;
; N/A                                     ; 61.43 MHz ( period = 16.278 ns )                    ; control:ctrl|alusrca[0]   ; Registrador:pc|Saida[16]    ; clk        ; clk      ; None                        ; None                      ; 12.332 ns               ;
; N/A                                     ; 61.44 MHz ( period = 16.277 ns )                    ; control:ctrl|alusrca[0]   ; Registrador:pc|Saida[10]    ; clk        ; clk      ; None                        ; None                      ; 12.335 ns               ;
; N/A                                     ; 61.53 MHz ( period = 16.252 ns )                    ; control:ctrl|alusrca[1]   ; Registrador:pc|Saida[7]     ; clk        ; clk      ; None                        ; None                      ; 12.327 ns               ;
; N/A                                     ; 61.58 MHz ( period = 16.239 ns )                    ; control:ctrl|alusrca[0]   ; Registrador:pc|Saida[9]     ; clk        ; clk      ; None                        ; None                      ; 12.301 ns               ;
; N/A                                     ; 61.68 MHz ( period = 16.212 ns )                    ; control:ctrl|alusrca[1]   ; Registrador:pc|Saida[17]    ; clk        ; clk      ; None                        ; None                      ; 12.266 ns               ;
; N/A                                     ; 61.69 MHz ( period = 16.209 ns )                    ; control:ctrl|alusrcb[2]   ; Registrador:pc|Saida[7]     ; clk        ; clk      ; None                        ; None                      ; 12.292 ns               ;
; N/A                                     ; 61.72 MHz ( period = 16.202 ns )                    ; control:ctrl|alusrca[1]   ; Registrador:pc|Saida[19]    ; clk        ; clk      ; None                        ; None                      ; 12.256 ns               ;
; N/A                                     ; 61.72 MHz ( period = 16.202 ns )                    ; control:ctrl|alusrca[1]   ; Registrador:pc|Saida[16]    ; clk        ; clk      ; None                        ; None                      ; 12.256 ns               ;
; N/A                                     ; 61.72 MHz ( period = 16.201 ns )                    ; control:ctrl|alusrca[1]   ; Registrador:pc|Saida[10]    ; clk        ; clk      ; None                        ; None                      ; 12.259 ns               ;
; N/A                                     ; 61.82 MHz ( period = 16.176 ns )                    ; Registrador:rega|Saida[1] ; control:ctrl|nextState[5]   ; clk        ; clk      ; None                        ; None                      ; 9.674 ns                ;
; N/A                                     ; 61.85 MHz ( period = 16.169 ns )                    ; control:ctrl|alusrcb[2]   ; Registrador:pc|Saida[17]    ; clk        ; clk      ; None                        ; None                      ; 12.231 ns               ;
; N/A                                     ; 61.87 MHz ( period = 16.163 ns )                    ; control:ctrl|alusrca[1]   ; Registrador:pc|Saida[9]     ; clk        ; clk      ; None                        ; None                      ; 12.225 ns               ;
; N/A                                     ; 61.89 MHz ( period = 16.159 ns )                    ; control:ctrl|alusrcb[2]   ; Registrador:pc|Saida[19]    ; clk        ; clk      ; None                        ; None                      ; 12.221 ns               ;
; N/A                                     ; 61.89 MHz ( period = 16.159 ns )                    ; control:ctrl|alusrcb[2]   ; Registrador:pc|Saida[16]    ; clk        ; clk      ; None                        ; None                      ; 12.221 ns               ;
; N/A                                     ; 61.89 MHz ( period = 16.158 ns )                    ; control:ctrl|alusrcb[2]   ; Registrador:pc|Saida[10]    ; clk        ; clk      ; None                        ; None                      ; 12.224 ns               ;
; N/A                                     ; 61.92 MHz ( period = 16.150 ns )                    ; control:ctrl|alusrcb[1]   ; Registrador:pc|Saida[7]     ; clk        ; clk      ; None                        ; None                      ; 12.235 ns               ;
; N/A                                     ; 61.94 MHz ( period = 16.144 ns )                    ; control:ctrl|alusrca[0]   ; Registrador:pc|Saida[22]    ; clk        ; clk      ; None                        ; None                      ; 12.209 ns               ;
; N/A                                     ; 61.94 MHz ( period = 16.144 ns )                    ; control:ctrl|alusrca[0]   ; Registrador:pc|Saida[21]    ; clk        ; clk      ; None                        ; None                      ; 12.209 ns               ;
; N/A                                     ; 61.97 MHz ( period = 16.136 ns )                    ; control:ctrl|alusrca[0]   ; Registrador:pc|Saida[5]     ; clk        ; clk      ; None                        ; None                      ; 12.187 ns               ;
; N/A                                     ; 61.98 MHz ( period = 16.135 ns )                    ; control:ctrl|alusrcb[0]   ; Registrador:pc|Saida[7]     ; clk        ; clk      ; None                        ; None                      ; 12.219 ns               ;
; N/A                                     ; 61.98 MHz ( period = 16.135 ns )                    ; control:ctrl|alusrca[0]   ; Registrador:pc|Saida[13]    ; clk        ; clk      ; None                        ; None                      ; 12.186 ns               ;
; N/A                                     ; 61.99 MHz ( period = 16.131 ns )                    ; control:ctrl|alusrca[0]   ; Registrador:pc|Saida[24]    ; clk        ; clk      ; None                        ; None                      ; 12.183 ns               ;
; N/A                                     ; 62.03 MHz ( period = 16.120 ns )                    ; control:ctrl|alusrcb[2]   ; Registrador:pc|Saida[9]     ; clk        ; clk      ; None                        ; None                      ; 12.190 ns               ;
; N/A                                     ; 62.07 MHz ( period = 16.110 ns )                    ; control:ctrl|alusrcb[1]   ; Registrador:pc|Saida[17]    ; clk        ; clk      ; None                        ; None                      ; 12.174 ns               ;
; N/A                                     ; 62.11 MHz ( period = 16.100 ns )                    ; control:ctrl|alusrcb[1]   ; Registrador:pc|Saida[19]    ; clk        ; clk      ; None                        ; None                      ; 12.164 ns               ;
; N/A                                     ; 62.11 MHz ( period = 16.100 ns )                    ; control:ctrl|alusrcb[1]   ; Registrador:pc|Saida[16]    ; clk        ; clk      ; None                        ; None                      ; 12.164 ns               ;
; N/A                                     ; 62.12 MHz ( period = 16.099 ns )                    ; control:ctrl|alusrcb[1]   ; Registrador:pc|Saida[10]    ; clk        ; clk      ; None                        ; None                      ; 12.167 ns               ;
; N/A                                     ; 62.13 MHz ( period = 16.095 ns )                    ; control:ctrl|alusrcb[0]   ; Registrador:pc|Saida[17]    ; clk        ; clk      ; None                        ; None                      ; 12.158 ns               ;
; N/A                                     ; 62.13 MHz ( period = 16.095 ns )                    ; control:ctrl|alusrca[0]   ; Registrador:pc|Saida[15]    ; clk        ; clk      ; None                        ; None                      ; 12.156 ns               ;
; N/A                                     ; 62.13 MHz ( period = 16.094 ns )                    ; control:ctrl|aluop[2]     ; Registrador:pc|Saida[7]     ; clk        ; clk      ; None                        ; None                      ; 12.207 ns               ;
; N/A                                     ; 62.16 MHz ( period = 16.088 ns )                    ; control:ctrl|alusrca[0]   ; Registrador:pc|Saida[27]    ; clk        ; clk      ; None                        ; None                      ; 12.140 ns               ;
; N/A                                     ; 62.17 MHz ( period = 16.085 ns )                    ; control:ctrl|alusrcb[0]   ; Registrador:pc|Saida[19]    ; clk        ; clk      ; None                        ; None                      ; 12.148 ns               ;
; N/A                                     ; 62.17 MHz ( period = 16.085 ns )                    ; control:ctrl|alusrcb[0]   ; Registrador:pc|Saida[16]    ; clk        ; clk      ; None                        ; None                      ; 12.148 ns               ;
; N/A                                     ; 62.17 MHz ( period = 16.084 ns )                    ; control:ctrl|alusrcb[0]   ; Registrador:pc|Saida[10]    ; clk        ; clk      ; None                        ; None                      ; 12.151 ns               ;
; N/A                                     ; 62.24 MHz ( period = 16.068 ns )                    ; control:ctrl|alusrca[1]   ; Registrador:pc|Saida[22]    ; clk        ; clk      ; None                        ; None                      ; 12.133 ns               ;
; N/A                                     ; 62.24 MHz ( period = 16.068 ns )                    ; control:ctrl|alusrca[1]   ; Registrador:pc|Saida[21]    ; clk        ; clk      ; None                        ; None                      ; 12.133 ns               ;
; N/A                                     ; 62.26 MHz ( period = 16.061 ns )                    ; control:ctrl|alusrcb[1]   ; Registrador:pc|Saida[9]     ; clk        ; clk      ; None                        ; None                      ; 12.133 ns               ;
; N/A                                     ; 62.27 MHz ( period = 16.060 ns )                    ; control:ctrl|alusrca[1]   ; Registrador:pc|Saida[5]     ; clk        ; clk      ; None                        ; None                      ; 12.111 ns               ;
; N/A                                     ; 62.27 MHz ( period = 16.059 ns )                    ; control:ctrl|alusrca[1]   ; Registrador:pc|Saida[13]    ; clk        ; clk      ; None                        ; None                      ; 12.110 ns               ;
; N/A                                     ; 62.29 MHz ( period = 16.055 ns )                    ; control:ctrl|aluop[0]     ; Registrador:pc|Saida[7]     ; clk        ; clk      ; None                        ; None                      ; 12.168 ns               ;
; N/A                                     ; 62.29 MHz ( period = 16.055 ns )                    ; control:ctrl|alusrca[1]   ; Registrador:pc|Saida[24]    ; clk        ; clk      ; None                        ; None                      ; 12.107 ns               ;
; N/A                                     ; 62.29 MHz ( period = 16.054 ns )                    ; control:ctrl|aluop[2]     ; Registrador:pc|Saida[17]    ; clk        ; clk      ; None                        ; None                      ; 12.146 ns               ;
; N/A                                     ; 62.32 MHz ( period = 16.046 ns )                    ; control:ctrl|alusrcb[0]   ; Registrador:pc|Saida[9]     ; clk        ; clk      ; None                        ; None                      ; 12.117 ns               ;
; N/A                                     ; 62.32 MHz ( period = 16.046 ns )                    ; Registrador:regb|Saida[1] ; control:ctrl|nextState[0]   ; clk        ; clk      ; None                        ; None                      ; 10.545 ns               ;
; N/A                                     ; 62.33 MHz ( period = 16.044 ns )                    ; control:ctrl|aluop[2]     ; Registrador:pc|Saida[19]    ; clk        ; clk      ; None                        ; None                      ; 12.136 ns               ;
; N/A                                     ; 62.33 MHz ( period = 16.044 ns )                    ; control:ctrl|aluop[2]     ; Registrador:pc|Saida[16]    ; clk        ; clk      ; None                        ; None                      ; 12.136 ns               ;
; N/A                                     ; 62.33 MHz ( period = 16.043 ns )                    ; control:ctrl|aluop[2]     ; Registrador:pc|Saida[10]    ; clk        ; clk      ; None                        ; None                      ; 12.139 ns               ;
; N/A                                     ; 62.39 MHz ( period = 16.027 ns )                    ; control:ctrl|alusrca[0]   ; Registrador:pc|Saida[23]    ; clk        ; clk      ; None                        ; None                      ; 12.079 ns               ;
; N/A                                     ; 62.40 MHz ( period = 16.025 ns )                    ; control:ctrl|alusrcb[2]   ; Registrador:pc|Saida[22]    ; clk        ; clk      ; None                        ; None                      ; 12.098 ns               ;
; N/A                                     ; 62.40 MHz ( period = 16.025 ns )                    ; control:ctrl|alusrcb[2]   ; Registrador:pc|Saida[21]    ; clk        ; clk      ; None                        ; None                      ; 12.098 ns               ;
; N/A                                     ; 62.43 MHz ( period = 16.019 ns )                    ; control:ctrl|alusrca[1]   ; Registrador:pc|Saida[15]    ; clk        ; clk      ; None                        ; None                      ; 12.080 ns               ;
; N/A                                     ; 62.43 MHz ( period = 16.017 ns )                    ; control:ctrl|alusrcb[2]   ; Registrador:pc|Saida[5]     ; clk        ; clk      ; None                        ; None                      ; 12.076 ns               ;
; N/A                                     ; 62.44 MHz ( period = 16.016 ns )                    ; control:ctrl|alusrcb[2]   ; Registrador:pc|Saida[13]    ; clk        ; clk      ; None                        ; None                      ; 12.075 ns               ;
; N/A                                     ; 62.44 MHz ( period = 16.015 ns )                    ; control:ctrl|aluop[0]     ; Registrador:pc|Saida[17]    ; clk        ; clk      ; None                        ; None                      ; 12.107 ns               ;
; N/A                                     ; 62.45 MHz ( period = 16.012 ns )                    ; control:ctrl|alusrca[1]   ; Registrador:pc|Saida[27]    ; clk        ; clk      ; None                        ; None                      ; 12.064 ns               ;
; N/A                                     ; 62.45 MHz ( period = 16.012 ns )                    ; control:ctrl|alusrcb[2]   ; Registrador:pc|Saida[24]    ; clk        ; clk      ; None                        ; None                      ; 12.072 ns               ;
; N/A                                     ; 62.48 MHz ( period = 16.005 ns )                    ; control:ctrl|aluop[0]     ; Registrador:pc|Saida[19]    ; clk        ; clk      ; None                        ; None                      ; 12.097 ns               ;
; N/A                                     ; 62.48 MHz ( period = 16.005 ns )                    ; control:ctrl|aluop[0]     ; Registrador:pc|Saida[16]    ; clk        ; clk      ; None                        ; None                      ; 12.097 ns               ;
; N/A                                     ; 62.48 MHz ( period = 16.005 ns )                    ; control:ctrl|aluop[2]     ; Registrador:pc|Saida[9]     ; clk        ; clk      ; None                        ; None                      ; 12.105 ns               ;
; N/A                                     ; 62.48 MHz ( period = 16.004 ns )                    ; control:ctrl|aluop[0]     ; Registrador:pc|Saida[10]    ; clk        ; clk      ; None                        ; None                      ; 12.100 ns               ;
; N/A                                     ; 62.48 MHz ( period = 16.004 ns )                    ; Registrador:rega|Saida[3] ; control:ctrl|nextState[2]   ; clk        ; clk      ; None                        ; None                      ; 10.503 ns               ;
; N/A                                     ; 62.51 MHz ( period = 15.998 ns )                    ; Registrador:pc|Saida[0]   ; control:ctrl|nextState[0]   ; clk        ; clk      ; None                        ; None                      ; 10.497 ns               ;
; N/A                                     ; 62.58 MHz ( period = 15.980 ns )                    ; control:ctrl|alusrca[0]   ; Registrador:pc|Saida[20]    ; clk        ; clk      ; None                        ; None                      ; 12.037 ns               ;
; N/A                                     ; 62.58 MHz ( period = 15.979 ns )                    ; control:ctrl|alusrca[0]   ; Registrador:pc|Saida[11]    ; clk        ; clk      ; None                        ; None                      ; 12.033 ns               ;
; N/A                                     ; 62.59 MHz ( period = 15.976 ns )                    ; control:ctrl|alusrcb[2]   ; Registrador:pc|Saida[15]    ; clk        ; clk      ; None                        ; None                      ; 12.045 ns               ;
; N/A                                     ; 62.62 MHz ( period = 15.969 ns )                    ; control:ctrl|alusrcb[2]   ; Registrador:pc|Saida[27]    ; clk        ; clk      ; None                        ; None                      ; 12.029 ns               ;
; N/A                                     ; 62.63 MHz ( period = 15.966 ns )                    ; control:ctrl|alusrcb[1]   ; Registrador:pc|Saida[22]    ; clk        ; clk      ; None                        ; None                      ; 12.041 ns               ;
; N/A                                     ; 62.63 MHz ( period = 15.966 ns )                    ; control:ctrl|alusrcb[1]   ; Registrador:pc|Saida[21]    ; clk        ; clk      ; None                        ; None                      ; 12.041 ns               ;
; N/A                                     ; 62.63 MHz ( period = 15.966 ns )                    ; control:ctrl|aluop[0]     ; Registrador:pc|Saida[9]     ; clk        ; clk      ; None                        ; None                      ; 12.066 ns               ;
; N/A                                     ; 62.64 MHz ( period = 15.965 ns )                    ; control:ctrl|aluop[1]     ; Registrador:pc|Saida[7]     ; clk        ; clk      ; None                        ; None                      ; 12.041 ns               ;
; N/A                                     ; 62.66 MHz ( period = 15.958 ns )                    ; control:ctrl|alusrcb[1]   ; Registrador:pc|Saida[5]     ; clk        ; clk      ; None                        ; None                      ; 12.019 ns               ;
; N/A                                     ; 62.67 MHz ( period = 15.957 ns )                    ; control:ctrl|alusrcb[1]   ; Registrador:pc|Saida[13]    ; clk        ; clk      ; None                        ; None                      ; 12.018 ns               ;
; N/A                                     ; 62.68 MHz ( period = 15.953 ns )                    ; control:ctrl|alusrcb[1]   ; Registrador:pc|Saida[24]    ; clk        ; clk      ; None                        ; None                      ; 12.015 ns               ;
; N/A                                     ; 62.69 MHz ( period = 15.951 ns )                    ; control:ctrl|alusrcb[0]   ; Registrador:pc|Saida[22]    ; clk        ; clk      ; None                        ; None                      ; 12.025 ns               ;
; N/A                                     ; 62.69 MHz ( period = 15.951 ns )                    ; control:ctrl|alusrca[1]   ; Registrador:pc|Saida[23]    ; clk        ; clk      ; None                        ; None                      ; 12.003 ns               ;
; N/A                                     ; 62.69 MHz ( period = 15.951 ns )                    ; control:ctrl|alusrcb[0]   ; Registrador:pc|Saida[21]    ; clk        ; clk      ; None                        ; None                      ; 12.025 ns               ;
; N/A                                     ; 62.70 MHz ( period = 15.950 ns )                    ; control:ctrl|alusrca[0]   ; Registrador:pc|Saida[25]    ; clk        ; clk      ; None                        ; None                      ; 12.013 ns               ;
; N/A                                     ; 62.72 MHz ( period = 15.943 ns )                    ; control:ctrl|alusrcb[0]   ; Registrador:pc|Saida[5]     ; clk        ; clk      ; None                        ; None                      ; 12.003 ns               ;
; N/A                                     ; 62.73 MHz ( period = 15.942 ns )                    ; control:ctrl|alusrcb[0]   ; Registrador:pc|Saida[13]    ; clk        ; clk      ; None                        ; None                      ; 12.002 ns               ;
; N/A                                     ; 62.74 MHz ( period = 15.938 ns )                    ; control:ctrl|alusrcb[0]   ; Registrador:pc|Saida[24]    ; clk        ; clk      ; None                        ; None                      ; 11.999 ns               ;
; N/A                                     ; 62.76 MHz ( period = 15.934 ns )                    ; control:ctrl|alusrca[0]   ; Registrador:pc|Saida[12]    ; clk        ; clk      ; None                        ; None                      ; 11.996 ns               ;
; N/A                                     ; 62.76 MHz ( period = 15.934 ns )                    ; control:ctrl|alusrca[0]   ; Registrador:pc|Saida[8]     ; clk        ; clk      ; None                        ; None                      ; 11.996 ns               ;
; N/A                                     ; 62.79 MHz ( period = 15.927 ns )                    ; control:ctrl|alusrca[0]   ; Registrador:pc|Saida[14]    ; clk        ; clk      ; None                        ; None                      ; 11.991 ns               ;
; N/A                                     ; 62.79 MHz ( period = 15.925 ns )                    ; control:ctrl|aluop[1]     ; Registrador:pc|Saida[17]    ; clk        ; clk      ; None                        ; None                      ; 11.980 ns               ;
; N/A                                     ; 62.81 MHz ( period = 15.920 ns )                    ; Registrador:regb|Saida[0] ; control:ctrl|nextState[2]   ; clk        ; clk      ; None                        ; None                      ; 10.459 ns               ;
; N/A                                     ; 62.83 MHz ( period = 15.917 ns )                    ; control:ctrl|alusrcb[1]   ; Registrador:pc|Saida[15]    ; clk        ; clk      ; None                        ; None                      ; 11.988 ns               ;
; N/A                                     ; 62.83 MHz ( period = 15.915 ns )                    ; control:ctrl|aluop[1]     ; Registrador:pc|Saida[19]    ; clk        ; clk      ; None                        ; None                      ; 11.970 ns               ;
; N/A                                     ; 62.83 MHz ( period = 15.915 ns )                    ; control:ctrl|aluop[1]     ; Registrador:pc|Saida[16]    ; clk        ; clk      ; None                        ; None                      ; 11.970 ns               ;
; N/A                                     ; 62.84 MHz ( period = 15.914 ns )                    ; control:ctrl|aluop[1]     ; Registrador:pc|Saida[10]    ; clk        ; clk      ; None                        ; None                      ; 11.973 ns               ;
; N/A                                     ; 62.85 MHz ( period = 15.910 ns )                    ; control:ctrl|alusrcb[1]   ; Registrador:pc|Saida[27]    ; clk        ; clk      ; None                        ; None                      ; 11.972 ns               ;
; N/A                                     ; 62.85 MHz ( period = 15.910 ns )                    ; control:ctrl|aluop[2]     ; Registrador:pc|Saida[22]    ; clk        ; clk      ; None                        ; None                      ; 12.013 ns               ;
; N/A                                     ; 62.85 MHz ( period = 15.910 ns )                    ; control:ctrl|aluop[2]     ; Registrador:pc|Saida[21]    ; clk        ; clk      ; None                        ; None                      ; 12.013 ns               ;
; N/A                                     ; 62.86 MHz ( period = 15.908 ns )                    ; control:ctrl|alusrcb[2]   ; Registrador:pc|Saida[23]    ; clk        ; clk      ; None                        ; None                      ; 11.968 ns               ;
; N/A                                     ; 62.88 MHz ( period = 15.904 ns )                    ; control:ctrl|alusrca[1]   ; Registrador:pc|Saida[20]    ; clk        ; clk      ; None                        ; None                      ; 11.961 ns               ;
; N/A                                     ; 62.88 MHz ( period = 15.903 ns )                    ; control:ctrl|alusrca[1]   ; Registrador:pc|Saida[11]    ; clk        ; clk      ; None                        ; None                      ; 11.957 ns               ;
; N/A                                     ; 62.89 MHz ( period = 15.902 ns )                    ; control:ctrl|aluop[2]     ; Registrador:pc|Saida[5]     ; clk        ; clk      ; None                        ; None                      ; 11.991 ns               ;
; N/A                                     ; 62.89 MHz ( period = 15.902 ns )                    ; control:ctrl|alusrcb[0]   ; Registrador:pc|Saida[15]    ; clk        ; clk      ; None                        ; None                      ; 11.972 ns               ;
; N/A                                     ; 62.89 MHz ( period = 15.901 ns )                    ; control:ctrl|aluop[2]     ; Registrador:pc|Saida[13]    ; clk        ; clk      ; None                        ; None                      ; 11.990 ns               ;
; N/A                                     ; 62.90 MHz ( period = 15.897 ns )                    ; control:ctrl|aluop[2]     ; Registrador:pc|Saida[24]    ; clk        ; clk      ; None                        ; None                      ; 11.987 ns               ;
; N/A                                     ; 62.91 MHz ( period = 15.895 ns )                    ; control:ctrl|alusrcb[0]   ; Registrador:pc|Saida[27]    ; clk        ; clk      ; None                        ; None                      ; 11.956 ns               ;
; N/A                                     ; 62.99 MHz ( period = 15.876 ns )                    ; control:ctrl|aluop[1]     ; Registrador:pc|Saida[9]     ; clk        ; clk      ; None                        ; None                      ; 11.939 ns               ;
; N/A                                     ; 63.00 MHz ( period = 15.874 ns )                    ; control:ctrl|alusrca[1]   ; Registrador:pc|Saida[25]    ; clk        ; clk      ; None                        ; None                      ; 11.937 ns               ;
; N/A                                     ; 63.01 MHz ( period = 15.871 ns )                    ; control:ctrl|aluop[0]     ; Registrador:pc|Saida[22]    ; clk        ; clk      ; None                        ; None                      ; 11.974 ns               ;
; N/A                                     ; 63.01 MHz ( period = 15.871 ns )                    ; control:ctrl|aluop[0]     ; Registrador:pc|Saida[21]    ; clk        ; clk      ; None                        ; None                      ; 11.974 ns               ;
; N/A                                     ; 63.04 MHz ( period = 15.863 ns )                    ; control:ctrl|aluop[0]     ; Registrador:pc|Saida[5]     ; clk        ; clk      ; None                        ; None                      ; 11.952 ns               ;
; N/A                                     ; 63.04 MHz ( period = 15.862 ns )                    ; control:ctrl|aluop[0]     ; Registrador:pc|Saida[13]    ; clk        ; clk      ; None                        ; None                      ; 11.951 ns               ;
; N/A                                     ; 63.05 MHz ( period = 15.861 ns )                    ; control:ctrl|alusrcb[2]   ; Registrador:pc|Saida[20]    ; clk        ; clk      ; None                        ; None                      ; 11.926 ns               ;
; N/A                                     ; 63.05 MHz ( period = 15.861 ns )                    ; control:ctrl|aluop[2]     ; Registrador:pc|Saida[15]    ; clk        ; clk      ; None                        ; None                      ; 11.960 ns               ;
; N/A                                     ; 63.05 MHz ( period = 15.860 ns )                    ; control:ctrl|alusrcb[2]   ; Registrador:pc|Saida[11]    ; clk        ; clk      ; None                        ; None                      ; 11.922 ns               ;
; N/A                                     ; 63.06 MHz ( period = 15.858 ns )                    ; control:ctrl|aluop[0]     ; Registrador:pc|Saida[24]    ; clk        ; clk      ; None                        ; None                      ; 11.948 ns               ;
; N/A                                     ; 63.06 MHz ( period = 15.858 ns )                    ; control:ctrl|alusrca[1]   ; Registrador:pc|Saida[12]    ; clk        ; clk      ; None                        ; None                      ; 11.920 ns               ;
; N/A                                     ; 63.06 MHz ( period = 15.858 ns )                    ; control:ctrl|alusrca[1]   ; Registrador:pc|Saida[8]     ; clk        ; clk      ; None                        ; None                      ; 11.920 ns               ;
; N/A                                     ; 63.08 MHz ( period = 15.854 ns )                    ; control:ctrl|aluop[2]     ; Registrador:pc|Saida[27]    ; clk        ; clk      ; None                        ; None                      ; 11.944 ns               ;
; N/A                                     ; 63.08 MHz ( period = 15.854 ns )                    ; Registrador:mdr|Saida[0]  ; control:ctrl|nextState[2]   ; clk        ; clk      ; None                        ; None                      ; 10.400 ns               ;
; N/A                                     ; 63.09 MHz ( period = 15.851 ns )                    ; control:ctrl|alusrca[1]   ; Registrador:pc|Saida[14]    ; clk        ; clk      ; None                        ; None                      ; 11.915 ns               ;
; N/A                                     ; 63.10 MHz ( period = 15.849 ns )                    ; control:ctrl|alusrcb[1]   ; Registrador:pc|Saida[23]    ; clk        ; clk      ; None                        ; None                      ; 11.911 ns               ;
; N/A                                     ; 63.16 MHz ( period = 15.834 ns )                    ; control:ctrl|alusrcb[0]   ; Registrador:pc|Saida[23]    ; clk        ; clk      ; None                        ; None                      ; 11.895 ns               ;
; N/A                                     ; 63.17 MHz ( period = 15.831 ns )                    ; control:ctrl|alusrcb[2]   ; Registrador:pc|Saida[25]    ; clk        ; clk      ; None                        ; None                      ; 11.902 ns               ;
; N/A                                     ; 63.19 MHz ( period = 15.825 ns )                    ; control:ctrl|alusrca[0]   ; Banco_reg:bancoreg|Reg25[0] ; clk        ; clk      ; None                        ; None                      ; 11.892 ns               ;
; N/A                                     ; 63.20 MHz ( period = 15.822 ns )                    ; control:ctrl|aluop[0]     ; Registrador:pc|Saida[15]    ; clk        ; clk      ; None                        ; None                      ; 11.921 ns               ;
; N/A                                     ; 63.23 MHz ( period = 15.815 ns )                    ; control:ctrl|aluop[0]     ; Registrador:pc|Saida[27]    ; clk        ; clk      ; None                        ; None                      ; 11.905 ns               ;
; N/A                                     ; 63.23 MHz ( period = 15.815 ns )                    ; control:ctrl|alusrcb[2]   ; Registrador:pc|Saida[12]    ; clk        ; clk      ; None                        ; None                      ; 11.885 ns               ;
; N/A                                     ; 63.23 MHz ( period = 15.815 ns )                    ; control:ctrl|alusrcb[2]   ; Registrador:pc|Saida[8]     ; clk        ; clk      ; None                        ; None                      ; 11.885 ns               ;
; N/A                                     ; 63.26 MHz ( period = 15.808 ns )                    ; control:ctrl|alusrcb[2]   ; Registrador:pc|Saida[14]    ; clk        ; clk      ; None                        ; None                      ; 11.880 ns               ;
; N/A                                     ; 63.28 MHz ( period = 15.804 ns )                    ; Registrador:rega|Saida[3] ; control:ctrl|nextState[4]   ; clk        ; clk      ; None                        ; None                      ; 10.534 ns               ;
; N/A                                     ; 63.28 MHz ( period = 15.802 ns )                    ; control:ctrl|alusrcb[1]   ; Registrador:pc|Saida[20]    ; clk        ; clk      ; None                        ; None                      ; 11.869 ns               ;
; N/A                                     ; 63.29 MHz ( period = 15.801 ns )                    ; control:ctrl|alusrcb[1]   ; Registrador:pc|Saida[11]    ; clk        ; clk      ; None                        ; None                      ; 11.865 ns               ;
; N/A                                     ; 63.32 MHz ( period = 15.793 ns )                    ; control:ctrl|aluop[2]     ; Registrador:pc|Saida[23]    ; clk        ; clk      ; None                        ; None                      ; 11.883 ns               ;
; N/A                                     ; 63.34 MHz ( period = 15.787 ns )                    ; control:ctrl|alusrcb[0]   ; Registrador:pc|Saida[20]    ; clk        ; clk      ; None                        ; None                      ; 11.853 ns               ;
; N/A                                     ; 63.35 MHz ( period = 15.786 ns )                    ; control:ctrl|alusrcb[0]   ; Registrador:pc|Saida[11]    ; clk        ; clk      ; None                        ; None                      ; 11.849 ns               ;
; N/A                                     ; 63.37 MHz ( period = 15.781 ns )                    ; control:ctrl|aluop[1]     ; Registrador:pc|Saida[22]    ; clk        ; clk      ; None                        ; None                      ; 11.847 ns               ;
; N/A                                     ; 63.37 MHz ( period = 15.781 ns )                    ; control:ctrl|aluop[1]     ; Registrador:pc|Saida[21]    ; clk        ; clk      ; None                        ; None                      ; 11.847 ns               ;
; N/A                                     ; 63.40 MHz ( period = 15.773 ns )                    ; control:ctrl|aluop[1]     ; Registrador:pc|Saida[5]     ; clk        ; clk      ; None                        ; None                      ; 11.825 ns               ;
; N/A                                     ; 63.40 MHz ( period = 15.772 ns )                    ; control:ctrl|alusrcb[1]   ; Registrador:pc|Saida[25]    ; clk        ; clk      ; None                        ; None                      ; 11.845 ns               ;
; N/A                                     ; 63.40 MHz ( period = 15.772 ns )                    ; control:ctrl|aluop[1]     ; Registrador:pc|Saida[13]    ; clk        ; clk      ; None                        ; None                      ; 11.824 ns               ;
; N/A                                     ; 63.42 MHz ( period = 15.768 ns )                    ; control:ctrl|aluop[1]     ; Registrador:pc|Saida[24]    ; clk        ; clk      ; None                        ; None                      ; 11.821 ns               ;
; N/A                                     ; 63.46 MHz ( period = 15.757 ns )                    ; control:ctrl|alusrcb[0]   ; Registrador:pc|Saida[25]    ; clk        ; clk      ; None                        ; None                      ; 11.829 ns               ;
; N/A                                     ; 63.47 MHz ( period = 15.756 ns )                    ; control:ctrl|alusrcb[1]   ; Registrador:pc|Saida[12]    ; clk        ; clk      ; None                        ; None                      ; 11.828 ns               ;
; N/A                                     ; 63.47 MHz ( period = 15.756 ns )                    ; control:ctrl|alusrcb[1]   ; Registrador:pc|Saida[8]     ; clk        ; clk      ; None                        ; None                      ; 11.828 ns               ;
; N/A                                     ; 63.48 MHz ( period = 15.754 ns )                    ; control:ctrl|aluop[0]     ; Registrador:pc|Saida[23]    ; clk        ; clk      ; None                        ; None                      ; 11.844 ns               ;
; N/A                                     ; 63.48 MHz ( period = 15.753 ns )                    ; control:ctrl|alusrca[0]   ; Registrador:pc|Saida[0]     ; clk        ; clk      ; None                        ; None                      ; 11.839 ns               ;
; N/A                                     ; 63.48 MHz ( period = 15.753 ns )                    ; control:ctrl|alusrca[0]   ; Registrador:pc|Saida[1]     ; clk        ; clk      ; None                        ; None                      ; 11.839 ns               ;
; N/A                                     ; 63.50 MHz ( period = 15.749 ns )                    ; control:ctrl|alusrca[1]   ; Banco_reg:bancoreg|Reg25[0] ; clk        ; clk      ; None                        ; None                      ; 11.816 ns               ;
; N/A                                     ; 63.50 MHz ( period = 15.749 ns )                    ; control:ctrl|alusrcb[1]   ; Registrador:pc|Saida[14]    ; clk        ; clk      ; None                        ; None                      ; 11.823 ns               ;
; N/A                                     ; 63.50 MHz ( period = 15.747 ns )                    ; control:ctrl|alusrca[0]   ; Registrador:pc|Saida[30]    ; clk        ; clk      ; None                        ; None                      ; 11.828 ns               ;
; N/A                                     ; 63.51 MHz ( period = 15.746 ns )                    ; control:ctrl|aluop[2]     ; Registrador:pc|Saida[20]    ; clk        ; clk      ; None                        ; None                      ; 11.841 ns               ;
; N/A                                     ; 63.51 MHz ( period = 15.745 ns )                    ; control:ctrl|aluop[2]     ; Registrador:pc|Saida[11]    ; clk        ; clk      ; None                        ; None                      ; 11.837 ns               ;
; N/A                                     ; 63.53 MHz ( period = 15.741 ns )                    ; control:ctrl|alusrcb[0]   ; Registrador:pc|Saida[12]    ; clk        ; clk      ; None                        ; None                      ; 11.812 ns               ;
; N/A                                     ; 63.53 MHz ( period = 15.741 ns )                    ; control:ctrl|alusrcb[0]   ; Registrador:pc|Saida[8]     ; clk        ; clk      ; None                        ; None                      ; 11.812 ns               ;
; N/A                                     ; 63.56 MHz ( period = 15.734 ns )                    ; control:ctrl|alusrcb[0]   ; Registrador:pc|Saida[14]    ; clk        ; clk      ; None                        ; None                      ; 11.807 ns               ;
; N/A                                     ; 63.56 MHz ( period = 15.733 ns )                    ; control:ctrl|alusrca[0]   ; Banco_reg:bancoreg|Reg11[0] ; clk        ; clk      ; None                        ; None                      ; 11.800 ns               ;
; N/A                                     ; 63.56 MHz ( period = 15.732 ns )                    ; control:ctrl|alusrca[0]   ; Banco_reg:bancoreg|Reg15[0] ; clk        ; clk      ; None                        ; None                      ; 11.799 ns               ;
; N/A                                     ; 63.56 MHz ( period = 15.732 ns )                    ; control:ctrl|aluop[1]     ; Registrador:pc|Saida[15]    ; clk        ; clk      ; None                        ; None                      ; 11.794 ns               ;
; N/A                                     ; 63.59 MHz ( period = 15.725 ns )                    ; control:ctrl|aluop[1]     ; Registrador:pc|Saida[27]    ; clk        ; clk      ; None                        ; None                      ; 11.778 ns               ;
; N/A                                     ; 63.61 MHz ( period = 15.720 ns )                    ; Registrador:regb|Saida[0] ; control:ctrl|nextState[4]   ; clk        ; clk      ; None                        ; None                      ; 10.490 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                           ;                             ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                                          ;
+------------------------------------------+-----------------------------------------------------+------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                ; To                           ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------+------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[4]                               ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 0.638 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[4]                               ; control:ctrl|nextState[2]    ; clk        ; clk      ; None                       ; None                       ; 0.857 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[0]                               ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 1.516 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[5]                               ; control:ctrl|nextState[5]    ; clk        ; clk      ; None                       ; None                       ; 1.072 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[2]                               ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 1.266 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[4]                               ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 1.261 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[4]                               ; control:ctrl|nextState[5]    ; clk        ; clk      ; None                       ; None                       ; 1.078 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[0]                               ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 1.796 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[3]                               ; control:ctrl|nextState[5]    ; clk        ; clk      ; None                       ; None                       ; 1.472 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[1]                               ; control:ctrl|nextState[1]    ; clk        ; clk      ; None                       ; None                       ; 1.491 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[2]                               ; control:ctrl|nextState[2]    ; clk        ; clk      ; None                       ; None                       ; 1.574 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[0]                               ; control:ctrl|nextState[2]    ; clk        ; clk      ; None                       ; None                       ; 2.015 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[2]                               ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 1.908 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[2]                               ; control:ctrl|nextState[5]    ; clk        ; clk      ; None                       ; None                       ; 1.658 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[1]                               ; control:ctrl|nextState[5]    ; clk        ; clk      ; None                       ; None                       ; 1.738 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[2]                          ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 2.193 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[5]                               ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 2.280 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[5]                               ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 2.360 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[5]                          ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 2.270 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[3]                               ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 2.376 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[1]                               ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 2.226 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[0]                               ; control:ctrl|nextState[1]    ; clk        ; clk      ; None                       ; None                       ; 2.345 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[1]                               ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 2.318 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[1]                          ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 2.430 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[5]                           ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 2.408 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[0]                          ; control:ctrl|nextState[2]    ; clk        ; clk      ; None                       ; None                       ; 2.084 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[3]                               ; control:ctrl|nextState[2]    ; clk        ; clk      ; None                       ; None                       ; 2.389 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[3]                          ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 2.562 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[5]                               ; control:ctrl|nextState[2]    ; clk        ; clk      ; None                       ; None                       ; 2.481 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[0]                               ; control:ctrl|nextState[3]    ; clk        ; clk      ; None                       ; None                       ; 2.613 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[2]                          ; control:ctrl|nextState[2]    ; clk        ; clk      ; None                       ; None                       ; 2.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[3]                               ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 2.769 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[0]                               ; control:ctrl|nextState[5]    ; clk        ; clk      ; None                       ; None                       ; 2.582 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[1]                               ; control:ctrl|nextState[2]    ; clk        ; clk      ; None                       ; None                       ; 2.438 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[0]                          ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 2.524 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[0]                           ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 2.557 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[3]                          ; control:ctrl|nextState[2]    ; clk        ; clk      ; None                       ; None                       ; 2.564 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[4]                          ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 2.806 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[3]                           ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 2.595 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[2]                          ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 2.820 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[4]                           ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 2.641 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[1]                          ; control:ctrl|nextState[2]    ; clk        ; clk      ; None                       ; None                       ; 2.670 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[5]                               ; control:ctrl|nextState[3]    ; clk        ; clk      ; None                       ; None                       ; 2.787 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[2]                               ; control:ctrl|nextState[3]    ; clk        ; clk      ; None                       ; None                       ; 2.592 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[3]                          ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 2.949 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[1]                          ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 2.986 ns                 ;
; Not operational: Clock Skew > Data Delay ; div:DIV|div_zero                                    ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 3.063 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[3]                               ; control:ctrl|muxhigh         ; clk        ; clk      ; None                       ; None                       ; 0.908 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[5]                          ; control:ctrl|nextState[5]    ; clk        ; clk      ; None                       ; None                       ; 2.692 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[29]                           ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 3.054 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[30]                           ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 3.083 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[5]                          ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 3.074 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[1]                           ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 2.872 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[4]                               ; control:ctrl|nextState[1]    ; clk        ; clk      ; None                       ; None                       ; 2.787 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[4]                          ; control:ctrl|nextState[2]    ; clk        ; clk      ; None                       ; None                       ; 2.911 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[5]                          ; control:ctrl|nextState[2]    ; clk        ; clk      ; None                       ; None                       ; 2.914 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[30]                           ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 3.173 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[1]                          ; control:ctrl|nextState[5]    ; clk        ; clk      ; None                       ; None                       ; 2.854 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[3]                          ; control:ctrl|nextState[5]    ; clk        ; clk      ; None                       ; None                       ; 2.903 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[0]                               ; control:ctrl|pcsrc[1]        ; clk        ; clk      ; None                       ; None                       ; 1.247 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[3]                               ; control:ctrl|memtoreg[2]     ; clk        ; clk      ; None                       ; None                       ; 1.129 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[2]                           ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 3.054 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[28]                           ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 3.281 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[0]                          ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 3.101 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[29]                           ; control:ctrl|nextState[5]    ; clk        ; clk      ; None                       ; None                       ; 2.967 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[29]                           ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 3.329 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[4]                               ; control:ctrl|nextState[3]    ; clk        ; clk      ; None                       ; None                       ; 2.981 ns                 ;
; Not operational: Clock Skew > Data Delay ; div:DIV|div_end                                     ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 3.351 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[0]                               ; control:ctrl|iord[2]         ; clk        ; clk      ; None                       ; None                       ; 1.319 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[30]                           ; control:ctrl|nextState[5]    ; clk        ; clk      ; None                       ; None                       ; 2.996 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:pc|Saida[29]                            ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 3.350 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[5]                               ; control:ctrl|irwrite         ; clk        ; clk      ; None                       ; None                       ; 1.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[0]                               ; control:ctrl|iord[1]         ; clk        ; clk      ; None                       ; None                       ; 1.378 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:pc|Saida[30]                            ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 3.401 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[1]                               ; control:ctrl|nextState[3]    ; clk        ; clk      ; None                       ; None                       ; 3.120 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[31]                           ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 3.435 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[26]                           ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 3.480 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:pc|Saida[30]                            ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 3.491 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[4]                          ; control:ctrl|nextState[5]    ; clk        ; clk      ; None                       ; None                       ; 3.123 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[4]                               ; control:ctrl|mdrwrite        ; clk        ; clk      ; None                       ; None                       ; 1.131 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[3]                               ; control:ctrl|dsrcontrol[0]   ; clk        ; clk      ; None                       ; None                       ; 1.367 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[27]                           ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 3.520 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[0]                               ; control:ctrl|memrw           ; clk        ; clk      ; None                       ; None                       ; 1.511 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[5]                           ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 3.469 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[3]                               ; control:ctrl|irwrite         ; clk        ; clk      ; None                       ; None                       ; 1.399 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[28]                           ; control:ctrl|nextState[5]    ; clk        ; clk      ; None                       ; None                       ; 3.194 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[28]                           ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 3.556 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[25]                           ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 3.567 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[0]                               ; control:ctrl|memtoreg[2]     ; clk        ; clk      ; None                       ; None                       ; 1.583 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:pc|Saida[29]                            ; control:ctrl|nextState[5]    ; clk        ; clk      ; None                       ; None                       ; 3.263 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[3]                          ; control:ctrl|nextState[3]    ; clk        ; clk      ; None                       ; None                       ; 3.388 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:pc|Saida[29]                            ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 3.625 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[0]                               ; control:ctrl|inccontrol      ; clk        ; clk      ; None                       ; None                       ; 1.637 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[0]                               ; control:ctrl|shiftcontrol[0] ; clk        ; clk      ; None                       ; None                       ; 1.659 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:pc|Saida[30]                            ; control:ctrl|nextState[5]    ; clk        ; clk      ; None                       ; None                       ; 3.314 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[0]                          ; control:ctrl|nextState[3]    ; clk        ; clk      ; None                       ; None                       ; 3.249 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[0]                               ; control:ctrl|iord[0]         ; clk        ; clk      ; None                       ; None                       ; 1.659 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[0]                               ; control:ctrl|epcwrite        ; clk        ; clk      ; None                       ; None                       ; 1.673 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[0]                               ; control:ctrl|memtoreg[0]     ; clk        ; clk      ; None                       ; None                       ; 1.692 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[31]                           ; control:ctrl|nextState[5]    ; clk        ; clk      ; None                       ; None                       ; 3.348 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[3]                               ; control:ctrl|pcsrc[2]        ; clk        ; clk      ; None                       ; None                       ; 1.558 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[1]                               ; control:ctrl|dsrcontrol[0]   ; clk        ; clk      ; None                       ; None                       ; 1.405 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[2]                          ; control:ctrl|nextState[5]    ; clk        ; clk      ; None                       ; None                       ; 3.329 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[4]                               ; control:ctrl|muxhigh         ; clk        ; clk      ; None                       ; None                       ; 1.346 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[4]                               ; control:ctrl|dsrcontrol[0]   ; clk        ; clk      ; None                       ; None                       ; 1.370 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[26]                           ; control:ctrl|nextState[5]    ; clk        ; clk      ; None                       ; None                       ; 3.393 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[2]                               ; control:ctrl|mdrwrite        ; clk        ; clk      ; None                       ; None                       ; 1.355 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[26]                           ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 3.755 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[0]                               ; control:ctrl|muxhigh         ; clk        ; clk      ; None                       ; None                       ; 1.712 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[3]                               ; control:ctrl|mdrwrite        ; clk        ; clk      ; None                       ; None                       ; 1.601 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[27]                           ; control:ctrl|nextState[5]    ; clk        ; clk      ; None                       ; None                       ; 3.433 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[30]                           ; control:ctrl|nextState[2]    ; clk        ; clk      ; None                       ; None                       ; 3.545 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[27]                           ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 3.795 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[2]                               ; control:ctrl|dloadab         ; clk        ; clk      ; None                       ; None                       ; 1.432 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[4]                          ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 3.740 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[4]                               ; control:ctrl|pcwritecond     ; clk        ; clk      ; None                       ; None                       ; 1.436 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[5]                               ; control:ctrl|nextState[1]    ; clk        ; clk      ; None                       ; None                       ; 3.646 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[3]                               ; control:ctrl|nextState[1]    ; clk        ; clk      ; None                       ; None                       ; 3.651 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[0]                               ; control:ctrl|highwrite       ; clk        ; clk      ; None                       ; None                       ; 1.797 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[0]                               ; control:ctrl|aluop[1]        ; clk        ; clk      ; None                       ; None                       ; 1.792 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[4]                               ; control:ctrl|pcsrc[1]        ; clk        ; clk      ; None                       ; None                       ; 1.429 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[3]                               ; control:ctrl|nextState[3]    ; clk        ; clk      ; None                       ; None                       ; 3.655 ns                 ;
; Not operational: Clock Skew > Data Delay ; div:DIV|div_zero                                    ; control:ctrl|nextState[2]    ; clk        ; clk      ; None                       ; None                       ; 3.619 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[0]                          ; control:ctrl|nextState[5]    ; clk        ; clk      ; None                       ; None                       ; 3.249 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[25]                           ; control:ctrl|nextState[5]    ; clk        ; clk      ; None                       ; None                       ; 3.480 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[0]                               ; control:ctrl|alusrcb[0]      ; clk        ; clk      ; None                       ; None                       ; 1.808 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[25]                           ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 3.842 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[31]                           ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 3.842 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:pc|Saida[28]                            ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 3.805 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[0]                               ; control:ctrl|pcsrc[0]        ; clk        ; clk      ; None                       ; None                       ; 1.838 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[0]                               ; control:ctrl|alusrcb[1]      ; clk        ; clk      ; None                       ; None                       ; 1.828 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[0]                               ; control:ctrl|dloadab         ; clk        ; clk      ; None                       ; None                       ; 1.854 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[4]                               ; control:ctrl|iord[2]         ; clk        ; clk      ; None                       ; None                       ; 1.489 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[4]                               ; control:ctrl|irwrite         ; clk        ; clk      ; None                       ; None                       ; 1.508 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[2]                               ; control:ctrl|irwrite         ; clk        ; clk      ; None                       ; None                       ; 1.510 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[5]                               ; control:ctrl|memtoreg[2]     ; clk        ; clk      ; None                       ; None                       ; 1.725 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[0]                           ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 3.674 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[2]                               ; control:ctrl|muxhigh         ; clk        ; clk      ; None                       ; None                       ; 1.524 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[21]                           ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 3.903 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[0]                               ; control:ctrl|shiftcontrol[2] ; clk        ; clk      ; None                       ; None                       ; 1.899 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[29]                           ; control:ctrl|nextState[2]    ; clk        ; clk      ; None                       ; None                       ; 3.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[5]                          ; control:ctrl|nextState[3]    ; clk        ; clk      ; None                       ; None                       ; 3.666 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[2]                               ; control:ctrl|highwrite       ; clk        ; clk      ; None                       ; None                       ; 1.582 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[4]                               ; control:ctrl|iord[1]         ; clk        ; clk      ; None                       ; None                       ; 1.560 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[4]                               ; control:ctrl|pcsrc[2]        ; clk        ; clk      ; None                       ; None                       ; 1.591 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[2]                               ; control:ctrl|pcwritecond     ; clk        ; clk      ; None                       ; None                       ; 1.600 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[4]                               ; control:ctrl|memtoreg[2]     ; clk        ; clk      ; None                       ; None                       ; 1.580 ns                 ;
; Not operational: Clock Skew > Data Delay ; mult:MULT|mult_end                                  ; control:ctrl|nextState[3]    ; clk        ; clk      ; None                       ; None                       ; 3.728 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[0]                               ; control:ctrl|memtoreg[1]     ; clk        ; clk      ; None                       ; None                       ; 1.908 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[4]                               ; control:ctrl|dlrcontrol[0]   ; clk        ; clk      ; None                       ; None                       ; 1.599 ns                 ;
; Not operational: Clock Skew > Data Delay ; mult:MULT|mult_end                                  ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 3.950 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:rega|Saida[26]                          ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 3.977 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[0]                               ; control:ctrl|mloadab         ; clk        ; clk      ; None                       ; None                       ; 1.975 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[5]                               ; control:ctrl|mdrwrite        ; clk        ; clk      ; None                       ; None                       ; 1.821 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[2]                               ; control:ctrl|regwrite        ; clk        ; clk      ; None                       ; None                       ; 1.637 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[2]                               ; control:ctrl|dsrcontrol[0]   ; clk        ; clk      ; None                       ; None                       ; 1.637 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:pc|Saida[26]                            ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 3.998 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[0]                               ; control:ctrl|regwrite        ; clk        ; clk      ; None                       ; None                       ; 1.988 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:pc|Saida[27]                            ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 4.002 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[1]                               ; control:ctrl|memtoreg[2]     ; clk        ; clk      ; None                       ; None                       ; 1.687 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[5]                               ; control:ctrl|muxhigh         ; clk        ; clk      ; None                       ; None                       ; 1.854 ns                 ;
; Not operational: Clock Skew > Data Delay ; div:DIV|div_zero                                    ; control:ctrl|nextState[3]    ; clk        ; clk      ; None                       ; None                       ; 3.819 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[3]                               ; control:ctrl|iord[0]         ; clk        ; clk      ; None                       ; None                       ; 1.863 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[4]                          ; control:ctrl|nextState[3]    ; clk        ; clk      ; None                       ; None                       ; 3.783 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[1]                               ; control:ctrl|memrw           ; clk        ; clk      ; None                       ; None                       ; 1.726 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[0]                               ; control:ctrl|dlrcontrol[0]   ; clk        ; clk      ; None                       ; None                       ; 2.013 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[2]                               ; control:ctrl|memrw           ; clk        ; clk      ; None                       ; None                       ; 1.685 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[2]                               ; control:ctrl|memtoreg[2]     ; clk        ; clk      ; None                       ; None                       ; 1.694 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[1]                               ; control:ctrl|dlrcontrol[0]   ; clk        ; clk      ; None                       ; None                       ; 1.761 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[1]                          ; control:ctrl|nextState[3]    ; clk        ; clk      ; None                       ; None                       ; 3.822 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[2]                               ; control:ctrl|mloadab         ; clk        ; clk      ; None                       ; None                       ; 1.731 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[0]                               ; control:ctrl|alulogic[1]     ; clk        ; clk      ; None                       ; None                       ; 2.071 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:pc|Saida[30]                            ; control:ctrl|nextState[2]    ; clk        ; clk      ; None                       ; None                       ; 3.863 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:pc|Saida[28]                            ; control:ctrl|nextState[5]    ; clk        ; clk      ; None                       ; None                       ; 3.718 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[1]                               ; control:ctrl|regwrite        ; clk        ; clk      ; None                       ; None                       ; 1.804 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:pc|Saida[28]                            ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 4.080 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[2]                               ; control:ctrl|shiftcontrol[0] ; clk        ; clk      ; None                       ; None                       ; 1.753 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[3]                               ; control:ctrl|alusrcb[2]      ; clk        ; clk      ; None                       ; None                       ; 1.953 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[5]                               ; control:ctrl|regdest[1]      ; clk        ; clk      ; None                       ; None                       ; 1.924 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[20]                           ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 4.106 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[2]                               ; control:ctrl|pcsrc[0]        ; clk        ; clk      ; None                       ; None                       ; 1.765 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[5]                               ; control:ctrl|shiftcontrol[2] ; clk        ; clk      ; None                       ; None                       ; 1.975 ns                 ;
; Not operational: Clock Skew > Data Delay ; div:DIV|div_zero                                    ; control:ctrl|nextState[5]    ; clk        ; clk      ; None                       ; None                       ; 3.777 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[2]                               ; control:ctrl|dlrcontrol[0]   ; clk        ; clk      ; None                       ; None                       ; 1.745 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[3]                           ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 3.888 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[1]                               ; control:ctrl|muxhigh         ; clk        ; clk      ; None                       ; None                       ; 1.816 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[2]                               ; control:ctrl|memtoreg[0]     ; clk        ; clk      ; None                       ; None                       ; 1.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[28]                           ; control:ctrl|nextState[2]    ; clk        ; clk      ; None                       ; None                       ; 3.907 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[2]                               ; control:ctrl|pcsrc[1]        ; clk        ; clk      ; None                       ; None                       ; 1.758 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[24]                           ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 4.132 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[15]                          ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 4.124 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[1]                               ; control:ctrl|highwrite       ; clk        ; clk      ; None                       ; None                       ; 1.862 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[21]                           ; control:ctrl|nextState[5]    ; clk        ; clk      ; None                       ; None                       ; 3.816 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[1]                               ; control:ctrl|iord[0]         ; clk        ; clk      ; None                       ; None                       ; 1.839 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[21]                           ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 4.178 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[1]                               ; control:ctrl|inccontrol      ; clk        ; clk      ; None                       ; None                       ; 1.854 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[5]                               ; control:ctrl|shiftcontrol[0] ; clk        ; clk      ; None                       ; None                       ; 2.039 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:rega|Saida[28]                          ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 4.163 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[2]                               ; control:ctrl|inccontrol      ; clk        ; clk      ; None                       ; None                       ; 1.812 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[2]                               ; control:ctrl|pcsrc[2]        ; clk        ; clk      ; None                       ; None                       ; 1.828 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu) ;                              ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+-----------------------------------------------------+------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+------------+-------+--------------------+----------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From  ; To                 ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-------+--------------------+----------+
; N/A                                     ; None                                                ; 11.425 ns  ; reset ; div:DIV|high[30]   ; clk      ;
; N/A                                     ; None                                                ; 11.303 ns  ; reset ; div:DIV|high[31]   ; clk      ;
; N/A                                     ; None                                                ; 11.166 ns  ; reset ; div:DIV|high[29]   ; clk      ;
; N/A                                     ; None                                                ; 11.098 ns  ; reset ; div:DIV|high[28]   ; clk      ;
; N/A                                     ; None                                                ; 11.042 ns  ; reset ; div:DIV|high[27]   ; clk      ;
; N/A                                     ; None                                                ; 11.031 ns  ; reset ; div:DIV|high[25]   ; clk      ;
; N/A                                     ; None                                                ; 11.031 ns  ; reset ; div:DIV|high[21]   ; clk      ;
; N/A                                     ; None                                                ; 11.009 ns  ; reset ; div:DIV|high[26]   ; clk      ;
; N/A                                     ; None                                                ; 10.922 ns  ; reset ; div:DIV|high[19]   ; clk      ;
; N/A                                     ; None                                                ; 10.833 ns  ; reset ; div:DIV|low[31]    ; clk      ;
; N/A                                     ; None                                                ; 10.809 ns  ; reset ; div:DIV|high[22]   ; clk      ;
; N/A                                     ; None                                                ; 10.798 ns  ; reset ; div:DIV|low[30]    ; clk      ;
; N/A                                     ; None                                                ; 10.782 ns  ; reset ; div:DIV|high[20]   ; clk      ;
; N/A                                     ; None                                                ; 10.768 ns  ; reset ; div:DIV|high[24]   ; clk      ;
; N/A                                     ; None                                                ; 10.763 ns  ; reset ; div:DIV|low[29]    ; clk      ;
; N/A                                     ; None                                                ; 10.742 ns  ; reset ; mult:MULT|high[27] ; clk      ;
; N/A                                     ; None                                                ; 10.728 ns  ; reset ; div:DIV|low[28]    ; clk      ;
; N/A                                     ; None                                                ; 10.699 ns  ; reset ; div:DIV|high[17]   ; clk      ;
; N/A                                     ; None                                                ; 10.693 ns  ; reset ; div:DIV|low[27]    ; clk      ;
; N/A                                     ; None                                                ; 10.678 ns  ; reset ; div:DIV|high[23]   ; clk      ;
; N/A                                     ; None                                                ; 10.662 ns  ; reset ; div:DIV|high[16]   ; clk      ;
; N/A                                     ; None                                                ; 10.658 ns  ; reset ; div:DIV|low[26]    ; clk      ;
; N/A                                     ; None                                                ; 10.650 ns  ; reset ; div:DIV|high[15]   ; clk      ;
; N/A                                     ; None                                                ; 10.623 ns  ; reset ; div:DIV|low[25]    ; clk      ;
; N/A                                     ; None                                                ; 10.621 ns  ; reset ; mult:MULT|high[30] ; clk      ;
; N/A                                     ; None                                                ; 10.621 ns  ; reset ; mult:MULT|low[31]  ; clk      ;
; N/A                                     ; None                                                ; 10.621 ns  ; reset ; mult:MULT|high[29] ; clk      ;
; N/A                                     ; None                                                ; 10.621 ns  ; reset ; mult:MULT|low[28]  ; clk      ;
; N/A                                     ; None                                                ; 10.588 ns  ; reset ; div:DIV|low[24]    ; clk      ;
; N/A                                     ; None                                                ; 10.529 ns  ; reset ; mult:MULT|high[20] ; clk      ;
; N/A                                     ; None                                                ; 10.529 ns  ; reset ; mult:MULT|low[20]  ; clk      ;
; N/A                                     ; None                                                ; 10.529 ns  ; reset ; mult:MULT|high[21] ; clk      ;
; N/A                                     ; None                                                ; 10.529 ns  ; reset ; mult:MULT|low[21]  ; clk      ;
; N/A                                     ; None                                                ; 10.529 ns  ; reset ; mult:MULT|low[16]  ; clk      ;
; N/A                                     ; None                                                ; 10.529 ns  ; reset ; mult:MULT|high[17] ; clk      ;
; N/A                                     ; None                                                ; 10.529 ns  ; reset ; mult:MULT|low[17]  ; clk      ;
; N/A                                     ; None                                                ; 10.529 ns  ; reset ; mult:MULT|low[19]  ; clk      ;
; N/A                                     ; None                                                ; 10.529 ns  ; reset ; mult:MULT|low[11]  ; clk      ;
; N/A                                     ; None                                                ; 10.529 ns  ; reset ; mult:MULT|low[12]  ; clk      ;
; N/A                                     ; None                                                ; 10.529 ns  ; reset ; mult:MULT|low[13]  ; clk      ;
; N/A                                     ; None                                                ; 10.529 ns  ; reset ; mult:MULT|low[14]  ; clk      ;
; N/A                                     ; None                                                ; 10.529 ns  ; reset ; mult:MULT|low[15]  ; clk      ;
; N/A                                     ; None                                                ; 10.529 ns  ; reset ; mult:MULT|high[12] ; clk      ;
; N/A                                     ; None                                                ; 10.529 ns  ; reset ; mult:MULT|high[14] ; clk      ;
; N/A                                     ; None                                                ; 10.529 ns  ; reset ; mult:MULT|high[15] ; clk      ;
; N/A                                     ; None                                                ; 10.509 ns  ; reset ; div:DIV|high[18]   ; clk      ;
; N/A                                     ; None                                                ; 10.504 ns  ; reset ; div:DIV|high[12]   ; clk      ;
; N/A                                     ; None                                                ; 10.492 ns  ; reset ; mult:MULT|prod[56] ; clk      ;
; N/A                                     ; None                                                ; 10.472 ns  ; reset ; mult:MULT|prod[64] ; clk      ;
; N/A                                     ; None                                                ; 10.472 ns  ; reset ; mult:MULT|prod[30] ; clk      ;
; N/A                                     ; None                                                ; 10.472 ns  ; reset ; mult:MULT|prod[28] ; clk      ;
; N/A                                     ; None                                                ; 10.472 ns  ; reset ; mult:MULT|prod[29] ; clk      ;
; N/A                                     ; None                                                ; 10.472 ns  ; reset ; mult:MULT|prod[26] ; clk      ;
; N/A                                     ; None                                                ; 10.472 ns  ; reset ; mult:MULT|prod[24] ; clk      ;
; N/A                                     ; None                                                ; 10.472 ns  ; reset ; mult:MULT|prod[27] ; clk      ;
; N/A                                     ; None                                                ; 10.472 ns  ; reset ; mult:MULT|prod[58] ; clk      ;
; N/A                                     ; None                                                ; 10.472 ns  ; reset ; mult:MULT|prod[25] ; clk      ;
; N/A                                     ; None                                                ; 10.464 ns  ; reset ; div:DIV|low[23]    ; clk      ;
; N/A                                     ; None                                                ; 10.455 ns  ; reset ; mult:MULT|high[0]  ; clk      ;
; N/A                                     ; None                                                ; 10.455 ns  ; reset ; mult:MULT|high[1]  ; clk      ;
; N/A                                     ; None                                                ; 10.455 ns  ; reset ; mult:MULT|high[3]  ; clk      ;
; N/A                                     ; None                                                ; 10.455 ns  ; reset ; mult:MULT|high[4]  ; clk      ;
; N/A                                     ; None                                                ; 10.455 ns  ; reset ; mult:MULT|high[5]  ; clk      ;
; N/A                                     ; None                                                ; 10.455 ns  ; reset ; mult:MULT|high[6]  ; clk      ;
; N/A                                     ; None                                                ; 10.455 ns  ; reset ; mult:MULT|high[22] ; clk      ;
; N/A                                     ; None                                                ; 10.455 ns  ; reset ; mult:MULT|high[25] ; clk      ;
; N/A                                     ; None                                                ; 10.455 ns  ; reset ; mult:MULT|high[23] ; clk      ;
; N/A                                     ; None                                                ; 10.455 ns  ; reset ; mult:MULT|high[16] ; clk      ;
; N/A                                     ; None                                                ; 10.455 ns  ; reset ; mult:MULT|high[18] ; clk      ;
; N/A                                     ; None                                                ; 10.455 ns  ; reset ; mult:MULT|high[19] ; clk      ;
; N/A                                     ; None                                                ; 10.455 ns  ; reset ; mult:MULT|high[8]  ; clk      ;
; N/A                                     ; None                                                ; 10.455 ns  ; reset ; mult:MULT|high[9]  ; clk      ;
; N/A                                     ; None                                                ; 10.455 ns  ; reset ; mult:MULT|high[13] ; clk      ;
; N/A                                     ; None                                                ; 10.429 ns  ; reset ; div:DIV|low[22]    ; clk      ;
; N/A                                     ; None                                                ; 10.394 ns  ; reset ; div:DIV|low[21]    ; clk      ;
; N/A                                     ; None                                                ; 10.371 ns  ; reset ; mult:MULT|prod[55] ; clk      ;
; N/A                                     ; None                                                ; 10.359 ns  ; reset ; div:DIV|low[20]    ; clk      ;
; N/A                                     ; None                                                ; 10.352 ns  ; reset ; div:DIV|high[14]   ; clk      ;
; N/A                                     ; None                                                ; 10.328 ns  ; reset ; mult:MULT|high[28] ; clk      ;
; N/A                                     ; None                                                ; 10.324 ns  ; reset ; div:DIV|low[19]    ; clk      ;
; N/A                                     ; None                                                ; 10.314 ns  ; reset ; mult:MULT|high[26] ; clk      ;
; N/A                                     ; None                                                ; 10.304 ns  ; reset ; div:DIV|high[11]   ; clk      ;
; N/A                                     ; None                                                ; 10.290 ns  ; reset ; mult:MULT|low[24]  ; clk      ;
; N/A                                     ; None                                                ; 10.290 ns  ; reset ; mult:MULT|high[24] ; clk      ;
; N/A                                     ; None                                                ; 10.290 ns  ; reset ; mult:MULT|low[23]  ; clk      ;
; N/A                                     ; None                                                ; 10.289 ns  ; reset ; div:DIV|low[18]    ; clk      ;
; N/A                                     ; None                                                ; 10.254 ns  ; reset ; div:DIV|low[17]    ; clk      ;
; N/A                                     ; None                                                ; 10.242 ns  ; reset ; mult:MULT|low[2]   ; clk      ;
; N/A                                     ; None                                                ; 10.242 ns  ; reset ; mult:MULT|high[2]  ; clk      ;
; N/A                                     ; None                                                ; 10.242 ns  ; reset ; mult:MULT|low[3]   ; clk      ;
; N/A                                     ; None                                                ; 10.242 ns  ; reset ; mult:MULT|low[4]   ; clk      ;
; N/A                                     ; None                                                ; 10.242 ns  ; reset ; mult:MULT|low[0]   ; clk      ;
; N/A                                     ; None                                                ; 10.242 ns  ; reset ; mult:MULT|low[1]   ; clk      ;
; N/A                                     ; None                                                ; 10.242 ns  ; reset ; mult:MULT|low[5]   ; clk      ;
; N/A                                     ; None                                                ; 10.242 ns  ; reset ; mult:MULT|low[6]   ; clk      ;
; N/A                                     ; None                                                ; 10.242 ns  ; reset ; mult:MULT|low[7]   ; clk      ;
; N/A                                     ; None                                                ; 10.242 ns  ; reset ; mult:MULT|high[7]  ; clk      ;
; N/A                                     ; None                                                ; 10.242 ns  ; reset ; mult:MULT|low[18]  ; clk      ;
; N/A                                     ; None                                                ; 10.242 ns  ; reset ; mult:MULT|low[8]   ; clk      ;
; N/A                                     ; None                                                ; 10.242 ns  ; reset ; mult:MULT|low[9]   ; clk      ;
; N/A                                     ; None                                                ; 10.242 ns  ; reset ; mult:MULT|low[10]  ; clk      ;
; N/A                                     ; None                                                ; 10.242 ns  ; reset ; mult:MULT|high[10] ; clk      ;
; N/A                                     ; None                                                ; 10.242 ns  ; reset ; mult:MULT|high[11] ; clk      ;
; N/A                                     ; None                                                ; 10.235 ns  ; reset ; div:DIV|high[9]    ; clk      ;
; N/A                                     ; None                                                ; 10.219 ns  ; reset ; div:DIV|low[16]    ; clk      ;
; N/A                                     ; None                                                ; 10.175 ns  ; reset ; mult:MULT|prod[0]  ; clk      ;
; N/A                                     ; None                                                ; 10.175 ns  ; reset ; mult:MULT|prod[35] ; clk      ;
; N/A                                     ; None                                                ; 10.175 ns  ; reset ; mult:MULT|prod[33] ; clk      ;
; N/A                                     ; None                                                ; 10.175 ns  ; reset ; mult:MULT|prod[40] ; clk      ;
; N/A                                     ; None                                                ; 10.175 ns  ; reset ; mult:MULT|prod[60] ; clk      ;
; N/A                                     ; None                                                ; 10.175 ns  ; reset ; mult:MULT|prod[59] ; clk      ;
; N/A                                     ; None                                                ; 10.175 ns  ; reset ; mult:MULT|prod[57] ; clk      ;
; N/A                                     ; None                                                ; 10.175 ns  ; reset ; mult:MULT|prod[50] ; clk      ;
; N/A                                     ; None                                                ; 10.175 ns  ; reset ; mult:MULT|prod[53] ; clk      ;
; N/A                                     ; None                                                ; 10.175 ns  ; reset ; mult:MULT|prod[54] ; clk      ;
; N/A                                     ; None                                                ; 10.175 ns  ; reset ; mult:MULT|prod[43] ; clk      ;
; N/A                                     ; None                                                ; 10.175 ns  ; reset ; mult:MULT|prod[44] ; clk      ;
; N/A                                     ; None                                                ; 10.175 ns  ; reset ; mult:MULT|prod[45] ; clk      ;
; N/A                                     ; None                                                ; 10.175 ns  ; reset ; mult:MULT|prod[47] ; clk      ;
; N/A                                     ; None                                                ; 10.175 ns  ; reset ; mult:MULT|prod[48] ; clk      ;
; N/A                                     ; None                                                ; 10.153 ns  ; reset ; div:DIV|high[13]   ; clk      ;
; N/A                                     ; None                                                ; 10.148 ns  ; reset ; div:DIV|high[8]    ; clk      ;
; N/A                                     ; None                                                ; 10.129 ns  ; reset ; mult:MULT|sub[55]  ; clk      ;
; N/A                                     ; None                                                ; 10.129 ns  ; reset ; mult:MULT|add[53]  ; clk      ;
; N/A                                     ; None                                                ; 10.129 ns  ; reset ; mult:MULT|sub[53]  ; clk      ;
; N/A                                     ; None                                                ; 10.128 ns  ; reset ; mult:MULT|low[27]  ; clk      ;
; N/A                                     ; None                                                ; 10.109 ns  ; reset ; mult:MULT|prod[46] ; clk      ;
; N/A                                     ; None                                                ; 10.095 ns  ; reset ; mult:MULT|low[26]  ; clk      ;
; N/A                                     ; None                                                ; 10.095 ns  ; reset ; mult:MULT|low[25]  ; clk      ;
; N/A                                     ; None                                                ; 10.076 ns  ; reset ; div:DIV|high[6]    ; clk      ;
; N/A                                     ; None                                                ; 10.059 ns  ; reset ; div:DIV|high[1]    ; clk      ;
; N/A                                     ; None                                                ; 10.055 ns  ; reset ; mult:MULT|prod[4]  ; clk      ;
; N/A                                     ; None                                                ; 10.055 ns  ; reset ; mult:MULT|prod[1]  ; clk      ;
; N/A                                     ; None                                                ; 10.055 ns  ; reset ; mult:MULT|prod[5]  ; clk      ;
; N/A                                     ; None                                                ; 10.055 ns  ; reset ; mult:MULT|prod[6]  ; clk      ;
; N/A                                     ; None                                                ; 10.055 ns  ; reset ; mult:MULT|prod[2]  ; clk      ;
; N/A                                     ; None                                                ; 10.055 ns  ; reset ; mult:MULT|prod[3]  ; clk      ;
; N/A                                     ; None                                                ; 10.055 ns  ; reset ; mult:MULT|prod[7]  ; clk      ;
; N/A                                     ; None                                                ; 10.055 ns  ; reset ; mult:MULT|prod[8]  ; clk      ;
; N/A                                     ; None                                                ; 10.055 ns  ; reset ; mult:MULT|prod[9]  ; clk      ;
; N/A                                     ; None                                                ; 10.055 ns  ; reset ; mult:MULT|prod[10] ; clk      ;
; N/A                                     ; None                                                ; 10.055 ns  ; reset ; mult:MULT|prod[11] ; clk      ;
; N/A                                     ; None                                                ; 10.055 ns  ; reset ; mult:MULT|prod[12] ; clk      ;
; N/A                                     ; None                                                ; 10.055 ns  ; reset ; mult:MULT|prod[13] ; clk      ;
; N/A                                     ; None                                                ; 10.055 ns  ; reset ; mult:MULT|prod[14] ; clk      ;
; N/A                                     ; None                                                ; 10.055 ns  ; reset ; mult:MULT|prod[15] ; clk      ;
; N/A                                     ; None                                                ; 10.055 ns  ; reset ; mult:MULT|prod[16] ; clk      ;
; N/A                                     ; None                                                ; 10.049 ns  ; reset ; div:DIV|high[10]   ; clk      ;
; N/A                                     ; None                                                ; 10.047 ns  ; reset ; div:DIV|low[15]    ; clk      ;
; N/A                                     ; None                                                ; 10.032 ns  ; reset ; mult:MULT|sub[44]  ; clk      ;
; N/A                                     ; None                                                ; 10.032 ns  ; reset ; mult:MULT|add[44]  ; clk      ;
; N/A                                     ; None                                                ; 10.032 ns  ; reset ; mult:MULT|sub[45]  ; clk      ;
; N/A                                     ; None                                                ; 10.032 ns  ; reset ; mult:MULT|add[45]  ; clk      ;
; N/A                                     ; None                                                ; 10.023 ns  ; reset ; mult:MULT|add[38]  ; clk      ;
; N/A                                     ; None                                                ; 10.023 ns  ; reset ; mult:MULT|sub[38]  ; clk      ;
; N/A                                     ; None                                                ; 10.013 ns  ; reset ; mult:MULT|sub[35]  ; clk      ;
; N/A                                     ; None                                                ; 10.013 ns  ; reset ; mult:MULT|add[35]  ; clk      ;
; N/A                                     ; None                                                ; 10.012 ns  ; reset ; div:DIV|low[14]    ; clk      ;
; N/A                                     ; None                                                ; 9.977 ns   ; reset ; div:DIV|low[13]    ; clk      ;
; N/A                                     ; None                                                ; 9.973 ns   ; reset ; div:DIV|high[3]    ; clk      ;
; N/A                                     ; None                                                ; 9.973 ns   ; reset ; mult:MULT|prod[41] ; clk      ;
; N/A                                     ; None                                                ; 9.973 ns   ; reset ; mult:MULT|prod[42] ; clk      ;
; N/A                                     ; None                                                ; 9.973 ns   ; reset ; mult:MULT|prod[52] ; clk      ;
; N/A                                     ; None                                                ; 9.973 ns   ; reset ; mult:MULT|prod[51] ; clk      ;
; N/A                                     ; None                                                ; 9.973 ns   ; reset ; mult:MULT|prod[49] ; clk      ;
; N/A                                     ; None                                                ; 9.942 ns   ; reset ; mult:MULT|prod[36] ; clk      ;
; N/A                                     ; None                                                ; 9.942 ns   ; reset ; mult:MULT|prod[37] ; clk      ;
; N/A                                     ; None                                                ; 9.942 ns   ; reset ; mult:MULT|prod[34] ; clk      ;
; N/A                                     ; None                                                ; 9.942 ns   ; reset ; mult:MULT|prod[38] ; clk      ;
; N/A                                     ; None                                                ; 9.942 ns   ; reset ; mult:MULT|prod[39] ; clk      ;
; N/A                                     ; None                                                ; 9.942 ns   ; reset ; div:DIV|low[12]    ; clk      ;
; N/A                                     ; None                                                ; 9.932 ns   ; reset ; mult:MULT|prod[32] ; clk      ;
; N/A                                     ; None                                                ; 9.932 ns   ; reset ; mult:MULT|prod[31] ; clk      ;
; N/A                                     ; None                                                ; 9.932 ns   ; reset ; mult:MULT|prod[62] ; clk      ;
; N/A                                     ; None                                                ; 9.932 ns   ; reset ; mult:MULT|sub[63]  ; clk      ;
; N/A                                     ; None                                                ; 9.932 ns   ; reset ; mult:MULT|add[63]  ; clk      ;
; N/A                                     ; None                                                ; 9.932 ns   ; reset ; mult:MULT|prod[61] ; clk      ;
; N/A                                     ; None                                                ; 9.932 ns   ; reset ; mult:MULT|sub[62]  ; clk      ;
; N/A                                     ; None                                                ; 9.932 ns   ; reset ; mult:MULT|add[61]  ; clk      ;
; N/A                                     ; None                                                ; 9.932 ns   ; reset ; mult:MULT|sub[61]  ; clk      ;
; N/A                                     ; None                                                ; 9.909 ns   ; reset ; mult:MULT|prod[23] ; clk      ;
; N/A                                     ; None                                                ; 9.909 ns   ; reset ; mult:MULT|sub[56]  ; clk      ;
; N/A                                     ; None                                                ; 9.909 ns   ; reset ; mult:MULT|add[56]  ; clk      ;
; N/A                                     ; None                                                ; 9.909 ns   ; reset ; mult:MULT|add[60]  ; clk      ;
; N/A                                     ; None                                                ; 9.909 ns   ; reset ; mult:MULT|sub[60]  ; clk      ;
; N/A                                     ; None                                                ; 9.909 ns   ; reset ; mult:MULT|add[59]  ; clk      ;
; N/A                                     ; None                                                ; 9.909 ns   ; reset ; mult:MULT|sub[59]  ; clk      ;
; N/A                                     ; None                                                ; 9.909 ns   ; reset ; mult:MULT|sub[58]  ; clk      ;
; N/A                                     ; None                                                ; 9.909 ns   ; reset ; mult:MULT|add[58]  ; clk      ;
; N/A                                     ; None                                                ; 9.909 ns   ; reset ; mult:MULT|sub[57]  ; clk      ;
; N/A                                     ; None                                                ; 9.909 ns   ; reset ; mult:MULT|add[57]  ; clk      ;
; N/A                                     ; None                                                ; 9.907 ns   ; reset ; div:DIV|low[11]    ; clk      ;
; N/A                                     ; None                                                ; 9.890 ns   ; reset ; div:DIV|high[7]    ; clk      ;
; N/A                                     ; None                                                ; 9.888 ns   ; reset ; div:DIV|high[4]    ; clk      ;
; N/A                                     ; None                                                ; 9.887 ns   ; reset ; div:DIV|high[0]    ; clk      ;
; N/A                                     ; None                                                ; 9.882 ns   ; reset ; mult:MULT|sub[40]  ; clk      ;
; N/A                                     ; None                                                ; 9.882 ns   ; reset ; mult:MULT|add[40]  ; clk      ;
; N/A                                     ; None                                                ; 9.882 ns   ; reset ; mult:MULT|prod[20] ; clk      ;
; N/A                                     ; None                                                ; 9.882 ns   ; reset ; mult:MULT|prod[22] ; clk      ;
; N/A                                     ; None                                                ; 9.882 ns   ; reset ; mult:MULT|prod[18] ; clk      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;       ;                    ;          ;
+-----------------------------------------+-----------------------------------------------------+------------+-------+--------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------+-------------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                 ; To                ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------+-------------------+------------+
; N/A                                     ; None                                                ; 13.893 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[12] ; clk        ;
; N/A                                     ; None                                                ; 13.855 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[12] ; clk        ;
; N/A                                     ; None                                                ; 13.542 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[19] ; clk        ;
; N/A                                     ; None                                                ; 13.533 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[23] ; clk        ;
; N/A                                     ; None                                                ; 13.517 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[22] ; clk        ;
; N/A                                     ; None                                                ; 13.504 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[19] ; clk        ;
; N/A                                     ; None                                                ; 13.385 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[28] ; clk        ;
; N/A                                     ; None                                                ; 13.337 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[23] ; clk        ;
; N/A                                     ; None                                                ; 13.321 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[22] ; clk        ;
; N/A                                     ; None                                                ; 13.218 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[17] ; clk        ;
; N/A                                     ; None                                                ; 13.202 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[30] ; clk        ;
; N/A                                     ; None                                                ; 13.197 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[23] ; clk        ;
; N/A                                     ; None                                                ; 13.189 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[28] ; clk        ;
; N/A                                     ; None                                                ; 13.188 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[7]  ; clk        ;
; N/A                                     ; None                                                ; 13.181 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[22] ; clk        ;
; N/A                                     ; None                                                ; 13.177 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[9]  ; clk        ;
; N/A                                     ; None                                                ; 13.143 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[11] ; clk        ;
; N/A                                     ; None                                                ; 13.139 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[9]  ; clk        ;
; N/A                                     ; None                                                ; 13.118 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[31] ; clk        ;
; N/A                                     ; None                                                ; 13.114 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[11] ; clk        ;
; N/A                                     ; None                                                ; 13.108 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[21] ; clk        ;
; N/A                                     ; None                                                ; 13.100 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[17] ; clk        ;
; N/A                                     ; None                                                ; 13.049 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[28] ; clk        ;
; N/A                                     ; None                                                ; 13.006 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[30] ; clk        ;
; N/A                                     ; None                                                ; 12.988 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[29] ; clk        ;
; N/A                                     ; None                                                ; 12.922 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[31] ; clk        ;
; N/A                                     ; None                                                ; 12.920 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[19] ; clk        ;
; N/A                                     ; None                                                ; 12.912 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[21] ; clk        ;
; N/A                                     ; None                                                ; 12.895 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[7]  ; clk        ;
; N/A                                     ; None                                                ; 12.894 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[25] ; clk        ;
; N/A                                     ; None                                                ; 12.882 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[17] ; clk        ;
; N/A                                     ; None                                                ; 12.866 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[30] ; clk        ;
; N/A                                     ; None                                                ; 12.862 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[20] ; clk        ;
; N/A                                     ; None                                                ; 12.792 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[29] ; clk        ;
; N/A                                     ; None                                                ; 12.782 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[31] ; clk        ;
; N/A                                     ; None                                                ; 12.778 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[11] ; clk        ;
; N/A                                     ; None                                                ; 12.772 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[21] ; clk        ;
; N/A                                     ; None                                                ; 12.762 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[15] ; clk        ;
; N/A                                     ; None                                                ; 12.759 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[13] ; clk        ;
; N/A                                     ; None                                                ; 12.754 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[9]  ; clk        ;
; N/A                                     ; None                                                ; 12.723 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[15] ; clk        ;
; N/A                                     ; None                                                ; 12.718 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[0]  ; clk        ;
; N/A                                     ; None                                                ; 12.716 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[14] ; clk        ;
; N/A                                     ; None                                                ; 12.715 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[20] ; clk        ;
; N/A                                     ; None                                                ; 12.698 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[25] ; clk        ;
; N/A                                     ; None                                                ; 12.678 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[14] ; clk        ;
; N/A                                     ; None                                                ; 12.652 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[29] ; clk        ;
; N/A                                     ; None                                                ; 12.641 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[10] ; clk        ;
; N/A                                     ; None                                                ; 12.600 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[24] ; clk        ;
; N/A                                     ; None                                                ; 12.568 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[7]  ; clk        ;
; N/A                                     ; None                                                ; 12.563 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[13] ; clk        ;
; N/A                                     ; None                                                ; 12.558 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[25] ; clk        ;
; N/A                                     ; None                                                ; 12.526 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[20] ; clk        ;
; N/A                                     ; None                                                ; 12.477 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[24] ; clk        ;
; N/A                                     ; None                                                ; 12.452 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[0]  ; clk        ;
; N/A                                     ; None                                                ; 12.445 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[10] ; clk        ;
; N/A                                     ; None                                                ; 12.444 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[2]  ; clk        ;
; N/A                                     ; None                                                ; 12.426 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[15] ; clk        ;
; N/A                                     ; None                                                ; 12.423 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[13] ; clk        ;
; N/A                                     ; None                                                ; 12.382 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[0]  ; clk        ;
; N/A                                     ; None                                                ; 12.341 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[12] ; clk        ;
; N/A                                     ; None                                                ; 12.305 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[10] ; clk        ;
; N/A                                     ; None                                                ; 12.299 ns  ; control:ctrl|dlrcontrol[0]           ; dlr_out[14]       ; clk        ;
; N/A                                     ; None                                                ; 12.264 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[24] ; clk        ;
; N/A                                     ; None                                                ; 12.256 ns  ; control:ctrl|dlrcontrol[0]           ; dlr_out[8]        ; clk        ;
; N/A                                     ; None                                                ; 12.149 ns  ; control:ctrl|dlrcontrol[1]           ; dlr_out[20]       ; clk        ;
; N/A                                     ; None                                                ; 12.132 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[2]  ; clk        ;
; N/A                                     ; None                                                ; 12.114 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[16] ; clk        ;
; N/A                                     ; None                                                ; 12.110 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[2]  ; clk        ;
; N/A                                     ; None                                                ; 12.022 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[18] ; clk        ;
; N/A                                     ; None                                                ; 11.962 ns  ; control:ctrl|dlrcontrol[1]           ; dlr_out[22]       ; clk        ;
; N/A                                     ; None                                                ; 11.922 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[26] ; clk        ;
; N/A                                     ; None                                                ; 11.918 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[16] ; clk        ;
; N/A                                     ; None                                                ; 11.913 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[5]  ; clk        ;
; N/A                                     ; None                                                ; 11.912 ns  ; control:ctrl|dlrcontrol[1]           ; dlr_out[18]       ; clk        ;
; N/A                                     ; None                                                ; 11.889 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[4]  ; clk        ;
; N/A                                     ; None                                                ; 11.870 ns  ; control:ctrl|dsrcontrol[1]           ; dsr_out[23]       ; clk        ;
; N/A                                     ; None                                                ; 11.866 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[6]  ; clk        ;
; N/A                                     ; None                                                ; 11.839 ns  ; control:ctrl|dsrcontrol[0]           ; dsr_out[12]       ; clk        ;
; N/A                                     ; None                                                ; 11.834 ns  ; control:ctrl|dlrcontrol[0]           ; dlr_out[13]       ; clk        ;
; N/A                                     ; None                                                ; 11.834 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[18] ; clk        ;
; N/A                                     ; None                                                ; 11.816 ns  ; control:ctrl|dlrcontrol[1]           ; dlr_out[25]       ; clk        ;
; N/A                                     ; None                                                ; 11.786 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[1]  ; clk        ;
; N/A                                     ; None                                                ; 11.778 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[16] ; clk        ;
; N/A                                     ; None                                                ; 11.764 ns  ; control:ctrl|dsrcontrol[1]           ; dsr_out[12]       ; clk        ;
; N/A                                     ; None                                                ; 11.755 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[27] ; clk        ;
; N/A                                     ; None                                                ; 11.726 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[26] ; clk        ;
; N/A                                     ; None                                                ; 11.686 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[18] ; clk        ;
; N/A                                     ; None                                                ; 11.650 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[14] ; clk        ;
; N/A                                     ; None                                                ; 11.609 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[8]  ; clk        ;
; N/A                                     ; None                                                ; 11.590 ns  ; control:ctrl|dlrcontrol[1]           ; dlr_out[14]       ; clk        ;
; N/A                                     ; None                                                ; 11.590 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[4]  ; clk        ;
; N/A                                     ; None                                                ; 11.587 ns  ; control:ctrl|dsrcontrol[1]           ; dsr_out[18]       ; clk        ;
; N/A                                     ; None                                                ; 11.586 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[26] ; clk        ;
; N/A                                     ; None                                                ; 11.565 ns  ; control:ctrl|dsrcontrol[1]           ; dsr_out[17]       ; clk        ;
; N/A                                     ; None                                                ; 11.559 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[27] ; clk        ;
; N/A                                     ; None                                                ; 11.551 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[6]  ; clk        ;
; N/A                                     ; None                                                ; 11.549 ns  ; control:ctrl|dlrcontrol[0]           ; dlr_out[9]        ; clk        ;
; N/A                                     ; None                                                ; 11.537 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[1]  ; clk        ;
; N/A                                     ; None                                                ; 11.530 ns  ; control:ctrl|dlrcontrol[0]           ; dlr_out[15]       ; clk        ;
; N/A                                     ; None                                                ; 11.509 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[5]  ; clk        ;
; N/A                                     ; None                                                ; 11.498 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[1]  ; clk        ;
; N/A                                     ; None                                                ; 11.497 ns  ; control:ctrl|dsrcontrol[1]           ; dsr_out[16]       ; clk        ;
; N/A                                     ; None                                                ; 11.466 ns  ; control:ctrl|dlrcontrol[1]           ; dlr_out[28]       ; clk        ;
; N/A                                     ; None                                                ; 11.443 ns  ; control:ctrl|dsrcontrol[0]           ; dsr_out[13]       ; clk        ;
; N/A                                     ; None                                                ; 11.430 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[6]  ; clk        ;
; N/A                                     ; None                                                ; 11.419 ns  ; control:ctrl|dlrcontrol[1]           ; dlr_out[21]       ; clk        ;
; N/A                                     ; None                                                ; 11.419 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[27] ; clk        ;
; N/A                                     ; None                                                ; 11.411 ns  ; control:ctrl|dsrcontrol[1]           ; dsr_out[14]       ; clk        ;
; N/A                                     ; None                                                ; 11.401 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[3]  ; clk        ;
; N/A                                     ; None                                                ; 11.394 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[5]  ; clk        ;
; N/A                                     ; None                                                ; 11.386 ns  ; control:ctrl|dsrcontrol[1]           ; dsr_out[22]       ; clk        ;
; N/A                                     ; None                                                ; 11.364 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[4]  ; clk        ;
; N/A                                     ; None                                                ; 11.360 ns  ; control:ctrl|dsrcontrol[0]           ; dsr_out[10]       ; clk        ;
; N/A                                     ; None                                                ; 11.264 ns  ; control:ctrl|dsrcontrol[0]           ; dsr_out[9]        ; clk        ;
; N/A                                     ; None                                                ; 11.238 ns  ; control:ctrl|dlrcontrol[1]           ; dlr_out[24]       ; clk        ;
; N/A                                     ; None                                                ; 11.214 ns  ; control:ctrl|dsrcontrol[1]           ; dsr_out[27]       ; clk        ;
; N/A                                     ; None                                                ; 11.204 ns  ; control:ctrl|dsrcontrol[1]           ; dsr_out[9]        ; clk        ;
; N/A                                     ; None                                                ; 11.178 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[8]  ; clk        ;
; N/A                                     ; None                                                ; 11.170 ns  ; control:ctrl|dsrcontrol[0]           ; dsr_out[14]       ; clk        ;
; N/A                                     ; None                                                ; 11.146 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[3]  ; clk        ;
; N/A                                     ; None                                                ; 11.124 ns  ; control:ctrl|dsrcontrol[1]           ; dsr_out[11]       ; clk        ;
; N/A                                     ; None                                                ; 11.109 ns  ; control:ctrl|dlrcontrol[1]           ; dlr_out[8]        ; clk        ;
; N/A                                     ; None                                                ; 11.058 ns  ; control:ctrl|dlrcontrol[1]           ; dlr_out[9]        ; clk        ;
; N/A                                     ; None                                                ; 11.047 ns  ; control:ctrl|dsrcontrol[1]           ; dsr_out[21]       ; clk        ;
; N/A                                     ; None                                                ; 11.032 ns  ; control:ctrl|dlrcontrol[1]           ; dlr_out[15]       ; clk        ;
; N/A                                     ; None                                                ; 11.021 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[3]  ; clk        ;
; N/A                                     ; None                                                ; 11.011 ns  ; control:ctrl|dsrcontrol[1]           ; dsr_out[31]       ; clk        ;
; N/A                                     ; None                                                ; 10.992 ns  ; control:ctrl|dsrcontrol[1]           ; dsr_out[24]       ; clk        ;
; N/A                                     ; None                                                ; 10.987 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[8]  ; clk        ;
; N/A                                     ; None                                                ; 10.975 ns  ; control:ctrl|dlrcontrol[1]           ; dlr_out[19]       ; clk        ;
; N/A                                     ; None                                                ; 10.959 ns  ; control:ctrl|dlrcontrol[1]           ; dlr_out[30]       ; clk        ;
; N/A                                     ; None                                                ; 10.954 ns  ; control:ctrl|dlrcontrol[1]           ; dlr_out[29]       ; clk        ;
; N/A                                     ; None                                                ; 10.947 ns  ; control:ctrl|dlrcontrol[1]           ; dlr_out[23]       ; clk        ;
; N/A                                     ; None                                                ; 10.947 ns  ; control:ctrl|dlrcontrol[0]           ; dlr_out[10]       ; clk        ;
; N/A                                     ; None                                                ; 10.935 ns  ; control:ctrl|dlrcontrol[1]           ; dlr_out[12]       ; clk        ;
; N/A                                     ; None                                                ; 10.896 ns  ; control:ctrl|dlrcontrol[1]           ; dlr_out[31]       ; clk        ;
; N/A                                     ; None                                                ; 10.891 ns  ; control:ctrl|dsrcontrol[1]           ; dsr_out[15]       ; clk        ;
; N/A                                     ; None                                                ; 10.884 ns  ; control:ctrl|dsrcontrol[0]           ; dsr_out[11]       ; clk        ;
; N/A                                     ; None                                                ; 10.789 ns  ; control:ctrl|dsrcontrol[1]           ; dsr_out[10]       ; clk        ;
; N/A                                     ; None                                                ; 10.785 ns  ; control:ctrl|dlrcontrol[0]           ; dlr_out[12]       ; clk        ;
; N/A                                     ; None                                                ; 10.783 ns  ; control:ctrl|dsrcontrol[1]           ; dsr_out[29]       ; clk        ;
; N/A                                     ; None                                                ; 10.755 ns  ; control:ctrl|dlrcontrol[1]           ; dlr_out[16]       ; clk        ;
; N/A                                     ; None                                                ; 10.738 ns  ; control:ctrl|dsrcontrol[1]           ; dsr_out[26]       ; clk        ;
; N/A                                     ; None                                                ; 10.727 ns  ; control:ctrl|dsrcontrol[1]           ; dsr_out[8]        ; clk        ;
; N/A                                     ; None                                                ; 10.721 ns  ; control:ctrl|dsrcontrol[1]           ; dsr_out[30]       ; clk        ;
; N/A                                     ; None                                                ; 10.685 ns  ; control:ctrl|dlrcontrol[1]           ; dlr_out[10]       ; clk        ;
; N/A                                     ; None                                                ; 10.678 ns  ; control:ctrl|dlrcontrol[0]           ; dlr_out[11]       ; clk        ;
; N/A                                     ; None                                                ; 10.670 ns  ; control:ctrl|dsrcontrol[1]           ; dsr_out[13]       ; clk        ;
; N/A                                     ; None                                                ; 10.507 ns  ; control:ctrl|dsrcontrol[1]           ; dsr_out[20]       ; clk        ;
; N/A                                     ; None                                                ; 10.502 ns  ; control:ctrl|dsrcontrol[1]           ; dsr_out[28]       ; clk        ;
; N/A                                     ; None                                                ; 10.444 ns  ; control:ctrl|dsrcontrol[0]           ; dsr_out[15]       ; clk        ;
; N/A                                     ; None                                                ; 10.442 ns  ; control:ctrl|dsrcontrol[0]           ; dsr_out[8]        ; clk        ;
; N/A                                     ; None                                                ; 10.437 ns  ; control:ctrl|dlrcontrol[1]           ; dlr_out[27]       ; clk        ;
; N/A                                     ; None                                                ; 10.432 ns  ; control:ctrl|dsrcontrol[1]           ; dsr_out[19]       ; clk        ;
; N/A                                     ; None                                                ; 10.413 ns  ; control:ctrl|dlrcontrol[1]           ; dlr_out[11]       ; clk        ;
; N/A                                     ; None                                                ; 10.267 ns  ; control:ctrl|dlrcontrol[1]           ; dlr_out[13]       ; clk        ;
; N/A                                     ; None                                                ; 10.266 ns  ; control:ctrl|dsrcontrol[1]           ; dsr_out[25]       ; clk        ;
; N/A                                     ; None                                                ; 10.188 ns  ; control:ctrl|dlrcontrol[1]           ; dlr_out[17]       ; clk        ;
; N/A                                     ; None                                                ; 10.056 ns  ; control:ctrl|dlrcontrol[1]           ; dlr_out[26]       ; clk        ;
; N/A                                     ; None                                                ; 9.270 ns   ; Registrador:mdr|Saida[17]            ; dsr_out[17]       ; clk        ;
; N/A                                     ; None                                                ; 9.023 ns   ; Instr_Reg:ir|Instr15_0[0]            ; mem_adress_in[0]  ; clk        ;
; N/A                                     ; None                                                ; 8.903 ns   ; Registrador:regb|Saida[14]           ; dsr_out[14]       ; clk        ;
; N/A                                     ; None                                                ; 8.765 ns   ; Instr_Reg:ir|Instr20_16[4]           ; mem_adress_in[20] ; clk        ;
; N/A                                     ; None                                                ; 8.729 ns   ; Instr_Reg:ir|Instr15_0[2]            ; mem_adress_in[2]  ; clk        ;
; N/A                                     ; None                                                ; 8.668 ns   ; Instr_Reg:ir|Instr20_16[1]           ; mem_adress_in[17] ; clk        ;
; N/A                                     ; None                                                ; 8.656 ns   ; Registrador:regb|Saida[23]           ; dsr_out[23]       ; clk        ;
; N/A                                     ; None                                                ; 8.635 ns   ; Registrador:aluout|Saida[28]         ; mem_adress_in[28] ; clk        ;
; N/A                                     ; None                                                ; 8.521 ns   ; Instr_Reg:ir|Instr15_0[7]            ; mem_adress_in[7]  ; clk        ;
; N/A                                     ; None                                                ; 8.511 ns   ; Registrador:regb|Saida[12]           ; dsr_out[12]       ; clk        ;
; N/A                                     ; None                                                ; 8.451 ns   ; Registrador:mdr|Saida[23]~DUPLICATE  ; dsr_out[23]       ; clk        ;
; N/A                                     ; None                                                ; 8.429 ns   ; Instr_Reg:ir|Instr15_0[1]            ; mem_adress_in[1]  ; clk        ;
; N/A                                     ; None                                                ; 8.414 ns   ; Registrador:aluout|Saida[19]         ; mem_adress_in[19] ; clk        ;
; N/A                                     ; None                                                ; 8.396 ns   ; Registrador:regb|Saida[16]           ; dsr_out[16]       ; clk        ;
; N/A                                     ; None                                                ; 8.383 ns   ; Registrador:aluout|Saida[9]          ; mem_adress_in[9]  ; clk        ;
; N/A                                     ; None                                                ; 8.293 ns   ; Registrador:aluout|Saida[17]         ; mem_adress_in[17] ; clk        ;
; N/A                                     ; None                                                ; 8.235 ns   ; Instr_Reg:ir|Instr25_21[4]           ; mem_adress_in[25] ; clk        ;
; N/A                                     ; None                                                ; 8.188 ns   ; Registrador:mdr|Saida[18]            ; dsr_out[18]       ; clk        ;
; N/A                                     ; None                                                ; 8.185 ns   ; Instr_Reg:ir|Instr15_0[15]           ; mem_adress_in[15] ; clk        ;
; N/A                                     ; None                                                ; 8.159 ns   ; Registrador:aluout|Saida[0]          ; mem_adress_in[0]  ; clk        ;
; N/A                                     ; None                                                ; 8.148 ns   ; Registrador:pc|Saida[7]              ; mem_adress_in[7]  ; clk        ;
; N/A                                     ; None                                                ; 8.128 ns   ; Registrador:pc|Saida[31]             ; mem_adress_in[31] ; clk        ;
; N/A                                     ; None                                                ; 8.126 ns   ; Registrador:regb|Saida[30]           ; dsr_out[30]       ; clk        ;
; N/A                                     ; None                                                ; 8.098 ns   ; Instr_Reg:ir|Instr15_0[12]           ; mem_adress_in[12] ; clk        ;
; N/A                                     ; None                                                ; 8.092 ns   ; Registrador:mdr|Saida[20]            ; dlr_out[20]       ; clk        ;
; N/A                                     ; None                                                ; 8.087 ns   ; Registrador:regb|Saida[31]           ; dsr_out[31]       ; clk        ;
; N/A                                     ; None                                                ; 8.058 ns   ; Instr_Reg:ir|Instr15_0[13]~DUPLICATE ; imediate[13]      ; clk        ;
; N/A                                     ; None                                                ; 8.052 ns   ; Instr_Reg:ir|Instr15_0[10]~DUPLICATE ; mem_adress_in[10] ; clk        ;
; N/A                                     ; None                                                ; 8.046 ns   ; Instr_Reg:ir|Instr15_0[8]~DUPLICATE  ; mem_adress_in[8]  ; clk        ;
; N/A                                     ; None                                                ; 8.030 ns   ; Registrador:mdr|Saida[14]            ; dlr_out[14]       ; clk        ;
; N/A                                     ; None                                                ; 8.013 ns   ; Instr_Reg:ir|Instr15_0[5]            ; mem_adress_in[5]  ; clk        ;
; N/A                                     ; None                                                ; 7.989 ns   ; Instr_Reg:ir|Instr15_0[15]           ; imediate[15]      ; clk        ;
; N/A                                     ; None                                                ; 7.987 ns   ; Instr_Reg:ir|Instr15_0[12]           ; rd[1]             ; clk        ;
; N/A                                     ; None                                                ; 7.975 ns   ; Registrador:aluout|Saida[10]         ; mem_adress_in[10] ; clk        ;
; N/A                                     ; None                                                ; 7.971 ns   ; Registrador:aluout|Saida[23]         ; mem_adress_in[23] ; clk        ;
; N/A                                     ; None                                                ; 7.942 ns   ; Registrador:aluout|Saida[22]         ; mem_adress_in[22] ; clk        ;
; N/A                                     ; None                                                ; 7.939 ns   ; Registrador:aluout|Saida[11]         ; mem_adress_in[11] ; clk        ;
; N/A                                     ; None                                                ; 7.930 ns   ; Registrador:pc|Saida[0]              ; mem_adress_in[0]  ; clk        ;
; N/A                                     ; None                                                ; 7.921 ns   ; Registrador:aluout|Saida[15]         ; mem_adress_in[15] ; clk        ;
; N/A                                     ; None                                                ; 7.919 ns   ; Registrador:pc|Saida[28]             ; mem_adress_in[28] ; clk        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                      ;                   ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------+-------------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+-----------+-------+----------------------+----------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From  ; To                   ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+-----------+-------+----------------------+----------+
; N/A                                     ; None                                                ; -2.478 ns ; reset ; div:DIV|divisor[53]  ; clk      ;
; N/A                                     ; None                                                ; -2.694 ns ; reset ; div:DIV|divisor[47]  ; clk      ;
; N/A                                     ; None                                                ; -2.697 ns ; reset ; div:DIV|divisor[45]  ; clk      ;
; N/A                                     ; None                                                ; -2.709 ns ; reset ; div:DIV|dividend[18] ; clk      ;
; N/A                                     ; None                                                ; -2.786 ns ; reset ; mult:MULT|add[35]    ; clk      ;
; N/A                                     ; None                                                ; -2.830 ns ; reset ; div:DIV|divisor[58]  ; clk      ;
; N/A                                     ; None                                                ; -2.832 ns ; reset ; div:DIV|divisor[52]  ; clk      ;
; N/A                                     ; None                                                ; -2.834 ns ; reset ; div:DIV|divisor[51]  ; clk      ;
; N/A                                     ; None                                                ; -2.835 ns ; reset ; div:DIV|divisor[55]  ; clk      ;
; N/A                                     ; None                                                ; -2.838 ns ; reset ; div:DIV|divisor[57]  ; clk      ;
; N/A                                     ; None                                                ; -2.838 ns ; reset ; div:DIV|divisor[56]  ; clk      ;
; N/A                                     ; None                                                ; -2.839 ns ; reset ; div:DIV|divisor[54]  ; clk      ;
; N/A                                     ; None                                                ; -2.855 ns ; reset ; div:DIV|dividend[57] ; clk      ;
; N/A                                     ; None                                                ; -2.859 ns ; reset ; div:DIV|divisor[39]  ; clk      ;
; N/A                                     ; None                                                ; -2.859 ns ; reset ; div:DIV|divisor[42]  ; clk      ;
; N/A                                     ; None                                                ; -2.859 ns ; reset ; div:DIV|divisor[41]  ; clk      ;
; N/A                                     ; None                                                ; -2.860 ns ; reset ; div:DIV|divisor[40]  ; clk      ;
; N/A                                     ; None                                                ; -2.869 ns ; reset ; mult:MULT|sub[64]    ; clk      ;
; N/A                                     ; None                                                ; -2.873 ns ; reset ; mult:MULT|add[64]    ; clk      ;
; N/A                                     ; None                                                ; -2.894 ns ; reset ; mult:MULT|add[38]    ; clk      ;
; N/A                                     ; None                                                ; -2.894 ns ; reset ; mult:MULT|sub[38]    ; clk      ;
; N/A                                     ; None                                                ; -2.900 ns ; reset ; div:DIV|divisor[32]  ; clk      ;
; N/A                                     ; None                                                ; -2.903 ns ; reset ; div:DIV|divisor[31]  ; clk      ;
; N/A                                     ; None                                                ; -2.944 ns ; reset ; mult:MULT|sub[35]    ; clk      ;
; N/A                                     ; None                                                ; -2.947 ns ; reset ; div:DIV|divisor[48]  ; clk      ;
; N/A                                     ; None                                                ; -2.958 ns ; reset ; mult:MULT|prod[21]   ; clk      ;
; N/A                                     ; None                                                ; -2.964 ns ; reset ; mult:MULT|add[63]    ; clk      ;
; N/A                                     ; None                                                ; -2.968 ns ; reset ; mult:MULT|sub[61]    ; clk      ;
; N/A                                     ; None                                                ; -2.999 ns ; reset ; div:DIV|divisor[37]  ; clk      ;
; N/A                                     ; None                                                ; -3.006 ns ; reset ; div:DIV|divisor[35]  ; clk      ;
; N/A                                     ; None                                                ; -3.008 ns ; reset ; mult:MULT|low[29]    ; clk      ;
; N/A                                     ; None                                                ; -3.008 ns ; reset ; div:DIV|divisor[59]  ; clk      ;
; N/A                                     ; None                                                ; -3.009 ns ; reset ; div:DIV|divisor[60]  ; clk      ;
; N/A                                     ; None                                                ; -3.011 ns ; reset ; div:DIV|divisor[61]  ; clk      ;
; N/A                                     ; None                                                ; -3.011 ns ; reset ; div:DIV|divisor[36]  ; clk      ;
; N/A                                     ; None                                                ; -3.013 ns ; reset ; div:DIV|divisor[33]  ; clk      ;
; N/A                                     ; None                                                ; -3.014 ns ; reset ; div:DIV|dividend[55] ; clk      ;
; N/A                                     ; None                                                ; -3.014 ns ; reset ; div:DIV|divisor[38]  ; clk      ;
; N/A                                     ; None                                                ; -3.016 ns ; reset ; div:DIV|dividend[58] ; clk      ;
; N/A                                     ; None                                                ; -3.016 ns ; reset ; div:DIV|dividend[56] ; clk      ;
; N/A                                     ; None                                                ; -3.017 ns ; reset ; div:DIV|dividend[62] ; clk      ;
; N/A                                     ; None                                                ; -3.017 ns ; reset ; div:DIV|dividend[61] ; clk      ;
; N/A                                     ; None                                                ; -3.017 ns ; reset ; div:DIV|dividend[60] ; clk      ;
; N/A                                     ; None                                                ; -3.024 ns ; reset ; div:DIV|divisor[4]   ; clk      ;
; N/A                                     ; None                                                ; -3.024 ns ; reset ; div:DIV|divisor[5]   ; clk      ;
; N/A                                     ; None                                                ; -3.025 ns ; reset ; div:DIV|divisor[0]   ; clk      ;
; N/A                                     ; None                                                ; -3.025 ns ; reset ; div:DIV|divisor[13]  ; clk      ;
; N/A                                     ; None                                                ; -3.026 ns ; reset ; div:DIV|divisor[1]   ; clk      ;
; N/A                                     ; None                                                ; -3.026 ns ; reset ; mult:MULT|prod[13]   ; clk      ;
; N/A                                     ; None                                                ; -3.026 ns ; reset ; mult:MULT|prod[14]   ; clk      ;
; N/A                                     ; None                                                ; -3.026 ns ; reset ; div:DIV|divisor[8]   ; clk      ;
; N/A                                     ; None                                                ; -3.027 ns ; reset ; div:DIV|divisor[9]   ; clk      ;
; N/A                                     ; None                                                ; -3.027 ns ; reset ; div:DIV|divisor[10]  ; clk      ;
; N/A                                     ; None                                                ; -3.028 ns ; reset ; mult:MULT|prod[4]    ; clk      ;
; N/A                                     ; None                                                ; -3.028 ns ; reset ; mult:MULT|prod[3]    ; clk      ;
; N/A                                     ; None                                                ; -3.029 ns ; reset ; mult:MULT|prod[7]    ; clk      ;
; N/A                                     ; None                                                ; -3.029 ns ; reset ; mult:MULT|prod[8]    ; clk      ;
; N/A                                     ; None                                                ; -3.029 ns ; reset ; mult:MULT|prod[9]    ; clk      ;
; N/A                                     ; None                                                ; -3.029 ns ; reset ; mult:MULT|prod[10]   ; clk      ;
; N/A                                     ; None                                                ; -3.030 ns ; reset ; mult:MULT|prod[15]   ; clk      ;
; N/A                                     ; None                                                ; -3.030 ns ; reset ; mult:MULT|prod[16]   ; clk      ;
; N/A                                     ; None                                                ; -3.031 ns ; reset ; mult:MULT|prod[5]    ; clk      ;
; N/A                                     ; None                                                ; -3.031 ns ; reset ; div:DIV|divisor[2]   ; clk      ;
; N/A                                     ; None                                                ; -3.031 ns ; reset ; mult:MULT|prod[6]    ; clk      ;
; N/A                                     ; None                                                ; -3.031 ns ; reset ; div:DIV|divisor[3]   ; clk      ;
; N/A                                     ; None                                                ; -3.031 ns ; reset ; mult:MULT|add[54]    ; clk      ;
; N/A                                     ; None                                                ; -3.032 ns ; reset ; mult:MULT|prod[1]    ; clk      ;
; N/A                                     ; None                                                ; -3.032 ns ; reset ; mult:MULT|prod[2]    ; clk      ;
; N/A                                     ; None                                                ; -3.032 ns ; reset ; mult:MULT|prod[11]   ; clk      ;
; N/A                                     ; None                                                ; -3.032 ns ; reset ; mult:MULT|prod[12]   ; clk      ;
; N/A                                     ; None                                                ; -3.032 ns ; reset ; div:DIV|divisor[11]  ; clk      ;
; N/A                                     ; None                                                ; -3.032 ns ; reset ; div:DIV|divisor[12]  ; clk      ;
; N/A                                     ; None                                                ; -3.033 ns ; reset ; div:DIV|divisor[6]   ; clk      ;
; N/A                                     ; None                                                ; -3.033 ns ; reset ; div:DIV|divisor[7]   ; clk      ;
; N/A                                     ; None                                                ; -3.034 ns ; reset ; div:DIV|divisor[15]  ; clk      ;
; N/A                                     ; None                                                ; -3.034 ns ; reset ; div:DIV|divisor[14]  ; clk      ;
; N/A                                     ; None                                                ; -3.038 ns ; reset ; div:DIV|divisor[44]  ; clk      ;
; N/A                                     ; None                                                ; -3.039 ns ; reset ; div:DIV|divisor[49]  ; clk      ;
; N/A                                     ; None                                                ; -3.040 ns ; reset ; div:DIV|divisor[50]  ; clk      ;
; N/A                                     ; None                                                ; -3.041 ns ; reset ; div:DIV|divisor[43]  ; clk      ;
; N/A                                     ; None                                                ; -3.047 ns ; reset ; mult:MULT|add[55]    ; clk      ;
; N/A                                     ; None                                                ; -3.047 ns ; reset ; div:DIV|divisor[46]  ; clk      ;
; N/A                                     ; None                                                ; -3.048 ns ; reset ; mult:MULT|sub[39]    ; clk      ;
; N/A                                     ; None                                                ; -3.048 ns ; reset ; mult:MULT|add[39]    ; clk      ;
; N/A                                     ; None                                                ; -3.058 ns ; reset ; div:DIV|dividend[17] ; clk      ;
; N/A                                     ; None                                                ; -3.059 ns ; reset ; div:DIV|dividend[23] ; clk      ;
; N/A                                     ; None                                                ; -3.060 ns ; reset ; div:DIV|dividend[20] ; clk      ;
; N/A                                     ; None                                                ; -3.064 ns ; reset ; div:DIV|dividend[16] ; clk      ;
; N/A                                     ; None                                                ; -3.066 ns ; reset ; div:DIV|dividend[21] ; clk      ;
; N/A                                     ; None                                                ; -3.067 ns ; reset ; div:DIV|dividend[22] ; clk      ;
; N/A                                     ; None                                                ; -3.068 ns ; reset ; div:DIV|dividend[19] ; clk      ;
; N/A                                     ; None                                                ; -3.112 ns ; reset ; mult:MULT|prod[18]   ; clk      ;
; N/A                                     ; None                                                ; -3.112 ns ; reset ; mult:MULT|prod[17]   ; clk      ;
; N/A                                     ; None                                                ; -3.115 ns ; reset ; mult:MULT|prod[20]   ; clk      ;
; N/A                                     ; None                                                ; -3.115 ns ; reset ; mult:MULT|prod[19]   ; clk      ;
; N/A                                     ; None                                                ; -3.120 ns ; reset ; mult:MULT|sub[63]    ; clk      ;
; N/A                                     ; None                                                ; -3.120 ns ; reset ; mult:MULT|sub[62]    ; clk      ;
; N/A                                     ; None                                                ; -3.121 ns ; reset ; mult:MULT|sub[40]    ; clk      ;
; N/A                                     ; None                                                ; -3.121 ns ; reset ; mult:MULT|add[40]    ; clk      ;
; N/A                                     ; None                                                ; -3.127 ns ; reset ; mult:MULT|add[61]    ; clk      ;
; N/A                                     ; None                                                ; -3.133 ns ; reset ; mult:MULT|low[27]    ; clk      ;
; N/A                                     ; None                                                ; -3.195 ns ; reset ; div:DIV|div_end      ; clk      ;
; N/A                                     ; None                                                ; -3.212 ns ; reset ; div:DIV|dividend[25] ; clk      ;
; N/A                                     ; None                                                ; -3.213 ns ; reset ; div:DIV|dividend[30] ; clk      ;
; N/A                                     ; None                                                ; -3.213 ns ; reset ; div:DIV|divisor[34]  ; clk      ;
; N/A                                     ; None                                                ; -3.216 ns ; reset ; div:DIV|dividend[27] ; clk      ;
; N/A                                     ; None                                                ; -3.217 ns ; reset ; div:DIV|dividend[24] ; clk      ;
; N/A                                     ; None                                                ; -3.219 ns ; reset ; div:DIV|dividend[28] ; clk      ;
; N/A                                     ; None                                                ; -3.222 ns ; reset ; div:DIV|dividend[29] ; clk      ;
; N/A                                     ; None                                                ; -3.223 ns ; reset ; div:DIV|dividend[26] ; clk      ;
; N/A                                     ; None                                                ; -3.235 ns ; reset ; mult:MULT|mult_end   ; clk      ;
; N/A                                     ; None                                                ; -3.238 ns ; reset ; mult:MULT|sub[54]    ; clk      ;
; N/A                                     ; None                                                ; -3.244 ns ; reset ; div:DIV|dividend[50] ; clk      ;
; N/A                                     ; None                                                ; -3.244 ns ; reset ; div:DIV|dividend[49] ; clk      ;
; N/A                                     ; None                                                ; -3.245 ns ; reset ; div:DIV|dividend[43] ; clk      ;
; N/A                                     ; None                                                ; -3.245 ns ; reset ; div:DIV|dividend[42] ; clk      ;
; N/A                                     ; None                                                ; -3.246 ns ; reset ; div:DIV|dividend[54] ; clk      ;
; N/A                                     ; None                                                ; -3.246 ns ; reset ; div:DIV|dividend[53] ; clk      ;
; N/A                                     ; None                                                ; -3.247 ns ; reset ; div:DIV|dividend[59] ; clk      ;
; N/A                                     ; None                                                ; -3.247 ns ; reset ; div:DIV|dividend[47] ; clk      ;
; N/A                                     ; None                                                ; -3.247 ns ; reset ; div:DIV|dividend[41] ; clk      ;
; N/A                                     ; None                                                ; -3.247 ns ; reset ; div:DIV|dividend[40] ; clk      ;
; N/A                                     ; None                                                ; -3.249 ns ; reset ; div:DIV|dividend[52] ; clk      ;
; N/A                                     ; None                                                ; -3.249 ns ; reset ; div:DIV|dividend[51] ; clk      ;
; N/A                                     ; None                                                ; -3.250 ns ; reset ; div:DIV|dividend[45] ; clk      ;
; N/A                                     ; None                                                ; -3.250 ns ; reset ; div:DIV|dividend[44] ; clk      ;
; N/A                                     ; None                                                ; -3.251 ns ; reset ; div:DIV|dividend[48] ; clk      ;
; N/A                                     ; None                                                ; -3.251 ns ; reset ; div:DIV|dividend[46] ; clk      ;
; N/A                                     ; None                                                ; -3.312 ns ; reset ; div:DIV|dividend[10] ; clk      ;
; N/A                                     ; None                                                ; -3.313 ns ; reset ; div:DIV|dividend[11] ; clk      ;
; N/A                                     ; None                                                ; -3.315 ns ; reset ; div:DIV|dividend[13] ; clk      ;
; N/A                                     ; None                                                ; -3.317 ns ; reset ; div:DIV|dividend[12] ; clk      ;
; N/A                                     ; None                                                ; -3.319 ns ; reset ; div:DIV|dividend[8]  ; clk      ;
; N/A                                     ; None                                                ; -3.320 ns ; reset ; div:DIV|dividend[9]  ; clk      ;
; N/A                                     ; None                                                ; -3.321 ns ; reset ; div:DIV|dividend[14] ; clk      ;
; N/A                                     ; None                                                ; -3.322 ns ; reset ; div:DIV|dividend[15] ; clk      ;
; N/A                                     ; None                                                ; -3.327 ns ; reset ; div:DIV|quotient[0]  ; clk      ;
; N/A                                     ; None                                                ; -3.367 ns ; reset ; mult:MULT|low[26]    ; clk      ;
; N/A                                     ; None                                                ; -3.368 ns ; reset ; mult:MULT|add[62]    ; clk      ;
; N/A                                     ; None                                                ; -3.406 ns ; reset ; div:DIV|high[22]     ; clk      ;
; N/A                                     ; None                                                ; -3.410 ns ; reset ; div:DIV|high[21]     ; clk      ;
; N/A                                     ; None                                                ; -3.413 ns ; reset ; div:DIV|high[20]     ; clk      ;
; N/A                                     ; None                                                ; -3.424 ns ; reset ; div:DIV|high[17]     ; clk      ;
; N/A                                     ; None                                                ; -3.424 ns ; reset ; div:DIV|high[19]     ; clk      ;
; N/A                                     ; None                                                ; -3.425 ns ; reset ; div:DIV|high[16]     ; clk      ;
; N/A                                     ; None                                                ; -3.427 ns ; reset ; div:DIV|high[18]     ; clk      ;
; N/A                                     ; None                                                ; -3.451 ns ; reset ; div:DIV|flag         ; clk      ;
; N/A                                     ; None                                                ; -3.460 ns ; reset ; mult:MULT|sub[42]    ; clk      ;
; N/A                                     ; None                                                ; -3.464 ns ; reset ; div:DIV|flagdiv      ; clk      ;
; N/A                                     ; None                                                ; -3.469 ns ; reset ; mult:MULT|low[30]    ; clk      ;
; N/A                                     ; None                                                ; -3.470 ns ; reset ; mult:MULT|sub[33]    ; clk      ;
; N/A                                     ; None                                                ; -3.471 ns ; reset ; mult:MULT|low[6]     ; clk      ;
; N/A                                     ; None                                                ; -3.472 ns ; reset ; mult:MULT|low[9]     ; clk      ;
; N/A                                     ; None                                                ; -3.473 ns ; reset ; mult:MULT|low[2]     ; clk      ;
; N/A                                     ; None                                                ; -3.475 ns ; reset ; mult:MULT|low[5]     ; clk      ;
; N/A                                     ; None                                                ; -3.475 ns ; reset ; mult:MULT|low[7]     ; clk      ;
; N/A                                     ; None                                                ; -3.476 ns ; reset ; mult:MULT|low[1]     ; clk      ;
; N/A                                     ; None                                                ; -3.478 ns ; reset ; mult:MULT|low[3]     ; clk      ;
; N/A                                     ; None                                                ; -3.479 ns ; reset ; mult:MULT|low[10]    ; clk      ;
; N/A                                     ; None                                                ; -3.484 ns ; reset ; mult:MULT|low[0]     ; clk      ;
; N/A                                     ; None                                                ; -3.517 ns ; reset ; div:DIV|high[29]     ; clk      ;
; N/A                                     ; None                                                ; -3.528 ns ; reset ; mult:MULT|sub[45]    ; clk      ;
; N/A                                     ; None                                                ; -3.541 ns ; reset ; mult:MULT|sub[44]    ; clk      ;
; N/A                                     ; None                                                ; -3.580 ns ; reset ; div:DIV|dividend[37] ; clk      ;
; N/A                                     ; None                                                ; -3.586 ns ; reset ; div:DIV|dividend[2]  ; clk      ;
; N/A                                     ; None                                                ; -3.587 ns ; reset ; div:DIV|dividend[3]  ; clk      ;
; N/A                                     ; None                                                ; -3.589 ns ; reset ; div:DIV|dividend[1]  ; clk      ;
; N/A                                     ; None                                                ; -3.591 ns ; reset ; div:DIV|dividend[0]  ; clk      ;
; N/A                                     ; None                                                ; -3.592 ns ; reset ; div:DIV|dividend[4]  ; clk      ;
; N/A                                     ; None                                                ; -3.595 ns ; reset ; div:DIV|dividend[5]  ; clk      ;
; N/A                                     ; None                                                ; -3.595 ns ; reset ; div:DIV|dividend[6]  ; clk      ;
; N/A                                     ; None                                                ; -3.596 ns ; reset ; div:DIV|dividend[7]  ; clk      ;
; N/A                                     ; None                                                ; -3.612 ns ; reset ; mult:MULT|cont[3]    ; clk      ;
; N/A                                     ; None                                                ; -3.612 ns ; reset ; mult:MULT|add[42]    ; clk      ;
; N/A                                     ; None                                                ; -3.619 ns ; reset ; mult:MULT|sub[41]    ; clk      ;
; N/A                                     ; None                                                ; -3.619 ns ; reset ; mult:MULT|add[41]    ; clk      ;
; N/A                                     ; None                                                ; -3.625 ns ; reset ; div:DIV|high[23]     ; clk      ;
; N/A                                     ; None                                                ; -3.628 ns ; reset ; mult:MULT|sub[34]    ; clk      ;
; N/A                                     ; None                                                ; -3.632 ns ; reset ; div:DIV|high[26]     ; clk      ;
; N/A                                     ; None                                                ; -3.632 ns ; reset ; div:DIV|high[24]     ; clk      ;
; N/A                                     ; None                                                ; -3.637 ns ; reset ; mult:MULT|sub[50]    ; clk      ;
; N/A                                     ; None                                                ; -3.640 ns ; reset ; mult:MULT|low[8]     ; clk      ;
; N/A                                     ; None                                                ; -3.642 ns ; reset ; div:DIV|high[8]      ; clk      ;
; N/A                                     ; None                                                ; -3.646 ns ; reset ; div:DIV|dividend[31] ; clk      ;
; N/A                                     ; None                                                ; -3.653 ns ; reset ; mult:MULT|add[50]    ; clk      ;
; N/A                                     ; None                                                ; -3.654 ns ; reset ; div:DIV|high[1]      ; clk      ;
; N/A                                     ; None                                                ; -3.654 ns ; reset ; mult:MULT|add[52]    ; clk      ;
; N/A                                     ; None                                                ; -3.657 ns ; reset ; div:DIV|high[27]     ; clk      ;
; N/A                                     ; None                                                ; -3.659 ns ; reset ; div:DIV|dividend[33] ; clk      ;
; N/A                                     ; None                                                ; -3.659 ns ; reset ; div:DIV|dividend[32] ; clk      ;
; N/A                                     ; None                                                ; -3.660 ns ; reset ; div:DIV|dividend[35] ; clk      ;
; N/A                                     ; None                                                ; -3.660 ns ; reset ; div:DIV|dividend[34] ; clk      ;
; N/A                                     ; None                                                ; -3.680 ns ; reset ; mult:MULT|low[4]     ; clk      ;
; N/A                                     ; None                                                ; -3.680 ns ; reset ; div:DIV|high[7]      ; clk      ;
; N/A                                     ; None                                                ; -3.697 ns ; reset ; div:DIV|high[6]      ; clk      ;
; N/A                                     ; None                                                ; -3.698 ns ; reset ; mult:MULT|add[45]    ; clk      ;
; N/A                                     ; None                                                ; -3.700 ns ; reset ; mult:MULT|add[44]    ; clk      ;
; N/A                                     ; None                                                ; -3.706 ns ; reset ; mult:MULT|low[25]    ; clk      ;
; N/A                                     ; None                                                ; -3.708 ns ; reset ; mult:MULT|sub[48]    ; clk      ;
; N/A                                     ; None                                                ; -3.710 ns ; reset ; mult:MULT|add[46]    ; clk      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;       ;                      ;          ;
+-----------------------------------------+-----------------------------------------------------+-----------+-------+----------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri May 17 20:41:51 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cpu -c cpu --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "control:ctrl|pcsrc[2]" is a latch
    Warning: Node "control:ctrl|pcsrc[0]" is a latch
    Warning: Node "control:ctrl|pcsrc[1]" is a latch
    Warning: Node "control:ctrl|alulogic[1]" is a latch
    Warning: Node "control:ctrl|pcwrite" is a latch
    Warning: Node "control:ctrl|pcwritecond" is a latch
    Warning: Node "control:ctrl|alulogic[0]" is a latch
    Warning: Node "control:ctrl|alusrcb[2]" is a latch
    Warning: Node "control:ctrl|aluoutwrite" is a latch
    Warning: Node "control:ctrl|irwrite" is a latch
    Warning: Node "control:ctrl|mdrwrite" is a latch
    Warning: Node "control:ctrl|epcwrite" is a latch
    Warning: Node "control:ctrl|aluop[1]" is a latch
    Warning: Node "control:ctrl|aluop[0]" is a latch
    Warning: Node "control:ctrl|aluop[2]" is a latch
    Warning: Node "control:ctrl|alusrca[1]" is a latch
    Warning: Node "control:ctrl|alusrca[0]" is a latch
    Warning: Node "control:ctrl|memrw" is a latch
    Warning: Node "control:ctrl|alusrcb[0]" is a latch
    Warning: Node "control:ctrl|alusrcb[1]" is a latch
    Warning: Node "control:ctrl|nextState[5]" is a latch
    Warning: Node "control:ctrl|nextState[4]" is a latch
    Warning: Node "control:ctrl|nextState[1]" is a latch
    Warning: Node "control:ctrl|nextState[2]" is a latch
    Warning: Node "control:ctrl|nextState[3]" is a latch
    Warning: Node "control:ctrl|nextState[0]" is a latch
    Warning: Node "control:ctrl|inccontrol" is a latch
    Warning: Node "control:ctrl|iord[1]" is a latch
    Warning: Node "control:ctrl|iord[0]" is a latch
    Warning: Node "control:ctrl|iord[2]" is a latch
    Warning: Node "control:ctrl|regwrite" is a latch
    Warning: Node "control:ctrl|dsrcontrol[1]" is a latch
    Warning: Node "control:ctrl|dlrcontrol[1]" is a latch
    Warning: Node "control:ctrl|memtoreg[1]" is a latch
    Warning: Node "control:ctrl|memtoreg[2]" is a latch
    Warning: Node "control:ctrl|memtoreg[0]" is a latch
    Warning: Node "control:ctrl|muxhigh" is a latch
    Warning: Node "control:ctrl|highwrite" is a latch
    Warning: Node "control:ctrl|regdest[0]" is a latch
    Warning: Node "control:ctrl|regdest[1]" is a latch
    Warning: Node "control:ctrl|dsrcontrol[0]" is a latch
    Warning: Node "control:ctrl|mloadab" is a latch
    Warning: Node "control:ctrl|dloadab" is a latch
    Warning: Node "control:ctrl|shiftcontrol[0]" is a latch
    Warning: Node "control:ctrl|shiftcontrol[2]" is a latch
    Warning: Node "control:ctrl|shiftcontrol[1]" is a latch
    Warning: Node "control:ctrl|shamtcontrol" is a latch
    Warning: Node "control:ctrl|dlrcontrol[0]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 40 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "control:ctrl|WideOr26~0" as buffer
    Info: Detected gated clock "control:ctrl|Mux5~4" as buffer
    Info: Detected gated clock "control:ctrl|Equal1~0" as buffer
    Info: Detected gated clock "control:ctrl|Mux5~5" as buffer
    Info: Detected gated clock "control:ctrl|Equal1~1" as buffer
    Info: Detected ripple clock "Instr_Reg:ir|Instr31_26[5]" as buffer
    Info: Detected gated clock "control:ctrl|WideOr28~0" as buffer
    Info: Detected ripple clock "Instr_Reg:ir|Instr31_26[3]" as buffer
    Info: Detected gated clock "control:ctrl|Mux5~6" as buffer
    Info: Detected ripple clock "Instr_Reg:ir|Instr31_26[0]" as buffer
    Info: Detected gated clock "control:ctrl|Mux6~2" as buffer
    Info: Detected ripple clock "Instr_Reg:ir|Instr31_26[2]" as buffer
    Info: Detected ripple clock "Instr_Reg:ir|Instr31_26[4]" as buffer
    Info: Detected ripple clock "Instr_Reg:ir|Instr31_26[1]" as buffer
    Info: Detected gated clock "control:ctrl|Mux5~3" as buffer
    Info: Detected gated clock "control:ctrl|Mux5~2" as buffer
    Info: Detected gated clock "control:ctrl|Mux5~8" as buffer
    Info: Detected gated clock "control:ctrl|Mux5~7" as buffer
    Info: Detected gated clock "control:ctrl|WideOr7~0" as buffer
    Info: Detected gated clock "control:ctrl|Decoder1~0" as buffer
    Info: Detected gated clock "control:ctrl|Mux5~1" as buffer
    Info: Detected gated clock "control:ctrl|Mux5~0" as buffer
    Info: Detected gated clock "control:ctrl|Mux11~0" as buffer
    Info: Detected gated clock "control:ctrl|WideOr84~1" as buffer
    Info: Detected ripple clock "Instr_Reg:ir|Instr15_0[5]" as buffer
    Info: Detected ripple clock "Instr_Reg:ir|Instr15_0[4]" as buffer
    Info: Detected ripple clock "Instr_Reg:ir|Instr15_0[3]" as buffer
    Info: Detected ripple clock "Instr_Reg:ir|Instr15_0[1]" as buffer
    Info: Detected gated clock "control:ctrl|Decoder2~10" as buffer
    Info: Detected ripple clock "Instr_Reg:ir|Instr15_0[2]" as buffer
    Info: Detected gated clock "control:ctrl|WideOr84~0" as buffer
    Info: Detected ripple clock "control:ctrl|state[0]" as buffer
    Info: Detected ripple clock "control:ctrl|state[3]" as buffer
    Info: Detected ripple clock "control:ctrl|state[2]" as buffer
    Info: Detected ripple clock "control:ctrl|state[1]" as buffer
    Info: Detected gated clock "control:ctrl|Decoder2~1" as buffer
    Info: Detected gated clock "control:ctrl|Mux6~0" as buffer
    Info: Detected ripple clock "control:ctrl|state[4]" as buffer
    Info: Detected ripple clock "control:ctrl|state[5]" as buffer
    Info: Detected ripple clock "Instr_Reg:ir|Instr15_0[0]" as buffer
Info: Clock "clk" has Internal fmax of 45.88 MHz between source register "control:ctrl|alusrca[0]" and destination register "control:ctrl|nextState[5]" (period= 21.794 ns)
    Info: + Longest register to register delay is 8.749 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X11_Y12_N22; Fanout = 34; REG Node = 'control:ctrl|alusrca[0]'
        Info: 2: + IC(0.435 ns) + CELL(0.366 ns) = 0.801 ns; Loc. = LCCOMB_X11_Y12_N10; Fanout = 3; COMB Node = 'mux32_4x1:mux_alusrca|out[0]~0'
        Info: 3: + IC(0.335 ns) + CELL(0.053 ns) = 1.189 ns; Loc. = LCCOMB_X10_Y12_N20; Fanout = 3; COMB Node = 'Ula32:alu|carry_temp[0]~1'
        Info: 4: + IC(0.528 ns) + CELL(0.225 ns) = 1.942 ns; Loc. = LCCOMB_X11_Y12_N4; Fanout = 1; COMB Node = 'Ula32:alu|carry_temp[4]~39'
        Info: 5: + IC(0.205 ns) + CELL(0.053 ns) = 2.200 ns; Loc. = LCCOMB_X11_Y12_N12; Fanout = 2; COMB Node = 'Ula32:alu|carry_temp[4]~4'
        Info: 6: + IC(0.322 ns) + CELL(0.225 ns) = 2.747 ns; Loc. = LCCOMB_X10_Y12_N24; Fanout = 5; COMB Node = 'Ula32:alu|carry_temp[5]~6'
        Info: 7: + IC(0.311 ns) + CELL(0.053 ns) = 3.111 ns; Loc. = LCCOMB_X10_Y12_N12; Fanout = 1; COMB Node = 'Ula32:alu|carry_temp[7]~40'
        Info: 8: + IC(0.207 ns) + CELL(0.225 ns) = 3.543 ns; Loc. = LCCOMB_X10_Y12_N16; Fanout = 4; COMB Node = 'Ula32:alu|carry_temp[7]~42'
        Info: 9: + IC(0.219 ns) + CELL(0.053 ns) = 3.815 ns; Loc. = LCCOMB_X10_Y12_N28; Fanout = 4; COMB Node = 'Ula32:alu|carry_temp[9]~7'
        Info: 10: + IC(0.594 ns) + CELL(0.053 ns) = 4.462 ns; Loc. = LCCOMB_X10_Y10_N4; Fanout = 4; COMB Node = 'Ula32:alu|carry_temp[11]~8'
        Info: 11: + IC(0.217 ns) + CELL(0.053 ns) = 4.732 ns; Loc. = LCCOMB_X10_Y10_N10; Fanout = 4; COMB Node = 'Ula32:alu|carry_temp[13]~9'
        Info: 12: + IC(0.214 ns) + CELL(0.053 ns) = 4.999 ns; Loc. = LCCOMB_X10_Y10_N30; Fanout = 4; COMB Node = 'Ula32:alu|carry_temp[15]~10'
        Info: 13: + IC(0.211 ns) + CELL(0.053 ns) = 5.263 ns; Loc. = LCCOMB_X10_Y10_N16; Fanout = 4; COMB Node = 'Ula32:alu|carry_temp[17]~11'
        Info: 14: + IC(0.215 ns) + CELL(0.053 ns) = 5.531 ns; Loc. = LCCOMB_X10_Y10_N20; Fanout = 4; COMB Node = 'Ula32:alu|carry_temp[19]~12'
        Info: 15: + IC(0.208 ns) + CELL(0.053 ns) = 5.792 ns; Loc. = LCCOMB_X10_Y10_N26; Fanout = 4; COMB Node = 'Ula32:alu|carry_temp[21]~13'
        Info: 16: + IC(0.508 ns) + CELL(0.053 ns) = 6.353 ns; Loc. = LCCOMB_X6_Y10_N30; Fanout = 4; COMB Node = 'Ula32:alu|carry_temp[23]~14'
        Info: 17: + IC(0.212 ns) + CELL(0.053 ns) = 6.618 ns; Loc. = LCCOMB_X6_Y10_N26; Fanout = 4; COMB Node = 'Ula32:alu|carry_temp[25]~15'
        Info: 18: + IC(0.214 ns) + CELL(0.053 ns) = 6.885 ns; Loc. = LCCOMB_X6_Y10_N14; Fanout = 4; COMB Node = 'Ula32:alu|carry_temp[27]~16'
        Info: 19: + IC(0.216 ns) + CELL(0.053 ns) = 7.154 ns; Loc. = LCCOMB_X6_Y10_N0; Fanout = 7; COMB Node = 'Ula32:alu|carry_temp[29]~17'
        Info: 20: + IC(0.259 ns) + CELL(0.053 ns) = 7.466 ns; Loc. = LCCOMB_X6_Y10_N12; Fanout = 3; COMB Node = 'Ula32:alu|carry_temp[30]~18'
        Info: 21: + IC(0.259 ns) + CELL(0.228 ns) = 7.953 ns; Loc. = LCCOMB_X6_Y10_N16; Fanout = 2; COMB Node = 'control:ctrl|Mux6~41'
        Info: 22: + IC(0.222 ns) + CELL(0.053 ns) = 8.228 ns; Loc. = LCCOMB_X6_Y10_N4; Fanout = 1; COMB Node = 'control:ctrl|Mux0~0'
        Info: 23: + IC(0.210 ns) + CELL(0.053 ns) = 8.491 ns; Loc. = LCCOMB_X6_Y10_N20; Fanout = 1; COMB Node = 'control:ctrl|Mux0~4'
        Info: 24: + IC(0.205 ns) + CELL(0.053 ns) = 8.749 ns; Loc. = LCCOMB_X6_Y10_N28; Fanout = 1; REG Node = 'control:ctrl|nextState[5]'
        Info: Total cell delay = 2.223 ns ( 25.41 % )
        Info: Total interconnect delay = 6.526 ns ( 74.59 % )
    Info: - Smallest clock skew is -1.287 ns
        Info: + Shortest clock path from clock "clk" to destination register is 5.028 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 19; CLK Node = 'clk'
            Info: 2: + IC(0.804 ns) + CELL(0.712 ns) = 2.370 ns; Loc. = LCFF_X5_Y10_N29; Fanout = 77; REG Node = 'control:ctrl|state[0]'
            Info: 3: + IC(0.625 ns) + CELL(0.053 ns) = 3.048 ns; Loc. = LCCOMB_X6_Y9_N8; Fanout = 2; COMB Node = 'control:ctrl|Mux11~0'
            Info: 4: + IC(0.262 ns) + CELL(0.378 ns) = 3.688 ns; Loc. = LCCOMB_X6_Y9_N6; Fanout = 1; COMB Node = 'control:ctrl|Mux11~1'
            Info: 5: + IC(1.115 ns) + CELL(0.225 ns) = 5.028 ns; Loc. = LCCOMB_X6_Y10_N28; Fanout = 1; REG Node = 'control:ctrl|nextState[5]'
            Info: Total cell delay = 2.222 ns ( 44.19 % )
            Info: Total interconnect delay = 2.806 ns ( 55.81 % )
        Info: - Longest clock path from clock "clk" to source register is 6.315 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 19; CLK Node = 'clk'
            Info: 2: + IC(0.932 ns) + CELL(0.712 ns) = 2.498 ns; Loc. = LCFF_X6_Y10_N19; Fanout = 57; REG Node = 'control:ctrl|state[5]'
            Info: 3: + IC(0.692 ns) + CELL(0.366 ns) = 3.556 ns; Loc. = LCCOMB_X6_Y11_N4; Fanout = 2; COMB Node = 'control:ctrl|WideOr84~0'
            Info: 4: + IC(0.247 ns) + CELL(0.228 ns) = 4.031 ns; Loc. = LCCOMB_X6_Y11_N14; Fanout = 1; COMB Node = 'control:ctrl|Decoder2~0'
            Info: 5: + IC(1.305 ns) + CELL(0.000 ns) = 5.336 ns; Loc. = CLKCTRL_G0; Fanout = 42; COMB Node = 'control:ctrl|Decoder2~0clkctrl'
            Info: 6: + IC(0.926 ns) + CELL(0.053 ns) = 6.315 ns; Loc. = LCCOMB_X11_Y12_N22; Fanout = 34; REG Node = 'control:ctrl|alusrca[0]'
            Info: Total cell delay = 2.213 ns ( 35.04 % )
            Info: Total interconnect delay = 4.102 ns ( 64.96 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.861 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "control:ctrl|state[4]" and destination pin or register "control:ctrl|nextState[4]" for clock "clk" (Hold time is 5.179 ns)
    Info: + Largest clock skew is 5.911 ns
        Info: + Longest clock path from clock "clk" to destination register is 8.529 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 19; CLK Node = 'clk'
            Info: 2: + IC(1.219 ns) + CELL(0.712 ns) = 2.785 ns; Loc. = LCFF_X6_Y12_N21; Fanout = 18; REG Node = 'Instr_Reg:ir|Instr15_0[0]'
            Info: 3: + IC(0.627 ns) + CELL(0.228 ns) = 3.640 ns; Loc. = LCCOMB_X9_Y12_N16; Fanout = 1; COMB Node = 'control:ctrl|WideOr26~0'
            Info: 4: + IC(0.517 ns) + CELL(0.225 ns) = 4.382 ns; Loc. = LCCOMB_X7_Y12_N8; Fanout = 1; COMB Node = 'control:ctrl|Mux5~5'
            Info: 5: + IC(0.674 ns) + CELL(0.228 ns) = 5.284 ns; Loc. = LCCOMB_X6_Y9_N24; Fanout = 1; COMB Node = 'control:ctrl|Mux5~6'
            Info: 6: + IC(0.236 ns) + CELL(0.272 ns) = 5.792 ns; Loc. = LCCOMB_X6_Y9_N20; Fanout = 2; COMB Node = 'control:ctrl|Mux5~7'
            Info: 7: + IC(0.215 ns) + CELL(0.053 ns) = 6.060 ns; Loc. = LCCOMB_X6_Y9_N4; Fanout = 1; COMB Node = 'control:ctrl|Mux5~8'
            Info: 8: + IC(1.286 ns) + CELL(0.000 ns) = 7.346 ns; Loc. = CLKCTRL_G2; Fanout = 5; COMB Node = 'control:ctrl|Mux5~8clkctrl'
            Info: 9: + IC(0.955 ns) + CELL(0.228 ns) = 8.529 ns; Loc. = LCCOMB_X7_Y11_N28; Fanout = 1; REG Node = 'control:ctrl|nextState[4]'
            Info: Total cell delay = 2.800 ns ( 32.83 % )
            Info: Total interconnect delay = 5.729 ns ( 67.17 % )
        Info: - Shortest clock path from clock "clk" to source register is 2.618 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 19; CLK Node = 'clk'
            Info: 2: + IC(1.146 ns) + CELL(0.618 ns) = 2.618 ns; Loc. = LCFF_X7_Y11_N9; Fanout = 55; REG Node = 'control:ctrl|state[4]'
            Info: Total cell delay = 1.472 ns ( 56.23 % )
            Info: Total interconnect delay = 1.146 ns ( 43.77 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.638 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y11_N9; Fanout = 55; REG Node = 'control:ctrl|state[4]'
        Info: 2: + IC(0.233 ns) + CELL(0.154 ns) = 0.387 ns; Loc. = LCCOMB_X7_Y11_N4; Fanout = 1; COMB Node = 'control:ctrl|Mux1~4'
        Info: 3: + IC(0.198 ns) + CELL(0.053 ns) = 0.638 ns; Loc. = LCCOMB_X7_Y11_N28; Fanout = 1; REG Node = 'control:ctrl|nextState[4]'
        Info: Total cell delay = 0.207 ns ( 32.45 % )
        Info: Total interconnect delay = 0.431 ns ( 67.55 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "div:DIV|high[30]" (data pin = "reset", clock pin = "clk") is 11.425 ns
    Info: + Longest pin to register delay is 13.796 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 704; PIN Node = 'reset'
        Info: 2: + IC(5.047 ns) + CELL(0.545 ns) = 6.456 ns; Loc. = LCCOMB_X10_Y21_N18; Fanout = 2; COMB Node = 'div:DIV|Add2~6'
        Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 6.491 ns; Loc. = LCCOMB_X10_Y21_N20; Fanout = 2; COMB Node = 'div:DIV|Add2~10'
        Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 6.526 ns; Loc. = LCCOMB_X10_Y21_N22; Fanout = 2; COMB Node = 'div:DIV|Add2~14'
        Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 6.561 ns; Loc. = LCCOMB_X10_Y21_N24; Fanout = 2; COMB Node = 'div:DIV|Add2~18'
        Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 6.596 ns; Loc. = LCCOMB_X10_Y21_N26; Fanout = 2; COMB Node = 'div:DIV|Add2~22'
        Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 6.631 ns; Loc. = LCCOMB_X10_Y21_N28; Fanout = 2; COMB Node = 'div:DIV|Add2~26'
        Info: 8: + IC(0.000 ns) + CELL(0.168 ns) = 6.799 ns; Loc. = LCCOMB_X10_Y21_N30; Fanout = 2; COMB Node = 'div:DIV|Add2~30'
        Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 6.834 ns; Loc. = LCCOMB_X10_Y20_N0; Fanout = 2; COMB Node = 'div:DIV|Add2~34'
        Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 6.869 ns; Loc. = LCCOMB_X10_Y20_N2; Fanout = 2; COMB Node = 'div:DIV|Add2~38'
        Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 6.904 ns; Loc. = LCCOMB_X10_Y20_N4; Fanout = 2; COMB Node = 'div:DIV|Add2~42'
        Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 6.939 ns; Loc. = LCCOMB_X10_Y20_N6; Fanout = 2; COMB Node = 'div:DIV|Add2~46'
        Info: 13: + IC(0.000 ns) + CELL(0.035 ns) = 6.974 ns; Loc. = LCCOMB_X10_Y20_N8; Fanout = 2; COMB Node = 'div:DIV|Add2~50'
        Info: 14: + IC(0.000 ns) + CELL(0.035 ns) = 7.009 ns; Loc. = LCCOMB_X10_Y20_N10; Fanout = 2; COMB Node = 'div:DIV|Add2~54'
        Info: 15: + IC(0.000 ns) + CELL(0.035 ns) = 7.044 ns; Loc. = LCCOMB_X10_Y20_N12; Fanout = 2; COMB Node = 'div:DIV|Add2~58'
        Info: 16: + IC(0.000 ns) + CELL(0.124 ns) = 7.168 ns; Loc. = LCCOMB_X10_Y20_N14; Fanout = 2; COMB Node = 'div:DIV|Add2~62'
        Info: 17: + IC(0.000 ns) + CELL(0.035 ns) = 7.203 ns; Loc. = LCCOMB_X10_Y20_N16; Fanout = 2; COMB Node = 'div:DIV|Add2~66'
        Info: 18: + IC(0.000 ns) + CELL(0.035 ns) = 7.238 ns; Loc. = LCCOMB_X10_Y20_N18; Fanout = 2; COMB Node = 'div:DIV|Add2~70'
        Info: 19: + IC(0.000 ns) + CELL(0.035 ns) = 7.273 ns; Loc. = LCCOMB_X10_Y20_N20; Fanout = 2; COMB Node = 'div:DIV|Add2~74'
        Info: 20: + IC(0.000 ns) + CELL(0.035 ns) = 7.308 ns; Loc. = LCCOMB_X10_Y20_N22; Fanout = 2; COMB Node = 'div:DIV|Add2~78'
        Info: 21: + IC(0.000 ns) + CELL(0.035 ns) = 7.343 ns; Loc. = LCCOMB_X10_Y20_N24; Fanout = 2; COMB Node = 'div:DIV|Add2~82'
        Info: 22: + IC(0.000 ns) + CELL(0.035 ns) = 7.378 ns; Loc. = LCCOMB_X10_Y20_N26; Fanout = 2; COMB Node = 'div:DIV|Add2~86'
        Info: 23: + IC(0.000 ns) + CELL(0.035 ns) = 7.413 ns; Loc. = LCCOMB_X10_Y20_N28; Fanout = 2; COMB Node = 'div:DIV|Add2~90'
        Info: 24: + IC(0.000 ns) + CELL(0.168 ns) = 7.581 ns; Loc. = LCCOMB_X10_Y20_N30; Fanout = 2; COMB Node = 'div:DIV|Add2~94'
        Info: 25: + IC(0.000 ns) + CELL(0.035 ns) = 7.616 ns; Loc. = LCCOMB_X10_Y19_N0; Fanout = 2; COMB Node = 'div:DIV|Add2~98'
        Info: 26: + IC(0.000 ns) + CELL(0.035 ns) = 7.651 ns; Loc. = LCCOMB_X10_Y19_N2; Fanout = 2; COMB Node = 'div:DIV|Add2~102'
        Info: 27: + IC(0.000 ns) + CELL(0.035 ns) = 7.686 ns; Loc. = LCCOMB_X10_Y19_N4; Fanout = 2; COMB Node = 'div:DIV|Add2~106'
        Info: 28: + IC(0.000 ns) + CELL(0.035 ns) = 7.721 ns; Loc. = LCCOMB_X10_Y19_N6; Fanout = 2; COMB Node = 'div:DIV|Add2~110'
        Info: 29: + IC(0.000 ns) + CELL(0.035 ns) = 7.756 ns; Loc. = LCCOMB_X10_Y19_N8; Fanout = 2; COMB Node = 'div:DIV|Add2~114'
        Info: 30: + IC(0.000 ns) + CELL(0.035 ns) = 7.791 ns; Loc. = LCCOMB_X10_Y19_N10; Fanout = 2; COMB Node = 'div:DIV|Add2~118'
        Info: 31: + IC(0.000 ns) + CELL(0.035 ns) = 7.826 ns; Loc. = LCCOMB_X10_Y19_N12; Fanout = 2; COMB Node = 'div:DIV|Add2~122'
        Info: 32: + IC(0.000 ns) + CELL(0.124 ns) = 7.950 ns; Loc. = LCCOMB_X10_Y19_N14; Fanout = 2; COMB Node = 'div:DIV|Add2~126'
        Info: 33: + IC(0.000 ns) + CELL(0.035 ns) = 7.985 ns; Loc. = LCCOMB_X10_Y19_N16; Fanout = 2; COMB Node = 'div:DIV|Add2~130'
        Info: 34: + IC(0.000 ns) + CELL(0.035 ns) = 8.020 ns; Loc. = LCCOMB_X10_Y19_N18; Fanout = 2; COMB Node = 'div:DIV|Add2~134'
        Info: 35: + IC(0.000 ns) + CELL(0.035 ns) = 8.055 ns; Loc. = LCCOMB_X10_Y19_N20; Fanout = 2; COMB Node = 'div:DIV|Add2~138'
        Info: 36: + IC(0.000 ns) + CELL(0.035 ns) = 8.090 ns; Loc. = LCCOMB_X10_Y19_N22; Fanout = 2; COMB Node = 'div:DIV|Add2~142'
        Info: 37: + IC(0.000 ns) + CELL(0.035 ns) = 8.125 ns; Loc. = LCCOMB_X10_Y19_N24; Fanout = 2; COMB Node = 'div:DIV|Add2~146'
        Info: 38: + IC(0.000 ns) + CELL(0.035 ns) = 8.160 ns; Loc. = LCCOMB_X10_Y19_N26; Fanout = 2; COMB Node = 'div:DIV|Add2~150'
        Info: 39: + IC(0.000 ns) + CELL(0.035 ns) = 8.195 ns; Loc. = LCCOMB_X10_Y19_N28; Fanout = 2; COMB Node = 'div:DIV|Add2~154'
        Info: 40: + IC(0.000 ns) + CELL(0.168 ns) = 8.363 ns; Loc. = LCCOMB_X10_Y19_N30; Fanout = 2; COMB Node = 'div:DIV|Add2~158'
        Info: 41: + IC(0.000 ns) + CELL(0.035 ns) = 8.398 ns; Loc. = LCCOMB_X10_Y18_N0; Fanout = 2; COMB Node = 'div:DIV|Add2~162'
        Info: 42: + IC(0.000 ns) + CELL(0.035 ns) = 8.433 ns; Loc. = LCCOMB_X10_Y18_N2; Fanout = 2; COMB Node = 'div:DIV|Add2~166'
        Info: 43: + IC(0.000 ns) + CELL(0.035 ns) = 8.468 ns; Loc. = LCCOMB_X10_Y18_N4; Fanout = 2; COMB Node = 'div:DIV|Add2~170'
        Info: 44: + IC(0.000 ns) + CELL(0.035 ns) = 8.503 ns; Loc. = LCCOMB_X10_Y18_N6; Fanout = 2; COMB Node = 'div:DIV|Add2~174'
        Info: 45: + IC(0.000 ns) + CELL(0.035 ns) = 8.538 ns; Loc. = LCCOMB_X10_Y18_N8; Fanout = 2; COMB Node = 'div:DIV|Add2~178'
        Info: 46: + IC(0.000 ns) + CELL(0.035 ns) = 8.573 ns; Loc. = LCCOMB_X10_Y18_N10; Fanout = 2; COMB Node = 'div:DIV|Add2~182'
        Info: 47: + IC(0.000 ns) + CELL(0.035 ns) = 8.608 ns; Loc. = LCCOMB_X10_Y18_N12; Fanout = 2; COMB Node = 'div:DIV|Add2~186'
        Info: 48: + IC(0.000 ns) + CELL(0.124 ns) = 8.732 ns; Loc. = LCCOMB_X10_Y18_N14; Fanout = 2; COMB Node = 'div:DIV|Add2~190'
        Info: 49: + IC(0.000 ns) + CELL(0.035 ns) = 8.767 ns; Loc. = LCCOMB_X10_Y18_N16; Fanout = 2; COMB Node = 'div:DIV|Add2~194'
        Info: 50: + IC(0.000 ns) + CELL(0.035 ns) = 8.802 ns; Loc. = LCCOMB_X10_Y18_N18; Fanout = 2; COMB Node = 'div:DIV|Add2~198'
        Info: 51: + IC(0.000 ns) + CELL(0.035 ns) = 8.837 ns; Loc. = LCCOMB_X10_Y18_N20; Fanout = 2; COMB Node = 'div:DIV|Add2~202'
        Info: 52: + IC(0.000 ns) + CELL(0.035 ns) = 8.872 ns; Loc. = LCCOMB_X10_Y18_N22; Fanout = 2; COMB Node = 'div:DIV|Add2~206'
        Info: 53: + IC(0.000 ns) + CELL(0.035 ns) = 8.907 ns; Loc. = LCCOMB_X10_Y18_N24; Fanout = 2; COMB Node = 'div:DIV|Add2~210'
        Info: 54: + IC(0.000 ns) + CELL(0.035 ns) = 8.942 ns; Loc. = LCCOMB_X10_Y18_N26; Fanout = 2; COMB Node = 'div:DIV|Add2~214'
        Info: 55: + IC(0.000 ns) + CELL(0.035 ns) = 8.977 ns; Loc. = LCCOMB_X10_Y18_N28; Fanout = 2; COMB Node = 'div:DIV|Add2~218'
        Info: 56: + IC(0.000 ns) + CELL(0.168 ns) = 9.145 ns; Loc. = LCCOMB_X10_Y18_N30; Fanout = 2; COMB Node = 'div:DIV|Add2~222'
        Info: 57: + IC(0.000 ns) + CELL(0.035 ns) = 9.180 ns; Loc. = LCCOMB_X10_Y17_N0; Fanout = 2; COMB Node = 'div:DIV|Add2~226'
        Info: 58: + IC(0.000 ns) + CELL(0.035 ns) = 9.215 ns; Loc. = LCCOMB_X10_Y17_N2; Fanout = 2; COMB Node = 'div:DIV|Add2~230'
        Info: 59: + IC(0.000 ns) + CELL(0.035 ns) = 9.250 ns; Loc. = LCCOMB_X10_Y17_N4; Fanout = 2; COMB Node = 'div:DIV|Add2~234'
        Info: 60: + IC(0.000 ns) + CELL(0.035 ns) = 9.285 ns; Loc. = LCCOMB_X10_Y17_N6; Fanout = 2; COMB Node = 'div:DIV|Add2~238'
        Info: 61: + IC(0.000 ns) + CELL(0.035 ns) = 9.320 ns; Loc. = LCCOMB_X10_Y17_N8; Fanout = 2; COMB Node = 'div:DIV|Add2~242'
        Info: 62: + IC(0.000 ns) + CELL(0.035 ns) = 9.355 ns; Loc. = LCCOMB_X10_Y17_N10; Fanout = 2; COMB Node = 'div:DIV|Add2~246'
        Info: 63: + IC(0.000 ns) + CELL(0.035 ns) = 9.390 ns; Loc. = LCCOMB_X10_Y17_N12; Fanout = 2; COMB Node = 'div:DIV|Add2~250'
        Info: 64: + IC(0.000 ns) + CELL(0.124 ns) = 9.514 ns; Loc. = LCCOMB_X10_Y17_N14; Fanout = 1; COMB Node = 'div:DIV|Add2~254'
        Info: 65: + IC(0.000 ns) + CELL(0.125 ns) = 9.639 ns; Loc. = LCCOMB_X10_Y17_N16; Fanout = 161; COMB Node = 'div:DIV|Add2~257'
        Info: 66: + IC(1.235 ns) + CELL(0.516 ns) = 11.390 ns; Loc. = LCCOMB_X14_Y21_N0; Fanout = 2; COMB Node = 'div:DIV|Add5~2'
        Info: 67: + IC(0.000 ns) + CELL(0.035 ns) = 11.425 ns; Loc. = LCCOMB_X14_Y21_N2; Fanout = 2; COMB Node = 'div:DIV|Add5~6'
        Info: 68: + IC(0.000 ns) + CELL(0.035 ns) = 11.460 ns; Loc. = LCCOMB_X14_Y21_N4; Fanout = 2; COMB Node = 'div:DIV|Add5~10'
        Info: 69: + IC(0.000 ns) + CELL(0.035 ns) = 11.495 ns; Loc. = LCCOMB_X14_Y21_N6; Fanout = 2; COMB Node = 'div:DIV|Add5~14'
        Info: 70: + IC(0.000 ns) + CELL(0.035 ns) = 11.530 ns; Loc. = LCCOMB_X14_Y21_N8; Fanout = 2; COMB Node = 'div:DIV|Add5~18'
        Info: 71: + IC(0.000 ns) + CELL(0.035 ns) = 11.565 ns; Loc. = LCCOMB_X14_Y21_N10; Fanout = 2; COMB Node = 'div:DIV|Add5~22'
        Info: 72: + IC(0.000 ns) + CELL(0.035 ns) = 11.600 ns; Loc. = LCCOMB_X14_Y21_N12; Fanout = 2; COMB Node = 'div:DIV|Add5~26'
        Info: 73: + IC(0.000 ns) + CELL(0.096 ns) = 11.696 ns; Loc. = LCCOMB_X14_Y21_N14; Fanout = 2; COMB Node = 'div:DIV|Add5~30'
        Info: 74: + IC(0.000 ns) + CELL(0.035 ns) = 11.731 ns; Loc. = LCCOMB_X14_Y21_N16; Fanout = 2; COMB Node = 'div:DIV|Add5~34'
        Info: 75: + IC(0.000 ns) + CELL(0.035 ns) = 11.766 ns; Loc. = LCCOMB_X14_Y21_N18; Fanout = 2; COMB Node = 'div:DIV|Add5~38'
        Info: 76: + IC(0.000 ns) + CELL(0.035 ns) = 11.801 ns; Loc. = LCCOMB_X14_Y21_N20; Fanout = 2; COMB Node = 'div:DIV|Add5~42'
        Info: 77: + IC(0.000 ns) + CELL(0.035 ns) = 11.836 ns; Loc. = LCCOMB_X14_Y21_N22; Fanout = 2; COMB Node = 'div:DIV|Add5~46'
        Info: 78: + IC(0.000 ns) + CELL(0.035 ns) = 11.871 ns; Loc. = LCCOMB_X14_Y21_N24; Fanout = 2; COMB Node = 'div:DIV|Add5~50'
        Info: 79: + IC(0.000 ns) + CELL(0.035 ns) = 11.906 ns; Loc. = LCCOMB_X14_Y21_N26; Fanout = 2; COMB Node = 'div:DIV|Add5~54'
        Info: 80: + IC(0.000 ns) + CELL(0.035 ns) = 11.941 ns; Loc. = LCCOMB_X14_Y21_N28; Fanout = 2; COMB Node = 'div:DIV|Add5~58'
        Info: 81: + IC(0.000 ns) + CELL(0.200 ns) = 12.141 ns; Loc. = LCCOMB_X14_Y21_N30; Fanout = 2; COMB Node = 'div:DIV|Add5~62'
        Info: 82: + IC(0.000 ns) + CELL(0.035 ns) = 12.176 ns; Loc. = LCCOMB_X14_Y20_N0; Fanout = 2; COMB Node = 'div:DIV|Add5~66'
        Info: 83: + IC(0.000 ns) + CELL(0.035 ns) = 12.211 ns; Loc. = LCCOMB_X14_Y20_N2; Fanout = 2; COMB Node = 'div:DIV|Add5~70'
        Info: 84: + IC(0.000 ns) + CELL(0.035 ns) = 12.246 ns; Loc. = LCCOMB_X14_Y20_N4; Fanout = 2; COMB Node = 'div:DIV|Add5~74'
        Info: 85: + IC(0.000 ns) + CELL(0.035 ns) = 12.281 ns; Loc. = LCCOMB_X14_Y20_N6; Fanout = 2; COMB Node = 'div:DIV|Add5~78'
        Info: 86: + IC(0.000 ns) + CELL(0.035 ns) = 12.316 ns; Loc. = LCCOMB_X14_Y20_N8; Fanout = 2; COMB Node = 'div:DIV|Add5~82'
        Info: 87: + IC(0.000 ns) + CELL(0.035 ns) = 12.351 ns; Loc. = LCCOMB_X14_Y20_N10; Fanout = 2; COMB Node = 'div:DIV|Add5~86'
        Info: 88: + IC(0.000 ns) + CELL(0.035 ns) = 12.386 ns; Loc. = LCCOMB_X14_Y20_N12; Fanout = 2; COMB Node = 'div:DIV|Add5~90'
        Info: 89: + IC(0.000 ns) + CELL(0.096 ns) = 12.482 ns; Loc. = LCCOMB_X14_Y20_N14; Fanout = 2; COMB Node = 'div:DIV|Add5~94'
        Info: 90: + IC(0.000 ns) + CELL(0.035 ns) = 12.517 ns; Loc. = LCCOMB_X14_Y20_N16; Fanout = 2; COMB Node = 'div:DIV|Add5~98'
        Info: 91: + IC(0.000 ns) + CELL(0.035 ns) = 12.552 ns; Loc. = LCCOMB_X14_Y20_N18; Fanout = 2; COMB Node = 'div:DIV|Add5~102'
        Info: 92: + IC(0.000 ns) + CELL(0.035 ns) = 12.587 ns; Loc. = LCCOMB_X14_Y20_N20; Fanout = 2; COMB Node = 'div:DIV|Add5~106'
        Info: 93: + IC(0.000 ns) + CELL(0.035 ns) = 12.622 ns; Loc. = LCCOMB_X14_Y20_N22; Fanout = 2; COMB Node = 'div:DIV|Add5~110'
        Info: 94: + IC(0.000 ns) + CELL(0.035 ns) = 12.657 ns; Loc. = LCCOMB_X14_Y20_N24; Fanout = 2; COMB Node = 'div:DIV|Add5~114'
        Info: 95: + IC(0.000 ns) + CELL(0.035 ns) = 12.692 ns; Loc. = LCCOMB_X14_Y20_N26; Fanout = 2; COMB Node = 'div:DIV|Add5~118'
        Info: 96: + IC(0.000 ns) + CELL(0.125 ns) = 12.817 ns; Loc. = LCCOMB_X14_Y20_N28; Fanout = 1; COMB Node = 'div:DIV|Add5~121'
        Info: 97: + IC(0.599 ns) + CELL(0.225 ns) = 13.641 ns; Loc. = LCCOMB_X15_Y21_N28; Fanout = 1; COMB Node = 'div:DIV|high[30]~feeder'
        Info: 98: + IC(0.000 ns) + CELL(0.155 ns) = 13.796 ns; Loc. = LCFF_X15_Y21_N29; Fanout = 1; REG Node = 'div:DIV|high[30]'
        Info: Total cell delay = 6.915 ns ( 50.12 % )
        Info: Total interconnect delay = 6.881 ns ( 49.88 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.461 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 19; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1953; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.646 ns) + CELL(0.618 ns) = 2.461 ns; Loc. = LCFF_X15_Y21_N29; Fanout = 1; REG Node = 'div:DIV|high[30]'
        Info: Total cell delay = 1.472 ns ( 59.81 % )
        Info: Total interconnect delay = 0.989 ns ( 40.19 % )
Info: tco from clock "clk" to destination pin "mem_adress_in[12]" through register "control:ctrl|iord[0]" is 13.893 ns
    Info: + Longest clock path from clock "clk" to source register is 6.292 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 19; CLK Node = 'clk'
        Info: 2: + IC(0.932 ns) + CELL(0.712 ns) = 2.498 ns; Loc. = LCFF_X6_Y10_N19; Fanout = 57; REG Node = 'control:ctrl|state[5]'
        Info: 3: + IC(0.692 ns) + CELL(0.366 ns) = 3.556 ns; Loc. = LCCOMB_X6_Y11_N4; Fanout = 2; COMB Node = 'control:ctrl|WideOr84~0'
        Info: 4: + IC(0.247 ns) + CELL(0.228 ns) = 4.031 ns; Loc. = LCCOMB_X6_Y11_N14; Fanout = 1; COMB Node = 'control:ctrl|Decoder2~0'
        Info: 5: + IC(1.305 ns) + CELL(0.000 ns) = 5.336 ns; Loc. = CLKCTRL_G0; Fanout = 42; COMB Node = 'control:ctrl|Decoder2~0clkctrl'
        Info: 6: + IC(0.903 ns) + CELL(0.053 ns) = 6.292 ns; Loc. = LCCOMB_X6_Y9_N28; Fanout = 11; REG Node = 'control:ctrl|iord[0]'
        Info: Total cell delay = 2.213 ns ( 35.17 % )
        Info: Total interconnect delay = 4.079 ns ( 64.83 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 7.601 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X6_Y9_N28; Fanout = 11; REG Node = 'control:ctrl|iord[0]'
        Info: 2: + IC(1.097 ns) + CELL(0.228 ns) = 1.325 ns; Loc. = LCCOMB_X14_Y12_N10; Fanout = 17; COMB Node = 'mux32_8x1:mux_iord|out[14]~10'
        Info: 3: + IC(2.040 ns) + CELL(0.272 ns) = 3.637 ns; Loc. = LCCOMB_X9_Y10_N30; Fanout = 1; COMB Node = 'mux32_8x1:mux_iord|out[12]~14'
        Info: 4: + IC(2.022 ns) + CELL(1.942 ns) = 7.601 ns; Loc. = PIN_G14; Fanout = 0; PIN Node = 'mem_adress_in[12]'
        Info: Total cell delay = 2.442 ns ( 32.13 % )
        Info: Total interconnect delay = 5.159 ns ( 67.87 % )
Info: th for register "div:DIV|divisor[53]" (data pin = "reset", clock pin = "clk") is -2.478 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.483 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 19; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1953; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.668 ns) + CELL(0.618 ns) = 2.483 ns; Loc. = LCFF_X10_Y16_N7; Fanout = 3; REG Node = 'div:DIV|divisor[53]'
        Info: Total cell delay = 1.472 ns ( 59.28 % )
        Info: Total interconnect delay = 1.011 ns ( 40.72 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 5.110 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 704; PIN Node = 'reset'
        Info: 2: + IC(4.038 ns) + CELL(0.053 ns) = 4.955 ns; Loc. = LCCOMB_X10_Y16_N6; Fanout = 1; COMB Node = 'div:DIV|divisor~9'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.110 ns; Loc. = LCFF_X10_Y16_N7; Fanout = 3; REG Node = 'div:DIV|divisor[53]'
        Info: Total cell delay = 1.072 ns ( 20.98 % )
        Info: Total interconnect delay = 4.038 ns ( 79.02 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 52 warnings
    Info: Peak virtual memory: 238 megabytes
    Info: Processing ended: Fri May 17 20:41:52 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:03


