verilog xil_defaultlib --include "../../../../emperor.gen/sources_1/bd/top/ipshared/3cbc" --include "../../../../emperor.gen/sources_1/bd/top/ipshared/1a36/bc9d" --include "../../../../emperor.gen/sources_1/bd/top/ipshared/814a/hdl/verilog" --include "../../../../emperor.gen/sources_1/bd/top/ipshared/1017/hdl/verilog" --include "../../../../emperor.gen/sources_1/bd/top/ipshared/52c0/hdl/verilog" --include "../../../../emperor.gen/sources_1/bd/top/ipshared/2276/hdl/verilog" \
"../../../bd/top/ip/top_clk_wiz_2/top_clk_wiz_2_clk_wiz.v" \
"../../../bd/top/ip/top_clk_wiz_2/top_clk_wiz_2.v" \
"../../../bd/top/ip/top_lmb_bram_0/sim/top_lmb_bram_0.v" \

sv xil_defaultlib --include "../../../../emperor.gen/sources_1/bd/top/ipshared/3cbc" --include "../../../../emperor.gen/sources_1/bd/top/ipshared/1a36/bc9d" --include "../../../../emperor.gen/sources_1/bd/top/ipshared/814a/hdl/verilog" --include "../../../../emperor.gen/sources_1/bd/top/ipshared/1017/hdl/verilog" --include "../../../../emperor.gen/sources_1/bd/top/ipshared/52c0/hdl/verilog" --include "../../../../emperor.gen/sources_1/bd/top/ipshared/2276/hdl/verilog" \
"../../../bd/top/ipshared/1a36/uart/fifo.sv" \
"../../../bd/top/ipshared/1a36/uart/rx_tx.sv" \
"../../../bd/top/ipshared/1a36/timer/timer.sv" \
"../../../bd/top/ipshared/1a36/uart/uart.sv" \
"../../../bd/top/ipshared/1a36/src/axi_mmio_controller.sv" \
"../../../bd/top/ipshared/1a36/src/gpio.sv" \
"../../../bd/top/ipshared/1a36/src/mmio_subsys.sv" \
"../../../bd/top/ip/top_mmio_subsystem_0_2/sim/top_mmio_subsystem_0_2.sv" \

verilog xil_defaultlib --include "../../../../emperor.gen/sources_1/bd/top/ipshared/3cbc" --include "../../../../emperor.gen/sources_1/bd/top/ipshared/1a36/bc9d" --include "../../../../emperor.gen/sources_1/bd/top/ipshared/814a/hdl/verilog" --include "../../../../emperor.gen/sources_1/bd/top/ipshared/1017/hdl/verilog" --include "../../../../emperor.gen/sources_1/bd/top/ipshared/52c0/hdl/verilog" --include "../../../../emperor.gen/sources_1/bd/top/ipshared/2276/hdl/verilog" \
"../../../bd/top/ip/top_ila_0_1/sim/top_ila_0_1.v" \
"../../../bd/top/ip/top_ila_1_0/sim/top_ila_1_0.v" \
"../../../bd/top/sim/top.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
