
Code_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007658  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000198  080077e8  080077e8  000087e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007980  08007980  00009068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007980  08007980  00008980  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007988  08007988  00009068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007988  08007988  00008988  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800798c  0800798c  0000898c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08007990  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00009068  2**0
                  CONTENTS
 10 .bss          000145d8  20000068  20000068  00009068  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20014640  20014640  00009068  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00009068  2**0
                  CONTENTS, READONLY
 13 .debug_info   00013f48  00000000  00000000  00009098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000315f  00000000  00000000  0001cfe0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001370  00000000  00000000  00020140  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000eec  00000000  00000000  000214b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00023ca1  00000000  00000000  0002239c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000151a6  00000000  00000000  0004603d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d8a22  00000000  00000000  0005b1e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00133c05  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000564c  00000000  00000000  00133c48  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 000000a3  00000000  00000000  00139294  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080077d0 	.word	0x080077d0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	080077d0 	.word	0x080077d0

080001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>:
        //   R4 <Rem>
        //   R5 pRing->pBuffer
        //   R6 pRing (Points to active struct SEGGER_RTT_BUFFER_DOWN)
        //   R7 WrOff
        //
        PUSH     {R4-R7}
 80001d0:	b4f0      	push	{r4, r5, r6, r7}
        ADD      R3,R0,R0, LSL #+1
 80001d2:	eb00 0340 	add.w	r3, r0, r0, lsl #1
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 80001d6:	f8df 0088 	ldr.w	r0, [pc, #136]	@ 8000260 <_Case3+0x6>
        ADD      R0,R0,R3, LSL #+3
 80001da:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
        ADD      R6,R0,#+24
 80001de:	f100 0618 	add.w	r6, r0, #24
        LDR      R0,[R6, #+16]                   // RdOff = pRing->RdOff;
 80001e2:	6930      	ldr	r0, [r6, #16]
        LDR      R7,[R6, #+12]                   // WrOff = pRing->WrOff;
 80001e4:	68f7      	ldr	r7, [r6, #12]
        LDR      R5,[R6, #+4]                    // pRing->pBuffer
 80001e6:	6875      	ldr	r5, [r6, #4]
        CMP      R7,R0
 80001e8:	4287      	cmp	r7, r0
        BCC.N    _CheckCase4                     // if (RdOff <= WrOff) {                           => Case 1), 2) or 3)
 80001ea:	d332      	bcc.n	8000252 <_CheckCase4>
        //
        // Handling for case 1, later on identical to case 4
        //
        LDR      R3,[R6, #+8]                    //  Avail = pRing->SizeOfBuffer - WrOff - 1u;      => Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
 80001ec:	68b3      	ldr	r3, [r6, #8]
        SUBS     R4,R3,R7                        // <Rem> (Used in case we jump into case 2 afterwards)
 80001ee:	1bdc      	subs	r4, r3, r7
        SUBS     R3,R4,#+1                       // <Avail>
 80001f0:	1e63      	subs	r3, r4, #1
        CMP      R3,R2
 80001f2:	4293      	cmp	r3, r2
        BCC.N    _CheckCase2                     // if (Avail >= NumBytes) {  => Case 1)?
 80001f4:	d314      	bcc.n	8000220 <_CheckCase2>

080001f6 <_Case4>:
_Case4:
        ADDS     R5,R7,R5                        // pBuffer += WrOff
 80001f6:	197d      	adds	r5, r7, r5
        ADDS     R0,R2,R7                        // v = WrOff + NumBytes
 80001f8:	19d0      	adds	r0, r2, r7
 80001fa:	bf00      	nop

080001fc <_LoopCopyStraight>:
        // 2x unrolling for the copy loop that is used most of the time
        // This is a special optimization for small SystemView packets and makes them even faster
        //
        _ALIGN(2)
_LoopCopyStraight:                               // memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
        LDRB     R3,[R1], #+1
 80001fc:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 8000200:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000204:	3a01      	subs	r2, #1
        BEQ      _CSDone
 8000206:	d005      	beq.n	8000214 <_CSDone>
        LDRB     R3,[R1], #+1
 8000208:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800020c:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000210:	3a01      	subs	r2, #1
        BNE      _LoopCopyStraight
 8000212:	d1f3      	bne.n	80001fc <_LoopCopyStraight>

08000214 <_CSDone>:
_CSDone:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000214:	f3bf 8f5f 	dmb	sy
#endif
        STR      R0,[R6, #+12]                   // pRing->WrOff = WrOff + NumBytes;
 8000218:	60f0      	str	r0, [r6, #12]
        MOVS     R0,#+1
 800021a:	2001      	movs	r0, #1
        POP      {R4-R7}
 800021c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 800021e:	4770      	bx	lr

08000220 <_CheckCase2>:
_CheckCase2:
        ADDS     R0,R0,R3                        // Avail += RdOff; => Space incl. wrap-around
 8000220:	18c0      	adds	r0, r0, r3
        CMP      R0,R2
 8000222:	4290      	cmp	r0, r2
        BCC.N    _Case3                          // if (Avail >= NumBytes) {           => Case 2? => If not, we have case 3) (does not fit)
 8000224:	d319      	bcc.n	800025a <_Case3>
        //
        // Handling for case 2
        //
        ADDS     R0,R7,R5                        // v = pRing->pBuffer + WrOff => Do not change pRing->pBuffer here because 2nd chunk needs org. value
 8000226:	1978      	adds	r0, r7, r5
        SUBS     R2,R2,R4                        // NumBytes -= Rem;  (Rem = pRing->SizeOfBuffer - WrOff; => Space until end of buffer)
 8000228:	1b12      	subs	r2, r2, r4

0800022a <_LoopCopyBeforeWrapAround>:
_LoopCopyBeforeWrapAround:                       // memcpy(pRing->pBuffer + WrOff, pData, Rem); => Copy 1st chunk
        LDRB     R3,[R1], #+1
 800022a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R0], #+1                    // *pDest++ = *pSrc++
 800022e:	f800 3b01 	strb.w	r3, [r0], #1
        SUBS     R4,R4,#+1
 8000232:	3c01      	subs	r4, #1
        BNE      _LoopCopyBeforeWrapAround
 8000234:	d1f9      	bne.n	800022a <_LoopCopyBeforeWrapAround>
        // Special case: First check that assumed RdOff == 0 calculated that last element before wrap-around could not be used
        // But 2nd check (considering space until wrap-around and until RdOff) revealed that RdOff is not 0, so we can use the last element
        // In this case, we may use a copy straight until buffer end anyway without needing to copy 2 chunks
        // Therefore, check if 2nd memcpy is necessary at all
        //
        ADDS     R4,R2,#+0                       // Save <NumBytes> (needed as counter in loop but must be written to <WrOff> after the loop). Also use this inst to update the flags to skip 2nd loop if possible
 8000236:	1c14      	adds	r4, r2, #0
        BEQ.N    _No2ChunkNeeded                 // if (NumBytes) {
 8000238:	d005      	beq.n	8000246 <_No2ChunkNeeded>

0800023a <_LoopCopyAfterWrapAround>:
_LoopCopyAfterWrapAround:                        // memcpy(pRing->pBuffer, pData + Rem, NumBytes);
        LDRB     R3,[R1], #+1                    // pData already points to the next src byte due to copy loop increment before this loop
 800023a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800023e:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000242:	3a01      	subs	r2, #1
        BNE      _LoopCopyAfterWrapAround
 8000244:	d1f9      	bne.n	800023a <_LoopCopyAfterWrapAround>

08000246 <_No2ChunkNeeded>:
_No2ChunkNeeded:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000246:	f3bf 8f5f 	dmb	sy
#endif
        STR      R4,[R6, #+12]                   // pRing->WrOff = NumBytes; => Must be written after copying data because J-Link may read control block asynchronously while writing into buffer
 800024a:	60f4      	str	r4, [r6, #12]
        MOVS     R0,#+1
 800024c:	2001      	movs	r0, #1
        POP      {R4-R7}
 800024e:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 8000250:	4770      	bx	lr

08000252 <_CheckCase4>:
_CheckCase4:
        SUBS     R0,R0,R7
 8000252:	1bc0      	subs	r0, r0, r7
        SUBS     R0,R0,#+1                       // Avail = RdOff - WrOff - 1u;
 8000254:	3801      	subs	r0, #1
        CMP      R0,R2
 8000256:	4290      	cmp	r0, r2
        BCS.N    _Case4                          // if (Avail >= NumBytes) {      => Case 4) == 1) ? => If not, we have case 5) == 3) (does not fit)
 8000258:	d2cd      	bcs.n	80001f6 <_Case4>

0800025a <_Case3>:
_Case3:
        MOVS     R0,#+0
 800025a:	2000      	movs	r0, #0
        POP      {R4-R7}
 800025c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 0
 800025e:	4770      	bx	lr
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000260:	20012f20 	.word	0x20012f20
	...

08000270 <memchr>:
 8000270:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000274:	2a10      	cmp	r2, #16
 8000276:	db2b      	blt.n	80002d0 <memchr+0x60>
 8000278:	f010 0f07 	tst.w	r0, #7
 800027c:	d008      	beq.n	8000290 <memchr+0x20>
 800027e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000282:	3a01      	subs	r2, #1
 8000284:	428b      	cmp	r3, r1
 8000286:	d02d      	beq.n	80002e4 <memchr+0x74>
 8000288:	f010 0f07 	tst.w	r0, #7
 800028c:	b342      	cbz	r2, 80002e0 <memchr+0x70>
 800028e:	d1f6      	bne.n	800027e <memchr+0xe>
 8000290:	b4f0      	push	{r4, r5, r6, r7}
 8000292:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000296:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800029a:	f022 0407 	bic.w	r4, r2, #7
 800029e:	f07f 0700 	mvns.w	r7, #0
 80002a2:	2300      	movs	r3, #0
 80002a4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002a8:	3c08      	subs	r4, #8
 80002aa:	ea85 0501 	eor.w	r5, r5, r1
 80002ae:	ea86 0601 	eor.w	r6, r6, r1
 80002b2:	fa85 f547 	uadd8	r5, r5, r7
 80002b6:	faa3 f587 	sel	r5, r3, r7
 80002ba:	fa86 f647 	uadd8	r6, r6, r7
 80002be:	faa5 f687 	sel	r6, r5, r7
 80002c2:	b98e      	cbnz	r6, 80002e8 <memchr+0x78>
 80002c4:	d1ee      	bne.n	80002a4 <memchr+0x34>
 80002c6:	bcf0      	pop	{r4, r5, r6, r7}
 80002c8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002cc:	f002 0207 	and.w	r2, r2, #7
 80002d0:	b132      	cbz	r2, 80002e0 <memchr+0x70>
 80002d2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002d6:	3a01      	subs	r2, #1
 80002d8:	ea83 0301 	eor.w	r3, r3, r1
 80002dc:	b113      	cbz	r3, 80002e4 <memchr+0x74>
 80002de:	d1f8      	bne.n	80002d2 <memchr+0x62>
 80002e0:	2000      	movs	r0, #0
 80002e2:	4770      	bx	lr
 80002e4:	3801      	subs	r0, #1
 80002e6:	4770      	bx	lr
 80002e8:	2d00      	cmp	r5, #0
 80002ea:	bf06      	itte	eq
 80002ec:	4635      	moveq	r5, r6
 80002ee:	3803      	subeq	r0, #3
 80002f0:	3807      	subne	r0, #7
 80002f2:	f015 0f01 	tst.w	r5, #1
 80002f6:	d107      	bne.n	8000308 <memchr+0x98>
 80002f8:	3001      	adds	r0, #1
 80002fa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002fe:	bf02      	ittt	eq
 8000300:	3001      	addeq	r0, #1
 8000302:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000306:	3001      	addeq	r0, #1
 8000308:	bcf0      	pop	{r4, r5, r6, r7}
 800030a:	3801      	subs	r0, #1
 800030c:	4770      	bx	lr
 800030e:	bf00      	nop

08000310 <__aeabi_uldivmod>:
 8000310:	b953      	cbnz	r3, 8000328 <__aeabi_uldivmod+0x18>
 8000312:	b94a      	cbnz	r2, 8000328 <__aeabi_uldivmod+0x18>
 8000314:	2900      	cmp	r1, #0
 8000316:	bf08      	it	eq
 8000318:	2800      	cmpeq	r0, #0
 800031a:	bf1c      	itt	ne
 800031c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000320:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000324:	f000 b988 	b.w	8000638 <__aeabi_idiv0>
 8000328:	f1ad 0c08 	sub.w	ip, sp, #8
 800032c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000330:	f000 f806 	bl	8000340 <__udivmoddi4>
 8000334:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000338:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800033c:	b004      	add	sp, #16
 800033e:	4770      	bx	lr

08000340 <__udivmoddi4>:
 8000340:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000344:	9d08      	ldr	r5, [sp, #32]
 8000346:	468e      	mov	lr, r1
 8000348:	4604      	mov	r4, r0
 800034a:	4688      	mov	r8, r1
 800034c:	2b00      	cmp	r3, #0
 800034e:	d14a      	bne.n	80003e6 <__udivmoddi4+0xa6>
 8000350:	428a      	cmp	r2, r1
 8000352:	4617      	mov	r7, r2
 8000354:	d962      	bls.n	800041c <__udivmoddi4+0xdc>
 8000356:	fab2 f682 	clz	r6, r2
 800035a:	b14e      	cbz	r6, 8000370 <__udivmoddi4+0x30>
 800035c:	f1c6 0320 	rsb	r3, r6, #32
 8000360:	fa01 f806 	lsl.w	r8, r1, r6
 8000364:	fa20 f303 	lsr.w	r3, r0, r3
 8000368:	40b7      	lsls	r7, r6
 800036a:	ea43 0808 	orr.w	r8, r3, r8
 800036e:	40b4      	lsls	r4, r6
 8000370:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000374:	fa1f fc87 	uxth.w	ip, r7
 8000378:	fbb8 f1fe 	udiv	r1, r8, lr
 800037c:	0c23      	lsrs	r3, r4, #16
 800037e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000382:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000386:	fb01 f20c 	mul.w	r2, r1, ip
 800038a:	429a      	cmp	r2, r3
 800038c:	d909      	bls.n	80003a2 <__udivmoddi4+0x62>
 800038e:	18fb      	adds	r3, r7, r3
 8000390:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000394:	f080 80ea 	bcs.w	800056c <__udivmoddi4+0x22c>
 8000398:	429a      	cmp	r2, r3
 800039a:	f240 80e7 	bls.w	800056c <__udivmoddi4+0x22c>
 800039e:	3902      	subs	r1, #2
 80003a0:	443b      	add	r3, r7
 80003a2:	1a9a      	subs	r2, r3, r2
 80003a4:	b2a3      	uxth	r3, r4
 80003a6:	fbb2 f0fe 	udiv	r0, r2, lr
 80003aa:	fb0e 2210 	mls	r2, lr, r0, r2
 80003ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b2:	fb00 fc0c 	mul.w	ip, r0, ip
 80003b6:	459c      	cmp	ip, r3
 80003b8:	d909      	bls.n	80003ce <__udivmoddi4+0x8e>
 80003ba:	18fb      	adds	r3, r7, r3
 80003bc:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 80003c0:	f080 80d6 	bcs.w	8000570 <__udivmoddi4+0x230>
 80003c4:	459c      	cmp	ip, r3
 80003c6:	f240 80d3 	bls.w	8000570 <__udivmoddi4+0x230>
 80003ca:	443b      	add	r3, r7
 80003cc:	3802      	subs	r0, #2
 80003ce:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003d2:	eba3 030c 	sub.w	r3, r3, ip
 80003d6:	2100      	movs	r1, #0
 80003d8:	b11d      	cbz	r5, 80003e2 <__udivmoddi4+0xa2>
 80003da:	40f3      	lsrs	r3, r6
 80003dc:	2200      	movs	r2, #0
 80003de:	e9c5 3200 	strd	r3, r2, [r5]
 80003e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d905      	bls.n	80003f6 <__udivmoddi4+0xb6>
 80003ea:	b10d      	cbz	r5, 80003f0 <__udivmoddi4+0xb0>
 80003ec:	e9c5 0100 	strd	r0, r1, [r5]
 80003f0:	2100      	movs	r1, #0
 80003f2:	4608      	mov	r0, r1
 80003f4:	e7f5      	b.n	80003e2 <__udivmoddi4+0xa2>
 80003f6:	fab3 f183 	clz	r1, r3
 80003fa:	2900      	cmp	r1, #0
 80003fc:	d146      	bne.n	800048c <__udivmoddi4+0x14c>
 80003fe:	4573      	cmp	r3, lr
 8000400:	d302      	bcc.n	8000408 <__udivmoddi4+0xc8>
 8000402:	4282      	cmp	r2, r0
 8000404:	f200 8105 	bhi.w	8000612 <__udivmoddi4+0x2d2>
 8000408:	1a84      	subs	r4, r0, r2
 800040a:	eb6e 0203 	sbc.w	r2, lr, r3
 800040e:	2001      	movs	r0, #1
 8000410:	4690      	mov	r8, r2
 8000412:	2d00      	cmp	r5, #0
 8000414:	d0e5      	beq.n	80003e2 <__udivmoddi4+0xa2>
 8000416:	e9c5 4800 	strd	r4, r8, [r5]
 800041a:	e7e2      	b.n	80003e2 <__udivmoddi4+0xa2>
 800041c:	2a00      	cmp	r2, #0
 800041e:	f000 8090 	beq.w	8000542 <__udivmoddi4+0x202>
 8000422:	fab2 f682 	clz	r6, r2
 8000426:	2e00      	cmp	r6, #0
 8000428:	f040 80a4 	bne.w	8000574 <__udivmoddi4+0x234>
 800042c:	1a8a      	subs	r2, r1, r2
 800042e:	0c03      	lsrs	r3, r0, #16
 8000430:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000434:	b280      	uxth	r0, r0
 8000436:	b2bc      	uxth	r4, r7
 8000438:	2101      	movs	r1, #1
 800043a:	fbb2 fcfe 	udiv	ip, r2, lr
 800043e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000442:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000446:	fb04 f20c 	mul.w	r2, r4, ip
 800044a:	429a      	cmp	r2, r3
 800044c:	d907      	bls.n	800045e <__udivmoddi4+0x11e>
 800044e:	18fb      	adds	r3, r7, r3
 8000450:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000454:	d202      	bcs.n	800045c <__udivmoddi4+0x11c>
 8000456:	429a      	cmp	r2, r3
 8000458:	f200 80e0 	bhi.w	800061c <__udivmoddi4+0x2dc>
 800045c:	46c4      	mov	ip, r8
 800045e:	1a9b      	subs	r3, r3, r2
 8000460:	fbb3 f2fe 	udiv	r2, r3, lr
 8000464:	fb0e 3312 	mls	r3, lr, r2, r3
 8000468:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800046c:	fb02 f404 	mul.w	r4, r2, r4
 8000470:	429c      	cmp	r4, r3
 8000472:	d907      	bls.n	8000484 <__udivmoddi4+0x144>
 8000474:	18fb      	adds	r3, r7, r3
 8000476:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800047a:	d202      	bcs.n	8000482 <__udivmoddi4+0x142>
 800047c:	429c      	cmp	r4, r3
 800047e:	f200 80ca 	bhi.w	8000616 <__udivmoddi4+0x2d6>
 8000482:	4602      	mov	r2, r0
 8000484:	1b1b      	subs	r3, r3, r4
 8000486:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800048a:	e7a5      	b.n	80003d8 <__udivmoddi4+0x98>
 800048c:	f1c1 0620 	rsb	r6, r1, #32
 8000490:	408b      	lsls	r3, r1
 8000492:	fa22 f706 	lsr.w	r7, r2, r6
 8000496:	431f      	orrs	r7, r3
 8000498:	fa0e f401 	lsl.w	r4, lr, r1
 800049c:	fa20 f306 	lsr.w	r3, r0, r6
 80004a0:	fa2e fe06 	lsr.w	lr, lr, r6
 80004a4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80004a8:	4323      	orrs	r3, r4
 80004aa:	fa00 f801 	lsl.w	r8, r0, r1
 80004ae:	fa1f fc87 	uxth.w	ip, r7
 80004b2:	fbbe f0f9 	udiv	r0, lr, r9
 80004b6:	0c1c      	lsrs	r4, r3, #16
 80004b8:	fb09 ee10 	mls	lr, r9, r0, lr
 80004bc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80004c0:	fb00 fe0c 	mul.w	lr, r0, ip
 80004c4:	45a6      	cmp	lr, r4
 80004c6:	fa02 f201 	lsl.w	r2, r2, r1
 80004ca:	d909      	bls.n	80004e0 <__udivmoddi4+0x1a0>
 80004cc:	193c      	adds	r4, r7, r4
 80004ce:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 80004d2:	f080 809c 	bcs.w	800060e <__udivmoddi4+0x2ce>
 80004d6:	45a6      	cmp	lr, r4
 80004d8:	f240 8099 	bls.w	800060e <__udivmoddi4+0x2ce>
 80004dc:	3802      	subs	r0, #2
 80004de:	443c      	add	r4, r7
 80004e0:	eba4 040e 	sub.w	r4, r4, lr
 80004e4:	fa1f fe83 	uxth.w	lr, r3
 80004e8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004ec:	fb09 4413 	mls	r4, r9, r3, r4
 80004f0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004f4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004f8:	45a4      	cmp	ip, r4
 80004fa:	d908      	bls.n	800050e <__udivmoddi4+0x1ce>
 80004fc:	193c      	adds	r4, r7, r4
 80004fe:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000502:	f080 8082 	bcs.w	800060a <__udivmoddi4+0x2ca>
 8000506:	45a4      	cmp	ip, r4
 8000508:	d97f      	bls.n	800060a <__udivmoddi4+0x2ca>
 800050a:	3b02      	subs	r3, #2
 800050c:	443c      	add	r4, r7
 800050e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000512:	eba4 040c 	sub.w	r4, r4, ip
 8000516:	fba0 ec02 	umull	lr, ip, r0, r2
 800051a:	4564      	cmp	r4, ip
 800051c:	4673      	mov	r3, lr
 800051e:	46e1      	mov	r9, ip
 8000520:	d362      	bcc.n	80005e8 <__udivmoddi4+0x2a8>
 8000522:	d05f      	beq.n	80005e4 <__udivmoddi4+0x2a4>
 8000524:	b15d      	cbz	r5, 800053e <__udivmoddi4+0x1fe>
 8000526:	ebb8 0203 	subs.w	r2, r8, r3
 800052a:	eb64 0409 	sbc.w	r4, r4, r9
 800052e:	fa04 f606 	lsl.w	r6, r4, r6
 8000532:	fa22 f301 	lsr.w	r3, r2, r1
 8000536:	431e      	orrs	r6, r3
 8000538:	40cc      	lsrs	r4, r1
 800053a:	e9c5 6400 	strd	r6, r4, [r5]
 800053e:	2100      	movs	r1, #0
 8000540:	e74f      	b.n	80003e2 <__udivmoddi4+0xa2>
 8000542:	fbb1 fcf2 	udiv	ip, r1, r2
 8000546:	0c01      	lsrs	r1, r0, #16
 8000548:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800054c:	b280      	uxth	r0, r0
 800054e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000552:	463b      	mov	r3, r7
 8000554:	4638      	mov	r0, r7
 8000556:	463c      	mov	r4, r7
 8000558:	46b8      	mov	r8, r7
 800055a:	46be      	mov	lr, r7
 800055c:	2620      	movs	r6, #32
 800055e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000562:	eba2 0208 	sub.w	r2, r2, r8
 8000566:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800056a:	e766      	b.n	800043a <__udivmoddi4+0xfa>
 800056c:	4601      	mov	r1, r0
 800056e:	e718      	b.n	80003a2 <__udivmoddi4+0x62>
 8000570:	4610      	mov	r0, r2
 8000572:	e72c      	b.n	80003ce <__udivmoddi4+0x8e>
 8000574:	f1c6 0220 	rsb	r2, r6, #32
 8000578:	fa2e f302 	lsr.w	r3, lr, r2
 800057c:	40b7      	lsls	r7, r6
 800057e:	40b1      	lsls	r1, r6
 8000580:	fa20 f202 	lsr.w	r2, r0, r2
 8000584:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000588:	430a      	orrs	r2, r1
 800058a:	fbb3 f8fe 	udiv	r8, r3, lr
 800058e:	b2bc      	uxth	r4, r7
 8000590:	fb0e 3318 	mls	r3, lr, r8, r3
 8000594:	0c11      	lsrs	r1, r2, #16
 8000596:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800059a:	fb08 f904 	mul.w	r9, r8, r4
 800059e:	40b0      	lsls	r0, r6
 80005a0:	4589      	cmp	r9, r1
 80005a2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80005a6:	b280      	uxth	r0, r0
 80005a8:	d93e      	bls.n	8000628 <__udivmoddi4+0x2e8>
 80005aa:	1879      	adds	r1, r7, r1
 80005ac:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 80005b0:	d201      	bcs.n	80005b6 <__udivmoddi4+0x276>
 80005b2:	4589      	cmp	r9, r1
 80005b4:	d81f      	bhi.n	80005f6 <__udivmoddi4+0x2b6>
 80005b6:	eba1 0109 	sub.w	r1, r1, r9
 80005ba:	fbb1 f9fe 	udiv	r9, r1, lr
 80005be:	fb09 f804 	mul.w	r8, r9, r4
 80005c2:	fb0e 1119 	mls	r1, lr, r9, r1
 80005c6:	b292      	uxth	r2, r2
 80005c8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80005cc:	4542      	cmp	r2, r8
 80005ce:	d229      	bcs.n	8000624 <__udivmoddi4+0x2e4>
 80005d0:	18ba      	adds	r2, r7, r2
 80005d2:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 80005d6:	d2c4      	bcs.n	8000562 <__udivmoddi4+0x222>
 80005d8:	4542      	cmp	r2, r8
 80005da:	d2c2      	bcs.n	8000562 <__udivmoddi4+0x222>
 80005dc:	f1a9 0102 	sub.w	r1, r9, #2
 80005e0:	443a      	add	r2, r7
 80005e2:	e7be      	b.n	8000562 <__udivmoddi4+0x222>
 80005e4:	45f0      	cmp	r8, lr
 80005e6:	d29d      	bcs.n	8000524 <__udivmoddi4+0x1e4>
 80005e8:	ebbe 0302 	subs.w	r3, lr, r2
 80005ec:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005f0:	3801      	subs	r0, #1
 80005f2:	46e1      	mov	r9, ip
 80005f4:	e796      	b.n	8000524 <__udivmoddi4+0x1e4>
 80005f6:	eba7 0909 	sub.w	r9, r7, r9
 80005fa:	4449      	add	r1, r9
 80005fc:	f1a8 0c02 	sub.w	ip, r8, #2
 8000600:	fbb1 f9fe 	udiv	r9, r1, lr
 8000604:	fb09 f804 	mul.w	r8, r9, r4
 8000608:	e7db      	b.n	80005c2 <__udivmoddi4+0x282>
 800060a:	4673      	mov	r3, lr
 800060c:	e77f      	b.n	800050e <__udivmoddi4+0x1ce>
 800060e:	4650      	mov	r0, sl
 8000610:	e766      	b.n	80004e0 <__udivmoddi4+0x1a0>
 8000612:	4608      	mov	r0, r1
 8000614:	e6fd      	b.n	8000412 <__udivmoddi4+0xd2>
 8000616:	443b      	add	r3, r7
 8000618:	3a02      	subs	r2, #2
 800061a:	e733      	b.n	8000484 <__udivmoddi4+0x144>
 800061c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000620:	443b      	add	r3, r7
 8000622:	e71c      	b.n	800045e <__udivmoddi4+0x11e>
 8000624:	4649      	mov	r1, r9
 8000626:	e79c      	b.n	8000562 <__udivmoddi4+0x222>
 8000628:	eba1 0109 	sub.w	r1, r1, r9
 800062c:	46c4      	mov	ip, r8
 800062e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000632:	fb09 f804 	mul.w	r8, r9, r4
 8000636:	e7c4      	b.n	80005c2 <__udivmoddi4+0x282>

08000638 <__aeabi_idiv0>:
 8000638:	4770      	bx	lr
 800063a:	bf00      	nop

0800063c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800063c:	b580      	push	{r7, lr}
 800063e:	b088      	sub	sp, #32
 8000640:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000642:	f000 fb7b 	bl	8000d3c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000646:	f000 f857 	bl	80006f8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800064a:	f000 f8bf 	bl	80007cc <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */
  SEGGER_UART_init(500000);
 800064e:	4822      	ldr	r0, [pc, #136]	@ (80006d8 <main+0x9c>)
 8000650:	f004 f9d2 	bl	80049f8 <SEGGER_UART_init>
  //Enable CYCCNT counter
  DWT_CTRL |= ( 1 << 0);
 8000654:	4b21      	ldr	r3, [pc, #132]	@ (80006dc <main+0xa0>)
 8000656:	681b      	ldr	r3, [r3, #0]
 8000658:	4a20      	ldr	r2, [pc, #128]	@ (80006dc <main+0xa0>)
 800065a:	f043 0301 	orr.w	r3, r3, #1
 800065e:	6013      	str	r3, [r2, #0]

  //SEGGER_UART_init(500000);
  SEGGER_SYSVIEW_Conf();
 8000660:	f006 fbd4 	bl	8006e0c <SEGGER_SYSVIEW_Conf>
  //SEGGER_SYSVIEW_Start();

  status = xTaskCreate(task_handler1, "Task1", 200, "Hello from Task1", 4, &Task_Handler1);
 8000664:	f107 0308 	add.w	r3, r7, #8
 8000668:	9301      	str	r3, [sp, #4]
 800066a:	2304      	movs	r3, #4
 800066c:	9300      	str	r3, [sp, #0]
 800066e:	4b1c      	ldr	r3, [pc, #112]	@ (80006e0 <main+0xa4>)
 8000670:	22c8      	movs	r2, #200	@ 0xc8
 8000672:	491c      	ldr	r1, [pc, #112]	@ (80006e4 <main+0xa8>)
 8000674:	481c      	ldr	r0, [pc, #112]	@ (80006e8 <main+0xac>)
 8000676:	f002 f941 	bl	80028fc <xTaskCreate>
 800067a:	6178      	str	r0, [r7, #20]
  configASSERT(status == pdPASS);
 800067c:	697b      	ldr	r3, [r7, #20]
 800067e:	2b01      	cmp	r3, #1
 8000680:	d00b      	beq.n	800069a <main+0x5e>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 8000682:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000686:	f383 8811 	msr	BASEPRI, r3
 800068a:	f3bf 8f6f 	isb	sy
 800068e:	f3bf 8f4f 	dsb	sy
 8000692:	613b      	str	r3, [r7, #16]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 8000694:	bf00      	nop
 8000696:	bf00      	nop
 8000698:	e7fd      	b.n	8000696 <main+0x5a>

  status = xTaskCreate(task_handler2, "Task2", 200, "Hello from Task2", 4, &Task_Handler2);
 800069a:	1d3b      	adds	r3, r7, #4
 800069c:	9301      	str	r3, [sp, #4]
 800069e:	2304      	movs	r3, #4
 80006a0:	9300      	str	r3, [sp, #0]
 80006a2:	4b12      	ldr	r3, [pc, #72]	@ (80006ec <main+0xb0>)
 80006a4:	22c8      	movs	r2, #200	@ 0xc8
 80006a6:	4912      	ldr	r1, [pc, #72]	@ (80006f0 <main+0xb4>)
 80006a8:	4812      	ldr	r0, [pc, #72]	@ (80006f4 <main+0xb8>)
 80006aa:	f002 f927 	bl	80028fc <xTaskCreate>
 80006ae:	6178      	str	r0, [r7, #20]
  configASSERT(status == pdPASS);
 80006b0:	697b      	ldr	r3, [r7, #20]
 80006b2:	2b01      	cmp	r3, #1
 80006b4:	d00b      	beq.n	80006ce <main+0x92>
        __asm volatile
 80006b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80006ba:	f383 8811 	msr	BASEPRI, r3
 80006be:	f3bf 8f6f 	isb	sy
 80006c2:	f3bf 8f4f 	dsb	sy
 80006c6:	60fb      	str	r3, [r7, #12]
    }
 80006c8:	bf00      	nop
 80006ca:	bf00      	nop
 80006cc:	e7fd      	b.n	80006ca <main+0x8e>

  vTaskStartScheduler();
 80006ce:	f002 fa91 	bl	8002bf4 <vTaskStartScheduler>
  // Insufficient memory in heap then control comes here
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80006d2:	bf00      	nop
 80006d4:	e7fd      	b.n	80006d2 <main+0x96>
 80006d6:	bf00      	nop
 80006d8:	0007a120 	.word	0x0007a120
 80006dc:	e0001000 	.word	0xe0001000
 80006e0:	080077e8 	.word	0x080077e8
 80006e4:	080077fc 	.word	0x080077fc
 80006e8:	08000a89 	.word	0x08000a89
 80006ec:	08007804 	.word	0x08007804
 80006f0:	08007818 	.word	0x08007818
 80006f4:	08000ac5 	.word	0x08000ac5

080006f8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006f8:	b580      	push	{r7, lr}
 80006fa:	b094      	sub	sp, #80	@ 0x50
 80006fc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006fe:	f107 0320 	add.w	r3, r7, #32
 8000702:	2230      	movs	r2, #48	@ 0x30
 8000704:	2100      	movs	r1, #0
 8000706:	4618      	mov	r0, r3
 8000708:	f006 fbdc 	bl	8006ec4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800070c:	f107 030c 	add.w	r3, r7, #12
 8000710:	2200      	movs	r2, #0
 8000712:	601a      	str	r2, [r3, #0]
 8000714:	605a      	str	r2, [r3, #4]
 8000716:	609a      	str	r2, [r3, #8]
 8000718:	60da      	str	r2, [r3, #12]
 800071a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800071c:	2300      	movs	r3, #0
 800071e:	60bb      	str	r3, [r7, #8]
 8000720:	4b28      	ldr	r3, [pc, #160]	@ (80007c4 <SystemClock_Config+0xcc>)
 8000722:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000724:	4a27      	ldr	r2, [pc, #156]	@ (80007c4 <SystemClock_Config+0xcc>)
 8000726:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800072a:	6413      	str	r3, [r2, #64]	@ 0x40
 800072c:	4b25      	ldr	r3, [pc, #148]	@ (80007c4 <SystemClock_Config+0xcc>)
 800072e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000730:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000734:	60bb      	str	r3, [r7, #8]
 8000736:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000738:	2300      	movs	r3, #0
 800073a:	607b      	str	r3, [r7, #4]
 800073c:	4b22      	ldr	r3, [pc, #136]	@ (80007c8 <SystemClock_Config+0xd0>)
 800073e:	681b      	ldr	r3, [r3, #0]
 8000740:	4a21      	ldr	r2, [pc, #132]	@ (80007c8 <SystemClock_Config+0xd0>)
 8000742:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000746:	6013      	str	r3, [r2, #0]
 8000748:	4b1f      	ldr	r3, [pc, #124]	@ (80007c8 <SystemClock_Config+0xd0>)
 800074a:	681b      	ldr	r3, [r3, #0]
 800074c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000750:	607b      	str	r3, [r7, #4]
 8000752:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000754:	2302      	movs	r3, #2
 8000756:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000758:	2301      	movs	r3, #1
 800075a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800075c:	2310      	movs	r3, #16
 800075e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000760:	2302      	movs	r3, #2
 8000762:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000764:	2300      	movs	r3, #0
 8000766:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000768:	2308      	movs	r3, #8
 800076a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 800076c:	23a8      	movs	r3, #168	@ 0xa8
 800076e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000770:	2302      	movs	r3, #2
 8000772:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000774:	2307      	movs	r3, #7
 8000776:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000778:	f107 0320 	add.w	r3, r7, #32
 800077c:	4618      	mov	r0, r3
 800077e:	f000 fdb7 	bl	80012f0 <HAL_RCC_OscConfig>
 8000782:	4603      	mov	r3, r0
 8000784:	2b00      	cmp	r3, #0
 8000786:	d001      	beq.n	800078c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000788:	f000 f9cc 	bl	8000b24 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800078c:	230f      	movs	r3, #15
 800078e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000790:	2302      	movs	r3, #2
 8000792:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000794:	2300      	movs	r3, #0
 8000796:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000798:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800079c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800079e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80007a2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80007a4:	f107 030c 	add.w	r3, r7, #12
 80007a8:	2105      	movs	r1, #5
 80007aa:	4618      	mov	r0, r3
 80007ac:	f001 f818 	bl	80017e0 <HAL_RCC_ClockConfig>
 80007b0:	4603      	mov	r3, r0
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	d001      	beq.n	80007ba <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80007b6:	f000 f9b5 	bl	8000b24 <Error_Handler>
  }
}
 80007ba:	bf00      	nop
 80007bc:	3750      	adds	r7, #80	@ 0x50
 80007be:	46bd      	mov	sp, r7
 80007c0:	bd80      	pop	{r7, pc}
 80007c2:	bf00      	nop
 80007c4:	40023800 	.word	0x40023800
 80007c8:	40007000 	.word	0x40007000

080007cc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007cc:	b580      	push	{r7, lr}
 80007ce:	b08c      	sub	sp, #48	@ 0x30
 80007d0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007d2:	f107 031c 	add.w	r3, r7, #28
 80007d6:	2200      	movs	r2, #0
 80007d8:	601a      	str	r2, [r3, #0]
 80007da:	605a      	str	r2, [r3, #4]
 80007dc:	609a      	str	r2, [r3, #8]
 80007de:	60da      	str	r2, [r3, #12]
 80007e0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80007e2:	2300      	movs	r3, #0
 80007e4:	61bb      	str	r3, [r7, #24]
 80007e6:	4ba2      	ldr	r3, [pc, #648]	@ (8000a70 <MX_GPIO_Init+0x2a4>)
 80007e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ea:	4aa1      	ldr	r2, [pc, #644]	@ (8000a70 <MX_GPIO_Init+0x2a4>)
 80007ec:	f043 0310 	orr.w	r3, r3, #16
 80007f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80007f2:	4b9f      	ldr	r3, [pc, #636]	@ (8000a70 <MX_GPIO_Init+0x2a4>)
 80007f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007f6:	f003 0310 	and.w	r3, r3, #16
 80007fa:	61bb      	str	r3, [r7, #24]
 80007fc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007fe:	2300      	movs	r3, #0
 8000800:	617b      	str	r3, [r7, #20]
 8000802:	4b9b      	ldr	r3, [pc, #620]	@ (8000a70 <MX_GPIO_Init+0x2a4>)
 8000804:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000806:	4a9a      	ldr	r2, [pc, #616]	@ (8000a70 <MX_GPIO_Init+0x2a4>)
 8000808:	f043 0304 	orr.w	r3, r3, #4
 800080c:	6313      	str	r3, [r2, #48]	@ 0x30
 800080e:	4b98      	ldr	r3, [pc, #608]	@ (8000a70 <MX_GPIO_Init+0x2a4>)
 8000810:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000812:	f003 0304 	and.w	r3, r3, #4
 8000816:	617b      	str	r3, [r7, #20]
 8000818:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800081a:	2300      	movs	r3, #0
 800081c:	613b      	str	r3, [r7, #16]
 800081e:	4b94      	ldr	r3, [pc, #592]	@ (8000a70 <MX_GPIO_Init+0x2a4>)
 8000820:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000822:	4a93      	ldr	r2, [pc, #588]	@ (8000a70 <MX_GPIO_Init+0x2a4>)
 8000824:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000828:	6313      	str	r3, [r2, #48]	@ 0x30
 800082a:	4b91      	ldr	r3, [pc, #580]	@ (8000a70 <MX_GPIO_Init+0x2a4>)
 800082c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800082e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000832:	613b      	str	r3, [r7, #16]
 8000834:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000836:	2300      	movs	r3, #0
 8000838:	60fb      	str	r3, [r7, #12]
 800083a:	4b8d      	ldr	r3, [pc, #564]	@ (8000a70 <MX_GPIO_Init+0x2a4>)
 800083c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800083e:	4a8c      	ldr	r2, [pc, #560]	@ (8000a70 <MX_GPIO_Init+0x2a4>)
 8000840:	f043 0301 	orr.w	r3, r3, #1
 8000844:	6313      	str	r3, [r2, #48]	@ 0x30
 8000846:	4b8a      	ldr	r3, [pc, #552]	@ (8000a70 <MX_GPIO_Init+0x2a4>)
 8000848:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800084a:	f003 0301 	and.w	r3, r3, #1
 800084e:	60fb      	str	r3, [r7, #12]
 8000850:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000852:	2300      	movs	r3, #0
 8000854:	60bb      	str	r3, [r7, #8]
 8000856:	4b86      	ldr	r3, [pc, #536]	@ (8000a70 <MX_GPIO_Init+0x2a4>)
 8000858:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800085a:	4a85      	ldr	r2, [pc, #532]	@ (8000a70 <MX_GPIO_Init+0x2a4>)
 800085c:	f043 0302 	orr.w	r3, r3, #2
 8000860:	6313      	str	r3, [r2, #48]	@ 0x30
 8000862:	4b83      	ldr	r3, [pc, #524]	@ (8000a70 <MX_GPIO_Init+0x2a4>)
 8000864:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000866:	f003 0302 	and.w	r3, r3, #2
 800086a:	60bb      	str	r3, [r7, #8]
 800086c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800086e:	2300      	movs	r3, #0
 8000870:	607b      	str	r3, [r7, #4]
 8000872:	4b7f      	ldr	r3, [pc, #508]	@ (8000a70 <MX_GPIO_Init+0x2a4>)
 8000874:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000876:	4a7e      	ldr	r2, [pc, #504]	@ (8000a70 <MX_GPIO_Init+0x2a4>)
 8000878:	f043 0308 	orr.w	r3, r3, #8
 800087c:	6313      	str	r3, [r2, #48]	@ 0x30
 800087e:	4b7c      	ldr	r3, [pc, #496]	@ (8000a70 <MX_GPIO_Init+0x2a4>)
 8000880:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000882:	f003 0308 	and.w	r3, r3, #8
 8000886:	607b      	str	r3, [r7, #4]
 8000888:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 800088a:	2200      	movs	r2, #0
 800088c:	2108      	movs	r1, #8
 800088e:	4879      	ldr	r0, [pc, #484]	@ (8000a74 <MX_GPIO_Init+0x2a8>)
 8000890:	f000 fd14 	bl	80012bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000894:	2201      	movs	r2, #1
 8000896:	2101      	movs	r1, #1
 8000898:	4877      	ldr	r0, [pc, #476]	@ (8000a78 <MX_GPIO_Init+0x2ac>)
 800089a:	f000 fd0f 	bl	80012bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 800089e:	2200      	movs	r2, #0
 80008a0:	f24f 0110 	movw	r1, #61456	@ 0xf010
 80008a4:	4875      	ldr	r0, [pc, #468]	@ (8000a7c <MX_GPIO_Init+0x2b0>)
 80008a6:	f000 fd09 	bl	80012bc <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 80008aa:	2308      	movs	r3, #8
 80008ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008ae:	2301      	movs	r3, #1
 80008b0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008b2:	2300      	movs	r3, #0
 80008b4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008b6:	2300      	movs	r3, #0
 80008b8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 80008ba:	f107 031c 	add.w	r3, r7, #28
 80008be:	4619      	mov	r1, r3
 80008c0:	486c      	ldr	r0, [pc, #432]	@ (8000a74 <MX_GPIO_Init+0x2a8>)
 80008c2:	f000 fb5f 	bl	8000f84 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 80008c6:	2301      	movs	r3, #1
 80008c8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008ca:	2301      	movs	r3, #1
 80008cc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ce:	2300      	movs	r3, #0
 80008d0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008d2:	2300      	movs	r3, #0
 80008d4:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80008d6:	f107 031c 	add.w	r3, r7, #28
 80008da:	4619      	mov	r1, r3
 80008dc:	4866      	ldr	r0, [pc, #408]	@ (8000a78 <MX_GPIO_Init+0x2ac>)
 80008de:	f000 fb51 	bl	8000f84 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 80008e2:	2308      	movs	r3, #8
 80008e4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008e6:	2302      	movs	r3, #2
 80008e8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ea:	2300      	movs	r3, #0
 80008ec:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008ee:	2300      	movs	r3, #0
 80008f0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80008f2:	2305      	movs	r3, #5
 80008f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 80008f6:	f107 031c 	add.w	r3, r7, #28
 80008fa:	4619      	mov	r1, r3
 80008fc:	485e      	ldr	r0, [pc, #376]	@ (8000a78 <MX_GPIO_Init+0x2ac>)
 80008fe:	f000 fb41 	bl	8000f84 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000902:	2301      	movs	r3, #1
 8000904:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000906:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800090a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800090c:	2300      	movs	r3, #0
 800090e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000910:	f107 031c 	add.w	r3, r7, #28
 8000914:	4619      	mov	r1, r3
 8000916:	485a      	ldr	r0, [pc, #360]	@ (8000a80 <MX_GPIO_Init+0x2b4>)
 8000918:	f000 fb34 	bl	8000f84 <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S3_WS_Pin */
  GPIO_InitStruct.Pin = I2S3_WS_Pin;
 800091c:	2310      	movs	r3, #16
 800091e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000920:	2302      	movs	r3, #2
 8000922:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000924:	2300      	movs	r3, #0
 8000926:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000928:	2300      	movs	r3, #0
 800092a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800092c:	2306      	movs	r3, #6
 800092e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000930:	f107 031c 	add.w	r3, r7, #28
 8000934:	4619      	mov	r1, r3
 8000936:	4852      	ldr	r0, [pc, #328]	@ (8000a80 <MX_GPIO_Init+0x2b4>)
 8000938:	f000 fb24 	bl	8000f84 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI1_SCK_Pin SPI1_MISO_Pin SPI1_MOSI_Pin */
  GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 800093c:	23e0      	movs	r3, #224	@ 0xe0
 800093e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000940:	2302      	movs	r3, #2
 8000942:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000944:	2300      	movs	r3, #0
 8000946:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000948:	2300      	movs	r3, #0
 800094a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800094c:	2305      	movs	r3, #5
 800094e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000950:	f107 031c 	add.w	r3, r7, #28
 8000954:	4619      	mov	r1, r3
 8000956:	484a      	ldr	r0, [pc, #296]	@ (8000a80 <MX_GPIO_Init+0x2b4>)
 8000958:	f000 fb14 	bl	8000f84 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 800095c:	2304      	movs	r3, #4
 800095e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000960:	2300      	movs	r3, #0
 8000962:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000964:	2300      	movs	r3, #0
 8000966:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000968:	f107 031c 	add.w	r3, r7, #28
 800096c:	4619      	mov	r1, r3
 800096e:	4845      	ldr	r0, [pc, #276]	@ (8000a84 <MX_GPIO_Init+0x2b8>)
 8000970:	f000 fb08 	bl	8000f84 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8000974:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000978:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800097a:	2302      	movs	r3, #2
 800097c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800097e:	2300      	movs	r3, #0
 8000980:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000982:	2300      	movs	r3, #0
 8000984:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000986:	2305      	movs	r3, #5
 8000988:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 800098a:	f107 031c 	add.w	r3, r7, #28
 800098e:	4619      	mov	r1, r3
 8000990:	483c      	ldr	r0, [pc, #240]	@ (8000a84 <MX_GPIO_Init+0x2b8>)
 8000992:	f000 faf7 	bl	8000f84 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000996:	f24f 0310 	movw	r3, #61456	@ 0xf010
 800099a:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800099c:	2301      	movs	r3, #1
 800099e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009a0:	2300      	movs	r3, #0
 80009a2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009a4:	2300      	movs	r3, #0
 80009a6:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80009a8:	f107 031c 	add.w	r3, r7, #28
 80009ac:	4619      	mov	r1, r3
 80009ae:	4833      	ldr	r0, [pc, #204]	@ (8000a7c <MX_GPIO_Init+0x2b0>)
 80009b0:	f000 fae8 	bl	8000f84 <HAL_GPIO_Init>

  /*Configure GPIO pins : I2S3_MCK_Pin I2S3_SCK_Pin I2S3_SD_Pin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 80009b4:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 80009b8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009ba:	2302      	movs	r3, #2
 80009bc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009be:	2300      	movs	r3, #0
 80009c0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009c2:	2300      	movs	r3, #0
 80009c4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80009c6:	2306      	movs	r3, #6
 80009c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80009ca:	f107 031c 	add.w	r3, r7, #28
 80009ce:	4619      	mov	r1, r3
 80009d0:	4829      	ldr	r0, [pc, #164]	@ (8000a78 <MX_GPIO_Init+0x2ac>)
 80009d2:	f000 fad7 	bl	8000f84 <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_FS_Pin */
  GPIO_InitStruct.Pin = VBUS_FS_Pin;
 80009d6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80009da:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009dc:	2300      	movs	r3, #0
 80009de:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009e0:	2300      	movs	r3, #0
 80009e2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 80009e4:	f107 031c 	add.w	r3, r7, #28
 80009e8:	4619      	mov	r1, r3
 80009ea:	4825      	ldr	r0, [pc, #148]	@ (8000a80 <MX_GPIO_Init+0x2b4>)
 80009ec:	f000 faca 	bl	8000f84 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_ID_Pin OTG_FS_DM_Pin OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 80009f0:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 80009f4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009f6:	2302      	movs	r3, #2
 80009f8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009fa:	2300      	movs	r3, #0
 80009fc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009fe:	2300      	movs	r3, #0
 8000a00:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000a02:	230a      	movs	r3, #10
 8000a04:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a06:	f107 031c 	add.w	r3, r7, #28
 8000a0a:	4619      	mov	r1, r3
 8000a0c:	481c      	ldr	r0, [pc, #112]	@ (8000a80 <MX_GPIO_Init+0x2b4>)
 8000a0e:	f000 fab9 	bl	8000f84 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000a12:	2320      	movs	r3, #32
 8000a14:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a16:	2300      	movs	r3, #0
 8000a18:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a1a:	2300      	movs	r3, #0
 8000a1c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000a1e:	f107 031c 	add.w	r3, r7, #28
 8000a22:	4619      	mov	r1, r3
 8000a24:	4815      	ldr	r0, [pc, #84]	@ (8000a7c <MX_GPIO_Init+0x2b0>)
 8000a26:	f000 faad 	bl	8000f84 <HAL_GPIO_Init>

  /*Configure GPIO pins : Audio_SCL_Pin Audio_SDA_Pin */
  GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8000a2a:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8000a2e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000a30:	2312      	movs	r3, #18
 8000a32:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a34:	2300      	movs	r3, #0
 8000a36:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a38:	2300      	movs	r3, #0
 8000a3a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000a3c:	2304      	movs	r3, #4
 8000a3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a40:	f107 031c 	add.w	r3, r7, #28
 8000a44:	4619      	mov	r1, r3
 8000a46:	480f      	ldr	r0, [pc, #60]	@ (8000a84 <MX_GPIO_Init+0x2b8>)
 8000a48:	f000 fa9c 	bl	8000f84 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8000a4c:	2302      	movs	r3, #2
 8000a4e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000a50:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8000a54:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a56:	2300      	movs	r3, #0
 8000a58:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8000a5a:	f107 031c 	add.w	r3, r7, #28
 8000a5e:	4619      	mov	r1, r3
 8000a60:	4804      	ldr	r0, [pc, #16]	@ (8000a74 <MX_GPIO_Init+0x2a8>)
 8000a62:	f000 fa8f 	bl	8000f84 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000a66:	bf00      	nop
 8000a68:	3730      	adds	r7, #48	@ 0x30
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	bd80      	pop	{r7, pc}
 8000a6e:	bf00      	nop
 8000a70:	40023800 	.word	0x40023800
 8000a74:	40021000 	.word	0x40021000
 8000a78:	40020800 	.word	0x40020800
 8000a7c:	40020c00 	.word	0x40020c00
 8000a80:	40020000 	.word	0x40020000
 8000a84:	40020400 	.word	0x40020400

08000a88 <task_handler1>:

/* USER CODE BEGIN 4 */

void task_handler1(void *data) {
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b0a2      	sub	sp, #136	@ 0x88
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	6078      	str	r0, [r7, #4]

	char Segger_data[128];
	while(1) {
		//printf("%s\n", (char *)data);
		snprintf(Segger_data, sizeof(Segger_data), "%s\n", (char *)data);
 8000a90:	f107 0008 	add.w	r0, r7, #8
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	4a09      	ldr	r2, [pc, #36]	@ (8000abc <task_handler1+0x34>)
 8000a98:	2180      	movs	r1, #128	@ 0x80
 8000a9a:	f006 f9cd 	bl	8006e38 <sniprintf>
		SEGGER_SYSVIEW_PrintfTarget(Segger_data);
 8000a9e:	f107 0308 	add.w	r3, r7, #8
 8000aa2:	4618      	mov	r0, r3
 8000aa4:	f006 f906 	bl	8006cb4 <SEGGER_SYSVIEW_PrintfTarget>
		taskYIELD(); //Used to make freeRTOS to operate in co-operative method
 8000aa8:	4b05      	ldr	r3, [pc, #20]	@ (8000ac0 <task_handler1+0x38>)
 8000aaa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000aae:	601a      	str	r2, [r3, #0]
 8000ab0:	f3bf 8f4f 	dsb	sy
 8000ab4:	f3bf 8f6f 	isb	sy
		snprintf(Segger_data, sizeof(Segger_data), "%s\n", (char *)data);
 8000ab8:	bf00      	nop
 8000aba:	e7e9      	b.n	8000a90 <task_handler1+0x8>
 8000abc:	08007820 	.word	0x08007820
 8000ac0:	e000ed04 	.word	0xe000ed04

08000ac4 <task_handler2>:
					// To Do this disable configUSE_PREEMPTION to 0 in FreeRTOSConfig.h
	}
}

void task_handler2(void *data) {
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b0a2      	sub	sp, #136	@ 0x88
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	6078      	str	r0, [r7, #4]
	char Segger_data[128];
	while(1) {
		//printf("%s\n", (char *)data);
		snprintf(Segger_data, sizeof(Segger_data), "%s\n", (char *)data);
 8000acc:	f107 0008 	add.w	r0, r7, #8
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	4a09      	ldr	r2, [pc, #36]	@ (8000af8 <task_handler2+0x34>)
 8000ad4:	2180      	movs	r1, #128	@ 0x80
 8000ad6:	f006 f9af 	bl	8006e38 <sniprintf>
		SEGGER_SYSVIEW_PrintfTarget(Segger_data);
 8000ada:	f107 0308 	add.w	r3, r7, #8
 8000ade:	4618      	mov	r0, r3
 8000ae0:	f006 f8e8 	bl	8006cb4 <SEGGER_SYSVIEW_PrintfTarget>
		taskYIELD();
 8000ae4:	4b05      	ldr	r3, [pc, #20]	@ (8000afc <task_handler2+0x38>)
 8000ae6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000aea:	601a      	str	r2, [r3, #0]
 8000aec:	f3bf 8f4f 	dsb	sy
 8000af0:	f3bf 8f6f 	isb	sy
		snprintf(Segger_data, sizeof(Segger_data), "%s\n", (char *)data);
 8000af4:	bf00      	nop
 8000af6:	e7e9      	b.n	8000acc <task_handler2+0x8>
 8000af8:	08007820 	.word	0x08007820
 8000afc:	e000ed04 	.word	0xe000ed04

08000b00 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000b00:	b580      	push	{r7, lr}
 8000b02:	b082      	sub	sp, #8
 8000b04:	af00      	add	r7, sp, #0
 8000b06:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	681b      	ldr	r3, [r3, #0]
 8000b0c:	4a04      	ldr	r2, [pc, #16]	@ (8000b20 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000b0e:	4293      	cmp	r3, r2
 8000b10:	d101      	bne.n	8000b16 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000b12:	f000 f935 	bl	8000d80 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000b16:	bf00      	nop
 8000b18:	3708      	adds	r7, #8
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	bd80      	pop	{r7, pc}
 8000b1e:	bf00      	nop
 8000b20:	40001000 	.word	0x40001000

08000b24 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b24:	b480      	push	{r7}
 8000b26:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b28:	b672      	cpsid	i
}
 8000b2a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b2c:	bf00      	nop
 8000b2e:	e7fd      	b.n	8000b2c <Error_Handler+0x8>

08000b30 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b30:	b580      	push	{r7, lr}
 8000b32:	b082      	sub	sp, #8
 8000b34:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b36:	2300      	movs	r3, #0
 8000b38:	607b      	str	r3, [r7, #4]
 8000b3a:	4b10      	ldr	r3, [pc, #64]	@ (8000b7c <HAL_MspInit+0x4c>)
 8000b3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b3e:	4a0f      	ldr	r2, [pc, #60]	@ (8000b7c <HAL_MspInit+0x4c>)
 8000b40:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000b44:	6453      	str	r3, [r2, #68]	@ 0x44
 8000b46:	4b0d      	ldr	r3, [pc, #52]	@ (8000b7c <HAL_MspInit+0x4c>)
 8000b48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b4a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000b4e:	607b      	str	r3, [r7, #4]
 8000b50:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b52:	2300      	movs	r3, #0
 8000b54:	603b      	str	r3, [r7, #0]
 8000b56:	4b09      	ldr	r3, [pc, #36]	@ (8000b7c <HAL_MspInit+0x4c>)
 8000b58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b5a:	4a08      	ldr	r2, [pc, #32]	@ (8000b7c <HAL_MspInit+0x4c>)
 8000b5c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000b60:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b62:	4b06      	ldr	r3, [pc, #24]	@ (8000b7c <HAL_MspInit+0x4c>)
 8000b64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b66:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b6a:	603b      	str	r3, [r7, #0]
 8000b6c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */
  vInitPrioGroupValue();
 8000b6e:	f003 fa05 	bl	8003f7c <vInitPrioGroupValue>
  /* USER CODE END MspInit 1 */
}
 8000b72:	bf00      	nop
 8000b74:	3708      	adds	r7, #8
 8000b76:	46bd      	mov	sp, r7
 8000b78:	bd80      	pop	{r7, pc}
 8000b7a:	bf00      	nop
 8000b7c:	40023800 	.word	0x40023800

08000b80 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b80:	b580      	push	{r7, lr}
 8000b82:	b08e      	sub	sp, #56	@ 0x38
 8000b84:	af00      	add	r7, sp, #0
 8000b86:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000b88:	2300      	movs	r3, #0
 8000b8a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000b8c:	2300      	movs	r3, #0
 8000b8e:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000b90:	2300      	movs	r3, #0
 8000b92:	60fb      	str	r3, [r7, #12]
 8000b94:	4b33      	ldr	r3, [pc, #204]	@ (8000c64 <HAL_InitTick+0xe4>)
 8000b96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b98:	4a32      	ldr	r2, [pc, #200]	@ (8000c64 <HAL_InitTick+0xe4>)
 8000b9a:	f043 0310 	orr.w	r3, r3, #16
 8000b9e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ba0:	4b30      	ldr	r3, [pc, #192]	@ (8000c64 <HAL_InitTick+0xe4>)
 8000ba2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ba4:	f003 0310 	and.w	r3, r3, #16
 8000ba8:	60fb      	str	r3, [r7, #12]
 8000baa:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000bac:	f107 0210 	add.w	r2, r7, #16
 8000bb0:	f107 0314 	add.w	r3, r7, #20
 8000bb4:	4611      	mov	r1, r2
 8000bb6:	4618      	mov	r0, r3
 8000bb8:	f001 f81e 	bl	8001bf8 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000bbc:	6a3b      	ldr	r3, [r7, #32]
 8000bbe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000bc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	d103      	bne.n	8000bce <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000bc6:	f001 f803 	bl	8001bd0 <HAL_RCC_GetPCLK1Freq>
 8000bca:	6378      	str	r0, [r7, #52]	@ 0x34
 8000bcc:	e004      	b.n	8000bd8 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000bce:	f000 ffff 	bl	8001bd0 <HAL_RCC_GetPCLK1Freq>
 8000bd2:	4603      	mov	r3, r0
 8000bd4:	005b      	lsls	r3, r3, #1
 8000bd6:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000bd8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000bda:	4a23      	ldr	r2, [pc, #140]	@ (8000c68 <HAL_InitTick+0xe8>)
 8000bdc:	fba2 2303 	umull	r2, r3, r2, r3
 8000be0:	0c9b      	lsrs	r3, r3, #18
 8000be2:	3b01      	subs	r3, #1
 8000be4:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000be6:	4b21      	ldr	r3, [pc, #132]	@ (8000c6c <HAL_InitTick+0xec>)
 8000be8:	4a21      	ldr	r2, [pc, #132]	@ (8000c70 <HAL_InitTick+0xf0>)
 8000bea:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000bec:	4b1f      	ldr	r3, [pc, #124]	@ (8000c6c <HAL_InitTick+0xec>)
 8000bee:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000bf2:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000bf4:	4a1d      	ldr	r2, [pc, #116]	@ (8000c6c <HAL_InitTick+0xec>)
 8000bf6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000bf8:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000bfa:	4b1c      	ldr	r3, [pc, #112]	@ (8000c6c <HAL_InitTick+0xec>)
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c00:	4b1a      	ldr	r3, [pc, #104]	@ (8000c6c <HAL_InitTick+0xec>)
 8000c02:	2200      	movs	r2, #0
 8000c04:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c06:	4b19      	ldr	r3, [pc, #100]	@ (8000c6c <HAL_InitTick+0xec>)
 8000c08:	2200      	movs	r2, #0
 8000c0a:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8000c0c:	4817      	ldr	r0, [pc, #92]	@ (8000c6c <HAL_InitTick+0xec>)
 8000c0e:	f001 f825 	bl	8001c5c <HAL_TIM_Base_Init>
 8000c12:	4603      	mov	r3, r0
 8000c14:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8000c18:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d11b      	bne.n	8000c58 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000c20:	4812      	ldr	r0, [pc, #72]	@ (8000c6c <HAL_InitTick+0xec>)
 8000c22:	f001 f875 	bl	8001d10 <HAL_TIM_Base_Start_IT>
 8000c26:	4603      	mov	r3, r0
 8000c28:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8000c2c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d111      	bne.n	8000c58 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000c34:	2036      	movs	r0, #54	@ 0x36
 8000c36:	f000 f997 	bl	8000f68 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	2b0f      	cmp	r3, #15
 8000c3e:	d808      	bhi.n	8000c52 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000c40:	2200      	movs	r2, #0
 8000c42:	6879      	ldr	r1, [r7, #4]
 8000c44:	2036      	movs	r0, #54	@ 0x36
 8000c46:	f000 f973 	bl	8000f30 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000c4a:	4a0a      	ldr	r2, [pc, #40]	@ (8000c74 <HAL_InitTick+0xf4>)
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	6013      	str	r3, [r2, #0]
 8000c50:	e002      	b.n	8000c58 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8000c52:	2301      	movs	r3, #1
 8000c54:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000c58:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8000c5c:	4618      	mov	r0, r3
 8000c5e:	3738      	adds	r7, #56	@ 0x38
 8000c60:	46bd      	mov	sp, r7
 8000c62:	bd80      	pop	{r7, pc}
 8000c64:	40023800 	.word	0x40023800
 8000c68:	431bde83 	.word	0x431bde83
 8000c6c:	20000084 	.word	0x20000084
 8000c70:	40001000 	.word	0x40001000
 8000c74:	20000004 	.word	0x20000004

08000c78 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c78:	b480      	push	{r7}
 8000c7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000c7c:	bf00      	nop
 8000c7e:	e7fd      	b.n	8000c7c <NMI_Handler+0x4>

08000c80 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c80:	b480      	push	{r7}
 8000c82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c84:	bf00      	nop
 8000c86:	e7fd      	b.n	8000c84 <HardFault_Handler+0x4>

08000c88 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c88:	b480      	push	{r7}
 8000c8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c8c:	bf00      	nop
 8000c8e:	e7fd      	b.n	8000c8c <MemManage_Handler+0x4>

08000c90 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c90:	b480      	push	{r7}
 8000c92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c94:	bf00      	nop
 8000c96:	e7fd      	b.n	8000c94 <BusFault_Handler+0x4>

08000c98 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c98:	b480      	push	{r7}
 8000c9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c9c:	bf00      	nop
 8000c9e:	e7fd      	b.n	8000c9c <UsageFault_Handler+0x4>

08000ca0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ca0:	b480      	push	{r7}
 8000ca2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ca4:	bf00      	nop
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cac:	4770      	bx	lr
	...

08000cb0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000cb4:	4802      	ldr	r0, [pc, #8]	@ (8000cc0 <TIM6_DAC_IRQHandler+0x10>)
 8000cb6:	f001 f89b 	bl	8001df0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000cba:	bf00      	nop
 8000cbc:	bd80      	pop	{r7, pc}
 8000cbe:	bf00      	nop
 8000cc0:	20000084 	.word	0x20000084

08000cc4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000cc4:	b480      	push	{r7}
 8000cc6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000cc8:	4b06      	ldr	r3, [pc, #24]	@ (8000ce4 <SystemInit+0x20>)
 8000cca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000cce:	4a05      	ldr	r2, [pc, #20]	@ (8000ce4 <SystemInit+0x20>)
 8000cd0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000cd4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000cd8:	bf00      	nop
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce0:	4770      	bx	lr
 8000ce2:	bf00      	nop
 8000ce4:	e000ed00 	.word	0xe000ed00

08000ce8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000ce8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000d20 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000cec:	f7ff ffea 	bl	8000cc4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000cf0:	480c      	ldr	r0, [pc, #48]	@ (8000d24 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000cf2:	490d      	ldr	r1, [pc, #52]	@ (8000d28 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000cf4:	4a0d      	ldr	r2, [pc, #52]	@ (8000d2c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000cf6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000cf8:	e002      	b.n	8000d00 <LoopCopyDataInit>

08000cfa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000cfa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000cfc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000cfe:	3304      	adds	r3, #4

08000d00 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d00:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d02:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d04:	d3f9      	bcc.n	8000cfa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d06:	4a0a      	ldr	r2, [pc, #40]	@ (8000d30 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000d08:	4c0a      	ldr	r4, [pc, #40]	@ (8000d34 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000d0a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d0c:	e001      	b.n	8000d12 <LoopFillZerobss>

08000d0e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d0e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d10:	3204      	adds	r2, #4

08000d12 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d12:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d14:	d3fb      	bcc.n	8000d0e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000d16:	f006 f8dd 	bl	8006ed4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000d1a:	f7ff fc8f 	bl	800063c <main>
  bx  lr    
 8000d1e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000d20:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000d24:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d28:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000d2c:	08007990 	.word	0x08007990
  ldr r2, =_sbss
 8000d30:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000d34:	20014640 	.word	0x20014640

08000d38 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000d38:	e7fe      	b.n	8000d38 <ADC_IRQHandler>
	...

08000d3c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000d40:	4b0e      	ldr	r3, [pc, #56]	@ (8000d7c <HAL_Init+0x40>)
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	4a0d      	ldr	r2, [pc, #52]	@ (8000d7c <HAL_Init+0x40>)
 8000d46:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000d4a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000d4c:	4b0b      	ldr	r3, [pc, #44]	@ (8000d7c <HAL_Init+0x40>)
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	4a0a      	ldr	r2, [pc, #40]	@ (8000d7c <HAL_Init+0x40>)
 8000d52:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000d56:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d58:	4b08      	ldr	r3, [pc, #32]	@ (8000d7c <HAL_Init+0x40>)
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	4a07      	ldr	r2, [pc, #28]	@ (8000d7c <HAL_Init+0x40>)
 8000d5e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000d62:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d64:	2003      	movs	r0, #3
 8000d66:	f000 f8d8 	bl	8000f1a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000d6a:	2000      	movs	r0, #0
 8000d6c:	f7ff ff08 	bl	8000b80 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000d70:	f7ff fede 	bl	8000b30 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d74:	2300      	movs	r3, #0
}
 8000d76:	4618      	mov	r0, r3
 8000d78:	bd80      	pop	{r7, pc}
 8000d7a:	bf00      	nop
 8000d7c:	40023c00 	.word	0x40023c00

08000d80 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d80:	b480      	push	{r7}
 8000d82:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d84:	4b06      	ldr	r3, [pc, #24]	@ (8000da0 <HAL_IncTick+0x20>)
 8000d86:	781b      	ldrb	r3, [r3, #0]
 8000d88:	461a      	mov	r2, r3
 8000d8a:	4b06      	ldr	r3, [pc, #24]	@ (8000da4 <HAL_IncTick+0x24>)
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	4413      	add	r3, r2
 8000d90:	4a04      	ldr	r2, [pc, #16]	@ (8000da4 <HAL_IncTick+0x24>)
 8000d92:	6013      	str	r3, [r2, #0]
}
 8000d94:	bf00      	nop
 8000d96:	46bd      	mov	sp, r7
 8000d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d9c:	4770      	bx	lr
 8000d9e:	bf00      	nop
 8000da0:	20000008 	.word	0x20000008
 8000da4:	200000cc 	.word	0x200000cc

08000da8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000da8:	b480      	push	{r7}
 8000daa:	af00      	add	r7, sp, #0
  return uwTick;
 8000dac:	4b03      	ldr	r3, [pc, #12]	@ (8000dbc <HAL_GetTick+0x14>)
 8000dae:	681b      	ldr	r3, [r3, #0]
}
 8000db0:	4618      	mov	r0, r3
 8000db2:	46bd      	mov	sp, r7
 8000db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db8:	4770      	bx	lr
 8000dba:	bf00      	nop
 8000dbc:	200000cc 	.word	0x200000cc

08000dc0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000dc0:	b480      	push	{r7}
 8000dc2:	b085      	sub	sp, #20
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	f003 0307 	and.w	r3, r3, #7
 8000dce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000dd0:	4b0c      	ldr	r3, [pc, #48]	@ (8000e04 <__NVIC_SetPriorityGrouping+0x44>)
 8000dd2:	68db      	ldr	r3, [r3, #12]
 8000dd4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000dd6:	68ba      	ldr	r2, [r7, #8]
 8000dd8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000ddc:	4013      	ands	r3, r2
 8000dde:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000de0:	68fb      	ldr	r3, [r7, #12]
 8000de2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000de4:	68bb      	ldr	r3, [r7, #8]
 8000de6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000de8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000dec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000df0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000df2:	4a04      	ldr	r2, [pc, #16]	@ (8000e04 <__NVIC_SetPriorityGrouping+0x44>)
 8000df4:	68bb      	ldr	r3, [r7, #8]
 8000df6:	60d3      	str	r3, [r2, #12]
}
 8000df8:	bf00      	nop
 8000dfa:	3714      	adds	r7, #20
 8000dfc:	46bd      	mov	sp, r7
 8000dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e02:	4770      	bx	lr
 8000e04:	e000ed00 	.word	0xe000ed00

08000e08 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e08:	b480      	push	{r7}
 8000e0a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e0c:	4b04      	ldr	r3, [pc, #16]	@ (8000e20 <__NVIC_GetPriorityGrouping+0x18>)
 8000e0e:	68db      	ldr	r3, [r3, #12]
 8000e10:	0a1b      	lsrs	r3, r3, #8
 8000e12:	f003 0307 	and.w	r3, r3, #7
}
 8000e16:	4618      	mov	r0, r3
 8000e18:	46bd      	mov	sp, r7
 8000e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e1e:	4770      	bx	lr
 8000e20:	e000ed00 	.word	0xe000ed00

08000e24 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e24:	b480      	push	{r7}
 8000e26:	b083      	sub	sp, #12
 8000e28:	af00      	add	r7, sp, #0
 8000e2a:	4603      	mov	r3, r0
 8000e2c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	db0b      	blt.n	8000e4e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e36:	79fb      	ldrb	r3, [r7, #7]
 8000e38:	f003 021f 	and.w	r2, r3, #31
 8000e3c:	4907      	ldr	r1, [pc, #28]	@ (8000e5c <__NVIC_EnableIRQ+0x38>)
 8000e3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e42:	095b      	lsrs	r3, r3, #5
 8000e44:	2001      	movs	r0, #1
 8000e46:	fa00 f202 	lsl.w	r2, r0, r2
 8000e4a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000e4e:	bf00      	nop
 8000e50:	370c      	adds	r7, #12
 8000e52:	46bd      	mov	sp, r7
 8000e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e58:	4770      	bx	lr
 8000e5a:	bf00      	nop
 8000e5c:	e000e100 	.word	0xe000e100

08000e60 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e60:	b480      	push	{r7}
 8000e62:	b083      	sub	sp, #12
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	4603      	mov	r3, r0
 8000e68:	6039      	str	r1, [r7, #0]
 8000e6a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	db0a      	blt.n	8000e8a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e74:	683b      	ldr	r3, [r7, #0]
 8000e76:	b2da      	uxtb	r2, r3
 8000e78:	490c      	ldr	r1, [pc, #48]	@ (8000eac <__NVIC_SetPriority+0x4c>)
 8000e7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e7e:	0112      	lsls	r2, r2, #4
 8000e80:	b2d2      	uxtb	r2, r2
 8000e82:	440b      	add	r3, r1
 8000e84:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e88:	e00a      	b.n	8000ea0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e8a:	683b      	ldr	r3, [r7, #0]
 8000e8c:	b2da      	uxtb	r2, r3
 8000e8e:	4908      	ldr	r1, [pc, #32]	@ (8000eb0 <__NVIC_SetPriority+0x50>)
 8000e90:	79fb      	ldrb	r3, [r7, #7]
 8000e92:	f003 030f 	and.w	r3, r3, #15
 8000e96:	3b04      	subs	r3, #4
 8000e98:	0112      	lsls	r2, r2, #4
 8000e9a:	b2d2      	uxtb	r2, r2
 8000e9c:	440b      	add	r3, r1
 8000e9e:	761a      	strb	r2, [r3, #24]
}
 8000ea0:	bf00      	nop
 8000ea2:	370c      	adds	r7, #12
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eaa:	4770      	bx	lr
 8000eac:	e000e100 	.word	0xe000e100
 8000eb0:	e000ed00 	.word	0xe000ed00

08000eb4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000eb4:	b480      	push	{r7}
 8000eb6:	b089      	sub	sp, #36	@ 0x24
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	60f8      	str	r0, [r7, #12]
 8000ebc:	60b9      	str	r1, [r7, #8]
 8000ebe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ec0:	68fb      	ldr	r3, [r7, #12]
 8000ec2:	f003 0307 	and.w	r3, r3, #7
 8000ec6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ec8:	69fb      	ldr	r3, [r7, #28]
 8000eca:	f1c3 0307 	rsb	r3, r3, #7
 8000ece:	2b04      	cmp	r3, #4
 8000ed0:	bf28      	it	cs
 8000ed2:	2304      	movcs	r3, #4
 8000ed4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ed6:	69fb      	ldr	r3, [r7, #28]
 8000ed8:	3304      	adds	r3, #4
 8000eda:	2b06      	cmp	r3, #6
 8000edc:	d902      	bls.n	8000ee4 <NVIC_EncodePriority+0x30>
 8000ede:	69fb      	ldr	r3, [r7, #28]
 8000ee0:	3b03      	subs	r3, #3
 8000ee2:	e000      	b.n	8000ee6 <NVIC_EncodePriority+0x32>
 8000ee4:	2300      	movs	r3, #0
 8000ee6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ee8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000eec:	69bb      	ldr	r3, [r7, #24]
 8000eee:	fa02 f303 	lsl.w	r3, r2, r3
 8000ef2:	43da      	mvns	r2, r3
 8000ef4:	68bb      	ldr	r3, [r7, #8]
 8000ef6:	401a      	ands	r2, r3
 8000ef8:	697b      	ldr	r3, [r7, #20]
 8000efa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000efc:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000f00:	697b      	ldr	r3, [r7, #20]
 8000f02:	fa01 f303 	lsl.w	r3, r1, r3
 8000f06:	43d9      	mvns	r1, r3
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f0c:	4313      	orrs	r3, r2
         );
}
 8000f0e:	4618      	mov	r0, r3
 8000f10:	3724      	adds	r7, #36	@ 0x24
 8000f12:	46bd      	mov	sp, r7
 8000f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f18:	4770      	bx	lr

08000f1a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f1a:	b580      	push	{r7, lr}
 8000f1c:	b082      	sub	sp, #8
 8000f1e:	af00      	add	r7, sp, #0
 8000f20:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000f22:	6878      	ldr	r0, [r7, #4]
 8000f24:	f7ff ff4c 	bl	8000dc0 <__NVIC_SetPriorityGrouping>
}
 8000f28:	bf00      	nop
 8000f2a:	3708      	adds	r7, #8
 8000f2c:	46bd      	mov	sp, r7
 8000f2e:	bd80      	pop	{r7, pc}

08000f30 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b086      	sub	sp, #24
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	4603      	mov	r3, r0
 8000f38:	60b9      	str	r1, [r7, #8]
 8000f3a:	607a      	str	r2, [r7, #4]
 8000f3c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000f3e:	2300      	movs	r3, #0
 8000f40:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000f42:	f7ff ff61 	bl	8000e08 <__NVIC_GetPriorityGrouping>
 8000f46:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f48:	687a      	ldr	r2, [r7, #4]
 8000f4a:	68b9      	ldr	r1, [r7, #8]
 8000f4c:	6978      	ldr	r0, [r7, #20]
 8000f4e:	f7ff ffb1 	bl	8000eb4 <NVIC_EncodePriority>
 8000f52:	4602      	mov	r2, r0
 8000f54:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f58:	4611      	mov	r1, r2
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	f7ff ff80 	bl	8000e60 <__NVIC_SetPriority>
}
 8000f60:	bf00      	nop
 8000f62:	3718      	adds	r7, #24
 8000f64:	46bd      	mov	sp, r7
 8000f66:	bd80      	pop	{r7, pc}

08000f68 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b082      	sub	sp, #8
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	4603      	mov	r3, r0
 8000f70:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000f72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f76:	4618      	mov	r0, r3
 8000f78:	f7ff ff54 	bl	8000e24 <__NVIC_EnableIRQ>
}
 8000f7c:	bf00      	nop
 8000f7e:	3708      	adds	r7, #8
 8000f80:	46bd      	mov	sp, r7
 8000f82:	bd80      	pop	{r7, pc}

08000f84 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f84:	b480      	push	{r7}
 8000f86:	b089      	sub	sp, #36	@ 0x24
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
 8000f8c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000f8e:	2300      	movs	r3, #0
 8000f90:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000f92:	2300      	movs	r3, #0
 8000f94:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000f96:	2300      	movs	r3, #0
 8000f98:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	61fb      	str	r3, [r7, #28]
 8000f9e:	e16b      	b.n	8001278 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000fa0:	2201      	movs	r2, #1
 8000fa2:	69fb      	ldr	r3, [r7, #28]
 8000fa4:	fa02 f303 	lsl.w	r3, r2, r3
 8000fa8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000faa:	683b      	ldr	r3, [r7, #0]
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	697a      	ldr	r2, [r7, #20]
 8000fb0:	4013      	ands	r3, r2
 8000fb2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000fb4:	693a      	ldr	r2, [r7, #16]
 8000fb6:	697b      	ldr	r3, [r7, #20]
 8000fb8:	429a      	cmp	r2, r3
 8000fba:	f040 815a 	bne.w	8001272 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000fbe:	683b      	ldr	r3, [r7, #0]
 8000fc0:	685b      	ldr	r3, [r3, #4]
 8000fc2:	f003 0303 	and.w	r3, r3, #3
 8000fc6:	2b01      	cmp	r3, #1
 8000fc8:	d005      	beq.n	8000fd6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000fca:	683b      	ldr	r3, [r7, #0]
 8000fcc:	685b      	ldr	r3, [r3, #4]
 8000fce:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000fd2:	2b02      	cmp	r3, #2
 8000fd4:	d130      	bne.n	8001038 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	689b      	ldr	r3, [r3, #8]
 8000fda:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000fdc:	69fb      	ldr	r3, [r7, #28]
 8000fde:	005b      	lsls	r3, r3, #1
 8000fe0:	2203      	movs	r2, #3
 8000fe2:	fa02 f303 	lsl.w	r3, r2, r3
 8000fe6:	43db      	mvns	r3, r3
 8000fe8:	69ba      	ldr	r2, [r7, #24]
 8000fea:	4013      	ands	r3, r2
 8000fec:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000fee:	683b      	ldr	r3, [r7, #0]
 8000ff0:	68da      	ldr	r2, [r3, #12]
 8000ff2:	69fb      	ldr	r3, [r7, #28]
 8000ff4:	005b      	lsls	r3, r3, #1
 8000ff6:	fa02 f303 	lsl.w	r3, r2, r3
 8000ffa:	69ba      	ldr	r2, [r7, #24]
 8000ffc:	4313      	orrs	r3, r2
 8000ffe:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	69ba      	ldr	r2, [r7, #24]
 8001004:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	685b      	ldr	r3, [r3, #4]
 800100a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800100c:	2201      	movs	r2, #1
 800100e:	69fb      	ldr	r3, [r7, #28]
 8001010:	fa02 f303 	lsl.w	r3, r2, r3
 8001014:	43db      	mvns	r3, r3
 8001016:	69ba      	ldr	r2, [r7, #24]
 8001018:	4013      	ands	r3, r2
 800101a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800101c:	683b      	ldr	r3, [r7, #0]
 800101e:	685b      	ldr	r3, [r3, #4]
 8001020:	091b      	lsrs	r3, r3, #4
 8001022:	f003 0201 	and.w	r2, r3, #1
 8001026:	69fb      	ldr	r3, [r7, #28]
 8001028:	fa02 f303 	lsl.w	r3, r2, r3
 800102c:	69ba      	ldr	r2, [r7, #24]
 800102e:	4313      	orrs	r3, r2
 8001030:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	69ba      	ldr	r2, [r7, #24]
 8001036:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001038:	683b      	ldr	r3, [r7, #0]
 800103a:	685b      	ldr	r3, [r3, #4]
 800103c:	f003 0303 	and.w	r3, r3, #3
 8001040:	2b03      	cmp	r3, #3
 8001042:	d017      	beq.n	8001074 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	68db      	ldr	r3, [r3, #12]
 8001048:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800104a:	69fb      	ldr	r3, [r7, #28]
 800104c:	005b      	lsls	r3, r3, #1
 800104e:	2203      	movs	r2, #3
 8001050:	fa02 f303 	lsl.w	r3, r2, r3
 8001054:	43db      	mvns	r3, r3
 8001056:	69ba      	ldr	r2, [r7, #24]
 8001058:	4013      	ands	r3, r2
 800105a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800105c:	683b      	ldr	r3, [r7, #0]
 800105e:	689a      	ldr	r2, [r3, #8]
 8001060:	69fb      	ldr	r3, [r7, #28]
 8001062:	005b      	lsls	r3, r3, #1
 8001064:	fa02 f303 	lsl.w	r3, r2, r3
 8001068:	69ba      	ldr	r2, [r7, #24]
 800106a:	4313      	orrs	r3, r2
 800106c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	69ba      	ldr	r2, [r7, #24]
 8001072:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001074:	683b      	ldr	r3, [r7, #0]
 8001076:	685b      	ldr	r3, [r3, #4]
 8001078:	f003 0303 	and.w	r3, r3, #3
 800107c:	2b02      	cmp	r3, #2
 800107e:	d123      	bne.n	80010c8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001080:	69fb      	ldr	r3, [r7, #28]
 8001082:	08da      	lsrs	r2, r3, #3
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	3208      	adds	r2, #8
 8001088:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800108c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800108e:	69fb      	ldr	r3, [r7, #28]
 8001090:	f003 0307 	and.w	r3, r3, #7
 8001094:	009b      	lsls	r3, r3, #2
 8001096:	220f      	movs	r2, #15
 8001098:	fa02 f303 	lsl.w	r3, r2, r3
 800109c:	43db      	mvns	r3, r3
 800109e:	69ba      	ldr	r2, [r7, #24]
 80010a0:	4013      	ands	r3, r2
 80010a2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80010a4:	683b      	ldr	r3, [r7, #0]
 80010a6:	691a      	ldr	r2, [r3, #16]
 80010a8:	69fb      	ldr	r3, [r7, #28]
 80010aa:	f003 0307 	and.w	r3, r3, #7
 80010ae:	009b      	lsls	r3, r3, #2
 80010b0:	fa02 f303 	lsl.w	r3, r2, r3
 80010b4:	69ba      	ldr	r2, [r7, #24]
 80010b6:	4313      	orrs	r3, r2
 80010b8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80010ba:	69fb      	ldr	r3, [r7, #28]
 80010bc:	08da      	lsrs	r2, r3, #3
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	3208      	adds	r2, #8
 80010c2:	69b9      	ldr	r1, [r7, #24]
 80010c4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80010ce:	69fb      	ldr	r3, [r7, #28]
 80010d0:	005b      	lsls	r3, r3, #1
 80010d2:	2203      	movs	r2, #3
 80010d4:	fa02 f303 	lsl.w	r3, r2, r3
 80010d8:	43db      	mvns	r3, r3
 80010da:	69ba      	ldr	r2, [r7, #24]
 80010dc:	4013      	ands	r3, r2
 80010de:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80010e0:	683b      	ldr	r3, [r7, #0]
 80010e2:	685b      	ldr	r3, [r3, #4]
 80010e4:	f003 0203 	and.w	r2, r3, #3
 80010e8:	69fb      	ldr	r3, [r7, #28]
 80010ea:	005b      	lsls	r3, r3, #1
 80010ec:	fa02 f303 	lsl.w	r3, r2, r3
 80010f0:	69ba      	ldr	r2, [r7, #24]
 80010f2:	4313      	orrs	r3, r2
 80010f4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	69ba      	ldr	r2, [r7, #24]
 80010fa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80010fc:	683b      	ldr	r3, [r7, #0]
 80010fe:	685b      	ldr	r3, [r3, #4]
 8001100:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001104:	2b00      	cmp	r3, #0
 8001106:	f000 80b4 	beq.w	8001272 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800110a:	2300      	movs	r3, #0
 800110c:	60fb      	str	r3, [r7, #12]
 800110e:	4b60      	ldr	r3, [pc, #384]	@ (8001290 <HAL_GPIO_Init+0x30c>)
 8001110:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001112:	4a5f      	ldr	r2, [pc, #380]	@ (8001290 <HAL_GPIO_Init+0x30c>)
 8001114:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001118:	6453      	str	r3, [r2, #68]	@ 0x44
 800111a:	4b5d      	ldr	r3, [pc, #372]	@ (8001290 <HAL_GPIO_Init+0x30c>)
 800111c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800111e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001122:	60fb      	str	r3, [r7, #12]
 8001124:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001126:	4a5b      	ldr	r2, [pc, #364]	@ (8001294 <HAL_GPIO_Init+0x310>)
 8001128:	69fb      	ldr	r3, [r7, #28]
 800112a:	089b      	lsrs	r3, r3, #2
 800112c:	3302      	adds	r3, #2
 800112e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001132:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001134:	69fb      	ldr	r3, [r7, #28]
 8001136:	f003 0303 	and.w	r3, r3, #3
 800113a:	009b      	lsls	r3, r3, #2
 800113c:	220f      	movs	r2, #15
 800113e:	fa02 f303 	lsl.w	r3, r2, r3
 8001142:	43db      	mvns	r3, r3
 8001144:	69ba      	ldr	r2, [r7, #24]
 8001146:	4013      	ands	r3, r2
 8001148:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	4a52      	ldr	r2, [pc, #328]	@ (8001298 <HAL_GPIO_Init+0x314>)
 800114e:	4293      	cmp	r3, r2
 8001150:	d02b      	beq.n	80011aa <HAL_GPIO_Init+0x226>
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	4a51      	ldr	r2, [pc, #324]	@ (800129c <HAL_GPIO_Init+0x318>)
 8001156:	4293      	cmp	r3, r2
 8001158:	d025      	beq.n	80011a6 <HAL_GPIO_Init+0x222>
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	4a50      	ldr	r2, [pc, #320]	@ (80012a0 <HAL_GPIO_Init+0x31c>)
 800115e:	4293      	cmp	r3, r2
 8001160:	d01f      	beq.n	80011a2 <HAL_GPIO_Init+0x21e>
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	4a4f      	ldr	r2, [pc, #316]	@ (80012a4 <HAL_GPIO_Init+0x320>)
 8001166:	4293      	cmp	r3, r2
 8001168:	d019      	beq.n	800119e <HAL_GPIO_Init+0x21a>
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	4a4e      	ldr	r2, [pc, #312]	@ (80012a8 <HAL_GPIO_Init+0x324>)
 800116e:	4293      	cmp	r3, r2
 8001170:	d013      	beq.n	800119a <HAL_GPIO_Init+0x216>
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	4a4d      	ldr	r2, [pc, #308]	@ (80012ac <HAL_GPIO_Init+0x328>)
 8001176:	4293      	cmp	r3, r2
 8001178:	d00d      	beq.n	8001196 <HAL_GPIO_Init+0x212>
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	4a4c      	ldr	r2, [pc, #304]	@ (80012b0 <HAL_GPIO_Init+0x32c>)
 800117e:	4293      	cmp	r3, r2
 8001180:	d007      	beq.n	8001192 <HAL_GPIO_Init+0x20e>
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	4a4b      	ldr	r2, [pc, #300]	@ (80012b4 <HAL_GPIO_Init+0x330>)
 8001186:	4293      	cmp	r3, r2
 8001188:	d101      	bne.n	800118e <HAL_GPIO_Init+0x20a>
 800118a:	2307      	movs	r3, #7
 800118c:	e00e      	b.n	80011ac <HAL_GPIO_Init+0x228>
 800118e:	2308      	movs	r3, #8
 8001190:	e00c      	b.n	80011ac <HAL_GPIO_Init+0x228>
 8001192:	2306      	movs	r3, #6
 8001194:	e00a      	b.n	80011ac <HAL_GPIO_Init+0x228>
 8001196:	2305      	movs	r3, #5
 8001198:	e008      	b.n	80011ac <HAL_GPIO_Init+0x228>
 800119a:	2304      	movs	r3, #4
 800119c:	e006      	b.n	80011ac <HAL_GPIO_Init+0x228>
 800119e:	2303      	movs	r3, #3
 80011a0:	e004      	b.n	80011ac <HAL_GPIO_Init+0x228>
 80011a2:	2302      	movs	r3, #2
 80011a4:	e002      	b.n	80011ac <HAL_GPIO_Init+0x228>
 80011a6:	2301      	movs	r3, #1
 80011a8:	e000      	b.n	80011ac <HAL_GPIO_Init+0x228>
 80011aa:	2300      	movs	r3, #0
 80011ac:	69fa      	ldr	r2, [r7, #28]
 80011ae:	f002 0203 	and.w	r2, r2, #3
 80011b2:	0092      	lsls	r2, r2, #2
 80011b4:	4093      	lsls	r3, r2
 80011b6:	69ba      	ldr	r2, [r7, #24]
 80011b8:	4313      	orrs	r3, r2
 80011ba:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80011bc:	4935      	ldr	r1, [pc, #212]	@ (8001294 <HAL_GPIO_Init+0x310>)
 80011be:	69fb      	ldr	r3, [r7, #28]
 80011c0:	089b      	lsrs	r3, r3, #2
 80011c2:	3302      	adds	r3, #2
 80011c4:	69ba      	ldr	r2, [r7, #24]
 80011c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80011ca:	4b3b      	ldr	r3, [pc, #236]	@ (80012b8 <HAL_GPIO_Init+0x334>)
 80011cc:	689b      	ldr	r3, [r3, #8]
 80011ce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011d0:	693b      	ldr	r3, [r7, #16]
 80011d2:	43db      	mvns	r3, r3
 80011d4:	69ba      	ldr	r2, [r7, #24]
 80011d6:	4013      	ands	r3, r2
 80011d8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80011da:	683b      	ldr	r3, [r7, #0]
 80011dc:	685b      	ldr	r3, [r3, #4]
 80011de:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d003      	beq.n	80011ee <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80011e6:	69ba      	ldr	r2, [r7, #24]
 80011e8:	693b      	ldr	r3, [r7, #16]
 80011ea:	4313      	orrs	r3, r2
 80011ec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80011ee:	4a32      	ldr	r2, [pc, #200]	@ (80012b8 <HAL_GPIO_Init+0x334>)
 80011f0:	69bb      	ldr	r3, [r7, #24]
 80011f2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80011f4:	4b30      	ldr	r3, [pc, #192]	@ (80012b8 <HAL_GPIO_Init+0x334>)
 80011f6:	68db      	ldr	r3, [r3, #12]
 80011f8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011fa:	693b      	ldr	r3, [r7, #16]
 80011fc:	43db      	mvns	r3, r3
 80011fe:	69ba      	ldr	r2, [r7, #24]
 8001200:	4013      	ands	r3, r2
 8001202:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001204:	683b      	ldr	r3, [r7, #0]
 8001206:	685b      	ldr	r3, [r3, #4]
 8001208:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800120c:	2b00      	cmp	r3, #0
 800120e:	d003      	beq.n	8001218 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001210:	69ba      	ldr	r2, [r7, #24]
 8001212:	693b      	ldr	r3, [r7, #16]
 8001214:	4313      	orrs	r3, r2
 8001216:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001218:	4a27      	ldr	r2, [pc, #156]	@ (80012b8 <HAL_GPIO_Init+0x334>)
 800121a:	69bb      	ldr	r3, [r7, #24]
 800121c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800121e:	4b26      	ldr	r3, [pc, #152]	@ (80012b8 <HAL_GPIO_Init+0x334>)
 8001220:	685b      	ldr	r3, [r3, #4]
 8001222:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001224:	693b      	ldr	r3, [r7, #16]
 8001226:	43db      	mvns	r3, r3
 8001228:	69ba      	ldr	r2, [r7, #24]
 800122a:	4013      	ands	r3, r2
 800122c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800122e:	683b      	ldr	r3, [r7, #0]
 8001230:	685b      	ldr	r3, [r3, #4]
 8001232:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001236:	2b00      	cmp	r3, #0
 8001238:	d003      	beq.n	8001242 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800123a:	69ba      	ldr	r2, [r7, #24]
 800123c:	693b      	ldr	r3, [r7, #16]
 800123e:	4313      	orrs	r3, r2
 8001240:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001242:	4a1d      	ldr	r2, [pc, #116]	@ (80012b8 <HAL_GPIO_Init+0x334>)
 8001244:	69bb      	ldr	r3, [r7, #24]
 8001246:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001248:	4b1b      	ldr	r3, [pc, #108]	@ (80012b8 <HAL_GPIO_Init+0x334>)
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800124e:	693b      	ldr	r3, [r7, #16]
 8001250:	43db      	mvns	r3, r3
 8001252:	69ba      	ldr	r2, [r7, #24]
 8001254:	4013      	ands	r3, r2
 8001256:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001258:	683b      	ldr	r3, [r7, #0]
 800125a:	685b      	ldr	r3, [r3, #4]
 800125c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001260:	2b00      	cmp	r3, #0
 8001262:	d003      	beq.n	800126c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001264:	69ba      	ldr	r2, [r7, #24]
 8001266:	693b      	ldr	r3, [r7, #16]
 8001268:	4313      	orrs	r3, r2
 800126a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800126c:	4a12      	ldr	r2, [pc, #72]	@ (80012b8 <HAL_GPIO_Init+0x334>)
 800126e:	69bb      	ldr	r3, [r7, #24]
 8001270:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001272:	69fb      	ldr	r3, [r7, #28]
 8001274:	3301      	adds	r3, #1
 8001276:	61fb      	str	r3, [r7, #28]
 8001278:	69fb      	ldr	r3, [r7, #28]
 800127a:	2b0f      	cmp	r3, #15
 800127c:	f67f ae90 	bls.w	8000fa0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001280:	bf00      	nop
 8001282:	bf00      	nop
 8001284:	3724      	adds	r7, #36	@ 0x24
 8001286:	46bd      	mov	sp, r7
 8001288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128c:	4770      	bx	lr
 800128e:	bf00      	nop
 8001290:	40023800 	.word	0x40023800
 8001294:	40013800 	.word	0x40013800
 8001298:	40020000 	.word	0x40020000
 800129c:	40020400 	.word	0x40020400
 80012a0:	40020800 	.word	0x40020800
 80012a4:	40020c00 	.word	0x40020c00
 80012a8:	40021000 	.word	0x40021000
 80012ac:	40021400 	.word	0x40021400
 80012b0:	40021800 	.word	0x40021800
 80012b4:	40021c00 	.word	0x40021c00
 80012b8:	40013c00 	.word	0x40013c00

080012bc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80012bc:	b480      	push	{r7}
 80012be:	b083      	sub	sp, #12
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	6078      	str	r0, [r7, #4]
 80012c4:	460b      	mov	r3, r1
 80012c6:	807b      	strh	r3, [r7, #2]
 80012c8:	4613      	mov	r3, r2
 80012ca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80012cc:	787b      	ldrb	r3, [r7, #1]
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d003      	beq.n	80012da <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80012d2:	887a      	ldrh	r2, [r7, #2]
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80012d8:	e003      	b.n	80012e2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80012da:	887b      	ldrh	r3, [r7, #2]
 80012dc:	041a      	lsls	r2, r3, #16
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	619a      	str	r2, [r3, #24]
}
 80012e2:	bf00      	nop
 80012e4:	370c      	adds	r7, #12
 80012e6:	46bd      	mov	sp, r7
 80012e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ec:	4770      	bx	lr
	...

080012f0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b086      	sub	sp, #24
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d101      	bne.n	8001302 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80012fe:	2301      	movs	r3, #1
 8001300:	e267      	b.n	80017d2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	f003 0301 	and.w	r3, r3, #1
 800130a:	2b00      	cmp	r3, #0
 800130c:	d075      	beq.n	80013fa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800130e:	4b88      	ldr	r3, [pc, #544]	@ (8001530 <HAL_RCC_OscConfig+0x240>)
 8001310:	689b      	ldr	r3, [r3, #8]
 8001312:	f003 030c 	and.w	r3, r3, #12
 8001316:	2b04      	cmp	r3, #4
 8001318:	d00c      	beq.n	8001334 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800131a:	4b85      	ldr	r3, [pc, #532]	@ (8001530 <HAL_RCC_OscConfig+0x240>)
 800131c:	689b      	ldr	r3, [r3, #8]
 800131e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001322:	2b08      	cmp	r3, #8
 8001324:	d112      	bne.n	800134c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001326:	4b82      	ldr	r3, [pc, #520]	@ (8001530 <HAL_RCC_OscConfig+0x240>)
 8001328:	685b      	ldr	r3, [r3, #4]
 800132a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800132e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001332:	d10b      	bne.n	800134c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001334:	4b7e      	ldr	r3, [pc, #504]	@ (8001530 <HAL_RCC_OscConfig+0x240>)
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800133c:	2b00      	cmp	r3, #0
 800133e:	d05b      	beq.n	80013f8 <HAL_RCC_OscConfig+0x108>
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	685b      	ldr	r3, [r3, #4]
 8001344:	2b00      	cmp	r3, #0
 8001346:	d157      	bne.n	80013f8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001348:	2301      	movs	r3, #1
 800134a:	e242      	b.n	80017d2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	685b      	ldr	r3, [r3, #4]
 8001350:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001354:	d106      	bne.n	8001364 <HAL_RCC_OscConfig+0x74>
 8001356:	4b76      	ldr	r3, [pc, #472]	@ (8001530 <HAL_RCC_OscConfig+0x240>)
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	4a75      	ldr	r2, [pc, #468]	@ (8001530 <HAL_RCC_OscConfig+0x240>)
 800135c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001360:	6013      	str	r3, [r2, #0]
 8001362:	e01d      	b.n	80013a0 <HAL_RCC_OscConfig+0xb0>
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	685b      	ldr	r3, [r3, #4]
 8001368:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800136c:	d10c      	bne.n	8001388 <HAL_RCC_OscConfig+0x98>
 800136e:	4b70      	ldr	r3, [pc, #448]	@ (8001530 <HAL_RCC_OscConfig+0x240>)
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	4a6f      	ldr	r2, [pc, #444]	@ (8001530 <HAL_RCC_OscConfig+0x240>)
 8001374:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001378:	6013      	str	r3, [r2, #0]
 800137a:	4b6d      	ldr	r3, [pc, #436]	@ (8001530 <HAL_RCC_OscConfig+0x240>)
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	4a6c      	ldr	r2, [pc, #432]	@ (8001530 <HAL_RCC_OscConfig+0x240>)
 8001380:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001384:	6013      	str	r3, [r2, #0]
 8001386:	e00b      	b.n	80013a0 <HAL_RCC_OscConfig+0xb0>
 8001388:	4b69      	ldr	r3, [pc, #420]	@ (8001530 <HAL_RCC_OscConfig+0x240>)
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	4a68      	ldr	r2, [pc, #416]	@ (8001530 <HAL_RCC_OscConfig+0x240>)
 800138e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001392:	6013      	str	r3, [r2, #0]
 8001394:	4b66      	ldr	r3, [pc, #408]	@ (8001530 <HAL_RCC_OscConfig+0x240>)
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	4a65      	ldr	r2, [pc, #404]	@ (8001530 <HAL_RCC_OscConfig+0x240>)
 800139a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800139e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	685b      	ldr	r3, [r3, #4]
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d013      	beq.n	80013d0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013a8:	f7ff fcfe 	bl	8000da8 <HAL_GetTick>
 80013ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013ae:	e008      	b.n	80013c2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80013b0:	f7ff fcfa 	bl	8000da8 <HAL_GetTick>
 80013b4:	4602      	mov	r2, r0
 80013b6:	693b      	ldr	r3, [r7, #16]
 80013b8:	1ad3      	subs	r3, r2, r3
 80013ba:	2b64      	cmp	r3, #100	@ 0x64
 80013bc:	d901      	bls.n	80013c2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80013be:	2303      	movs	r3, #3
 80013c0:	e207      	b.n	80017d2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013c2:	4b5b      	ldr	r3, [pc, #364]	@ (8001530 <HAL_RCC_OscConfig+0x240>)
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d0f0      	beq.n	80013b0 <HAL_RCC_OscConfig+0xc0>
 80013ce:	e014      	b.n	80013fa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013d0:	f7ff fcea 	bl	8000da8 <HAL_GetTick>
 80013d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80013d6:	e008      	b.n	80013ea <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80013d8:	f7ff fce6 	bl	8000da8 <HAL_GetTick>
 80013dc:	4602      	mov	r2, r0
 80013de:	693b      	ldr	r3, [r7, #16]
 80013e0:	1ad3      	subs	r3, r2, r3
 80013e2:	2b64      	cmp	r3, #100	@ 0x64
 80013e4:	d901      	bls.n	80013ea <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80013e6:	2303      	movs	r3, #3
 80013e8:	e1f3      	b.n	80017d2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80013ea:	4b51      	ldr	r3, [pc, #324]	@ (8001530 <HAL_RCC_OscConfig+0x240>)
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d1f0      	bne.n	80013d8 <HAL_RCC_OscConfig+0xe8>
 80013f6:	e000      	b.n	80013fa <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80013f8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	f003 0302 	and.w	r3, r3, #2
 8001402:	2b00      	cmp	r3, #0
 8001404:	d063      	beq.n	80014ce <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001406:	4b4a      	ldr	r3, [pc, #296]	@ (8001530 <HAL_RCC_OscConfig+0x240>)
 8001408:	689b      	ldr	r3, [r3, #8]
 800140a:	f003 030c 	and.w	r3, r3, #12
 800140e:	2b00      	cmp	r3, #0
 8001410:	d00b      	beq.n	800142a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001412:	4b47      	ldr	r3, [pc, #284]	@ (8001530 <HAL_RCC_OscConfig+0x240>)
 8001414:	689b      	ldr	r3, [r3, #8]
 8001416:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800141a:	2b08      	cmp	r3, #8
 800141c:	d11c      	bne.n	8001458 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800141e:	4b44      	ldr	r3, [pc, #272]	@ (8001530 <HAL_RCC_OscConfig+0x240>)
 8001420:	685b      	ldr	r3, [r3, #4]
 8001422:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001426:	2b00      	cmp	r3, #0
 8001428:	d116      	bne.n	8001458 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800142a:	4b41      	ldr	r3, [pc, #260]	@ (8001530 <HAL_RCC_OscConfig+0x240>)
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	f003 0302 	and.w	r3, r3, #2
 8001432:	2b00      	cmp	r3, #0
 8001434:	d005      	beq.n	8001442 <HAL_RCC_OscConfig+0x152>
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	68db      	ldr	r3, [r3, #12]
 800143a:	2b01      	cmp	r3, #1
 800143c:	d001      	beq.n	8001442 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800143e:	2301      	movs	r3, #1
 8001440:	e1c7      	b.n	80017d2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001442:	4b3b      	ldr	r3, [pc, #236]	@ (8001530 <HAL_RCC_OscConfig+0x240>)
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	691b      	ldr	r3, [r3, #16]
 800144e:	00db      	lsls	r3, r3, #3
 8001450:	4937      	ldr	r1, [pc, #220]	@ (8001530 <HAL_RCC_OscConfig+0x240>)
 8001452:	4313      	orrs	r3, r2
 8001454:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001456:	e03a      	b.n	80014ce <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	68db      	ldr	r3, [r3, #12]
 800145c:	2b00      	cmp	r3, #0
 800145e:	d020      	beq.n	80014a2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001460:	4b34      	ldr	r3, [pc, #208]	@ (8001534 <HAL_RCC_OscConfig+0x244>)
 8001462:	2201      	movs	r2, #1
 8001464:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001466:	f7ff fc9f 	bl	8000da8 <HAL_GetTick>
 800146a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800146c:	e008      	b.n	8001480 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800146e:	f7ff fc9b 	bl	8000da8 <HAL_GetTick>
 8001472:	4602      	mov	r2, r0
 8001474:	693b      	ldr	r3, [r7, #16]
 8001476:	1ad3      	subs	r3, r2, r3
 8001478:	2b02      	cmp	r3, #2
 800147a:	d901      	bls.n	8001480 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800147c:	2303      	movs	r3, #3
 800147e:	e1a8      	b.n	80017d2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001480:	4b2b      	ldr	r3, [pc, #172]	@ (8001530 <HAL_RCC_OscConfig+0x240>)
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	f003 0302 	and.w	r3, r3, #2
 8001488:	2b00      	cmp	r3, #0
 800148a:	d0f0      	beq.n	800146e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800148c:	4b28      	ldr	r3, [pc, #160]	@ (8001530 <HAL_RCC_OscConfig+0x240>)
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	691b      	ldr	r3, [r3, #16]
 8001498:	00db      	lsls	r3, r3, #3
 800149a:	4925      	ldr	r1, [pc, #148]	@ (8001530 <HAL_RCC_OscConfig+0x240>)
 800149c:	4313      	orrs	r3, r2
 800149e:	600b      	str	r3, [r1, #0]
 80014a0:	e015      	b.n	80014ce <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80014a2:	4b24      	ldr	r3, [pc, #144]	@ (8001534 <HAL_RCC_OscConfig+0x244>)
 80014a4:	2200      	movs	r2, #0
 80014a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014a8:	f7ff fc7e 	bl	8000da8 <HAL_GetTick>
 80014ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80014ae:	e008      	b.n	80014c2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80014b0:	f7ff fc7a 	bl	8000da8 <HAL_GetTick>
 80014b4:	4602      	mov	r2, r0
 80014b6:	693b      	ldr	r3, [r7, #16]
 80014b8:	1ad3      	subs	r3, r2, r3
 80014ba:	2b02      	cmp	r3, #2
 80014bc:	d901      	bls.n	80014c2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80014be:	2303      	movs	r3, #3
 80014c0:	e187      	b.n	80017d2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80014c2:	4b1b      	ldr	r3, [pc, #108]	@ (8001530 <HAL_RCC_OscConfig+0x240>)
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	f003 0302 	and.w	r3, r3, #2
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d1f0      	bne.n	80014b0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	f003 0308 	and.w	r3, r3, #8
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d036      	beq.n	8001548 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	695b      	ldr	r3, [r3, #20]
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d016      	beq.n	8001510 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80014e2:	4b15      	ldr	r3, [pc, #84]	@ (8001538 <HAL_RCC_OscConfig+0x248>)
 80014e4:	2201      	movs	r2, #1
 80014e6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80014e8:	f7ff fc5e 	bl	8000da8 <HAL_GetTick>
 80014ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80014ee:	e008      	b.n	8001502 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80014f0:	f7ff fc5a 	bl	8000da8 <HAL_GetTick>
 80014f4:	4602      	mov	r2, r0
 80014f6:	693b      	ldr	r3, [r7, #16]
 80014f8:	1ad3      	subs	r3, r2, r3
 80014fa:	2b02      	cmp	r3, #2
 80014fc:	d901      	bls.n	8001502 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80014fe:	2303      	movs	r3, #3
 8001500:	e167      	b.n	80017d2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001502:	4b0b      	ldr	r3, [pc, #44]	@ (8001530 <HAL_RCC_OscConfig+0x240>)
 8001504:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001506:	f003 0302 	and.w	r3, r3, #2
 800150a:	2b00      	cmp	r3, #0
 800150c:	d0f0      	beq.n	80014f0 <HAL_RCC_OscConfig+0x200>
 800150e:	e01b      	b.n	8001548 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001510:	4b09      	ldr	r3, [pc, #36]	@ (8001538 <HAL_RCC_OscConfig+0x248>)
 8001512:	2200      	movs	r2, #0
 8001514:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001516:	f7ff fc47 	bl	8000da8 <HAL_GetTick>
 800151a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800151c:	e00e      	b.n	800153c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800151e:	f7ff fc43 	bl	8000da8 <HAL_GetTick>
 8001522:	4602      	mov	r2, r0
 8001524:	693b      	ldr	r3, [r7, #16]
 8001526:	1ad3      	subs	r3, r2, r3
 8001528:	2b02      	cmp	r3, #2
 800152a:	d907      	bls.n	800153c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800152c:	2303      	movs	r3, #3
 800152e:	e150      	b.n	80017d2 <HAL_RCC_OscConfig+0x4e2>
 8001530:	40023800 	.word	0x40023800
 8001534:	42470000 	.word	0x42470000
 8001538:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800153c:	4b88      	ldr	r3, [pc, #544]	@ (8001760 <HAL_RCC_OscConfig+0x470>)
 800153e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001540:	f003 0302 	and.w	r3, r3, #2
 8001544:	2b00      	cmp	r3, #0
 8001546:	d1ea      	bne.n	800151e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	f003 0304 	and.w	r3, r3, #4
 8001550:	2b00      	cmp	r3, #0
 8001552:	f000 8097 	beq.w	8001684 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001556:	2300      	movs	r3, #0
 8001558:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800155a:	4b81      	ldr	r3, [pc, #516]	@ (8001760 <HAL_RCC_OscConfig+0x470>)
 800155c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800155e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001562:	2b00      	cmp	r3, #0
 8001564:	d10f      	bne.n	8001586 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001566:	2300      	movs	r3, #0
 8001568:	60bb      	str	r3, [r7, #8]
 800156a:	4b7d      	ldr	r3, [pc, #500]	@ (8001760 <HAL_RCC_OscConfig+0x470>)
 800156c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800156e:	4a7c      	ldr	r2, [pc, #496]	@ (8001760 <HAL_RCC_OscConfig+0x470>)
 8001570:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001574:	6413      	str	r3, [r2, #64]	@ 0x40
 8001576:	4b7a      	ldr	r3, [pc, #488]	@ (8001760 <HAL_RCC_OscConfig+0x470>)
 8001578:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800157a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800157e:	60bb      	str	r3, [r7, #8]
 8001580:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001582:	2301      	movs	r3, #1
 8001584:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001586:	4b77      	ldr	r3, [pc, #476]	@ (8001764 <HAL_RCC_OscConfig+0x474>)
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800158e:	2b00      	cmp	r3, #0
 8001590:	d118      	bne.n	80015c4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001592:	4b74      	ldr	r3, [pc, #464]	@ (8001764 <HAL_RCC_OscConfig+0x474>)
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	4a73      	ldr	r2, [pc, #460]	@ (8001764 <HAL_RCC_OscConfig+0x474>)
 8001598:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800159c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800159e:	f7ff fc03 	bl	8000da8 <HAL_GetTick>
 80015a2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015a4:	e008      	b.n	80015b8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80015a6:	f7ff fbff 	bl	8000da8 <HAL_GetTick>
 80015aa:	4602      	mov	r2, r0
 80015ac:	693b      	ldr	r3, [r7, #16]
 80015ae:	1ad3      	subs	r3, r2, r3
 80015b0:	2b02      	cmp	r3, #2
 80015b2:	d901      	bls.n	80015b8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80015b4:	2303      	movs	r3, #3
 80015b6:	e10c      	b.n	80017d2 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015b8:	4b6a      	ldr	r3, [pc, #424]	@ (8001764 <HAL_RCC_OscConfig+0x474>)
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d0f0      	beq.n	80015a6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	689b      	ldr	r3, [r3, #8]
 80015c8:	2b01      	cmp	r3, #1
 80015ca:	d106      	bne.n	80015da <HAL_RCC_OscConfig+0x2ea>
 80015cc:	4b64      	ldr	r3, [pc, #400]	@ (8001760 <HAL_RCC_OscConfig+0x470>)
 80015ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80015d0:	4a63      	ldr	r2, [pc, #396]	@ (8001760 <HAL_RCC_OscConfig+0x470>)
 80015d2:	f043 0301 	orr.w	r3, r3, #1
 80015d6:	6713      	str	r3, [r2, #112]	@ 0x70
 80015d8:	e01c      	b.n	8001614 <HAL_RCC_OscConfig+0x324>
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	689b      	ldr	r3, [r3, #8]
 80015de:	2b05      	cmp	r3, #5
 80015e0:	d10c      	bne.n	80015fc <HAL_RCC_OscConfig+0x30c>
 80015e2:	4b5f      	ldr	r3, [pc, #380]	@ (8001760 <HAL_RCC_OscConfig+0x470>)
 80015e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80015e6:	4a5e      	ldr	r2, [pc, #376]	@ (8001760 <HAL_RCC_OscConfig+0x470>)
 80015e8:	f043 0304 	orr.w	r3, r3, #4
 80015ec:	6713      	str	r3, [r2, #112]	@ 0x70
 80015ee:	4b5c      	ldr	r3, [pc, #368]	@ (8001760 <HAL_RCC_OscConfig+0x470>)
 80015f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80015f2:	4a5b      	ldr	r2, [pc, #364]	@ (8001760 <HAL_RCC_OscConfig+0x470>)
 80015f4:	f043 0301 	orr.w	r3, r3, #1
 80015f8:	6713      	str	r3, [r2, #112]	@ 0x70
 80015fa:	e00b      	b.n	8001614 <HAL_RCC_OscConfig+0x324>
 80015fc:	4b58      	ldr	r3, [pc, #352]	@ (8001760 <HAL_RCC_OscConfig+0x470>)
 80015fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001600:	4a57      	ldr	r2, [pc, #348]	@ (8001760 <HAL_RCC_OscConfig+0x470>)
 8001602:	f023 0301 	bic.w	r3, r3, #1
 8001606:	6713      	str	r3, [r2, #112]	@ 0x70
 8001608:	4b55      	ldr	r3, [pc, #340]	@ (8001760 <HAL_RCC_OscConfig+0x470>)
 800160a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800160c:	4a54      	ldr	r2, [pc, #336]	@ (8001760 <HAL_RCC_OscConfig+0x470>)
 800160e:	f023 0304 	bic.w	r3, r3, #4
 8001612:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	689b      	ldr	r3, [r3, #8]
 8001618:	2b00      	cmp	r3, #0
 800161a:	d015      	beq.n	8001648 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800161c:	f7ff fbc4 	bl	8000da8 <HAL_GetTick>
 8001620:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001622:	e00a      	b.n	800163a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001624:	f7ff fbc0 	bl	8000da8 <HAL_GetTick>
 8001628:	4602      	mov	r2, r0
 800162a:	693b      	ldr	r3, [r7, #16]
 800162c:	1ad3      	subs	r3, r2, r3
 800162e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001632:	4293      	cmp	r3, r2
 8001634:	d901      	bls.n	800163a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001636:	2303      	movs	r3, #3
 8001638:	e0cb      	b.n	80017d2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800163a:	4b49      	ldr	r3, [pc, #292]	@ (8001760 <HAL_RCC_OscConfig+0x470>)
 800163c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800163e:	f003 0302 	and.w	r3, r3, #2
 8001642:	2b00      	cmp	r3, #0
 8001644:	d0ee      	beq.n	8001624 <HAL_RCC_OscConfig+0x334>
 8001646:	e014      	b.n	8001672 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001648:	f7ff fbae 	bl	8000da8 <HAL_GetTick>
 800164c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800164e:	e00a      	b.n	8001666 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001650:	f7ff fbaa 	bl	8000da8 <HAL_GetTick>
 8001654:	4602      	mov	r2, r0
 8001656:	693b      	ldr	r3, [r7, #16]
 8001658:	1ad3      	subs	r3, r2, r3
 800165a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800165e:	4293      	cmp	r3, r2
 8001660:	d901      	bls.n	8001666 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001662:	2303      	movs	r3, #3
 8001664:	e0b5      	b.n	80017d2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001666:	4b3e      	ldr	r3, [pc, #248]	@ (8001760 <HAL_RCC_OscConfig+0x470>)
 8001668:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800166a:	f003 0302 	and.w	r3, r3, #2
 800166e:	2b00      	cmp	r3, #0
 8001670:	d1ee      	bne.n	8001650 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001672:	7dfb      	ldrb	r3, [r7, #23]
 8001674:	2b01      	cmp	r3, #1
 8001676:	d105      	bne.n	8001684 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001678:	4b39      	ldr	r3, [pc, #228]	@ (8001760 <HAL_RCC_OscConfig+0x470>)
 800167a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800167c:	4a38      	ldr	r2, [pc, #224]	@ (8001760 <HAL_RCC_OscConfig+0x470>)
 800167e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001682:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	699b      	ldr	r3, [r3, #24]
 8001688:	2b00      	cmp	r3, #0
 800168a:	f000 80a1 	beq.w	80017d0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800168e:	4b34      	ldr	r3, [pc, #208]	@ (8001760 <HAL_RCC_OscConfig+0x470>)
 8001690:	689b      	ldr	r3, [r3, #8]
 8001692:	f003 030c 	and.w	r3, r3, #12
 8001696:	2b08      	cmp	r3, #8
 8001698:	d05c      	beq.n	8001754 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	699b      	ldr	r3, [r3, #24]
 800169e:	2b02      	cmp	r3, #2
 80016a0:	d141      	bne.n	8001726 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016a2:	4b31      	ldr	r3, [pc, #196]	@ (8001768 <HAL_RCC_OscConfig+0x478>)
 80016a4:	2200      	movs	r2, #0
 80016a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016a8:	f7ff fb7e 	bl	8000da8 <HAL_GetTick>
 80016ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016ae:	e008      	b.n	80016c2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80016b0:	f7ff fb7a 	bl	8000da8 <HAL_GetTick>
 80016b4:	4602      	mov	r2, r0
 80016b6:	693b      	ldr	r3, [r7, #16]
 80016b8:	1ad3      	subs	r3, r2, r3
 80016ba:	2b02      	cmp	r3, #2
 80016bc:	d901      	bls.n	80016c2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80016be:	2303      	movs	r3, #3
 80016c0:	e087      	b.n	80017d2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016c2:	4b27      	ldr	r3, [pc, #156]	@ (8001760 <HAL_RCC_OscConfig+0x470>)
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d1f0      	bne.n	80016b0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	69da      	ldr	r2, [r3, #28]
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	6a1b      	ldr	r3, [r3, #32]
 80016d6:	431a      	orrs	r2, r3
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016dc:	019b      	lsls	r3, r3, #6
 80016de:	431a      	orrs	r2, r3
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80016e4:	085b      	lsrs	r3, r3, #1
 80016e6:	3b01      	subs	r3, #1
 80016e8:	041b      	lsls	r3, r3, #16
 80016ea:	431a      	orrs	r2, r3
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016f0:	061b      	lsls	r3, r3, #24
 80016f2:	491b      	ldr	r1, [pc, #108]	@ (8001760 <HAL_RCC_OscConfig+0x470>)
 80016f4:	4313      	orrs	r3, r2
 80016f6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80016f8:	4b1b      	ldr	r3, [pc, #108]	@ (8001768 <HAL_RCC_OscConfig+0x478>)
 80016fa:	2201      	movs	r2, #1
 80016fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016fe:	f7ff fb53 	bl	8000da8 <HAL_GetTick>
 8001702:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001704:	e008      	b.n	8001718 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001706:	f7ff fb4f 	bl	8000da8 <HAL_GetTick>
 800170a:	4602      	mov	r2, r0
 800170c:	693b      	ldr	r3, [r7, #16]
 800170e:	1ad3      	subs	r3, r2, r3
 8001710:	2b02      	cmp	r3, #2
 8001712:	d901      	bls.n	8001718 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001714:	2303      	movs	r3, #3
 8001716:	e05c      	b.n	80017d2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001718:	4b11      	ldr	r3, [pc, #68]	@ (8001760 <HAL_RCC_OscConfig+0x470>)
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001720:	2b00      	cmp	r3, #0
 8001722:	d0f0      	beq.n	8001706 <HAL_RCC_OscConfig+0x416>
 8001724:	e054      	b.n	80017d0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001726:	4b10      	ldr	r3, [pc, #64]	@ (8001768 <HAL_RCC_OscConfig+0x478>)
 8001728:	2200      	movs	r2, #0
 800172a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800172c:	f7ff fb3c 	bl	8000da8 <HAL_GetTick>
 8001730:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001732:	e008      	b.n	8001746 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001734:	f7ff fb38 	bl	8000da8 <HAL_GetTick>
 8001738:	4602      	mov	r2, r0
 800173a:	693b      	ldr	r3, [r7, #16]
 800173c:	1ad3      	subs	r3, r2, r3
 800173e:	2b02      	cmp	r3, #2
 8001740:	d901      	bls.n	8001746 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001742:	2303      	movs	r3, #3
 8001744:	e045      	b.n	80017d2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001746:	4b06      	ldr	r3, [pc, #24]	@ (8001760 <HAL_RCC_OscConfig+0x470>)
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800174e:	2b00      	cmp	r3, #0
 8001750:	d1f0      	bne.n	8001734 <HAL_RCC_OscConfig+0x444>
 8001752:	e03d      	b.n	80017d0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	699b      	ldr	r3, [r3, #24]
 8001758:	2b01      	cmp	r3, #1
 800175a:	d107      	bne.n	800176c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800175c:	2301      	movs	r3, #1
 800175e:	e038      	b.n	80017d2 <HAL_RCC_OscConfig+0x4e2>
 8001760:	40023800 	.word	0x40023800
 8001764:	40007000 	.word	0x40007000
 8001768:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800176c:	4b1b      	ldr	r3, [pc, #108]	@ (80017dc <HAL_RCC_OscConfig+0x4ec>)
 800176e:	685b      	ldr	r3, [r3, #4]
 8001770:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	699b      	ldr	r3, [r3, #24]
 8001776:	2b01      	cmp	r3, #1
 8001778:	d028      	beq.n	80017cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800177a:	68fb      	ldr	r3, [r7, #12]
 800177c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001784:	429a      	cmp	r2, r3
 8001786:	d121      	bne.n	80017cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001792:	429a      	cmp	r2, r3
 8001794:	d11a      	bne.n	80017cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001796:	68fa      	ldr	r2, [r7, #12]
 8001798:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800179c:	4013      	ands	r3, r2
 800179e:	687a      	ldr	r2, [r7, #4]
 80017a0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80017a2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80017a4:	4293      	cmp	r3, r2
 80017a6:	d111      	bne.n	80017cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017b2:	085b      	lsrs	r3, r3, #1
 80017b4:	3b01      	subs	r3, #1
 80017b6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80017b8:	429a      	cmp	r2, r3
 80017ba:	d107      	bne.n	80017cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80017bc:	68fb      	ldr	r3, [r7, #12]
 80017be:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017c6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80017c8:	429a      	cmp	r2, r3
 80017ca:	d001      	beq.n	80017d0 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80017cc:	2301      	movs	r3, #1
 80017ce:	e000      	b.n	80017d2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80017d0:	2300      	movs	r3, #0
}
 80017d2:	4618      	mov	r0, r3
 80017d4:	3718      	adds	r7, #24
 80017d6:	46bd      	mov	sp, r7
 80017d8:	bd80      	pop	{r7, pc}
 80017da:	bf00      	nop
 80017dc:	40023800 	.word	0x40023800

080017e0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	b084      	sub	sp, #16
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	6078      	str	r0, [r7, #4]
 80017e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d101      	bne.n	80017f4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80017f0:	2301      	movs	r3, #1
 80017f2:	e0cc      	b.n	800198e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80017f4:	4b68      	ldr	r3, [pc, #416]	@ (8001998 <HAL_RCC_ClockConfig+0x1b8>)
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	f003 0307 	and.w	r3, r3, #7
 80017fc:	683a      	ldr	r2, [r7, #0]
 80017fe:	429a      	cmp	r2, r3
 8001800:	d90c      	bls.n	800181c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001802:	4b65      	ldr	r3, [pc, #404]	@ (8001998 <HAL_RCC_ClockConfig+0x1b8>)
 8001804:	683a      	ldr	r2, [r7, #0]
 8001806:	b2d2      	uxtb	r2, r2
 8001808:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800180a:	4b63      	ldr	r3, [pc, #396]	@ (8001998 <HAL_RCC_ClockConfig+0x1b8>)
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	f003 0307 	and.w	r3, r3, #7
 8001812:	683a      	ldr	r2, [r7, #0]
 8001814:	429a      	cmp	r2, r3
 8001816:	d001      	beq.n	800181c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001818:	2301      	movs	r3, #1
 800181a:	e0b8      	b.n	800198e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	f003 0302 	and.w	r3, r3, #2
 8001824:	2b00      	cmp	r3, #0
 8001826:	d020      	beq.n	800186a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	f003 0304 	and.w	r3, r3, #4
 8001830:	2b00      	cmp	r3, #0
 8001832:	d005      	beq.n	8001840 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001834:	4b59      	ldr	r3, [pc, #356]	@ (800199c <HAL_RCC_ClockConfig+0x1bc>)
 8001836:	689b      	ldr	r3, [r3, #8]
 8001838:	4a58      	ldr	r2, [pc, #352]	@ (800199c <HAL_RCC_ClockConfig+0x1bc>)
 800183a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800183e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	f003 0308 	and.w	r3, r3, #8
 8001848:	2b00      	cmp	r3, #0
 800184a:	d005      	beq.n	8001858 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800184c:	4b53      	ldr	r3, [pc, #332]	@ (800199c <HAL_RCC_ClockConfig+0x1bc>)
 800184e:	689b      	ldr	r3, [r3, #8]
 8001850:	4a52      	ldr	r2, [pc, #328]	@ (800199c <HAL_RCC_ClockConfig+0x1bc>)
 8001852:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001856:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001858:	4b50      	ldr	r3, [pc, #320]	@ (800199c <HAL_RCC_ClockConfig+0x1bc>)
 800185a:	689b      	ldr	r3, [r3, #8]
 800185c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	689b      	ldr	r3, [r3, #8]
 8001864:	494d      	ldr	r1, [pc, #308]	@ (800199c <HAL_RCC_ClockConfig+0x1bc>)
 8001866:	4313      	orrs	r3, r2
 8001868:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	f003 0301 	and.w	r3, r3, #1
 8001872:	2b00      	cmp	r3, #0
 8001874:	d044      	beq.n	8001900 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	685b      	ldr	r3, [r3, #4]
 800187a:	2b01      	cmp	r3, #1
 800187c:	d107      	bne.n	800188e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800187e:	4b47      	ldr	r3, [pc, #284]	@ (800199c <HAL_RCC_ClockConfig+0x1bc>)
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001886:	2b00      	cmp	r3, #0
 8001888:	d119      	bne.n	80018be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800188a:	2301      	movs	r3, #1
 800188c:	e07f      	b.n	800198e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	685b      	ldr	r3, [r3, #4]
 8001892:	2b02      	cmp	r3, #2
 8001894:	d003      	beq.n	800189e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800189a:	2b03      	cmp	r3, #3
 800189c:	d107      	bne.n	80018ae <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800189e:	4b3f      	ldr	r3, [pc, #252]	@ (800199c <HAL_RCC_ClockConfig+0x1bc>)
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d109      	bne.n	80018be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80018aa:	2301      	movs	r3, #1
 80018ac:	e06f      	b.n	800198e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80018ae:	4b3b      	ldr	r3, [pc, #236]	@ (800199c <HAL_RCC_ClockConfig+0x1bc>)
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	f003 0302 	and.w	r3, r3, #2
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d101      	bne.n	80018be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80018ba:	2301      	movs	r3, #1
 80018bc:	e067      	b.n	800198e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80018be:	4b37      	ldr	r3, [pc, #220]	@ (800199c <HAL_RCC_ClockConfig+0x1bc>)
 80018c0:	689b      	ldr	r3, [r3, #8]
 80018c2:	f023 0203 	bic.w	r2, r3, #3
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	685b      	ldr	r3, [r3, #4]
 80018ca:	4934      	ldr	r1, [pc, #208]	@ (800199c <HAL_RCC_ClockConfig+0x1bc>)
 80018cc:	4313      	orrs	r3, r2
 80018ce:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80018d0:	f7ff fa6a 	bl	8000da8 <HAL_GetTick>
 80018d4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80018d6:	e00a      	b.n	80018ee <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80018d8:	f7ff fa66 	bl	8000da8 <HAL_GetTick>
 80018dc:	4602      	mov	r2, r0
 80018de:	68fb      	ldr	r3, [r7, #12]
 80018e0:	1ad3      	subs	r3, r2, r3
 80018e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80018e6:	4293      	cmp	r3, r2
 80018e8:	d901      	bls.n	80018ee <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80018ea:	2303      	movs	r3, #3
 80018ec:	e04f      	b.n	800198e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80018ee:	4b2b      	ldr	r3, [pc, #172]	@ (800199c <HAL_RCC_ClockConfig+0x1bc>)
 80018f0:	689b      	ldr	r3, [r3, #8]
 80018f2:	f003 020c 	and.w	r2, r3, #12
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	685b      	ldr	r3, [r3, #4]
 80018fa:	009b      	lsls	r3, r3, #2
 80018fc:	429a      	cmp	r2, r3
 80018fe:	d1eb      	bne.n	80018d8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001900:	4b25      	ldr	r3, [pc, #148]	@ (8001998 <HAL_RCC_ClockConfig+0x1b8>)
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	f003 0307 	and.w	r3, r3, #7
 8001908:	683a      	ldr	r2, [r7, #0]
 800190a:	429a      	cmp	r2, r3
 800190c:	d20c      	bcs.n	8001928 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800190e:	4b22      	ldr	r3, [pc, #136]	@ (8001998 <HAL_RCC_ClockConfig+0x1b8>)
 8001910:	683a      	ldr	r2, [r7, #0]
 8001912:	b2d2      	uxtb	r2, r2
 8001914:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001916:	4b20      	ldr	r3, [pc, #128]	@ (8001998 <HAL_RCC_ClockConfig+0x1b8>)
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	f003 0307 	and.w	r3, r3, #7
 800191e:	683a      	ldr	r2, [r7, #0]
 8001920:	429a      	cmp	r2, r3
 8001922:	d001      	beq.n	8001928 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001924:	2301      	movs	r3, #1
 8001926:	e032      	b.n	800198e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	f003 0304 	and.w	r3, r3, #4
 8001930:	2b00      	cmp	r3, #0
 8001932:	d008      	beq.n	8001946 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001934:	4b19      	ldr	r3, [pc, #100]	@ (800199c <HAL_RCC_ClockConfig+0x1bc>)
 8001936:	689b      	ldr	r3, [r3, #8]
 8001938:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	68db      	ldr	r3, [r3, #12]
 8001940:	4916      	ldr	r1, [pc, #88]	@ (800199c <HAL_RCC_ClockConfig+0x1bc>)
 8001942:	4313      	orrs	r3, r2
 8001944:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	f003 0308 	and.w	r3, r3, #8
 800194e:	2b00      	cmp	r3, #0
 8001950:	d009      	beq.n	8001966 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001952:	4b12      	ldr	r3, [pc, #72]	@ (800199c <HAL_RCC_ClockConfig+0x1bc>)
 8001954:	689b      	ldr	r3, [r3, #8]
 8001956:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	691b      	ldr	r3, [r3, #16]
 800195e:	00db      	lsls	r3, r3, #3
 8001960:	490e      	ldr	r1, [pc, #56]	@ (800199c <HAL_RCC_ClockConfig+0x1bc>)
 8001962:	4313      	orrs	r3, r2
 8001964:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001966:	f000 f821 	bl	80019ac <HAL_RCC_GetSysClockFreq>
 800196a:	4602      	mov	r2, r0
 800196c:	4b0b      	ldr	r3, [pc, #44]	@ (800199c <HAL_RCC_ClockConfig+0x1bc>)
 800196e:	689b      	ldr	r3, [r3, #8]
 8001970:	091b      	lsrs	r3, r3, #4
 8001972:	f003 030f 	and.w	r3, r3, #15
 8001976:	490a      	ldr	r1, [pc, #40]	@ (80019a0 <HAL_RCC_ClockConfig+0x1c0>)
 8001978:	5ccb      	ldrb	r3, [r1, r3]
 800197a:	fa22 f303 	lsr.w	r3, r2, r3
 800197e:	4a09      	ldr	r2, [pc, #36]	@ (80019a4 <HAL_RCC_ClockConfig+0x1c4>)
 8001980:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001982:	4b09      	ldr	r3, [pc, #36]	@ (80019a8 <HAL_RCC_ClockConfig+0x1c8>)
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	4618      	mov	r0, r3
 8001988:	f7ff f8fa 	bl	8000b80 <HAL_InitTick>

  return HAL_OK;
 800198c:	2300      	movs	r3, #0
}
 800198e:	4618      	mov	r0, r3
 8001990:	3710      	adds	r7, #16
 8001992:	46bd      	mov	sp, r7
 8001994:	bd80      	pop	{r7, pc}
 8001996:	bf00      	nop
 8001998:	40023c00 	.word	0x40023c00
 800199c:	40023800 	.word	0x40023800
 80019a0:	08007908 	.word	0x08007908
 80019a4:	20000000 	.word	0x20000000
 80019a8:	20000004 	.word	0x20000004

080019ac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80019ac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80019b0:	b094      	sub	sp, #80	@ 0x50
 80019b2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80019b4:	2300      	movs	r3, #0
 80019b6:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80019b8:	2300      	movs	r3, #0
 80019ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80019bc:	2300      	movs	r3, #0
 80019be:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80019c0:	2300      	movs	r3, #0
 80019c2:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80019c4:	4b79      	ldr	r3, [pc, #484]	@ (8001bac <HAL_RCC_GetSysClockFreq+0x200>)
 80019c6:	689b      	ldr	r3, [r3, #8]
 80019c8:	f003 030c 	and.w	r3, r3, #12
 80019cc:	2b08      	cmp	r3, #8
 80019ce:	d00d      	beq.n	80019ec <HAL_RCC_GetSysClockFreq+0x40>
 80019d0:	2b08      	cmp	r3, #8
 80019d2:	f200 80e1 	bhi.w	8001b98 <HAL_RCC_GetSysClockFreq+0x1ec>
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d002      	beq.n	80019e0 <HAL_RCC_GetSysClockFreq+0x34>
 80019da:	2b04      	cmp	r3, #4
 80019dc:	d003      	beq.n	80019e6 <HAL_RCC_GetSysClockFreq+0x3a>
 80019de:	e0db      	b.n	8001b98 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80019e0:	4b73      	ldr	r3, [pc, #460]	@ (8001bb0 <HAL_RCC_GetSysClockFreq+0x204>)
 80019e2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80019e4:	e0db      	b.n	8001b9e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80019e6:	4b73      	ldr	r3, [pc, #460]	@ (8001bb4 <HAL_RCC_GetSysClockFreq+0x208>)
 80019e8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80019ea:	e0d8      	b.n	8001b9e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80019ec:	4b6f      	ldr	r3, [pc, #444]	@ (8001bac <HAL_RCC_GetSysClockFreq+0x200>)
 80019ee:	685b      	ldr	r3, [r3, #4]
 80019f0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80019f4:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80019f6:	4b6d      	ldr	r3, [pc, #436]	@ (8001bac <HAL_RCC_GetSysClockFreq+0x200>)
 80019f8:	685b      	ldr	r3, [r3, #4]
 80019fa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d063      	beq.n	8001aca <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a02:	4b6a      	ldr	r3, [pc, #424]	@ (8001bac <HAL_RCC_GetSysClockFreq+0x200>)
 8001a04:	685b      	ldr	r3, [r3, #4]
 8001a06:	099b      	lsrs	r3, r3, #6
 8001a08:	2200      	movs	r2, #0
 8001a0a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001a0c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8001a0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001a10:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001a14:	633b      	str	r3, [r7, #48]	@ 0x30
 8001a16:	2300      	movs	r3, #0
 8001a18:	637b      	str	r3, [r7, #52]	@ 0x34
 8001a1a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8001a1e:	4622      	mov	r2, r4
 8001a20:	462b      	mov	r3, r5
 8001a22:	f04f 0000 	mov.w	r0, #0
 8001a26:	f04f 0100 	mov.w	r1, #0
 8001a2a:	0159      	lsls	r1, r3, #5
 8001a2c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001a30:	0150      	lsls	r0, r2, #5
 8001a32:	4602      	mov	r2, r0
 8001a34:	460b      	mov	r3, r1
 8001a36:	4621      	mov	r1, r4
 8001a38:	1a51      	subs	r1, r2, r1
 8001a3a:	6139      	str	r1, [r7, #16]
 8001a3c:	4629      	mov	r1, r5
 8001a3e:	eb63 0301 	sbc.w	r3, r3, r1
 8001a42:	617b      	str	r3, [r7, #20]
 8001a44:	f04f 0200 	mov.w	r2, #0
 8001a48:	f04f 0300 	mov.w	r3, #0
 8001a4c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001a50:	4659      	mov	r1, fp
 8001a52:	018b      	lsls	r3, r1, #6
 8001a54:	4651      	mov	r1, sl
 8001a56:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001a5a:	4651      	mov	r1, sl
 8001a5c:	018a      	lsls	r2, r1, #6
 8001a5e:	4651      	mov	r1, sl
 8001a60:	ebb2 0801 	subs.w	r8, r2, r1
 8001a64:	4659      	mov	r1, fp
 8001a66:	eb63 0901 	sbc.w	r9, r3, r1
 8001a6a:	f04f 0200 	mov.w	r2, #0
 8001a6e:	f04f 0300 	mov.w	r3, #0
 8001a72:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001a76:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001a7a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001a7e:	4690      	mov	r8, r2
 8001a80:	4699      	mov	r9, r3
 8001a82:	4623      	mov	r3, r4
 8001a84:	eb18 0303 	adds.w	r3, r8, r3
 8001a88:	60bb      	str	r3, [r7, #8]
 8001a8a:	462b      	mov	r3, r5
 8001a8c:	eb49 0303 	adc.w	r3, r9, r3
 8001a90:	60fb      	str	r3, [r7, #12]
 8001a92:	f04f 0200 	mov.w	r2, #0
 8001a96:	f04f 0300 	mov.w	r3, #0
 8001a9a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001a9e:	4629      	mov	r1, r5
 8001aa0:	024b      	lsls	r3, r1, #9
 8001aa2:	4621      	mov	r1, r4
 8001aa4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001aa8:	4621      	mov	r1, r4
 8001aaa:	024a      	lsls	r2, r1, #9
 8001aac:	4610      	mov	r0, r2
 8001aae:	4619      	mov	r1, r3
 8001ab0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001ab6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001ab8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001abc:	f7fe fc28 	bl	8000310 <__aeabi_uldivmod>
 8001ac0:	4602      	mov	r2, r0
 8001ac2:	460b      	mov	r3, r1
 8001ac4:	4613      	mov	r3, r2
 8001ac6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001ac8:	e058      	b.n	8001b7c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001aca:	4b38      	ldr	r3, [pc, #224]	@ (8001bac <HAL_RCC_GetSysClockFreq+0x200>)
 8001acc:	685b      	ldr	r3, [r3, #4]
 8001ace:	099b      	lsrs	r3, r3, #6
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	4618      	mov	r0, r3
 8001ad4:	4611      	mov	r1, r2
 8001ad6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001ada:	623b      	str	r3, [r7, #32]
 8001adc:	2300      	movs	r3, #0
 8001ade:	627b      	str	r3, [r7, #36]	@ 0x24
 8001ae0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001ae4:	4642      	mov	r2, r8
 8001ae6:	464b      	mov	r3, r9
 8001ae8:	f04f 0000 	mov.w	r0, #0
 8001aec:	f04f 0100 	mov.w	r1, #0
 8001af0:	0159      	lsls	r1, r3, #5
 8001af2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001af6:	0150      	lsls	r0, r2, #5
 8001af8:	4602      	mov	r2, r0
 8001afa:	460b      	mov	r3, r1
 8001afc:	4641      	mov	r1, r8
 8001afe:	ebb2 0a01 	subs.w	sl, r2, r1
 8001b02:	4649      	mov	r1, r9
 8001b04:	eb63 0b01 	sbc.w	fp, r3, r1
 8001b08:	f04f 0200 	mov.w	r2, #0
 8001b0c:	f04f 0300 	mov.w	r3, #0
 8001b10:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001b14:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001b18:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001b1c:	ebb2 040a 	subs.w	r4, r2, sl
 8001b20:	eb63 050b 	sbc.w	r5, r3, fp
 8001b24:	f04f 0200 	mov.w	r2, #0
 8001b28:	f04f 0300 	mov.w	r3, #0
 8001b2c:	00eb      	lsls	r3, r5, #3
 8001b2e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001b32:	00e2      	lsls	r2, r4, #3
 8001b34:	4614      	mov	r4, r2
 8001b36:	461d      	mov	r5, r3
 8001b38:	4643      	mov	r3, r8
 8001b3a:	18e3      	adds	r3, r4, r3
 8001b3c:	603b      	str	r3, [r7, #0]
 8001b3e:	464b      	mov	r3, r9
 8001b40:	eb45 0303 	adc.w	r3, r5, r3
 8001b44:	607b      	str	r3, [r7, #4]
 8001b46:	f04f 0200 	mov.w	r2, #0
 8001b4a:	f04f 0300 	mov.w	r3, #0
 8001b4e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001b52:	4629      	mov	r1, r5
 8001b54:	028b      	lsls	r3, r1, #10
 8001b56:	4621      	mov	r1, r4
 8001b58:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001b5c:	4621      	mov	r1, r4
 8001b5e:	028a      	lsls	r2, r1, #10
 8001b60:	4610      	mov	r0, r2
 8001b62:	4619      	mov	r1, r3
 8001b64:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001b66:	2200      	movs	r2, #0
 8001b68:	61bb      	str	r3, [r7, #24]
 8001b6a:	61fa      	str	r2, [r7, #28]
 8001b6c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001b70:	f7fe fbce 	bl	8000310 <__aeabi_uldivmod>
 8001b74:	4602      	mov	r2, r0
 8001b76:	460b      	mov	r3, r1
 8001b78:	4613      	mov	r3, r2
 8001b7a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001b7c:	4b0b      	ldr	r3, [pc, #44]	@ (8001bac <HAL_RCC_GetSysClockFreq+0x200>)
 8001b7e:	685b      	ldr	r3, [r3, #4]
 8001b80:	0c1b      	lsrs	r3, r3, #16
 8001b82:	f003 0303 	and.w	r3, r3, #3
 8001b86:	3301      	adds	r3, #1
 8001b88:	005b      	lsls	r3, r3, #1
 8001b8a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8001b8c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001b8e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001b90:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b94:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001b96:	e002      	b.n	8001b9e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001b98:	4b05      	ldr	r3, [pc, #20]	@ (8001bb0 <HAL_RCC_GetSysClockFreq+0x204>)
 8001b9a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001b9c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001b9e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8001ba0:	4618      	mov	r0, r3
 8001ba2:	3750      	adds	r7, #80	@ 0x50
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001baa:	bf00      	nop
 8001bac:	40023800 	.word	0x40023800
 8001bb0:	00f42400 	.word	0x00f42400
 8001bb4:	007a1200 	.word	0x007a1200

08001bb8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001bb8:	b480      	push	{r7}
 8001bba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001bbc:	4b03      	ldr	r3, [pc, #12]	@ (8001bcc <HAL_RCC_GetHCLKFreq+0x14>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
}
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc8:	4770      	bx	lr
 8001bca:	bf00      	nop
 8001bcc:	20000000 	.word	0x20000000

08001bd0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001bd4:	f7ff fff0 	bl	8001bb8 <HAL_RCC_GetHCLKFreq>
 8001bd8:	4602      	mov	r2, r0
 8001bda:	4b05      	ldr	r3, [pc, #20]	@ (8001bf0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001bdc:	689b      	ldr	r3, [r3, #8]
 8001bde:	0a9b      	lsrs	r3, r3, #10
 8001be0:	f003 0307 	and.w	r3, r3, #7
 8001be4:	4903      	ldr	r1, [pc, #12]	@ (8001bf4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001be6:	5ccb      	ldrb	r3, [r1, r3]
 8001be8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001bec:	4618      	mov	r0, r3
 8001bee:	bd80      	pop	{r7, pc}
 8001bf0:	40023800 	.word	0x40023800
 8001bf4:	08007918 	.word	0x08007918

08001bf8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001bf8:	b480      	push	{r7}
 8001bfa:	b083      	sub	sp, #12
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	6078      	str	r0, [r7, #4]
 8001c00:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	220f      	movs	r2, #15
 8001c06:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001c08:	4b12      	ldr	r3, [pc, #72]	@ (8001c54 <HAL_RCC_GetClockConfig+0x5c>)
 8001c0a:	689b      	ldr	r3, [r3, #8]
 8001c0c:	f003 0203 	and.w	r2, r3, #3
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001c14:	4b0f      	ldr	r3, [pc, #60]	@ (8001c54 <HAL_RCC_GetClockConfig+0x5c>)
 8001c16:	689b      	ldr	r3, [r3, #8]
 8001c18:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001c20:	4b0c      	ldr	r3, [pc, #48]	@ (8001c54 <HAL_RCC_GetClockConfig+0x5c>)
 8001c22:	689b      	ldr	r3, [r3, #8]
 8001c24:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001c2c:	4b09      	ldr	r3, [pc, #36]	@ (8001c54 <HAL_RCC_GetClockConfig+0x5c>)
 8001c2e:	689b      	ldr	r3, [r3, #8]
 8001c30:	08db      	lsrs	r3, r3, #3
 8001c32:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001c3a:	4b07      	ldr	r3, [pc, #28]	@ (8001c58 <HAL_RCC_GetClockConfig+0x60>)
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	f003 0207 	and.w	r2, r3, #7
 8001c42:	683b      	ldr	r3, [r7, #0]
 8001c44:	601a      	str	r2, [r3, #0]
}
 8001c46:	bf00      	nop
 8001c48:	370c      	adds	r7, #12
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c50:	4770      	bx	lr
 8001c52:	bf00      	nop
 8001c54:	40023800 	.word	0x40023800
 8001c58:	40023c00 	.word	0x40023c00

08001c5c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b082      	sub	sp, #8
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d101      	bne.n	8001c6e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001c6a:	2301      	movs	r3, #1
 8001c6c:	e041      	b.n	8001cf2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001c74:	b2db      	uxtb	r3, r3
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d106      	bne.n	8001c88 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001c82:	6878      	ldr	r0, [r7, #4]
 8001c84:	f000 f839 	bl	8001cfa <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	2202      	movs	r2, #2
 8001c8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681a      	ldr	r2, [r3, #0]
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	3304      	adds	r3, #4
 8001c98:	4619      	mov	r1, r3
 8001c9a:	4610      	mov	r0, r2
 8001c9c:	f000 f9c0 	bl	8002020 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	2201      	movs	r2, #1
 8001ca4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	2201      	movs	r2, #1
 8001cac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	2201      	movs	r2, #1
 8001cb4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	2201      	movs	r2, #1
 8001cbc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	2201      	movs	r2, #1
 8001cc4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	2201      	movs	r2, #1
 8001ccc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	2201      	movs	r2, #1
 8001cd4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	2201      	movs	r2, #1
 8001cdc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	2201      	movs	r2, #1
 8001ce4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	2201      	movs	r2, #1
 8001cec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001cf0:	2300      	movs	r3, #0
}
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	3708      	adds	r7, #8
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	bd80      	pop	{r7, pc}

08001cfa <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001cfa:	b480      	push	{r7}
 8001cfc:	b083      	sub	sp, #12
 8001cfe:	af00      	add	r7, sp, #0
 8001d00:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001d02:	bf00      	nop
 8001d04:	370c      	adds	r7, #12
 8001d06:	46bd      	mov	sp, r7
 8001d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0c:	4770      	bx	lr
	...

08001d10 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001d10:	b480      	push	{r7}
 8001d12:	b085      	sub	sp, #20
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001d1e:	b2db      	uxtb	r3, r3
 8001d20:	2b01      	cmp	r3, #1
 8001d22:	d001      	beq.n	8001d28 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001d24:	2301      	movs	r3, #1
 8001d26:	e04e      	b.n	8001dc6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	2202      	movs	r2, #2
 8001d2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	68da      	ldr	r2, [r3, #12]
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	f042 0201 	orr.w	r2, r2, #1
 8001d3e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	4a23      	ldr	r2, [pc, #140]	@ (8001dd4 <HAL_TIM_Base_Start_IT+0xc4>)
 8001d46:	4293      	cmp	r3, r2
 8001d48:	d022      	beq.n	8001d90 <HAL_TIM_Base_Start_IT+0x80>
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001d52:	d01d      	beq.n	8001d90 <HAL_TIM_Base_Start_IT+0x80>
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	4a1f      	ldr	r2, [pc, #124]	@ (8001dd8 <HAL_TIM_Base_Start_IT+0xc8>)
 8001d5a:	4293      	cmp	r3, r2
 8001d5c:	d018      	beq.n	8001d90 <HAL_TIM_Base_Start_IT+0x80>
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	4a1e      	ldr	r2, [pc, #120]	@ (8001ddc <HAL_TIM_Base_Start_IT+0xcc>)
 8001d64:	4293      	cmp	r3, r2
 8001d66:	d013      	beq.n	8001d90 <HAL_TIM_Base_Start_IT+0x80>
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	4a1c      	ldr	r2, [pc, #112]	@ (8001de0 <HAL_TIM_Base_Start_IT+0xd0>)
 8001d6e:	4293      	cmp	r3, r2
 8001d70:	d00e      	beq.n	8001d90 <HAL_TIM_Base_Start_IT+0x80>
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	4a1b      	ldr	r2, [pc, #108]	@ (8001de4 <HAL_TIM_Base_Start_IT+0xd4>)
 8001d78:	4293      	cmp	r3, r2
 8001d7a:	d009      	beq.n	8001d90 <HAL_TIM_Base_Start_IT+0x80>
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	4a19      	ldr	r2, [pc, #100]	@ (8001de8 <HAL_TIM_Base_Start_IT+0xd8>)
 8001d82:	4293      	cmp	r3, r2
 8001d84:	d004      	beq.n	8001d90 <HAL_TIM_Base_Start_IT+0x80>
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	4a18      	ldr	r2, [pc, #96]	@ (8001dec <HAL_TIM_Base_Start_IT+0xdc>)
 8001d8c:	4293      	cmp	r3, r2
 8001d8e:	d111      	bne.n	8001db4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	689b      	ldr	r3, [r3, #8]
 8001d96:	f003 0307 	and.w	r3, r3, #7
 8001d9a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	2b06      	cmp	r3, #6
 8001da0:	d010      	beq.n	8001dc4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	681a      	ldr	r2, [r3, #0]
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	f042 0201 	orr.w	r2, r2, #1
 8001db0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001db2:	e007      	b.n	8001dc4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	681a      	ldr	r2, [r3, #0]
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	f042 0201 	orr.w	r2, r2, #1
 8001dc2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001dc4:	2300      	movs	r3, #0
}
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	3714      	adds	r7, #20
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd0:	4770      	bx	lr
 8001dd2:	bf00      	nop
 8001dd4:	40010000 	.word	0x40010000
 8001dd8:	40000400 	.word	0x40000400
 8001ddc:	40000800 	.word	0x40000800
 8001de0:	40000c00 	.word	0x40000c00
 8001de4:	40010400 	.word	0x40010400
 8001de8:	40014000 	.word	0x40014000
 8001dec:	40001800 	.word	0x40001800

08001df0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b084      	sub	sp, #16
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	68db      	ldr	r3, [r3, #12]
 8001dfe:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	691b      	ldr	r3, [r3, #16]
 8001e06:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8001e08:	68bb      	ldr	r3, [r7, #8]
 8001e0a:	f003 0302 	and.w	r3, r3, #2
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d020      	beq.n	8001e54 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	f003 0302 	and.w	r3, r3, #2
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d01b      	beq.n	8001e54 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	f06f 0202 	mvn.w	r2, #2
 8001e24:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	2201      	movs	r2, #1
 8001e2a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	699b      	ldr	r3, [r3, #24]
 8001e32:	f003 0303 	and.w	r3, r3, #3
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d003      	beq.n	8001e42 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001e3a:	6878      	ldr	r0, [r7, #4]
 8001e3c:	f000 f8d2 	bl	8001fe4 <HAL_TIM_IC_CaptureCallback>
 8001e40:	e005      	b.n	8001e4e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e42:	6878      	ldr	r0, [r7, #4]
 8001e44:	f000 f8c4 	bl	8001fd0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e48:	6878      	ldr	r0, [r7, #4]
 8001e4a:	f000 f8d5 	bl	8001ff8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	2200      	movs	r2, #0
 8001e52:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8001e54:	68bb      	ldr	r3, [r7, #8]
 8001e56:	f003 0304 	and.w	r3, r3, #4
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d020      	beq.n	8001ea0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	f003 0304 	and.w	r3, r3, #4
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d01b      	beq.n	8001ea0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	f06f 0204 	mvn.w	r2, #4
 8001e70:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	2202      	movs	r2, #2
 8001e76:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	699b      	ldr	r3, [r3, #24]
 8001e7e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d003      	beq.n	8001e8e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001e86:	6878      	ldr	r0, [r7, #4]
 8001e88:	f000 f8ac 	bl	8001fe4 <HAL_TIM_IC_CaptureCallback>
 8001e8c:	e005      	b.n	8001e9a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e8e:	6878      	ldr	r0, [r7, #4]
 8001e90:	f000 f89e 	bl	8001fd0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e94:	6878      	ldr	r0, [r7, #4]
 8001e96:	f000 f8af 	bl	8001ff8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8001ea0:	68bb      	ldr	r3, [r7, #8]
 8001ea2:	f003 0308 	and.w	r3, r3, #8
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d020      	beq.n	8001eec <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	f003 0308 	and.w	r3, r3, #8
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d01b      	beq.n	8001eec <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	f06f 0208 	mvn.w	r2, #8
 8001ebc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	2204      	movs	r2, #4
 8001ec2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	69db      	ldr	r3, [r3, #28]
 8001eca:	f003 0303 	and.w	r3, r3, #3
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d003      	beq.n	8001eda <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001ed2:	6878      	ldr	r0, [r7, #4]
 8001ed4:	f000 f886 	bl	8001fe4 <HAL_TIM_IC_CaptureCallback>
 8001ed8:	e005      	b.n	8001ee6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001eda:	6878      	ldr	r0, [r7, #4]
 8001edc:	f000 f878 	bl	8001fd0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001ee0:	6878      	ldr	r0, [r7, #4]
 8001ee2:	f000 f889 	bl	8001ff8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	2200      	movs	r2, #0
 8001eea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8001eec:	68bb      	ldr	r3, [r7, #8]
 8001eee:	f003 0310 	and.w	r3, r3, #16
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d020      	beq.n	8001f38 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	f003 0310 	and.w	r3, r3, #16
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d01b      	beq.n	8001f38 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	f06f 0210 	mvn.w	r2, #16
 8001f08:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	2208      	movs	r2, #8
 8001f0e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	69db      	ldr	r3, [r3, #28]
 8001f16:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d003      	beq.n	8001f26 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001f1e:	6878      	ldr	r0, [r7, #4]
 8001f20:	f000 f860 	bl	8001fe4 <HAL_TIM_IC_CaptureCallback>
 8001f24:	e005      	b.n	8001f32 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f26:	6878      	ldr	r0, [r7, #4]
 8001f28:	f000 f852 	bl	8001fd0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f2c:	6878      	ldr	r0, [r7, #4]
 8001f2e:	f000 f863 	bl	8001ff8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	2200      	movs	r2, #0
 8001f36:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8001f38:	68bb      	ldr	r3, [r7, #8]
 8001f3a:	f003 0301 	and.w	r3, r3, #1
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d00c      	beq.n	8001f5c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	f003 0301 	and.w	r3, r3, #1
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d007      	beq.n	8001f5c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	f06f 0201 	mvn.w	r2, #1
 8001f54:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001f56:	6878      	ldr	r0, [r7, #4]
 8001f58:	f7fe fdd2 	bl	8000b00 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8001f5c:	68bb      	ldr	r3, [r7, #8]
 8001f5e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d00c      	beq.n	8001f80 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d007      	beq.n	8001f80 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8001f78:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001f7a:	6878      	ldr	r0, [r7, #4]
 8001f7c:	f000 f906 	bl	800218c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8001f80:	68bb      	ldr	r3, [r7, #8]
 8001f82:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d00c      	beq.n	8001fa4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d007      	beq.n	8001fa4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8001f9c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001f9e:	6878      	ldr	r0, [r7, #4]
 8001fa0:	f000 f834 	bl	800200c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8001fa4:	68bb      	ldr	r3, [r7, #8]
 8001fa6:	f003 0320 	and.w	r3, r3, #32
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d00c      	beq.n	8001fc8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	f003 0320 	and.w	r3, r3, #32
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d007      	beq.n	8001fc8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	f06f 0220 	mvn.w	r2, #32
 8001fc0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001fc2:	6878      	ldr	r0, [r7, #4]
 8001fc4:	f000 f8d8 	bl	8002178 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001fc8:	bf00      	nop
 8001fca:	3710      	adds	r7, #16
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	bd80      	pop	{r7, pc}

08001fd0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001fd0:	b480      	push	{r7}
 8001fd2:	b083      	sub	sp, #12
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001fd8:	bf00      	nop
 8001fda:	370c      	adds	r7, #12
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe2:	4770      	bx	lr

08001fe4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001fe4:	b480      	push	{r7}
 8001fe6:	b083      	sub	sp, #12
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001fec:	bf00      	nop
 8001fee:	370c      	adds	r7, #12
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff6:	4770      	bx	lr

08001ff8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001ff8:	b480      	push	{r7}
 8001ffa:	b083      	sub	sp, #12
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002000:	bf00      	nop
 8002002:	370c      	adds	r7, #12
 8002004:	46bd      	mov	sp, r7
 8002006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200a:	4770      	bx	lr

0800200c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800200c:	b480      	push	{r7}
 800200e:	b083      	sub	sp, #12
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002014:	bf00      	nop
 8002016:	370c      	adds	r7, #12
 8002018:	46bd      	mov	sp, r7
 800201a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201e:	4770      	bx	lr

08002020 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002020:	b480      	push	{r7}
 8002022:	b085      	sub	sp, #20
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
 8002028:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	4a46      	ldr	r2, [pc, #280]	@ (800214c <TIM_Base_SetConfig+0x12c>)
 8002034:	4293      	cmp	r3, r2
 8002036:	d013      	beq.n	8002060 <TIM_Base_SetConfig+0x40>
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800203e:	d00f      	beq.n	8002060 <TIM_Base_SetConfig+0x40>
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	4a43      	ldr	r2, [pc, #268]	@ (8002150 <TIM_Base_SetConfig+0x130>)
 8002044:	4293      	cmp	r3, r2
 8002046:	d00b      	beq.n	8002060 <TIM_Base_SetConfig+0x40>
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	4a42      	ldr	r2, [pc, #264]	@ (8002154 <TIM_Base_SetConfig+0x134>)
 800204c:	4293      	cmp	r3, r2
 800204e:	d007      	beq.n	8002060 <TIM_Base_SetConfig+0x40>
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	4a41      	ldr	r2, [pc, #260]	@ (8002158 <TIM_Base_SetConfig+0x138>)
 8002054:	4293      	cmp	r3, r2
 8002056:	d003      	beq.n	8002060 <TIM_Base_SetConfig+0x40>
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	4a40      	ldr	r2, [pc, #256]	@ (800215c <TIM_Base_SetConfig+0x13c>)
 800205c:	4293      	cmp	r3, r2
 800205e:	d108      	bne.n	8002072 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002066:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002068:	683b      	ldr	r3, [r7, #0]
 800206a:	685b      	ldr	r3, [r3, #4]
 800206c:	68fa      	ldr	r2, [r7, #12]
 800206e:	4313      	orrs	r3, r2
 8002070:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	4a35      	ldr	r2, [pc, #212]	@ (800214c <TIM_Base_SetConfig+0x12c>)
 8002076:	4293      	cmp	r3, r2
 8002078:	d02b      	beq.n	80020d2 <TIM_Base_SetConfig+0xb2>
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002080:	d027      	beq.n	80020d2 <TIM_Base_SetConfig+0xb2>
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	4a32      	ldr	r2, [pc, #200]	@ (8002150 <TIM_Base_SetConfig+0x130>)
 8002086:	4293      	cmp	r3, r2
 8002088:	d023      	beq.n	80020d2 <TIM_Base_SetConfig+0xb2>
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	4a31      	ldr	r2, [pc, #196]	@ (8002154 <TIM_Base_SetConfig+0x134>)
 800208e:	4293      	cmp	r3, r2
 8002090:	d01f      	beq.n	80020d2 <TIM_Base_SetConfig+0xb2>
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	4a30      	ldr	r2, [pc, #192]	@ (8002158 <TIM_Base_SetConfig+0x138>)
 8002096:	4293      	cmp	r3, r2
 8002098:	d01b      	beq.n	80020d2 <TIM_Base_SetConfig+0xb2>
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	4a2f      	ldr	r2, [pc, #188]	@ (800215c <TIM_Base_SetConfig+0x13c>)
 800209e:	4293      	cmp	r3, r2
 80020a0:	d017      	beq.n	80020d2 <TIM_Base_SetConfig+0xb2>
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	4a2e      	ldr	r2, [pc, #184]	@ (8002160 <TIM_Base_SetConfig+0x140>)
 80020a6:	4293      	cmp	r3, r2
 80020a8:	d013      	beq.n	80020d2 <TIM_Base_SetConfig+0xb2>
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	4a2d      	ldr	r2, [pc, #180]	@ (8002164 <TIM_Base_SetConfig+0x144>)
 80020ae:	4293      	cmp	r3, r2
 80020b0:	d00f      	beq.n	80020d2 <TIM_Base_SetConfig+0xb2>
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	4a2c      	ldr	r2, [pc, #176]	@ (8002168 <TIM_Base_SetConfig+0x148>)
 80020b6:	4293      	cmp	r3, r2
 80020b8:	d00b      	beq.n	80020d2 <TIM_Base_SetConfig+0xb2>
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	4a2b      	ldr	r2, [pc, #172]	@ (800216c <TIM_Base_SetConfig+0x14c>)
 80020be:	4293      	cmp	r3, r2
 80020c0:	d007      	beq.n	80020d2 <TIM_Base_SetConfig+0xb2>
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	4a2a      	ldr	r2, [pc, #168]	@ (8002170 <TIM_Base_SetConfig+0x150>)
 80020c6:	4293      	cmp	r3, r2
 80020c8:	d003      	beq.n	80020d2 <TIM_Base_SetConfig+0xb2>
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	4a29      	ldr	r2, [pc, #164]	@ (8002174 <TIM_Base_SetConfig+0x154>)
 80020ce:	4293      	cmp	r3, r2
 80020d0:	d108      	bne.n	80020e4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80020d8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80020da:	683b      	ldr	r3, [r7, #0]
 80020dc:	68db      	ldr	r3, [r3, #12]
 80020de:	68fa      	ldr	r2, [r7, #12]
 80020e0:	4313      	orrs	r3, r2
 80020e2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80020ea:	683b      	ldr	r3, [r7, #0]
 80020ec:	695b      	ldr	r3, [r3, #20]
 80020ee:	4313      	orrs	r3, r2
 80020f0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	68fa      	ldr	r2, [r7, #12]
 80020f6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80020f8:	683b      	ldr	r3, [r7, #0]
 80020fa:	689a      	ldr	r2, [r3, #8]
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002100:	683b      	ldr	r3, [r7, #0]
 8002102:	681a      	ldr	r2, [r3, #0]
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	4a10      	ldr	r2, [pc, #64]	@ (800214c <TIM_Base_SetConfig+0x12c>)
 800210c:	4293      	cmp	r3, r2
 800210e:	d003      	beq.n	8002118 <TIM_Base_SetConfig+0xf8>
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	4a12      	ldr	r2, [pc, #72]	@ (800215c <TIM_Base_SetConfig+0x13c>)
 8002114:	4293      	cmp	r3, r2
 8002116:	d103      	bne.n	8002120 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002118:	683b      	ldr	r3, [r7, #0]
 800211a:	691a      	ldr	r2, [r3, #16]
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	2201      	movs	r2, #1
 8002124:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	691b      	ldr	r3, [r3, #16]
 800212a:	f003 0301 	and.w	r3, r3, #1
 800212e:	2b01      	cmp	r3, #1
 8002130:	d105      	bne.n	800213e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	691b      	ldr	r3, [r3, #16]
 8002136:	f023 0201 	bic.w	r2, r3, #1
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	611a      	str	r2, [r3, #16]
  }
}
 800213e:	bf00      	nop
 8002140:	3714      	adds	r7, #20
 8002142:	46bd      	mov	sp, r7
 8002144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002148:	4770      	bx	lr
 800214a:	bf00      	nop
 800214c:	40010000 	.word	0x40010000
 8002150:	40000400 	.word	0x40000400
 8002154:	40000800 	.word	0x40000800
 8002158:	40000c00 	.word	0x40000c00
 800215c:	40010400 	.word	0x40010400
 8002160:	40014000 	.word	0x40014000
 8002164:	40014400 	.word	0x40014400
 8002168:	40014800 	.word	0x40014800
 800216c:	40001800 	.word	0x40001800
 8002170:	40001c00 	.word	0x40001c00
 8002174:	40002000 	.word	0x40002000

08002178 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002178:	b480      	push	{r7}
 800217a:	b083      	sub	sp, #12
 800217c:	af00      	add	r7, sp, #0
 800217e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002180:	bf00      	nop
 8002182:	370c      	adds	r7, #12
 8002184:	46bd      	mov	sp, r7
 8002186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218a:	4770      	bx	lr

0800218c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800218c:	b480      	push	{r7}
 800218e:	b083      	sub	sp, #12
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002194:	bf00      	nop
 8002196:	370c      	adds	r7, #12
 8002198:	46bd      	mov	sp, r7
 800219a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219e:	4770      	bx	lr

080021a0 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80021a0:	b480      	push	{r7}
 80021a2:	b083      	sub	sp, #12
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	f103 0208 	add.w	r2, r3, #8
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80021b8:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	f103 0208 	add.w	r2, r3, #8
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	f103 0208 	add.w	r2, r3, #8
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	2200      	movs	r2, #0
 80021d2:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80021d4:	bf00      	nop
 80021d6:	370c      	adds	r7, #12
 80021d8:	46bd      	mov	sp, r7
 80021da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021de:	4770      	bx	lr

080021e0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80021e0:	b480      	push	{r7}
 80021e2:	b083      	sub	sp, #12
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	2200      	movs	r2, #0
 80021ec:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80021ee:	bf00      	nop
 80021f0:	370c      	adds	r7, #12
 80021f2:	46bd      	mov	sp, r7
 80021f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f8:	4770      	bx	lr

080021fa <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 80021fa:	b480      	push	{r7}
 80021fc:	b085      	sub	sp, #20
 80021fe:	af00      	add	r7, sp, #0
 8002200:	6078      	str	r0, [r7, #4]
 8002202:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002204:	683b      	ldr	r3, [r7, #0]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 800220a:	68bb      	ldr	r3, [r7, #8]
 800220c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002210:	d103      	bne.n	800221a <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	691b      	ldr	r3, [r3, #16]
 8002216:	60fb      	str	r3, [r7, #12]
 8002218:	e00c      	b.n	8002234 <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	3308      	adds	r3, #8
 800221e:	60fb      	str	r3, [r7, #12]
 8002220:	e002      	b.n	8002228 <vListInsert+0x2e>
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	685b      	ldr	r3, [r3, #4]
 8002226:	60fb      	str	r3, [r7, #12]
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	685b      	ldr	r3, [r3, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	68ba      	ldr	r2, [r7, #8]
 8002230:	429a      	cmp	r2, r3
 8002232:	d2f6      	bcs.n	8002222 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	685a      	ldr	r2, [r3, #4]
 8002238:	683b      	ldr	r3, [r7, #0]
 800223a:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800223c:	683b      	ldr	r3, [r7, #0]
 800223e:	685b      	ldr	r3, [r3, #4]
 8002240:	683a      	ldr	r2, [r7, #0]
 8002242:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8002244:	683b      	ldr	r3, [r7, #0]
 8002246:	68fa      	ldr	r2, [r7, #12]
 8002248:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	683a      	ldr	r2, [r7, #0]
 800224e:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8002250:	683b      	ldr	r3, [r7, #0]
 8002252:	687a      	ldr	r2, [r7, #4]
 8002254:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	1c5a      	adds	r2, r3, #1
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	601a      	str	r2, [r3, #0]
}
 8002260:	bf00      	nop
 8002262:	3714      	adds	r7, #20
 8002264:	46bd      	mov	sp, r7
 8002266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226a:	4770      	bx	lr

0800226c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800226c:	b480      	push	{r7}
 800226e:	b085      	sub	sp, #20
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	691b      	ldr	r3, [r3, #16]
 8002278:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	685b      	ldr	r3, [r3, #4]
 800227e:	687a      	ldr	r2, [r7, #4]
 8002280:	6892      	ldr	r2, [r2, #8]
 8002282:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	689b      	ldr	r3, [r3, #8]
 8002288:	687a      	ldr	r2, [r7, #4]
 800228a:	6852      	ldr	r2, [r2, #4]
 800228c:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	685b      	ldr	r3, [r3, #4]
 8002292:	687a      	ldr	r2, [r7, #4]
 8002294:	429a      	cmp	r2, r3
 8002296:	d103      	bne.n	80022a0 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	689a      	ldr	r2, [r3, #8]
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	2200      	movs	r2, #0
 80022a4:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	1e5a      	subs	r2, r3, #1
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	681b      	ldr	r3, [r3, #0]
}
 80022b4:	4618      	mov	r0, r3
 80022b6:	3714      	adds	r7, #20
 80022b8:	46bd      	mov	sp, r7
 80022ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022be:	4770      	bx	lr

080022c0 <xQueueGenericReset>:
    }
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b086      	sub	sp, #24
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]
 80022c8:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 80022ca:	2301      	movs	r3, #1
 80022cc:	617b      	str	r3, [r7, #20]
    Queue_t * const pxQueue = xQueue;
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	613b      	str	r3, [r7, #16]

    configASSERT( pxQueue );
 80022d2:	693b      	ldr	r3, [r7, #16]
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d10b      	bne.n	80022f0 <xQueueGenericReset+0x30>
        __asm volatile
 80022d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80022dc:	f383 8811 	msr	BASEPRI, r3
 80022e0:	f3bf 8f6f 	isb	sy
 80022e4:	f3bf 8f4f 	dsb	sy
 80022e8:	60fb      	str	r3, [r7, #12]
    }
 80022ea:	bf00      	nop
 80022ec:	bf00      	nop
 80022ee:	e7fd      	b.n	80022ec <xQueueGenericReset+0x2c>

    if( ( pxQueue != NULL ) &&
 80022f0:	693b      	ldr	r3, [r7, #16]
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d052      	beq.n	800239c <xQueueGenericReset+0xdc>
        ( pxQueue->uxLength >= 1U ) &&
 80022f6:	693b      	ldr	r3, [r7, #16]
 80022f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    if( ( pxQueue != NULL ) &&
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d04e      	beq.n	800239c <xQueueGenericReset+0xdc>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 80022fe:	693b      	ldr	r3, [r7, #16]
 8002300:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002302:	693b      	ldr	r3, [r7, #16]
 8002304:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002306:	2100      	movs	r1, #0
 8002308:	fba3 2302 	umull	r2, r3, r3, r2
 800230c:	2b00      	cmp	r3, #0
 800230e:	d000      	beq.n	8002312 <xQueueGenericReset+0x52>
 8002310:	2101      	movs	r1, #1
 8002312:	460b      	mov	r3, r1
        ( pxQueue->uxLength >= 1U ) &&
 8002314:	2b00      	cmp	r3, #0
 8002316:	d141      	bne.n	800239c <xQueueGenericReset+0xdc>
    {
        taskENTER_CRITICAL();
 8002318:	f001 feb0 	bl	800407c <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800231c:	693b      	ldr	r3, [r7, #16]
 800231e:	681a      	ldr	r2, [r3, #0]
 8002320:	693b      	ldr	r3, [r7, #16]
 8002322:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002324:	6939      	ldr	r1, [r7, #16]
 8002326:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8002328:	fb01 f303 	mul.w	r3, r1, r3
 800232c:	441a      	add	r2, r3
 800232e:	693b      	ldr	r3, [r7, #16]
 8002330:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002332:	693b      	ldr	r3, [r7, #16]
 8002334:	2200      	movs	r2, #0
 8002336:	639a      	str	r2, [r3, #56]	@ 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8002338:	693b      	ldr	r3, [r7, #16]
 800233a:	681a      	ldr	r2, [r3, #0]
 800233c:	693b      	ldr	r3, [r7, #16]
 800233e:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002340:	693b      	ldr	r3, [r7, #16]
 8002342:	681a      	ldr	r2, [r3, #0]
 8002344:	693b      	ldr	r3, [r7, #16]
 8002346:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002348:	3b01      	subs	r3, #1
 800234a:	6939      	ldr	r1, [r7, #16]
 800234c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800234e:	fb01 f303 	mul.w	r3, r1, r3
 8002352:	441a      	add	r2, r3
 8002354:	693b      	ldr	r3, [r7, #16]
 8002356:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 8002358:	693b      	ldr	r3, [r7, #16]
 800235a:	22ff      	movs	r2, #255	@ 0xff
 800235c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            pxQueue->cTxLock = queueUNLOCKED;
 8002360:	693b      	ldr	r3, [r7, #16]
 8002362:	22ff      	movs	r2, #255	@ 0xff
 8002364:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

            if( xNewQueue == pdFALSE )
 8002368:	683b      	ldr	r3, [r7, #0]
 800236a:	2b00      	cmp	r3, #0
 800236c:	d109      	bne.n	8002382 <xQueueGenericReset+0xc2>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800236e:	693b      	ldr	r3, [r7, #16]
 8002370:	691b      	ldr	r3, [r3, #16]
 8002372:	2b00      	cmp	r3, #0
 8002374:	d00f      	beq.n	8002396 <xQueueGenericReset+0xd6>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002376:	693b      	ldr	r3, [r7, #16]
 8002378:	3310      	adds	r3, #16
 800237a:	4618      	mov	r0, r3
 800237c:	f000 ff90 	bl	80032a0 <xTaskRemoveFromEventList>
 8002380:	e009      	b.n	8002396 <xQueueGenericReset+0xd6>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002382:	693b      	ldr	r3, [r7, #16]
 8002384:	3310      	adds	r3, #16
 8002386:	4618      	mov	r0, r3
 8002388:	f7ff ff0a 	bl	80021a0 <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800238c:	693b      	ldr	r3, [r7, #16]
 800238e:	3324      	adds	r3, #36	@ 0x24
 8002390:	4618      	mov	r0, r3
 8002392:	f7ff ff05 	bl	80021a0 <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 8002396:	f001 fea3 	bl	80040e0 <vPortExitCritical>
 800239a:	e001      	b.n	80023a0 <xQueueGenericReset+0xe0>
    }
    else
    {
        xReturn = pdFAIL;
 800239c:	2300      	movs	r3, #0
 800239e:	617b      	str	r3, [r7, #20]
    }

    configASSERT( xReturn != pdFAIL );
 80023a0:	697b      	ldr	r3, [r7, #20]
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d10b      	bne.n	80023be <xQueueGenericReset+0xfe>
        __asm volatile
 80023a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80023aa:	f383 8811 	msr	BASEPRI, r3
 80023ae:	f3bf 8f6f 	isb	sy
 80023b2:	f3bf 8f4f 	dsb	sy
 80023b6:	60bb      	str	r3, [r7, #8]
    }
 80023b8:	bf00      	nop
 80023ba:	bf00      	nop
 80023bc:	e7fd      	b.n	80023ba <xQueueGenericReset+0xfa>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return xReturn;
 80023be:	697b      	ldr	r3, [r7, #20]
}
 80023c0:	4618      	mov	r0, r3
 80023c2:	3718      	adds	r7, #24
 80023c4:	46bd      	mov	sp, r7
 80023c6:	bd80      	pop	{r7, pc}

080023c8 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b08a      	sub	sp, #40	@ 0x28
 80023cc:	af02      	add	r7, sp, #8
 80023ce:	60f8      	str	r0, [r7, #12]
 80023d0:	60b9      	str	r1, [r7, #8]
 80023d2:	4613      	mov	r3, r2
 80023d4:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue = NULL;
 80023d6:	2300      	movs	r3, #0
 80023d8:	61fb      	str	r3, [r7, #28]
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d02e      	beq.n	800243e <xQueueGenericCreate+0x76>
            /* Check for multiplication overflow. */
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 80023e0:	2100      	movs	r1, #0
 80023e2:	68ba      	ldr	r2, [r7, #8]
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	fba3 2302 	umull	r2, r3, r3, r2
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d000      	beq.n	80023f0 <xQueueGenericCreate+0x28>
 80023ee:	2101      	movs	r1, #1
 80023f0:	460b      	mov	r3, r1
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d123      	bne.n	800243e <xQueueGenericCreate+0x76>
            /* Check for addition overflow. */
            ( ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	68ba      	ldr	r2, [r7, #8]
 80023fa:	fb02 f303 	mul.w	r3, r2, r3
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 80023fe:	f113 0f51 	cmn.w	r3, #81	@ 0x51
 8002402:	d81c      	bhi.n	800243e <xQueueGenericCreate+0x76>
        {
            /* Allocate enough space to hold the maximum number of items that
             * can be in the queue at any time.  It is valid for uxItemSize to be
             * zero in the case the queue is used as a semaphore. */
            xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	68ba      	ldr	r2, [r7, #8]
 8002408:	fb02 f303 	mul.w	r3, r2, r3
 800240c:	61bb      	str	r3, [r7, #24]
             * alignment requirements of the Queue_t structure - which in this case
             * is an int8_t *.  Therefore, whenever the stack alignment requirements
             * are greater than or equal to the pointer to char requirements the cast
             * is safe.  In other cases alignment requirements are not strict (one or
             * two bytes). */
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800240e:	69bb      	ldr	r3, [r7, #24]
 8002410:	3350      	adds	r3, #80	@ 0x50
 8002412:	4618      	mov	r0, r3
 8002414:	f001 ff64 	bl	80042e0 <pvPortMalloc>
 8002418:	61f8      	str	r0, [r7, #28]

            if( pxNewQueue != NULL )
 800241a:	69fb      	ldr	r3, [r7, #28]
 800241c:	2b00      	cmp	r3, #0
 800241e:	d01d      	beq.n	800245c <xQueueGenericCreate+0x94>
            {
                /* Jump past the queue structure to find the location of the queue
                 * storage area. */
                pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8002420:	69fb      	ldr	r3, [r7, #28]
 8002422:	617b      	str	r3, [r7, #20]
                pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002424:	697b      	ldr	r3, [r7, #20]
 8002426:	3350      	adds	r3, #80	@ 0x50
 8002428:	617b      	str	r3, [r7, #20]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
                #endif /* configSUPPORT_STATIC_ALLOCATION */

                prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800242a:	79fa      	ldrb	r2, [r7, #7]
 800242c:	69fb      	ldr	r3, [r7, #28]
 800242e:	9300      	str	r3, [sp, #0]
 8002430:	4613      	mov	r3, r2
 8002432:	697a      	ldr	r2, [r7, #20]
 8002434:	68b9      	ldr	r1, [r7, #8]
 8002436:	68f8      	ldr	r0, [r7, #12]
 8002438:	f000 f815 	bl	8002466 <prvInitialiseNewQueue>
            if( pxNewQueue != NULL )
 800243c:	e00e      	b.n	800245c <xQueueGenericCreate+0x94>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            configASSERT( pxNewQueue );
 800243e:	69fb      	ldr	r3, [r7, #28]
 8002440:	2b00      	cmp	r3, #0
 8002442:	d10b      	bne.n	800245c <xQueueGenericCreate+0x94>
        __asm volatile
 8002444:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002448:	f383 8811 	msr	BASEPRI, r3
 800244c:	f3bf 8f6f 	isb	sy
 8002450:	f3bf 8f4f 	dsb	sy
 8002454:	613b      	str	r3, [r7, #16]
    }
 8002456:	bf00      	nop
 8002458:	bf00      	nop
 800245a:	e7fd      	b.n	8002458 <xQueueGenericCreate+0x90>
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 800245c:	69fb      	ldr	r3, [r7, #28]
    }
 800245e:	4618      	mov	r0, r3
 8002460:	3720      	adds	r7, #32
 8002462:	46bd      	mov	sp, r7
 8002464:	bd80      	pop	{r7, pc}

08002466 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 8002466:	b580      	push	{r7, lr}
 8002468:	b084      	sub	sp, #16
 800246a:	af00      	add	r7, sp, #0
 800246c:	60f8      	str	r0, [r7, #12]
 800246e:	60b9      	str	r1, [r7, #8]
 8002470:	607a      	str	r2, [r7, #4]
 8002472:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 8002474:	68bb      	ldr	r3, [r7, #8]
 8002476:	2b00      	cmp	r3, #0
 8002478:	d103      	bne.n	8002482 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800247a:	69bb      	ldr	r3, [r7, #24]
 800247c:	69ba      	ldr	r2, [r7, #24]
 800247e:	601a      	str	r2, [r3, #0]
 8002480:	e002      	b.n	8002488 <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002482:	69bb      	ldr	r3, [r7, #24]
 8002484:	687a      	ldr	r2, [r7, #4]
 8002486:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 8002488:	69bb      	ldr	r3, [r7, #24]
 800248a:	68fa      	ldr	r2, [r7, #12]
 800248c:	63da      	str	r2, [r3, #60]	@ 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 800248e:	69bb      	ldr	r3, [r7, #24]
 8002490:	68ba      	ldr	r2, [r7, #8]
 8002492:	641a      	str	r2, [r3, #64]	@ 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002494:	2101      	movs	r1, #1
 8002496:	69b8      	ldr	r0, [r7, #24]
 8002498:	f7ff ff12 	bl	80022c0 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
    {
        pxNewQueue->ucQueueType = ucQueueType;
 800249c:	69bb      	ldr	r3, [r7, #24]
 800249e:	78fa      	ldrb	r2, [r7, #3]
 80024a0:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    {
        pxNewQueue->pxQueueSetContainer = NULL;
    }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
 80024a4:	78fb      	ldrb	r3, [r7, #3]
 80024a6:	68ba      	ldr	r2, [r7, #8]
 80024a8:	68f9      	ldr	r1, [r7, #12]
 80024aa:	2073      	movs	r0, #115	@ 0x73
 80024ac:	f003 fde8 	bl	8006080 <SEGGER_SYSVIEW_RecordU32x3>
}
 80024b0:	bf00      	nop
 80024b2:	3710      	adds	r7, #16
 80024b4:	46bd      	mov	sp, r7
 80024b6:	bd80      	pop	{r7, pc}

080024b8 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 80024b8:	b590      	push	{r4, r7, lr}
 80024ba:	b08f      	sub	sp, #60	@ 0x3c
 80024bc:	af02      	add	r7, sp, #8
 80024be:	60f8      	str	r0, [r7, #12]
 80024c0:	60b9      	str	r1, [r7, #8]
 80024c2:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 80024c4:	2300      	movs	r3, #0
 80024c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 80024cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d10b      	bne.n	80024ea <xQueueReceive+0x32>
        __asm volatile
 80024d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80024d6:	f383 8811 	msr	BASEPRI, r3
 80024da:	f3bf 8f6f 	isb	sy
 80024de:	f3bf 8f4f 	dsb	sy
 80024e2:	623b      	str	r3, [r7, #32]
    }
 80024e4:	bf00      	nop
 80024e6:	bf00      	nop
 80024e8:	e7fd      	b.n	80024e6 <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80024ea:	68bb      	ldr	r3, [r7, #8]
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d103      	bne.n	80024f8 <xQueueReceive+0x40>
 80024f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d101      	bne.n	80024fc <xQueueReceive+0x44>
 80024f8:	2301      	movs	r3, #1
 80024fa:	e000      	b.n	80024fe <xQueueReceive+0x46>
 80024fc:	2300      	movs	r3, #0
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d10b      	bne.n	800251a <xQueueReceive+0x62>
        __asm volatile
 8002502:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002506:	f383 8811 	msr	BASEPRI, r3
 800250a:	f3bf 8f6f 	isb	sy
 800250e:	f3bf 8f4f 	dsb	sy
 8002512:	61fb      	str	r3, [r7, #28]
    }
 8002514:	bf00      	nop
 8002516:	bf00      	nop
 8002518:	e7fd      	b.n	8002516 <xQueueReceive+0x5e>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800251a:	f001 f8d1 	bl	80036c0 <xTaskGetSchedulerState>
 800251e:	4603      	mov	r3, r0
 8002520:	2b00      	cmp	r3, #0
 8002522:	d102      	bne.n	800252a <xQueueReceive+0x72>
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	2b00      	cmp	r3, #0
 8002528:	d101      	bne.n	800252e <xQueueReceive+0x76>
 800252a:	2301      	movs	r3, #1
 800252c:	e000      	b.n	8002530 <xQueueReceive+0x78>
 800252e:	2300      	movs	r3, #0
 8002530:	2b00      	cmp	r3, #0
 8002532:	d10b      	bne.n	800254c <xQueueReceive+0x94>
        __asm volatile
 8002534:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002538:	f383 8811 	msr	BASEPRI, r3
 800253c:	f3bf 8f6f 	isb	sy
 8002540:	f3bf 8f4f 	dsb	sy
 8002544:	61bb      	str	r3, [r7, #24]
    }
 8002546:	bf00      	nop
 8002548:	bf00      	nop
 800254a:	e7fd      	b.n	8002548 <xQueueReceive+0x90>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 800254c:	f001 fd96 	bl	800407c <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002550:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002552:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002554:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002556:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002558:	2b00      	cmp	r3, #0
 800255a:	d024      	beq.n	80025a6 <xQueueReceive+0xee>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 800255c:	68b9      	ldr	r1, [r7, #8]
 800255e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002560:	f000 f8b2 	bl	80026c8 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
 8002564:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002566:	4618      	mov	r0, r3
 8002568:	f004 fab8 	bl	8006adc <SEGGER_SYSVIEW_ShrinkId>
 800256c:	4604      	mov	r4, r0
 800256e:	2000      	movs	r0, #0
 8002570:	f004 fab4 	bl	8006adc <SEGGER_SYSVIEW_ShrinkId>
 8002574:	4602      	mov	r2, r0
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	2101      	movs	r1, #1
 800257a:	9100      	str	r1, [sp, #0]
 800257c:	4621      	mov	r1, r4
 800257e:	205c      	movs	r0, #92	@ 0x5c
 8002580:	f003 fdf4 	bl	800616c <SEGGER_SYSVIEW_RecordU32x4>
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8002584:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002586:	1e5a      	subs	r2, r3, #1
 8002588:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800258a:	639a      	str	r2, [r3, #56]	@ 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800258c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800258e:	691b      	ldr	r3, [r3, #16]
 8002590:	2b00      	cmp	r3, #0
 8002592:	d004      	beq.n	800259e <xQueueReceive+0xe6>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002594:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002596:	3310      	adds	r3, #16
 8002598:	4618      	mov	r0, r3
 800259a:	f000 fe81 	bl	80032a0 <xTaskRemoveFromEventList>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 800259e:	f001 fd9f 	bl	80040e0 <vPortExitCritical>
                return pdPASS;
 80025a2:	2301      	movs	r3, #1
 80025a4:	e08a      	b.n	80026bc <xQueueReceive+0x204>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d113      	bne.n	80025d4 <xQueueReceive+0x11c>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 80025ac:	f001 fd98 	bl	80040e0 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
 80025b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80025b2:	4618      	mov	r0, r3
 80025b4:	f004 fa92 	bl	8006adc <SEGGER_SYSVIEW_ShrinkId>
 80025b8:	4604      	mov	r4, r0
 80025ba:	2000      	movs	r0, #0
 80025bc:	f004 fa8e 	bl	8006adc <SEGGER_SYSVIEW_ShrinkId>
 80025c0:	4602      	mov	r2, r0
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	2101      	movs	r1, #1
 80025c6:	9100      	str	r1, [sp, #0]
 80025c8:	4621      	mov	r1, r4
 80025ca:	205c      	movs	r0, #92	@ 0x5c
 80025cc:	f003 fdce 	bl	800616c <SEGGER_SYSVIEW_RecordU32x4>
                    return errQUEUE_EMPTY;
 80025d0:	2300      	movs	r3, #0
 80025d2:	e073      	b.n	80026bc <xQueueReceive+0x204>
                }
                else if( xEntryTimeSet == pdFALSE )
 80025d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d106      	bne.n	80025e8 <xQueueReceive+0x130>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 80025da:	f107 0310 	add.w	r3, r7, #16
 80025de:	4618      	mov	r0, r3
 80025e0:	f000 ff38 	bl	8003454 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 80025e4:	2301      	movs	r3, #1
 80025e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 80025e8:	f001 fd7a 	bl	80040e0 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 80025ec:	f000 fb64 	bl	8002cb8 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 80025f0:	f001 fd44 	bl	800407c <vPortEnterCritical>
 80025f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80025f6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80025fa:	b25b      	sxtb	r3, r3
 80025fc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002600:	d103      	bne.n	800260a <xQueueReceive+0x152>
 8002602:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002604:	2200      	movs	r2, #0
 8002606:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800260a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800260c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002610:	b25b      	sxtb	r3, r3
 8002612:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002616:	d103      	bne.n	8002620 <xQueueReceive+0x168>
 8002618:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800261a:	2200      	movs	r2, #0
 800261c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002620:	f001 fd5e 	bl	80040e0 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002624:	1d3a      	adds	r2, r7, #4
 8002626:	f107 0310 	add.w	r3, r7, #16
 800262a:	4611      	mov	r1, r2
 800262c:	4618      	mov	r0, r3
 800262e:	f000 ff27 	bl	8003480 <xTaskCheckForTimeOut>
 8002632:	4603      	mov	r3, r0
 8002634:	2b00      	cmp	r3, #0
 8002636:	d124      	bne.n	8002682 <xQueueReceive+0x1ca>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002638:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800263a:	f000 f8bd 	bl	80027b8 <prvIsQueueEmpty>
 800263e:	4603      	mov	r3, r0
 8002640:	2b00      	cmp	r3, #0
 8002642:	d018      	beq.n	8002676 <xQueueReceive+0x1be>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8002644:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002646:	3324      	adds	r3, #36	@ 0x24
 8002648:	687a      	ldr	r2, [r7, #4]
 800264a:	4611      	mov	r1, r2
 800264c:	4618      	mov	r0, r3
 800264e:	f000 fdb7 	bl	80031c0 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8002652:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002654:	f000 f85e 	bl	8002714 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8002658:	f000 fb3c 	bl	8002cd4 <xTaskResumeAll>
 800265c:	4603      	mov	r3, r0
 800265e:	2b00      	cmp	r3, #0
 8002660:	f47f af74 	bne.w	800254c <xQueueReceive+0x94>
                {
                    portYIELD_WITHIN_API();
 8002664:	4b17      	ldr	r3, [pc, #92]	@ (80026c4 <xQueueReceive+0x20c>)
 8002666:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800266a:	601a      	str	r2, [r3, #0]
 800266c:	f3bf 8f4f 	dsb	sy
 8002670:	f3bf 8f6f 	isb	sy
 8002674:	e76a      	b.n	800254c <xQueueReceive+0x94>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 8002676:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002678:	f000 f84c 	bl	8002714 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 800267c:	f000 fb2a 	bl	8002cd4 <xTaskResumeAll>
 8002680:	e764      	b.n	800254c <xQueueReceive+0x94>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 8002682:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002684:	f000 f846 	bl	8002714 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8002688:	f000 fb24 	bl	8002cd4 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800268c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800268e:	f000 f893 	bl	80027b8 <prvIsQueueEmpty>
 8002692:	4603      	mov	r3, r0
 8002694:	2b00      	cmp	r3, #0
 8002696:	f43f af59 	beq.w	800254c <xQueueReceive+0x94>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
 800269a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800269c:	4618      	mov	r0, r3
 800269e:	f004 fa1d 	bl	8006adc <SEGGER_SYSVIEW_ShrinkId>
 80026a2:	4604      	mov	r4, r0
 80026a4:	2000      	movs	r0, #0
 80026a6:	f004 fa19 	bl	8006adc <SEGGER_SYSVIEW_ShrinkId>
 80026aa:	4602      	mov	r2, r0
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	2101      	movs	r1, #1
 80026b0:	9100      	str	r1, [sp, #0]
 80026b2:	4621      	mov	r1, r4
 80026b4:	205c      	movs	r0, #92	@ 0x5c
 80026b6:	f003 fd59 	bl	800616c <SEGGER_SYSVIEW_RecordU32x4>
                return errQUEUE_EMPTY;
 80026ba:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 80026bc:	4618      	mov	r0, r3
 80026be:	3734      	adds	r7, #52	@ 0x34
 80026c0:	46bd      	mov	sp, r7
 80026c2:	bd90      	pop	{r4, r7, pc}
 80026c4:	e000ed04 	.word	0xe000ed04

080026c8 <prvCopyDataFromQueue>:
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b082      	sub	sp, #8
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]
 80026d0:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d018      	beq.n	800270c <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	68da      	ldr	r2, [r3, #12]
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026e2:	441a      	add	r2, r3
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	68da      	ldr	r2, [r3, #12]
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	689b      	ldr	r3, [r3, #8]
 80026f0:	429a      	cmp	r2, r3
 80026f2:	d303      	bcc.n	80026fc <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681a      	ldr	r2, [r3, #0]
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	68d9      	ldr	r1, [r3, #12]
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002704:	461a      	mov	r2, r3
 8002706:	6838      	ldr	r0, [r7, #0]
 8002708:	f004 fc0a 	bl	8006f20 <memcpy>
    }
}
 800270c:	bf00      	nop
 800270e:	3708      	adds	r7, #8
 8002710:	46bd      	mov	sp, r7
 8002712:	bd80      	pop	{r7, pc}

08002714 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8002714:	b580      	push	{r7, lr}
 8002716:	b084      	sub	sp, #16
 8002718:	af00      	add	r7, sp, #0
 800271a:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 800271c:	f001 fcae 	bl	800407c <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002726:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8002728:	e011      	b.n	800274e <prvUnlockQueue+0x3a>
            }
            #else /* configUSE_QUEUE_SETS */
            {
                /* Tasks that are removed from the event list will get added to
                 * the pending ready list as the scheduler is still suspended. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800272e:	2b00      	cmp	r3, #0
 8002730:	d012      	beq.n	8002758 <prvUnlockQueue+0x44>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	3324      	adds	r3, #36	@ 0x24
 8002736:	4618      	mov	r0, r3
 8002738:	f000 fdb2 	bl	80032a0 <xTaskRemoveFromEventList>
 800273c:	4603      	mov	r3, r0
 800273e:	2b00      	cmp	r3, #0
 8002740:	d001      	beq.n	8002746 <prvUnlockQueue+0x32>
                    {
                        /* The task waiting has a higher priority so record that
                         * a context switch is required. */
                        vTaskMissedYield();
 8002742:	f000 ff05 	bl	8003550 <vTaskMissedYield>
                    break;
                }
            }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8002746:	7bfb      	ldrb	r3, [r7, #15]
 8002748:	3b01      	subs	r3, #1
 800274a:	b2db      	uxtb	r3, r3
 800274c:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 800274e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002752:	2b00      	cmp	r3, #0
 8002754:	dce9      	bgt.n	800272a <prvUnlockQueue+0x16>
 8002756:	e000      	b.n	800275a <prvUnlockQueue+0x46>
                    break;
 8002758:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	22ff      	movs	r2, #255	@ 0xff
 800275e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
    taskEXIT_CRITICAL();
 8002762:	f001 fcbd 	bl	80040e0 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8002766:	f001 fc89 	bl	800407c <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002770:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8002772:	e011      	b.n	8002798 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	691b      	ldr	r3, [r3, #16]
 8002778:	2b00      	cmp	r3, #0
 800277a:	d012      	beq.n	80027a2 <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	3310      	adds	r3, #16
 8002780:	4618      	mov	r0, r3
 8002782:	f000 fd8d 	bl	80032a0 <xTaskRemoveFromEventList>
 8002786:	4603      	mov	r3, r0
 8002788:	2b00      	cmp	r3, #0
 800278a:	d001      	beq.n	8002790 <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 800278c:	f000 fee0 	bl	8003550 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8002790:	7bbb      	ldrb	r3, [r7, #14]
 8002792:	3b01      	subs	r3, #1
 8002794:	b2db      	uxtb	r3, r3
 8002796:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8002798:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800279c:	2b00      	cmp	r3, #0
 800279e:	dce9      	bgt.n	8002774 <prvUnlockQueue+0x60>
 80027a0:	e000      	b.n	80027a4 <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 80027a2:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	22ff      	movs	r2, #255	@ 0xff
 80027a8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    }
    taskEXIT_CRITICAL();
 80027ac:	f001 fc98 	bl	80040e0 <vPortExitCritical>
}
 80027b0:	bf00      	nop
 80027b2:	3710      	adds	r7, #16
 80027b4:	46bd      	mov	sp, r7
 80027b6:	bd80      	pop	{r7, pc}

080027b8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 80027b8:	b580      	push	{r7, lr}
 80027ba:	b084      	sub	sp, #16
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 80027c0:	f001 fc5c 	bl	800407c <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d102      	bne.n	80027d2 <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 80027cc:	2301      	movs	r3, #1
 80027ce:	60fb      	str	r3, [r7, #12]
 80027d0:	e001      	b.n	80027d6 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 80027d2:	2300      	movs	r3, #0
 80027d4:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 80027d6:	f001 fc83 	bl	80040e0 <vPortExitCritical>

    return xReturn;
 80027da:	68fb      	ldr	r3, [r7, #12]
}
 80027dc:	4618      	mov	r0, r3
 80027de:	3710      	adds	r7, #16
 80027e0:	46bd      	mov	sp, r7
 80027e2:	bd80      	pop	{r7, pc}

080027e4 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 80027e4:	b580      	push	{r7, lr}
 80027e6:	b086      	sub	sp, #24
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	6078      	str	r0, [r7, #4]
 80027ec:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;
        QueueRegistryItem_t * pxEntryToWrite = NULL;
 80027ee:	2300      	movs	r3, #0
 80027f0:	613b      	str	r3, [r7, #16]

        configASSERT( xQueue );
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d10b      	bne.n	8002810 <vQueueAddToRegistry+0x2c>
        __asm volatile
 80027f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80027fc:	f383 8811 	msr	BASEPRI, r3
 8002800:	f3bf 8f6f 	isb	sy
 8002804:	f3bf 8f4f 	dsb	sy
 8002808:	60fb      	str	r3, [r7, #12]
    }
 800280a:	bf00      	nop
 800280c:	bf00      	nop
 800280e:	e7fd      	b.n	800280c <vQueueAddToRegistry+0x28>

        if( pcQueueName != NULL )
 8002810:	683b      	ldr	r3, [r7, #0]
 8002812:	2b00      	cmp	r3, #0
 8002814:	d024      	beq.n	8002860 <vQueueAddToRegistry+0x7c>
        {
            /* See if there is an empty space in the registry.  A NULL name denotes
             * a free slot. */
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002816:	2300      	movs	r3, #0
 8002818:	617b      	str	r3, [r7, #20]
 800281a:	e01e      	b.n	800285a <vQueueAddToRegistry+0x76>
            {
                /* Replace an existing entry if the queue is already in the registry. */
                if( xQueue == xQueueRegistry[ ux ].xHandle )
 800281c:	4a1c      	ldr	r2, [pc, #112]	@ (8002890 <vQueueAddToRegistry+0xac>)
 800281e:	697b      	ldr	r3, [r7, #20]
 8002820:	00db      	lsls	r3, r3, #3
 8002822:	4413      	add	r3, r2
 8002824:	685b      	ldr	r3, [r3, #4]
 8002826:	687a      	ldr	r2, [r7, #4]
 8002828:	429a      	cmp	r2, r3
 800282a:	d105      	bne.n	8002838 <vQueueAddToRegistry+0x54>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 800282c:	697b      	ldr	r3, [r7, #20]
 800282e:	00db      	lsls	r3, r3, #3
 8002830:	4a17      	ldr	r2, [pc, #92]	@ (8002890 <vQueueAddToRegistry+0xac>)
 8002832:	4413      	add	r3, r2
 8002834:	613b      	str	r3, [r7, #16]
                    break;
 8002836:	e013      	b.n	8002860 <vQueueAddToRegistry+0x7c>
                }
                /* Otherwise, store in the next empty location */
                else if( ( pxEntryToWrite == NULL ) && ( xQueueRegistry[ ux ].pcQueueName == NULL ) )
 8002838:	693b      	ldr	r3, [r7, #16]
 800283a:	2b00      	cmp	r3, #0
 800283c:	d10a      	bne.n	8002854 <vQueueAddToRegistry+0x70>
 800283e:	4a14      	ldr	r2, [pc, #80]	@ (8002890 <vQueueAddToRegistry+0xac>)
 8002840:	697b      	ldr	r3, [r7, #20]
 8002842:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002846:	2b00      	cmp	r3, #0
 8002848:	d104      	bne.n	8002854 <vQueueAddToRegistry+0x70>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 800284a:	697b      	ldr	r3, [r7, #20]
 800284c:	00db      	lsls	r3, r3, #3
 800284e:	4a10      	ldr	r2, [pc, #64]	@ (8002890 <vQueueAddToRegistry+0xac>)
 8002850:	4413      	add	r3, r2
 8002852:	613b      	str	r3, [r7, #16]
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002854:	697b      	ldr	r3, [r7, #20]
 8002856:	3301      	adds	r3, #1
 8002858:	617b      	str	r3, [r7, #20]
 800285a:	697b      	ldr	r3, [r7, #20]
 800285c:	2b07      	cmp	r3, #7
 800285e:	d9dd      	bls.n	800281c <vQueueAddToRegistry+0x38>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }

        if( pxEntryToWrite != NULL )
 8002860:	693b      	ldr	r3, [r7, #16]
 8002862:	2b00      	cmp	r3, #0
 8002864:	d00f      	beq.n	8002886 <vQueueAddToRegistry+0xa2>
        {
            /* Store the information on this queue. */
            pxEntryToWrite->pcQueueName = pcQueueName;
 8002866:	693b      	ldr	r3, [r7, #16]
 8002868:	683a      	ldr	r2, [r7, #0]
 800286a:	601a      	str	r2, [r3, #0]
            pxEntryToWrite->xHandle = xQueue;
 800286c:	693b      	ldr	r3, [r7, #16]
 800286e:	687a      	ldr	r2, [r7, #4]
 8002870:	605a      	str	r2, [r3, #4]

            traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	4618      	mov	r0, r3
 8002876:	f004 f931 	bl	8006adc <SEGGER_SYSVIEW_ShrinkId>
 800287a:	4601      	mov	r1, r0
 800287c:	683b      	ldr	r3, [r7, #0]
 800287e:	461a      	mov	r2, r3
 8002880:	2071      	movs	r0, #113	@ 0x71
 8002882:	f003 fba3 	bl	8005fcc <SEGGER_SYSVIEW_RecordU32x2>
        }
    }
 8002886:	bf00      	nop
 8002888:	3718      	adds	r7, #24
 800288a:	46bd      	mov	sp, r7
 800288c:	bd80      	pop	{r7, pc}
 800288e:	bf00      	nop
 8002890:	200000d0 	.word	0x200000d0

08002894 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8002894:	b580      	push	{r7, lr}
 8002896:	b086      	sub	sp, #24
 8002898:	af00      	add	r7, sp, #0
 800289a:	60f8      	str	r0, [r7, #12]
 800289c:	60b9      	str	r1, [r7, #8]
 800289e:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 80028a4:	f001 fbea 	bl	800407c <vPortEnterCritical>
 80028a8:	697b      	ldr	r3, [r7, #20]
 80028aa:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80028ae:	b25b      	sxtb	r3, r3
 80028b0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80028b4:	d103      	bne.n	80028be <vQueueWaitForMessageRestricted+0x2a>
 80028b6:	697b      	ldr	r3, [r7, #20]
 80028b8:	2200      	movs	r2, #0
 80028ba:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80028be:	697b      	ldr	r3, [r7, #20]
 80028c0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80028c4:	b25b      	sxtb	r3, r3
 80028c6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80028ca:	d103      	bne.n	80028d4 <vQueueWaitForMessageRestricted+0x40>
 80028cc:	697b      	ldr	r3, [r7, #20]
 80028ce:	2200      	movs	r2, #0
 80028d0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80028d4:	f001 fc04 	bl	80040e0 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80028d8:	697b      	ldr	r3, [r7, #20]
 80028da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d106      	bne.n	80028ee <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80028e0:	697b      	ldr	r3, [r7, #20]
 80028e2:	3324      	adds	r3, #36	@ 0x24
 80028e4:	687a      	ldr	r2, [r7, #4]
 80028e6:	68b9      	ldr	r1, [r7, #8]
 80028e8:	4618      	mov	r0, r3
 80028ea:	f000 fc8f 	bl	800320c <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 80028ee:	6978      	ldr	r0, [r7, #20]
 80028f0:	f7ff ff10 	bl	8002714 <prvUnlockQueue>
    }
 80028f4:	bf00      	nop
 80028f6:	3718      	adds	r7, #24
 80028f8:	46bd      	mov	sp, r7
 80028fa:	bd80      	pop	{r7, pc}

080028fc <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b08c      	sub	sp, #48	@ 0x30
 8002900:	af04      	add	r7, sp, #16
 8002902:	60f8      	str	r0, [r7, #12]
 8002904:	60b9      	str	r1, [r7, #8]
 8002906:	603b      	str	r3, [r7, #0]
 8002908:	4613      	mov	r3, r2
 800290a:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
        {
            StackType_t * pxStack;

            /* Allocate space for the stack used by the task being created. */
            pxStack = pvPortMallocStack( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800290c:	88fb      	ldrh	r3, [r7, #6]
 800290e:	009b      	lsls	r3, r3, #2
 8002910:	4618      	mov	r0, r3
 8002912:	f001 fce5 	bl	80042e0 <pvPortMalloc>
 8002916:	6178      	str	r0, [r7, #20]

            if( pxStack != NULL )
 8002918:	697b      	ldr	r3, [r7, #20]
 800291a:	2b00      	cmp	r3, #0
 800291c:	d013      	beq.n	8002946 <xTaskCreate+0x4a>
            {
                /* Allocate space for the TCB. */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800291e:	2058      	movs	r0, #88	@ 0x58
 8002920:	f001 fcde 	bl	80042e0 <pvPortMalloc>
 8002924:	61f8      	str	r0, [r7, #28]

                if( pxNewTCB != NULL )
 8002926:	69fb      	ldr	r3, [r7, #28]
 8002928:	2b00      	cmp	r3, #0
 800292a:	d008      	beq.n	800293e <xTaskCreate+0x42>
                {
                    memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 800292c:	2258      	movs	r2, #88	@ 0x58
 800292e:	2100      	movs	r1, #0
 8002930:	69f8      	ldr	r0, [r7, #28]
 8002932:	f004 fac7 	bl	8006ec4 <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 8002936:	69fb      	ldr	r3, [r7, #28]
 8002938:	697a      	ldr	r2, [r7, #20]
 800293a:	631a      	str	r2, [r3, #48]	@ 0x30
 800293c:	e005      	b.n	800294a <xTaskCreate+0x4e>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 800293e:	6978      	ldr	r0, [r7, #20]
 8002940:	f001 fd8a 	bl	8004458 <vPortFree>
 8002944:	e001      	b.n	800294a <xTaskCreate+0x4e>
                }
            }
            else
            {
                pxNewTCB = NULL;
 8002946:	2300      	movs	r3, #0
 8002948:	61fb      	str	r3, [r7, #28]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 800294a:	69fb      	ldr	r3, [r7, #28]
 800294c:	2b00      	cmp	r3, #0
 800294e:	d013      	beq.n	8002978 <xTaskCreate+0x7c>
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002950:	88fa      	ldrh	r2, [r7, #6]
 8002952:	2300      	movs	r3, #0
 8002954:	9303      	str	r3, [sp, #12]
 8002956:	69fb      	ldr	r3, [r7, #28]
 8002958:	9302      	str	r3, [sp, #8]
 800295a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800295c:	9301      	str	r3, [sp, #4]
 800295e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002960:	9300      	str	r3, [sp, #0]
 8002962:	683b      	ldr	r3, [r7, #0]
 8002964:	68b9      	ldr	r1, [r7, #8]
 8002966:	68f8      	ldr	r0, [r7, #12]
 8002968:	f000 f80e 	bl	8002988 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 800296c:	69f8      	ldr	r0, [r7, #28]
 800296e:	f000 f89b 	bl	8002aa8 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8002972:	2301      	movs	r3, #1
 8002974:	61bb      	str	r3, [r7, #24]
 8002976:	e002      	b.n	800297e <xTaskCreate+0x82>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002978:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800297c:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 800297e:	69bb      	ldr	r3, [r7, #24]
    }
 8002980:	4618      	mov	r0, r3
 8002982:	3720      	adds	r7, #32
 8002984:	46bd      	mov	sp, r7
 8002986:	bd80      	pop	{r7, pc}

08002988 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8002988:	b580      	push	{r7, lr}
 800298a:	b088      	sub	sp, #32
 800298c:	af00      	add	r7, sp, #0
 800298e:	60f8      	str	r0, [r7, #12]
 8002990:	60b9      	str	r1, [r7, #8]
 8002992:	607a      	str	r2, [r7, #4]
 8002994:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
    {
        /* Fill the stack with a known value to assist debugging. */
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8002996:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002998:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	009b      	lsls	r3, r3, #2
 800299e:	461a      	mov	r2, r3
 80029a0:	21a5      	movs	r1, #165	@ 0xa5
 80029a2:	f004 fa8f 	bl	8006ec4 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80029a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80029a8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80029b0:	3b01      	subs	r3, #1
 80029b2:	009b      	lsls	r3, r3, #2
 80029b4:	4413      	add	r3, r2
 80029b6:	61bb      	str	r3, [r7, #24]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80029b8:	69bb      	ldr	r3, [r7, #24]
 80029ba:	f023 0307 	bic.w	r3, r3, #7
 80029be:	61bb      	str	r3, [r7, #24]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80029c0:	69bb      	ldr	r3, [r7, #24]
 80029c2:	f003 0307 	and.w	r3, r3, #7
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d00b      	beq.n	80029e2 <prvInitialiseNewTask+0x5a>
        __asm volatile
 80029ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80029ce:	f383 8811 	msr	BASEPRI, r3
 80029d2:	f3bf 8f6f 	isb	sy
 80029d6:	f3bf 8f4f 	dsb	sy
 80029da:	617b      	str	r3, [r7, #20]
    }
 80029dc:	bf00      	nop
 80029de:	bf00      	nop
 80029e0:	e7fd      	b.n	80029de <prvInitialiseNewTask+0x56>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 80029e2:	68bb      	ldr	r3, [r7, #8]
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d01e      	beq.n	8002a26 <prvInitialiseNewTask+0x9e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80029e8:	2300      	movs	r3, #0
 80029ea:	61fb      	str	r3, [r7, #28]
 80029ec:	e012      	b.n	8002a14 <prvInitialiseNewTask+0x8c>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80029ee:	68ba      	ldr	r2, [r7, #8]
 80029f0:	69fb      	ldr	r3, [r7, #28]
 80029f2:	4413      	add	r3, r2
 80029f4:	7819      	ldrb	r1, [r3, #0]
 80029f6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80029f8:	69fb      	ldr	r3, [r7, #28]
 80029fa:	4413      	add	r3, r2
 80029fc:	3334      	adds	r3, #52	@ 0x34
 80029fe:	460a      	mov	r2, r1
 8002a00:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8002a02:	68ba      	ldr	r2, [r7, #8]
 8002a04:	69fb      	ldr	r3, [r7, #28]
 8002a06:	4413      	add	r3, r2
 8002a08:	781b      	ldrb	r3, [r3, #0]
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d006      	beq.n	8002a1c <prvInitialiseNewTask+0x94>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002a0e:	69fb      	ldr	r3, [r7, #28]
 8002a10:	3301      	adds	r3, #1
 8002a12:	61fb      	str	r3, [r7, #28]
 8002a14:	69fb      	ldr	r3, [r7, #28]
 8002a16:	2b09      	cmp	r3, #9
 8002a18:	d9e9      	bls.n	80029ee <prvInitialiseNewTask+0x66>
 8002a1a:	e000      	b.n	8002a1e <prvInitialiseNewTask+0x96>
            {
                break;
 8002a1c:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8002a1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a20:	2200      	movs	r2, #0
 8002a22:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 8002a26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a28:	2b04      	cmp	r3, #4
 8002a2a:	d90b      	bls.n	8002a44 <prvInitialiseNewTask+0xbc>
        __asm volatile
 8002a2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002a30:	f383 8811 	msr	BASEPRI, r3
 8002a34:	f3bf 8f6f 	isb	sy
 8002a38:	f3bf 8f4f 	dsb	sy
 8002a3c:	613b      	str	r3, [r7, #16]
    }
 8002a3e:	bf00      	nop
 8002a40:	bf00      	nop
 8002a42:	e7fd      	b.n	8002a40 <prvInitialiseNewTask+0xb8>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8002a44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a46:	2b04      	cmp	r3, #4
 8002a48:	d901      	bls.n	8002a4e <prvInitialiseNewTask+0xc6>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8002a4a:	2304      	movs	r3, #4
 8002a4c:	62bb      	str	r3, [r7, #40]	@ 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8002a4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a50:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002a52:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 8002a54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a56:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002a58:	649a      	str	r2, [r3, #72]	@ 0x48
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002a5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a5c:	3304      	adds	r3, #4
 8002a5e:	4618      	mov	r0, r3
 8002a60:	f7ff fbbe 	bl	80021e0 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8002a64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a66:	3318      	adds	r3, #24
 8002a68:	4618      	mov	r0, r3
 8002a6a:	f7ff fbb9 	bl	80021e0 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8002a6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a70:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002a72:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002a74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a76:	f1c3 0205 	rsb	r2, r3, #5
 8002a7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a7c:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8002a7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a80:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002a82:	625a      	str	r2, [r3, #36]	@ 0x24
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8002a84:	683a      	ldr	r2, [r7, #0]
 8002a86:	68f9      	ldr	r1, [r7, #12]
 8002a88:	69b8      	ldr	r0, [r7, #24]
 8002a8a:	f001 f943 	bl	8003d14 <pxPortInitialiseStack>
 8002a8e:	4602      	mov	r2, r0
 8002a90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a92:	601a      	str	r2, [r3, #0]
        }
        #endif /* portHAS_STACK_OVERFLOW_CHECKING */
    }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 8002a94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d002      	beq.n	8002aa0 <prvInitialiseNewTask+0x118>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8002a9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002a9c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002a9e:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8002aa0:	bf00      	nop
 8002aa2:	3720      	adds	r7, #32
 8002aa4:	46bd      	mov	sp, r7
 8002aa6:	bd80      	pop	{r7, pc}

08002aa8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8002aa8:	b5b0      	push	{r4, r5, r7, lr}
 8002aaa:	b086      	sub	sp, #24
 8002aac:	af02      	add	r7, sp, #8
 8002aae:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8002ab0:	f001 fae4 	bl	800407c <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8002ab4:	4b49      	ldr	r3, [pc, #292]	@ (8002bdc <prvAddNewTaskToReadyList+0x134>)
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	3301      	adds	r3, #1
 8002aba:	4a48      	ldr	r2, [pc, #288]	@ (8002bdc <prvAddNewTaskToReadyList+0x134>)
 8002abc:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 8002abe:	4b48      	ldr	r3, [pc, #288]	@ (8002be0 <prvAddNewTaskToReadyList+0x138>)
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d109      	bne.n	8002ada <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 8002ac6:	4a46      	ldr	r2, [pc, #280]	@ (8002be0 <prvAddNewTaskToReadyList+0x138>)
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002acc:	4b43      	ldr	r3, [pc, #268]	@ (8002bdc <prvAddNewTaskToReadyList+0x134>)
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	2b01      	cmp	r3, #1
 8002ad2:	d110      	bne.n	8002af6 <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8002ad4:	f000 fd5a 	bl	800358c <prvInitialiseTaskLists>
 8002ad8:	e00d      	b.n	8002af6 <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 8002ada:	4b42      	ldr	r3, [pc, #264]	@ (8002be4 <prvAddNewTaskToReadyList+0x13c>)
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d109      	bne.n	8002af6 <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8002ae2:	4b3f      	ldr	r3, [pc, #252]	@ (8002be0 <prvAddNewTaskToReadyList+0x138>)
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002aec:	429a      	cmp	r2, r3
 8002aee:	d802      	bhi.n	8002af6 <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 8002af0:	4a3b      	ldr	r2, [pc, #236]	@ (8002be0 <prvAddNewTaskToReadyList+0x138>)
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 8002af6:	4b3c      	ldr	r3, [pc, #240]	@ (8002be8 <prvAddNewTaskToReadyList+0x140>)
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	3301      	adds	r3, #1
 8002afc:	4a3a      	ldr	r2, [pc, #232]	@ (8002be8 <prvAddNewTaskToReadyList+0x140>)
 8002afe:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
        {
            /* Add a counter into the TCB for tracing only. */
            pxNewTCB->uxTCBNumber = uxTaskNumber;
 8002b00:	4b39      	ldr	r3, [pc, #228]	@ (8002be8 <prvAddNewTaskToReadyList+0x140>)
 8002b02:	681a      	ldr	r2, [r3, #0]
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d016      	beq.n	8002b3c <prvAddNewTaskToReadyList+0x94>
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	4618      	mov	r0, r3
 8002b12:	f003 ff1d 	bl	8006950 <SEGGER_SYSVIEW_OnTaskCreate>
 8002b16:	6878      	ldr	r0, [r7, #4]
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b26:	461d      	mov	r5, r3
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	461c      	mov	r4, r3
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b32:	1ae3      	subs	r3, r4, r3
 8002b34:	9300      	str	r3, [sp, #0]
 8002b36:	462b      	mov	r3, r5
 8002b38:	f001 fe2a 	bl	8004790 <SYSVIEW_AddTask>

        prvAddTaskToReadyList( pxNewTCB );
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	4618      	mov	r0, r3
 8002b40:	f003 ff8a 	bl	8006a58 <SEGGER_SYSVIEW_OnTaskStartReady>
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b48:	2201      	movs	r2, #1
 8002b4a:	409a      	lsls	r2, r3
 8002b4c:	4b27      	ldr	r3, [pc, #156]	@ (8002bec <prvAddNewTaskToReadyList+0x144>)
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	4313      	orrs	r3, r2
 8002b52:	4a26      	ldr	r2, [pc, #152]	@ (8002bec <prvAddNewTaskToReadyList+0x144>)
 8002b54:	6013      	str	r3, [r2, #0]
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002b5a:	4925      	ldr	r1, [pc, #148]	@ (8002bf0 <prvAddNewTaskToReadyList+0x148>)
 8002b5c:	4613      	mov	r3, r2
 8002b5e:	009b      	lsls	r3, r3, #2
 8002b60:	4413      	add	r3, r2
 8002b62:	009b      	lsls	r3, r3, #2
 8002b64:	440b      	add	r3, r1
 8002b66:	3304      	adds	r3, #4
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	60fb      	str	r3, [r7, #12]
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	68fa      	ldr	r2, [r7, #12]
 8002b70:	609a      	str	r2, [r3, #8]
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	689a      	ldr	r2, [r3, #8]
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	60da      	str	r2, [r3, #12]
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	689b      	ldr	r3, [r3, #8]
 8002b7e:	687a      	ldr	r2, [r7, #4]
 8002b80:	3204      	adds	r2, #4
 8002b82:	605a      	str	r2, [r3, #4]
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	1d1a      	adds	r2, r3, #4
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	609a      	str	r2, [r3, #8]
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002b90:	4613      	mov	r3, r2
 8002b92:	009b      	lsls	r3, r3, #2
 8002b94:	4413      	add	r3, r2
 8002b96:	009b      	lsls	r3, r3, #2
 8002b98:	4a15      	ldr	r2, [pc, #84]	@ (8002bf0 <prvAddNewTaskToReadyList+0x148>)
 8002b9a:	441a      	add	r2, r3
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	615a      	str	r2, [r3, #20]
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002ba4:	4912      	ldr	r1, [pc, #72]	@ (8002bf0 <prvAddNewTaskToReadyList+0x148>)
 8002ba6:	4613      	mov	r3, r2
 8002ba8:	009b      	lsls	r3, r3, #2
 8002baa:	4413      	add	r3, r2
 8002bac:	009b      	lsls	r3, r3, #2
 8002bae:	440b      	add	r3, r1
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	1c59      	adds	r1, r3, #1
 8002bb4:	480e      	ldr	r0, [pc, #56]	@ (8002bf0 <prvAddNewTaskToReadyList+0x148>)
 8002bb6:	4613      	mov	r3, r2
 8002bb8:	009b      	lsls	r3, r3, #2
 8002bba:	4413      	add	r3, r2
 8002bbc:	009b      	lsls	r3, r3, #2
 8002bbe:	4403      	add	r3, r0
 8002bc0:	6019      	str	r1, [r3, #0]

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 8002bc2:	f001 fa8d 	bl	80040e0 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 8002bc6:	4b07      	ldr	r3, [pc, #28]	@ (8002be4 <prvAddNewTaskToReadyList+0x13c>)
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d001      	beq.n	8002bd2 <prvAddNewTaskToReadyList+0x12a>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8002bce:	4b04      	ldr	r3, [pc, #16]	@ (8002be0 <prvAddNewTaskToReadyList+0x138>)
 8002bd0:	681b      	ldr	r3, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8002bd2:	bf00      	nop
 8002bd4:	3710      	adds	r7, #16
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	bdb0      	pop	{r4, r5, r7, pc}
 8002bda:	bf00      	nop
 8002bdc:	200001e8 	.word	0x200001e8
 8002be0:	20000110 	.word	0x20000110
 8002be4:	200001f4 	.word	0x200001f4
 8002be8:	20000204 	.word	0x20000204
 8002bec:	200001f0 	.word	0x200001f0
 8002bf0:	20000114 	.word	0x20000114

08002bf4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	b086      	sub	sp, #24
 8002bf8:	af02      	add	r7, sp, #8
        }
    }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
    {
        /* The Idle task is being created using dynamically allocated RAM. */
        xReturn = xTaskCreate( prvIdleTask,
 8002bfa:	4b27      	ldr	r3, [pc, #156]	@ (8002c98 <vTaskStartScheduler+0xa4>)
 8002bfc:	9301      	str	r3, [sp, #4]
 8002bfe:	2300      	movs	r3, #0
 8002c00:	9300      	str	r3, [sp, #0]
 8002c02:	2300      	movs	r3, #0
 8002c04:	2282      	movs	r2, #130	@ 0x82
 8002c06:	4925      	ldr	r1, [pc, #148]	@ (8002c9c <vTaskStartScheduler+0xa8>)
 8002c08:	4825      	ldr	r0, [pc, #148]	@ (8002ca0 <vTaskStartScheduler+0xac>)
 8002c0a:	f7ff fe77 	bl	80028fc <xTaskCreate>
 8002c0e:	60f8      	str	r0, [r7, #12]
    }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
    {
        if( xReturn == pdPASS )
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	2b01      	cmp	r3, #1
 8002c14:	d102      	bne.n	8002c1c <vTaskStartScheduler+0x28>
        {
            xReturn = xTimerCreateTimerTask();
 8002c16:	f000 fdf1 	bl	80037fc <xTimerCreateTimerTask>
 8002c1a:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	2b01      	cmp	r3, #1
 8002c20:	d124      	bne.n	8002c6c <vTaskStartScheduler+0x78>
        __asm volatile
 8002c22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002c26:	f383 8811 	msr	BASEPRI, r3
 8002c2a:	f3bf 8f6f 	isb	sy
 8002c2e:	f3bf 8f4f 	dsb	sy
 8002c32:	60bb      	str	r3, [r7, #8]
    }
 8002c34:	bf00      	nop
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 8002c36:	4b1b      	ldr	r3, [pc, #108]	@ (8002ca4 <vTaskStartScheduler+0xb0>)
 8002c38:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002c3c:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8002c3e:	4b1a      	ldr	r3, [pc, #104]	@ (8002ca8 <vTaskStartScheduler+0xb4>)
 8002c40:	2201      	movs	r2, #1
 8002c42:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8002c44:	4b19      	ldr	r3, [pc, #100]	@ (8002cac <vTaskStartScheduler+0xb8>)
 8002c46:	2200      	movs	r2, #0
 8002c48:	601a      	str	r2, [r3, #0]
         * is set to 0 and the following line fails to build then ensure you do not
         * have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
         * FreeRTOSConfig.h file. */
        portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

        traceTASK_SWITCHED_IN();
 8002c4a:	4b19      	ldr	r3, [pc, #100]	@ (8002cb0 <vTaskStartScheduler+0xbc>)
 8002c4c:	681a      	ldr	r2, [r3, #0]
 8002c4e:	4b12      	ldr	r3, [pc, #72]	@ (8002c98 <vTaskStartScheduler+0xa4>)
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	429a      	cmp	r2, r3
 8002c54:	d102      	bne.n	8002c5c <vTaskStartScheduler+0x68>
 8002c56:	f003 fe5f 	bl	8006918 <SEGGER_SYSVIEW_OnIdle>
 8002c5a:	e004      	b.n	8002c66 <vTaskStartScheduler+0x72>
 8002c5c:	4b14      	ldr	r3, [pc, #80]	@ (8002cb0 <vTaskStartScheduler+0xbc>)
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	4618      	mov	r0, r3
 8002c62:	f003 feb7 	bl	80069d4 <SEGGER_SYSVIEW_OnTaskStartExec>

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        xPortStartScheduler();
 8002c66:	f001 f8e5 	bl	8003e34 <xPortStartScheduler>
 8002c6a:	e00f      	b.n	8002c8c <vTaskStartScheduler+0x98>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002c72:	d10b      	bne.n	8002c8c <vTaskStartScheduler+0x98>
        __asm volatile
 8002c74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002c78:	f383 8811 	msr	BASEPRI, r3
 8002c7c:	f3bf 8f6f 	isb	sy
 8002c80:	f3bf 8f4f 	dsb	sy
 8002c84:	607b      	str	r3, [r7, #4]
    }
 8002c86:	bf00      	nop
 8002c88:	bf00      	nop
 8002c8a:	e7fd      	b.n	8002c88 <vTaskStartScheduler+0x94>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8002c8c:	4b09      	ldr	r3, [pc, #36]	@ (8002cb4 <vTaskStartScheduler+0xc0>)
 8002c8e:	681b      	ldr	r3, [r3, #0]
}
 8002c90:	bf00      	nop
 8002c92:	3710      	adds	r7, #16
 8002c94:	46bd      	mov	sp, r7
 8002c96:	bd80      	pop	{r7, pc}
 8002c98:	2000020c 	.word	0x2000020c
 8002c9c:	08007824 	.word	0x08007824
 8002ca0:	08003569 	.word	0x08003569
 8002ca4:	20000208 	.word	0x20000208
 8002ca8:	200001f4 	.word	0x200001f4
 8002cac:	200001ec 	.word	0x200001ec
 8002cb0:	20000110 	.word	0x20000110
 8002cb4:	08007920 	.word	0x08007920

08002cb8 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8002cb8:	b480      	push	{r7}
 8002cba:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8002cbc:	4b04      	ldr	r3, [pc, #16]	@ (8002cd0 <vTaskSuspendAll+0x18>)
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	3301      	adds	r3, #1
 8002cc2:	4a03      	ldr	r2, [pc, #12]	@ (8002cd0 <vTaskSuspendAll+0x18>)
 8002cc4:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 8002cc6:	bf00      	nop
 8002cc8:	46bd      	mov	sp, r7
 8002cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cce:	4770      	bx	lr
 8002cd0:	20000210 	.word	0x20000210

08002cd4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	b088      	sub	sp, #32
 8002cd8:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8002cda:	2300      	movs	r3, #0
 8002cdc:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 8002cde:	2300      	movs	r3, #0
 8002ce0:	617b      	str	r3, [r7, #20]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 8002ce2:	4b6d      	ldr	r3, [pc, #436]	@ (8002e98 <xTaskResumeAll+0x1c4>)
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d10b      	bne.n	8002d02 <xTaskResumeAll+0x2e>
        __asm volatile
 8002cea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002cee:	f383 8811 	msr	BASEPRI, r3
 8002cf2:	f3bf 8f6f 	isb	sy
 8002cf6:	f3bf 8f4f 	dsb	sy
 8002cfa:	607b      	str	r3, [r7, #4]
    }
 8002cfc:	bf00      	nop
 8002cfe:	bf00      	nop
 8002d00:	e7fd      	b.n	8002cfe <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 8002d02:	f001 f9bb 	bl	800407c <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 8002d06:	4b64      	ldr	r3, [pc, #400]	@ (8002e98 <xTaskResumeAll+0x1c4>)
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	3b01      	subs	r3, #1
 8002d0c:	4a62      	ldr	r2, [pc, #392]	@ (8002e98 <xTaskResumeAll+0x1c4>)
 8002d0e:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002d10:	4b61      	ldr	r3, [pc, #388]	@ (8002e98 <xTaskResumeAll+0x1c4>)
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	f040 80b8 	bne.w	8002e8a <xTaskResumeAll+0x1b6>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8002d1a:	4b60      	ldr	r3, [pc, #384]	@ (8002e9c <xTaskResumeAll+0x1c8>)
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	f000 80b3 	beq.w	8002e8a <xTaskResumeAll+0x1b6>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002d24:	e08e      	b.n	8002e44 <xTaskResumeAll+0x170>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002d26:	4b5e      	ldr	r3, [pc, #376]	@ (8002ea0 <xTaskResumeAll+0x1cc>)
 8002d28:	68db      	ldr	r3, [r3, #12]
 8002d2a:	68db      	ldr	r3, [r3, #12]
 8002d2c:	61fb      	str	r3, [r7, #28]
                    listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8002d2e:	69fb      	ldr	r3, [r7, #28]
 8002d30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d32:	613b      	str	r3, [r7, #16]
 8002d34:	69fb      	ldr	r3, [r7, #28]
 8002d36:	69db      	ldr	r3, [r3, #28]
 8002d38:	69fa      	ldr	r2, [r7, #28]
 8002d3a:	6a12      	ldr	r2, [r2, #32]
 8002d3c:	609a      	str	r2, [r3, #8]
 8002d3e:	69fb      	ldr	r3, [r7, #28]
 8002d40:	6a1b      	ldr	r3, [r3, #32]
 8002d42:	69fa      	ldr	r2, [r7, #28]
 8002d44:	69d2      	ldr	r2, [r2, #28]
 8002d46:	605a      	str	r2, [r3, #4]
 8002d48:	693b      	ldr	r3, [r7, #16]
 8002d4a:	685a      	ldr	r2, [r3, #4]
 8002d4c:	69fb      	ldr	r3, [r7, #28]
 8002d4e:	3318      	adds	r3, #24
 8002d50:	429a      	cmp	r2, r3
 8002d52:	d103      	bne.n	8002d5c <xTaskResumeAll+0x88>
 8002d54:	69fb      	ldr	r3, [r7, #28]
 8002d56:	6a1a      	ldr	r2, [r3, #32]
 8002d58:	693b      	ldr	r3, [r7, #16]
 8002d5a:	605a      	str	r2, [r3, #4]
 8002d5c:	69fb      	ldr	r3, [r7, #28]
 8002d5e:	2200      	movs	r2, #0
 8002d60:	629a      	str	r2, [r3, #40]	@ 0x28
 8002d62:	693b      	ldr	r3, [r7, #16]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	1e5a      	subs	r2, r3, #1
 8002d68:	693b      	ldr	r3, [r7, #16]
 8002d6a:	601a      	str	r2, [r3, #0]
                    portMEMORY_BARRIER();
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8002d6c:	69fb      	ldr	r3, [r7, #28]
 8002d6e:	695b      	ldr	r3, [r3, #20]
 8002d70:	60fb      	str	r3, [r7, #12]
 8002d72:	69fb      	ldr	r3, [r7, #28]
 8002d74:	689b      	ldr	r3, [r3, #8]
 8002d76:	69fa      	ldr	r2, [r7, #28]
 8002d78:	68d2      	ldr	r2, [r2, #12]
 8002d7a:	609a      	str	r2, [r3, #8]
 8002d7c:	69fb      	ldr	r3, [r7, #28]
 8002d7e:	68db      	ldr	r3, [r3, #12]
 8002d80:	69fa      	ldr	r2, [r7, #28]
 8002d82:	6892      	ldr	r2, [r2, #8]
 8002d84:	605a      	str	r2, [r3, #4]
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	685a      	ldr	r2, [r3, #4]
 8002d8a:	69fb      	ldr	r3, [r7, #28]
 8002d8c:	3304      	adds	r3, #4
 8002d8e:	429a      	cmp	r2, r3
 8002d90:	d103      	bne.n	8002d9a <xTaskResumeAll+0xc6>
 8002d92:	69fb      	ldr	r3, [r7, #28]
 8002d94:	68da      	ldr	r2, [r3, #12]
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	605a      	str	r2, [r3, #4]
 8002d9a:	69fb      	ldr	r3, [r7, #28]
 8002d9c:	2200      	movs	r2, #0
 8002d9e:	615a      	str	r2, [r3, #20]
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	1e5a      	subs	r2, r3, #1
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 8002daa:	69fb      	ldr	r3, [r7, #28]
 8002dac:	4618      	mov	r0, r3
 8002dae:	f003 fe53 	bl	8006a58 <SEGGER_SYSVIEW_OnTaskStartReady>
 8002db2:	69fb      	ldr	r3, [r7, #28]
 8002db4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002db6:	2201      	movs	r2, #1
 8002db8:	409a      	lsls	r2, r3
 8002dba:	4b3a      	ldr	r3, [pc, #232]	@ (8002ea4 <xTaskResumeAll+0x1d0>)
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	4313      	orrs	r3, r2
 8002dc0:	4a38      	ldr	r2, [pc, #224]	@ (8002ea4 <xTaskResumeAll+0x1d0>)
 8002dc2:	6013      	str	r3, [r2, #0]
 8002dc4:	69fb      	ldr	r3, [r7, #28]
 8002dc6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002dc8:	4937      	ldr	r1, [pc, #220]	@ (8002ea8 <xTaskResumeAll+0x1d4>)
 8002dca:	4613      	mov	r3, r2
 8002dcc:	009b      	lsls	r3, r3, #2
 8002dce:	4413      	add	r3, r2
 8002dd0:	009b      	lsls	r3, r3, #2
 8002dd2:	440b      	add	r3, r1
 8002dd4:	3304      	adds	r3, #4
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	60bb      	str	r3, [r7, #8]
 8002dda:	69fb      	ldr	r3, [r7, #28]
 8002ddc:	68ba      	ldr	r2, [r7, #8]
 8002dde:	609a      	str	r2, [r3, #8]
 8002de0:	68bb      	ldr	r3, [r7, #8]
 8002de2:	689a      	ldr	r2, [r3, #8]
 8002de4:	69fb      	ldr	r3, [r7, #28]
 8002de6:	60da      	str	r2, [r3, #12]
 8002de8:	68bb      	ldr	r3, [r7, #8]
 8002dea:	689b      	ldr	r3, [r3, #8]
 8002dec:	69fa      	ldr	r2, [r7, #28]
 8002dee:	3204      	adds	r2, #4
 8002df0:	605a      	str	r2, [r3, #4]
 8002df2:	69fb      	ldr	r3, [r7, #28]
 8002df4:	1d1a      	adds	r2, r3, #4
 8002df6:	68bb      	ldr	r3, [r7, #8]
 8002df8:	609a      	str	r2, [r3, #8]
 8002dfa:	69fb      	ldr	r3, [r7, #28]
 8002dfc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002dfe:	4613      	mov	r3, r2
 8002e00:	009b      	lsls	r3, r3, #2
 8002e02:	4413      	add	r3, r2
 8002e04:	009b      	lsls	r3, r3, #2
 8002e06:	4a28      	ldr	r2, [pc, #160]	@ (8002ea8 <xTaskResumeAll+0x1d4>)
 8002e08:	441a      	add	r2, r3
 8002e0a:	69fb      	ldr	r3, [r7, #28]
 8002e0c:	615a      	str	r2, [r3, #20]
 8002e0e:	69fb      	ldr	r3, [r7, #28]
 8002e10:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002e12:	4925      	ldr	r1, [pc, #148]	@ (8002ea8 <xTaskResumeAll+0x1d4>)
 8002e14:	4613      	mov	r3, r2
 8002e16:	009b      	lsls	r3, r3, #2
 8002e18:	4413      	add	r3, r2
 8002e1a:	009b      	lsls	r3, r3, #2
 8002e1c:	440b      	add	r3, r1
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	1c59      	adds	r1, r3, #1
 8002e22:	4821      	ldr	r0, [pc, #132]	@ (8002ea8 <xTaskResumeAll+0x1d4>)
 8002e24:	4613      	mov	r3, r2
 8002e26:	009b      	lsls	r3, r3, #2
 8002e28:	4413      	add	r3, r2
 8002e2a:	009b      	lsls	r3, r3, #2
 8002e2c:	4403      	add	r3, r0
 8002e2e:	6019      	str	r1, [r3, #0]

                    /* If the moved task has a priority higher than or equal to
                     * the current task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002e30:	69fb      	ldr	r3, [r7, #28]
 8002e32:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002e34:	4b1d      	ldr	r3, [pc, #116]	@ (8002eac <xTaskResumeAll+0x1d8>)
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e3a:	429a      	cmp	r2, r3
 8002e3c:	d302      	bcc.n	8002e44 <xTaskResumeAll+0x170>
                    {
                        xYieldPending = pdTRUE;
 8002e3e:	4b1c      	ldr	r3, [pc, #112]	@ (8002eb0 <xTaskResumeAll+0x1dc>)
 8002e40:	2201      	movs	r2, #1
 8002e42:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002e44:	4b16      	ldr	r3, [pc, #88]	@ (8002ea0 <xTaskResumeAll+0x1cc>)
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	f47f af6c 	bne.w	8002d26 <xTaskResumeAll+0x52>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 8002e4e:	69fb      	ldr	r3, [r7, #28]
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d001      	beq.n	8002e58 <xTaskResumeAll+0x184>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 8002e54:	f000 fc18 	bl	8003688 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8002e58:	4b16      	ldr	r3, [pc, #88]	@ (8002eb4 <xTaskResumeAll+0x1e0>)
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	61bb      	str	r3, [r7, #24]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8002e5e:	69bb      	ldr	r3, [r7, #24]
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d010      	beq.n	8002e86 <xTaskResumeAll+0x1b2>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 8002e64:	f000 f84a 	bl	8002efc <xTaskIncrementTick>
 8002e68:	4603      	mov	r3, r0
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d002      	beq.n	8002e74 <xTaskResumeAll+0x1a0>
                            {
                                xYieldPending = pdTRUE;
 8002e6e:	4b10      	ldr	r3, [pc, #64]	@ (8002eb0 <xTaskResumeAll+0x1dc>)
 8002e70:	2201      	movs	r2, #1
 8002e72:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 8002e74:	69bb      	ldr	r3, [r7, #24]
 8002e76:	3b01      	subs	r3, #1
 8002e78:	61bb      	str	r3, [r7, #24]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 8002e7a:	69bb      	ldr	r3, [r7, #24]
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d1f1      	bne.n	8002e64 <xTaskResumeAll+0x190>

                        xPendedTicks = 0;
 8002e80:	4b0c      	ldr	r3, [pc, #48]	@ (8002eb4 <xTaskResumeAll+0x1e0>)
 8002e82:	2200      	movs	r2, #0
 8002e84:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8002e86:	4b0a      	ldr	r3, [pc, #40]	@ (8002eb0 <xTaskResumeAll+0x1dc>)
 8002e88:	681b      	ldr	r3, [r3, #0]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8002e8a:	f001 f929 	bl	80040e0 <vPortExitCritical>

    return xAlreadyYielded;
 8002e8e:	697b      	ldr	r3, [r7, #20]
}
 8002e90:	4618      	mov	r0, r3
 8002e92:	3720      	adds	r7, #32
 8002e94:	46bd      	mov	sp, r7
 8002e96:	bd80      	pop	{r7, pc}
 8002e98:	20000210 	.word	0x20000210
 8002e9c:	200001e8 	.word	0x200001e8
 8002ea0:	200001a8 	.word	0x200001a8
 8002ea4:	200001f0 	.word	0x200001f0
 8002ea8:	20000114 	.word	0x20000114
 8002eac:	20000110 	.word	0x20000110
 8002eb0:	200001fc 	.word	0x200001fc
 8002eb4:	200001f8 	.word	0x200001f8

08002eb8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8002eb8:	b480      	push	{r7}
 8002eba:	b083      	sub	sp, #12
 8002ebc:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 8002ebe:	4b05      	ldr	r3, [pc, #20]	@ (8002ed4 <xTaskGetTickCount+0x1c>)
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 8002ec4:	687b      	ldr	r3, [r7, #4]
}
 8002ec6:	4618      	mov	r0, r3
 8002ec8:	370c      	adds	r7, #12
 8002eca:	46bd      	mov	sp, r7
 8002ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed0:	4770      	bx	lr
 8002ed2:	bf00      	nop
 8002ed4:	200001ec 	.word	0x200001ec

08002ed8 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	b082      	sub	sp, #8
 8002edc:	af00      	add	r7, sp, #0
     * that have been assigned a priority at or (logically) below the maximum
     * system call  interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002ede:	f001 f9bd 	bl	800425c <vPortValidateInterruptPriority>

    uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8002ee2:	2300      	movs	r3, #0
 8002ee4:	607b      	str	r3, [r7, #4]
    {
        xReturn = xTickCount;
 8002ee6:	4b04      	ldr	r3, [pc, #16]	@ (8002ef8 <xTaskGetTickCountFromISR+0x20>)
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	603b      	str	r3, [r7, #0]
    }
    portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 8002eec:	683b      	ldr	r3, [r7, #0]
}
 8002eee:	4618      	mov	r0, r3
 8002ef0:	3708      	adds	r7, #8
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	bd80      	pop	{r7, pc}
 8002ef6:	bf00      	nop
 8002ef8:	200001ec 	.word	0x200001ec

08002efc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8002efc:	b580      	push	{r7, lr}
 8002efe:	b08a      	sub	sp, #40	@ 0x28
 8002f00:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8002f02:	2300      	movs	r3, #0
 8002f04:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002f06:	4b70      	ldr	r3, [pc, #448]	@ (80030c8 <xTaskIncrementTick+0x1cc>)
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	f040 80d2 	bne.w	80030b4 <xTaskIncrementTick+0x1b8>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8002f10:	4b6e      	ldr	r3, [pc, #440]	@ (80030cc <xTaskIncrementTick+0x1d0>)
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	3301      	adds	r3, #1
 8002f16:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8002f18:	4a6c      	ldr	r2, [pc, #432]	@ (80030cc <xTaskIncrementTick+0x1d0>)
 8002f1a:	6a3b      	ldr	r3, [r7, #32]
 8002f1c:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8002f1e:	6a3b      	ldr	r3, [r7, #32]
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d121      	bne.n	8002f68 <xTaskIncrementTick+0x6c>
        {
            taskSWITCH_DELAYED_LISTS();
 8002f24:	4b6a      	ldr	r3, [pc, #424]	@ (80030d0 <xTaskIncrementTick+0x1d4>)
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d00b      	beq.n	8002f46 <xTaskIncrementTick+0x4a>
        __asm volatile
 8002f2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002f32:	f383 8811 	msr	BASEPRI, r3
 8002f36:	f3bf 8f6f 	isb	sy
 8002f3a:	f3bf 8f4f 	dsb	sy
 8002f3e:	607b      	str	r3, [r7, #4]
    }
 8002f40:	bf00      	nop
 8002f42:	bf00      	nop
 8002f44:	e7fd      	b.n	8002f42 <xTaskIncrementTick+0x46>
 8002f46:	4b62      	ldr	r3, [pc, #392]	@ (80030d0 <xTaskIncrementTick+0x1d4>)
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	61fb      	str	r3, [r7, #28]
 8002f4c:	4b61      	ldr	r3, [pc, #388]	@ (80030d4 <xTaskIncrementTick+0x1d8>)
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	4a5f      	ldr	r2, [pc, #380]	@ (80030d0 <xTaskIncrementTick+0x1d4>)
 8002f52:	6013      	str	r3, [r2, #0]
 8002f54:	4a5f      	ldr	r2, [pc, #380]	@ (80030d4 <xTaskIncrementTick+0x1d8>)
 8002f56:	69fb      	ldr	r3, [r7, #28]
 8002f58:	6013      	str	r3, [r2, #0]
 8002f5a:	4b5f      	ldr	r3, [pc, #380]	@ (80030d8 <xTaskIncrementTick+0x1dc>)
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	3301      	adds	r3, #1
 8002f60:	4a5d      	ldr	r2, [pc, #372]	@ (80030d8 <xTaskIncrementTick+0x1dc>)
 8002f62:	6013      	str	r3, [r2, #0]
 8002f64:	f000 fb90 	bl	8003688 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8002f68:	4b5c      	ldr	r3, [pc, #368]	@ (80030dc <xTaskIncrementTick+0x1e0>)
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	6a3a      	ldr	r2, [r7, #32]
 8002f6e:	429a      	cmp	r2, r3
 8002f70:	f0c0 80a5 	bcc.w	80030be <xTaskIncrementTick+0x1c2>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002f74:	4b56      	ldr	r3, [pc, #344]	@ (80030d0 <xTaskIncrementTick+0x1d4>)
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d104      	bne.n	8002f88 <xTaskIncrementTick+0x8c>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002f7e:	4b57      	ldr	r3, [pc, #348]	@ (80030dc <xTaskIncrementTick+0x1e0>)
 8002f80:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002f84:	601a      	str	r2, [r3, #0]
                    break;
 8002f86:	e09a      	b.n	80030be <xTaskIncrementTick+0x1c2>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002f88:	4b51      	ldr	r3, [pc, #324]	@ (80030d0 <xTaskIncrementTick+0x1d4>)
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	68db      	ldr	r3, [r3, #12]
 8002f8e:	68db      	ldr	r3, [r3, #12]
 8002f90:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8002f92:	69bb      	ldr	r3, [r7, #24]
 8002f94:	685b      	ldr	r3, [r3, #4]
 8002f96:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 8002f98:	6a3a      	ldr	r2, [r7, #32]
 8002f9a:	697b      	ldr	r3, [r7, #20]
 8002f9c:	429a      	cmp	r2, r3
 8002f9e:	d203      	bcs.n	8002fa8 <xTaskIncrementTick+0xac>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8002fa0:	4a4e      	ldr	r2, [pc, #312]	@ (80030dc <xTaskIncrementTick+0x1e0>)
 8002fa2:	697b      	ldr	r3, [r7, #20]
 8002fa4:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deemed easier to understand with multiple breaks. */
 8002fa6:	e08a      	b.n	80030be <xTaskIncrementTick+0x1c2>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8002fa8:	69bb      	ldr	r3, [r7, #24]
 8002faa:	695b      	ldr	r3, [r3, #20]
 8002fac:	613b      	str	r3, [r7, #16]
 8002fae:	69bb      	ldr	r3, [r7, #24]
 8002fb0:	689b      	ldr	r3, [r3, #8]
 8002fb2:	69ba      	ldr	r2, [r7, #24]
 8002fb4:	68d2      	ldr	r2, [r2, #12]
 8002fb6:	609a      	str	r2, [r3, #8]
 8002fb8:	69bb      	ldr	r3, [r7, #24]
 8002fba:	68db      	ldr	r3, [r3, #12]
 8002fbc:	69ba      	ldr	r2, [r7, #24]
 8002fbe:	6892      	ldr	r2, [r2, #8]
 8002fc0:	605a      	str	r2, [r3, #4]
 8002fc2:	693b      	ldr	r3, [r7, #16]
 8002fc4:	685a      	ldr	r2, [r3, #4]
 8002fc6:	69bb      	ldr	r3, [r7, #24]
 8002fc8:	3304      	adds	r3, #4
 8002fca:	429a      	cmp	r2, r3
 8002fcc:	d103      	bne.n	8002fd6 <xTaskIncrementTick+0xda>
 8002fce:	69bb      	ldr	r3, [r7, #24]
 8002fd0:	68da      	ldr	r2, [r3, #12]
 8002fd2:	693b      	ldr	r3, [r7, #16]
 8002fd4:	605a      	str	r2, [r3, #4]
 8002fd6:	69bb      	ldr	r3, [r7, #24]
 8002fd8:	2200      	movs	r2, #0
 8002fda:	615a      	str	r2, [r3, #20]
 8002fdc:	693b      	ldr	r3, [r7, #16]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	1e5a      	subs	r2, r3, #1
 8002fe2:	693b      	ldr	r3, [r7, #16]
 8002fe4:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002fe6:	69bb      	ldr	r3, [r7, #24]
 8002fe8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d01e      	beq.n	800302c <xTaskIncrementTick+0x130>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8002fee:	69bb      	ldr	r3, [r7, #24]
 8002ff0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ff2:	60fb      	str	r3, [r7, #12]
 8002ff4:	69bb      	ldr	r3, [r7, #24]
 8002ff6:	69db      	ldr	r3, [r3, #28]
 8002ff8:	69ba      	ldr	r2, [r7, #24]
 8002ffa:	6a12      	ldr	r2, [r2, #32]
 8002ffc:	609a      	str	r2, [r3, #8]
 8002ffe:	69bb      	ldr	r3, [r7, #24]
 8003000:	6a1b      	ldr	r3, [r3, #32]
 8003002:	69ba      	ldr	r2, [r7, #24]
 8003004:	69d2      	ldr	r2, [r2, #28]
 8003006:	605a      	str	r2, [r3, #4]
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	685a      	ldr	r2, [r3, #4]
 800300c:	69bb      	ldr	r3, [r7, #24]
 800300e:	3318      	adds	r3, #24
 8003010:	429a      	cmp	r2, r3
 8003012:	d103      	bne.n	800301c <xTaskIncrementTick+0x120>
 8003014:	69bb      	ldr	r3, [r7, #24]
 8003016:	6a1a      	ldr	r2, [r3, #32]
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	605a      	str	r2, [r3, #4]
 800301c:	69bb      	ldr	r3, [r7, #24]
 800301e:	2200      	movs	r2, #0
 8003020:	629a      	str	r2, [r3, #40]	@ 0x28
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	1e5a      	subs	r2, r3, #1
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 800302c:	69bb      	ldr	r3, [r7, #24]
 800302e:	4618      	mov	r0, r3
 8003030:	f003 fd12 	bl	8006a58 <SEGGER_SYSVIEW_OnTaskStartReady>
 8003034:	69bb      	ldr	r3, [r7, #24]
 8003036:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003038:	2201      	movs	r2, #1
 800303a:	409a      	lsls	r2, r3
 800303c:	4b28      	ldr	r3, [pc, #160]	@ (80030e0 <xTaskIncrementTick+0x1e4>)
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	4313      	orrs	r3, r2
 8003042:	4a27      	ldr	r2, [pc, #156]	@ (80030e0 <xTaskIncrementTick+0x1e4>)
 8003044:	6013      	str	r3, [r2, #0]
 8003046:	69bb      	ldr	r3, [r7, #24]
 8003048:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800304a:	4926      	ldr	r1, [pc, #152]	@ (80030e4 <xTaskIncrementTick+0x1e8>)
 800304c:	4613      	mov	r3, r2
 800304e:	009b      	lsls	r3, r3, #2
 8003050:	4413      	add	r3, r2
 8003052:	009b      	lsls	r3, r3, #2
 8003054:	440b      	add	r3, r1
 8003056:	3304      	adds	r3, #4
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	60bb      	str	r3, [r7, #8]
 800305c:	69bb      	ldr	r3, [r7, #24]
 800305e:	68ba      	ldr	r2, [r7, #8]
 8003060:	609a      	str	r2, [r3, #8]
 8003062:	68bb      	ldr	r3, [r7, #8]
 8003064:	689a      	ldr	r2, [r3, #8]
 8003066:	69bb      	ldr	r3, [r7, #24]
 8003068:	60da      	str	r2, [r3, #12]
 800306a:	68bb      	ldr	r3, [r7, #8]
 800306c:	689b      	ldr	r3, [r3, #8]
 800306e:	69ba      	ldr	r2, [r7, #24]
 8003070:	3204      	adds	r2, #4
 8003072:	605a      	str	r2, [r3, #4]
 8003074:	69bb      	ldr	r3, [r7, #24]
 8003076:	1d1a      	adds	r2, r3, #4
 8003078:	68bb      	ldr	r3, [r7, #8]
 800307a:	609a      	str	r2, [r3, #8]
 800307c:	69bb      	ldr	r3, [r7, #24]
 800307e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003080:	4613      	mov	r3, r2
 8003082:	009b      	lsls	r3, r3, #2
 8003084:	4413      	add	r3, r2
 8003086:	009b      	lsls	r3, r3, #2
 8003088:	4a16      	ldr	r2, [pc, #88]	@ (80030e4 <xTaskIncrementTick+0x1e8>)
 800308a:	441a      	add	r2, r3
 800308c:	69bb      	ldr	r3, [r7, #24]
 800308e:	615a      	str	r2, [r3, #20]
 8003090:	69bb      	ldr	r3, [r7, #24]
 8003092:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003094:	4913      	ldr	r1, [pc, #76]	@ (80030e4 <xTaskIncrementTick+0x1e8>)
 8003096:	4613      	mov	r3, r2
 8003098:	009b      	lsls	r3, r3, #2
 800309a:	4413      	add	r3, r2
 800309c:	009b      	lsls	r3, r3, #2
 800309e:	440b      	add	r3, r1
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	1c59      	adds	r1, r3, #1
 80030a4:	480f      	ldr	r0, [pc, #60]	@ (80030e4 <xTaskIncrementTick+0x1e8>)
 80030a6:	4613      	mov	r3, r2
 80030a8:	009b      	lsls	r3, r3, #2
 80030aa:	4413      	add	r3, r2
 80030ac:	009b      	lsls	r3, r3, #2
 80030ae:	4403      	add	r3, r0
 80030b0:	6019      	str	r1, [r3, #0]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80030b2:	e75f      	b.n	8002f74 <xTaskIncrementTick+0x78>
        }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 80030b4:	4b0c      	ldr	r3, [pc, #48]	@ (80030e8 <xTaskIncrementTick+0x1ec>)
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	3301      	adds	r3, #1
 80030ba:	4a0b      	ldr	r2, [pc, #44]	@ (80030e8 <xTaskIncrementTick+0x1ec>)
 80030bc:	6013      	str	r3, [r2, #0]
            vApplicationTickHook();
        }
        #endif
    }

    return xSwitchRequired;
 80030be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80030c0:	4618      	mov	r0, r3
 80030c2:	3728      	adds	r7, #40	@ 0x28
 80030c4:	46bd      	mov	sp, r7
 80030c6:	bd80      	pop	{r7, pc}
 80030c8:	20000210 	.word	0x20000210
 80030cc:	200001ec 	.word	0x200001ec
 80030d0:	200001a0 	.word	0x200001a0
 80030d4:	200001a4 	.word	0x200001a4
 80030d8:	20000200 	.word	0x20000200
 80030dc:	20000208 	.word	0x20000208
 80030e0:	200001f0 	.word	0x200001f0
 80030e4:	20000114 	.word	0x20000114
 80030e8:	200001f8 	.word	0x200001f8

080030ec <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80030ec:	b580      	push	{r7, lr}
 80030ee:	b086      	sub	sp, #24
 80030f0:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80030f2:	4b2d      	ldr	r3, [pc, #180]	@ (80031a8 <vTaskSwitchContext+0xbc>)
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d003      	beq.n	8003102 <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 80030fa:	4b2c      	ldr	r3, [pc, #176]	@ (80031ac <vTaskSwitchContext+0xc0>)
 80030fc:	2201      	movs	r2, #1
 80030fe:	601a      	str	r2, [r3, #0]
             * Block specific to this task. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif
    }
}
 8003100:	e04e      	b.n	80031a0 <vTaskSwitchContext+0xb4>
        xYieldPending = pdFALSE;
 8003102:	4b2a      	ldr	r3, [pc, #168]	@ (80031ac <vTaskSwitchContext+0xc0>)
 8003104:	2200      	movs	r2, #0
 8003106:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003108:	4b29      	ldr	r3, [pc, #164]	@ (80031b0 <vTaskSwitchContext+0xc4>)
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	fab3 f383 	clz	r3, r3
 8003114:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 8003116:	7afb      	ldrb	r3, [r7, #11]
 8003118:	f1c3 031f 	rsb	r3, r3, #31
 800311c:	617b      	str	r3, [r7, #20]
 800311e:	4925      	ldr	r1, [pc, #148]	@ (80031b4 <vTaskSwitchContext+0xc8>)
 8003120:	697a      	ldr	r2, [r7, #20]
 8003122:	4613      	mov	r3, r2
 8003124:	009b      	lsls	r3, r3, #2
 8003126:	4413      	add	r3, r2
 8003128:	009b      	lsls	r3, r3, #2
 800312a:	440b      	add	r3, r1
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	2b00      	cmp	r3, #0
 8003130:	d10b      	bne.n	800314a <vTaskSwitchContext+0x5e>
        __asm volatile
 8003132:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003136:	f383 8811 	msr	BASEPRI, r3
 800313a:	f3bf 8f6f 	isb	sy
 800313e:	f3bf 8f4f 	dsb	sy
 8003142:	607b      	str	r3, [r7, #4]
    }
 8003144:	bf00      	nop
 8003146:	bf00      	nop
 8003148:	e7fd      	b.n	8003146 <vTaskSwitchContext+0x5a>
 800314a:	697a      	ldr	r2, [r7, #20]
 800314c:	4613      	mov	r3, r2
 800314e:	009b      	lsls	r3, r3, #2
 8003150:	4413      	add	r3, r2
 8003152:	009b      	lsls	r3, r3, #2
 8003154:	4a17      	ldr	r2, [pc, #92]	@ (80031b4 <vTaskSwitchContext+0xc8>)
 8003156:	4413      	add	r3, r2
 8003158:	613b      	str	r3, [r7, #16]
 800315a:	693b      	ldr	r3, [r7, #16]
 800315c:	685b      	ldr	r3, [r3, #4]
 800315e:	685a      	ldr	r2, [r3, #4]
 8003160:	693b      	ldr	r3, [r7, #16]
 8003162:	605a      	str	r2, [r3, #4]
 8003164:	693b      	ldr	r3, [r7, #16]
 8003166:	685a      	ldr	r2, [r3, #4]
 8003168:	693b      	ldr	r3, [r7, #16]
 800316a:	3308      	adds	r3, #8
 800316c:	429a      	cmp	r2, r3
 800316e:	d104      	bne.n	800317a <vTaskSwitchContext+0x8e>
 8003170:	693b      	ldr	r3, [r7, #16]
 8003172:	685b      	ldr	r3, [r3, #4]
 8003174:	685a      	ldr	r2, [r3, #4]
 8003176:	693b      	ldr	r3, [r7, #16]
 8003178:	605a      	str	r2, [r3, #4]
 800317a:	693b      	ldr	r3, [r7, #16]
 800317c:	685b      	ldr	r3, [r3, #4]
 800317e:	68db      	ldr	r3, [r3, #12]
 8003180:	4a0d      	ldr	r2, [pc, #52]	@ (80031b8 <vTaskSwitchContext+0xcc>)
 8003182:	6013      	str	r3, [r2, #0]
        traceTASK_SWITCHED_IN();
 8003184:	4b0c      	ldr	r3, [pc, #48]	@ (80031b8 <vTaskSwitchContext+0xcc>)
 8003186:	681a      	ldr	r2, [r3, #0]
 8003188:	4b0c      	ldr	r3, [pc, #48]	@ (80031bc <vTaskSwitchContext+0xd0>)
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	429a      	cmp	r2, r3
 800318e:	d102      	bne.n	8003196 <vTaskSwitchContext+0xaa>
 8003190:	f003 fbc2 	bl	8006918 <SEGGER_SYSVIEW_OnIdle>
}
 8003194:	e004      	b.n	80031a0 <vTaskSwitchContext+0xb4>
        traceTASK_SWITCHED_IN();
 8003196:	4b08      	ldr	r3, [pc, #32]	@ (80031b8 <vTaskSwitchContext+0xcc>)
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	4618      	mov	r0, r3
 800319c:	f003 fc1a 	bl	80069d4 <SEGGER_SYSVIEW_OnTaskStartExec>
}
 80031a0:	bf00      	nop
 80031a2:	3718      	adds	r7, #24
 80031a4:	46bd      	mov	sp, r7
 80031a6:	bd80      	pop	{r7, pc}
 80031a8:	20000210 	.word	0x20000210
 80031ac:	200001fc 	.word	0x200001fc
 80031b0:	200001f0 	.word	0x200001f0
 80031b4:	20000114 	.word	0x20000114
 80031b8:	20000110 	.word	0x20000110
 80031bc:	2000020c 	.word	0x2000020c

080031c0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 80031c0:	b580      	push	{r7, lr}
 80031c2:	b084      	sub	sp, #16
 80031c4:	af00      	add	r7, sp, #0
 80031c6:	6078      	str	r0, [r7, #4]
 80031c8:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d10b      	bne.n	80031e8 <vTaskPlaceOnEventList+0x28>
        __asm volatile
 80031d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80031d4:	f383 8811 	msr	BASEPRI, r3
 80031d8:	f3bf 8f6f 	isb	sy
 80031dc:	f3bf 8f4f 	dsb	sy
 80031e0:	60fb      	str	r3, [r7, #12]
    }
 80031e2:	bf00      	nop
 80031e4:	bf00      	nop
 80031e6:	e7fd      	b.n	80031e4 <vTaskPlaceOnEventList+0x24>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80031e8:	4b07      	ldr	r3, [pc, #28]	@ (8003208 <vTaskPlaceOnEventList+0x48>)
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	3318      	adds	r3, #24
 80031ee:	4619      	mov	r1, r3
 80031f0:	6878      	ldr	r0, [r7, #4]
 80031f2:	f7ff f802 	bl	80021fa <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80031f6:	2101      	movs	r1, #1
 80031f8:	6838      	ldr	r0, [r7, #0]
 80031fa:	f000 fa7f 	bl	80036fc <prvAddCurrentTaskToDelayedList>
}
 80031fe:	bf00      	nop
 8003200:	3710      	adds	r7, #16
 8003202:	46bd      	mov	sp, r7
 8003204:	bd80      	pop	{r7, pc}
 8003206:	bf00      	nop
 8003208:	20000110 	.word	0x20000110

0800320c <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 800320c:	b580      	push	{r7, lr}
 800320e:	b086      	sub	sp, #24
 8003210:	af00      	add	r7, sp, #0
 8003212:	60f8      	str	r0, [r7, #12]
 8003214:	60b9      	str	r1, [r7, #8]
 8003216:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	2b00      	cmp	r3, #0
 800321c:	d10b      	bne.n	8003236 <vTaskPlaceOnEventListRestricted+0x2a>
        __asm volatile
 800321e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003222:	f383 8811 	msr	BASEPRI, r3
 8003226:	f3bf 8f6f 	isb	sy
 800322a:	f3bf 8f4f 	dsb	sy
 800322e:	613b      	str	r3, [r7, #16]
    }
 8003230:	bf00      	nop
 8003232:	bf00      	nop
 8003234:	e7fd      	b.n	8003232 <vTaskPlaceOnEventListRestricted+0x26>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	685b      	ldr	r3, [r3, #4]
 800323a:	617b      	str	r3, [r7, #20]
 800323c:	4b17      	ldr	r3, [pc, #92]	@ (800329c <vTaskPlaceOnEventListRestricted+0x90>)
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	697a      	ldr	r2, [r7, #20]
 8003242:	61da      	str	r2, [r3, #28]
 8003244:	4b15      	ldr	r3, [pc, #84]	@ (800329c <vTaskPlaceOnEventListRestricted+0x90>)
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	697a      	ldr	r2, [r7, #20]
 800324a:	6892      	ldr	r2, [r2, #8]
 800324c:	621a      	str	r2, [r3, #32]
 800324e:	4b13      	ldr	r3, [pc, #76]	@ (800329c <vTaskPlaceOnEventListRestricted+0x90>)
 8003250:	681a      	ldr	r2, [r3, #0]
 8003252:	697b      	ldr	r3, [r7, #20]
 8003254:	689b      	ldr	r3, [r3, #8]
 8003256:	3218      	adds	r2, #24
 8003258:	605a      	str	r2, [r3, #4]
 800325a:	4b10      	ldr	r3, [pc, #64]	@ (800329c <vTaskPlaceOnEventListRestricted+0x90>)
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	f103 0218 	add.w	r2, r3, #24
 8003262:	697b      	ldr	r3, [r7, #20]
 8003264:	609a      	str	r2, [r3, #8]
 8003266:	4b0d      	ldr	r3, [pc, #52]	@ (800329c <vTaskPlaceOnEventListRestricted+0x90>)
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	68fa      	ldr	r2, [r7, #12]
 800326c:	629a      	str	r2, [r3, #40]	@ 0x28
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	1c5a      	adds	r2, r3, #1
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	601a      	str	r2, [r3, #0]

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	2b00      	cmp	r3, #0
 800327c:	d002      	beq.n	8003284 <vTaskPlaceOnEventListRestricted+0x78>
        {
            xTicksToWait = portMAX_DELAY;
 800327e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003282:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
 8003284:	2024      	movs	r0, #36	@ 0x24
 8003286:	f002 fe47 	bl	8005f18 <SEGGER_SYSVIEW_RecordVoid>
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800328a:	6879      	ldr	r1, [r7, #4]
 800328c:	68b8      	ldr	r0, [r7, #8]
 800328e:	f000 fa35 	bl	80036fc <prvAddCurrentTaskToDelayedList>
    }
 8003292:	bf00      	nop
 8003294:	3718      	adds	r7, #24
 8003296:	46bd      	mov	sp, r7
 8003298:	bd80      	pop	{r7, pc}
 800329a:	bf00      	nop
 800329c:	20000110 	.word	0x20000110

080032a0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80032a0:	b580      	push	{r7, lr}
 80032a2:	b08a      	sub	sp, #40	@ 0x28
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	68db      	ldr	r3, [r3, #12]
 80032ac:	68db      	ldr	r3, [r3, #12]
 80032ae:	623b      	str	r3, [r7, #32]
    configASSERT( pxUnblockedTCB );
 80032b0:	6a3b      	ldr	r3, [r7, #32]
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d10b      	bne.n	80032ce <xTaskRemoveFromEventList+0x2e>
        __asm volatile
 80032b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80032ba:	f383 8811 	msr	BASEPRI, r3
 80032be:	f3bf 8f6f 	isb	sy
 80032c2:	f3bf 8f4f 	dsb	sy
 80032c6:	60fb      	str	r3, [r7, #12]
    }
 80032c8:	bf00      	nop
 80032ca:	bf00      	nop
 80032cc:	e7fd      	b.n	80032ca <xTaskRemoveFromEventList+0x2a>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 80032ce:	6a3b      	ldr	r3, [r7, #32]
 80032d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032d2:	61fb      	str	r3, [r7, #28]
 80032d4:	6a3b      	ldr	r3, [r7, #32]
 80032d6:	69db      	ldr	r3, [r3, #28]
 80032d8:	6a3a      	ldr	r2, [r7, #32]
 80032da:	6a12      	ldr	r2, [r2, #32]
 80032dc:	609a      	str	r2, [r3, #8]
 80032de:	6a3b      	ldr	r3, [r7, #32]
 80032e0:	6a1b      	ldr	r3, [r3, #32]
 80032e2:	6a3a      	ldr	r2, [r7, #32]
 80032e4:	69d2      	ldr	r2, [r2, #28]
 80032e6:	605a      	str	r2, [r3, #4]
 80032e8:	69fb      	ldr	r3, [r7, #28]
 80032ea:	685a      	ldr	r2, [r3, #4]
 80032ec:	6a3b      	ldr	r3, [r7, #32]
 80032ee:	3318      	adds	r3, #24
 80032f0:	429a      	cmp	r2, r3
 80032f2:	d103      	bne.n	80032fc <xTaskRemoveFromEventList+0x5c>
 80032f4:	6a3b      	ldr	r3, [r7, #32]
 80032f6:	6a1a      	ldr	r2, [r3, #32]
 80032f8:	69fb      	ldr	r3, [r7, #28]
 80032fa:	605a      	str	r2, [r3, #4]
 80032fc:	6a3b      	ldr	r3, [r7, #32]
 80032fe:	2200      	movs	r2, #0
 8003300:	629a      	str	r2, [r3, #40]	@ 0x28
 8003302:	69fb      	ldr	r3, [r7, #28]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	1e5a      	subs	r2, r3, #1
 8003308:	69fb      	ldr	r3, [r7, #28]
 800330a:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800330c:	4b4b      	ldr	r3, [pc, #300]	@ (800343c <xTaskRemoveFromEventList+0x19c>)
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	2b00      	cmp	r3, #0
 8003312:	d162      	bne.n	80033da <xTaskRemoveFromEventList+0x13a>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 8003314:	6a3b      	ldr	r3, [r7, #32]
 8003316:	695b      	ldr	r3, [r3, #20]
 8003318:	617b      	str	r3, [r7, #20]
 800331a:	6a3b      	ldr	r3, [r7, #32]
 800331c:	689b      	ldr	r3, [r3, #8]
 800331e:	6a3a      	ldr	r2, [r7, #32]
 8003320:	68d2      	ldr	r2, [r2, #12]
 8003322:	609a      	str	r2, [r3, #8]
 8003324:	6a3b      	ldr	r3, [r7, #32]
 8003326:	68db      	ldr	r3, [r3, #12]
 8003328:	6a3a      	ldr	r2, [r7, #32]
 800332a:	6892      	ldr	r2, [r2, #8]
 800332c:	605a      	str	r2, [r3, #4]
 800332e:	697b      	ldr	r3, [r7, #20]
 8003330:	685a      	ldr	r2, [r3, #4]
 8003332:	6a3b      	ldr	r3, [r7, #32]
 8003334:	3304      	adds	r3, #4
 8003336:	429a      	cmp	r2, r3
 8003338:	d103      	bne.n	8003342 <xTaskRemoveFromEventList+0xa2>
 800333a:	6a3b      	ldr	r3, [r7, #32]
 800333c:	68da      	ldr	r2, [r3, #12]
 800333e:	697b      	ldr	r3, [r7, #20]
 8003340:	605a      	str	r2, [r3, #4]
 8003342:	6a3b      	ldr	r3, [r7, #32]
 8003344:	2200      	movs	r2, #0
 8003346:	615a      	str	r2, [r3, #20]
 8003348:	697b      	ldr	r3, [r7, #20]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	1e5a      	subs	r2, r3, #1
 800334e:	697b      	ldr	r3, [r7, #20]
 8003350:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 8003352:	6a3b      	ldr	r3, [r7, #32]
 8003354:	4618      	mov	r0, r3
 8003356:	f003 fb7f 	bl	8006a58 <SEGGER_SYSVIEW_OnTaskStartReady>
 800335a:	6a3b      	ldr	r3, [r7, #32]
 800335c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800335e:	2201      	movs	r2, #1
 8003360:	409a      	lsls	r2, r3
 8003362:	4b37      	ldr	r3, [pc, #220]	@ (8003440 <xTaskRemoveFromEventList+0x1a0>)
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	4313      	orrs	r3, r2
 8003368:	4a35      	ldr	r2, [pc, #212]	@ (8003440 <xTaskRemoveFromEventList+0x1a0>)
 800336a:	6013      	str	r3, [r2, #0]
 800336c:	6a3b      	ldr	r3, [r7, #32]
 800336e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003370:	4934      	ldr	r1, [pc, #208]	@ (8003444 <xTaskRemoveFromEventList+0x1a4>)
 8003372:	4613      	mov	r3, r2
 8003374:	009b      	lsls	r3, r3, #2
 8003376:	4413      	add	r3, r2
 8003378:	009b      	lsls	r3, r3, #2
 800337a:	440b      	add	r3, r1
 800337c:	3304      	adds	r3, #4
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	613b      	str	r3, [r7, #16]
 8003382:	6a3b      	ldr	r3, [r7, #32]
 8003384:	693a      	ldr	r2, [r7, #16]
 8003386:	609a      	str	r2, [r3, #8]
 8003388:	693b      	ldr	r3, [r7, #16]
 800338a:	689a      	ldr	r2, [r3, #8]
 800338c:	6a3b      	ldr	r3, [r7, #32]
 800338e:	60da      	str	r2, [r3, #12]
 8003390:	693b      	ldr	r3, [r7, #16]
 8003392:	689b      	ldr	r3, [r3, #8]
 8003394:	6a3a      	ldr	r2, [r7, #32]
 8003396:	3204      	adds	r2, #4
 8003398:	605a      	str	r2, [r3, #4]
 800339a:	6a3b      	ldr	r3, [r7, #32]
 800339c:	1d1a      	adds	r2, r3, #4
 800339e:	693b      	ldr	r3, [r7, #16]
 80033a0:	609a      	str	r2, [r3, #8]
 80033a2:	6a3b      	ldr	r3, [r7, #32]
 80033a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80033a6:	4613      	mov	r3, r2
 80033a8:	009b      	lsls	r3, r3, #2
 80033aa:	4413      	add	r3, r2
 80033ac:	009b      	lsls	r3, r3, #2
 80033ae:	4a25      	ldr	r2, [pc, #148]	@ (8003444 <xTaskRemoveFromEventList+0x1a4>)
 80033b0:	441a      	add	r2, r3
 80033b2:	6a3b      	ldr	r3, [r7, #32]
 80033b4:	615a      	str	r2, [r3, #20]
 80033b6:	6a3b      	ldr	r3, [r7, #32]
 80033b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80033ba:	4922      	ldr	r1, [pc, #136]	@ (8003444 <xTaskRemoveFromEventList+0x1a4>)
 80033bc:	4613      	mov	r3, r2
 80033be:	009b      	lsls	r3, r3, #2
 80033c0:	4413      	add	r3, r2
 80033c2:	009b      	lsls	r3, r3, #2
 80033c4:	440b      	add	r3, r1
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	1c59      	adds	r1, r3, #1
 80033ca:	481e      	ldr	r0, [pc, #120]	@ (8003444 <xTaskRemoveFromEventList+0x1a4>)
 80033cc:	4613      	mov	r3, r2
 80033ce:	009b      	lsls	r3, r3, #2
 80033d0:	4413      	add	r3, r2
 80033d2:	009b      	lsls	r3, r3, #2
 80033d4:	4403      	add	r3, r0
 80033d6:	6019      	str	r1, [r3, #0]
 80033d8:	e01b      	b.n	8003412 <xTaskRemoveFromEventList+0x172>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80033da:	4b1b      	ldr	r3, [pc, #108]	@ (8003448 <xTaskRemoveFromEventList+0x1a8>)
 80033dc:	685b      	ldr	r3, [r3, #4]
 80033de:	61bb      	str	r3, [r7, #24]
 80033e0:	6a3b      	ldr	r3, [r7, #32]
 80033e2:	69ba      	ldr	r2, [r7, #24]
 80033e4:	61da      	str	r2, [r3, #28]
 80033e6:	69bb      	ldr	r3, [r7, #24]
 80033e8:	689a      	ldr	r2, [r3, #8]
 80033ea:	6a3b      	ldr	r3, [r7, #32]
 80033ec:	621a      	str	r2, [r3, #32]
 80033ee:	69bb      	ldr	r3, [r7, #24]
 80033f0:	689b      	ldr	r3, [r3, #8]
 80033f2:	6a3a      	ldr	r2, [r7, #32]
 80033f4:	3218      	adds	r2, #24
 80033f6:	605a      	str	r2, [r3, #4]
 80033f8:	6a3b      	ldr	r3, [r7, #32]
 80033fa:	f103 0218 	add.w	r2, r3, #24
 80033fe:	69bb      	ldr	r3, [r7, #24]
 8003400:	609a      	str	r2, [r3, #8]
 8003402:	6a3b      	ldr	r3, [r7, #32]
 8003404:	4a10      	ldr	r2, [pc, #64]	@ (8003448 <xTaskRemoveFromEventList+0x1a8>)
 8003406:	629a      	str	r2, [r3, #40]	@ 0x28
 8003408:	4b0f      	ldr	r3, [pc, #60]	@ (8003448 <xTaskRemoveFromEventList+0x1a8>)
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	3301      	adds	r3, #1
 800340e:	4a0e      	ldr	r2, [pc, #56]	@ (8003448 <xTaskRemoveFromEventList+0x1a8>)
 8003410:	6013      	str	r3, [r2, #0]
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003412:	6a3b      	ldr	r3, [r7, #32]
 8003414:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003416:	4b0d      	ldr	r3, [pc, #52]	@ (800344c <xTaskRemoveFromEventList+0x1ac>)
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800341c:	429a      	cmp	r2, r3
 800341e:	d905      	bls.n	800342c <xTaskRemoveFromEventList+0x18c>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 8003420:	2301      	movs	r3, #1
 8003422:	627b      	str	r3, [r7, #36]	@ 0x24

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 8003424:	4b0a      	ldr	r3, [pc, #40]	@ (8003450 <xTaskRemoveFromEventList+0x1b0>)
 8003426:	2201      	movs	r2, #1
 8003428:	601a      	str	r2, [r3, #0]
 800342a:	e001      	b.n	8003430 <xTaskRemoveFromEventList+0x190>
    }
    else
    {
        xReturn = pdFALSE;
 800342c:	2300      	movs	r3, #0
 800342e:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    return xReturn;
 8003430:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8003432:	4618      	mov	r0, r3
 8003434:	3728      	adds	r7, #40	@ 0x28
 8003436:	46bd      	mov	sp, r7
 8003438:	bd80      	pop	{r7, pc}
 800343a:	bf00      	nop
 800343c:	20000210 	.word	0x20000210
 8003440:	200001f0 	.word	0x200001f0
 8003444:	20000114 	.word	0x20000114
 8003448:	200001a8 	.word	0x200001a8
 800344c:	20000110 	.word	0x20000110
 8003450:	200001fc 	.word	0x200001fc

08003454 <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003454:	b480      	push	{r7}
 8003456:	b083      	sub	sp, #12
 8003458:	af00      	add	r7, sp, #0
 800345a:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 800345c:	4b06      	ldr	r3, [pc, #24]	@ (8003478 <vTaskInternalSetTimeOutState+0x24>)
 800345e:	681a      	ldr	r2, [r3, #0]
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 8003464:	4b05      	ldr	r3, [pc, #20]	@ (800347c <vTaskInternalSetTimeOutState+0x28>)
 8003466:	681a      	ldr	r2, [r3, #0]
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	605a      	str	r2, [r3, #4]
}
 800346c:	bf00      	nop
 800346e:	370c      	adds	r7, #12
 8003470:	46bd      	mov	sp, r7
 8003472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003476:	4770      	bx	lr
 8003478:	20000200 	.word	0x20000200
 800347c:	200001ec 	.word	0x200001ec

08003480 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 8003480:	b580      	push	{r7, lr}
 8003482:	b088      	sub	sp, #32
 8003484:	af00      	add	r7, sp, #0
 8003486:	6078      	str	r0, [r7, #4]
 8003488:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	2b00      	cmp	r3, #0
 800348e:	d10b      	bne.n	80034a8 <xTaskCheckForTimeOut+0x28>
        __asm volatile
 8003490:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003494:	f383 8811 	msr	BASEPRI, r3
 8003498:	f3bf 8f6f 	isb	sy
 800349c:	f3bf 8f4f 	dsb	sy
 80034a0:	613b      	str	r3, [r7, #16]
    }
 80034a2:	bf00      	nop
 80034a4:	bf00      	nop
 80034a6:	e7fd      	b.n	80034a4 <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 80034a8:	683b      	ldr	r3, [r7, #0]
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d10b      	bne.n	80034c6 <xTaskCheckForTimeOut+0x46>
        __asm volatile
 80034ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80034b2:	f383 8811 	msr	BASEPRI, r3
 80034b6:	f3bf 8f6f 	isb	sy
 80034ba:	f3bf 8f4f 	dsb	sy
 80034be:	60fb      	str	r3, [r7, #12]
    }
 80034c0:	bf00      	nop
 80034c2:	bf00      	nop
 80034c4:	e7fd      	b.n	80034c2 <xTaskCheckForTimeOut+0x42>

    taskENTER_CRITICAL();
 80034c6:	f000 fdd9 	bl	800407c <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 80034ca:	4b1f      	ldr	r3, [pc, #124]	@ (8003548 <xTaskCheckForTimeOut+0xc8>)
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	685b      	ldr	r3, [r3, #4]
 80034d4:	69ba      	ldr	r2, [r7, #24]
 80034d6:	1ad3      	subs	r3, r2, r3
 80034d8:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 80034da:	683b      	ldr	r3, [r7, #0]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80034e2:	d102      	bne.n	80034ea <xTaskCheckForTimeOut+0x6a>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 80034e4:	2300      	movs	r3, #0
 80034e6:	61fb      	str	r3, [r7, #28]
 80034e8:	e026      	b.n	8003538 <xTaskCheckForTimeOut+0xb8>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681a      	ldr	r2, [r3, #0]
 80034ee:	4b17      	ldr	r3, [pc, #92]	@ (800354c <xTaskCheckForTimeOut+0xcc>)
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	429a      	cmp	r2, r3
 80034f4:	d00a      	beq.n	800350c <xTaskCheckForTimeOut+0x8c>
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	685b      	ldr	r3, [r3, #4]
 80034fa:	69ba      	ldr	r2, [r7, #24]
 80034fc:	429a      	cmp	r2, r3
 80034fe:	d305      	bcc.n	800350c <xTaskCheckForTimeOut+0x8c>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 8003500:	2301      	movs	r3, #1
 8003502:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 8003504:	683b      	ldr	r3, [r7, #0]
 8003506:	2200      	movs	r2, #0
 8003508:	601a      	str	r2, [r3, #0]
 800350a:	e015      	b.n	8003538 <xTaskCheckForTimeOut+0xb8>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800350c:	683b      	ldr	r3, [r7, #0]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	697a      	ldr	r2, [r7, #20]
 8003512:	429a      	cmp	r2, r3
 8003514:	d20b      	bcs.n	800352e <xTaskCheckForTimeOut+0xae>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 8003516:	683b      	ldr	r3, [r7, #0]
 8003518:	681a      	ldr	r2, [r3, #0]
 800351a:	697b      	ldr	r3, [r7, #20]
 800351c:	1ad2      	subs	r2, r2, r3
 800351e:	683b      	ldr	r3, [r7, #0]
 8003520:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 8003522:	6878      	ldr	r0, [r7, #4]
 8003524:	f7ff ff96 	bl	8003454 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8003528:	2300      	movs	r3, #0
 800352a:	61fb      	str	r3, [r7, #28]
 800352c:	e004      	b.n	8003538 <xTaskCheckForTimeOut+0xb8>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 800352e:	683b      	ldr	r3, [r7, #0]
 8003530:	2200      	movs	r2, #0
 8003532:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8003534:	2301      	movs	r3, #1
 8003536:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 8003538:	f000 fdd2 	bl	80040e0 <vPortExitCritical>

    return xReturn;
 800353c:	69fb      	ldr	r3, [r7, #28]
}
 800353e:	4618      	mov	r0, r3
 8003540:	3720      	adds	r7, #32
 8003542:	46bd      	mov	sp, r7
 8003544:	bd80      	pop	{r7, pc}
 8003546:	bf00      	nop
 8003548:	200001ec 	.word	0x200001ec
 800354c:	20000200 	.word	0x20000200

08003550 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8003550:	b480      	push	{r7}
 8003552:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 8003554:	4b03      	ldr	r3, [pc, #12]	@ (8003564 <vTaskMissedYield+0x14>)
 8003556:	2201      	movs	r2, #1
 8003558:	601a      	str	r2, [r3, #0]
}
 800355a:	bf00      	nop
 800355c:	46bd      	mov	sp, r7
 800355e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003562:	4770      	bx	lr
 8003564:	200001fc 	.word	0x200001fc

08003568 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003568:	b580      	push	{r7, lr}
 800356a:	b082      	sub	sp, #8
 800356c:	af00      	add	r7, sp, #0
 800356e:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8003570:	f000 f84c 	bl	800360c <prvCheckTasksWaitingTermination>
        {
            /* If we are not using preemption we keep forcing a task switch to
             * see if any other task has become available.  If we are using
             * preemption we don't need to do this as any task becoming available
             * will automatically get the processor anyway. */
            taskYIELD();
 8003574:	4b04      	ldr	r3, [pc, #16]	@ (8003588 <prvIdleTask+0x20>)
 8003576:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800357a:	601a      	str	r2, [r3, #0]
 800357c:	f3bf 8f4f 	dsb	sy
 8003580:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 8003584:	bf00      	nop
 8003586:	e7f3      	b.n	8003570 <prvIdleTask+0x8>
 8003588:	e000ed04 	.word	0xe000ed04

0800358c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800358c:	b580      	push	{r7, lr}
 800358e:	b082      	sub	sp, #8
 8003590:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003592:	2300      	movs	r3, #0
 8003594:	607b      	str	r3, [r7, #4]
 8003596:	e00c      	b.n	80035b2 <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003598:	687a      	ldr	r2, [r7, #4]
 800359a:	4613      	mov	r3, r2
 800359c:	009b      	lsls	r3, r3, #2
 800359e:	4413      	add	r3, r2
 80035a0:	009b      	lsls	r3, r3, #2
 80035a2:	4a12      	ldr	r2, [pc, #72]	@ (80035ec <prvInitialiseTaskLists+0x60>)
 80035a4:	4413      	add	r3, r2
 80035a6:	4618      	mov	r0, r3
 80035a8:	f7fe fdfa 	bl	80021a0 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	3301      	adds	r3, #1
 80035b0:	607b      	str	r3, [r7, #4]
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	2b04      	cmp	r3, #4
 80035b6:	d9ef      	bls.n	8003598 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 80035b8:	480d      	ldr	r0, [pc, #52]	@ (80035f0 <prvInitialiseTaskLists+0x64>)
 80035ba:	f7fe fdf1 	bl	80021a0 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 80035be:	480d      	ldr	r0, [pc, #52]	@ (80035f4 <prvInitialiseTaskLists+0x68>)
 80035c0:	f7fe fdee 	bl	80021a0 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 80035c4:	480c      	ldr	r0, [pc, #48]	@ (80035f8 <prvInitialiseTaskLists+0x6c>)
 80035c6:	f7fe fdeb 	bl	80021a0 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 80035ca:	480c      	ldr	r0, [pc, #48]	@ (80035fc <prvInitialiseTaskLists+0x70>)
 80035cc:	f7fe fde8 	bl	80021a0 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 80035d0:	480b      	ldr	r0, [pc, #44]	@ (8003600 <prvInitialiseTaskLists+0x74>)
 80035d2:	f7fe fde5 	bl	80021a0 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 80035d6:	4b0b      	ldr	r3, [pc, #44]	@ (8003604 <prvInitialiseTaskLists+0x78>)
 80035d8:	4a05      	ldr	r2, [pc, #20]	@ (80035f0 <prvInitialiseTaskLists+0x64>)
 80035da:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80035dc:	4b0a      	ldr	r3, [pc, #40]	@ (8003608 <prvInitialiseTaskLists+0x7c>)
 80035de:	4a05      	ldr	r2, [pc, #20]	@ (80035f4 <prvInitialiseTaskLists+0x68>)
 80035e0:	601a      	str	r2, [r3, #0]
}
 80035e2:	bf00      	nop
 80035e4:	3708      	adds	r7, #8
 80035e6:	46bd      	mov	sp, r7
 80035e8:	bd80      	pop	{r7, pc}
 80035ea:	bf00      	nop
 80035ec:	20000114 	.word	0x20000114
 80035f0:	20000178 	.word	0x20000178
 80035f4:	2000018c 	.word	0x2000018c
 80035f8:	200001a8 	.word	0x200001a8
 80035fc:	200001bc 	.word	0x200001bc
 8003600:	200001d4 	.word	0x200001d4
 8003604:	200001a0 	.word	0x200001a0
 8003608:	200001a4 	.word	0x200001a4

0800360c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800360c:	b580      	push	{r7, lr}
 800360e:	b082      	sub	sp, #8
 8003610:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003612:	e019      	b.n	8003648 <prvCheckTasksWaitingTermination+0x3c>
        {
            taskENTER_CRITICAL();
 8003614:	f000 fd32 	bl	800407c <vPortEnterCritical>
            {
                pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003618:	4b10      	ldr	r3, [pc, #64]	@ (800365c <prvCheckTasksWaitingTermination+0x50>)
 800361a:	68db      	ldr	r3, [r3, #12]
 800361c:	68db      	ldr	r3, [r3, #12]
 800361e:	607b      	str	r3, [r7, #4]
                ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	3304      	adds	r3, #4
 8003624:	4618      	mov	r0, r3
 8003626:	f7fe fe21 	bl	800226c <uxListRemove>
                --uxCurrentNumberOfTasks;
 800362a:	4b0d      	ldr	r3, [pc, #52]	@ (8003660 <prvCheckTasksWaitingTermination+0x54>)
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	3b01      	subs	r3, #1
 8003630:	4a0b      	ldr	r2, [pc, #44]	@ (8003660 <prvCheckTasksWaitingTermination+0x54>)
 8003632:	6013      	str	r3, [r2, #0]
                --uxDeletedTasksWaitingCleanUp;
 8003634:	4b0b      	ldr	r3, [pc, #44]	@ (8003664 <prvCheckTasksWaitingTermination+0x58>)
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	3b01      	subs	r3, #1
 800363a:	4a0a      	ldr	r2, [pc, #40]	@ (8003664 <prvCheckTasksWaitingTermination+0x58>)
 800363c:	6013      	str	r3, [r2, #0]
            }
            taskEXIT_CRITICAL();
 800363e:	f000 fd4f 	bl	80040e0 <vPortExitCritical>

            prvDeleteTCB( pxTCB );
 8003642:	6878      	ldr	r0, [r7, #4]
 8003644:	f000 f810 	bl	8003668 <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003648:	4b06      	ldr	r3, [pc, #24]	@ (8003664 <prvCheckTasksWaitingTermination+0x58>)
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	2b00      	cmp	r3, #0
 800364e:	d1e1      	bne.n	8003614 <prvCheckTasksWaitingTermination+0x8>
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 8003650:	bf00      	nop
 8003652:	bf00      	nop
 8003654:	3708      	adds	r7, #8
 8003656:	46bd      	mov	sp, r7
 8003658:	bd80      	pop	{r7, pc}
 800365a:	bf00      	nop
 800365c:	200001bc 	.word	0x200001bc
 8003660:	200001e8 	.word	0x200001e8
 8003664:	200001d0 	.word	0x200001d0

08003668 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8003668:	b580      	push	{r7, lr}
 800366a:	b082      	sub	sp, #8
 800366c:	af00      	add	r7, sp, #0
 800366e:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
        {
            /* The task can only have been allocated dynamically - free both
             * the stack and TCB. */
            vPortFreeStack( pxTCB->pxStack );
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003674:	4618      	mov	r0, r3
 8003676:	f000 feef 	bl	8004458 <vPortFree>
            vPortFree( pxTCB );
 800367a:	6878      	ldr	r0, [r7, #4]
 800367c:	f000 feec 	bl	8004458 <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8003680:	bf00      	nop
 8003682:	3708      	adds	r7, #8
 8003684:	46bd      	mov	sp, r7
 8003686:	bd80      	pop	{r7, pc}

08003688 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8003688:	b480      	push	{r7}
 800368a:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800368c:	4b0a      	ldr	r3, [pc, #40]	@ (80036b8 <prvResetNextTaskUnblockTime+0x30>)
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	2b00      	cmp	r3, #0
 8003694:	d104      	bne.n	80036a0 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8003696:	4b09      	ldr	r3, [pc, #36]	@ (80036bc <prvResetNextTaskUnblockTime+0x34>)
 8003698:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800369c:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 800369e:	e005      	b.n	80036ac <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 80036a0:	4b05      	ldr	r3, [pc, #20]	@ (80036b8 <prvResetNextTaskUnblockTime+0x30>)
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	68db      	ldr	r3, [r3, #12]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	4a04      	ldr	r2, [pc, #16]	@ (80036bc <prvResetNextTaskUnblockTime+0x34>)
 80036aa:	6013      	str	r3, [r2, #0]
}
 80036ac:	bf00      	nop
 80036ae:	46bd      	mov	sp, r7
 80036b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b4:	4770      	bx	lr
 80036b6:	bf00      	nop
 80036b8:	200001a0 	.word	0x200001a0
 80036bc:	20000208 	.word	0x20000208

080036c0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 80036c0:	b480      	push	{r7}
 80036c2:	b083      	sub	sp, #12
 80036c4:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 80036c6:	4b0b      	ldr	r3, [pc, #44]	@ (80036f4 <xTaskGetSchedulerState+0x34>)
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d102      	bne.n	80036d4 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 80036ce:	2301      	movs	r3, #1
 80036d0:	607b      	str	r3, [r7, #4]
 80036d2:	e008      	b.n	80036e6 <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80036d4:	4b08      	ldr	r3, [pc, #32]	@ (80036f8 <xTaskGetSchedulerState+0x38>)
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d102      	bne.n	80036e2 <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 80036dc:	2302      	movs	r3, #2
 80036de:	607b      	str	r3, [r7, #4]
 80036e0:	e001      	b.n	80036e6 <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 80036e2:	2300      	movs	r3, #0
 80036e4:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 80036e6:	687b      	ldr	r3, [r7, #4]
    }
 80036e8:	4618      	mov	r0, r3
 80036ea:	370c      	adds	r7, #12
 80036ec:	46bd      	mov	sp, r7
 80036ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f2:	4770      	bx	lr
 80036f4:	200001f4 	.word	0x200001f4
 80036f8:	20000210 	.word	0x20000210

080036fc <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 80036fc:	b580      	push	{r7, lr}
 80036fe:	b086      	sub	sp, #24
 8003700:	af00      	add	r7, sp, #0
 8003702:	6078      	str	r0, [r7, #4]
 8003704:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8003706:	4b36      	ldr	r3, [pc, #216]	@ (80037e0 <prvAddCurrentTaskToDelayedList+0xe4>)
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	617b      	str	r3, [r7, #20]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800370c:	4b35      	ldr	r3, [pc, #212]	@ (80037e4 <prvAddCurrentTaskToDelayedList+0xe8>)
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	3304      	adds	r3, #4
 8003712:	4618      	mov	r0, r3
 8003714:	f7fe fdaa 	bl	800226c <uxListRemove>
 8003718:	4603      	mov	r3, r0
 800371a:	2b00      	cmp	r3, #0
 800371c:	d10b      	bne.n	8003736 <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800371e:	4b31      	ldr	r3, [pc, #196]	@ (80037e4 <prvAddCurrentTaskToDelayedList+0xe8>)
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003724:	2201      	movs	r2, #1
 8003726:	fa02 f303 	lsl.w	r3, r2, r3
 800372a:	43da      	mvns	r2, r3
 800372c:	4b2e      	ldr	r3, [pc, #184]	@ (80037e8 <prvAddCurrentTaskToDelayedList+0xec>)
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	4013      	ands	r3, r2
 8003732:	4a2d      	ldr	r2, [pc, #180]	@ (80037e8 <prvAddCurrentTaskToDelayedList+0xec>)
 8003734:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800373c:	d124      	bne.n	8003788 <prvAddCurrentTaskToDelayedList+0x8c>
 800373e:	683b      	ldr	r3, [r7, #0]
 8003740:	2b00      	cmp	r3, #0
 8003742:	d021      	beq.n	8003788 <prvAddCurrentTaskToDelayedList+0x8c>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003744:	4b29      	ldr	r3, [pc, #164]	@ (80037ec <prvAddCurrentTaskToDelayedList+0xf0>)
 8003746:	685b      	ldr	r3, [r3, #4]
 8003748:	613b      	str	r3, [r7, #16]
 800374a:	4b26      	ldr	r3, [pc, #152]	@ (80037e4 <prvAddCurrentTaskToDelayedList+0xe8>)
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	693a      	ldr	r2, [r7, #16]
 8003750:	609a      	str	r2, [r3, #8]
 8003752:	4b24      	ldr	r3, [pc, #144]	@ (80037e4 <prvAddCurrentTaskToDelayedList+0xe8>)
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	693a      	ldr	r2, [r7, #16]
 8003758:	6892      	ldr	r2, [r2, #8]
 800375a:	60da      	str	r2, [r3, #12]
 800375c:	4b21      	ldr	r3, [pc, #132]	@ (80037e4 <prvAddCurrentTaskToDelayedList+0xe8>)
 800375e:	681a      	ldr	r2, [r3, #0]
 8003760:	693b      	ldr	r3, [r7, #16]
 8003762:	689b      	ldr	r3, [r3, #8]
 8003764:	3204      	adds	r2, #4
 8003766:	605a      	str	r2, [r3, #4]
 8003768:	4b1e      	ldr	r3, [pc, #120]	@ (80037e4 <prvAddCurrentTaskToDelayedList+0xe8>)
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	1d1a      	adds	r2, r3, #4
 800376e:	693b      	ldr	r3, [r7, #16]
 8003770:	609a      	str	r2, [r3, #8]
 8003772:	4b1c      	ldr	r3, [pc, #112]	@ (80037e4 <prvAddCurrentTaskToDelayedList+0xe8>)
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	4a1d      	ldr	r2, [pc, #116]	@ (80037ec <prvAddCurrentTaskToDelayedList+0xf0>)
 8003778:	615a      	str	r2, [r3, #20]
 800377a:	4b1c      	ldr	r3, [pc, #112]	@ (80037ec <prvAddCurrentTaskToDelayedList+0xf0>)
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	3301      	adds	r3, #1
 8003780:	4a1a      	ldr	r2, [pc, #104]	@ (80037ec <prvAddCurrentTaskToDelayedList+0xf0>)
 8003782:	6013      	str	r3, [r2, #0]
 8003784:	bf00      	nop

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 8003786:	e026      	b.n	80037d6 <prvAddCurrentTaskToDelayedList+0xda>
            xTimeToWake = xConstTickCount + xTicksToWait;
 8003788:	697a      	ldr	r2, [r7, #20]
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	4413      	add	r3, r2
 800378e:	60fb      	str	r3, [r7, #12]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8003790:	4b14      	ldr	r3, [pc, #80]	@ (80037e4 <prvAddCurrentTaskToDelayedList+0xe8>)
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	68fa      	ldr	r2, [r7, #12]
 8003796:	605a      	str	r2, [r3, #4]
            if( xTimeToWake < xConstTickCount )
 8003798:	68fa      	ldr	r2, [r7, #12]
 800379a:	697b      	ldr	r3, [r7, #20]
 800379c:	429a      	cmp	r2, r3
 800379e:	d209      	bcs.n	80037b4 <prvAddCurrentTaskToDelayedList+0xb8>
                vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80037a0:	4b13      	ldr	r3, [pc, #76]	@ (80037f0 <prvAddCurrentTaskToDelayedList+0xf4>)
 80037a2:	681a      	ldr	r2, [r3, #0]
 80037a4:	4b0f      	ldr	r3, [pc, #60]	@ (80037e4 <prvAddCurrentTaskToDelayedList+0xe8>)
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	3304      	adds	r3, #4
 80037aa:	4619      	mov	r1, r3
 80037ac:	4610      	mov	r0, r2
 80037ae:	f7fe fd24 	bl	80021fa <vListInsert>
}
 80037b2:	e010      	b.n	80037d6 <prvAddCurrentTaskToDelayedList+0xda>
                vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80037b4:	4b0f      	ldr	r3, [pc, #60]	@ (80037f4 <prvAddCurrentTaskToDelayedList+0xf8>)
 80037b6:	681a      	ldr	r2, [r3, #0]
 80037b8:	4b0a      	ldr	r3, [pc, #40]	@ (80037e4 <prvAddCurrentTaskToDelayedList+0xe8>)
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	3304      	adds	r3, #4
 80037be:	4619      	mov	r1, r3
 80037c0:	4610      	mov	r0, r2
 80037c2:	f7fe fd1a 	bl	80021fa <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 80037c6:	4b0c      	ldr	r3, [pc, #48]	@ (80037f8 <prvAddCurrentTaskToDelayedList+0xfc>)
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	68fa      	ldr	r2, [r7, #12]
 80037cc:	429a      	cmp	r2, r3
 80037ce:	d202      	bcs.n	80037d6 <prvAddCurrentTaskToDelayedList+0xda>
                    xNextTaskUnblockTime = xTimeToWake;
 80037d0:	4a09      	ldr	r2, [pc, #36]	@ (80037f8 <prvAddCurrentTaskToDelayedList+0xfc>)
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	6013      	str	r3, [r2, #0]
}
 80037d6:	bf00      	nop
 80037d8:	3718      	adds	r7, #24
 80037da:	46bd      	mov	sp, r7
 80037dc:	bd80      	pop	{r7, pc}
 80037de:	bf00      	nop
 80037e0:	200001ec 	.word	0x200001ec
 80037e4:	20000110 	.word	0x20000110
 80037e8:	200001f0 	.word	0x200001f0
 80037ec:	200001d4 	.word	0x200001d4
 80037f0:	200001a4 	.word	0x200001a4
 80037f4:	200001a0 	.word	0x200001a0
 80037f8:	20000208 	.word	0x20000208

080037fc <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 80037fc:	b580      	push	{r7, lr}
 80037fe:	b084      	sub	sp, #16
 8003800:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 8003802:	2300      	movs	r3, #0
 8003804:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 8003806:	f000 fa4f 	bl	8003ca8 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 800380a:	4b12      	ldr	r3, [pc, #72]	@ (8003854 <xTimerCreateTimerTask+0x58>)
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	2b00      	cmp	r3, #0
 8003810:	d00b      	beq.n	800382a <xTimerCreateTimerTask+0x2e>
                    xReturn = pdPASS;
                }
            }
            #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
            {
                xReturn = xTaskCreate( prvTimerTask,
 8003812:	4b11      	ldr	r3, [pc, #68]	@ (8003858 <xTimerCreateTimerTask+0x5c>)
 8003814:	9301      	str	r3, [sp, #4]
 8003816:	2302      	movs	r3, #2
 8003818:	9300      	str	r3, [sp, #0]
 800381a:	2300      	movs	r3, #0
 800381c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8003820:	490e      	ldr	r1, [pc, #56]	@ (800385c <xTimerCreateTimerTask+0x60>)
 8003822:	480f      	ldr	r0, [pc, #60]	@ (8003860 <xTimerCreateTimerTask+0x64>)
 8003824:	f7ff f86a 	bl	80028fc <xTaskCreate>
 8003828:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	2b00      	cmp	r3, #0
 800382e:	d10b      	bne.n	8003848 <xTimerCreateTimerTask+0x4c>
        __asm volatile
 8003830:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003834:	f383 8811 	msr	BASEPRI, r3
 8003838:	f3bf 8f6f 	isb	sy
 800383c:	f3bf 8f4f 	dsb	sy
 8003840:	603b      	str	r3, [r7, #0]
    }
 8003842:	bf00      	nop
 8003844:	bf00      	nop
 8003846:	e7fd      	b.n	8003844 <xTimerCreateTimerTask+0x48>
        return xReturn;
 8003848:	687b      	ldr	r3, [r7, #4]
    }
 800384a:	4618      	mov	r0, r3
 800384c:	3708      	adds	r7, #8
 800384e:	46bd      	mov	sp, r7
 8003850:	bd80      	pop	{r7, pc}
 8003852:	bf00      	nop
 8003854:	20000244 	.word	0x20000244
 8003858:	20000248 	.word	0x20000248
 800385c:	0800782c 	.word	0x0800782c
 8003860:	08003909 	.word	0x08003909

08003864 <prvReloadTimer>:
/*-----------------------------------------------------------*/

    static void prvReloadTimer( Timer_t * const pxTimer,
                                TickType_t xExpiredTime,
                                const TickType_t xTimeNow )
    {
 8003864:	b580      	push	{r7, lr}
 8003866:	b084      	sub	sp, #16
 8003868:	af00      	add	r7, sp, #0
 800386a:	60f8      	str	r0, [r7, #12]
 800386c:	60b9      	str	r1, [r7, #8]
 800386e:	607a      	str	r2, [r7, #4]
        /* Insert the timer into the appropriate list for the next expiry time.
         * If the next expiry time has already passed, advance the expiry time,
         * call the callback function, and try again. */
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8003870:	e008      	b.n	8003884 <prvReloadTimer+0x20>
        {
            /* Advance the expiry time. */
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	699b      	ldr	r3, [r3, #24]
 8003876:	68ba      	ldr	r2, [r7, #8]
 8003878:	4413      	add	r3, r2
 800387a:	60bb      	str	r3, [r7, #8]

            /* Call the timer callback. */
            traceTIMER_EXPIRED( pxTimer );
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	6a1b      	ldr	r3, [r3, #32]
 8003880:	68f8      	ldr	r0, [r7, #12]
 8003882:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	699a      	ldr	r2, [r3, #24]
 8003888:	68bb      	ldr	r3, [r7, #8]
 800388a:	18d1      	adds	r1, r2, r3
 800388c:	68bb      	ldr	r3, [r7, #8]
 800388e:	687a      	ldr	r2, [r7, #4]
 8003890:	68f8      	ldr	r0, [r7, #12]
 8003892:	f000 f8df 	bl	8003a54 <prvInsertTimerInActiveList>
 8003896:	4603      	mov	r3, r0
 8003898:	2b00      	cmp	r3, #0
 800389a:	d1ea      	bne.n	8003872 <prvReloadTimer+0xe>
        }
    }
 800389c:	bf00      	nop
 800389e:	bf00      	nop
 80038a0:	3710      	adds	r7, #16
 80038a2:	46bd      	mov	sp, r7
 80038a4:	bd80      	pop	{r7, pc}
	...

080038a8 <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 80038a8:	b580      	push	{r7, lr}
 80038aa:	b084      	sub	sp, #16
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	6078      	str	r0, [r7, #4]
 80038b0:	6039      	str	r1, [r7, #0]
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80038b2:	4b14      	ldr	r3, [pc, #80]	@ (8003904 <prvProcessExpiredTimer+0x5c>)
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	68db      	ldr	r3, [r3, #12]
 80038b8:	68db      	ldr	r3, [r3, #12]
 80038ba:	60fb      	str	r3, [r7, #12]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	3304      	adds	r3, #4
 80038c0:	4618      	mov	r0, r3
 80038c2:	f7fe fcd3 	bl	800226c <uxListRemove>

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80038cc:	f003 0304 	and.w	r3, r3, #4
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d005      	beq.n	80038e0 <prvProcessExpiredTimer+0x38>
        {
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 80038d4:	683a      	ldr	r2, [r7, #0]
 80038d6:	6879      	ldr	r1, [r7, #4]
 80038d8:	68f8      	ldr	r0, [r7, #12]
 80038da:	f7ff ffc3 	bl	8003864 <prvReloadTimer>
 80038de:	e008      	b.n	80038f2 <prvProcessExpiredTimer+0x4a>
        }
        else
        {
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80038e6:	f023 0301 	bic.w	r3, r3, #1
 80038ea:	b2da      	uxtb	r2, r3
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
        }

        /* Call the timer callback. */
        traceTIMER_EXPIRED( pxTimer );
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	6a1b      	ldr	r3, [r3, #32]
 80038f6:	68f8      	ldr	r0, [r7, #12]
 80038f8:	4798      	blx	r3
    }
 80038fa:	bf00      	nop
 80038fc:	3710      	adds	r7, #16
 80038fe:	46bd      	mov	sp, r7
 8003900:	bd80      	pop	{r7, pc}
 8003902:	bf00      	nop
 8003904:	2000023c 	.word	0x2000023c

08003908 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 8003908:	b580      	push	{r7, lr}
 800390a:	b084      	sub	sp, #16
 800390c:	af00      	add	r7, sp, #0
 800390e:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003910:	f107 0308 	add.w	r3, r7, #8
 8003914:	4618      	mov	r0, r3
 8003916:	f000 f859 	bl	80039cc <prvGetNextExpireTime>
 800391a:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800391c:	68bb      	ldr	r3, [r7, #8]
 800391e:	4619      	mov	r1, r3
 8003920:	68f8      	ldr	r0, [r7, #12]
 8003922:	f000 f805 	bl	8003930 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 8003926:	f000 f8d7 	bl	8003ad8 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800392a:	bf00      	nop
 800392c:	e7f0      	b.n	8003910 <prvTimerTask+0x8>
	...

08003930 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 8003930:	b580      	push	{r7, lr}
 8003932:	b084      	sub	sp, #16
 8003934:	af00      	add	r7, sp, #0
 8003936:	6078      	str	r0, [r7, #4]
 8003938:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 800393a:	f7ff f9bd 	bl	8002cb8 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800393e:	f107 0308 	add.w	r3, r7, #8
 8003942:	4618      	mov	r0, r3
 8003944:	f000 f866 	bl	8003a14 <prvSampleTimeNow>
 8003948:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 800394a:	68bb      	ldr	r3, [r7, #8]
 800394c:	2b00      	cmp	r3, #0
 800394e:	d130      	bne.n	80039b2 <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8003950:	683b      	ldr	r3, [r7, #0]
 8003952:	2b00      	cmp	r3, #0
 8003954:	d10a      	bne.n	800396c <prvProcessTimerOrBlockTask+0x3c>
 8003956:	687a      	ldr	r2, [r7, #4]
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	429a      	cmp	r2, r3
 800395c:	d806      	bhi.n	800396c <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 800395e:	f7ff f9b9 	bl	8002cd4 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8003962:	68f9      	ldr	r1, [r7, #12]
 8003964:	6878      	ldr	r0, [r7, #4]
 8003966:	f7ff ff9f 	bl	80038a8 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 800396a:	e024      	b.n	80039b6 <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 800396c:	683b      	ldr	r3, [r7, #0]
 800396e:	2b00      	cmp	r3, #0
 8003970:	d008      	beq.n	8003984 <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8003972:	4b13      	ldr	r3, [pc, #76]	@ (80039c0 <prvProcessTimerOrBlockTask+0x90>)
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	2b00      	cmp	r3, #0
 800397a:	d101      	bne.n	8003980 <prvProcessTimerOrBlockTask+0x50>
 800397c:	2301      	movs	r3, #1
 800397e:	e000      	b.n	8003982 <prvProcessTimerOrBlockTask+0x52>
 8003980:	2300      	movs	r3, #0
 8003982:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8003984:	4b0f      	ldr	r3, [pc, #60]	@ (80039c4 <prvProcessTimerOrBlockTask+0x94>)
 8003986:	6818      	ldr	r0, [r3, #0]
 8003988:	687a      	ldr	r2, [r7, #4]
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	1ad3      	subs	r3, r2, r3
 800398e:	683a      	ldr	r2, [r7, #0]
 8003990:	4619      	mov	r1, r3
 8003992:	f7fe ff7f 	bl	8002894 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 8003996:	f7ff f99d 	bl	8002cd4 <xTaskResumeAll>
 800399a:	4603      	mov	r3, r0
 800399c:	2b00      	cmp	r3, #0
 800399e:	d10a      	bne.n	80039b6 <prvProcessTimerOrBlockTask+0x86>
                        portYIELD_WITHIN_API();
 80039a0:	4b09      	ldr	r3, [pc, #36]	@ (80039c8 <prvProcessTimerOrBlockTask+0x98>)
 80039a2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80039a6:	601a      	str	r2, [r3, #0]
 80039a8:	f3bf 8f4f 	dsb	sy
 80039ac:	f3bf 8f6f 	isb	sy
    }
 80039b0:	e001      	b.n	80039b6 <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 80039b2:	f7ff f98f 	bl	8002cd4 <xTaskResumeAll>
    }
 80039b6:	bf00      	nop
 80039b8:	3710      	adds	r7, #16
 80039ba:	46bd      	mov	sp, r7
 80039bc:	bd80      	pop	{r7, pc}
 80039be:	bf00      	nop
 80039c0:	20000240 	.word	0x20000240
 80039c4:	20000244 	.word	0x20000244
 80039c8:	e000ed04 	.word	0xe000ed04

080039cc <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 80039cc:	b480      	push	{r7}
 80039ce:	b085      	sub	sp, #20
 80039d0:	af00      	add	r7, sp, #0
 80039d2:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80039d4:	4b0e      	ldr	r3, [pc, #56]	@ (8003a10 <prvGetNextExpireTime+0x44>)
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d101      	bne.n	80039e2 <prvGetNextExpireTime+0x16>
 80039de:	2201      	movs	r2, #1
 80039e0:	e000      	b.n	80039e4 <prvGetNextExpireTime+0x18>
 80039e2:	2200      	movs	r2, #0
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d105      	bne.n	80039fc <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80039f0:	4b07      	ldr	r3, [pc, #28]	@ (8003a10 <prvGetNextExpireTime+0x44>)
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	68db      	ldr	r3, [r3, #12]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	60fb      	str	r3, [r7, #12]
 80039fa:	e001      	b.n	8003a00 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 80039fc:	2300      	movs	r3, #0
 80039fe:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 8003a00:	68fb      	ldr	r3, [r7, #12]
    }
 8003a02:	4618      	mov	r0, r3
 8003a04:	3714      	adds	r7, #20
 8003a06:	46bd      	mov	sp, r7
 8003a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a0c:	4770      	bx	lr
 8003a0e:	bf00      	nop
 8003a10:	2000023c 	.word	0x2000023c

08003a14 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 8003a14:	b580      	push	{r7, lr}
 8003a16:	b084      	sub	sp, #16
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 8003a1c:	f7ff fa4c 	bl	8002eb8 <xTaskGetTickCount>
 8003a20:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 8003a22:	4b0b      	ldr	r3, [pc, #44]	@ (8003a50 <prvSampleTimeNow+0x3c>)
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	68fa      	ldr	r2, [r7, #12]
 8003a28:	429a      	cmp	r2, r3
 8003a2a:	d205      	bcs.n	8003a38 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 8003a2c:	f000 f916 	bl	8003c5c <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	2201      	movs	r2, #1
 8003a34:	601a      	str	r2, [r3, #0]
 8003a36:	e002      	b.n	8003a3e <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	2200      	movs	r2, #0
 8003a3c:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 8003a3e:	4a04      	ldr	r2, [pc, #16]	@ (8003a50 <prvSampleTimeNow+0x3c>)
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 8003a44:	68fb      	ldr	r3, [r7, #12]
    }
 8003a46:	4618      	mov	r0, r3
 8003a48:	3710      	adds	r7, #16
 8003a4a:	46bd      	mov	sp, r7
 8003a4c:	bd80      	pop	{r7, pc}
 8003a4e:	bf00      	nop
 8003a50:	2000024c 	.word	0x2000024c

08003a54 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 8003a54:	b580      	push	{r7, lr}
 8003a56:	b086      	sub	sp, #24
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	60f8      	str	r0, [r7, #12]
 8003a5c:	60b9      	str	r1, [r7, #8]
 8003a5e:	607a      	str	r2, [r7, #4]
 8003a60:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 8003a62:	2300      	movs	r3, #0
 8003a64:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	68ba      	ldr	r2, [r7, #8]
 8003a6a:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	68fa      	ldr	r2, [r7, #12]
 8003a70:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 8003a72:	68ba      	ldr	r2, [r7, #8]
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	429a      	cmp	r2, r3
 8003a78:	d812      	bhi.n	8003aa0 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003a7a:	687a      	ldr	r2, [r7, #4]
 8003a7c:	683b      	ldr	r3, [r7, #0]
 8003a7e:	1ad2      	subs	r2, r2, r3
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	699b      	ldr	r3, [r3, #24]
 8003a84:	429a      	cmp	r2, r3
 8003a86:	d302      	bcc.n	8003a8e <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 8003a88:	2301      	movs	r3, #1
 8003a8a:	617b      	str	r3, [r7, #20]
 8003a8c:	e01b      	b.n	8003ac6 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8003a8e:	4b10      	ldr	r3, [pc, #64]	@ (8003ad0 <prvInsertTimerInActiveList+0x7c>)
 8003a90:	681a      	ldr	r2, [r3, #0]
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	3304      	adds	r3, #4
 8003a96:	4619      	mov	r1, r3
 8003a98:	4610      	mov	r0, r2
 8003a9a:	f7fe fbae 	bl	80021fa <vListInsert>
 8003a9e:	e012      	b.n	8003ac6 <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8003aa0:	687a      	ldr	r2, [r7, #4]
 8003aa2:	683b      	ldr	r3, [r7, #0]
 8003aa4:	429a      	cmp	r2, r3
 8003aa6:	d206      	bcs.n	8003ab6 <prvInsertTimerInActiveList+0x62>
 8003aa8:	68ba      	ldr	r2, [r7, #8]
 8003aaa:	683b      	ldr	r3, [r7, #0]
 8003aac:	429a      	cmp	r2, r3
 8003aae:	d302      	bcc.n	8003ab6 <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 8003ab0:	2301      	movs	r3, #1
 8003ab2:	617b      	str	r3, [r7, #20]
 8003ab4:	e007      	b.n	8003ac6 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8003ab6:	4b07      	ldr	r3, [pc, #28]	@ (8003ad4 <prvInsertTimerInActiveList+0x80>)
 8003ab8:	681a      	ldr	r2, [r3, #0]
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	3304      	adds	r3, #4
 8003abe:	4619      	mov	r1, r3
 8003ac0:	4610      	mov	r0, r2
 8003ac2:	f7fe fb9a 	bl	80021fa <vListInsert>
            }
        }

        return xProcessTimerNow;
 8003ac6:	697b      	ldr	r3, [r7, #20]
    }
 8003ac8:	4618      	mov	r0, r3
 8003aca:	3718      	adds	r7, #24
 8003acc:	46bd      	mov	sp, r7
 8003ace:	bd80      	pop	{r7, pc}
 8003ad0:	20000240 	.word	0x20000240
 8003ad4:	2000023c 	.word	0x2000023c

08003ad8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 8003ad8:	b580      	push	{r7, lr}
 8003ada:	b088      	sub	sp, #32
 8003adc:	af00      	add	r7, sp, #0
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003ade:	e0a9      	b.n	8003c34 <prvProcessReceivedCommands+0x15c>
            }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8003ae0:	68bb      	ldr	r3, [r7, #8]
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	f2c0 80a6 	blt.w	8003c34 <prvProcessReceivedCommands+0x15c>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8003ae8:	693b      	ldr	r3, [r7, #16]
 8003aea:	61fb      	str	r3, [r7, #28]

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8003aec:	69fb      	ldr	r3, [r7, #28]
 8003aee:	695b      	ldr	r3, [r3, #20]
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d004      	beq.n	8003afe <prvProcessReceivedCommands+0x26>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003af4:	69fb      	ldr	r3, [r7, #28]
 8003af6:	3304      	adds	r3, #4
 8003af8:	4618      	mov	r0, r3
 8003afa:	f7fe fbb7 	bl	800226c <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003afe:	1d3b      	adds	r3, r7, #4
 8003b00:	4618      	mov	r0, r3
 8003b02:	f7ff ff87 	bl	8003a14 <prvSampleTimeNow>
 8003b06:	61b8      	str	r0, [r7, #24]

                switch( xMessage.xMessageID )
 8003b08:	68bb      	ldr	r3, [r7, #8]
 8003b0a:	3b01      	subs	r3, #1
 8003b0c:	2b08      	cmp	r3, #8
 8003b0e:	f200 808e 	bhi.w	8003c2e <prvProcessReceivedCommands+0x156>
 8003b12:	a201      	add	r2, pc, #4	@ (adr r2, 8003b18 <prvProcessReceivedCommands+0x40>)
 8003b14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b18:	08003b3d 	.word	0x08003b3d
 8003b1c:	08003b3d 	.word	0x08003b3d
 8003b20:	08003ba5 	.word	0x08003ba5
 8003b24:	08003bb9 	.word	0x08003bb9
 8003b28:	08003c05 	.word	0x08003c05
 8003b2c:	08003b3d 	.word	0x08003b3d
 8003b30:	08003b3d 	.word	0x08003b3d
 8003b34:	08003ba5 	.word	0x08003ba5
 8003b38:	08003bb9 	.word	0x08003bb9
                    case tmrCOMMAND_START:
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8003b3c:	69fb      	ldr	r3, [r7, #28]
 8003b3e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003b42:	f043 0301 	orr.w	r3, r3, #1
 8003b46:	b2da      	uxtb	r2, r3
 8003b48:	69fb      	ldr	r3, [r7, #28]
 8003b4a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8003b4e:	68fa      	ldr	r2, [r7, #12]
 8003b50:	69fb      	ldr	r3, [r7, #28]
 8003b52:	699b      	ldr	r3, [r3, #24]
 8003b54:	18d1      	adds	r1, r2, r3
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	69ba      	ldr	r2, [r7, #24]
 8003b5a:	69f8      	ldr	r0, [r7, #28]
 8003b5c:	f7ff ff7a 	bl	8003a54 <prvInsertTimerInActiveList>
 8003b60:	4603      	mov	r3, r0
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d065      	beq.n	8003c32 <prvProcessReceivedCommands+0x15a>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003b66:	69fb      	ldr	r3, [r7, #28]
 8003b68:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003b6c:	f003 0304 	and.w	r3, r3, #4
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d009      	beq.n	8003b88 <prvProcessReceivedCommands+0xb0>
                            {
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 8003b74:	68fa      	ldr	r2, [r7, #12]
 8003b76:	69fb      	ldr	r3, [r7, #28]
 8003b78:	699b      	ldr	r3, [r3, #24]
 8003b7a:	4413      	add	r3, r2
 8003b7c:	69ba      	ldr	r2, [r7, #24]
 8003b7e:	4619      	mov	r1, r3
 8003b80:	69f8      	ldr	r0, [r7, #28]
 8003b82:	f7ff fe6f 	bl	8003864 <prvReloadTimer>
 8003b86:	e008      	b.n	8003b9a <prvProcessReceivedCommands+0xc2>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8003b88:	69fb      	ldr	r3, [r7, #28]
 8003b8a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003b8e:	f023 0301 	bic.w	r3, r3, #1
 8003b92:	b2da      	uxtb	r2, r3
 8003b94:	69fb      	ldr	r3, [r7, #28]
 8003b96:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                            }

                            /* Call the timer callback. */
                            traceTIMER_EXPIRED( pxTimer );
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003b9a:	69fb      	ldr	r3, [r7, #28]
 8003b9c:	6a1b      	ldr	r3, [r3, #32]
 8003b9e:	69f8      	ldr	r0, [r7, #28]
 8003ba0:	4798      	blx	r3
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        break;
 8003ba2:	e046      	b.n	8003c32 <prvProcessReceivedCommands+0x15a>

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8003ba4:	69fb      	ldr	r3, [r7, #28]
 8003ba6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003baa:	f023 0301 	bic.w	r3, r3, #1
 8003bae:	b2da      	uxtb	r2, r3
 8003bb0:	69fb      	ldr	r3, [r7, #28]
 8003bb2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 8003bb6:	e03d      	b.n	8003c34 <prvProcessReceivedCommands+0x15c>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8003bb8:	69fb      	ldr	r3, [r7, #28]
 8003bba:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003bbe:	f043 0301 	orr.w	r3, r3, #1
 8003bc2:	b2da      	uxtb	r2, r3
 8003bc4:	69fb      	ldr	r3, [r7, #28]
 8003bc6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8003bca:	68fa      	ldr	r2, [r7, #12]
 8003bcc:	69fb      	ldr	r3, [r7, #28]
 8003bce:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8003bd0:	69fb      	ldr	r3, [r7, #28]
 8003bd2:	699b      	ldr	r3, [r3, #24]
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d10b      	bne.n	8003bf0 <prvProcessReceivedCommands+0x118>
        __asm volatile
 8003bd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003bdc:	f383 8811 	msr	BASEPRI, r3
 8003be0:	f3bf 8f6f 	isb	sy
 8003be4:	f3bf 8f4f 	dsb	sy
 8003be8:	617b      	str	r3, [r7, #20]
    }
 8003bea:	bf00      	nop
 8003bec:	bf00      	nop
 8003bee:	e7fd      	b.n	8003bec <prvProcessReceivedCommands+0x114>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8003bf0:	69fb      	ldr	r3, [r7, #28]
 8003bf2:	699a      	ldr	r2, [r3, #24]
 8003bf4:	69bb      	ldr	r3, [r7, #24]
 8003bf6:	18d1      	adds	r1, r2, r3
 8003bf8:	69bb      	ldr	r3, [r7, #24]
 8003bfa:	69ba      	ldr	r2, [r7, #24]
 8003bfc:	69f8      	ldr	r0, [r7, #28]
 8003bfe:	f7ff ff29 	bl	8003a54 <prvInsertTimerInActiveList>
                        break;
 8003c02:	e017      	b.n	8003c34 <prvProcessReceivedCommands+0x15c>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                        {
                            /* The timer has already been removed from the active list,
                             * just free up the memory if the memory was dynamically
                             * allocated. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8003c04:	69fb      	ldr	r3, [r7, #28]
 8003c06:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003c0a:	f003 0302 	and.w	r3, r3, #2
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d103      	bne.n	8003c1a <prvProcessReceivedCommands+0x142>
                            {
                                vPortFree( pxTimer );
 8003c12:	69f8      	ldr	r0, [r7, #28]
 8003c14:	f000 fc20 	bl	8004458 <vPortFree>
                             * no need to free the memory - just mark the timer as
                             * "not active". */
                            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
                        }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 8003c18:	e00c      	b.n	8003c34 <prvProcessReceivedCommands+0x15c>
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8003c1a:	69fb      	ldr	r3, [r7, #28]
 8003c1c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003c20:	f023 0301 	bic.w	r3, r3, #1
 8003c24:	b2da      	uxtb	r2, r3
 8003c26:	69fb      	ldr	r3, [r7, #28]
 8003c28:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 8003c2c:	e002      	b.n	8003c34 <prvProcessReceivedCommands+0x15c>

                    default:
                        /* Don't expect to get here. */
                        break;
 8003c2e:	bf00      	nop
 8003c30:	e000      	b.n	8003c34 <prvProcessReceivedCommands+0x15c>
                        break;
 8003c32:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003c34:	4b08      	ldr	r3, [pc, #32]	@ (8003c58 <prvProcessReceivedCommands+0x180>)
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	f107 0108 	add.w	r1, r7, #8
 8003c3c:	2200      	movs	r2, #0
 8003c3e:	4618      	mov	r0, r3
 8003c40:	f7fe fc3a 	bl	80024b8 <xQueueReceive>
 8003c44:	4603      	mov	r3, r0
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	f47f af4a 	bne.w	8003ae0 <prvProcessReceivedCommands+0x8>
                }
            }
        }
    }
 8003c4c:	bf00      	nop
 8003c4e:	bf00      	nop
 8003c50:	3720      	adds	r7, #32
 8003c52:	46bd      	mov	sp, r7
 8003c54:	bd80      	pop	{r7, pc}
 8003c56:	bf00      	nop
 8003c58:	20000244 	.word	0x20000244

08003c5c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 8003c5c:	b580      	push	{r7, lr}
 8003c5e:	b082      	sub	sp, #8
 8003c60:	af00      	add	r7, sp, #0

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003c62:	e009      	b.n	8003c78 <prvSwitchTimerLists+0x1c>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003c64:	4b0e      	ldr	r3, [pc, #56]	@ (8003ca0 <prvSwitchTimerLists+0x44>)
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	68db      	ldr	r3, [r3, #12]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	603b      	str	r3, [r7, #0]

            /* Process the expired timer.  For auto-reload timers, be careful to
             * process only expirations that occur on the current list.  Further
             * expirations must wait until after the lists are switched. */
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 8003c6e:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003c72:	6838      	ldr	r0, [r7, #0]
 8003c74:	f7ff fe18 	bl	80038a8 <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003c78:	4b09      	ldr	r3, [pc, #36]	@ (8003ca0 <prvSwitchTimerLists+0x44>)
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d1f0      	bne.n	8003c64 <prvSwitchTimerLists+0x8>
        }

        pxTemp = pxCurrentTimerList;
 8003c82:	4b07      	ldr	r3, [pc, #28]	@ (8003ca0 <prvSwitchTimerLists+0x44>)
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	607b      	str	r3, [r7, #4]
        pxCurrentTimerList = pxOverflowTimerList;
 8003c88:	4b06      	ldr	r3, [pc, #24]	@ (8003ca4 <prvSwitchTimerLists+0x48>)
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	4a04      	ldr	r2, [pc, #16]	@ (8003ca0 <prvSwitchTimerLists+0x44>)
 8003c8e:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 8003c90:	4a04      	ldr	r2, [pc, #16]	@ (8003ca4 <prvSwitchTimerLists+0x48>)
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	6013      	str	r3, [r2, #0]
    }
 8003c96:	bf00      	nop
 8003c98:	3708      	adds	r7, #8
 8003c9a:	46bd      	mov	sp, r7
 8003c9c:	bd80      	pop	{r7, pc}
 8003c9e:	bf00      	nop
 8003ca0:	2000023c 	.word	0x2000023c
 8003ca4:	20000240 	.word	0x20000240

08003ca8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 8003ca8:	b580      	push	{r7, lr}
 8003caa:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 8003cac:	f000 f9e6 	bl	800407c <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 8003cb0:	4b12      	ldr	r3, [pc, #72]	@ (8003cfc <prvCheckForValidListAndQueue+0x54>)
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d11d      	bne.n	8003cf4 <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 8003cb8:	4811      	ldr	r0, [pc, #68]	@ (8003d00 <prvCheckForValidListAndQueue+0x58>)
 8003cba:	f7fe fa71 	bl	80021a0 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 8003cbe:	4811      	ldr	r0, [pc, #68]	@ (8003d04 <prvCheckForValidListAndQueue+0x5c>)
 8003cc0:	f7fe fa6e 	bl	80021a0 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 8003cc4:	4b10      	ldr	r3, [pc, #64]	@ (8003d08 <prvCheckForValidListAndQueue+0x60>)
 8003cc6:	4a0e      	ldr	r2, [pc, #56]	@ (8003d00 <prvCheckForValidListAndQueue+0x58>)
 8003cc8:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 8003cca:	4b10      	ldr	r3, [pc, #64]	@ (8003d0c <prvCheckForValidListAndQueue+0x64>)
 8003ccc:	4a0d      	ldr	r2, [pc, #52]	@ (8003d04 <prvCheckForValidListAndQueue+0x5c>)
 8003cce:	601a      	str	r2, [r3, #0]

                    xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                }
                #else
                {
                    xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 8003cd0:	2200      	movs	r2, #0
 8003cd2:	210c      	movs	r1, #12
 8003cd4:	200a      	movs	r0, #10
 8003cd6:	f7fe fb77 	bl	80023c8 <xQueueGenericCreate>
 8003cda:	4603      	mov	r3, r0
 8003cdc:	4a07      	ldr	r2, [pc, #28]	@ (8003cfc <prvCheckForValidListAndQueue+0x54>)
 8003cde:	6013      	str	r3, [r2, #0]
                }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                {
                    if( xTimerQueue != NULL )
 8003ce0:	4b06      	ldr	r3, [pc, #24]	@ (8003cfc <prvCheckForValidListAndQueue+0x54>)
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d005      	beq.n	8003cf4 <prvCheckForValidListAndQueue+0x4c>
                    {
                        vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8003ce8:	4b04      	ldr	r3, [pc, #16]	@ (8003cfc <prvCheckForValidListAndQueue+0x54>)
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	4908      	ldr	r1, [pc, #32]	@ (8003d10 <prvCheckForValidListAndQueue+0x68>)
 8003cee:	4618      	mov	r0, r3
 8003cf0:	f7fe fd78 	bl	80027e4 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8003cf4:	f000 f9f4 	bl	80040e0 <vPortExitCritical>
    }
 8003cf8:	bf00      	nop
 8003cfa:	bd80      	pop	{r7, pc}
 8003cfc:	20000244 	.word	0x20000244
 8003d00:	20000214 	.word	0x20000214
 8003d04:	20000228 	.word	0x20000228
 8003d08:	2000023c 	.word	0x2000023c
 8003d0c:	20000240 	.word	0x20000240
 8003d10:	08007834 	.word	0x08007834

08003d14 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8003d14:	b480      	push	{r7}
 8003d16:	b085      	sub	sp, #20
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	60f8      	str	r0, [r7, #12]
 8003d1c:	60b9      	str	r1, [r7, #8]
 8003d1e:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	3b04      	subs	r3, #4
 8003d24:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003d2c:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	3b04      	subs	r3, #4
 8003d32:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8003d34:	68bb      	ldr	r3, [r7, #8]
 8003d36:	f023 0201 	bic.w	r2, r3, #1
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	3b04      	subs	r3, #4
 8003d42:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8003d44:	4a0c      	ldr	r2, [pc, #48]	@ (8003d78 <pxPortInitialiseStack+0x64>)
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	3b14      	subs	r3, #20
 8003d4e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8003d50:	687a      	ldr	r2, [r7, #4]
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	3b04      	subs	r3, #4
 8003d5a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	f06f 0202 	mvn.w	r2, #2
 8003d62:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	3b20      	subs	r3, #32
 8003d68:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8003d6a:	68fb      	ldr	r3, [r7, #12]
}
 8003d6c:	4618      	mov	r0, r3
 8003d6e:	3714      	adds	r7, #20
 8003d70:	46bd      	mov	sp, r7
 8003d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d76:	4770      	bx	lr
 8003d78:	08003d7d 	.word	0x08003d7d

08003d7c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8003d7c:	b480      	push	{r7}
 8003d7e:	b085      	sub	sp, #20
 8003d80:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 8003d82:	2300      	movs	r3, #0
 8003d84:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8003d86:	4b13      	ldr	r3, [pc, #76]	@ (8003dd4 <prvTaskExitError+0x58>)
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003d8e:	d00b      	beq.n	8003da8 <prvTaskExitError+0x2c>
        __asm volatile
 8003d90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d94:	f383 8811 	msr	BASEPRI, r3
 8003d98:	f3bf 8f6f 	isb	sy
 8003d9c:	f3bf 8f4f 	dsb	sy
 8003da0:	60fb      	str	r3, [r7, #12]
    }
 8003da2:	bf00      	nop
 8003da4:	bf00      	nop
 8003da6:	e7fd      	b.n	8003da4 <prvTaskExitError+0x28>
        __asm volatile
 8003da8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003dac:	f383 8811 	msr	BASEPRI, r3
 8003db0:	f3bf 8f6f 	isb	sy
 8003db4:	f3bf 8f4f 	dsb	sy
 8003db8:	60bb      	str	r3, [r7, #8]
    }
 8003dba:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8003dbc:	bf00      	nop
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d0fc      	beq.n	8003dbe <prvTaskExitError+0x42>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8003dc4:	bf00      	nop
 8003dc6:	bf00      	nop
 8003dc8:	3714      	adds	r7, #20
 8003dca:	46bd      	mov	sp, r7
 8003dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd0:	4770      	bx	lr
 8003dd2:	bf00      	nop
 8003dd4:	2000000c 	.word	0x2000000c
	...

08003de0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8003de0:	4b07      	ldr	r3, [pc, #28]	@ (8003e00 <pxCurrentTCBConst2>)
 8003de2:	6819      	ldr	r1, [r3, #0]
 8003de4:	6808      	ldr	r0, [r1, #0]
 8003de6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003dea:	f380 8809 	msr	PSP, r0
 8003dee:	f3bf 8f6f 	isb	sy
 8003df2:	f04f 0000 	mov.w	r0, #0
 8003df6:	f380 8811 	msr	BASEPRI, r0
 8003dfa:	4770      	bx	lr
 8003dfc:	f3af 8000 	nop.w

08003e00 <pxCurrentTCBConst2>:
 8003e00:	20000110 	.word	0x20000110
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 8003e04:	bf00      	nop
 8003e06:	bf00      	nop

08003e08 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8003e08:	4808      	ldr	r0, [pc, #32]	@ (8003e2c <prvPortStartFirstTask+0x24>)
 8003e0a:	6800      	ldr	r0, [r0, #0]
 8003e0c:	6800      	ldr	r0, [r0, #0]
 8003e0e:	f380 8808 	msr	MSP, r0
 8003e12:	f04f 0000 	mov.w	r0, #0
 8003e16:	f380 8814 	msr	CONTROL, r0
 8003e1a:	b662      	cpsie	i
 8003e1c:	b661      	cpsie	f
 8003e1e:	f3bf 8f4f 	dsb	sy
 8003e22:	f3bf 8f6f 	isb	sy
 8003e26:	df00      	svc	0
 8003e28:	bf00      	nop
 8003e2a:	0000      	.short	0x0000
 8003e2c:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 8003e30:	bf00      	nop
 8003e32:	bf00      	nop

08003e34 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8003e34:	b580      	push	{r7, lr}
 8003e36:	b086      	sub	sp, #24
 8003e38:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8003e3a:	4b47      	ldr	r3, [pc, #284]	@ (8003f58 <xPortStartScheduler+0x124>)
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	4a47      	ldr	r2, [pc, #284]	@ (8003f5c <xPortStartScheduler+0x128>)
 8003e40:	4293      	cmp	r3, r2
 8003e42:	d10b      	bne.n	8003e5c <xPortStartScheduler+0x28>
        __asm volatile
 8003e44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e48:	f383 8811 	msr	BASEPRI, r3
 8003e4c:	f3bf 8f6f 	isb	sy
 8003e50:	f3bf 8f4f 	dsb	sy
 8003e54:	60fb      	str	r3, [r7, #12]
    }
 8003e56:	bf00      	nop
 8003e58:	bf00      	nop
 8003e5a:	e7fd      	b.n	8003e58 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8003e5c:	4b3e      	ldr	r3, [pc, #248]	@ (8003f58 <xPortStartScheduler+0x124>)
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	4a3f      	ldr	r2, [pc, #252]	@ (8003f60 <xPortStartScheduler+0x12c>)
 8003e62:	4293      	cmp	r3, r2
 8003e64:	d10b      	bne.n	8003e7e <xPortStartScheduler+0x4a>
        __asm volatile
 8003e66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e6a:	f383 8811 	msr	BASEPRI, r3
 8003e6e:	f3bf 8f6f 	isb	sy
 8003e72:	f3bf 8f4f 	dsb	sy
 8003e76:	613b      	str	r3, [r7, #16]
    }
 8003e78:	bf00      	nop
 8003e7a:	bf00      	nop
 8003e7c:	e7fd      	b.n	8003e7a <xPortStartScheduler+0x46>

    #if ( configASSERT_DEFINED == 1 )
    {
        volatile uint32_t ulOriginalPriority;
        volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8003e7e:	4b39      	ldr	r3, [pc, #228]	@ (8003f64 <xPortStartScheduler+0x130>)
 8003e80:	617b      	str	r3, [r7, #20]
         * functions can be called.  ISR safe functions are those that end in
         * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
         * ensure interrupt entry is as fast and simple as possible.
         *
         * Save the interrupt priority value that is about to be clobbered. */
        ulOriginalPriority = *pucFirstUserPriorityRegister;
 8003e82:	697b      	ldr	r3, [r7, #20]
 8003e84:	781b      	ldrb	r3, [r3, #0]
 8003e86:	b2db      	uxtb	r3, r3
 8003e88:	607b      	str	r3, [r7, #4]

        /* Determine the number of priority bits available.  First write to all
         * possible bits. */
        *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8003e8a:	697b      	ldr	r3, [r7, #20]
 8003e8c:	22ff      	movs	r2, #255	@ 0xff
 8003e8e:	701a      	strb	r2, [r3, #0]

        /* Read the value back to see how many bits stuck. */
        ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8003e90:	697b      	ldr	r3, [r7, #20]
 8003e92:	781b      	ldrb	r3, [r3, #0]
 8003e94:	b2db      	uxtb	r3, r3
 8003e96:	70fb      	strb	r3, [r7, #3]

        /* Use the same mask on the maximum system call priority. */
        ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8003e98:	78fb      	ldrb	r3, [r7, #3]
 8003e9a:	b2db      	uxtb	r3, r3
 8003e9c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003ea0:	b2da      	uxtb	r2, r3
 8003ea2:	4b31      	ldr	r3, [pc, #196]	@ (8003f68 <xPortStartScheduler+0x134>)
 8003ea4:	701a      	strb	r2, [r3, #0]

        /* Calculate the maximum acceptable priority group value for the number
         * of bits read back. */
        ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8003ea6:	4b31      	ldr	r3, [pc, #196]	@ (8003f6c <xPortStartScheduler+0x138>)
 8003ea8:	2207      	movs	r2, #7
 8003eaa:	601a      	str	r2, [r3, #0]

        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003eac:	e009      	b.n	8003ec2 <xPortStartScheduler+0x8e>
        {
            ulMaxPRIGROUPValue--;
 8003eae:	4b2f      	ldr	r3, [pc, #188]	@ (8003f6c <xPortStartScheduler+0x138>)
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	3b01      	subs	r3, #1
 8003eb4:	4a2d      	ldr	r2, [pc, #180]	@ (8003f6c <xPortStartScheduler+0x138>)
 8003eb6:	6013      	str	r3, [r2, #0]
            ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8003eb8:	78fb      	ldrb	r3, [r7, #3]
 8003eba:	b2db      	uxtb	r3, r3
 8003ebc:	005b      	lsls	r3, r3, #1
 8003ebe:	b2db      	uxtb	r3, r3
 8003ec0:	70fb      	strb	r3, [r7, #3]
        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003ec2:	78fb      	ldrb	r3, [r7, #3]
 8003ec4:	b2db      	uxtb	r3, r3
 8003ec6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003eca:	2b80      	cmp	r3, #128	@ 0x80
 8003ecc:	d0ef      	beq.n	8003eae <xPortStartScheduler+0x7a>
        #ifdef configPRIO_BITS
        {
            /* Check the FreeRTOS configuration that defines the number of
             * priority bits matches the number of priority bits actually queried
             * from the hardware. */
            configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8003ece:	4b27      	ldr	r3, [pc, #156]	@ (8003f6c <xPortStartScheduler+0x138>)
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	f1c3 0307 	rsb	r3, r3, #7
 8003ed6:	2b04      	cmp	r3, #4
 8003ed8:	d00b      	beq.n	8003ef2 <xPortStartScheduler+0xbe>
        __asm volatile
 8003eda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ede:	f383 8811 	msr	BASEPRI, r3
 8003ee2:	f3bf 8f6f 	isb	sy
 8003ee6:	f3bf 8f4f 	dsb	sy
 8003eea:	60bb      	str	r3, [r7, #8]
    }
 8003eec:	bf00      	nop
 8003eee:	bf00      	nop
 8003ef0:	e7fd      	b.n	8003eee <xPortStartScheduler+0xba>
        }
        #endif

        /* Shift the priority group value back to its position within the AIRCR
         * register. */
        ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8003ef2:	4b1e      	ldr	r3, [pc, #120]	@ (8003f6c <xPortStartScheduler+0x138>)
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	021b      	lsls	r3, r3, #8
 8003ef8:	4a1c      	ldr	r2, [pc, #112]	@ (8003f6c <xPortStartScheduler+0x138>)
 8003efa:	6013      	str	r3, [r2, #0]
        ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8003efc:	4b1b      	ldr	r3, [pc, #108]	@ (8003f6c <xPortStartScheduler+0x138>)
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003f04:	4a19      	ldr	r2, [pc, #100]	@ (8003f6c <xPortStartScheduler+0x138>)
 8003f06:	6013      	str	r3, [r2, #0]

        /* Restore the clobbered interrupt priority register to its original
         * value. */
        *pucFirstUserPriorityRegister = ulOriginalPriority;
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	b2da      	uxtb	r2, r3
 8003f0c:	697b      	ldr	r3, [r7, #20]
 8003f0e:	701a      	strb	r2, [r3, #0]
    }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8003f10:	4b17      	ldr	r3, [pc, #92]	@ (8003f70 <xPortStartScheduler+0x13c>)
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	4a16      	ldr	r2, [pc, #88]	@ (8003f70 <xPortStartScheduler+0x13c>)
 8003f16:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003f1a:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8003f1c:	4b14      	ldr	r3, [pc, #80]	@ (8003f70 <xPortStartScheduler+0x13c>)
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	4a13      	ldr	r2, [pc, #76]	@ (8003f70 <xPortStartScheduler+0x13c>)
 8003f22:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8003f26:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8003f28:	f000 f968 	bl	80041fc <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8003f2c:	4b11      	ldr	r3, [pc, #68]	@ (8003f74 <xPortStartScheduler+0x140>)
 8003f2e:	2200      	movs	r2, #0
 8003f30:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 8003f32:	f000 f987 	bl	8004244 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8003f36:	4b10      	ldr	r3, [pc, #64]	@ (8003f78 <xPortStartScheduler+0x144>)
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	4a0f      	ldr	r2, [pc, #60]	@ (8003f78 <xPortStartScheduler+0x144>)
 8003f3c:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8003f40:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8003f42:	f7ff ff61 	bl	8003e08 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8003f46:	f7ff f8d1 	bl	80030ec <vTaskSwitchContext>
    prvTaskExitError();
 8003f4a:	f7ff ff17 	bl	8003d7c <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8003f4e:	2300      	movs	r3, #0
}
 8003f50:	4618      	mov	r0, r3
 8003f52:	3718      	adds	r7, #24
 8003f54:	46bd      	mov	sp, r7
 8003f56:	bd80      	pop	{r7, pc}
 8003f58:	e000ed00 	.word	0xe000ed00
 8003f5c:	410fc271 	.word	0x410fc271
 8003f60:	410fc270 	.word	0x410fc270
 8003f64:	e000e400 	.word	0xe000e400
 8003f68:	20000250 	.word	0x20000250
 8003f6c:	20000254 	.word	0x20000254
 8003f70:	e000ed20 	.word	0xe000ed20
 8003f74:	2000000c 	.word	0x2000000c
 8003f78:	e000ef34 	.word	0xe000ef34

08003f7c <vInitPrioGroupValue>:
/*-----------------------------------------------------------*/


void vInitPrioGroupValue(void)
{
 8003f7c:	b480      	push	{r7}
 8003f7e:	b087      	sub	sp, #28
 8003f80:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8003f82:	4b38      	ldr	r3, [pc, #224]	@ (8004064 <vInitPrioGroupValue+0xe8>)
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	4a38      	ldr	r2, [pc, #224]	@ (8004068 <vInitPrioGroupValue+0xec>)
 8003f88:	4293      	cmp	r3, r2
 8003f8a:	d10b      	bne.n	8003fa4 <vInitPrioGroupValue+0x28>
        __asm volatile
 8003f8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f90:	f383 8811 	msr	BASEPRI, r3
 8003f94:	f3bf 8f6f 	isb	sy
 8003f98:	f3bf 8f4f 	dsb	sy
 8003f9c:	60fb      	str	r3, [r7, #12]
    }
 8003f9e:	bf00      	nop
 8003fa0:	bf00      	nop
 8003fa2:	e7fd      	b.n	8003fa0 <vInitPrioGroupValue+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8003fa4:	4b2f      	ldr	r3, [pc, #188]	@ (8004064 <vInitPrioGroupValue+0xe8>)
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	4a30      	ldr	r2, [pc, #192]	@ (800406c <vInitPrioGroupValue+0xf0>)
 8003faa:	4293      	cmp	r3, r2
 8003fac:	d10b      	bne.n	8003fc6 <vInitPrioGroupValue+0x4a>
        __asm volatile
 8003fae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003fb2:	f383 8811 	msr	BASEPRI, r3
 8003fb6:	f3bf 8f6f 	isb	sy
 8003fba:	f3bf 8f4f 	dsb	sy
 8003fbe:	613b      	str	r3, [r7, #16]
    }
 8003fc0:	bf00      	nop
 8003fc2:	bf00      	nop
 8003fc4:	e7fd      	b.n	8003fc2 <vInitPrioGroupValue+0x46>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8003fc6:	4b2a      	ldr	r3, [pc, #168]	@ (8004070 <vInitPrioGroupValue+0xf4>)
 8003fc8:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 8003fca:	697b      	ldr	r3, [r7, #20]
 8003fcc:	781b      	ldrb	r3, [r3, #0]
 8003fce:	b2db      	uxtb	r3, r3
 8003fd0:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8003fd2:	697b      	ldr	r3, [r7, #20]
 8003fd4:	22ff      	movs	r2, #255	@ 0xff
 8003fd6:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8003fd8:	697b      	ldr	r3, [r7, #20]
 8003fda:	781b      	ldrb	r3, [r3, #0]
 8003fdc:	b2db      	uxtb	r3, r3
 8003fde:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8003fe0:	78fb      	ldrb	r3, [r7, #3]
 8003fe2:	b2db      	uxtb	r3, r3
 8003fe4:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003fe8:	b2da      	uxtb	r2, r3
 8003fea:	4b22      	ldr	r3, [pc, #136]	@ (8004074 <vInitPrioGroupValue+0xf8>)
 8003fec:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8003fee:	4b22      	ldr	r3, [pc, #136]	@ (8004078 <vInitPrioGroupValue+0xfc>)
 8003ff0:	2207      	movs	r2, #7
 8003ff2:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003ff4:	e009      	b.n	800400a <vInitPrioGroupValue+0x8e>
            {
                ulMaxPRIGROUPValue--;
 8003ff6:	4b20      	ldr	r3, [pc, #128]	@ (8004078 <vInitPrioGroupValue+0xfc>)
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	3b01      	subs	r3, #1
 8003ffc:	4a1e      	ldr	r2, [pc, #120]	@ (8004078 <vInitPrioGroupValue+0xfc>)
 8003ffe:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004000:	78fb      	ldrb	r3, [r7, #3]
 8004002:	b2db      	uxtb	r3, r3
 8004004:	005b      	lsls	r3, r3, #1
 8004006:	b2db      	uxtb	r3, r3
 8004008:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800400a:	78fb      	ldrb	r3, [r7, #3]
 800400c:	b2db      	uxtb	r3, r3
 800400e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004012:	2b80      	cmp	r3, #128	@ 0x80
 8004014:	d0ef      	beq.n	8003ff6 <vInitPrioGroupValue+0x7a>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004016:	4b18      	ldr	r3, [pc, #96]	@ (8004078 <vInitPrioGroupValue+0xfc>)
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	f1c3 0307 	rsb	r3, r3, #7
 800401e:	2b04      	cmp	r3, #4
 8004020:	d00b      	beq.n	800403a <vInitPrioGroupValue+0xbe>
        __asm volatile
 8004022:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004026:	f383 8811 	msr	BASEPRI, r3
 800402a:	f3bf 8f6f 	isb	sy
 800402e:	f3bf 8f4f 	dsb	sy
 8004032:	60bb      	str	r3, [r7, #8]
    }
 8004034:	bf00      	nop
 8004036:	bf00      	nop
 8004038:	e7fd      	b.n	8004036 <vInitPrioGroupValue+0xba>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800403a:	4b0f      	ldr	r3, [pc, #60]	@ (8004078 <vInitPrioGroupValue+0xfc>)
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	021b      	lsls	r3, r3, #8
 8004040:	4a0d      	ldr	r2, [pc, #52]	@ (8004078 <vInitPrioGroupValue+0xfc>)
 8004042:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004044:	4b0c      	ldr	r3, [pc, #48]	@ (8004078 <vInitPrioGroupValue+0xfc>)
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800404c:	4a0a      	ldr	r2, [pc, #40]	@ (8004078 <vInitPrioGroupValue+0xfc>)
 800404e:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	b2da      	uxtb	r2, r3
 8004054:	697b      	ldr	r3, [r7, #20]
 8004056:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */
}
 8004058:	bf00      	nop
 800405a:	371c      	adds	r7, #28
 800405c:	46bd      	mov	sp, r7
 800405e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004062:	4770      	bx	lr
 8004064:	e000ed00 	.word	0xe000ed00
 8004068:	410fc271 	.word	0x410fc271
 800406c:	410fc270 	.word	0x410fc270
 8004070:	e000e400 	.word	0xe000e400
 8004074:	20000250 	.word	0x20000250
 8004078:	20000254 	.word	0x20000254

0800407c <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800407c:	b480      	push	{r7}
 800407e:	b083      	sub	sp, #12
 8004080:	af00      	add	r7, sp, #0
        __asm volatile
 8004082:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004086:	f383 8811 	msr	BASEPRI, r3
 800408a:	f3bf 8f6f 	isb	sy
 800408e:	f3bf 8f4f 	dsb	sy
 8004092:	607b      	str	r3, [r7, #4]
    }
 8004094:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8004096:	4b10      	ldr	r3, [pc, #64]	@ (80040d8 <vPortEnterCritical+0x5c>)
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	3301      	adds	r3, #1
 800409c:	4a0e      	ldr	r2, [pc, #56]	@ (80040d8 <vPortEnterCritical+0x5c>)
 800409e:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 80040a0:	4b0d      	ldr	r3, [pc, #52]	@ (80040d8 <vPortEnterCritical+0x5c>)
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	2b01      	cmp	r3, #1
 80040a6:	d110      	bne.n	80040ca <vPortEnterCritical+0x4e>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80040a8:	4b0c      	ldr	r3, [pc, #48]	@ (80040dc <vPortEnterCritical+0x60>)
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	b2db      	uxtb	r3, r3
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d00b      	beq.n	80040ca <vPortEnterCritical+0x4e>
        __asm volatile
 80040b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80040b6:	f383 8811 	msr	BASEPRI, r3
 80040ba:	f3bf 8f6f 	isb	sy
 80040be:	f3bf 8f4f 	dsb	sy
 80040c2:	603b      	str	r3, [r7, #0]
    }
 80040c4:	bf00      	nop
 80040c6:	bf00      	nop
 80040c8:	e7fd      	b.n	80040c6 <vPortEnterCritical+0x4a>
    }
}
 80040ca:	bf00      	nop
 80040cc:	370c      	adds	r7, #12
 80040ce:	46bd      	mov	sp, r7
 80040d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d4:	4770      	bx	lr
 80040d6:	bf00      	nop
 80040d8:	2000000c 	.word	0x2000000c
 80040dc:	e000ed04 	.word	0xe000ed04

080040e0 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80040e0:	b480      	push	{r7}
 80040e2:	b083      	sub	sp, #12
 80040e4:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 80040e6:	4b12      	ldr	r3, [pc, #72]	@ (8004130 <vPortExitCritical+0x50>)
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d10b      	bne.n	8004106 <vPortExitCritical+0x26>
        __asm volatile
 80040ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80040f2:	f383 8811 	msr	BASEPRI, r3
 80040f6:	f3bf 8f6f 	isb	sy
 80040fa:	f3bf 8f4f 	dsb	sy
 80040fe:	607b      	str	r3, [r7, #4]
    }
 8004100:	bf00      	nop
 8004102:	bf00      	nop
 8004104:	e7fd      	b.n	8004102 <vPortExitCritical+0x22>
    uxCriticalNesting--;
 8004106:	4b0a      	ldr	r3, [pc, #40]	@ (8004130 <vPortExitCritical+0x50>)
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	3b01      	subs	r3, #1
 800410c:	4a08      	ldr	r2, [pc, #32]	@ (8004130 <vPortExitCritical+0x50>)
 800410e:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8004110:	4b07      	ldr	r3, [pc, #28]	@ (8004130 <vPortExitCritical+0x50>)
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	2b00      	cmp	r3, #0
 8004116:	d105      	bne.n	8004124 <vPortExitCritical+0x44>
 8004118:	2300      	movs	r3, #0
 800411a:	603b      	str	r3, [r7, #0]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 800411c:	683b      	ldr	r3, [r7, #0]
 800411e:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 8004122:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 8004124:	bf00      	nop
 8004126:	370c      	adds	r7, #12
 8004128:	46bd      	mov	sp, r7
 800412a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800412e:	4770      	bx	lr
 8004130:	2000000c 	.word	0x2000000c
	...

08004140 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8004140:	f3ef 8009 	mrs	r0, PSP
 8004144:	f3bf 8f6f 	isb	sy
 8004148:	4b15      	ldr	r3, [pc, #84]	@ (80041a0 <pxCurrentTCBConst>)
 800414a:	681a      	ldr	r2, [r3, #0]
 800414c:	f01e 0f10 	tst.w	lr, #16
 8004150:	bf08      	it	eq
 8004152:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004156:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800415a:	6010      	str	r0, [r2, #0]
 800415c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004160:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8004164:	f380 8811 	msr	BASEPRI, r0
 8004168:	f3bf 8f4f 	dsb	sy
 800416c:	f3bf 8f6f 	isb	sy
 8004170:	f7fe ffbc 	bl	80030ec <vTaskSwitchContext>
 8004174:	f04f 0000 	mov.w	r0, #0
 8004178:	f380 8811 	msr	BASEPRI, r0
 800417c:	bc09      	pop	{r0, r3}
 800417e:	6819      	ldr	r1, [r3, #0]
 8004180:	6808      	ldr	r0, [r1, #0]
 8004182:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004186:	f01e 0f10 	tst.w	lr, #16
 800418a:	bf08      	it	eq
 800418c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004190:	f380 8809 	msr	PSP, r0
 8004194:	f3bf 8f6f 	isb	sy
 8004198:	4770      	bx	lr
 800419a:	bf00      	nop
 800419c:	f3af 8000 	nop.w

080041a0 <pxCurrentTCBConst>:
 80041a0:	20000110 	.word	0x20000110
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 80041a4:	bf00      	nop
 80041a6:	bf00      	nop

080041a8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80041a8:	b580      	push	{r7, lr}
 80041aa:	b082      	sub	sp, #8
 80041ac:	af00      	add	r7, sp, #0
        __asm volatile
 80041ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041b2:	f383 8811 	msr	BASEPRI, r3
 80041b6:	f3bf 8f6f 	isb	sy
 80041ba:	f3bf 8f4f 	dsb	sy
 80041be:	607b      	str	r3, [r7, #4]
    }
 80041c0:	bf00      	nop
    /* The SysTick runs at the lowest interrupt priority, so when this interrupt
     * executes all interrupts must be unmasked.  There is therefore no need to
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
	traceISR_ENTER();
 80041c2:	f002 fb2f 	bl	8006824 <SEGGER_SYSVIEW_RecordEnterISR>
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 80041c6:	f7fe fe99 	bl	8002efc <xTaskIncrementTick>
 80041ca:	4603      	mov	r3, r0
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d006      	beq.n	80041de <SysTick_Handler+0x36>
        {
			traceISR_EXIT_TO_SCHEDULER();
 80041d0:	f002 fb86 	bl	80068e0 <SEGGER_SYSVIEW_RecordExitISRToScheduler>
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80041d4:	4b08      	ldr	r3, [pc, #32]	@ (80041f8 <SysTick_Handler+0x50>)
 80041d6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80041da:	601a      	str	r2, [r3, #0]
 80041dc:	e001      	b.n	80041e2 <SysTick_Handler+0x3a>
        }
		else
		{
			traceISR_EXIT();
 80041de:	f002 fb63 	bl	80068a8 <SEGGER_SYSVIEW_RecordExitISR>
 80041e2:	2300      	movs	r3, #0
 80041e4:	603b      	str	r3, [r7, #0]
        __asm volatile
 80041e6:	683b      	ldr	r3, [r7, #0]
 80041e8:	f383 8811 	msr	BASEPRI, r3
    }
 80041ec:	bf00      	nop
		}
    }
    portENABLE_INTERRUPTS();
}
 80041ee:	bf00      	nop
 80041f0:	3708      	adds	r7, #8
 80041f2:	46bd      	mov	sp, r7
 80041f4:	bd80      	pop	{r7, pc}
 80041f6:	bf00      	nop
 80041f8:	e000ed04 	.word	0xe000ed04

080041fc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 80041fc:	b480      	push	{r7}
 80041fe:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004200:	4b0b      	ldr	r3, [pc, #44]	@ (8004230 <vPortSetupTimerInterrupt+0x34>)
 8004202:	2200      	movs	r2, #0
 8004204:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004206:	4b0b      	ldr	r3, [pc, #44]	@ (8004234 <vPortSetupTimerInterrupt+0x38>)
 8004208:	2200      	movs	r2, #0
 800420a:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800420c:	4b0a      	ldr	r3, [pc, #40]	@ (8004238 <vPortSetupTimerInterrupt+0x3c>)
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	4a0a      	ldr	r2, [pc, #40]	@ (800423c <vPortSetupTimerInterrupt+0x40>)
 8004212:	fba2 2303 	umull	r2, r3, r2, r3
 8004216:	099b      	lsrs	r3, r3, #6
 8004218:	4a09      	ldr	r2, [pc, #36]	@ (8004240 <vPortSetupTimerInterrupt+0x44>)
 800421a:	3b01      	subs	r3, #1
 800421c:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800421e:	4b04      	ldr	r3, [pc, #16]	@ (8004230 <vPortSetupTimerInterrupt+0x34>)
 8004220:	2207      	movs	r2, #7
 8004222:	601a      	str	r2, [r3, #0]
}
 8004224:	bf00      	nop
 8004226:	46bd      	mov	sp, r7
 8004228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800422c:	4770      	bx	lr
 800422e:	bf00      	nop
 8004230:	e000e010 	.word	0xe000e010
 8004234:	e000e018 	.word	0xe000e018
 8004238:	20000000 	.word	0x20000000
 800423c:	10624dd3 	.word	0x10624dd3
 8004240:	e000e014 	.word	0xe000e014

08004244 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8004244:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8004254 <vPortEnableVFP+0x10>
 8004248:	6801      	ldr	r1, [r0, #0]
 800424a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800424e:	6001      	str	r1, [r0, #0]
 8004250:	4770      	bx	lr
 8004252:	0000      	.short	0x0000
 8004254:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 8004258:	bf00      	nop
 800425a:	bf00      	nop

0800425c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 800425c:	b480      	push	{r7}
 800425e:	b085      	sub	sp, #20
 8004260:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 8004262:	f3ef 8305 	mrs	r3, IPSR
 8004266:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	2b0f      	cmp	r3, #15
 800426c:	d915      	bls.n	800429a <vPortValidateInterruptPriority+0x3e>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800426e:	4a18      	ldr	r2, [pc, #96]	@ (80042d0 <vPortValidateInterruptPriority+0x74>)
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	4413      	add	r3, r2
 8004274:	781b      	ldrb	r3, [r3, #0]
 8004276:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004278:	4b16      	ldr	r3, [pc, #88]	@ (80042d4 <vPortValidateInterruptPriority+0x78>)
 800427a:	781b      	ldrb	r3, [r3, #0]
 800427c:	7afa      	ldrb	r2, [r7, #11]
 800427e:	429a      	cmp	r2, r3
 8004280:	d20b      	bcs.n	800429a <vPortValidateInterruptPriority+0x3e>
        __asm volatile
 8004282:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004286:	f383 8811 	msr	BASEPRI, r3
 800428a:	f3bf 8f6f 	isb	sy
 800428e:	f3bf 8f4f 	dsb	sy
 8004292:	607b      	str	r3, [r7, #4]
    }
 8004294:	bf00      	nop
 8004296:	bf00      	nop
 8004298:	e7fd      	b.n	8004296 <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800429a:	4b0f      	ldr	r3, [pc, #60]	@ (80042d8 <vPortValidateInterruptPriority+0x7c>)
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80042a2:	4b0e      	ldr	r3, [pc, #56]	@ (80042dc <vPortValidateInterruptPriority+0x80>)
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	429a      	cmp	r2, r3
 80042a8:	d90b      	bls.n	80042c2 <vPortValidateInterruptPriority+0x66>
        __asm volatile
 80042aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80042ae:	f383 8811 	msr	BASEPRI, r3
 80042b2:	f3bf 8f6f 	isb	sy
 80042b6:	f3bf 8f4f 	dsb	sy
 80042ba:	603b      	str	r3, [r7, #0]
    }
 80042bc:	bf00      	nop
 80042be:	bf00      	nop
 80042c0:	e7fd      	b.n	80042be <vPortValidateInterruptPriority+0x62>
    }
 80042c2:	bf00      	nop
 80042c4:	3714      	adds	r7, #20
 80042c6:	46bd      	mov	sp, r7
 80042c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042cc:	4770      	bx	lr
 80042ce:	bf00      	nop
 80042d0:	e000e3f0 	.word	0xe000e3f0
 80042d4:	20000250 	.word	0x20000250
 80042d8:	e000ed0c 	.word	0xe000ed0c
 80042dc:	20000254 	.word	0x20000254

080042e0 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xNumberOfSuccessfulFrees = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 80042e0:	b580      	push	{r7, lr}
 80042e2:	b08a      	sub	sp, #40	@ 0x28
 80042e4:	af00      	add	r7, sp, #0
 80042e6:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock;
    BlockLink_t * pxPreviousBlock;
    BlockLink_t * pxNewBlockLink;
    void * pvReturn = NULL;
 80042e8:	2300      	movs	r3, #0
 80042ea:	61fb      	str	r3, [r7, #28]
    size_t xAdditionalRequiredSize;

    vTaskSuspendAll();
 80042ec:	f7fe fce4 	bl	8002cb8 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 80042f0:	4b54      	ldr	r3, [pc, #336]	@ (8004444 <pvPortMalloc+0x164>)
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d101      	bne.n	80042fc <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 80042f8:	f000 f908 	bl	800450c <prvHeapInit>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xWantedSize > 0 )
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d012      	beq.n	8004328 <pvPortMalloc+0x48>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. Some
             * additional increment may also be needed for alignment. */
            xAdditionalRequiredSize = xHeapStructSize + portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK );
 8004302:	2208      	movs	r2, #8
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	f003 0307 	and.w	r3, r3, #7
 800430a:	1ad3      	subs	r3, r2, r3
 800430c:	3308      	adds	r3, #8
 800430e:	61bb      	str	r3, [r7, #24]

            if( heapADD_WILL_OVERFLOW( xWantedSize, xAdditionalRequiredSize ) == 0 )
 8004310:	69bb      	ldr	r3, [r7, #24]
 8004312:	43db      	mvns	r3, r3
 8004314:	687a      	ldr	r2, [r7, #4]
 8004316:	429a      	cmp	r2, r3
 8004318:	d804      	bhi.n	8004324 <pvPortMalloc+0x44>
            {
                xWantedSize += xAdditionalRequiredSize;
 800431a:	687a      	ldr	r2, [r7, #4]
 800431c:	69bb      	ldr	r3, [r7, #24]
 800431e:	4413      	add	r3, r2
 8004320:	607b      	str	r3, [r7, #4]
 8004322:	e001      	b.n	8004328 <pvPortMalloc+0x48>
            }
            else
            {
                xWantedSize = 0;
 8004324:	2300      	movs	r3, #0
 8004326:	607b      	str	r3, [r7, #4]

        /* Check the block size we are trying to allocate is not so large that the
         * top bit is set.  The top bit of the block size member of the BlockLink_t
         * structure is used to determine who owns the block - the application or
         * the kernel, so it must be free. */
        if( heapBLOCK_SIZE_IS_VALID( xWantedSize ) != 0 )
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	2b00      	cmp	r3, #0
 800432c:	db71      	blt.n	8004412 <pvPortMalloc+0x132>
        {
            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	2b00      	cmp	r3, #0
 8004332:	d06e      	beq.n	8004412 <pvPortMalloc+0x132>
 8004334:	4b44      	ldr	r3, [pc, #272]	@ (8004448 <pvPortMalloc+0x168>)
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	687a      	ldr	r2, [r7, #4]
 800433a:	429a      	cmp	r2, r3
 800433c:	d869      	bhi.n	8004412 <pvPortMalloc+0x132>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 800433e:	4b43      	ldr	r3, [pc, #268]	@ (800444c <pvPortMalloc+0x16c>)
 8004340:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 8004342:	4b42      	ldr	r3, [pc, #264]	@ (800444c <pvPortMalloc+0x16c>)
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	627b      	str	r3, [r7, #36]	@ 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004348:	e004      	b.n	8004354 <pvPortMalloc+0x74>
                {
                    pxPreviousBlock = pxBlock;
 800434a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800434c:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 800434e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	627b      	str	r3, [r7, #36]	@ 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004354:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004356:	685b      	ldr	r3, [r3, #4]
 8004358:	687a      	ldr	r2, [r7, #4]
 800435a:	429a      	cmp	r2, r3
 800435c:	d903      	bls.n	8004366 <pvPortMalloc+0x86>
 800435e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	2b00      	cmp	r3, #0
 8004364:	d1f1      	bne.n	800434a <pvPortMalloc+0x6a>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 8004366:	4b37      	ldr	r3, [pc, #220]	@ (8004444 <pvPortMalloc+0x164>)
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800436c:	429a      	cmp	r2, r3
 800436e:	d050      	beq.n	8004412 <pvPortMalloc+0x132>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004370:	6a3b      	ldr	r3, [r7, #32]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	2208      	movs	r2, #8
 8004376:	4413      	add	r3, r2
 8004378:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800437a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800437c:	681a      	ldr	r2, [r3, #0]
 800437e:	6a3b      	ldr	r3, [r7, #32]
 8004380:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004382:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004384:	685a      	ldr	r2, [r3, #4]
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	1ad2      	subs	r2, r2, r3
 800438a:	2308      	movs	r3, #8
 800438c:	005b      	lsls	r3, r3, #1
 800438e:	429a      	cmp	r2, r3
 8004390:	d920      	bls.n	80043d4 <pvPortMalloc+0xf4>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004392:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	4413      	add	r3, r2
 8004398:	617b      	str	r3, [r7, #20]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800439a:	697b      	ldr	r3, [r7, #20]
 800439c:	f003 0307 	and.w	r3, r3, #7
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d00b      	beq.n	80043bc <pvPortMalloc+0xdc>
        __asm volatile
 80043a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80043a8:	f383 8811 	msr	BASEPRI, r3
 80043ac:	f3bf 8f6f 	isb	sy
 80043b0:	f3bf 8f4f 	dsb	sy
 80043b4:	613b      	str	r3, [r7, #16]
    }
 80043b6:	bf00      	nop
 80043b8:	bf00      	nop
 80043ba:	e7fd      	b.n	80043b8 <pvPortMalloc+0xd8>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80043bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043be:	685a      	ldr	r2, [r3, #4]
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	1ad2      	subs	r2, r2, r3
 80043c4:	697b      	ldr	r3, [r7, #20]
 80043c6:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 80043c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043ca:	687a      	ldr	r2, [r7, #4]
 80043cc:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 80043ce:	6978      	ldr	r0, [r7, #20]
 80043d0:	f000 f8f8 	bl	80045c4 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 80043d4:	4b1c      	ldr	r3, [pc, #112]	@ (8004448 <pvPortMalloc+0x168>)
 80043d6:	681a      	ldr	r2, [r3, #0]
 80043d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043da:	685b      	ldr	r3, [r3, #4]
 80043dc:	1ad3      	subs	r3, r2, r3
 80043de:	4a1a      	ldr	r2, [pc, #104]	@ (8004448 <pvPortMalloc+0x168>)
 80043e0:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80043e2:	4b19      	ldr	r3, [pc, #100]	@ (8004448 <pvPortMalloc+0x168>)
 80043e4:	681a      	ldr	r2, [r3, #0]
 80043e6:	4b1a      	ldr	r3, [pc, #104]	@ (8004450 <pvPortMalloc+0x170>)
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	429a      	cmp	r2, r3
 80043ec:	d203      	bcs.n	80043f6 <pvPortMalloc+0x116>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80043ee:	4b16      	ldr	r3, [pc, #88]	@ (8004448 <pvPortMalloc+0x168>)
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	4a17      	ldr	r2, [pc, #92]	@ (8004450 <pvPortMalloc+0x170>)
 80043f4:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    heapALLOCATE_BLOCK( pxBlock );
 80043f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043f8:	685b      	ldr	r3, [r3, #4]
 80043fa:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80043fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004400:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8004402:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004404:	2200      	movs	r2, #0
 8004406:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 8004408:	4b12      	ldr	r3, [pc, #72]	@ (8004454 <pvPortMalloc+0x174>)
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	3301      	adds	r3, #1
 800440e:	4a11      	ldr	r2, [pc, #68]	@ (8004454 <pvPortMalloc+0x174>)
 8004410:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8004412:	f7fe fc5f 	bl	8002cd4 <xTaskResumeAll>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004416:	69fb      	ldr	r3, [r7, #28]
 8004418:	f003 0307 	and.w	r3, r3, #7
 800441c:	2b00      	cmp	r3, #0
 800441e:	d00b      	beq.n	8004438 <pvPortMalloc+0x158>
        __asm volatile
 8004420:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004424:	f383 8811 	msr	BASEPRI, r3
 8004428:	f3bf 8f6f 	isb	sy
 800442c:	f3bf 8f4f 	dsb	sy
 8004430:	60fb      	str	r3, [r7, #12]
    }
 8004432:	bf00      	nop
 8004434:	bf00      	nop
 8004436:	e7fd      	b.n	8004434 <pvPortMalloc+0x154>
    return pvReturn;
 8004438:	69fb      	ldr	r3, [r7, #28]
}
 800443a:	4618      	mov	r0, r3
 800443c:	3728      	adds	r7, #40	@ 0x28
 800443e:	46bd      	mov	sp, r7
 8004440:	bd80      	pop	{r7, pc}
 8004442:	bf00      	nop
 8004444:	20012e60 	.word	0x20012e60
 8004448:	20012e64 	.word	0x20012e64
 800444c:	20012e58 	.word	0x20012e58
 8004450:	20012e68 	.word	0x20012e68
 8004454:	20012e6c 	.word	0x20012e6c

08004458 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8004458:	b580      	push	{r7, lr}
 800445a:	b086      	sub	sp, #24
 800445c:	af00      	add	r7, sp, #0
 800445e:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	2b00      	cmp	r3, #0
 8004468:	d047      	beq.n	80044fa <vPortFree+0xa2>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 800446a:	2308      	movs	r3, #8
 800446c:	425b      	negs	r3, r3
 800446e:	697a      	ldr	r2, [r7, #20]
 8004470:	4413      	add	r3, r2
 8004472:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8004474:	697b      	ldr	r3, [r7, #20]
 8004476:	613b      	str	r3, [r7, #16]

        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
 8004478:	693b      	ldr	r3, [r7, #16]
 800447a:	685b      	ldr	r3, [r3, #4]
 800447c:	2b00      	cmp	r3, #0
 800447e:	db0b      	blt.n	8004498 <vPortFree+0x40>
        __asm volatile
 8004480:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004484:	f383 8811 	msr	BASEPRI, r3
 8004488:	f3bf 8f6f 	isb	sy
 800448c:	f3bf 8f4f 	dsb	sy
 8004490:	60fb      	str	r3, [r7, #12]
    }
 8004492:	bf00      	nop
 8004494:	bf00      	nop
 8004496:	e7fd      	b.n	8004494 <vPortFree+0x3c>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004498:	693b      	ldr	r3, [r7, #16]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	2b00      	cmp	r3, #0
 800449e:	d00b      	beq.n	80044b8 <vPortFree+0x60>
        __asm volatile
 80044a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044a4:	f383 8811 	msr	BASEPRI, r3
 80044a8:	f3bf 8f6f 	isb	sy
 80044ac:	f3bf 8f4f 	dsb	sy
 80044b0:	60bb      	str	r3, [r7, #8]
    }
 80044b2:	bf00      	nop
 80044b4:	bf00      	nop
 80044b6:	e7fd      	b.n	80044b4 <vPortFree+0x5c>

        if( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 )
 80044b8:	693b      	ldr	r3, [r7, #16]
 80044ba:	685b      	ldr	r3, [r3, #4]
 80044bc:	2b00      	cmp	r3, #0
 80044be:	da1c      	bge.n	80044fa <vPortFree+0xa2>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 80044c0:	693b      	ldr	r3, [r7, #16]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d118      	bne.n	80044fa <vPortFree+0xa2>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                heapFREE_BLOCK( pxLink );
 80044c8:	693b      	ldr	r3, [r7, #16]
 80044ca:	685b      	ldr	r3, [r3, #4]
 80044cc:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80044d0:	693b      	ldr	r3, [r7, #16]
 80044d2:	605a      	str	r2, [r3, #4]
                {
                    ( void ) memset( puc + xHeapStructSize, 0, pxLink->xBlockSize - xHeapStructSize );
                }
                #endif

                vTaskSuspendAll();
 80044d4:	f7fe fbf0 	bl	8002cb8 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 80044d8:	693b      	ldr	r3, [r7, #16]
 80044da:	685a      	ldr	r2, [r3, #4]
 80044dc:	4b09      	ldr	r3, [pc, #36]	@ (8004504 <vPortFree+0xac>)
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	4413      	add	r3, r2
 80044e2:	4a08      	ldr	r2, [pc, #32]	@ (8004504 <vPortFree+0xac>)
 80044e4:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80044e6:	6938      	ldr	r0, [r7, #16]
 80044e8:	f000 f86c 	bl	80045c4 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 80044ec:	4b06      	ldr	r3, [pc, #24]	@ (8004508 <vPortFree+0xb0>)
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	3301      	adds	r3, #1
 80044f2:	4a05      	ldr	r2, [pc, #20]	@ (8004508 <vPortFree+0xb0>)
 80044f4:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 80044f6:	f7fe fbed 	bl	8002cd4 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 80044fa:	bf00      	nop
 80044fc:	3718      	adds	r7, #24
 80044fe:	46bd      	mov	sp, r7
 8004500:	bd80      	pop	{r7, pc}
 8004502:	bf00      	nop
 8004504:	20012e64 	.word	0x20012e64
 8004508:	20012e70 	.word	0x20012e70

0800450c <prvHeapInit>:
    return pv;
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 800450c:	b480      	push	{r7}
 800450e:	b085      	sub	sp, #20
 8004510:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    portPOINTER_SIZE_TYPE uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004512:	f44f 3396 	mov.w	r3, #76800	@ 0x12c00
 8004516:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( portPOINTER_SIZE_TYPE ) ucHeap;
 8004518:	4b25      	ldr	r3, [pc, #148]	@ (80045b0 <prvHeapInit+0xa4>)
 800451a:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	f003 0307 	and.w	r3, r3, #7
 8004522:	2b00      	cmp	r3, #0
 8004524:	d00c      	beq.n	8004540 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	3307      	adds	r3, #7
 800452a:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	f023 0307 	bic.w	r3, r3, #7
 8004532:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( portPOINTER_SIZE_TYPE ) ucHeap;
 8004534:	68ba      	ldr	r2, [r7, #8]
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	1ad3      	subs	r3, r2, r3
 800453a:	4a1d      	ldr	r2, [pc, #116]	@ (80045b0 <prvHeapInit+0xa4>)
 800453c:	4413      	add	r3, r2
 800453e:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004544:	4a1b      	ldr	r2, [pc, #108]	@ (80045b4 <prvHeapInit+0xa8>)
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 800454a:	4b1a      	ldr	r3, [pc, #104]	@ (80045b4 <prvHeapInit+0xa8>)
 800454c:	2200      	movs	r2, #0
 800454e:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( portPOINTER_SIZE_TYPE ) pucAlignedHeap ) + xTotalHeapSize;
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	68ba      	ldr	r2, [r7, #8]
 8004554:	4413      	add	r3, r2
 8004556:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 8004558:	2208      	movs	r2, #8
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	1a9b      	subs	r3, r3, r2
 800455e:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	f023 0307 	bic.w	r3, r3, #7
 8004566:	60fb      	str	r3, [r7, #12]
    pxEnd = ( BlockLink_t * ) uxAddress;
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	4a13      	ldr	r2, [pc, #76]	@ (80045b8 <prvHeapInit+0xac>)
 800456c:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 800456e:	4b12      	ldr	r3, [pc, #72]	@ (80045b8 <prvHeapInit+0xac>)
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	2200      	movs	r2, #0
 8004574:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 8004576:	4b10      	ldr	r3, [pc, #64]	@ (80045b8 <prvHeapInit+0xac>)
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	2200      	movs	r2, #0
 800457c:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( BlockLink_t * ) pucAlignedHeap;
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = ( size_t ) ( uxAddress - ( portPOINTER_SIZE_TYPE ) pxFirstFreeBlock );
 8004582:	683b      	ldr	r3, [r7, #0]
 8004584:	68fa      	ldr	r2, [r7, #12]
 8004586:	1ad2      	subs	r2, r2, r3
 8004588:	683b      	ldr	r3, [r7, #0]
 800458a:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800458c:	4b0a      	ldr	r3, [pc, #40]	@ (80045b8 <prvHeapInit+0xac>)
 800458e:	681a      	ldr	r2, [r3, #0]
 8004590:	683b      	ldr	r3, [r7, #0]
 8004592:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004594:	683b      	ldr	r3, [r7, #0]
 8004596:	685b      	ldr	r3, [r3, #4]
 8004598:	4a08      	ldr	r2, [pc, #32]	@ (80045bc <prvHeapInit+0xb0>)
 800459a:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800459c:	683b      	ldr	r3, [r7, #0]
 800459e:	685b      	ldr	r3, [r3, #4]
 80045a0:	4a07      	ldr	r2, [pc, #28]	@ (80045c0 <prvHeapInit+0xb4>)
 80045a2:	6013      	str	r3, [r2, #0]
}
 80045a4:	bf00      	nop
 80045a6:	3714      	adds	r7, #20
 80045a8:	46bd      	mov	sp, r7
 80045aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ae:	4770      	bx	lr
 80045b0:	20000258 	.word	0x20000258
 80045b4:	20012e58 	.word	0x20012e58
 80045b8:	20012e60 	.word	0x20012e60
 80045bc:	20012e68 	.word	0x20012e68
 80045c0:	20012e64 	.word	0x20012e64

080045c4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 80045c4:	b480      	push	{r7}
 80045c6:	b085      	sub	sp, #20
 80045c8:	af00      	add	r7, sp, #0
 80045ca:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80045cc:	4b28      	ldr	r3, [pc, #160]	@ (8004670 <prvInsertBlockIntoFreeList+0xac>)
 80045ce:	60fb      	str	r3, [r7, #12]
 80045d0:	e002      	b.n	80045d8 <prvInsertBlockIntoFreeList+0x14>
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	60fb      	str	r3, [r7, #12]
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	687a      	ldr	r2, [r7, #4]
 80045de:	429a      	cmp	r2, r3
 80045e0:	d8f7      	bhi.n	80045d2 <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	685b      	ldr	r3, [r3, #4]
 80045ea:	68ba      	ldr	r2, [r7, #8]
 80045ec:	4413      	add	r3, r2
 80045ee:	687a      	ldr	r2, [r7, #4]
 80045f0:	429a      	cmp	r2, r3
 80045f2:	d108      	bne.n	8004606 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	685a      	ldr	r2, [r3, #4]
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	685b      	ldr	r3, [r3, #4]
 80045fc:	441a      	add	r2, r3
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	685b      	ldr	r3, [r3, #4]
 800460e:	68ba      	ldr	r2, [r7, #8]
 8004610:	441a      	add	r2, r3
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	429a      	cmp	r2, r3
 8004618:	d118      	bne.n	800464c <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	681a      	ldr	r2, [r3, #0]
 800461e:	4b15      	ldr	r3, [pc, #84]	@ (8004674 <prvInsertBlockIntoFreeList+0xb0>)
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	429a      	cmp	r2, r3
 8004624:	d00d      	beq.n	8004642 <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	685a      	ldr	r2, [r3, #4]
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	685b      	ldr	r3, [r3, #4]
 8004630:	441a      	add	r2, r3
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	681a      	ldr	r2, [r3, #0]
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	601a      	str	r2, [r3, #0]
 8004640:	e008      	b.n	8004654 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004642:	4b0c      	ldr	r3, [pc, #48]	@ (8004674 <prvInsertBlockIntoFreeList+0xb0>)
 8004644:	681a      	ldr	r2, [r3, #0]
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	601a      	str	r2, [r3, #0]
 800464a:	e003      	b.n	8004654 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	681a      	ldr	r2, [r3, #0]
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8004654:	68fa      	ldr	r2, [r7, #12]
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	429a      	cmp	r2, r3
 800465a:	d002      	beq.n	8004662 <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	687a      	ldr	r2, [r7, #4]
 8004660:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8004662:	bf00      	nop
 8004664:	3714      	adds	r7, #20
 8004666:	46bd      	mov	sp, r7
 8004668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800466c:	4770      	bx	lr
 800466e:	bf00      	nop
 8004670:	20012e58 	.word	0x20012e58
 8004674:	20012e60 	.word	0x20012e60

08004678 <_cbSendTaskList>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, it uses SYSVIEW
*    functions to send the entire task list to the host.
*/
static void _cbSendTaskList(void) {
 8004678:	b5f0      	push	{r4, r5, r6, r7, lr}
 800467a:	b085      	sub	sp, #20
 800467c:	af02      	add	r7, sp, #8
  unsigned n;

  for (n = 0; n < _NumTasks; n++) {
 800467e:	2300      	movs	r3, #0
 8004680:	607b      	str	r3, [r7, #4]
 8004682:	e033      	b.n	80046ec <_cbSendTaskList+0x74>
#if INCLUDE_uxTaskGetStackHighWaterMark // Report Task Stack High Watermark
    _aTasks[n].uStackHighWaterMark = uxTaskGetStackHighWaterMark((TaskHandle_t)_aTasks[n].xHandle);
#endif
    SYSVIEW_SendTaskInfo((U32)_aTasks[n].xHandle, _aTasks[n].pcTaskName, (unsigned)_aTasks[n].uxCurrentPriority, (U32)_aTasks[n].pxStack, (unsigned)_aTasks[n].uStackHighWaterMark);
 8004684:	491e      	ldr	r1, [pc, #120]	@ (8004700 <_cbSendTaskList+0x88>)
 8004686:	687a      	ldr	r2, [r7, #4]
 8004688:	4613      	mov	r3, r2
 800468a:	009b      	lsls	r3, r3, #2
 800468c:	4413      	add	r3, r2
 800468e:	009b      	lsls	r3, r3, #2
 8004690:	440b      	add	r3, r1
 8004692:	6818      	ldr	r0, [r3, #0]
 8004694:	491a      	ldr	r1, [pc, #104]	@ (8004700 <_cbSendTaskList+0x88>)
 8004696:	687a      	ldr	r2, [r7, #4]
 8004698:	4613      	mov	r3, r2
 800469a:	009b      	lsls	r3, r3, #2
 800469c:	4413      	add	r3, r2
 800469e:	009b      	lsls	r3, r3, #2
 80046a0:	440b      	add	r3, r1
 80046a2:	3304      	adds	r3, #4
 80046a4:	6819      	ldr	r1, [r3, #0]
 80046a6:	4c16      	ldr	r4, [pc, #88]	@ (8004700 <_cbSendTaskList+0x88>)
 80046a8:	687a      	ldr	r2, [r7, #4]
 80046aa:	4613      	mov	r3, r2
 80046ac:	009b      	lsls	r3, r3, #2
 80046ae:	4413      	add	r3, r2
 80046b0:	009b      	lsls	r3, r3, #2
 80046b2:	4423      	add	r3, r4
 80046b4:	3308      	adds	r3, #8
 80046b6:	681c      	ldr	r4, [r3, #0]
 80046b8:	4d11      	ldr	r5, [pc, #68]	@ (8004700 <_cbSendTaskList+0x88>)
 80046ba:	687a      	ldr	r2, [r7, #4]
 80046bc:	4613      	mov	r3, r2
 80046be:	009b      	lsls	r3, r3, #2
 80046c0:	4413      	add	r3, r2
 80046c2:	009b      	lsls	r3, r3, #2
 80046c4:	442b      	add	r3, r5
 80046c6:	330c      	adds	r3, #12
 80046c8:	681d      	ldr	r5, [r3, #0]
 80046ca:	4e0d      	ldr	r6, [pc, #52]	@ (8004700 <_cbSendTaskList+0x88>)
 80046cc:	687a      	ldr	r2, [r7, #4]
 80046ce:	4613      	mov	r3, r2
 80046d0:	009b      	lsls	r3, r3, #2
 80046d2:	4413      	add	r3, r2
 80046d4:	009b      	lsls	r3, r3, #2
 80046d6:	4433      	add	r3, r6
 80046d8:	3310      	adds	r3, #16
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	9300      	str	r3, [sp, #0]
 80046de:	462b      	mov	r3, r5
 80046e0:	4622      	mov	r2, r4
 80046e2:	f000 f8bd 	bl	8004860 <SYSVIEW_SendTaskInfo>
  for (n = 0; n < _NumTasks; n++) {
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	3301      	adds	r3, #1
 80046ea:	607b      	str	r3, [r7, #4]
 80046ec:	4b05      	ldr	r3, [pc, #20]	@ (8004704 <_cbSendTaskList+0x8c>)
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	687a      	ldr	r2, [r7, #4]
 80046f2:	429a      	cmp	r2, r3
 80046f4:	d3c6      	bcc.n	8004684 <_cbSendTaskList+0xc>
  }
}
 80046f6:	bf00      	nop
 80046f8:	bf00      	nop
 80046fa:	370c      	adds	r7, #12
 80046fc:	46bd      	mov	sp, r7
 80046fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004700:	20012e74 	.word	0x20012e74
 8004704:	20012f14 	.word	0x20012f14

08004708 <_cbGetTime>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, returns the
*    current system time in micro seconds.
*/
static U64 _cbGetTime(void) {
 8004708:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800470c:	b082      	sub	sp, #8
 800470e:	af00      	add	r7, sp, #0
  U64 Time;

  Time = xTaskGetTickCountFromISR();
 8004710:	f7fe fbe2 	bl	8002ed8 <xTaskGetTickCountFromISR>
 8004714:	4603      	mov	r3, r0
 8004716:	2200      	movs	r2, #0
 8004718:	469a      	mov	sl, r3
 800471a:	4693      	mov	fp, r2
 800471c:	e9c7 ab00 	strd	sl, fp, [r7]
  Time *= portTICK_PERIOD_MS;
  Time *= 1000;
 8004720:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004724:	4602      	mov	r2, r0
 8004726:	460b      	mov	r3, r1
 8004728:	f04f 0a00 	mov.w	sl, #0
 800472c:	f04f 0b00 	mov.w	fp, #0
 8004730:	ea4f 1b43 	mov.w	fp, r3, lsl #5
 8004734:	ea4b 6bd2 	orr.w	fp, fp, r2, lsr #27
 8004738:	ea4f 1a42 	mov.w	sl, r2, lsl #5
 800473c:	4652      	mov	r2, sl
 800473e:	465b      	mov	r3, fp
 8004740:	1a14      	subs	r4, r2, r0
 8004742:	eb63 0501 	sbc.w	r5, r3, r1
 8004746:	f04f 0200 	mov.w	r2, #0
 800474a:	f04f 0300 	mov.w	r3, #0
 800474e:	00ab      	lsls	r3, r5, #2
 8004750:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 8004754:	00a2      	lsls	r2, r4, #2
 8004756:	4614      	mov	r4, r2
 8004758:	461d      	mov	r5, r3
 800475a:	eb14 0800 	adds.w	r8, r4, r0
 800475e:	eb45 0901 	adc.w	r9, r5, r1
 8004762:	f04f 0200 	mov.w	r2, #0
 8004766:	f04f 0300 	mov.w	r3, #0
 800476a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800476e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004772:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004776:	4690      	mov	r8, r2
 8004778:	4699      	mov	r9, r3
 800477a:	e9c7 8900 	strd	r8, r9, [r7]
  return Time;
 800477e:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 8004782:	4610      	mov	r0, r2
 8004784:	4619      	mov	r1, r3
 8004786:	3708      	adds	r7, #8
 8004788:	46bd      	mov	sp, r7
 800478a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

08004790 <SYSVIEW_AddTask>:
*       SYSVIEW_AddTask()
*
*  Function description
*    Add a task to the internal list and record its information.
*/
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 8004790:	b580      	push	{r7, lr}
 8004792:	b086      	sub	sp, #24
 8004794:	af02      	add	r7, sp, #8
 8004796:	60f8      	str	r0, [r7, #12]
 8004798:	60b9      	str	r1, [r7, #8]
 800479a:	607a      	str	r2, [r7, #4]
 800479c:	603b      	str	r3, [r7, #0]
  
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 800479e:	2205      	movs	r2, #5
 80047a0:	492b      	ldr	r1, [pc, #172]	@ (8004850 <SYSVIEW_AddTask+0xc0>)
 80047a2:	68b8      	ldr	r0, [r7, #8]
 80047a4:	f002 fb7e 	bl	8006ea4 <memcmp>
 80047a8:	4603      	mov	r3, r0
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d04b      	beq.n	8004846 <SYSVIEW_AddTask+0xb6>
    return;
  }
  
  if (_NumTasks >= SYSVIEW_FREERTOS_MAX_NOF_TASKS) {
 80047ae:	4b29      	ldr	r3, [pc, #164]	@ (8004854 <SYSVIEW_AddTask+0xc4>)
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	2b07      	cmp	r3, #7
 80047b4:	d903      	bls.n	80047be <SYSVIEW_AddTask+0x2e>
    SEGGER_SYSVIEW_Warn("SYSTEMVIEW: Could not record task information. Maximum number of tasks reached.");
 80047b6:	4828      	ldr	r0, [pc, #160]	@ (8004858 <SYSVIEW_AddTask+0xc8>)
 80047b8:	f002 fa90 	bl	8006cdc <SEGGER_SYSVIEW_Warn>
    return;
 80047bc:	e044      	b.n	8004848 <SYSVIEW_AddTask+0xb8>
  }

  _aTasks[_NumTasks].xHandle = xHandle;
 80047be:	4b25      	ldr	r3, [pc, #148]	@ (8004854 <SYSVIEW_AddTask+0xc4>)
 80047c0:	681a      	ldr	r2, [r3, #0]
 80047c2:	4926      	ldr	r1, [pc, #152]	@ (800485c <SYSVIEW_AddTask+0xcc>)
 80047c4:	4613      	mov	r3, r2
 80047c6:	009b      	lsls	r3, r3, #2
 80047c8:	4413      	add	r3, r2
 80047ca:	009b      	lsls	r3, r3, #2
 80047cc:	440b      	add	r3, r1
 80047ce:	68fa      	ldr	r2, [r7, #12]
 80047d0:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pcTaskName = pcTaskName;
 80047d2:	4b20      	ldr	r3, [pc, #128]	@ (8004854 <SYSVIEW_AddTask+0xc4>)
 80047d4:	681a      	ldr	r2, [r3, #0]
 80047d6:	4921      	ldr	r1, [pc, #132]	@ (800485c <SYSVIEW_AddTask+0xcc>)
 80047d8:	4613      	mov	r3, r2
 80047da:	009b      	lsls	r3, r3, #2
 80047dc:	4413      	add	r3, r2
 80047de:	009b      	lsls	r3, r3, #2
 80047e0:	440b      	add	r3, r1
 80047e2:	3304      	adds	r3, #4
 80047e4:	68ba      	ldr	r2, [r7, #8]
 80047e6:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uxCurrentPriority = uxCurrentPriority;
 80047e8:	4b1a      	ldr	r3, [pc, #104]	@ (8004854 <SYSVIEW_AddTask+0xc4>)
 80047ea:	681a      	ldr	r2, [r3, #0]
 80047ec:	491b      	ldr	r1, [pc, #108]	@ (800485c <SYSVIEW_AddTask+0xcc>)
 80047ee:	4613      	mov	r3, r2
 80047f0:	009b      	lsls	r3, r3, #2
 80047f2:	4413      	add	r3, r2
 80047f4:	009b      	lsls	r3, r3, #2
 80047f6:	440b      	add	r3, r1
 80047f8:	3308      	adds	r3, #8
 80047fa:	687a      	ldr	r2, [r7, #4]
 80047fc:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pxStack = pxStack;
 80047fe:	4b15      	ldr	r3, [pc, #84]	@ (8004854 <SYSVIEW_AddTask+0xc4>)
 8004800:	681a      	ldr	r2, [r3, #0]
 8004802:	4916      	ldr	r1, [pc, #88]	@ (800485c <SYSVIEW_AddTask+0xcc>)
 8004804:	4613      	mov	r3, r2
 8004806:	009b      	lsls	r3, r3, #2
 8004808:	4413      	add	r3, r2
 800480a:	009b      	lsls	r3, r3, #2
 800480c:	440b      	add	r3, r1
 800480e:	330c      	adds	r3, #12
 8004810:	683a      	ldr	r2, [r7, #0]
 8004812:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uStackHighWaterMark = uStackHighWaterMark;
 8004814:	4b0f      	ldr	r3, [pc, #60]	@ (8004854 <SYSVIEW_AddTask+0xc4>)
 8004816:	681a      	ldr	r2, [r3, #0]
 8004818:	4910      	ldr	r1, [pc, #64]	@ (800485c <SYSVIEW_AddTask+0xcc>)
 800481a:	4613      	mov	r3, r2
 800481c:	009b      	lsls	r3, r3, #2
 800481e:	4413      	add	r3, r2
 8004820:	009b      	lsls	r3, r3, #2
 8004822:	440b      	add	r3, r1
 8004824:	3310      	adds	r3, #16
 8004826:	69ba      	ldr	r2, [r7, #24]
 8004828:	601a      	str	r2, [r3, #0]

  _NumTasks++;
 800482a:	4b0a      	ldr	r3, [pc, #40]	@ (8004854 <SYSVIEW_AddTask+0xc4>)
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	3301      	adds	r3, #1
 8004830:	4a08      	ldr	r2, [pc, #32]	@ (8004854 <SYSVIEW_AddTask+0xc4>)
 8004832:	6013      	str	r3, [r2, #0]

  SYSVIEW_SendTaskInfo(xHandle, pcTaskName,uxCurrentPriority, pxStack, uStackHighWaterMark);
 8004834:	69bb      	ldr	r3, [r7, #24]
 8004836:	9300      	str	r3, [sp, #0]
 8004838:	683b      	ldr	r3, [r7, #0]
 800483a:	687a      	ldr	r2, [r7, #4]
 800483c:	68b9      	ldr	r1, [r7, #8]
 800483e:	68f8      	ldr	r0, [r7, #12]
 8004840:	f000 f80e 	bl	8004860 <SYSVIEW_SendTaskInfo>
 8004844:	e000      	b.n	8004848 <SYSVIEW_AddTask+0xb8>
    return;
 8004846:	bf00      	nop

}
 8004848:	3710      	adds	r7, #16
 800484a:	46bd      	mov	sp, r7
 800484c:	bd80      	pop	{r7, pc}
 800484e:	bf00      	nop
 8004850:	0800783c 	.word	0x0800783c
 8004854:	20012f14 	.word	0x20012f14
 8004858:	08007844 	.word	0x08007844
 800485c:	20012e74 	.word	0x20012e74

08004860 <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 8004860:	b580      	push	{r7, lr}
 8004862:	b08a      	sub	sp, #40	@ 0x28
 8004864:	af00      	add	r7, sp, #0
 8004866:	60f8      	str	r0, [r7, #12]
 8004868:	60b9      	str	r1, [r7, #8]
 800486a:	607a      	str	r2, [r7, #4]
 800486c:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 800486e:	f107 0314 	add.w	r3, r7, #20
 8004872:	2214      	movs	r2, #20
 8004874:	2100      	movs	r1, #0
 8004876:	4618      	mov	r0, r3
 8004878:	f002 fb24 	bl	8006ec4 <memset>
  TaskInfo.TaskID     = TaskID;
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	617b      	str	r3, [r7, #20]
  TaskInfo.sName      = sName;
 8004880:	68bb      	ldr	r3, [r7, #8]
 8004882:	61bb      	str	r3, [r7, #24]
  TaskInfo.Prio       = Prio;
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackBase  = StackBase;
 8004888:	683b      	ldr	r3, [r7, #0]
 800488a:	623b      	str	r3, [r7, #32]
  TaskInfo.StackSize  = StackSize;
 800488c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800488e:	627b      	str	r3, [r7, #36]	@ 0x24
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 8004890:	f107 0314 	add.w	r3, r7, #20
 8004894:	4618      	mov	r0, r3
 8004896:	f001 fe77 	bl	8006588 <SEGGER_SYSVIEW_SendTaskInfo>
}
 800489a:	bf00      	nop
 800489c:	3728      	adds	r7, #40	@ 0x28
 800489e:	46bd      	mov	sp, r7
 80048a0:	bd80      	pop	{r7, pc}
	...

080048a4 <__NVIC_EnableIRQ>:
{
 80048a4:	b480      	push	{r7}
 80048a6:	b083      	sub	sp, #12
 80048a8:	af00      	add	r7, sp, #0
 80048aa:	4603      	mov	r3, r0
 80048ac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80048ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	db0b      	blt.n	80048ce <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80048b6:	79fb      	ldrb	r3, [r7, #7]
 80048b8:	f003 021f 	and.w	r2, r3, #31
 80048bc:	4907      	ldr	r1, [pc, #28]	@ (80048dc <__NVIC_EnableIRQ+0x38>)
 80048be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80048c2:	095b      	lsrs	r3, r3, #5
 80048c4:	2001      	movs	r0, #1
 80048c6:	fa00 f202 	lsl.w	r2, r0, r2
 80048ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80048ce:	bf00      	nop
 80048d0:	370c      	adds	r7, #12
 80048d2:	46bd      	mov	sp, r7
 80048d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d8:	4770      	bx	lr
 80048da:	bf00      	nop
 80048dc:	e000e100 	.word	0xe000e100

080048e0 <__NVIC_SetPriority>:
{
 80048e0:	b480      	push	{r7}
 80048e2:	b083      	sub	sp, #12
 80048e4:	af00      	add	r7, sp, #0
 80048e6:	4603      	mov	r3, r0
 80048e8:	6039      	str	r1, [r7, #0]
 80048ea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80048ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	db0a      	blt.n	800490a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80048f4:	683b      	ldr	r3, [r7, #0]
 80048f6:	b2da      	uxtb	r2, r3
 80048f8:	490c      	ldr	r1, [pc, #48]	@ (800492c <__NVIC_SetPriority+0x4c>)
 80048fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80048fe:	0112      	lsls	r2, r2, #4
 8004900:	b2d2      	uxtb	r2, r2
 8004902:	440b      	add	r3, r1
 8004904:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8004908:	e00a      	b.n	8004920 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800490a:	683b      	ldr	r3, [r7, #0]
 800490c:	b2da      	uxtb	r2, r3
 800490e:	4908      	ldr	r1, [pc, #32]	@ (8004930 <__NVIC_SetPriority+0x50>)
 8004910:	79fb      	ldrb	r3, [r7, #7]
 8004912:	f003 030f 	and.w	r3, r3, #15
 8004916:	3b04      	subs	r3, #4
 8004918:	0112      	lsls	r2, r2, #4
 800491a:	b2d2      	uxtb	r2, r2
 800491c:	440b      	add	r3, r1
 800491e:	761a      	strb	r2, [r3, #24]
}
 8004920:	bf00      	nop
 8004922:	370c      	adds	r7, #12
 8004924:	46bd      	mov	sp, r7
 8004926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800492a:	4770      	bx	lr
 800492c:	e000e100 	.word	0xe000e100
 8004930:	e000ed00 	.word	0xe000ed00

08004934 <_StartSysView>:
  U8         NumBytesHelloRcvd;
  U8         NumBytesHelloSent;
  int        ChannelID;
} _SVInfo = {0,0,1};

static void _StartSysView(void) {
 8004934:	b580      	push	{r7, lr}
 8004936:	b082      	sub	sp, #8
 8004938:	af00      	add	r7, sp, #0
  int r;

  r = SEGGER_SYSVIEW_IsStarted();
 800493a:	f002 fa2b 	bl	8006d94 <SEGGER_SYSVIEW_IsStarted>
 800493e:	6078      	str	r0, [r7, #4]
  if (r == 0) {
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	2b00      	cmp	r3, #0
 8004944:	d101      	bne.n	800494a <_StartSysView+0x16>
    SEGGER_SYSVIEW_Start();
 8004946:	f001 fca3 	bl	8006290 <SEGGER_SYSVIEW_Start>
  }
}
 800494a:	bf00      	nop
 800494c:	3708      	adds	r7, #8
 800494e:	46bd      	mov	sp, r7
 8004950:	bd80      	pop	{r7, pc}
	...

08004954 <_cbOnUARTRx>:

static void _cbOnUARTRx(U8 Data) {
 8004954:	b580      	push	{r7, lr}
 8004956:	b082      	sub	sp, #8
 8004958:	af00      	add	r7, sp, #0
 800495a:	4603      	mov	r3, r0
 800495c:	71fb      	strb	r3, [r7, #7]
  if (_SVInfo.NumBytesHelloRcvd < _SERVER_HELLO_SIZE) {  // Not all bytes of <Hello> message received by SysView yet?
 800495e:	4b0c      	ldr	r3, [pc, #48]	@ (8004990 <_cbOnUARTRx+0x3c>)
 8004960:	781b      	ldrb	r3, [r3, #0]
 8004962:	2b03      	cmp	r3, #3
 8004964:	d806      	bhi.n	8004974 <_cbOnUARTRx+0x20>
    _SVInfo.NumBytesHelloRcvd++;
 8004966:	4b0a      	ldr	r3, [pc, #40]	@ (8004990 <_cbOnUARTRx+0x3c>)
 8004968:	781b      	ldrb	r3, [r3, #0]
 800496a:	3301      	adds	r3, #1
 800496c:	b2da      	uxtb	r2, r3
 800496e:	4b08      	ldr	r3, [pc, #32]	@ (8004990 <_cbOnUARTRx+0x3c>)
 8004970:	701a      	strb	r2, [r3, #0]
    goto Done;
 8004972:	e009      	b.n	8004988 <_cbOnUARTRx+0x34>
  }
  _StartSysView();
 8004974:	f7ff ffde 	bl	8004934 <_StartSysView>
  SEGGER_RTT_WriteDownBuffer(_SVInfo.ChannelID, &Data, 1);  // Write data into corresponding RTT buffer for application to read and handle accordingly
 8004978:	4b05      	ldr	r3, [pc, #20]	@ (8004990 <_cbOnUARTRx+0x3c>)
 800497a:	685b      	ldr	r3, [r3, #4]
 800497c:	4618      	mov	r0, r3
 800497e:	1dfb      	adds	r3, r7, #7
 8004980:	2201      	movs	r2, #1
 8004982:	4619      	mov	r1, r3
 8004984:	f000 fb9a 	bl	80050bc <SEGGER_RTT_WriteDownBuffer>
Done:
  return;
 8004988:	bf00      	nop
}
 800498a:	3708      	adds	r7, #8
 800498c:	46bd      	mov	sp, r7
 800498e:	bd80      	pop	{r7, pc}
 8004990:	20000010 	.word	0x20000010

08004994 <_cbOnUARTTx>:

static int _cbOnUARTTx(U8* pChar) {
 8004994:	b580      	push	{r7, lr}
 8004996:	b084      	sub	sp, #16
 8004998:	af00      	add	r7, sp, #0
 800499a:	6078      	str	r0, [r7, #4]
  int r;

  if (_SVInfo.NumBytesHelloSent < _TARGET_HELLO_SIZE) {  // Not all bytes of <Hello> message sent to SysView yet?
 800499c:	4b14      	ldr	r3, [pc, #80]	@ (80049f0 <_cbOnUARTTx+0x5c>)
 800499e:	785b      	ldrb	r3, [r3, #1]
 80049a0:	2b03      	cmp	r3, #3
 80049a2:	d80f      	bhi.n	80049c4 <_cbOnUARTTx+0x30>
    *pChar = _abHelloMsg[_SVInfo.NumBytesHelloSent];
 80049a4:	4b12      	ldr	r3, [pc, #72]	@ (80049f0 <_cbOnUARTTx+0x5c>)
 80049a6:	785b      	ldrb	r3, [r3, #1]
 80049a8:	461a      	mov	r2, r3
 80049aa:	4b12      	ldr	r3, [pc, #72]	@ (80049f4 <_cbOnUARTTx+0x60>)
 80049ac:	5c9a      	ldrb	r2, [r3, r2]
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	701a      	strb	r2, [r3, #0]
    _SVInfo.NumBytesHelloSent++;
 80049b2:	4b0f      	ldr	r3, [pc, #60]	@ (80049f0 <_cbOnUARTTx+0x5c>)
 80049b4:	785b      	ldrb	r3, [r3, #1]
 80049b6:	3301      	adds	r3, #1
 80049b8:	b2da      	uxtb	r2, r3
 80049ba:	4b0d      	ldr	r3, [pc, #52]	@ (80049f0 <_cbOnUARTTx+0x5c>)
 80049bc:	705a      	strb	r2, [r3, #1]
    r = 1;
 80049be:	2301      	movs	r3, #1
 80049c0:	60fb      	str	r3, [r7, #12]
    goto Done;
 80049c2:	e00f      	b.n	80049e4 <_cbOnUARTTx+0x50>
  }
  r = SEGGER_RTT_ReadUpBufferNoLock(_SVInfo.ChannelID, pChar, 1);
 80049c4:	4b0a      	ldr	r3, [pc, #40]	@ (80049f0 <_cbOnUARTTx+0x5c>)
 80049c6:	685b      	ldr	r3, [r3, #4]
 80049c8:	2201      	movs	r2, #1
 80049ca:	6879      	ldr	r1, [r7, #4]
 80049cc:	4618      	mov	r0, r3
 80049ce:	f000 fa19 	bl	8004e04 <SEGGER_RTT_ReadUpBufferNoLock>
 80049d2:	4603      	mov	r3, r0
 80049d4:	60fb      	str	r3, [r7, #12]
  if (r < 0) {  // Failed to read from up buffer?
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	2b00      	cmp	r3, #0
 80049da:	da02      	bge.n	80049e2 <_cbOnUARTTx+0x4e>
    r = 0;
 80049dc:	2300      	movs	r3, #0
 80049de:	60fb      	str	r3, [r7, #12]
 80049e0:	e000      	b.n	80049e4 <_cbOnUARTTx+0x50>
  }
Done:
 80049e2:	bf00      	nop
  return r;
 80049e4:	68fb      	ldr	r3, [r7, #12]
}
 80049e6:	4618      	mov	r0, r3
 80049e8:	3710      	adds	r7, #16
 80049ea:	46bd      	mov	sp, r7
 80049ec:	bd80      	pop	{r7, pc}
 80049ee:	bf00      	nop
 80049f0:	20000010 	.word	0x20000010
 80049f4:	0800792c 	.word	0x0800792c

080049f8 <SEGGER_UART_init>:

void SEGGER_UART_init(U32 baud)
{
 80049f8:	b580      	push	{r7, lr}
 80049fa:	b082      	sub	sp, #8
 80049fc:	af00      	add	r7, sp, #0
 80049fe:	6078      	str	r0, [r7, #4]
	HIF_UART_Init(baud, _cbOnUARTTx, _cbOnUARTRx);
 8004a00:	4a04      	ldr	r2, [pc, #16]	@ (8004a14 <SEGGER_UART_init+0x1c>)
 8004a02:	4905      	ldr	r1, [pc, #20]	@ (8004a18 <SEGGER_UART_init+0x20>)
 8004a04:	6878      	ldr	r0, [r7, #4]
 8004a06:	f000 f863 	bl	8004ad0 <HIF_UART_Init>
}
 8004a0a:	bf00      	nop
 8004a0c:	3708      	adds	r7, #8
 8004a0e:	46bd      	mov	sp, r7
 8004a10:	bd80      	pop	{r7, pc}
 8004a12:	bf00      	nop
 8004a14:	08004955 	.word	0x08004955
 8004a18:	08004995 	.word	0x08004995

08004a1c <USART2_IRQHandler>:
*  Notes
*    (1) This is a high-prio interrupt so it may NOT use embOS functions
*        However, this also means that embOS will never disable this interrupt
*/
void USART2_IRQHandler(void);
void USART2_IRQHandler(void) {
 8004a1c:	b580      	push	{r7, lr}
 8004a1e:	b084      	sub	sp, #16
 8004a20:	af00      	add	r7, sp, #0
  int UsartStatus;
  uint8_t v;
  int r;

  UsartStatus = USART_SR;                              // Examine status register
 8004a22:	4b1e      	ldr	r3, [pc, #120]	@ (8004a9c <USART2_IRQHandler+0x80>)
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	60fb      	str	r3, [r7, #12]
  if (UsartStatus & (1 << USART_RXNE)) {               // Data received?
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	f003 0320 	and.w	r3, r3, #32
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d011      	beq.n	8004a56 <USART2_IRQHandler+0x3a>
    v = USART_DR;                                      // Read data
 8004a32:	4b1b      	ldr	r3, [pc, #108]	@ (8004aa0 <USART2_IRQHandler+0x84>)
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	b2db      	uxtb	r3, r3
 8004a38:	71fb      	strb	r3, [r7, #7]
    if ((UsartStatus & USART_RX_ERROR_FLAGS) == 0) {   // Only process data if no error occurred
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	f003 030b 	and.w	r3, r3, #11
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d108      	bne.n	8004a56 <USART2_IRQHandler+0x3a>
      (void)v;                                         // Avoid warning in BTL
      if (_cbOnRx) {
 8004a44:	4b17      	ldr	r3, [pc, #92]	@ (8004aa4 <USART2_IRQHandler+0x88>)
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d004      	beq.n	8004a56 <USART2_IRQHandler+0x3a>
        _cbOnRx(v);
 8004a4c:	4b15      	ldr	r3, [pc, #84]	@ (8004aa4 <USART2_IRQHandler+0x88>)
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	79fa      	ldrb	r2, [r7, #7]
 8004a52:	4610      	mov	r0, r2
 8004a54:	4798      	blx	r3
      }
    }
  }
  if (UsartStatus & (1 << USART_TXE)) {                // Tx (data register) empty? => Send next character Note: Shift register may still hold a character that has not been sent yet.
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d01a      	beq.n	8004a96 <USART2_IRQHandler+0x7a>
    //
    // Under special circumstances, (old) BTL of Flasher does not wait until a complete string has been sent via UART,
    // so there might be an TxE interrupt pending *before* the FW had a chance to set the callbacks accordingly which would result in a NULL-pointer call...
    // Therefore, we need to check if the function pointer is valid.
    //
    if (_cbOnTx == NULL) {  // No callback set? => Nothing to do...
 8004a60:	4b11      	ldr	r3, [pc, #68]	@ (8004aa8 <USART2_IRQHandler+0x8c>)
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d015      	beq.n	8004a94 <USART2_IRQHandler+0x78>
      return;
    }
    r = _cbOnTx(&v);
 8004a68:	4b0f      	ldr	r3, [pc, #60]	@ (8004aa8 <USART2_IRQHandler+0x8c>)
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	1dfa      	adds	r2, r7, #7
 8004a6e:	4610      	mov	r0, r2
 8004a70:	4798      	blx	r3
 8004a72:	60b8      	str	r0, [r7, #8]
    if (r == 0) {                          // No more characters to send ?
 8004a74:	68bb      	ldr	r3, [r7, #8]
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d106      	bne.n	8004a88 <USART2_IRQHandler+0x6c>
      USART_CR1 &= ~(1UL << USART_TXEIE);  // Disable further tx interrupts
 8004a7a:	4b0c      	ldr	r3, [pc, #48]	@ (8004aac <USART2_IRQHandler+0x90>)
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	4a0b      	ldr	r2, [pc, #44]	@ (8004aac <USART2_IRQHandler+0x90>)
 8004a80:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004a84:	6013      	str	r3, [r2, #0]
 8004a86:	e006      	b.n	8004a96 <USART2_IRQHandler+0x7a>
    } else {
      USART_SR;      // Makes sure that "transmission complete" flag in USART_SR is reset to 0 as soon as we write USART_DR. If USART_SR is not read before, writing USART_DR does not clear "transmission complete". See STM32F4 USART documentation for more detailed description.
 8004a88:	4b04      	ldr	r3, [pc, #16]	@ (8004a9c <USART2_IRQHandler+0x80>)
 8004a8a:	681b      	ldr	r3, [r3, #0]
      USART_DR = v;  // Start transmission by writing to data register
 8004a8c:	79fa      	ldrb	r2, [r7, #7]
 8004a8e:	4b04      	ldr	r3, [pc, #16]	@ (8004aa0 <USART2_IRQHandler+0x84>)
 8004a90:	601a      	str	r2, [r3, #0]
 8004a92:	e000      	b.n	8004a96 <USART2_IRQHandler+0x7a>
      return;
 8004a94:	bf00      	nop
    }
  }
}
 8004a96:	3710      	adds	r7, #16
 8004a98:	46bd      	mov	sp, r7
 8004a9a:	bd80      	pop	{r7, pc}
 8004a9c:	40004400 	.word	0x40004400
 8004aa0:	40004404 	.word	0x40004404
 8004aa4:	20012f18 	.word	0x20012f18
 8004aa8:	20012f1c 	.word	0x20012f1c
 8004aac:	4000440c 	.word	0x4000440c

08004ab0 <HIF_UART_EnableTXEInterrupt>:

/*********************************************************************
*
*       HIF_UART_EnableTXEInterrupt()
*/
void HIF_UART_EnableTXEInterrupt(void) {
 8004ab0:	b480      	push	{r7}
 8004ab2:	af00      	add	r7, sp, #0
  USART_CR1 |= (1 << USART_TXEIE);  // enable Tx empty interrupt => Triggered as soon as data register content has been copied to shift register
 8004ab4:	4b05      	ldr	r3, [pc, #20]	@ (8004acc <HIF_UART_EnableTXEInterrupt+0x1c>)
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	4a04      	ldr	r2, [pc, #16]	@ (8004acc <HIF_UART_EnableTXEInterrupt+0x1c>)
 8004aba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004abe:	6013      	str	r3, [r2, #0]
}
 8004ac0:	bf00      	nop
 8004ac2:	46bd      	mov	sp, r7
 8004ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac8:	4770      	bx	lr
 8004aca:	bf00      	nop
 8004acc:	4000440c 	.word	0x4000440c

08004ad0 <HIF_UART_Init>:

/*********************************************************************
*
*       HIF_UART_Init()
*/
void HIF_UART_Init(uint32_t Baudrate, UART_ON_TX_FUNC_P cbOnTx, UART_ON_RX_FUNC_P cbOnRx) {
 8004ad0:	b580      	push	{r7, lr}
 8004ad2:	b086      	sub	sp, #24
 8004ad4:	af00      	add	r7, sp, #0
 8004ad6:	60f8      	str	r0, [r7, #12]
 8004ad8:	60b9      	str	r1, [r7, #8]
 8004ada:	607a      	str	r2, [r7, #4]
  uint32_t v;
  uint32_t Div;
  //
  // Configure USART RX/TX pins for alternate function AF7
  //
  RCC_APB1ENR |= (1 <<  17);        // Enable USART2 clock
 8004adc:	4b2e      	ldr	r3, [pc, #184]	@ (8004b98 <HIF_UART_Init+0xc8>)
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	4a2d      	ldr	r2, [pc, #180]	@ (8004b98 <HIF_UART_Init+0xc8>)
 8004ae2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004ae6:	6013      	str	r3, [r2, #0]
  RCC_AHB1ENR |= (1 <<  0);        // Enable IO port A clock
 8004ae8:	4b2c      	ldr	r3, [pc, #176]	@ (8004b9c <HIF_UART_Init+0xcc>)
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	4a2b      	ldr	r2, [pc, #172]	@ (8004b9c <HIF_UART_Init+0xcc>)
 8004aee:	f043 0301 	orr.w	r3, r3, #1
 8004af2:	6013      	str	r3, [r2, #0]
  v  = GPIO_AFRL;
 8004af4:	4b2a      	ldr	r3, [pc, #168]	@ (8004ba0 <HIF_UART_Init+0xd0>)
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	613b      	str	r3, [r7, #16]
  v &= ~((15UL << ((GPIO_UART_TX_BIT) << 2)) | (15UL << ((GPIO_UART_RX_BIT) << 2)));
 8004afa:	693b      	ldr	r3, [r7, #16]
 8004afc:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004b00:	613b      	str	r3, [r7, #16]
  v |=   ((7UL << ((GPIO_UART_TX_BIT) << 2)) | (7UL << ((GPIO_UART_RX_BIT) << 2)));
 8004b02:	693b      	ldr	r3, [r7, #16]
 8004b04:	f443 43ee 	orr.w	r3, r3, #30464	@ 0x7700
 8004b08:	613b      	str	r3, [r7, #16]
  GPIO_AFRL = v;
 8004b0a:	4a25      	ldr	r2, [pc, #148]	@ (8004ba0 <HIF_UART_Init+0xd0>)
 8004b0c:	693b      	ldr	r3, [r7, #16]
 8004b0e:	6013      	str	r3, [r2, #0]
  //
  // Configure USART RX/TX pins for alternate function usage
  //
  v  = GPIO_MODER;
 8004b10:	4b24      	ldr	r3, [pc, #144]	@ (8004ba4 <HIF_UART_Init+0xd4>)
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	613b      	str	r3, [r7, #16]
  v &= ~((3UL << (GPIO_UART_TX_BIT << 1)) | (3UL << (GPIO_UART_RX_BIT << 1)));
 8004b16:	693b      	ldr	r3, [r7, #16]
 8004b18:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004b1c:	613b      	str	r3, [r7, #16]
  v |=  ((2UL << (GPIO_UART_TX_BIT << 1)) | (2UL << (GPIO_UART_RX_BIT << 1)));         // PA10: alternate function
 8004b1e:	693b      	ldr	r3, [r7, #16]
 8004b20:	f043 03a0 	orr.w	r3, r3, #160	@ 0xa0
 8004b24:	613b      	str	r3, [r7, #16]
  GPIO_MODER = v;
 8004b26:	4a1f      	ldr	r2, [pc, #124]	@ (8004ba4 <HIF_UART_Init+0xd4>)
 8004b28:	693b      	ldr	r3, [r7, #16]
 8004b2a:	6013      	str	r3, [r2, #0]
  //
  // Initialize USART
  //
  USART_CR1 = 0
 8004b2c:	4b1e      	ldr	r3, [pc, #120]	@ (8004ba8 <HIF_UART_Init+0xd8>)
 8004b2e:	f24a 022c 	movw	r2, #41004	@ 0xa02c
 8004b32:	601a      	str	r2, [r3, #0]
            | (0 << 10)                         // PCE    = 0; No parity control
            | (1 <<  5)                         // RXNEIE = 1; RXNE interrupt enabled
            | (1 <<  3)                         // TE     = 1; Transmitter enabled
            | (1 <<  2)                         // RE     = 1; Receiver enabled
            ;
  USART_CR2 = 0
 8004b34:	4b1d      	ldr	r3, [pc, #116]	@ (8004bac <HIF_UART_Init+0xdc>)
 8004b36:	2200      	movs	r2, #0
 8004b38:	601a      	str	r2, [r3, #0]
            | (0 << 12)                         // STOP = 00b; 1 stop bit
            ;
  USART_CR3 = 0
 8004b3a:	4b1d      	ldr	r3, [pc, #116]	@ (8004bb0 <HIF_UART_Init+0xe0>)
 8004b3c:	2280      	movs	r2, #128	@ 0x80
 8004b3e:	601a      	str	r2, [r3, #0]
            | (1 <<  7)                         // DMAT   = 1; DMA for transmitter enabled
            ;
  //
  // Set baudrate
  //
  Div = Baudrate * 8;                       // We use 8x oversampling.
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	00db      	lsls	r3, r3, #3
 8004b44:	617b      	str	r3, [r7, #20]
  Div = ((2 * (UART_BASECLK)) / Div) + 1;   // Calculate divider for baudrate and round it correctly. This is necessary to get a tolerance as small as possible.
 8004b46:	4a1b      	ldr	r2, [pc, #108]	@ (8004bb4 <HIF_UART_Init+0xe4>)
 8004b48:	697b      	ldr	r3, [r7, #20]
 8004b4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b4e:	3301      	adds	r3, #1
 8004b50:	617b      	str	r3, [r7, #20]
  Div = Div / 2;
 8004b52:	697b      	ldr	r3, [r7, #20]
 8004b54:	085b      	lsrs	r3, r3, #1
 8004b56:	617b      	str	r3, [r7, #20]
  if (Div > 0xFFF) {
 8004b58:	697b      	ldr	r3, [r7, #20]
 8004b5a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004b5e:	d302      	bcc.n	8004b66 <HIF_UART_Init+0x96>
    Div = 0xFFF;        // Limit to 12 bit (mantissa in BRR)
 8004b60:	f640 73ff 	movw	r3, #4095	@ 0xfff
 8004b64:	617b      	str	r3, [r7, #20]
  }
  if (Div >= 1) {
 8004b66:	697b      	ldr	r3, [r7, #20]
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d004      	beq.n	8004b76 <HIF_UART_Init+0xa6>
    USART_BRR = 0xFFF0 & (Div << 4);    // Use only mantissa of fractional divider
 8004b6c:	697b      	ldr	r3, [r7, #20]
 8004b6e:	011b      	lsls	r3, r3, #4
 8004b70:	4a11      	ldr	r2, [pc, #68]	@ (8004bb8 <HIF_UART_Init+0xe8>)
 8004b72:	b29b      	uxth	r3, r3
 8004b74:	6013      	str	r3, [r2, #0]
  }
  //
  // Setup callbacks which are called by ISR handler and enable interrupt in NVIC
  //
  _cbOnRx = cbOnRx;
 8004b76:	4a11      	ldr	r2, [pc, #68]	@ (8004bbc <HIF_UART_Init+0xec>)
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	6013      	str	r3, [r2, #0]
  _cbOnTx = cbOnTx;
 8004b7c:	4a10      	ldr	r2, [pc, #64]	@ (8004bc0 <HIF_UART_Init+0xf0>)
 8004b7e:	68bb      	ldr	r3, [r7, #8]
 8004b80:	6013      	str	r3, [r2, #0]
  NVIC_SetPriority(USART_IRQn, 6);  // Highest prio, so it is not disabled by embOS
 8004b82:	2106      	movs	r1, #6
 8004b84:	2026      	movs	r0, #38	@ 0x26
 8004b86:	f7ff feab 	bl	80048e0 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART_IRQn);
 8004b8a:	2026      	movs	r0, #38	@ 0x26
 8004b8c:	f7ff fe8a 	bl	80048a4 <__NVIC_EnableIRQ>
}
 8004b90:	bf00      	nop
 8004b92:	3718      	adds	r7, #24
 8004b94:	46bd      	mov	sp, r7
 8004b96:	bd80      	pop	{r7, pc}
 8004b98:	40023840 	.word	0x40023840
 8004b9c:	40023830 	.word	0x40023830
 8004ba0:	40020020 	.word	0x40020020
 8004ba4:	40020000 	.word	0x40020000
 8004ba8:	4000440c 	.word	0x4000440c
 8004bac:	40004410 	.word	0x40004410
 8004bb0:	40004414 	.word	0x40004414
 8004bb4:	0501bd00 	.word	0x0501bd00
 8004bb8:	40004408 	.word	0x40004408
 8004bbc:	20012f18 	.word	0x20012f18
 8004bc0:	20012f1c 	.word	0x20012f1c

08004bc4 <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
 8004bc4:	b480      	push	{r7}
 8004bc6:	b083      	sub	sp, #12
 8004bc8:	af00      	add	r7, sp, #0
  volatile SEGGER_RTT_CB* p;   // Volatile to make sure that compiler cannot change the order of accesses to the control block
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 8004bca:	4b24      	ldr	r3, [pc, #144]	@ (8004c5c <_DoInit+0x98>)
 8004bcc:	607b      	str	r3, [r7, #4]
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	2203      	movs	r2, #3
 8004bd2:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	2203      	movs	r2, #3
 8004bd8:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	4a20      	ldr	r2, [pc, #128]	@ (8004c60 <_DoInit+0x9c>)
 8004bde:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	4a20      	ldr	r2, [pc, #128]	@ (8004c64 <_DoInit+0xa0>)
 8004be4:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004bec:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	2200      	movs	r2, #0
 8004bf2:	629a      	str	r2, [r3, #40]	@ 0x28
  p->aUp[0].WrOff         = 0u;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	2200      	movs	r2, #0
 8004bf8:	625a      	str	r2, [r3, #36]	@ 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	2200      	movs	r2, #0
 8004bfe:	62da      	str	r2, [r3, #44]	@ 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	4a17      	ldr	r2, [pc, #92]	@ (8004c60 <_DoInit+0x9c>)
 8004c04:	661a      	str	r2, [r3, #96]	@ 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	4a17      	ldr	r2, [pc, #92]	@ (8004c68 <_DoInit+0xa4>)
 8004c0a:	665a      	str	r2, [r3, #100]	@ 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	2210      	movs	r2, #16
 8004c10:	669a      	str	r2, [r3, #104]	@ 0x68
  p->aDown[0].RdOff         = 0u;
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	2200      	movs	r2, #0
 8004c16:	671a      	str	r2, [r3, #112]	@ 0x70
  p->aDown[0].WrOff         = 0u;
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	2200      	movs	r2, #0
 8004c1c:	66da      	str	r2, [r3, #108]	@ 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	2200      	movs	r2, #0
 8004c22:	675a      	str	r2, [r3, #116]	@ 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  STRCPY((char*)&p->acID[7], "RTT");
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	3307      	adds	r3, #7
 8004c28:	4a10      	ldr	r2, [pc, #64]	@ (8004c6c <_DoInit+0xa8>)
 8004c2a:	6810      	ldr	r0, [r2, #0]
 8004c2c:	6018      	str	r0, [r3, #0]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8004c2e:	f3bf 8f5f 	dmb	sy
  STRCPY((char*)&p->acID[0], "SEGGER");
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	4a0e      	ldr	r2, [pc, #56]	@ (8004c70 <_DoInit+0xac>)
 8004c36:	6810      	ldr	r0, [r2, #0]
 8004c38:	6018      	str	r0, [r3, #0]
 8004c3a:	8891      	ldrh	r1, [r2, #4]
 8004c3c:	7992      	ldrb	r2, [r2, #6]
 8004c3e:	8099      	strh	r1, [r3, #4]
 8004c40:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8004c42:	f3bf 8f5f 	dmb	sy
  p->acID[6] = ' ';
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	2220      	movs	r2, #32
 8004c4a:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8004c4c:	f3bf 8f5f 	dmb	sy
}
 8004c50:	bf00      	nop
 8004c52:	370c      	adds	r7, #12
 8004c54:	46bd      	mov	sp, r7
 8004c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c5a:	4770      	bx	lr
 8004c5c:	20012f20 	.word	0x20012f20
 8004c60:	08007894 	.word	0x08007894
 8004c64:	20012fc8 	.word	0x20012fc8
 8004c68:	200133c8 	.word	0x200133c8
 8004c6c:	080078a0 	.word	0x080078a0
 8004c70:	080078a4 	.word	0x080078a4

08004c74 <_WriteBlocking>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Return value
*    >= 0 - Number of bytes written into buffer.
*/
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
 8004c74:	b580      	push	{r7, lr}
 8004c76:	b08a      	sub	sp, #40	@ 0x28
 8004c78:	af00      	add	r7, sp, #0
 8004c7a:	60f8      	str	r0, [r7, #12]
 8004c7c:	60b9      	str	r1, [r7, #8]
 8004c7e:	607a      	str	r2, [r7, #4]
  unsigned WrOff;
  volatile char* pDst;
  //
  // Write data to buffer and handle wrap-around if necessary
  //
  NumBytesWritten = 0u;
 8004c80:	2300      	movs	r3, #0
 8004c82:	623b      	str	r3, [r7, #32]
  WrOff = pRing->WrOff;
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	68db      	ldr	r3, [r3, #12]
 8004c88:	61fb      	str	r3, [r7, #28]
  do {
    RdOff = pRing->RdOff;                         // May be changed by host (debug probe) in the meantime
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	691b      	ldr	r3, [r3, #16]
 8004c8e:	61bb      	str	r3, [r7, #24]
    if (RdOff > WrOff) {
 8004c90:	69ba      	ldr	r2, [r7, #24]
 8004c92:	69fb      	ldr	r3, [r7, #28]
 8004c94:	429a      	cmp	r2, r3
 8004c96:	d905      	bls.n	8004ca4 <_WriteBlocking+0x30>
      NumBytesToWrite = RdOff - WrOff - 1u;
 8004c98:	69ba      	ldr	r2, [r7, #24]
 8004c9a:	69fb      	ldr	r3, [r7, #28]
 8004c9c:	1ad3      	subs	r3, r2, r3
 8004c9e:	3b01      	subs	r3, #1
 8004ca0:	627b      	str	r3, [r7, #36]	@ 0x24
 8004ca2:	e007      	b.n	8004cb4 <_WriteBlocking+0x40>
    } else {
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	689a      	ldr	r2, [r3, #8]
 8004ca8:	69b9      	ldr	r1, [r7, #24]
 8004caa:	69fb      	ldr	r3, [r7, #28]
 8004cac:	1acb      	subs	r3, r1, r3
 8004cae:	4413      	add	r3, r2
 8004cb0:	3b01      	subs	r3, #1
 8004cb2:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    NumBytesToWrite = MIN(NumBytesToWrite, (pRing->SizeOfBuffer - WrOff));      // Number of bytes that can be written until buffer wrap-around
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	689a      	ldr	r2, [r3, #8]
 8004cb8:	69fb      	ldr	r3, [r7, #28]
 8004cba:	1ad3      	subs	r3, r2, r3
 8004cbc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004cbe:	4293      	cmp	r3, r2
 8004cc0:	bf28      	it	cs
 8004cc2:	4613      	movcs	r3, r2
 8004cc4:	627b      	str	r3, [r7, #36]	@ 0x24
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
 8004cc6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	4293      	cmp	r3, r2
 8004ccc:	bf28      	it	cs
 8004cce:	4613      	movcs	r3, r2
 8004cd0:	627b      	str	r3, [r7, #36]	@ 0x24
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	685a      	ldr	r2, [r3, #4]
 8004cd6:	69fb      	ldr	r3, [r7, #28]
 8004cd8:	4413      	add	r3, r2
 8004cda:	617b      	str	r3, [r7, #20]
    WrOff           += NumBytesToWrite;
    while (NumBytesToWrite--) {
      *pDst++ = *pBuffer++;
    };
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pBuffer, NumBytesToWrite);
 8004cdc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004cde:	68b9      	ldr	r1, [r7, #8]
 8004ce0:	6978      	ldr	r0, [r7, #20]
 8004ce2:	f002 f91d 	bl	8006f20 <memcpy>
    NumBytesWritten += NumBytesToWrite;
 8004ce6:	6a3a      	ldr	r2, [r7, #32]
 8004ce8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cea:	4413      	add	r3, r2
 8004cec:	623b      	str	r3, [r7, #32]
    pBuffer         += NumBytesToWrite;
 8004cee:	68ba      	ldr	r2, [r7, #8]
 8004cf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cf2:	4413      	add	r3, r2
 8004cf4:	60bb      	str	r3, [r7, #8]
    NumBytes        -= NumBytesToWrite;
 8004cf6:	687a      	ldr	r2, [r7, #4]
 8004cf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cfa:	1ad3      	subs	r3, r2, r3
 8004cfc:	607b      	str	r3, [r7, #4]
    WrOff           += NumBytesToWrite;
 8004cfe:	69fa      	ldr	r2, [r7, #28]
 8004d00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d02:	4413      	add	r3, r2
 8004d04:	61fb      	str	r3, [r7, #28]
#endif
    if (WrOff == pRing->SizeOfBuffer) {
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	689b      	ldr	r3, [r3, #8]
 8004d0a:	69fa      	ldr	r2, [r7, #28]
 8004d0c:	429a      	cmp	r2, r3
 8004d0e:	d101      	bne.n	8004d14 <_WriteBlocking+0xa0>
      WrOff = 0u;
 8004d10:	2300      	movs	r3, #0
 8004d12:	61fb      	str	r3, [r7, #28]
    }
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8004d14:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff;
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	69fa      	ldr	r2, [r7, #28]
 8004d1c:	60da      	str	r2, [r3, #12]
  } while (NumBytes);
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d1b2      	bne.n	8004c8a <_WriteBlocking+0x16>
  return NumBytesWritten;
 8004d24:	6a3b      	ldr	r3, [r7, #32]
}
 8004d26:	4618      	mov	r0, r3
 8004d28:	3728      	adds	r7, #40	@ 0x28
 8004d2a:	46bd      	mov	sp, r7
 8004d2c:	bd80      	pop	{r7, pc}

08004d2e <_WriteNoCheck>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Notes
*    (1) If there might not be enough space in the "Up"-buffer, call _WriteBlocking
*/
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
 8004d2e:	b580      	push	{r7, lr}
 8004d30:	b088      	sub	sp, #32
 8004d32:	af00      	add	r7, sp, #0
 8004d34:	60f8      	str	r0, [r7, #12]
 8004d36:	60b9      	str	r1, [r7, #8]
 8004d38:	607a      	str	r2, [r7, #4]
  unsigned NumBytesAtOnce;
  unsigned WrOff;
  unsigned Rem;
  volatile char* pDst;

  WrOff = pRing->WrOff;
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	68db      	ldr	r3, [r3, #12]
 8004d3e:	61fb      	str	r3, [r7, #28]
  Rem = pRing->SizeOfBuffer - WrOff;
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	689a      	ldr	r2, [r3, #8]
 8004d44:	69fb      	ldr	r3, [r7, #28]
 8004d46:	1ad3      	subs	r3, r2, r3
 8004d48:	61bb      	str	r3, [r7, #24]
  if (Rem > NumBytes) {
 8004d4a:	69ba      	ldr	r2, [r7, #24]
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	429a      	cmp	r2, r3
 8004d50:	d911      	bls.n	8004d76 <_WriteNoCheck+0x48>
    //
    // All data fits before wrap around
    //
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	685a      	ldr	r2, [r3, #4]
 8004d56:	69fb      	ldr	r3, [r7, #28]
 8004d58:	4413      	add	r3, r2
 8004d5a:	613b      	str	r3, [r7, #16]
      *pDst++ = *pData++;
    };
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = WrOff;
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytes);
 8004d5c:	687a      	ldr	r2, [r7, #4]
 8004d5e:	68b9      	ldr	r1, [r7, #8]
 8004d60:	6938      	ldr	r0, [r7, #16]
 8004d62:	f002 f8dd 	bl	8006f20 <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8004d66:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff + NumBytes;
 8004d6a:	69fa      	ldr	r2, [r7, #28]
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	441a      	add	r2, r3
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	60da      	str	r2, [r3, #12]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = NumBytesAtOnce;
#endif
  }
}
 8004d74:	e01f      	b.n	8004db6 <_WriteNoCheck+0x88>
    NumBytesAtOnce = Rem;
 8004d76:	69bb      	ldr	r3, [r7, #24]
 8004d78:	617b      	str	r3, [r7, #20]
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	685a      	ldr	r2, [r3, #4]
 8004d7e:	69fb      	ldr	r3, [r7, #28]
 8004d80:	4413      	add	r3, r2
 8004d82:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytesAtOnce);
 8004d84:	697a      	ldr	r2, [r7, #20]
 8004d86:	68b9      	ldr	r1, [r7, #8]
 8004d88:	6938      	ldr	r0, [r7, #16]
 8004d8a:	f002 f8c9 	bl	8006f20 <memcpy>
    NumBytesAtOnce = NumBytes - Rem;
 8004d8e:	687a      	ldr	r2, [r7, #4]
 8004d90:	69bb      	ldr	r3, [r7, #24]
 8004d92:	1ad3      	subs	r3, r2, r3
 8004d94:	617b      	str	r3, [r7, #20]
    pDst = pRing->pBuffer + SEGGER_RTT_UNCACHED_OFF;
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	685b      	ldr	r3, [r3, #4]
 8004d9a:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
 8004d9c:	68ba      	ldr	r2, [r7, #8]
 8004d9e:	69bb      	ldr	r3, [r7, #24]
 8004da0:	4413      	add	r3, r2
 8004da2:	697a      	ldr	r2, [r7, #20]
 8004da4:	4619      	mov	r1, r3
 8004da6:	6938      	ldr	r0, [r7, #16]
 8004da8:	f002 f8ba 	bl	8006f20 <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8004dac:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = NumBytesAtOnce;
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	697a      	ldr	r2, [r7, #20]
 8004db4:	60da      	str	r2, [r3, #12]
}
 8004db6:	bf00      	nop
 8004db8:	3720      	adds	r7, #32
 8004dba:	46bd      	mov	sp, r7
 8004dbc:	bd80      	pop	{r7, pc}

08004dbe <_GetAvailWriteSpace>:
*    pRing        Ring buffer to check.
*
*  Return value
*    Number of bytes that are free in the buffer.
*/
static unsigned _GetAvailWriteSpace(SEGGER_RTT_BUFFER_UP* pRing) {
 8004dbe:	b480      	push	{r7}
 8004dc0:	b087      	sub	sp, #28
 8004dc2:	af00      	add	r7, sp, #0
 8004dc4:	6078      	str	r0, [r7, #4]
  unsigned r;
  //
  // Avoid warnings regarding volatile access order.  It's not a problem
  // in this case, but dampen compiler enthusiasm.
  //
  RdOff = pRing->RdOff;
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	691b      	ldr	r3, [r3, #16]
 8004dca:	613b      	str	r3, [r7, #16]
  WrOff = pRing->WrOff;
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	68db      	ldr	r3, [r3, #12]
 8004dd0:	60fb      	str	r3, [r7, #12]
  if (RdOff <= WrOff) {
 8004dd2:	693a      	ldr	r2, [r7, #16]
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	429a      	cmp	r2, r3
 8004dd8:	d808      	bhi.n	8004dec <_GetAvailWriteSpace+0x2e>
    r = pRing->SizeOfBuffer - 1u - WrOff + RdOff;
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	689a      	ldr	r2, [r3, #8]
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	1ad2      	subs	r2, r2, r3
 8004de2:	693b      	ldr	r3, [r7, #16]
 8004de4:	4413      	add	r3, r2
 8004de6:	3b01      	subs	r3, #1
 8004de8:	617b      	str	r3, [r7, #20]
 8004dea:	e004      	b.n	8004df6 <_GetAvailWriteSpace+0x38>
  } else {
    r = RdOff - WrOff - 1u;
 8004dec:	693a      	ldr	r2, [r7, #16]
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	1ad3      	subs	r3, r2, r3
 8004df2:	3b01      	subs	r3, #1
 8004df4:	617b      	str	r3, [r7, #20]
  }
  return r;
 8004df6:	697b      	ldr	r3, [r7, #20]
}
 8004df8:	4618      	mov	r0, r3
 8004dfa:	371c      	adds	r7, #28
 8004dfc:	46bd      	mov	sp, r7
 8004dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e02:	4770      	bx	lr

08004e04 <SEGGER_RTT_ReadUpBufferNoLock>:
*    Number of bytes that have been read.
*
*  Additional information
*    This function must not be called when J-Link might also do RTT.
*/
unsigned SEGGER_RTT_ReadUpBufferNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 8004e04:	b580      	push	{r7, lr}
 8004e06:	b08c      	sub	sp, #48	@ 0x30
 8004e08:	af00      	add	r7, sp, #0
 8004e0a:	60f8      	str	r0, [r7, #12]
 8004e0c:	60b9      	str	r1, [r7, #8]
 8004e0e:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_UP*   pRing;
  volatile char*          pSrc;

  INIT();
 8004e10:	4b3e      	ldr	r3, [pc, #248]	@ (8004f0c <SEGGER_RTT_ReadUpBufferNoLock+0x108>)
 8004e12:	623b      	str	r3, [r7, #32]
 8004e14:	6a3b      	ldr	r3, [r7, #32]
 8004e16:	781b      	ldrb	r3, [r3, #0]
 8004e18:	b2db      	uxtb	r3, r3
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d101      	bne.n	8004e22 <SEGGER_RTT_ReadUpBufferNoLock+0x1e>
 8004e1e:	f7ff fed1 	bl	8004bc4 <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	1c5a      	adds	r2, r3, #1
 8004e26:	4613      	mov	r3, r2
 8004e28:	005b      	lsls	r3, r3, #1
 8004e2a:	4413      	add	r3, r2
 8004e2c:	00db      	lsls	r3, r3, #3
 8004e2e:	4a37      	ldr	r2, [pc, #220]	@ (8004f0c <SEGGER_RTT_ReadUpBufferNoLock+0x108>)
 8004e30:	4413      	add	r3, r2
 8004e32:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 8004e34:	68bb      	ldr	r3, [r7, #8]
 8004e36:	627b      	str	r3, [r7, #36]	@ 0x24
  RdOff = pRing->RdOff;
 8004e38:	69fb      	ldr	r3, [r7, #28]
 8004e3a:	691b      	ldr	r3, [r3, #16]
 8004e3c:	62bb      	str	r3, [r7, #40]	@ 0x28
  WrOff = pRing->WrOff;
 8004e3e:	69fb      	ldr	r3, [r7, #28]
 8004e40:	68db      	ldr	r3, [r3, #12]
 8004e42:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 8004e44:	2300      	movs	r3, #0
 8004e46:	62fb      	str	r3, [r7, #44]	@ 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 8004e48:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004e4a:	69bb      	ldr	r3, [r7, #24]
 8004e4c:	429a      	cmp	r2, r3
 8004e4e:	d92b      	bls.n	8004ea8 <SEGGER_RTT_ReadUpBufferNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 8004e50:	69fb      	ldr	r3, [r7, #28]
 8004e52:	689a      	ldr	r2, [r3, #8]
 8004e54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e56:	1ad3      	subs	r3, r2, r3
 8004e58:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 8004e5a:	697a      	ldr	r2, [r7, #20]
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	4293      	cmp	r3, r2
 8004e60:	bf28      	it	cs
 8004e62:	4613      	movcs	r3, r2
 8004e64:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8004e66:	69fb      	ldr	r3, [r7, #28]
 8004e68:	685a      	ldr	r2, [r3, #4]
 8004e6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e6c:	4413      	add	r3, r2
 8004e6e:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8004e70:	697a      	ldr	r2, [r7, #20]
 8004e72:	6939      	ldr	r1, [r7, #16]
 8004e74:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004e76:	f002 f853 	bl	8006f20 <memcpy>
    NumBytesRead += NumBytesRem;
 8004e7a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004e7c:	697b      	ldr	r3, [r7, #20]
 8004e7e:	4413      	add	r3, r2
 8004e80:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 8004e82:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004e84:	697b      	ldr	r3, [r7, #20]
 8004e86:	4413      	add	r3, r2
 8004e88:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 8004e8a:	687a      	ldr	r2, [r7, #4]
 8004e8c:	697b      	ldr	r3, [r7, #20]
 8004e8e:	1ad3      	subs	r3, r2, r3
 8004e90:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8004e92:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004e94:	697b      	ldr	r3, [r7, #20]
 8004e96:	4413      	add	r3, r2
 8004e98:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 8004e9a:	69fb      	ldr	r3, [r7, #28]
 8004e9c:	689b      	ldr	r3, [r3, #8]
 8004e9e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004ea0:	429a      	cmp	r2, r3
 8004ea2:	d101      	bne.n	8004ea8 <SEGGER_RTT_ReadUpBufferNoLock+0xa4>
      RdOff = 0u;
 8004ea4:	2300      	movs	r3, #0
 8004ea6:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 8004ea8:	69ba      	ldr	r2, [r7, #24]
 8004eaa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004eac:	1ad3      	subs	r3, r2, r3
 8004eae:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 8004eb0:	697a      	ldr	r2, [r7, #20]
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	4293      	cmp	r3, r2
 8004eb6:	bf28      	it	cs
 8004eb8:	4613      	movcs	r3, r2
 8004eba:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 8004ebc:	697b      	ldr	r3, [r7, #20]
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d019      	beq.n	8004ef6 <SEGGER_RTT_ReadUpBufferNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8004ec2:	69fb      	ldr	r3, [r7, #28]
 8004ec4:	685a      	ldr	r2, [r3, #4]
 8004ec6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ec8:	4413      	add	r3, r2
 8004eca:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8004ecc:	697a      	ldr	r2, [r7, #20]
 8004ece:	6939      	ldr	r1, [r7, #16]
 8004ed0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004ed2:	f002 f825 	bl	8006f20 <memcpy>
    NumBytesRead += NumBytesRem;
 8004ed6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004ed8:	697b      	ldr	r3, [r7, #20]
 8004eda:	4413      	add	r3, r2
 8004edc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 8004ede:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ee0:	697b      	ldr	r3, [r7, #20]
 8004ee2:	4413      	add	r3, r2
 8004ee4:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 8004ee6:	687a      	ldr	r2, [r7, #4]
 8004ee8:	697b      	ldr	r3, [r7, #20]
 8004eea:	1ad3      	subs	r3, r2, r3
 8004eec:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8004eee:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004ef0:	697b      	ldr	r3, [r7, #20]
 8004ef2:	4413      	add	r3, r2
 8004ef4:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
  }
  //
  // Update read offset of buffer
  //
  if (NumBytesRead) {
 8004ef6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d002      	beq.n	8004f02 <SEGGER_RTT_ReadUpBufferNoLock+0xfe>
    pRing->RdOff = RdOff;
 8004efc:	69fb      	ldr	r3, [r7, #28]
 8004efe:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004f00:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 8004f02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8004f04:	4618      	mov	r0, r3
 8004f06:	3730      	adds	r7, #48	@ 0x30
 8004f08:	46bd      	mov	sp, r7
 8004f0a:	bd80      	pop	{r7, pc}
 8004f0c:	20012f20 	.word	0x20012f20

08004f10 <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 8004f10:	b580      	push	{r7, lr}
 8004f12:	b08c      	sub	sp, #48	@ 0x30
 8004f14:	af00      	add	r7, sp, #0
 8004f16:	60f8      	str	r0, [r7, #12]
 8004f18:	60b9      	str	r1, [r7, #8]
 8004f1a:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  volatile char*          pSrc;
  //
  INIT();
 8004f1c:	4b3e      	ldr	r3, [pc, #248]	@ (8005018 <SEGGER_RTT_ReadNoLock+0x108>)
 8004f1e:	623b      	str	r3, [r7, #32]
 8004f20:	6a3b      	ldr	r3, [r7, #32]
 8004f22:	781b      	ldrb	r3, [r3, #0]
 8004f24:	b2db      	uxtb	r3, r3
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d101      	bne.n	8004f2e <SEGGER_RTT_ReadNoLock+0x1e>
 8004f2a:	f7ff fe4b 	bl	8004bc4 <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_DOWN*)((char*)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8004f2e:	68fa      	ldr	r2, [r7, #12]
 8004f30:	4613      	mov	r3, r2
 8004f32:	005b      	lsls	r3, r3, #1
 8004f34:	4413      	add	r3, r2
 8004f36:	00db      	lsls	r3, r3, #3
 8004f38:	3360      	adds	r3, #96	@ 0x60
 8004f3a:	4a37      	ldr	r2, [pc, #220]	@ (8005018 <SEGGER_RTT_ReadNoLock+0x108>)
 8004f3c:	4413      	add	r3, r2
 8004f3e:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 8004f40:	68bb      	ldr	r3, [r7, #8]
 8004f42:	627b      	str	r3, [r7, #36]	@ 0x24
  RdOff = pRing->RdOff;
 8004f44:	69fb      	ldr	r3, [r7, #28]
 8004f46:	691b      	ldr	r3, [r3, #16]
 8004f48:	62bb      	str	r3, [r7, #40]	@ 0x28
  WrOff = pRing->WrOff;
 8004f4a:	69fb      	ldr	r3, [r7, #28]
 8004f4c:	68db      	ldr	r3, [r3, #12]
 8004f4e:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 8004f50:	2300      	movs	r3, #0
 8004f52:	62fb      	str	r3, [r7, #44]	@ 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 8004f54:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004f56:	69bb      	ldr	r3, [r7, #24]
 8004f58:	429a      	cmp	r2, r3
 8004f5a:	d92b      	bls.n	8004fb4 <SEGGER_RTT_ReadNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 8004f5c:	69fb      	ldr	r3, [r7, #28]
 8004f5e:	689a      	ldr	r2, [r3, #8]
 8004f60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f62:	1ad3      	subs	r3, r2, r3
 8004f64:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 8004f66:	697a      	ldr	r2, [r7, #20]
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	4293      	cmp	r3, r2
 8004f6c:	bf28      	it	cs
 8004f6e:	4613      	movcs	r3, r2
 8004f70:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8004f72:	69fb      	ldr	r3, [r7, #28]
 8004f74:	685a      	ldr	r2, [r3, #4]
 8004f76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f78:	4413      	add	r3, r2
 8004f7a:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8004f7c:	697a      	ldr	r2, [r7, #20]
 8004f7e:	6939      	ldr	r1, [r7, #16]
 8004f80:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004f82:	f001 ffcd 	bl	8006f20 <memcpy>
    NumBytesRead += NumBytesRem;
 8004f86:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004f88:	697b      	ldr	r3, [r7, #20]
 8004f8a:	4413      	add	r3, r2
 8004f8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 8004f8e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f90:	697b      	ldr	r3, [r7, #20]
 8004f92:	4413      	add	r3, r2
 8004f94:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 8004f96:	687a      	ldr	r2, [r7, #4]
 8004f98:	697b      	ldr	r3, [r7, #20]
 8004f9a:	1ad3      	subs	r3, r2, r3
 8004f9c:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8004f9e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004fa0:	697b      	ldr	r3, [r7, #20]
 8004fa2:	4413      	add	r3, r2
 8004fa4:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 8004fa6:	69fb      	ldr	r3, [r7, #28]
 8004fa8:	689b      	ldr	r3, [r3, #8]
 8004faa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004fac:	429a      	cmp	r2, r3
 8004fae:	d101      	bne.n	8004fb4 <SEGGER_RTT_ReadNoLock+0xa4>
      RdOff = 0u;
 8004fb0:	2300      	movs	r3, #0
 8004fb2:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 8004fb4:	69ba      	ldr	r2, [r7, #24]
 8004fb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fb8:	1ad3      	subs	r3, r2, r3
 8004fba:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 8004fbc:	697a      	ldr	r2, [r7, #20]
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	4293      	cmp	r3, r2
 8004fc2:	bf28      	it	cs
 8004fc4:	4613      	movcs	r3, r2
 8004fc6:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 8004fc8:	697b      	ldr	r3, [r7, #20]
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d019      	beq.n	8005002 <SEGGER_RTT_ReadNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8004fce:	69fb      	ldr	r3, [r7, #28]
 8004fd0:	685a      	ldr	r2, [r3, #4]
 8004fd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fd4:	4413      	add	r3, r2
 8004fd6:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8004fd8:	697a      	ldr	r2, [r7, #20]
 8004fda:	6939      	ldr	r1, [r7, #16]
 8004fdc:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004fde:	f001 ff9f 	bl	8006f20 <memcpy>
    NumBytesRead += NumBytesRem;
 8004fe2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004fe4:	697b      	ldr	r3, [r7, #20]
 8004fe6:	4413      	add	r3, r2
 8004fe8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 8004fea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004fec:	697b      	ldr	r3, [r7, #20]
 8004fee:	4413      	add	r3, r2
 8004ff0:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 8004ff2:	687a      	ldr	r2, [r7, #4]
 8004ff4:	697b      	ldr	r3, [r7, #20]
 8004ff6:	1ad3      	subs	r3, r2, r3
 8004ff8:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8004ffa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004ffc:	697b      	ldr	r3, [r7, #20]
 8004ffe:	4413      	add	r3, r2
 8005000:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
  }
  if (NumBytesRead) {
 8005002:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005004:	2b00      	cmp	r3, #0
 8005006:	d002      	beq.n	800500e <SEGGER_RTT_ReadNoLock+0xfe>
    pRing->RdOff = RdOff;
 8005008:	69fb      	ldr	r3, [r7, #28]
 800500a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800500c:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 800500e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8005010:	4618      	mov	r0, r3
 8005012:	3730      	adds	r7, #48	@ 0x30
 8005014:	46bd      	mov	sp, r7
 8005016:	bd80      	pop	{r7, pc}
 8005018:	20012f20 	.word	0x20012f20

0800501c <SEGGER_RTT_WriteDownBufferNoLock>:
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*
*  Additional information
*    This function must not be called when J-Link might also do RTT.
*/
unsigned SEGGER_RTT_WriteDownBufferNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 800501c:	b580      	push	{r7, lr}
 800501e:	b088      	sub	sp, #32
 8005020:	af00      	add	r7, sp, #0
 8005022:	60f8      	str	r0, [r7, #12]
 8005024:	60b9      	str	r1, [r7, #8]
 8005026:	607a      	str	r2, [r7, #4]
  SEGGER_RTT_BUFFER_UP*   pRing;
  //
  // Get "to-target" ring buffer.
  // It is save to cast that to a "to-host" buffer. Up and Down buffer differ in volatility of offsets that might be modified by J-Link.
  //
  pData = (const char *)pBuffer;
 8005028:	68bb      	ldr	r3, [r7, #8]
 800502a:	61bb      	str	r3, [r7, #24]
  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 800502c:	68fa      	ldr	r2, [r7, #12]
 800502e:	4613      	mov	r3, r2
 8005030:	005b      	lsls	r3, r3, #1
 8005032:	4413      	add	r3, r2
 8005034:	00db      	lsls	r3, r3, #3
 8005036:	3360      	adds	r3, #96	@ 0x60
 8005038:	4a1f      	ldr	r2, [pc, #124]	@ (80050b8 <SEGGER_RTT_WriteDownBufferNoLock+0x9c>)
 800503a:	4413      	add	r3, r2
 800503c:	617b      	str	r3, [r7, #20]
  //
  // How we output depends upon the mode...
  //
  switch (pRing->Flags) {
 800503e:	697b      	ldr	r3, [r7, #20]
 8005040:	695b      	ldr	r3, [r3, #20]
 8005042:	2b02      	cmp	r3, #2
 8005044:	d029      	beq.n	800509a <SEGGER_RTT_WriteDownBufferNoLock+0x7e>
 8005046:	2b02      	cmp	r3, #2
 8005048:	d82e      	bhi.n	80050a8 <SEGGER_RTT_WriteDownBufferNoLock+0x8c>
 800504a:	2b00      	cmp	r3, #0
 800504c:	d002      	beq.n	8005054 <SEGGER_RTT_WriteDownBufferNoLock+0x38>
 800504e:	2b01      	cmp	r3, #1
 8005050:	d013      	beq.n	800507a <SEGGER_RTT_WriteDownBufferNoLock+0x5e>
 8005052:	e029      	b.n	80050a8 <SEGGER_RTT_WriteDownBufferNoLock+0x8c>
  case SEGGER_RTT_MODE_NO_BLOCK_SKIP:
    //
    // If we are in skip mode and there is no space for the whole
    // of this output, don't bother.
    //
    Avail = _GetAvailWriteSpace(pRing);
 8005054:	6978      	ldr	r0, [r7, #20]
 8005056:	f7ff feb2 	bl	8004dbe <_GetAvailWriteSpace>
 800505a:	6138      	str	r0, [r7, #16]
    if (Avail < NumBytes) {
 800505c:	693a      	ldr	r2, [r7, #16]
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	429a      	cmp	r2, r3
 8005062:	d202      	bcs.n	800506a <SEGGER_RTT_WriteDownBufferNoLock+0x4e>
      Status = 0u;
 8005064:	2300      	movs	r3, #0
 8005066:	61fb      	str	r3, [r7, #28]
    } else {
      Status = NumBytes;
      _WriteNoCheck(pRing, pData, NumBytes);
    }
    break;
 8005068:	e021      	b.n	80050ae <SEGGER_RTT_WriteDownBufferNoLock+0x92>
      Status = NumBytes;
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	61fb      	str	r3, [r7, #28]
      _WriteNoCheck(pRing, pData, NumBytes);
 800506e:	687a      	ldr	r2, [r7, #4]
 8005070:	69b9      	ldr	r1, [r7, #24]
 8005072:	6978      	ldr	r0, [r7, #20]
 8005074:	f7ff fe5b 	bl	8004d2e <_WriteNoCheck>
    break;
 8005078:	e019      	b.n	80050ae <SEGGER_RTT_WriteDownBufferNoLock+0x92>
  case SEGGER_RTT_MODE_NO_BLOCK_TRIM:
    //
    // If we are in trim mode, trim to what we can output without blocking.
    //
    Avail = _GetAvailWriteSpace(pRing);
 800507a:	6978      	ldr	r0, [r7, #20]
 800507c:	f7ff fe9f 	bl	8004dbe <_GetAvailWriteSpace>
 8005080:	6138      	str	r0, [r7, #16]
    Status = Avail < NumBytes ? Avail : NumBytes;
 8005082:	687a      	ldr	r2, [r7, #4]
 8005084:	693b      	ldr	r3, [r7, #16]
 8005086:	4293      	cmp	r3, r2
 8005088:	bf28      	it	cs
 800508a:	4613      	movcs	r3, r2
 800508c:	61fb      	str	r3, [r7, #28]
    _WriteNoCheck(pRing, pData, Status);
 800508e:	69fa      	ldr	r2, [r7, #28]
 8005090:	69b9      	ldr	r1, [r7, #24]
 8005092:	6978      	ldr	r0, [r7, #20]
 8005094:	f7ff fe4b 	bl	8004d2e <_WriteNoCheck>
    break;
 8005098:	e009      	b.n	80050ae <SEGGER_RTT_WriteDownBufferNoLock+0x92>
  case SEGGER_RTT_MODE_BLOCK_IF_FIFO_FULL:
    //
    // If we are in blocking mode, output everything.
    //
    Status = _WriteBlocking(pRing, pData, NumBytes);
 800509a:	687a      	ldr	r2, [r7, #4]
 800509c:	69b9      	ldr	r1, [r7, #24]
 800509e:	6978      	ldr	r0, [r7, #20]
 80050a0:	f7ff fde8 	bl	8004c74 <_WriteBlocking>
 80050a4:	61f8      	str	r0, [r7, #28]
    break;
 80050a6:	e002      	b.n	80050ae <SEGGER_RTT_WriteDownBufferNoLock+0x92>
  default:
    Status = 0u;
 80050a8:	2300      	movs	r3, #0
 80050aa:	61fb      	str	r3, [r7, #28]
    break;
 80050ac:	bf00      	nop
  }
  //
  // Finish up.
  //
  return Status;
 80050ae:	69fb      	ldr	r3, [r7, #28]
}
 80050b0:	4618      	mov	r0, r3
 80050b2:	3720      	adds	r7, #32
 80050b4:	46bd      	mov	sp, r7
 80050b6:	bd80      	pop	{r7, pc}
 80050b8:	20012f20 	.word	0x20012f20

080050bc <SEGGER_RTT_WriteDownBuffer>:
*    This function locks against all other RTT operations. I.e. during
*    the write operation, writing from the application is also locked.
*    If only one consumer writes to the down buffer, 
*    call SEGGER_RTT_WriteDownBufferNoLock() instead.
*/
unsigned SEGGER_RTT_WriteDownBuffer(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 80050bc:	b580      	push	{r7, lr}
 80050be:	b088      	sub	sp, #32
 80050c0:	af00      	add	r7, sp, #0
 80050c2:	60f8      	str	r0, [r7, #12]
 80050c4:	60b9      	str	r1, [r7, #8]
 80050c6:	607a      	str	r2, [r7, #4]
  unsigned Status;

  INIT();
 80050c8:	4b0e      	ldr	r3, [pc, #56]	@ (8005104 <SEGGER_RTT_WriteDownBuffer+0x48>)
 80050ca:	61fb      	str	r3, [r7, #28]
 80050cc:	69fb      	ldr	r3, [r7, #28]
 80050ce:	781b      	ldrb	r3, [r3, #0]
 80050d0:	b2db      	uxtb	r3, r3
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d101      	bne.n	80050da <SEGGER_RTT_WriteDownBuffer+0x1e>
 80050d6:	f7ff fd75 	bl	8004bc4 <_DoInit>
  SEGGER_RTT_LOCK();
 80050da:	f3ef 8311 	mrs	r3, BASEPRI
 80050de:	f04f 0120 	mov.w	r1, #32
 80050e2:	f381 8811 	msr	BASEPRI, r1
 80050e6:	61bb      	str	r3, [r7, #24]
  Status = SEGGER_RTT_WriteDownBufferNoLock(BufferIndex, pBuffer, NumBytes);  // Call the non-locking write function
 80050e8:	687a      	ldr	r2, [r7, #4]
 80050ea:	68b9      	ldr	r1, [r7, #8]
 80050ec:	68f8      	ldr	r0, [r7, #12]
 80050ee:	f7ff ff95 	bl	800501c <SEGGER_RTT_WriteDownBufferNoLock>
 80050f2:	6178      	str	r0, [r7, #20]
  SEGGER_RTT_UNLOCK();
 80050f4:	69bb      	ldr	r3, [r7, #24]
 80050f6:	f383 8811 	msr	BASEPRI, r3
  return Status;
 80050fa:	697b      	ldr	r3, [r7, #20]
}
 80050fc:	4618      	mov	r0, r3
 80050fe:	3720      	adds	r7, #32
 8005100:	46bd      	mov	sp, r7
 8005102:	bd80      	pop	{r7, pc}
 8005104:	20012f20 	.word	0x20012f20

08005108 <SEGGER_RTT_AllocUpBuffer>:
*
*  Return value
*    >= 0 - O.K. Buffer Index
*     < 0 - Error
*/
int SEGGER_RTT_AllocUpBuffer(const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8005108:	b580      	push	{r7, lr}
 800510a:	b088      	sub	sp, #32
 800510c:	af00      	add	r7, sp, #0
 800510e:	60f8      	str	r0, [r7, #12]
 8005110:	60b9      	str	r1, [r7, #8]
 8005112:	607a      	str	r2, [r7, #4]
 8005114:	603b      	str	r3, [r7, #0]
  int BufferIndex;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 8005116:	4b3d      	ldr	r3, [pc, #244]	@ (800520c <SEGGER_RTT_AllocUpBuffer+0x104>)
 8005118:	61bb      	str	r3, [r7, #24]
 800511a:	69bb      	ldr	r3, [r7, #24]
 800511c:	781b      	ldrb	r3, [r3, #0]
 800511e:	b2db      	uxtb	r3, r3
 8005120:	2b00      	cmp	r3, #0
 8005122:	d101      	bne.n	8005128 <SEGGER_RTT_AllocUpBuffer+0x20>
 8005124:	f7ff fd4e 	bl	8004bc4 <_DoInit>
  SEGGER_RTT_LOCK();
 8005128:	f3ef 8311 	mrs	r3, BASEPRI
 800512c:	f04f 0120 	mov.w	r1, #32
 8005130:	f381 8811 	msr	BASEPRI, r1
 8005134:	617b      	str	r3, [r7, #20]
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8005136:	4b35      	ldr	r3, [pc, #212]	@ (800520c <SEGGER_RTT_AllocUpBuffer+0x104>)
 8005138:	613b      	str	r3, [r7, #16]
  BufferIndex = 0;
 800513a:	2300      	movs	r3, #0
 800513c:	61fb      	str	r3, [r7, #28]
  do {
    if (pRTTCB->aUp[BufferIndex].pBuffer == NULL) {
 800513e:	6939      	ldr	r1, [r7, #16]
 8005140:	69fb      	ldr	r3, [r7, #28]
 8005142:	1c5a      	adds	r2, r3, #1
 8005144:	4613      	mov	r3, r2
 8005146:	005b      	lsls	r3, r3, #1
 8005148:	4413      	add	r3, r2
 800514a:	00db      	lsls	r3, r3, #3
 800514c:	440b      	add	r3, r1
 800514e:	3304      	adds	r3, #4
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	2b00      	cmp	r3, #0
 8005154:	d008      	beq.n	8005168 <SEGGER_RTT_AllocUpBuffer+0x60>
      break;
    }
    BufferIndex++;
 8005156:	69fb      	ldr	r3, [r7, #28]
 8005158:	3301      	adds	r3, #1
 800515a:	61fb      	str	r3, [r7, #28]
  } while (BufferIndex < pRTTCB->MaxNumUpBuffers);
 800515c:	693b      	ldr	r3, [r7, #16]
 800515e:	691b      	ldr	r3, [r3, #16]
 8005160:	69fa      	ldr	r2, [r7, #28]
 8005162:	429a      	cmp	r2, r3
 8005164:	dbeb      	blt.n	800513e <SEGGER_RTT_AllocUpBuffer+0x36>
 8005166:	e000      	b.n	800516a <SEGGER_RTT_AllocUpBuffer+0x62>
      break;
 8005168:	bf00      	nop
  if (BufferIndex < pRTTCB->MaxNumUpBuffers) {
 800516a:	693b      	ldr	r3, [r7, #16]
 800516c:	691b      	ldr	r3, [r3, #16]
 800516e:	69fa      	ldr	r2, [r7, #28]
 8005170:	429a      	cmp	r2, r3
 8005172:	da3f      	bge.n	80051f4 <SEGGER_RTT_AllocUpBuffer+0xec>
    pRTTCB->aUp[BufferIndex].sName        = sName;
 8005174:	6939      	ldr	r1, [r7, #16]
 8005176:	69fb      	ldr	r3, [r7, #28]
 8005178:	1c5a      	adds	r2, r3, #1
 800517a:	4613      	mov	r3, r2
 800517c:	005b      	lsls	r3, r3, #1
 800517e:	4413      	add	r3, r2
 8005180:	00db      	lsls	r3, r3, #3
 8005182:	440b      	add	r3, r1
 8005184:	68fa      	ldr	r2, [r7, #12]
 8005186:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].pBuffer      = (char*)pBuffer;
 8005188:	6939      	ldr	r1, [r7, #16]
 800518a:	69fb      	ldr	r3, [r7, #28]
 800518c:	1c5a      	adds	r2, r3, #1
 800518e:	4613      	mov	r3, r2
 8005190:	005b      	lsls	r3, r3, #1
 8005192:	4413      	add	r3, r2
 8005194:	00db      	lsls	r3, r3, #3
 8005196:	440b      	add	r3, r1
 8005198:	3304      	adds	r3, #4
 800519a:	68ba      	ldr	r2, [r7, #8]
 800519c:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].SizeOfBuffer = BufferSize;
 800519e:	6939      	ldr	r1, [r7, #16]
 80051a0:	69fa      	ldr	r2, [r7, #28]
 80051a2:	4613      	mov	r3, r2
 80051a4:	005b      	lsls	r3, r3, #1
 80051a6:	4413      	add	r3, r2
 80051a8:	00db      	lsls	r3, r3, #3
 80051aa:	440b      	add	r3, r1
 80051ac:	3320      	adds	r3, #32
 80051ae:	687a      	ldr	r2, [r7, #4]
 80051b0:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].RdOff        = 0u;
 80051b2:	6939      	ldr	r1, [r7, #16]
 80051b4:	69fa      	ldr	r2, [r7, #28]
 80051b6:	4613      	mov	r3, r2
 80051b8:	005b      	lsls	r3, r3, #1
 80051ba:	4413      	add	r3, r2
 80051bc:	00db      	lsls	r3, r3, #3
 80051be:	440b      	add	r3, r1
 80051c0:	3328      	adds	r3, #40	@ 0x28
 80051c2:	2200      	movs	r2, #0
 80051c4:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].WrOff        = 0u;
 80051c6:	6939      	ldr	r1, [r7, #16]
 80051c8:	69fa      	ldr	r2, [r7, #28]
 80051ca:	4613      	mov	r3, r2
 80051cc:	005b      	lsls	r3, r3, #1
 80051ce:	4413      	add	r3, r2
 80051d0:	00db      	lsls	r3, r3, #3
 80051d2:	440b      	add	r3, r1
 80051d4:	3324      	adds	r3, #36	@ 0x24
 80051d6:	2200      	movs	r2, #0
 80051d8:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].Flags        = Flags;
 80051da:	6939      	ldr	r1, [r7, #16]
 80051dc:	69fa      	ldr	r2, [r7, #28]
 80051de:	4613      	mov	r3, r2
 80051e0:	005b      	lsls	r3, r3, #1
 80051e2:	4413      	add	r3, r2
 80051e4:	00db      	lsls	r3, r3, #3
 80051e6:	440b      	add	r3, r1
 80051e8:	332c      	adds	r3, #44	@ 0x2c
 80051ea:	683a      	ldr	r2, [r7, #0]
 80051ec:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 80051ee:	f3bf 8f5f 	dmb	sy
 80051f2:	e002      	b.n	80051fa <SEGGER_RTT_AllocUpBuffer+0xf2>
  } else {
    BufferIndex = -1;
 80051f4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80051f8:	61fb      	str	r3, [r7, #28]
  }
  SEGGER_RTT_UNLOCK();
 80051fa:	697b      	ldr	r3, [r7, #20]
 80051fc:	f383 8811 	msr	BASEPRI, r3
  return BufferIndex;
 8005200:	69fb      	ldr	r3, [r7, #28]
}
 8005202:	4618      	mov	r0, r3
 8005204:	3720      	adds	r7, #32
 8005206:	46bd      	mov	sp, r7
 8005208:	bd80      	pop	{r7, pc}
 800520a:	bf00      	nop
 800520c:	20012f20 	.word	0x20012f20

08005210 <SEGGER_RTT_ConfigDownBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigDownBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8005210:	b580      	push	{r7, lr}
 8005212:	b088      	sub	sp, #32
 8005214:	af00      	add	r7, sp, #0
 8005216:	60f8      	str	r0, [r7, #12]
 8005218:	60b9      	str	r1, [r7, #8]
 800521a:	607a      	str	r2, [r7, #4]
 800521c:	603b      	str	r3, [r7, #0]
  int r;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 800521e:	4b33      	ldr	r3, [pc, #204]	@ (80052ec <SEGGER_RTT_ConfigDownBuffer+0xdc>)
 8005220:	61bb      	str	r3, [r7, #24]
 8005222:	69bb      	ldr	r3, [r7, #24]
 8005224:	781b      	ldrb	r3, [r3, #0]
 8005226:	b2db      	uxtb	r3, r3
 8005228:	2b00      	cmp	r3, #0
 800522a:	d101      	bne.n	8005230 <SEGGER_RTT_ConfigDownBuffer+0x20>
 800522c:	f7ff fcca 	bl	8004bc4 <_DoInit>
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8005230:	4b2e      	ldr	r3, [pc, #184]	@ (80052ec <SEGGER_RTT_ConfigDownBuffer+0xdc>)
 8005232:	617b      	str	r3, [r7, #20]
  if (BufferIndex < (unsigned)pRTTCB->MaxNumDownBuffers) {
 8005234:	697b      	ldr	r3, [r7, #20]
 8005236:	695b      	ldr	r3, [r3, #20]
 8005238:	461a      	mov	r2, r3
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	4293      	cmp	r3, r2
 800523e:	d24d      	bcs.n	80052dc <SEGGER_RTT_ConfigDownBuffer+0xcc>
    SEGGER_RTT_LOCK();
 8005240:	f3ef 8311 	mrs	r3, BASEPRI
 8005244:	f04f 0120 	mov.w	r1, #32
 8005248:	f381 8811 	msr	BASEPRI, r1
 800524c:	613b      	str	r3, [r7, #16]
    if (BufferIndex > 0u) {
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	2b00      	cmp	r3, #0
 8005252:	d031      	beq.n	80052b8 <SEGGER_RTT_ConfigDownBuffer+0xa8>
      pRTTCB->aDown[BufferIndex].sName        = sName;
 8005254:	6979      	ldr	r1, [r7, #20]
 8005256:	68fa      	ldr	r2, [r7, #12]
 8005258:	4613      	mov	r3, r2
 800525a:	005b      	lsls	r3, r3, #1
 800525c:	4413      	add	r3, r2
 800525e:	00db      	lsls	r3, r3, #3
 8005260:	440b      	add	r3, r1
 8005262:	3360      	adds	r3, #96	@ 0x60
 8005264:	68ba      	ldr	r2, [r7, #8]
 8005266:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].pBuffer      = (char*)pBuffer;
 8005268:	6979      	ldr	r1, [r7, #20]
 800526a:	68fa      	ldr	r2, [r7, #12]
 800526c:	4613      	mov	r3, r2
 800526e:	005b      	lsls	r3, r3, #1
 8005270:	4413      	add	r3, r2
 8005272:	00db      	lsls	r3, r3, #3
 8005274:	440b      	add	r3, r1
 8005276:	3364      	adds	r3, #100	@ 0x64
 8005278:	687a      	ldr	r2, [r7, #4]
 800527a:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].SizeOfBuffer = BufferSize;
 800527c:	6979      	ldr	r1, [r7, #20]
 800527e:	68fa      	ldr	r2, [r7, #12]
 8005280:	4613      	mov	r3, r2
 8005282:	005b      	lsls	r3, r3, #1
 8005284:	4413      	add	r3, r2
 8005286:	00db      	lsls	r3, r3, #3
 8005288:	440b      	add	r3, r1
 800528a:	3368      	adds	r3, #104	@ 0x68
 800528c:	683a      	ldr	r2, [r7, #0]
 800528e:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].RdOff        = 0u;
 8005290:	6979      	ldr	r1, [r7, #20]
 8005292:	68fa      	ldr	r2, [r7, #12]
 8005294:	4613      	mov	r3, r2
 8005296:	005b      	lsls	r3, r3, #1
 8005298:	4413      	add	r3, r2
 800529a:	00db      	lsls	r3, r3, #3
 800529c:	440b      	add	r3, r1
 800529e:	3370      	adds	r3, #112	@ 0x70
 80052a0:	2200      	movs	r2, #0
 80052a2:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].WrOff        = 0u;
 80052a4:	6979      	ldr	r1, [r7, #20]
 80052a6:	68fa      	ldr	r2, [r7, #12]
 80052a8:	4613      	mov	r3, r2
 80052aa:	005b      	lsls	r3, r3, #1
 80052ac:	4413      	add	r3, r2
 80052ae:	00db      	lsls	r3, r3, #3
 80052b0:	440b      	add	r3, r1
 80052b2:	336c      	adds	r3, #108	@ 0x6c
 80052b4:	2200      	movs	r2, #0
 80052b6:	601a      	str	r2, [r3, #0]
    }
    pRTTCB->aDown[BufferIndex].Flags          = Flags;
 80052b8:	6979      	ldr	r1, [r7, #20]
 80052ba:	68fa      	ldr	r2, [r7, #12]
 80052bc:	4613      	mov	r3, r2
 80052be:	005b      	lsls	r3, r3, #1
 80052c0:	4413      	add	r3, r2
 80052c2:	00db      	lsls	r3, r3, #3
 80052c4:	440b      	add	r3, r1
 80052c6:	3374      	adds	r3, #116	@ 0x74
 80052c8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80052ca:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 80052cc:	f3bf 8f5f 	dmb	sy
    SEGGER_RTT_UNLOCK();
 80052d0:	693b      	ldr	r3, [r7, #16]
 80052d2:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 80052d6:	2300      	movs	r3, #0
 80052d8:	61fb      	str	r3, [r7, #28]
 80052da:	e002      	b.n	80052e2 <SEGGER_RTT_ConfigDownBuffer+0xd2>
  } else {
    r = -1;
 80052dc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80052e0:	61fb      	str	r3, [r7, #28]
  }
  return r;
 80052e2:	69fb      	ldr	r3, [r7, #28]
}
 80052e4:	4618      	mov	r0, r3
 80052e6:	3720      	adds	r7, #32
 80052e8:	46bd      	mov	sp, r7
 80052ea:	bd80      	pop	{r7, pc}
 80052ec:	20012f20 	.word	0x20012f20

080052f0 <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 80052f0:	b480      	push	{r7}
 80052f2:	b087      	sub	sp, #28
 80052f4:	af00      	add	r7, sp, #0
 80052f6:	60f8      	str	r0, [r7, #12]
 80052f8:	60b9      	str	r1, [r7, #8]
 80052fa:	607a      	str	r2, [r7, #4]
  unsigned int n;
  unsigned int Len;
  //
  // Compute string len
  //
  Len = 0;
 80052fc:	2300      	movs	r3, #0
 80052fe:	613b      	str	r3, [r7, #16]
  while(*(pText + Len) != 0) {
 8005300:	e002      	b.n	8005308 <_EncodeStr+0x18>
    Len++;
 8005302:	693b      	ldr	r3, [r7, #16]
 8005304:	3301      	adds	r3, #1
 8005306:	613b      	str	r3, [r7, #16]
  while(*(pText + Len) != 0) {
 8005308:	68ba      	ldr	r2, [r7, #8]
 800530a:	693b      	ldr	r3, [r7, #16]
 800530c:	4413      	add	r3, r2
 800530e:	781b      	ldrb	r3, [r3, #0]
 8005310:	2b00      	cmp	r3, #0
 8005312:	d1f6      	bne.n	8005302 <_EncodeStr+0x12>
  }
  if (Len > Limit) {
 8005314:	693a      	ldr	r2, [r7, #16]
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	429a      	cmp	r2, r3
 800531a:	d901      	bls.n	8005320 <_EncodeStr+0x30>
    Len = Limit;
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	613b      	str	r3, [r7, #16]
  }
  //
  // Write Len
  //
  if (Len < 255)  {
 8005320:	693b      	ldr	r3, [r7, #16]
 8005322:	2bfe      	cmp	r3, #254	@ 0xfe
 8005324:	d806      	bhi.n	8005334 <_EncodeStr+0x44>
    *pPayload++ = Len; 
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	1c5a      	adds	r2, r3, #1
 800532a:	60fa      	str	r2, [r7, #12]
 800532c:	693a      	ldr	r2, [r7, #16]
 800532e:	b2d2      	uxtb	r2, r2
 8005330:	701a      	strb	r2, [r3, #0]
 8005332:	e011      	b.n	8005358 <_EncodeStr+0x68>
  } else {
    *pPayload++ = 255;
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	1c5a      	adds	r2, r3, #1
 8005338:	60fa      	str	r2, [r7, #12]
 800533a:	22ff      	movs	r2, #255	@ 0xff
 800533c:	701a      	strb	r2, [r3, #0]
    *pPayload++ = (Len & 255);
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	1c5a      	adds	r2, r3, #1
 8005342:	60fa      	str	r2, [r7, #12]
 8005344:	693a      	ldr	r2, [r7, #16]
 8005346:	b2d2      	uxtb	r2, r2
 8005348:	701a      	strb	r2, [r3, #0]
    *pPayload++ = ((Len >> 8) & 255);
 800534a:	693b      	ldr	r3, [r7, #16]
 800534c:	0a19      	lsrs	r1, r3, #8
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	1c5a      	adds	r2, r3, #1
 8005352:	60fa      	str	r2, [r7, #12]
 8005354:	b2ca      	uxtb	r2, r1
 8005356:	701a      	strb	r2, [r3, #0]
  }
  //
  // copy string
  //
  n = 0;
 8005358:	2300      	movs	r3, #0
 800535a:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 800535c:	e00a      	b.n	8005374 <_EncodeStr+0x84>
    *pPayload++ = *pText++;
 800535e:	68ba      	ldr	r2, [r7, #8]
 8005360:	1c53      	adds	r3, r2, #1
 8005362:	60bb      	str	r3, [r7, #8]
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	1c59      	adds	r1, r3, #1
 8005368:	60f9      	str	r1, [r7, #12]
 800536a:	7812      	ldrb	r2, [r2, #0]
 800536c:	701a      	strb	r2, [r3, #0]
    n++;
 800536e:	697b      	ldr	r3, [r7, #20]
 8005370:	3301      	adds	r3, #1
 8005372:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 8005374:	697a      	ldr	r2, [r7, #20]
 8005376:	693b      	ldr	r3, [r7, #16]
 8005378:	429a      	cmp	r2, r3
 800537a:	d3f0      	bcc.n	800535e <_EncodeStr+0x6e>
  }
  return pPayload;
 800537c:	68fb      	ldr	r3, [r7, #12]
}
 800537e:	4618      	mov	r0, r3
 8005380:	371c      	adds	r7, #28
 8005382:	46bd      	mov	sp, r7
 8005384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005388:	4770      	bx	lr

0800538a <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 800538a:	b480      	push	{r7}
 800538c:	b083      	sub	sp, #12
 800538e:	af00      	add	r7, sp, #0
 8005390:	6078      	str	r0, [r7, #4]
  return pPacket + 4;
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	3304      	adds	r3, #4
}
 8005396:	4618      	mov	r0, r3
 8005398:	370c      	adds	r7, #12
 800539a:	46bd      	mov	sp, r7
 800539c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a0:	4770      	bx	lr
	...

080053a4 <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 80053a4:	b580      	push	{r7, lr}
 80053a6:	b082      	sub	sp, #8
 80053a8:	af00      	add	r7, sp, #0
  U8  Cmd;
  int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 80053aa:	4b35      	ldr	r3, [pc, #212]	@ (8005480 <_HandleIncomingPacket+0xdc>)
 80053ac:	7e1b      	ldrb	r3, [r3, #24]
 80053ae:	4618      	mov	r0, r3
 80053b0:	1cfb      	adds	r3, r7, #3
 80053b2:	2201      	movs	r2, #1
 80053b4:	4619      	mov	r1, r3
 80053b6:	f7ff fdab 	bl	8004f10 <SEGGER_RTT_ReadNoLock>
 80053ba:	4603      	mov	r3, r0
 80053bc:	607b      	str	r3, [r7, #4]
  if (Status > 0) {
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	dd59      	ble.n	8005478 <_HandleIncomingPacket+0xd4>
    switch (Cmd) {
 80053c4:	78fb      	ldrb	r3, [r7, #3]
 80053c6:	2b80      	cmp	r3, #128	@ 0x80
 80053c8:	d032      	beq.n	8005430 <_HandleIncomingPacket+0x8c>
 80053ca:	2b80      	cmp	r3, #128	@ 0x80
 80053cc:	dc42      	bgt.n	8005454 <_HandleIncomingPacket+0xb0>
 80053ce:	2b07      	cmp	r3, #7
 80053d0:	dc16      	bgt.n	8005400 <_HandleIncomingPacket+0x5c>
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	dd3e      	ble.n	8005454 <_HandleIncomingPacket+0xb0>
 80053d6:	3b01      	subs	r3, #1
 80053d8:	2b06      	cmp	r3, #6
 80053da:	d83b      	bhi.n	8005454 <_HandleIncomingPacket+0xb0>
 80053dc:	a201      	add	r2, pc, #4	@ (adr r2, 80053e4 <_HandleIncomingPacket+0x40>)
 80053de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053e2:	bf00      	nop
 80053e4:	08005407 	.word	0x08005407
 80053e8:	0800540d 	.word	0x0800540d
 80053ec:	08005413 	.word	0x08005413
 80053f0:	08005419 	.word	0x08005419
 80053f4:	0800541f 	.word	0x0800541f
 80053f8:	08005425 	.word	0x08005425
 80053fc:	0800542b 	.word	0x0800542b
 8005400:	2b7f      	cmp	r3, #127	@ 0x7f
 8005402:	d034      	beq.n	800546e <_HandleIncomingPacket+0xca>
 8005404:	e026      	b.n	8005454 <_HandleIncomingPacket+0xb0>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 8005406:	f000 ff43 	bl	8006290 <SEGGER_SYSVIEW_Start>
      break;
 800540a:	e035      	b.n	8005478 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 800540c:	f000 fffc 	bl	8006408 <SEGGER_SYSVIEW_Stop>
      break;
 8005410:	e032      	b.n	8005478 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 8005412:	f001 f9d5 	bl	80067c0 <SEGGER_SYSVIEW_RecordSystime>
      break;
 8005416:	e02f      	b.n	8005478 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 8005418:	f001 f99a 	bl	8006750 <SEGGER_SYSVIEW_SendTaskList>
      break;
 800541c:	e02c      	b.n	8005478 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 800541e:	f001 f819 	bl	8006454 <SEGGER_SYSVIEW_GetSysDesc>
      break;
 8005422:	e029      	b.n	8005478 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 8005424:	f001 fc08 	bl	8006c38 <SEGGER_SYSVIEW_SendNumModules>
      break;
 8005428:	e026      	b.n	8005478 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 800542a:	f001 fbe7 	bl	8006bfc <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 800542e:	e023      	b.n	8005478 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8005430:	4b13      	ldr	r3, [pc, #76]	@ (8005480 <_HandleIncomingPacket+0xdc>)
 8005432:	7e1b      	ldrb	r3, [r3, #24]
 8005434:	4618      	mov	r0, r3
 8005436:	1cfb      	adds	r3, r7, #3
 8005438:	2201      	movs	r2, #1
 800543a:	4619      	mov	r1, r3
 800543c:	f7ff fd68 	bl	8004f10 <SEGGER_RTT_ReadNoLock>
 8005440:	4603      	mov	r3, r0
 8005442:	607b      	str	r3, [r7, #4]
      if (Status > 0) {
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	2b00      	cmp	r3, #0
 8005448:	dd13      	ble.n	8005472 <_HandleIncomingPacket+0xce>
        SEGGER_SYSVIEW_SendModule(Cmd);
 800544a:	78fb      	ldrb	r3, [r7, #3]
 800544c:	4618      	mov	r0, r3
 800544e:	f001 fb55 	bl	8006afc <SEGGER_SYSVIEW_SendModule>
      }
      break;
 8005452:	e00e      	b.n	8005472 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_HEARTBEAT:
      break;
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 8005454:	78fb      	ldrb	r3, [r7, #3]
 8005456:	b25b      	sxtb	r3, r3
 8005458:	2b00      	cmp	r3, #0
 800545a:	da0c      	bge.n	8005476 <_HandleIncomingPacket+0xd2>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 800545c:	4b08      	ldr	r3, [pc, #32]	@ (8005480 <_HandleIncomingPacket+0xdc>)
 800545e:	7e1b      	ldrb	r3, [r3, #24]
 8005460:	4618      	mov	r0, r3
 8005462:	1cfb      	adds	r3, r7, #3
 8005464:	2201      	movs	r2, #1
 8005466:	4619      	mov	r1, r3
 8005468:	f7ff fd52 	bl	8004f10 <SEGGER_RTT_ReadNoLock>
      }
      break;
 800546c:	e003      	b.n	8005476 <_HandleIncomingPacket+0xd2>
      break;
 800546e:	bf00      	nop
 8005470:	e002      	b.n	8005478 <_HandleIncomingPacket+0xd4>
      break;
 8005472:	bf00      	nop
 8005474:	e000      	b.n	8005478 <_HandleIncomingPacket+0xd4>
      break;
 8005476:	bf00      	nop
    }
  }
}
 8005478:	bf00      	nop
 800547a:	3708      	adds	r7, #8
 800547c:	46bd      	mov	sp, r7
 800547e:	bd80      	pop	{r7, pc}
 8005480:	200143e0 	.word	0x200143e0

08005484 <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 8005484:	b580      	push	{r7, lr}
 8005486:	b08c      	sub	sp, #48	@ 0x30
 8005488:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 800548a:	2301      	movs	r3, #1
 800548c:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 800548e:	1d3b      	adds	r3, r7, #4
 8005490:	3301      	adds	r3, #1
 8005492:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 8005494:	69fb      	ldr	r3, [r7, #28]
 8005496:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005498:	4b32      	ldr	r3, [pc, #200]	@ (8005564 <_TrySendOverflowPacket+0xe0>)
 800549a:	695b      	ldr	r3, [r3, #20]
 800549c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800549e:	e00b      	b.n	80054b8 <_TrySendOverflowPacket+0x34>
 80054a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054a2:	b2da      	uxtb	r2, r3
 80054a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80054a6:	1c59      	adds	r1, r3, #1
 80054a8:	62f9      	str	r1, [r7, #44]	@ 0x2c
 80054aa:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80054ae:	b2d2      	uxtb	r2, r2
 80054b0:	701a      	strb	r2, [r3, #0]
 80054b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054b4:	09db      	lsrs	r3, r3, #7
 80054b6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80054b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054ba:	2b7f      	cmp	r3, #127	@ 0x7f
 80054bc:	d8f0      	bhi.n	80054a0 <_TrySendOverflowPacket+0x1c>
 80054be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80054c0:	1c5a      	adds	r2, r3, #1
 80054c2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80054c4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80054c6:	b2d2      	uxtb	r2, r2
 80054c8:	701a      	strb	r2, [r3, #0]
 80054ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80054cc:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 80054ce:	4b26      	ldr	r3, [pc, #152]	@ (8005568 <_TrySendOverflowPacket+0xe4>)
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 80054d4:	4b23      	ldr	r3, [pc, #140]	@ (8005564 <_TrySendOverflowPacket+0xe0>)
 80054d6:	68db      	ldr	r3, [r3, #12]
 80054d8:	69ba      	ldr	r2, [r7, #24]
 80054da:	1ad3      	subs	r3, r2, r3
 80054dc:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 80054de:	69fb      	ldr	r3, [r7, #28]
 80054e0:	627b      	str	r3, [r7, #36]	@ 0x24
 80054e2:	697b      	ldr	r3, [r7, #20]
 80054e4:	623b      	str	r3, [r7, #32]
 80054e6:	e00b      	b.n	8005500 <_TrySendOverflowPacket+0x7c>
 80054e8:	6a3b      	ldr	r3, [r7, #32]
 80054ea:	b2da      	uxtb	r2, r3
 80054ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054ee:	1c59      	adds	r1, r3, #1
 80054f0:	6279      	str	r1, [r7, #36]	@ 0x24
 80054f2:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80054f6:	b2d2      	uxtb	r2, r2
 80054f8:	701a      	strb	r2, [r3, #0]
 80054fa:	6a3b      	ldr	r3, [r7, #32]
 80054fc:	09db      	lsrs	r3, r3, #7
 80054fe:	623b      	str	r3, [r7, #32]
 8005500:	6a3b      	ldr	r3, [r7, #32]
 8005502:	2b7f      	cmp	r3, #127	@ 0x7f
 8005504:	d8f0      	bhi.n	80054e8 <_TrySendOverflowPacket+0x64>
 8005506:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005508:	1c5a      	adds	r2, r3, #1
 800550a:	627a      	str	r2, [r7, #36]	@ 0x24
 800550c:	6a3a      	ldr	r2, [r7, #32]
 800550e:	b2d2      	uxtb	r2, r2
 8005510:	701a      	strb	r2, [r3, #0]
 8005512:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005514:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, pPayload - aPacket);
 8005516:	4b13      	ldr	r3, [pc, #76]	@ (8005564 <_TrySendOverflowPacket+0xe0>)
 8005518:	785b      	ldrb	r3, [r3, #1]
 800551a:	4618      	mov	r0, r3
 800551c:	1d3b      	adds	r3, r7, #4
 800551e:	69fa      	ldr	r2, [r7, #28]
 8005520:	1ad3      	subs	r3, r2, r3
 8005522:	461a      	mov	r2, r3
 8005524:	1d3b      	adds	r3, r7, #4
 8005526:	4619      	mov	r1, r3
 8005528:	f7fa fe52 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 800552c:	4603      	mov	r3, r0
 800552e:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pPayload - aPacket);
 8005530:	f7ff fabe 	bl	8004ab0 <HIF_UART_EnableTXEInterrupt>
  if (Status) {
 8005534:	693b      	ldr	r3, [r7, #16]
 8005536:	2b00      	cmp	r3, #0
 8005538:	d009      	beq.n	800554e <_TrySendOverflowPacket+0xca>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 800553a:	4a0a      	ldr	r2, [pc, #40]	@ (8005564 <_TrySendOverflowPacket+0xe0>)
 800553c:	69bb      	ldr	r3, [r7, #24]
 800553e:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 8005540:	4b08      	ldr	r3, [pc, #32]	@ (8005564 <_TrySendOverflowPacket+0xe0>)
 8005542:	781b      	ldrb	r3, [r3, #0]
 8005544:	3b01      	subs	r3, #1
 8005546:	b2da      	uxtb	r2, r3
 8005548:	4b06      	ldr	r3, [pc, #24]	@ (8005564 <_TrySendOverflowPacket+0xe0>)
 800554a:	701a      	strb	r2, [r3, #0]
 800554c:	e004      	b.n	8005558 <_TrySendOverflowPacket+0xd4>
  } else {
    _SYSVIEW_Globals.DropCount++;
 800554e:	4b05      	ldr	r3, [pc, #20]	@ (8005564 <_TrySendOverflowPacket+0xe0>)
 8005550:	695b      	ldr	r3, [r3, #20]
 8005552:	3301      	adds	r3, #1
 8005554:	4a03      	ldr	r2, [pc, #12]	@ (8005564 <_TrySendOverflowPacket+0xe0>)
 8005556:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 8005558:	693b      	ldr	r3, [r7, #16]
}
 800555a:	4618      	mov	r0, r3
 800555c:	3730      	adds	r7, #48	@ 0x30
 800555e:	46bd      	mov	sp, r7
 8005560:	bd80      	pop	{r7, pc}
 8005562:	bf00      	nop
 8005564:	200143e0 	.word	0x200143e0
 8005568:	e0001004 	.word	0xe0001004

0800556c <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 800556c:	b580      	push	{r7, lr}
 800556e:	b08a      	sub	sp, #40	@ 0x28
 8005570:	af00      	add	r7, sp, #0
 8005572:	60f8      	str	r0, [r7, #12]
 8005574:	60b9      	str	r1, [r7, #8]
 8005576:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 8005578:	4b6d      	ldr	r3, [pc, #436]	@ (8005730 <_SendPacket+0x1c4>)
 800557a:	781b      	ldrb	r3, [r3, #0]
 800557c:	2b01      	cmp	r3, #1
 800557e:	d010      	beq.n	80055a2 <_SendPacket+0x36>
    goto Send;
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 8005580:	4b6b      	ldr	r3, [pc, #428]	@ (8005730 <_SendPacket+0x1c4>)
 8005582:	781b      	ldrb	r3, [r3, #0]
 8005584:	2b00      	cmp	r3, #0
 8005586:	f000 80a5 	beq.w	80056d4 <_SendPacket+0x168>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 800558a:	4b69      	ldr	r3, [pc, #420]	@ (8005730 <_SendPacket+0x1c4>)
 800558c:	781b      	ldrb	r3, [r3, #0]
 800558e:	2b02      	cmp	r3, #2
 8005590:	d109      	bne.n	80055a6 <_SendPacket+0x3a>
    _TrySendOverflowPacket();
 8005592:	f7ff ff77 	bl	8005484 <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 8005596:	4b66      	ldr	r3, [pc, #408]	@ (8005730 <_SendPacket+0x1c4>)
 8005598:	781b      	ldrb	r3, [r3, #0]
 800559a:	2b01      	cmp	r3, #1
 800559c:	f040 809c 	bne.w	80056d8 <_SendPacket+0x16c>
      goto SendDone;
    }
  }
Send:
 80055a0:	e001      	b.n	80055a6 <_SendPacket+0x3a>
    goto Send;
 80055a2:	bf00      	nop
 80055a4:	e000      	b.n	80055a8 <_SendPacket+0x3c>
Send:
 80055a6:	bf00      	nop
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	2b1f      	cmp	r3, #31
 80055ac:	d809      	bhi.n	80055c2 <_SendPacket+0x56>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 80055ae:	4b60      	ldr	r3, [pc, #384]	@ (8005730 <_SendPacket+0x1c4>)
 80055b0:	69da      	ldr	r2, [r3, #28]
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	fa22 f303 	lsr.w	r3, r2, r3
 80055b8:	f003 0301 	and.w	r3, r3, #1
 80055bc:	2b00      	cmp	r3, #0
 80055be:	f040 808d 	bne.w	80056dc <_SendPacket+0x170>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	2b17      	cmp	r3, #23
 80055c6:	d807      	bhi.n	80055d8 <_SendPacket+0x6c>
    *--pStartPacket = EventId;
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	3b01      	subs	r3, #1
 80055cc:	60fb      	str	r3, [r7, #12]
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	b2da      	uxtb	r2, r3
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	701a      	strb	r2, [r3, #0]
 80055d6:	e03d      	b.n	8005654 <_SendPacket+0xe8>
  } else {
    NumBytes = pEndPacket - pStartPacket;
 80055d8:	68ba      	ldr	r2, [r7, #8]
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	1ad3      	subs	r3, r2, r3
 80055de:	61fb      	str	r3, [r7, #28]
    if (NumBytes > 127) {
 80055e0:	69fb      	ldr	r3, [r7, #28]
 80055e2:	2b7f      	cmp	r3, #127	@ 0x7f
 80055e4:	d912      	bls.n	800560c <_SendPacket+0xa0>
      *--pStartPacket = (NumBytes >> 7);
 80055e6:	69fb      	ldr	r3, [r7, #28]
 80055e8:	09da      	lsrs	r2, r3, #7
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	3b01      	subs	r3, #1
 80055ee:	60fb      	str	r3, [r7, #12]
 80055f0:	b2d2      	uxtb	r2, r2
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = NumBytes | 0x80;
 80055f6:	69fb      	ldr	r3, [r7, #28]
 80055f8:	b2db      	uxtb	r3, r3
 80055fa:	68fa      	ldr	r2, [r7, #12]
 80055fc:	3a01      	subs	r2, #1
 80055fe:	60fa      	str	r2, [r7, #12]
 8005600:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005604:	b2da      	uxtb	r2, r3
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	701a      	strb	r2, [r3, #0]
 800560a:	e006      	b.n	800561a <_SendPacket+0xae>
    } else {
      *--pStartPacket = NumBytes;
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	3b01      	subs	r3, #1
 8005610:	60fb      	str	r3, [r7, #12]
 8005612:	69fb      	ldr	r3, [r7, #28]
 8005614:	b2da      	uxtb	r2, r3
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	701a      	strb	r2, [r3, #0]
    }
    if (EventId > 127) {
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	2b7f      	cmp	r3, #127	@ 0x7f
 800561e:	d912      	bls.n	8005646 <_SendPacket+0xda>
      *--pStartPacket = (EventId >> 7);
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	09da      	lsrs	r2, r3, #7
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	3b01      	subs	r3, #1
 8005628:	60fb      	str	r3, [r7, #12]
 800562a:	b2d2      	uxtb	r2, r2
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = EventId | 0x80;
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	b2db      	uxtb	r3, r3
 8005634:	68fa      	ldr	r2, [r7, #12]
 8005636:	3a01      	subs	r2, #1
 8005638:	60fa      	str	r2, [r7, #12]
 800563a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800563e:	b2da      	uxtb	r2, r3
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	701a      	strb	r2, [r3, #0]
 8005644:	e006      	b.n	8005654 <_SendPacket+0xe8>
    } else {
      *--pStartPacket = EventId;
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	3b01      	subs	r3, #1
 800564a:	60fb      	str	r3, [r7, #12]
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	b2da      	uxtb	r2, r3
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	701a      	strb	r2, [r3, #0]
    }
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8005654:	4b37      	ldr	r3, [pc, #220]	@ (8005734 <_SendPacket+0x1c8>)
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 800565a:	4b35      	ldr	r3, [pc, #212]	@ (8005730 <_SendPacket+0x1c4>)
 800565c:	68db      	ldr	r3, [r3, #12]
 800565e:	69ba      	ldr	r2, [r7, #24]
 8005660:	1ad3      	subs	r3, r2, r3
 8005662:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 8005664:	68bb      	ldr	r3, [r7, #8]
 8005666:	627b      	str	r3, [r7, #36]	@ 0x24
 8005668:	697b      	ldr	r3, [r7, #20]
 800566a:	623b      	str	r3, [r7, #32]
 800566c:	e00b      	b.n	8005686 <_SendPacket+0x11a>
 800566e:	6a3b      	ldr	r3, [r7, #32]
 8005670:	b2da      	uxtb	r2, r3
 8005672:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005674:	1c59      	adds	r1, r3, #1
 8005676:	6279      	str	r1, [r7, #36]	@ 0x24
 8005678:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800567c:	b2d2      	uxtb	r2, r2
 800567e:	701a      	strb	r2, [r3, #0]
 8005680:	6a3b      	ldr	r3, [r7, #32]
 8005682:	09db      	lsrs	r3, r3, #7
 8005684:	623b      	str	r3, [r7, #32]
 8005686:	6a3b      	ldr	r3, [r7, #32]
 8005688:	2b7f      	cmp	r3, #127	@ 0x7f
 800568a:	d8f0      	bhi.n	800566e <_SendPacket+0x102>
 800568c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800568e:	1c5a      	adds	r2, r3, #1
 8005690:	627a      	str	r2, [r7, #36]	@ 0x24
 8005692:	6a3a      	ldr	r2, [r7, #32]
 8005694:	b2d2      	uxtb	r2, r2
 8005696:	701a      	strb	r2, [r3, #0]
 8005698:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800569a:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, pEndPacket - pStartPacket);
 800569c:	4b24      	ldr	r3, [pc, #144]	@ (8005730 <_SendPacket+0x1c4>)
 800569e:	785b      	ldrb	r3, [r3, #1]
 80056a0:	4618      	mov	r0, r3
 80056a2:	68ba      	ldr	r2, [r7, #8]
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	1ad3      	subs	r3, r2, r3
 80056a8:	461a      	mov	r2, r3
 80056aa:	68f9      	ldr	r1, [r7, #12]
 80056ac:	f7fa fd90 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 80056b0:	4603      	mov	r3, r0
 80056b2:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pEndPacket - pStartPacket);
 80056b4:	f7ff f9fc 	bl	8004ab0 <HIF_UART_EnableTXEInterrupt>
  if (Status) {
 80056b8:	693b      	ldr	r3, [r7, #16]
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d003      	beq.n	80056c6 <_SendPacket+0x15a>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 80056be:	4a1c      	ldr	r2, [pc, #112]	@ (8005730 <_SendPacket+0x1c4>)
 80056c0:	69bb      	ldr	r3, [r7, #24]
 80056c2:	60d3      	str	r3, [r2, #12]
 80056c4:	e00b      	b.n	80056de <_SendPacket+0x172>
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 80056c6:	4b1a      	ldr	r3, [pc, #104]	@ (8005730 <_SendPacket+0x1c4>)
 80056c8:	781b      	ldrb	r3, [r3, #0]
 80056ca:	3301      	adds	r3, #1
 80056cc:	b2da      	uxtb	r2, r3
 80056ce:	4b18      	ldr	r3, [pc, #96]	@ (8005730 <_SendPacket+0x1c4>)
 80056d0:	701a      	strb	r2, [r3, #0]
 80056d2:	e004      	b.n	80056de <_SendPacket+0x172>
    goto SendDone;
 80056d4:	bf00      	nop
 80056d6:	e002      	b.n	80056de <_SendPacket+0x172>
      goto SendDone;
 80056d8:	bf00      	nop
 80056da:	e000      	b.n	80056de <_SendPacket+0x172>
      goto SendDone;
 80056dc:	bf00      	nop
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 80056de:	4b14      	ldr	r3, [pc, #80]	@ (8005730 <_SendPacket+0x1c4>)
 80056e0:	7e1b      	ldrb	r3, [r3, #24]
 80056e2:	4619      	mov	r1, r3
 80056e4:	4a14      	ldr	r2, [pc, #80]	@ (8005738 <_SendPacket+0x1cc>)
 80056e6:	460b      	mov	r3, r1
 80056e8:	005b      	lsls	r3, r3, #1
 80056ea:	440b      	add	r3, r1
 80056ec:	00db      	lsls	r3, r3, #3
 80056ee:	4413      	add	r3, r2
 80056f0:	336c      	adds	r3, #108	@ 0x6c
 80056f2:	681a      	ldr	r2, [r3, #0]
 80056f4:	4b0e      	ldr	r3, [pc, #56]	@ (8005730 <_SendPacket+0x1c4>)
 80056f6:	7e1b      	ldrb	r3, [r3, #24]
 80056f8:	4618      	mov	r0, r3
 80056fa:	490f      	ldr	r1, [pc, #60]	@ (8005738 <_SendPacket+0x1cc>)
 80056fc:	4603      	mov	r3, r0
 80056fe:	005b      	lsls	r3, r3, #1
 8005700:	4403      	add	r3, r0
 8005702:	00db      	lsls	r3, r3, #3
 8005704:	440b      	add	r3, r1
 8005706:	3370      	adds	r3, #112	@ 0x70
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	429a      	cmp	r2, r3
 800570c:	d00b      	beq.n	8005726 <_SendPacket+0x1ba>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 800570e:	4b08      	ldr	r3, [pc, #32]	@ (8005730 <_SendPacket+0x1c4>)
 8005710:	789b      	ldrb	r3, [r3, #2]
 8005712:	2b00      	cmp	r3, #0
 8005714:	d107      	bne.n	8005726 <_SendPacket+0x1ba>
      _SYSVIEW_Globals.RecursionCnt = 1;
 8005716:	4b06      	ldr	r3, [pc, #24]	@ (8005730 <_SendPacket+0x1c4>)
 8005718:	2201      	movs	r2, #1
 800571a:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 800571c:	f7ff fe42 	bl	80053a4 <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 8005720:	4b03      	ldr	r3, [pc, #12]	@ (8005730 <_SendPacket+0x1c4>)
 8005722:	2200      	movs	r2, #0
 8005724:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 8005726:	bf00      	nop
 8005728:	3728      	adds	r7, #40	@ 0x28
 800572a:	46bd      	mov	sp, r7
 800572c:	bd80      	pop	{r7, pc}
 800572e:	bf00      	nop
 8005730:	200143e0 	.word	0x200143e0
 8005734:	e0001004 	.word	0xe0001004
 8005738:	20012f20 	.word	0x20012f20

0800573c <_StoreChar>:
*
*  Parameters
*    p            Pointer to the buffer description.
*    c            Character to be printed.
*/
static void _StoreChar(SEGGER_SYSVIEW_PRINTF_DESC * p, char c) {
 800573c:	b580      	push	{r7, lr}
 800573e:	b08a      	sub	sp, #40	@ 0x28
 8005740:	af00      	add	r7, sp, #0
 8005742:	6078      	str	r0, [r7, #4]
 8005744:	460b      	mov	r3, r1
 8005746:	70fb      	strb	r3, [r7, #3]
  unsigned int  Cnt;
  U8*           pPayload;
  U32           Options;

  Cnt = p->Cnt;
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	691b      	ldr	r3, [r3, #16]
 800574c:	617b      	str	r3, [r7, #20]
  if ((Cnt + 1u) <= SEGGER_SYSVIEW_MAX_STRING_LEN) {
 800574e:	697b      	ldr	r3, [r7, #20]
 8005750:	3301      	adds	r3, #1
 8005752:	2b80      	cmp	r3, #128	@ 0x80
 8005754:	d80a      	bhi.n	800576c <_StoreChar+0x30>
    *(p->pPayload++) = c;
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	685b      	ldr	r3, [r3, #4]
 800575a:	1c59      	adds	r1, r3, #1
 800575c:	687a      	ldr	r2, [r7, #4]
 800575e:	6051      	str	r1, [r2, #4]
 8005760:	78fa      	ldrb	r2, [r7, #3]
 8005762:	701a      	strb	r2, [r3, #0]
    p->Cnt = Cnt + 1u;
 8005764:	697b      	ldr	r3, [r7, #20]
 8005766:	1c5a      	adds	r2, r3, #1
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	611a      	str	r2, [r3, #16]
  }
  //
  // Write part of string, when the buffer is full
  //
  if (p->Cnt == SEGGER_SYSVIEW_MAX_STRING_LEN) {
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	691b      	ldr	r3, [r3, #16]
 8005770:	2b80      	cmp	r3, #128	@ 0x80
 8005772:	d15a      	bne.n	800582a <_StoreChar+0xee>
    *(p->pPayloadStart) = p->Cnt;
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	691a      	ldr	r2, [r3, #16]
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	689b      	ldr	r3, [r3, #8]
 800577c:	b2d2      	uxtb	r2, r2
 800577e:	701a      	strb	r2, [r3, #0]
    pPayload = p->pPayload;
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	685b      	ldr	r3, [r3, #4]
 8005784:	613b      	str	r3, [r7, #16]
    Options = p->Options;
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	68db      	ldr	r3, [r3, #12]
 800578a:	60fb      	str	r3, [r7, #12]
    ENCODE_U32(pPayload, Options);
 800578c:	693b      	ldr	r3, [r7, #16]
 800578e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	623b      	str	r3, [r7, #32]
 8005794:	e00b      	b.n	80057ae <_StoreChar+0x72>
 8005796:	6a3b      	ldr	r3, [r7, #32]
 8005798:	b2da      	uxtb	r2, r3
 800579a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800579c:	1c59      	adds	r1, r3, #1
 800579e:	6279      	str	r1, [r7, #36]	@ 0x24
 80057a0:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80057a4:	b2d2      	uxtb	r2, r2
 80057a6:	701a      	strb	r2, [r3, #0]
 80057a8:	6a3b      	ldr	r3, [r7, #32]
 80057aa:	09db      	lsrs	r3, r3, #7
 80057ac:	623b      	str	r3, [r7, #32]
 80057ae:	6a3b      	ldr	r3, [r7, #32]
 80057b0:	2b7f      	cmp	r3, #127	@ 0x7f
 80057b2:	d8f0      	bhi.n	8005796 <_StoreChar+0x5a>
 80057b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057b6:	1c5a      	adds	r2, r3, #1
 80057b8:	627a      	str	r2, [r7, #36]	@ 0x24
 80057ba:	6a3a      	ldr	r2, [r7, #32]
 80057bc:	b2d2      	uxtb	r2, r2
 80057be:	701a      	strb	r2, [r3, #0]
 80057c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057c2:	613b      	str	r3, [r7, #16]
    ENCODE_U32(pPayload, 0);
 80057c4:	693b      	ldr	r3, [r7, #16]
 80057c6:	61fb      	str	r3, [r7, #28]
 80057c8:	2300      	movs	r3, #0
 80057ca:	61bb      	str	r3, [r7, #24]
 80057cc:	e00b      	b.n	80057e6 <_StoreChar+0xaa>
 80057ce:	69bb      	ldr	r3, [r7, #24]
 80057d0:	b2da      	uxtb	r2, r3
 80057d2:	69fb      	ldr	r3, [r7, #28]
 80057d4:	1c59      	adds	r1, r3, #1
 80057d6:	61f9      	str	r1, [r7, #28]
 80057d8:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80057dc:	b2d2      	uxtb	r2, r2
 80057de:	701a      	strb	r2, [r3, #0]
 80057e0:	69bb      	ldr	r3, [r7, #24]
 80057e2:	09db      	lsrs	r3, r3, #7
 80057e4:	61bb      	str	r3, [r7, #24]
 80057e6:	69bb      	ldr	r3, [r7, #24]
 80057e8:	2b7f      	cmp	r3, #127	@ 0x7f
 80057ea:	d8f0      	bhi.n	80057ce <_StoreChar+0x92>
 80057ec:	69fb      	ldr	r3, [r7, #28]
 80057ee:	1c5a      	adds	r2, r3, #1
 80057f0:	61fa      	str	r2, [r7, #28]
 80057f2:	69ba      	ldr	r2, [r7, #24]
 80057f4:	b2d2      	uxtb	r2, r2
 80057f6:	701a      	strb	r2, [r3, #0]
 80057f8:	69fb      	ldr	r3, [r7, #28]
 80057fa:	613b      	str	r3, [r7, #16]
    _SendPacket(p->pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	689b      	ldr	r3, [r3, #8]
 8005800:	221a      	movs	r2, #26
 8005802:	6939      	ldr	r1, [r7, #16]
 8005804:	4618      	mov	r0, r3
 8005806:	f7ff feb1 	bl	800556c <_SendPacket>
    p->pPayloadStart = _PreparePacket(p->pBuffer);
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	4618      	mov	r0, r3
 8005810:	f7ff fdbb 	bl	800538a <_PreparePacket>
 8005814:	4602      	mov	r2, r0
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	609a      	str	r2, [r3, #8]
    p->pPayload = p->pPayloadStart + 1u;
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	689b      	ldr	r3, [r3, #8]
 800581e:	1c5a      	adds	r2, r3, #1
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	605a      	str	r2, [r3, #4]
    p->Cnt = 0u;
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	2200      	movs	r2, #0
 8005828:	611a      	str	r2, [r3, #16]
  }
}
 800582a:	bf00      	nop
 800582c:	3728      	adds	r7, #40	@ 0x28
 800582e:	46bd      	mov	sp, r7
 8005830:	bd80      	pop	{r7, pc}
	...

08005834 <_PrintUnsigned>:
*    Base         Base of the value.
*    NumDigits    Number of digits to be printed.
*    FieldWidth   Width of the printed field.
*    FormatFlags  Flags for formatting the value.
*/
static void _PrintUnsigned(SEGGER_SYSVIEW_PRINTF_DESC * pBufferDesc, unsigned int v, unsigned int Base, unsigned int NumDigits, unsigned int FieldWidth, unsigned int FormatFlags) {
 8005834:	b580      	push	{r7, lr}
 8005836:	b08a      	sub	sp, #40	@ 0x28
 8005838:	af00      	add	r7, sp, #0
 800583a:	60f8      	str	r0, [r7, #12]
 800583c:	60b9      	str	r1, [r7, #8]
 800583e:	607a      	str	r2, [r7, #4]
 8005840:	603b      	str	r3, [r7, #0]
  unsigned int      Digit;
  unsigned int      Number;
  unsigned int      Width;
  char              c;

  Number = v;
 8005842:	68bb      	ldr	r3, [r7, #8]
 8005844:	623b      	str	r3, [r7, #32]
  Digit = 1u;
 8005846:	2301      	movs	r3, #1
 8005848:	627b      	str	r3, [r7, #36]	@ 0x24
  //
  // Get actual field width
  //
  Width = 1u;
 800584a:	2301      	movs	r3, #1
 800584c:	61fb      	str	r3, [r7, #28]
  while (Number >= Base) {
 800584e:	e007      	b.n	8005860 <_PrintUnsigned+0x2c>
    Number = (Number / Base);
 8005850:	6a3a      	ldr	r2, [r7, #32]
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	fbb2 f3f3 	udiv	r3, r2, r3
 8005858:	623b      	str	r3, [r7, #32]
    Width++;
 800585a:	69fb      	ldr	r3, [r7, #28]
 800585c:	3301      	adds	r3, #1
 800585e:	61fb      	str	r3, [r7, #28]
  while (Number >= Base) {
 8005860:	6a3a      	ldr	r2, [r7, #32]
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	429a      	cmp	r2, r3
 8005866:	d2f3      	bcs.n	8005850 <_PrintUnsigned+0x1c>
  }
  if (NumDigits > Width) {
 8005868:	683a      	ldr	r2, [r7, #0]
 800586a:	69fb      	ldr	r3, [r7, #28]
 800586c:	429a      	cmp	r2, r3
 800586e:	d901      	bls.n	8005874 <_PrintUnsigned+0x40>
    Width = NumDigits;
 8005870:	683b      	ldr	r3, [r7, #0]
 8005872:	61fb      	str	r3, [r7, #28]
  }
  //
  // Print leading chars if necessary
  //
  if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) {
 8005874:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005876:	f003 0301 	and.w	r3, r3, #1
 800587a:	2b00      	cmp	r3, #0
 800587c:	d000      	beq.n	8005880 <_PrintUnsigned+0x4c>
 800587e:	e01f      	b.n	80058c0 <_PrintUnsigned+0x8c>
    if (FieldWidth != 0u) {
 8005880:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005882:	2b00      	cmp	r3, #0
 8005884:	d01c      	beq.n	80058c0 <_PrintUnsigned+0x8c>
      if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && (NumDigits == 0u)) {
 8005886:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005888:	f003 0302 	and.w	r3, r3, #2
 800588c:	2b00      	cmp	r3, #0
 800588e:	d005      	beq.n	800589c <_PrintUnsigned+0x68>
 8005890:	683b      	ldr	r3, [r7, #0]
 8005892:	2b00      	cmp	r3, #0
 8005894:	d102      	bne.n	800589c <_PrintUnsigned+0x68>
        c = '0';
 8005896:	2330      	movs	r3, #48	@ 0x30
 8005898:	76fb      	strb	r3, [r7, #27]
 800589a:	e001      	b.n	80058a0 <_PrintUnsigned+0x6c>
      } else {
        c = ' ';
 800589c:	2320      	movs	r3, #32
 800589e:	76fb      	strb	r3, [r7, #27]
      }
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 80058a0:	e007      	b.n	80058b2 <_PrintUnsigned+0x7e>
        FieldWidth--;
 80058a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058a4:	3b01      	subs	r3, #1
 80058a6:	633b      	str	r3, [r7, #48]	@ 0x30
        _StoreChar(pBufferDesc, c);
 80058a8:	7efb      	ldrb	r3, [r7, #27]
 80058aa:	4619      	mov	r1, r3
 80058ac:	68f8      	ldr	r0, [r7, #12]
 80058ae:	f7ff ff45 	bl	800573c <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 80058b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d003      	beq.n	80058c0 <_PrintUnsigned+0x8c>
 80058b8:	69fa      	ldr	r2, [r7, #28]
 80058ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058bc:	429a      	cmp	r2, r3
 80058be:	d3f0      	bcc.n	80058a2 <_PrintUnsigned+0x6e>
  // Compute Digit.
  // Loop until Digit has the value of the highest digit required.
  // Example: If the output is 345 (Base 10), loop 2 times until Digit is 100.
  //
  while (1) {
    if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
 80058c0:	683b      	ldr	r3, [r7, #0]
 80058c2:	2b01      	cmp	r3, #1
 80058c4:	d903      	bls.n	80058ce <_PrintUnsigned+0x9a>
      NumDigits--;
 80058c6:	683b      	ldr	r3, [r7, #0]
 80058c8:	3b01      	subs	r3, #1
 80058ca:	603b      	str	r3, [r7, #0]
 80058cc:	e009      	b.n	80058e2 <_PrintUnsigned+0xae>
    } else {
      Div = v / Digit;
 80058ce:	68ba      	ldr	r2, [r7, #8]
 80058d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80058d6:	617b      	str	r3, [r7, #20]
      if (Div < Base) {        // Is our divider big enough to extract the highest digit from value? => Done
 80058d8:	697a      	ldr	r2, [r7, #20]
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	429a      	cmp	r2, r3
 80058de:	d200      	bcs.n	80058e2 <_PrintUnsigned+0xae>
        break;
 80058e0:	e005      	b.n	80058ee <_PrintUnsigned+0xba>
      }
    }
    Digit *= Base;
 80058e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058e4:	687a      	ldr	r2, [r7, #4]
 80058e6:	fb02 f303 	mul.w	r3, r2, r3
 80058ea:	627b      	str	r3, [r7, #36]	@ 0x24
    if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
 80058ec:	e7e8      	b.n	80058c0 <_PrintUnsigned+0x8c>
  }
  //
  // Output digits
  //
  do {
    Div = v / Digit;
 80058ee:	68ba      	ldr	r2, [r7, #8]
 80058f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80058f6:	617b      	str	r3, [r7, #20]
    v -= Div * Digit;
 80058f8:	697b      	ldr	r3, [r7, #20]
 80058fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80058fc:	fb02 f303 	mul.w	r3, r2, r3
 8005900:	68ba      	ldr	r2, [r7, #8]
 8005902:	1ad3      	subs	r3, r2, r3
 8005904:	60bb      	str	r3, [r7, #8]
    _StoreChar(pBufferDesc, _aV2C[Div]);
 8005906:	4a15      	ldr	r2, [pc, #84]	@ (800595c <_PrintUnsigned+0x128>)
 8005908:	697b      	ldr	r3, [r7, #20]
 800590a:	4413      	add	r3, r2
 800590c:	781b      	ldrb	r3, [r3, #0]
 800590e:	4619      	mov	r1, r3
 8005910:	68f8      	ldr	r0, [r7, #12]
 8005912:	f7ff ff13 	bl	800573c <_StoreChar>
    Digit /= Base;
 8005916:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	fbb2 f3f3 	udiv	r3, r2, r3
 800591e:	627b      	str	r3, [r7, #36]	@ 0x24
  } while (Digit);
 8005920:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005922:	2b00      	cmp	r3, #0
 8005924:	d1e3      	bne.n	80058ee <_PrintUnsigned+0xba>
  //
  // Print trailing spaces if necessary
  //
  if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == FORMAT_FLAG_LEFT_JUSTIFY) {
 8005926:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005928:	f003 0301 	and.w	r3, r3, #1
 800592c:	2b00      	cmp	r3, #0
 800592e:	d011      	beq.n	8005954 <_PrintUnsigned+0x120>
    if (FieldWidth != 0u) {
 8005930:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005932:	2b00      	cmp	r3, #0
 8005934:	d00e      	beq.n	8005954 <_PrintUnsigned+0x120>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8005936:	e006      	b.n	8005946 <_PrintUnsigned+0x112>
        FieldWidth--;
 8005938:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800593a:	3b01      	subs	r3, #1
 800593c:	633b      	str	r3, [r7, #48]	@ 0x30
        _StoreChar(pBufferDesc, ' ');
 800593e:	2120      	movs	r1, #32
 8005940:	68f8      	ldr	r0, [r7, #12]
 8005942:	f7ff fefb 	bl	800573c <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8005946:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005948:	2b00      	cmp	r3, #0
 800594a:	d003      	beq.n	8005954 <_PrintUnsigned+0x120>
 800594c:	69fa      	ldr	r2, [r7, #28]
 800594e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005950:	429a      	cmp	r2, r3
 8005952:	d3f1      	bcc.n	8005938 <_PrintUnsigned+0x104>
      }
    }
  }
}
 8005954:	bf00      	nop
 8005956:	3728      	adds	r7, #40	@ 0x28
 8005958:	46bd      	mov	sp, r7
 800595a:	bd80      	pop	{r7, pc}
 800595c:	0800793c 	.word	0x0800793c

08005960 <_PrintInt>:
*    Base         Base of the value.
*    NumDigits    Number of digits to be printed.
*    FieldWidth   Width of the printed field.
*    FormatFlags  Flags for formatting the value.
*/
static void _PrintInt(SEGGER_SYSVIEW_PRINTF_DESC * pBufferDesc, int v, unsigned int Base, unsigned int NumDigits, unsigned int FieldWidth, unsigned int FormatFlags) {
 8005960:	b580      	push	{r7, lr}
 8005962:	b088      	sub	sp, #32
 8005964:	af02      	add	r7, sp, #8
 8005966:	60f8      	str	r0, [r7, #12]
 8005968:	60b9      	str	r1, [r7, #8]
 800596a:	607a      	str	r2, [r7, #4]
 800596c:	603b      	str	r3, [r7, #0]
  unsigned int  Width;
  int           Number;

  Number = (v < 0) ? -v : v;
 800596e:	68bb      	ldr	r3, [r7, #8]
 8005970:	2b00      	cmp	r3, #0
 8005972:	bfb8      	it	lt
 8005974:	425b      	neglt	r3, r3
 8005976:	613b      	str	r3, [r7, #16]

  //
  // Get actual field width
  //
  Width = 1u;
 8005978:	2301      	movs	r3, #1
 800597a:	617b      	str	r3, [r7, #20]
  while (Number >= (int)Base) {
 800597c:	e007      	b.n	800598e <_PrintInt+0x2e>
    Number = (Number / (int)Base);
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	693a      	ldr	r2, [r7, #16]
 8005982:	fb92 f3f3 	sdiv	r3, r2, r3
 8005986:	613b      	str	r3, [r7, #16]
    Width++;
 8005988:	697b      	ldr	r3, [r7, #20]
 800598a:	3301      	adds	r3, #1
 800598c:	617b      	str	r3, [r7, #20]
  while (Number >= (int)Base) {
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	693a      	ldr	r2, [r7, #16]
 8005992:	429a      	cmp	r2, r3
 8005994:	daf3      	bge.n	800597e <_PrintInt+0x1e>
  }
  if (NumDigits > Width) {
 8005996:	683a      	ldr	r2, [r7, #0]
 8005998:	697b      	ldr	r3, [r7, #20]
 800599a:	429a      	cmp	r2, r3
 800599c:	d901      	bls.n	80059a2 <_PrintInt+0x42>
    Width = NumDigits;
 800599e:	683b      	ldr	r3, [r7, #0]
 80059a0:	617b      	str	r3, [r7, #20]
  }
  if ((FieldWidth > 0u) && ((v < 0) || ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN))) {
 80059a2:	6a3b      	ldr	r3, [r7, #32]
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d00a      	beq.n	80059be <_PrintInt+0x5e>
 80059a8:	68bb      	ldr	r3, [r7, #8]
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	db04      	blt.n	80059b8 <_PrintInt+0x58>
 80059ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059b0:	f003 0304 	and.w	r3, r3, #4
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d002      	beq.n	80059be <_PrintInt+0x5e>
    FieldWidth--;
 80059b8:	6a3b      	ldr	r3, [r7, #32]
 80059ba:	3b01      	subs	r3, #1
 80059bc:	623b      	str	r3, [r7, #32]
  }

  //
  // Print leading spaces if necessary
  //
  if ((((FormatFlags & FORMAT_FLAG_PAD_ZERO) == 0u) || (NumDigits != 0u)) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u)) {
 80059be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059c0:	f003 0302 	and.w	r3, r3, #2
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d002      	beq.n	80059ce <_PrintInt+0x6e>
 80059c8:	683b      	ldr	r3, [r7, #0]
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d016      	beq.n	80059fc <_PrintInt+0x9c>
 80059ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059d0:	f003 0301 	and.w	r3, r3, #1
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d111      	bne.n	80059fc <_PrintInt+0x9c>
    if (FieldWidth != 0u) {
 80059d8:	6a3b      	ldr	r3, [r7, #32]
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d00e      	beq.n	80059fc <_PrintInt+0x9c>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 80059de:	e006      	b.n	80059ee <_PrintInt+0x8e>
        FieldWidth--;
 80059e0:	6a3b      	ldr	r3, [r7, #32]
 80059e2:	3b01      	subs	r3, #1
 80059e4:	623b      	str	r3, [r7, #32]
        _StoreChar(pBufferDesc, ' ');
 80059e6:	2120      	movs	r1, #32
 80059e8:	68f8      	ldr	r0, [r7, #12]
 80059ea:	f7ff fea7 	bl	800573c <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 80059ee:	6a3b      	ldr	r3, [r7, #32]
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d003      	beq.n	80059fc <_PrintInt+0x9c>
 80059f4:	697a      	ldr	r2, [r7, #20]
 80059f6:	6a3b      	ldr	r3, [r7, #32]
 80059f8:	429a      	cmp	r2, r3
 80059fa:	d3f1      	bcc.n	80059e0 <_PrintInt+0x80>
    }
  }
  //
  // Print sign if necessary
  //
  if (v < 0) {
 80059fc:	68bb      	ldr	r3, [r7, #8]
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	da07      	bge.n	8005a12 <_PrintInt+0xb2>
    v = -v;
 8005a02:	68bb      	ldr	r3, [r7, #8]
 8005a04:	425b      	negs	r3, r3
 8005a06:	60bb      	str	r3, [r7, #8]
    _StoreChar(pBufferDesc, '-');
 8005a08:	212d      	movs	r1, #45	@ 0x2d
 8005a0a:	68f8      	ldr	r0, [r7, #12]
 8005a0c:	f7ff fe96 	bl	800573c <_StoreChar>
 8005a10:	e008      	b.n	8005a24 <_PrintInt+0xc4>
  } else if ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN) {
 8005a12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a14:	f003 0304 	and.w	r3, r3, #4
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d003      	beq.n	8005a24 <_PrintInt+0xc4>
    _StoreChar(pBufferDesc, '+');
 8005a1c:	212b      	movs	r1, #43	@ 0x2b
 8005a1e:	68f8      	ldr	r0, [r7, #12]
 8005a20:	f7ff fe8c 	bl	800573c <_StoreChar>

  }
  //
  // Print leading zeros if necessary
  //
  if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) && (NumDigits == 0u)) {
 8005a24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a26:	f003 0302 	and.w	r3, r3, #2
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d019      	beq.n	8005a62 <_PrintInt+0x102>
 8005a2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a30:	f003 0301 	and.w	r3, r3, #1
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d114      	bne.n	8005a62 <_PrintInt+0x102>
 8005a38:	683b      	ldr	r3, [r7, #0]
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d111      	bne.n	8005a62 <_PrintInt+0x102>
    if (FieldWidth != 0u) {
 8005a3e:	6a3b      	ldr	r3, [r7, #32]
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d00e      	beq.n	8005a62 <_PrintInt+0x102>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8005a44:	e006      	b.n	8005a54 <_PrintInt+0xf4>
        FieldWidth--;
 8005a46:	6a3b      	ldr	r3, [r7, #32]
 8005a48:	3b01      	subs	r3, #1
 8005a4a:	623b      	str	r3, [r7, #32]
        _StoreChar(pBufferDesc, '0');
 8005a4c:	2130      	movs	r1, #48	@ 0x30
 8005a4e:	68f8      	ldr	r0, [r7, #12]
 8005a50:	f7ff fe74 	bl	800573c <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8005a54:	6a3b      	ldr	r3, [r7, #32]
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d003      	beq.n	8005a62 <_PrintInt+0x102>
 8005a5a:	697a      	ldr	r2, [r7, #20]
 8005a5c:	6a3b      	ldr	r3, [r7, #32]
 8005a5e:	429a      	cmp	r2, r3
 8005a60:	d3f1      	bcc.n	8005a46 <_PrintInt+0xe6>
    }
  }
  //
  // Print number without sign
  //
  _PrintUnsigned(pBufferDesc, (unsigned int)v, Base, NumDigits, FieldWidth, FormatFlags);
 8005a62:	68b9      	ldr	r1, [r7, #8]
 8005a64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a66:	9301      	str	r3, [sp, #4]
 8005a68:	6a3b      	ldr	r3, [r7, #32]
 8005a6a:	9300      	str	r3, [sp, #0]
 8005a6c:	683b      	ldr	r3, [r7, #0]
 8005a6e:	687a      	ldr	r2, [r7, #4]
 8005a70:	68f8      	ldr	r0, [r7, #12]
 8005a72:	f7ff fedf 	bl	8005834 <_PrintUnsigned>
}
 8005a76:	bf00      	nop
 8005a78:	3718      	adds	r7, #24
 8005a7a:	46bd      	mov	sp, r7
 8005a7c:	bd80      	pop	{r7, pc}
	...

08005a80 <_VPrintTarget>:
*  Parameters
*    sFormat      Pointer to format string.
*    Options      Options to be sent to the host.
*    pParamList   Pointer to the list of arguments for the format string.
*/
static void _VPrintTarget(const char* sFormat, U32 Options, va_list* pParamList) {
 8005a80:	b580      	push	{r7, lr}
 8005a82:	b098      	sub	sp, #96	@ 0x60
 8005a84:	af02      	add	r7, sp, #8
 8005a86:	60f8      	str	r0, [r7, #12]
 8005a88:	60b9      	str	r1, [r7, #8]
 8005a8a:	607a      	str	r2, [r7, #4]
  U8*           pPayloadStart;
#if SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_MAX_STRING_LEN + 1 + 2 * SEGGER_SYSVIEW_QUANTA_U32);
  SEGGER_SYSVIEW_LOCK();
#else
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_MAX_STRING_LEN + 1 + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8005a8c:	f3ef 8311 	mrs	r3, BASEPRI
 8005a90:	f04f 0120 	mov.w	r1, #32
 8005a94:	f381 8811 	msr	BASEPRI, r1
 8005a98:	633b      	str	r3, [r7, #48]	@ 0x30
 8005a9a:	48b7      	ldr	r0, [pc, #732]	@ (8005d78 <_VPrintTarget+0x2f8>)
 8005a9c:	f7ff fc75 	bl	800538a <_PreparePacket>
 8005aa0:	62f8      	str	r0, [r7, #44]	@ 0x2c
#endif

#if SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0
  BufferDesc.pBuffer        = aPacket;
#else
  BufferDesc.pBuffer        = _aPacket;
 8005aa2:	4bb5      	ldr	r3, [pc, #724]	@ (8005d78 <_VPrintTarget+0x2f8>)
 8005aa4:	617b      	str	r3, [r7, #20]
#endif
  BufferDesc.Cnt            = 0u;
 8005aa6:	2300      	movs	r3, #0
 8005aa8:	627b      	str	r3, [r7, #36]	@ 0x24
  BufferDesc.pPayloadStart  = pPayloadStart;
 8005aaa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005aac:	61fb      	str	r3, [r7, #28]
  BufferDesc.pPayload       = BufferDesc.pPayloadStart + 1u;
 8005aae:	69fb      	ldr	r3, [r7, #28]
 8005ab0:	3301      	adds	r3, #1
 8005ab2:	61bb      	str	r3, [r7, #24]
  BufferDesc.Options        =  Options;
 8005ab4:	68bb      	ldr	r3, [r7, #8]
 8005ab6:	623b      	str	r3, [r7, #32]

  do {
    c = *sFormat;
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	781b      	ldrb	r3, [r3, #0]
 8005abc:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
    sFormat++;
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	3301      	adds	r3, #1
 8005ac4:	60fb      	str	r3, [r7, #12]
    if (c == 0u) {
 8005ac6:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	f000 8183 	beq.w	8005dd6 <_VPrintTarget+0x356>
      break;
    }
    if (c == '%') {
 8005ad0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8005ad4:	2b25      	cmp	r3, #37	@ 0x25
 8005ad6:	f040 8170 	bne.w	8005dba <_VPrintTarget+0x33a>
      //
      // Filter out flags
      //
      FormatFlags = 0u;
 8005ada:	2300      	movs	r3, #0
 8005adc:	64bb      	str	r3, [r7, #72]	@ 0x48
      v = 1;
 8005ade:	2301      	movs	r3, #1
 8005ae0:	653b      	str	r3, [r7, #80]	@ 0x50
      do {
        c = *sFormat;
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	781b      	ldrb	r3, [r3, #0]
 8005ae6:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
        switch (c) {
 8005aea:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8005aee:	3b23      	subs	r3, #35	@ 0x23
 8005af0:	2b0d      	cmp	r3, #13
 8005af2:	d83f      	bhi.n	8005b74 <_VPrintTarget+0xf4>
 8005af4:	a201      	add	r2, pc, #4	@ (adr r2, 8005afc <_VPrintTarget+0x7c>)
 8005af6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005afa:	bf00      	nop
 8005afc:	08005b65 	.word	0x08005b65
 8005b00:	08005b75 	.word	0x08005b75
 8005b04:	08005b75 	.word	0x08005b75
 8005b08:	08005b75 	.word	0x08005b75
 8005b0c:	08005b75 	.word	0x08005b75
 8005b10:	08005b75 	.word	0x08005b75
 8005b14:	08005b75 	.word	0x08005b75
 8005b18:	08005b75 	.word	0x08005b75
 8005b1c:	08005b55 	.word	0x08005b55
 8005b20:	08005b75 	.word	0x08005b75
 8005b24:	08005b35 	.word	0x08005b35
 8005b28:	08005b75 	.word	0x08005b75
 8005b2c:	08005b75 	.word	0x08005b75
 8005b30:	08005b45 	.word	0x08005b45
        case '-': FormatFlags |= FORMAT_FLAG_LEFT_JUSTIFY; sFormat++; break;
 8005b34:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005b36:	f043 0301 	orr.w	r3, r3, #1
 8005b3a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	3301      	adds	r3, #1
 8005b40:	60fb      	str	r3, [r7, #12]
 8005b42:	e01a      	b.n	8005b7a <_VPrintTarget+0xfa>
        case '0': FormatFlags |= FORMAT_FLAG_PAD_ZERO;     sFormat++; break;
 8005b44:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005b46:	f043 0302 	orr.w	r3, r3, #2
 8005b4a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	3301      	adds	r3, #1
 8005b50:	60fb      	str	r3, [r7, #12]
 8005b52:	e012      	b.n	8005b7a <_VPrintTarget+0xfa>
        case '+': FormatFlags |= FORMAT_FLAG_PRINT_SIGN;   sFormat++; break;
 8005b54:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005b56:	f043 0304 	orr.w	r3, r3, #4
 8005b5a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	3301      	adds	r3, #1
 8005b60:	60fb      	str	r3, [r7, #12]
 8005b62:	e00a      	b.n	8005b7a <_VPrintTarget+0xfa>
        case '#': FormatFlags |= FORMAT_FLAG_ALTERNATE;    sFormat++; break;
 8005b64:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005b66:	f043 0308 	orr.w	r3, r3, #8
 8005b6a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	3301      	adds	r3, #1
 8005b70:	60fb      	str	r3, [r7, #12]
 8005b72:	e002      	b.n	8005b7a <_VPrintTarget+0xfa>
        default:  v = 0; break;
 8005b74:	2300      	movs	r3, #0
 8005b76:	653b      	str	r3, [r7, #80]	@ 0x50
 8005b78:	bf00      	nop
        }
      } while (v);
 8005b7a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d1b0      	bne.n	8005ae2 <_VPrintTarget+0x62>
      //
      // filter out field with
      //
      FieldWidth = 0u;
 8005b80:	2300      	movs	r3, #0
 8005b82:	647b      	str	r3, [r7, #68]	@ 0x44
      do {
        c = *sFormat;
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	781b      	ldrb	r3, [r3, #0]
 8005b88:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
        if ((c < '0') || (c > '9')) {
 8005b8c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8005b90:	2b2f      	cmp	r3, #47	@ 0x2f
 8005b92:	d912      	bls.n	8005bba <_VPrintTarget+0x13a>
 8005b94:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8005b98:	2b39      	cmp	r3, #57	@ 0x39
 8005b9a:	d80e      	bhi.n	8005bba <_VPrintTarget+0x13a>
          break;
        }
        sFormat++;
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	3301      	adds	r3, #1
 8005ba0:	60fb      	str	r3, [r7, #12]
        FieldWidth = (FieldWidth * 10u) + ((unsigned int)c - '0');
 8005ba2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005ba4:	4613      	mov	r3, r2
 8005ba6:	009b      	lsls	r3, r3, #2
 8005ba8:	4413      	add	r3, r2
 8005baa:	005b      	lsls	r3, r3, #1
 8005bac:	461a      	mov	r2, r3
 8005bae:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8005bb2:	4413      	add	r3, r2
 8005bb4:	3b30      	subs	r3, #48	@ 0x30
 8005bb6:	647b      	str	r3, [r7, #68]	@ 0x44
        c = *sFormat;
 8005bb8:	e7e4      	b.n	8005b84 <_VPrintTarget+0x104>
      } while (1);

      //
      // Filter out precision (number of digits to display)
      //
      NumDigits = 0u;
 8005bba:	2300      	movs	r3, #0
 8005bbc:	64fb      	str	r3, [r7, #76]	@ 0x4c
      c = *sFormat;
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	781b      	ldrb	r3, [r3, #0]
 8005bc2:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
      if (c == '.') {
 8005bc6:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8005bca:	2b2e      	cmp	r3, #46	@ 0x2e
 8005bcc:	d11d      	bne.n	8005c0a <_VPrintTarget+0x18a>
        sFormat++;
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	3301      	adds	r3, #1
 8005bd2:	60fb      	str	r3, [r7, #12]
        do {
          c = *sFormat;
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	781b      	ldrb	r3, [r3, #0]
 8005bd8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
          if ((c < '0') || (c > '9')) {
 8005bdc:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8005be0:	2b2f      	cmp	r3, #47	@ 0x2f
 8005be2:	d912      	bls.n	8005c0a <_VPrintTarget+0x18a>
 8005be4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8005be8:	2b39      	cmp	r3, #57	@ 0x39
 8005bea:	d80e      	bhi.n	8005c0a <_VPrintTarget+0x18a>
            break;
          }
          sFormat++;
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	3301      	adds	r3, #1
 8005bf0:	60fb      	str	r3, [r7, #12]
          NumDigits = NumDigits * 10u + ((unsigned int)c - '0');
 8005bf2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005bf4:	4613      	mov	r3, r2
 8005bf6:	009b      	lsls	r3, r3, #2
 8005bf8:	4413      	add	r3, r2
 8005bfa:	005b      	lsls	r3, r3, #1
 8005bfc:	461a      	mov	r2, r3
 8005bfe:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8005c02:	4413      	add	r3, r2
 8005c04:	3b30      	subs	r3, #48	@ 0x30
 8005c06:	64fb      	str	r3, [r7, #76]	@ 0x4c
          c = *sFormat;
 8005c08:	e7e4      	b.n	8005bd4 <_VPrintTarget+0x154>
        } while (1);
      }
      //
      // Filter out length modifier
      //
      c = *sFormat;
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	781b      	ldrb	r3, [r3, #0]
 8005c0e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
      do {
        if ((c == 'l') || (c == 'h')) {
 8005c12:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8005c16:	2b6c      	cmp	r3, #108	@ 0x6c
 8005c18:	d003      	beq.n	8005c22 <_VPrintTarget+0x1a2>
 8005c1a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8005c1e:	2b68      	cmp	r3, #104	@ 0x68
 8005c20:	d107      	bne.n	8005c32 <_VPrintTarget+0x1b2>
          c = *sFormat;
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	781b      	ldrb	r3, [r3, #0]
 8005c26:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
          sFormat++;
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	3301      	adds	r3, #1
 8005c2e:	60fb      	str	r3, [r7, #12]
        if ((c == 'l') || (c == 'h')) {
 8005c30:	e7ef      	b.n	8005c12 <_VPrintTarget+0x192>
        }
      } while (1);
      //
      // Handle specifiers
      //
      switch (c) {
 8005c32:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8005c36:	2b25      	cmp	r3, #37	@ 0x25
 8005c38:	f000 80b3 	beq.w	8005da2 <_VPrintTarget+0x322>
 8005c3c:	2b25      	cmp	r3, #37	@ 0x25
 8005c3e:	f2c0 80b7 	blt.w	8005db0 <_VPrintTarget+0x330>
 8005c42:	2b78      	cmp	r3, #120	@ 0x78
 8005c44:	f300 80b4 	bgt.w	8005db0 <_VPrintTarget+0x330>
 8005c48:	2b58      	cmp	r3, #88	@ 0x58
 8005c4a:	f2c0 80b1 	blt.w	8005db0 <_VPrintTarget+0x330>
 8005c4e:	3b58      	subs	r3, #88	@ 0x58
 8005c50:	2b20      	cmp	r3, #32
 8005c52:	f200 80ad 	bhi.w	8005db0 <_VPrintTarget+0x330>
 8005c56:	a201      	add	r2, pc, #4	@ (adr r2, 8005c5c <_VPrintTarget+0x1dc>)
 8005c58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c5c:	08005d53 	.word	0x08005d53
 8005c60:	08005db1 	.word	0x08005db1
 8005c64:	08005db1 	.word	0x08005db1
 8005c68:	08005db1 	.word	0x08005db1
 8005c6c:	08005db1 	.word	0x08005db1
 8005c70:	08005db1 	.word	0x08005db1
 8005c74:	08005db1 	.word	0x08005db1
 8005c78:	08005db1 	.word	0x08005db1
 8005c7c:	08005db1 	.word	0x08005db1
 8005c80:	08005db1 	.word	0x08005db1
 8005c84:	08005db1 	.word	0x08005db1
 8005c88:	08005ce1 	.word	0x08005ce1
 8005c8c:	08005d07 	.word	0x08005d07
 8005c90:	08005db1 	.word	0x08005db1
 8005c94:	08005db1 	.word	0x08005db1
 8005c98:	08005db1 	.word	0x08005db1
 8005c9c:	08005db1 	.word	0x08005db1
 8005ca0:	08005db1 	.word	0x08005db1
 8005ca4:	08005db1 	.word	0x08005db1
 8005ca8:	08005db1 	.word	0x08005db1
 8005cac:	08005db1 	.word	0x08005db1
 8005cb0:	08005db1 	.word	0x08005db1
 8005cb4:	08005db1 	.word	0x08005db1
 8005cb8:	08005db1 	.word	0x08005db1
 8005cbc:	08005d7d 	.word	0x08005d7d
 8005cc0:	08005db1 	.word	0x08005db1
 8005cc4:	08005db1 	.word	0x08005db1
 8005cc8:	08005db1 	.word	0x08005db1
 8005ccc:	08005db1 	.word	0x08005db1
 8005cd0:	08005d2d 	.word	0x08005d2d
 8005cd4:	08005db1 	.word	0x08005db1
 8005cd8:	08005db1 	.word	0x08005db1
 8005cdc:	08005d53 	.word	0x08005d53
      case 'c': {
        char c0;
        v = va_arg(*pParamList, int);
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	1d19      	adds	r1, r3, #4
 8005ce6:	687a      	ldr	r2, [r7, #4]
 8005ce8:	6011      	str	r1, [r2, #0]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	653b      	str	r3, [r7, #80]	@ 0x50
        c0 = (char)v;
 8005cee:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005cf0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        _StoreChar(&BufferDesc, c0);
 8005cf4:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8005cf8:	f107 0314 	add.w	r3, r7, #20
 8005cfc:	4611      	mov	r1, r2
 8005cfe:	4618      	mov	r0, r3
 8005d00:	f7ff fd1c 	bl	800573c <_StoreChar>
        break;
 8005d04:	e055      	b.n	8005db2 <_VPrintTarget+0x332>
      }
      case 'd':
        v = va_arg(*pParamList, int);
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	1d19      	adds	r1, r3, #4
 8005d0c:	687a      	ldr	r2, [r7, #4]
 8005d0e:	6011      	str	r1, [r2, #0]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	653b      	str	r3, [r7, #80]	@ 0x50
        _PrintInt(&BufferDesc, v, 10u, NumDigits, FieldWidth, FormatFlags);
 8005d14:	f107 0014 	add.w	r0, r7, #20
 8005d18:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005d1a:	9301      	str	r3, [sp, #4]
 8005d1c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005d1e:	9300      	str	r3, [sp, #0]
 8005d20:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005d22:	220a      	movs	r2, #10
 8005d24:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8005d26:	f7ff fe1b 	bl	8005960 <_PrintInt>
        break;
 8005d2a:	e042      	b.n	8005db2 <_VPrintTarget+0x332>
      case 'u':
        v = va_arg(*pParamList, int);
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	1d19      	adds	r1, r3, #4
 8005d32:	687a      	ldr	r2, [r7, #4]
 8005d34:	6011      	str	r1, [r2, #0]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	653b      	str	r3, [r7, #80]	@ 0x50
        _PrintUnsigned(&BufferDesc, (unsigned int)v, 10u, NumDigits, FieldWidth, FormatFlags);
 8005d3a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8005d3c:	f107 0014 	add.w	r0, r7, #20
 8005d40:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005d42:	9301      	str	r3, [sp, #4]
 8005d44:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005d46:	9300      	str	r3, [sp, #0]
 8005d48:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005d4a:	220a      	movs	r2, #10
 8005d4c:	f7ff fd72 	bl	8005834 <_PrintUnsigned>
        break;
 8005d50:	e02f      	b.n	8005db2 <_VPrintTarget+0x332>
      case 'x':
      case 'X':
        v = va_arg(*pParamList, int);
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	1d19      	adds	r1, r3, #4
 8005d58:	687a      	ldr	r2, [r7, #4]
 8005d5a:	6011      	str	r1, [r2, #0]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	653b      	str	r3, [r7, #80]	@ 0x50
        _PrintUnsigned(&BufferDesc, (unsigned int)v, 16u, NumDigits, FieldWidth, FormatFlags);
 8005d60:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8005d62:	f107 0014 	add.w	r0, r7, #20
 8005d66:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005d68:	9301      	str	r3, [sp, #4]
 8005d6a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005d6c:	9300      	str	r3, [sp, #0]
 8005d6e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005d70:	2210      	movs	r2, #16
 8005d72:	f7ff fd5f 	bl	8005834 <_PrintUnsigned>
        break;
 8005d76:	e01c      	b.n	8005db2 <_VPrintTarget+0x332>
 8005d78:	20014410 	.word	0x20014410
      case 'p':
        v = va_arg(*pParamList, int);
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	1d19      	adds	r1, r3, #4
 8005d82:	687a      	ldr	r2, [r7, #4]
 8005d84:	6011      	str	r1, [r2, #0]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	653b      	str	r3, [r7, #80]	@ 0x50
        _PrintUnsigned(&BufferDesc, (unsigned int)v, 16u, 8u, 8u, 0u);
 8005d8a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8005d8c:	f107 0014 	add.w	r0, r7, #20
 8005d90:	2300      	movs	r3, #0
 8005d92:	9301      	str	r3, [sp, #4]
 8005d94:	2308      	movs	r3, #8
 8005d96:	9300      	str	r3, [sp, #0]
 8005d98:	2308      	movs	r3, #8
 8005d9a:	2210      	movs	r2, #16
 8005d9c:	f7ff fd4a 	bl	8005834 <_PrintUnsigned>
        break;
 8005da0:	e007      	b.n	8005db2 <_VPrintTarget+0x332>
      case '%':
        _StoreChar(&BufferDesc, '%');
 8005da2:	f107 0314 	add.w	r3, r7, #20
 8005da6:	2125      	movs	r1, #37	@ 0x25
 8005da8:	4618      	mov	r0, r3
 8005daa:	f7ff fcc7 	bl	800573c <_StoreChar>
        break;
 8005dae:	e000      	b.n	8005db2 <_VPrintTarget+0x332>
      default:
        break;
 8005db0:	bf00      	nop
      }
      sFormat++;
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	3301      	adds	r3, #1
 8005db6:	60fb      	str	r3, [r7, #12]
 8005db8:	e007      	b.n	8005dca <_VPrintTarget+0x34a>
    } else {
      _StoreChar(&BufferDesc, c);
 8005dba:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 8005dbe:	f107 0314 	add.w	r3, r7, #20
 8005dc2:	4611      	mov	r1, r2
 8005dc4:	4618      	mov	r0, r3
 8005dc6:	f7ff fcb9 	bl	800573c <_StoreChar>
    }
  } while (*sFormat);
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	781b      	ldrb	r3, [r3, #0]
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	f47f ae72 	bne.w	8005ab8 <_VPrintTarget+0x38>
 8005dd4:	e000      	b.n	8005dd8 <_VPrintTarget+0x358>
      break;
 8005dd6:	bf00      	nop

  //
  // Write remaining data, if any
  //
  if (BufferDesc.Cnt != 0u) {
 8005dd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d041      	beq.n	8005e62 <_VPrintTarget+0x3e2>
    *(BufferDesc.pPayloadStart) = BufferDesc.Cnt;
 8005dde:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005de0:	69fb      	ldr	r3, [r7, #28]
 8005de2:	b2d2      	uxtb	r2, r2
 8005de4:	701a      	strb	r2, [r3, #0]
    ENCODE_U32(BufferDesc.pPayload, BufferDesc.Options);
 8005de6:	69bb      	ldr	r3, [r7, #24]
 8005de8:	643b      	str	r3, [r7, #64]	@ 0x40
 8005dea:	6a3b      	ldr	r3, [r7, #32]
 8005dec:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005dee:	e00b      	b.n	8005e08 <_VPrintTarget+0x388>
 8005df0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005df2:	b2da      	uxtb	r2, r3
 8005df4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005df6:	1c59      	adds	r1, r3, #1
 8005df8:	6439      	str	r1, [r7, #64]	@ 0x40
 8005dfa:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005dfe:	b2d2      	uxtb	r2, r2
 8005e00:	701a      	strb	r2, [r3, #0]
 8005e02:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005e04:	09db      	lsrs	r3, r3, #7
 8005e06:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005e08:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005e0a:	2b7f      	cmp	r3, #127	@ 0x7f
 8005e0c:	d8f0      	bhi.n	8005df0 <_VPrintTarget+0x370>
 8005e0e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005e10:	1c5a      	adds	r2, r3, #1
 8005e12:	643a      	str	r2, [r7, #64]	@ 0x40
 8005e14:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005e16:	b2d2      	uxtb	r2, r2
 8005e18:	701a      	strb	r2, [r3, #0]
 8005e1a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005e1c:	61bb      	str	r3, [r7, #24]
    ENCODE_U32(BufferDesc.pPayload, 0);
 8005e1e:	69bb      	ldr	r3, [r7, #24]
 8005e20:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005e22:	2300      	movs	r3, #0
 8005e24:	637b      	str	r3, [r7, #52]	@ 0x34
 8005e26:	e00b      	b.n	8005e40 <_VPrintTarget+0x3c0>
 8005e28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e2a:	b2da      	uxtb	r2, r3
 8005e2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e2e:	1c59      	adds	r1, r3, #1
 8005e30:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005e32:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005e36:	b2d2      	uxtb	r2, r2
 8005e38:	701a      	strb	r2, [r3, #0]
 8005e3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e3c:	09db      	lsrs	r3, r3, #7
 8005e3e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005e40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e42:	2b7f      	cmp	r3, #127	@ 0x7f
 8005e44:	d8f0      	bhi.n	8005e28 <_VPrintTarget+0x3a8>
 8005e46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e48:	1c5a      	adds	r2, r3, #1
 8005e4a:	63ba      	str	r2, [r7, #56]	@ 0x38
 8005e4c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005e4e:	b2d2      	uxtb	r2, r2
 8005e50:	701a      	strb	r2, [r3, #0]
 8005e52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e54:	61bb      	str	r3, [r7, #24]
    _SendPacket(BufferDesc.pPayloadStart, BufferDesc.pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 8005e56:	69fb      	ldr	r3, [r7, #28]
 8005e58:	69b9      	ldr	r1, [r7, #24]
 8005e5a:	221a      	movs	r2, #26
 8005e5c:	4618      	mov	r0, r3
 8005e5e:	f7ff fb85 	bl	800556c <_SendPacket>
  }
#if SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0
  SEGGER_SYSVIEW_UNLOCK();
  RECORD_END();
#else
  RECORD_END();
 8005e62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e64:	f383 8811 	msr	BASEPRI, r3
#endif
}
 8005e68:	bf00      	nop
 8005e6a:	3758      	adds	r7, #88	@ 0x58
 8005e6c:	46bd      	mov	sp, r7
 8005e6e:	bd80      	pop	{r7, pc}

08005e70 <SEGGER_SYSVIEW_Init>:
*    The channel is assigned the label "SysView" for client software 
*    to identify the SystemView channel.
*
*    The channel is configured with the macro SEGGER_SYSVIEW_RTT_CHANNEL.
*/
void SEGGER_SYSVIEW_Init(U32 SysFreq, U32 CPUFreq, const SEGGER_SYSVIEW_OS_API *pOSAPI, SEGGER_SYSVIEW_SEND_SYS_DESC_FUNC pfSendSysDesc) {
 8005e70:	b580      	push	{r7, lr}
 8005e72:	b086      	sub	sp, #24
 8005e74:	af02      	add	r7, sp, #8
 8005e76:	60f8      	str	r0, [r7, #12]
 8005e78:	60b9      	str	r1, [r7, #8]
 8005e7a:	607a      	str	r2, [r7, #4]
 8005e7c:	603b      	str	r3, [r7, #0]
#else // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
#if SEGGER_SYSVIEW_RTT_CHANNEL > 0
  SEGGER_RTT_ConfigUpBuffer   (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
  SEGGER_RTT_ConfigDownBuffer (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
#else
  _SYSVIEW_Globals.UpChannel = SEGGER_RTT_AllocUpBuffer  ("SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8005e7e:	2300      	movs	r3, #0
 8005e80:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8005e84:	4917      	ldr	r1, [pc, #92]	@ (8005ee4 <SEGGER_SYSVIEW_Init+0x74>)
 8005e86:	4818      	ldr	r0, [pc, #96]	@ (8005ee8 <SEGGER_SYSVIEW_Init+0x78>)
 8005e88:	f7ff f93e 	bl	8005108 <SEGGER_RTT_AllocUpBuffer>
 8005e8c:	4603      	mov	r3, r0
 8005e8e:	b2da      	uxtb	r2, r3
 8005e90:	4b16      	ldr	r3, [pc, #88]	@ (8005eec <SEGGER_SYSVIEW_Init+0x7c>)
 8005e92:	705a      	strb	r2, [r3, #1]
  _SYSVIEW_Globals.DownChannel = _SYSVIEW_Globals.UpChannel;
 8005e94:	4b15      	ldr	r3, [pc, #84]	@ (8005eec <SEGGER_SYSVIEW_Init+0x7c>)
 8005e96:	785a      	ldrb	r2, [r3, #1]
 8005e98:	4b14      	ldr	r3, [pc, #80]	@ (8005eec <SEGGER_SYSVIEW_Init+0x7c>)
 8005e9a:	761a      	strb	r2, [r3, #24]
  SEGGER_RTT_ConfigDownBuffer (_SYSVIEW_Globals.DownChannel, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8005e9c:	4b13      	ldr	r3, [pc, #76]	@ (8005eec <SEGGER_SYSVIEW_Init+0x7c>)
 8005e9e:	7e1b      	ldrb	r3, [r3, #24]
 8005ea0:	4618      	mov	r0, r3
 8005ea2:	2300      	movs	r3, #0
 8005ea4:	9300      	str	r3, [sp, #0]
 8005ea6:	2308      	movs	r3, #8
 8005ea8:	4a11      	ldr	r2, [pc, #68]	@ (8005ef0 <SEGGER_SYSVIEW_Init+0x80>)
 8005eaa:	490f      	ldr	r1, [pc, #60]	@ (8005ee8 <SEGGER_SYSVIEW_Init+0x78>)
 8005eac:	f7ff f9b0 	bl	8005210 <SEGGER_RTT_ConfigDownBuffer>
#endif
  _SYSVIEW_Globals.RAMBaseAddress   = SEGGER_SYSVIEW_ID_BASE;
 8005eb0:	4b0e      	ldr	r3, [pc, #56]	@ (8005eec <SEGGER_SYSVIEW_Init+0x7c>)
 8005eb2:	2200      	movs	r2, #0
 8005eb4:	611a      	str	r2, [r3, #16]
  _SYSVIEW_Globals.LastTxTimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8005eb6:	4b0f      	ldr	r3, [pc, #60]	@ (8005ef4 <SEGGER_SYSVIEW_Init+0x84>)
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	4a0c      	ldr	r2, [pc, #48]	@ (8005eec <SEGGER_SYSVIEW_Init+0x7c>)
 8005ebc:	60d3      	str	r3, [r2, #12]
  _SYSVIEW_Globals.pOSAPI           = pOSAPI;
 8005ebe:	4a0b      	ldr	r2, [pc, #44]	@ (8005eec <SEGGER_SYSVIEW_Init+0x7c>)
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	6213      	str	r3, [r2, #32]
  _SYSVIEW_Globals.SysFreq          = SysFreq;
 8005ec4:	4a09      	ldr	r2, [pc, #36]	@ (8005eec <SEGGER_SYSVIEW_Init+0x7c>)
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	6053      	str	r3, [r2, #4]
  _SYSVIEW_Globals.CPUFreq          = CPUFreq;
 8005eca:	4a08      	ldr	r2, [pc, #32]	@ (8005eec <SEGGER_SYSVIEW_Init+0x7c>)
 8005ecc:	68bb      	ldr	r3, [r7, #8]
 8005ece:	6093      	str	r3, [r2, #8]
  _SYSVIEW_Globals.pfSendSysDesc    = pfSendSysDesc;
 8005ed0:	4a06      	ldr	r2, [pc, #24]	@ (8005eec <SEGGER_SYSVIEW_Init+0x7c>)
 8005ed2:	683b      	ldr	r3, [r7, #0]
 8005ed4:	6253      	str	r3, [r2, #36]	@ 0x24
  _SYSVIEW_Globals.EnableState      = 0;
 8005ed6:	4b05      	ldr	r3, [pc, #20]	@ (8005eec <SEGGER_SYSVIEW_Init+0x7c>)
 8005ed8:	2200      	movs	r2, #0
 8005eda:	701a      	strb	r2, [r3, #0]
#endif  // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
}
 8005edc:	bf00      	nop
 8005ede:	3710      	adds	r7, #16
 8005ee0:	46bd      	mov	sp, r7
 8005ee2:	bd80      	pop	{r7, pc}
 8005ee4:	200133d8 	.word	0x200133d8
 8005ee8:	080078ac 	.word	0x080078ac
 8005eec:	200143e0 	.word	0x200143e0
 8005ef0:	200143d8 	.word	0x200143d8
 8005ef4:	e0001004 	.word	0xe0001004

08005ef8 <SEGGER_SYSVIEW_SetRAMBase>:
*     to save bandwidth.
*
*  Parameters
*    RAMBaseAddress - Lowest RAM Address. (i.e. 0x20000000 on most Cortex-M)
*/
void SEGGER_SYSVIEW_SetRAMBase(U32 RAMBaseAddress) {
 8005ef8:	b480      	push	{r7}
 8005efa:	b083      	sub	sp, #12
 8005efc:	af00      	add	r7, sp, #0
 8005efe:	6078      	str	r0, [r7, #4]
  _SYSVIEW_Globals.RAMBaseAddress = RAMBaseAddress;
 8005f00:	4a04      	ldr	r2, [pc, #16]	@ (8005f14 <SEGGER_SYSVIEW_SetRAMBase+0x1c>)
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	6113      	str	r3, [r2, #16]
}
 8005f06:	bf00      	nop
 8005f08:	370c      	adds	r7, #12
 8005f0a:	46bd      	mov	sp, r7
 8005f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f10:	4770      	bx	lr
 8005f12:	bf00      	nop
 8005f14:	200143e0 	.word	0x200143e0

08005f18 <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 8005f18:	b580      	push	{r7, lr}
 8005f1a:	b084      	sub	sp, #16
 8005f1c:	af00      	add	r7, sp, #0
 8005f1e:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8005f20:	f3ef 8311 	mrs	r3, BASEPRI
 8005f24:	f04f 0120 	mov.w	r1, #32
 8005f28:	f381 8811 	msr	BASEPRI, r1
 8005f2c:	60fb      	str	r3, [r7, #12]
 8005f2e:	4808      	ldr	r0, [pc, #32]	@ (8005f50 <SEGGER_SYSVIEW_RecordVoid+0x38>)
 8005f30:	f7ff fa2b 	bl	800538a <_PreparePacket>
 8005f34:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 8005f36:	687a      	ldr	r2, [r7, #4]
 8005f38:	68b9      	ldr	r1, [r7, #8]
 8005f3a:	68b8      	ldr	r0, [r7, #8]
 8005f3c:	f7ff fb16 	bl	800556c <_SendPacket>
  RECORD_END();
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	f383 8811 	msr	BASEPRI, r3
}
 8005f46:	bf00      	nop
 8005f48:	3710      	adds	r7, #16
 8005f4a:	46bd      	mov	sp, r7
 8005f4c:	bd80      	pop	{r7, pc}
 8005f4e:	bf00      	nop
 8005f50:	20014410 	.word	0x20014410

08005f54 <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 8005f54:	b580      	push	{r7, lr}
 8005f56:	b088      	sub	sp, #32
 8005f58:	af00      	add	r7, sp, #0
 8005f5a:	6078      	str	r0, [r7, #4]
 8005f5c:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8005f5e:	f3ef 8311 	mrs	r3, BASEPRI
 8005f62:	f04f 0120 	mov.w	r1, #32
 8005f66:	f381 8811 	msr	BASEPRI, r1
 8005f6a:	617b      	str	r3, [r7, #20]
 8005f6c:	4816      	ldr	r0, [pc, #88]	@ (8005fc8 <SEGGER_SYSVIEW_RecordU32+0x74>)
 8005f6e:	f7ff fa0c 	bl	800538a <_PreparePacket>
 8005f72:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8005f74:	693b      	ldr	r3, [r7, #16]
 8005f76:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	61fb      	str	r3, [r7, #28]
 8005f7c:	683b      	ldr	r3, [r7, #0]
 8005f7e:	61bb      	str	r3, [r7, #24]
 8005f80:	e00b      	b.n	8005f9a <SEGGER_SYSVIEW_RecordU32+0x46>
 8005f82:	69bb      	ldr	r3, [r7, #24]
 8005f84:	b2da      	uxtb	r2, r3
 8005f86:	69fb      	ldr	r3, [r7, #28]
 8005f88:	1c59      	adds	r1, r3, #1
 8005f8a:	61f9      	str	r1, [r7, #28]
 8005f8c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005f90:	b2d2      	uxtb	r2, r2
 8005f92:	701a      	strb	r2, [r3, #0]
 8005f94:	69bb      	ldr	r3, [r7, #24]
 8005f96:	09db      	lsrs	r3, r3, #7
 8005f98:	61bb      	str	r3, [r7, #24]
 8005f9a:	69bb      	ldr	r3, [r7, #24]
 8005f9c:	2b7f      	cmp	r3, #127	@ 0x7f
 8005f9e:	d8f0      	bhi.n	8005f82 <SEGGER_SYSVIEW_RecordU32+0x2e>
 8005fa0:	69fb      	ldr	r3, [r7, #28]
 8005fa2:	1c5a      	adds	r2, r3, #1
 8005fa4:	61fa      	str	r2, [r7, #28]
 8005fa6:	69ba      	ldr	r2, [r7, #24]
 8005fa8:	b2d2      	uxtb	r2, r2
 8005faa:	701a      	strb	r2, [r3, #0]
 8005fac:	69fb      	ldr	r3, [r7, #28]
 8005fae:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8005fb0:	687a      	ldr	r2, [r7, #4]
 8005fb2:	68f9      	ldr	r1, [r7, #12]
 8005fb4:	6938      	ldr	r0, [r7, #16]
 8005fb6:	f7ff fad9 	bl	800556c <_SendPacket>
  RECORD_END();
 8005fba:	697b      	ldr	r3, [r7, #20]
 8005fbc:	f383 8811 	msr	BASEPRI, r3
}
 8005fc0:	bf00      	nop
 8005fc2:	3720      	adds	r7, #32
 8005fc4:	46bd      	mov	sp, r7
 8005fc6:	bd80      	pop	{r7, pc}
 8005fc8:	20014410 	.word	0x20014410

08005fcc <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 8005fcc:	b580      	push	{r7, lr}
 8005fce:	b08c      	sub	sp, #48	@ 0x30
 8005fd0:	af00      	add	r7, sp, #0
 8005fd2:	60f8      	str	r0, [r7, #12]
 8005fd4:	60b9      	str	r1, [r7, #8]
 8005fd6:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8005fd8:	f3ef 8311 	mrs	r3, BASEPRI
 8005fdc:	f04f 0120 	mov.w	r1, #32
 8005fe0:	f381 8811 	msr	BASEPRI, r1
 8005fe4:	61fb      	str	r3, [r7, #28]
 8005fe6:	4825      	ldr	r0, [pc, #148]	@ (800607c <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 8005fe8:	f7ff f9cf 	bl	800538a <_PreparePacket>
 8005fec:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 8005fee:	69bb      	ldr	r3, [r7, #24]
 8005ff0:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 8005ff2:	697b      	ldr	r3, [r7, #20]
 8005ff4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005ff6:	68bb      	ldr	r3, [r7, #8]
 8005ff8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005ffa:	e00b      	b.n	8006014 <SEGGER_SYSVIEW_RecordU32x2+0x48>
 8005ffc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ffe:	b2da      	uxtb	r2, r3
 8006000:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006002:	1c59      	adds	r1, r3, #1
 8006004:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8006006:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800600a:	b2d2      	uxtb	r2, r2
 800600c:	701a      	strb	r2, [r3, #0]
 800600e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006010:	09db      	lsrs	r3, r3, #7
 8006012:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006014:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006016:	2b7f      	cmp	r3, #127	@ 0x7f
 8006018:	d8f0      	bhi.n	8005ffc <SEGGER_SYSVIEW_RecordU32x2+0x30>
 800601a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800601c:	1c5a      	adds	r2, r3, #1
 800601e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006020:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006022:	b2d2      	uxtb	r2, r2
 8006024:	701a      	strb	r2, [r3, #0]
 8006026:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006028:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 800602a:	697b      	ldr	r3, [r7, #20]
 800602c:	627b      	str	r3, [r7, #36]	@ 0x24
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	623b      	str	r3, [r7, #32]
 8006032:	e00b      	b.n	800604c <SEGGER_SYSVIEW_RecordU32x2+0x80>
 8006034:	6a3b      	ldr	r3, [r7, #32]
 8006036:	b2da      	uxtb	r2, r3
 8006038:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800603a:	1c59      	adds	r1, r3, #1
 800603c:	6279      	str	r1, [r7, #36]	@ 0x24
 800603e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006042:	b2d2      	uxtb	r2, r2
 8006044:	701a      	strb	r2, [r3, #0]
 8006046:	6a3b      	ldr	r3, [r7, #32]
 8006048:	09db      	lsrs	r3, r3, #7
 800604a:	623b      	str	r3, [r7, #32]
 800604c:	6a3b      	ldr	r3, [r7, #32]
 800604e:	2b7f      	cmp	r3, #127	@ 0x7f
 8006050:	d8f0      	bhi.n	8006034 <SEGGER_SYSVIEW_RecordU32x2+0x68>
 8006052:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006054:	1c5a      	adds	r2, r3, #1
 8006056:	627a      	str	r2, [r7, #36]	@ 0x24
 8006058:	6a3a      	ldr	r2, [r7, #32]
 800605a:	b2d2      	uxtb	r2, r2
 800605c:	701a      	strb	r2, [r3, #0]
 800605e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006060:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8006062:	68fa      	ldr	r2, [r7, #12]
 8006064:	6979      	ldr	r1, [r7, #20]
 8006066:	69b8      	ldr	r0, [r7, #24]
 8006068:	f7ff fa80 	bl	800556c <_SendPacket>
  RECORD_END();
 800606c:	69fb      	ldr	r3, [r7, #28]
 800606e:	f383 8811 	msr	BASEPRI, r3
}
 8006072:	bf00      	nop
 8006074:	3730      	adds	r7, #48	@ 0x30
 8006076:	46bd      	mov	sp, r7
 8006078:	bd80      	pop	{r7, pc}
 800607a:	bf00      	nop
 800607c:	20014410 	.word	0x20014410

08006080 <SEGGER_SYSVIEW_RecordU32x3>:
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x3(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2) {
 8006080:	b580      	push	{r7, lr}
 8006082:	b08e      	sub	sp, #56	@ 0x38
 8006084:	af00      	add	r7, sp, #0
 8006086:	60f8      	str	r0, [r7, #12]
 8006088:	60b9      	str	r1, [r7, #8]
 800608a:	607a      	str	r2, [r7, #4]
 800608c:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 3 * SEGGER_SYSVIEW_QUANTA_U32);
 800608e:	f3ef 8311 	mrs	r3, BASEPRI
 8006092:	f04f 0120 	mov.w	r1, #32
 8006096:	f381 8811 	msr	BASEPRI, r1
 800609a:	61fb      	str	r3, [r7, #28]
 800609c:	4832      	ldr	r0, [pc, #200]	@ (8006168 <SEGGER_SYSVIEW_RecordU32x3+0xe8>)
 800609e:	f7ff f974 	bl	800538a <_PreparePacket>
 80060a2:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 80060a4:	69bb      	ldr	r3, [r7, #24]
 80060a6:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 80060a8:	697b      	ldr	r3, [r7, #20]
 80060aa:	637b      	str	r3, [r7, #52]	@ 0x34
 80060ac:	68bb      	ldr	r3, [r7, #8]
 80060ae:	633b      	str	r3, [r7, #48]	@ 0x30
 80060b0:	e00b      	b.n	80060ca <SEGGER_SYSVIEW_RecordU32x3+0x4a>
 80060b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060b4:	b2da      	uxtb	r2, r3
 80060b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80060b8:	1c59      	adds	r1, r3, #1
 80060ba:	6379      	str	r1, [r7, #52]	@ 0x34
 80060bc:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80060c0:	b2d2      	uxtb	r2, r2
 80060c2:	701a      	strb	r2, [r3, #0]
 80060c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060c6:	09db      	lsrs	r3, r3, #7
 80060c8:	633b      	str	r3, [r7, #48]	@ 0x30
 80060ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060cc:	2b7f      	cmp	r3, #127	@ 0x7f
 80060ce:	d8f0      	bhi.n	80060b2 <SEGGER_SYSVIEW_RecordU32x3+0x32>
 80060d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80060d2:	1c5a      	adds	r2, r3, #1
 80060d4:	637a      	str	r2, [r7, #52]	@ 0x34
 80060d6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80060d8:	b2d2      	uxtb	r2, r2
 80060da:	701a      	strb	r2, [r3, #0]
 80060dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80060de:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 80060e0:	697b      	ldr	r3, [r7, #20]
 80060e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80060e8:	e00b      	b.n	8006102 <SEGGER_SYSVIEW_RecordU32x3+0x82>
 80060ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060ec:	b2da      	uxtb	r2, r3
 80060ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060f0:	1c59      	adds	r1, r3, #1
 80060f2:	62f9      	str	r1, [r7, #44]	@ 0x2c
 80060f4:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80060f8:	b2d2      	uxtb	r2, r2
 80060fa:	701a      	strb	r2, [r3, #0]
 80060fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060fe:	09db      	lsrs	r3, r3, #7
 8006100:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006102:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006104:	2b7f      	cmp	r3, #127	@ 0x7f
 8006106:	d8f0      	bhi.n	80060ea <SEGGER_SYSVIEW_RecordU32x3+0x6a>
 8006108:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800610a:	1c5a      	adds	r2, r3, #1
 800610c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800610e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006110:	b2d2      	uxtb	r2, r2
 8006112:	701a      	strb	r2, [r3, #0]
 8006114:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006116:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 8006118:	697b      	ldr	r3, [r7, #20]
 800611a:	627b      	str	r3, [r7, #36]	@ 0x24
 800611c:	683b      	ldr	r3, [r7, #0]
 800611e:	623b      	str	r3, [r7, #32]
 8006120:	e00b      	b.n	800613a <SEGGER_SYSVIEW_RecordU32x3+0xba>
 8006122:	6a3b      	ldr	r3, [r7, #32]
 8006124:	b2da      	uxtb	r2, r3
 8006126:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006128:	1c59      	adds	r1, r3, #1
 800612a:	6279      	str	r1, [r7, #36]	@ 0x24
 800612c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006130:	b2d2      	uxtb	r2, r2
 8006132:	701a      	strb	r2, [r3, #0]
 8006134:	6a3b      	ldr	r3, [r7, #32]
 8006136:	09db      	lsrs	r3, r3, #7
 8006138:	623b      	str	r3, [r7, #32]
 800613a:	6a3b      	ldr	r3, [r7, #32]
 800613c:	2b7f      	cmp	r3, #127	@ 0x7f
 800613e:	d8f0      	bhi.n	8006122 <SEGGER_SYSVIEW_RecordU32x3+0xa2>
 8006140:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006142:	1c5a      	adds	r2, r3, #1
 8006144:	627a      	str	r2, [r7, #36]	@ 0x24
 8006146:	6a3a      	ldr	r2, [r7, #32]
 8006148:	b2d2      	uxtb	r2, r2
 800614a:	701a      	strb	r2, [r3, #0]
 800614c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800614e:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8006150:	68fa      	ldr	r2, [r7, #12]
 8006152:	6979      	ldr	r1, [r7, #20]
 8006154:	69b8      	ldr	r0, [r7, #24]
 8006156:	f7ff fa09 	bl	800556c <_SendPacket>
  RECORD_END();
 800615a:	69fb      	ldr	r3, [r7, #28]
 800615c:	f383 8811 	msr	BASEPRI, r3
}
 8006160:	bf00      	nop
 8006162:	3738      	adds	r7, #56	@ 0x38
 8006164:	46bd      	mov	sp, r7
 8006166:	bd80      	pop	{r7, pc}
 8006168:	20014410 	.word	0x20014410

0800616c <SEGGER_SYSVIEW_RecordU32x4>:
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*    Para3   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x4(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2, U32 Para3) {
 800616c:	b580      	push	{r7, lr}
 800616e:	b090      	sub	sp, #64	@ 0x40
 8006170:	af00      	add	r7, sp, #0
 8006172:	60f8      	str	r0, [r7, #12]
 8006174:	60b9      	str	r1, [r7, #8]
 8006176:	607a      	str	r2, [r7, #4]
 8006178:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 800617a:	f3ef 8311 	mrs	r3, BASEPRI
 800617e:	f04f 0120 	mov.w	r1, #32
 8006182:	f381 8811 	msr	BASEPRI, r1
 8006186:	61fb      	str	r3, [r7, #28]
 8006188:	4840      	ldr	r0, [pc, #256]	@ (800628c <SEGGER_SYSVIEW_RecordU32x4+0x120>)
 800618a:	f7ff f8fe 	bl	800538a <_PreparePacket>
 800618e:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 8006190:	69bb      	ldr	r3, [r7, #24]
 8006192:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 8006194:	697b      	ldr	r3, [r7, #20]
 8006196:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006198:	68bb      	ldr	r3, [r7, #8]
 800619a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800619c:	e00b      	b.n	80061b6 <SEGGER_SYSVIEW_RecordU32x4+0x4a>
 800619e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80061a0:	b2da      	uxtb	r2, r3
 80061a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80061a4:	1c59      	adds	r1, r3, #1
 80061a6:	63f9      	str	r1, [r7, #60]	@ 0x3c
 80061a8:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80061ac:	b2d2      	uxtb	r2, r2
 80061ae:	701a      	strb	r2, [r3, #0]
 80061b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80061b2:	09db      	lsrs	r3, r3, #7
 80061b4:	63bb      	str	r3, [r7, #56]	@ 0x38
 80061b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80061b8:	2b7f      	cmp	r3, #127	@ 0x7f
 80061ba:	d8f0      	bhi.n	800619e <SEGGER_SYSVIEW_RecordU32x4+0x32>
 80061bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80061be:	1c5a      	adds	r2, r3, #1
 80061c0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80061c2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80061c4:	b2d2      	uxtb	r2, r2
 80061c6:	701a      	strb	r2, [r3, #0]
 80061c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80061ca:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 80061cc:	697b      	ldr	r3, [r7, #20]
 80061ce:	637b      	str	r3, [r7, #52]	@ 0x34
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	633b      	str	r3, [r7, #48]	@ 0x30
 80061d4:	e00b      	b.n	80061ee <SEGGER_SYSVIEW_RecordU32x4+0x82>
 80061d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061d8:	b2da      	uxtb	r2, r3
 80061da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80061dc:	1c59      	adds	r1, r3, #1
 80061de:	6379      	str	r1, [r7, #52]	@ 0x34
 80061e0:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80061e4:	b2d2      	uxtb	r2, r2
 80061e6:	701a      	strb	r2, [r3, #0]
 80061e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061ea:	09db      	lsrs	r3, r3, #7
 80061ec:	633b      	str	r3, [r7, #48]	@ 0x30
 80061ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061f0:	2b7f      	cmp	r3, #127	@ 0x7f
 80061f2:	d8f0      	bhi.n	80061d6 <SEGGER_SYSVIEW_RecordU32x4+0x6a>
 80061f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80061f6:	1c5a      	adds	r2, r3, #1
 80061f8:	637a      	str	r2, [r7, #52]	@ 0x34
 80061fa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80061fc:	b2d2      	uxtb	r2, r2
 80061fe:	701a      	strb	r2, [r3, #0]
 8006200:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006202:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 8006204:	697b      	ldr	r3, [r7, #20]
 8006206:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006208:	683b      	ldr	r3, [r7, #0]
 800620a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800620c:	e00b      	b.n	8006226 <SEGGER_SYSVIEW_RecordU32x4+0xba>
 800620e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006210:	b2da      	uxtb	r2, r3
 8006212:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006214:	1c59      	adds	r1, r3, #1
 8006216:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8006218:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800621c:	b2d2      	uxtb	r2, r2
 800621e:	701a      	strb	r2, [r3, #0]
 8006220:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006222:	09db      	lsrs	r3, r3, #7
 8006224:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006226:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006228:	2b7f      	cmp	r3, #127	@ 0x7f
 800622a:	d8f0      	bhi.n	800620e <SEGGER_SYSVIEW_RecordU32x4+0xa2>
 800622c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800622e:	1c5a      	adds	r2, r3, #1
 8006230:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006232:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006234:	b2d2      	uxtb	r2, r2
 8006236:	701a      	strb	r2, [r3, #0]
 8006238:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800623a:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para3);
 800623c:	697b      	ldr	r3, [r7, #20]
 800623e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006240:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006242:	623b      	str	r3, [r7, #32]
 8006244:	e00b      	b.n	800625e <SEGGER_SYSVIEW_RecordU32x4+0xf2>
 8006246:	6a3b      	ldr	r3, [r7, #32]
 8006248:	b2da      	uxtb	r2, r3
 800624a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800624c:	1c59      	adds	r1, r3, #1
 800624e:	6279      	str	r1, [r7, #36]	@ 0x24
 8006250:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006254:	b2d2      	uxtb	r2, r2
 8006256:	701a      	strb	r2, [r3, #0]
 8006258:	6a3b      	ldr	r3, [r7, #32]
 800625a:	09db      	lsrs	r3, r3, #7
 800625c:	623b      	str	r3, [r7, #32]
 800625e:	6a3b      	ldr	r3, [r7, #32]
 8006260:	2b7f      	cmp	r3, #127	@ 0x7f
 8006262:	d8f0      	bhi.n	8006246 <SEGGER_SYSVIEW_RecordU32x4+0xda>
 8006264:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006266:	1c5a      	adds	r2, r3, #1
 8006268:	627a      	str	r2, [r7, #36]	@ 0x24
 800626a:	6a3a      	ldr	r2, [r7, #32]
 800626c:	b2d2      	uxtb	r2, r2
 800626e:	701a      	strb	r2, [r3, #0]
 8006270:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006272:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8006274:	68fa      	ldr	r2, [r7, #12]
 8006276:	6979      	ldr	r1, [r7, #20]
 8006278:	69b8      	ldr	r0, [r7, #24]
 800627a:	f7ff f977 	bl	800556c <_SendPacket>
  RECORD_END();
 800627e:	69fb      	ldr	r3, [r7, #28]
 8006280:	f383 8811 	msr	BASEPRI, r3
}
 8006284:	bf00      	nop
 8006286:	3740      	adds	r7, #64	@ 0x40
 8006288:	46bd      	mov	sp, r7
 800628a:	bd80      	pop	{r7, pc}
 800628c:	20014410 	.word	0x20014410

08006290 <SEGGER_SYSVIEW_Start>:
*    When SEGGER_SYSVIEW_CAN_RESTART is 1, each received start command
*    records the system information. This is required to enable restart
*    of recordings when SystemView unexpectedly disconnects without sending
*    a stop command before.
*/
void SEGGER_SYSVIEW_Start(void) {
 8006290:	b580      	push	{r7, lr}
 8006292:	b08c      	sub	sp, #48	@ 0x30
 8006294:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  if (_SYSVIEW_Globals.EnableState == 0) {
#endif
    _SYSVIEW_Globals.EnableState = 1;
 8006296:	4b59      	ldr	r3, [pc, #356]	@ (80063fc <SEGGER_SYSVIEW_Start+0x16c>)
 8006298:	2201      	movs	r2, #1
 800629a:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 800629c:	f3ef 8311 	mrs	r3, BASEPRI
 80062a0:	f04f 0120 	mov.w	r1, #32
 80062a4:	f381 8811 	msr	BASEPRI, r1
 80062a8:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 80062aa:	4b54      	ldr	r3, [pc, #336]	@ (80063fc <SEGGER_SYSVIEW_Start+0x16c>)
 80062ac:	785b      	ldrb	r3, [r3, #1]
 80062ae:	220a      	movs	r2, #10
 80062b0:	4953      	ldr	r1, [pc, #332]	@ (8006400 <SEGGER_SYSVIEW_Start+0x170>)
 80062b2:	4618      	mov	r0, r3
 80062b4:	f7f9 ff8c 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_ON_EVENT_RECORDED(10);
 80062be:	f7fe fbf7 	bl	8004ab0 <HIF_UART_EnableTXEInterrupt>
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 80062c2:	200a      	movs	r0, #10
 80062c4:	f7ff fe28 	bl	8005f18 <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 80062c8:	f3ef 8311 	mrs	r3, BASEPRI
 80062cc:	f04f 0120 	mov.w	r1, #32
 80062d0:	f381 8811 	msr	BASEPRI, r1
 80062d4:	60bb      	str	r3, [r7, #8]
 80062d6:	484b      	ldr	r0, [pc, #300]	@ (8006404 <SEGGER_SYSVIEW_Start+0x174>)
 80062d8:	f7ff f857 	bl	800538a <_PreparePacket>
 80062dc:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 80062e2:	683b      	ldr	r3, [r7, #0]
 80062e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80062e6:	4b45      	ldr	r3, [pc, #276]	@ (80063fc <SEGGER_SYSVIEW_Start+0x16c>)
 80062e8:	685b      	ldr	r3, [r3, #4]
 80062ea:	62bb      	str	r3, [r7, #40]	@ 0x28
 80062ec:	e00b      	b.n	8006306 <SEGGER_SYSVIEW_Start+0x76>
 80062ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062f0:	b2da      	uxtb	r2, r3
 80062f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80062f4:	1c59      	adds	r1, r3, #1
 80062f6:	62f9      	str	r1, [r7, #44]	@ 0x2c
 80062f8:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80062fc:	b2d2      	uxtb	r2, r2
 80062fe:	701a      	strb	r2, [r3, #0]
 8006300:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006302:	09db      	lsrs	r3, r3, #7
 8006304:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006306:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006308:	2b7f      	cmp	r3, #127	@ 0x7f
 800630a:	d8f0      	bhi.n	80062ee <SEGGER_SYSVIEW_Start+0x5e>
 800630c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800630e:	1c5a      	adds	r2, r3, #1
 8006310:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006312:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006314:	b2d2      	uxtb	r2, r2
 8006316:	701a      	strb	r2, [r3, #0]
 8006318:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800631a:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 800631c:	683b      	ldr	r3, [r7, #0]
 800631e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006320:	4b36      	ldr	r3, [pc, #216]	@ (80063fc <SEGGER_SYSVIEW_Start+0x16c>)
 8006322:	689b      	ldr	r3, [r3, #8]
 8006324:	623b      	str	r3, [r7, #32]
 8006326:	e00b      	b.n	8006340 <SEGGER_SYSVIEW_Start+0xb0>
 8006328:	6a3b      	ldr	r3, [r7, #32]
 800632a:	b2da      	uxtb	r2, r3
 800632c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800632e:	1c59      	adds	r1, r3, #1
 8006330:	6279      	str	r1, [r7, #36]	@ 0x24
 8006332:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006336:	b2d2      	uxtb	r2, r2
 8006338:	701a      	strb	r2, [r3, #0]
 800633a:	6a3b      	ldr	r3, [r7, #32]
 800633c:	09db      	lsrs	r3, r3, #7
 800633e:	623b      	str	r3, [r7, #32]
 8006340:	6a3b      	ldr	r3, [r7, #32]
 8006342:	2b7f      	cmp	r3, #127	@ 0x7f
 8006344:	d8f0      	bhi.n	8006328 <SEGGER_SYSVIEW_Start+0x98>
 8006346:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006348:	1c5a      	adds	r2, r3, #1
 800634a:	627a      	str	r2, [r7, #36]	@ 0x24
 800634c:	6a3a      	ldr	r2, [r7, #32]
 800634e:	b2d2      	uxtb	r2, r2
 8006350:	701a      	strb	r2, [r3, #0]
 8006352:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006354:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8006356:	683b      	ldr	r3, [r7, #0]
 8006358:	61fb      	str	r3, [r7, #28]
 800635a:	4b28      	ldr	r3, [pc, #160]	@ (80063fc <SEGGER_SYSVIEW_Start+0x16c>)
 800635c:	691b      	ldr	r3, [r3, #16]
 800635e:	61bb      	str	r3, [r7, #24]
 8006360:	e00b      	b.n	800637a <SEGGER_SYSVIEW_Start+0xea>
 8006362:	69bb      	ldr	r3, [r7, #24]
 8006364:	b2da      	uxtb	r2, r3
 8006366:	69fb      	ldr	r3, [r7, #28]
 8006368:	1c59      	adds	r1, r3, #1
 800636a:	61f9      	str	r1, [r7, #28]
 800636c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006370:	b2d2      	uxtb	r2, r2
 8006372:	701a      	strb	r2, [r3, #0]
 8006374:	69bb      	ldr	r3, [r7, #24]
 8006376:	09db      	lsrs	r3, r3, #7
 8006378:	61bb      	str	r3, [r7, #24]
 800637a:	69bb      	ldr	r3, [r7, #24]
 800637c:	2b7f      	cmp	r3, #127	@ 0x7f
 800637e:	d8f0      	bhi.n	8006362 <SEGGER_SYSVIEW_Start+0xd2>
 8006380:	69fb      	ldr	r3, [r7, #28]
 8006382:	1c5a      	adds	r2, r3, #1
 8006384:	61fa      	str	r2, [r7, #28]
 8006386:	69ba      	ldr	r2, [r7, #24]
 8006388:	b2d2      	uxtb	r2, r2
 800638a:	701a      	strb	r2, [r3, #0]
 800638c:	69fb      	ldr	r3, [r7, #28]
 800638e:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 8006390:	683b      	ldr	r3, [r7, #0]
 8006392:	617b      	str	r3, [r7, #20]
 8006394:	2300      	movs	r3, #0
 8006396:	613b      	str	r3, [r7, #16]
 8006398:	e00b      	b.n	80063b2 <SEGGER_SYSVIEW_Start+0x122>
 800639a:	693b      	ldr	r3, [r7, #16]
 800639c:	b2da      	uxtb	r2, r3
 800639e:	697b      	ldr	r3, [r7, #20]
 80063a0:	1c59      	adds	r1, r3, #1
 80063a2:	6179      	str	r1, [r7, #20]
 80063a4:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80063a8:	b2d2      	uxtb	r2, r2
 80063aa:	701a      	strb	r2, [r3, #0]
 80063ac:	693b      	ldr	r3, [r7, #16]
 80063ae:	09db      	lsrs	r3, r3, #7
 80063b0:	613b      	str	r3, [r7, #16]
 80063b2:	693b      	ldr	r3, [r7, #16]
 80063b4:	2b7f      	cmp	r3, #127	@ 0x7f
 80063b6:	d8f0      	bhi.n	800639a <SEGGER_SYSVIEW_Start+0x10a>
 80063b8:	697b      	ldr	r3, [r7, #20]
 80063ba:	1c5a      	adds	r2, r3, #1
 80063bc:	617a      	str	r2, [r7, #20]
 80063be:	693a      	ldr	r2, [r7, #16]
 80063c0:	b2d2      	uxtb	r2, r2
 80063c2:	701a      	strb	r2, [r3, #0]
 80063c4:	697b      	ldr	r3, [r7, #20]
 80063c6:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 80063c8:	2218      	movs	r2, #24
 80063ca:	6839      	ldr	r1, [r7, #0]
 80063cc:	6878      	ldr	r0, [r7, #4]
 80063ce:	f7ff f8cd 	bl	800556c <_SendPacket>
      RECORD_END();
 80063d2:	68bb      	ldr	r3, [r7, #8]
 80063d4:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 80063d8:	4b08      	ldr	r3, [pc, #32]	@ (80063fc <SEGGER_SYSVIEW_Start+0x16c>)
 80063da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d002      	beq.n	80063e6 <SEGGER_SYSVIEW_Start+0x156>
      _SYSVIEW_Globals.pfSendSysDesc();
 80063e0:	4b06      	ldr	r3, [pc, #24]	@ (80063fc <SEGGER_SYSVIEW_Start+0x16c>)
 80063e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063e4:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 80063e6:	f000 f9eb 	bl	80067c0 <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 80063ea:	f000 f9b1 	bl	8006750 <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 80063ee:	f000 fc23 	bl	8006c38 <SEGGER_SYSVIEW_SendNumModules>
#endif
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  }
#endif
}
 80063f2:	bf00      	nop
 80063f4:	3730      	adds	r7, #48	@ 0x30
 80063f6:	46bd      	mov	sp, r7
 80063f8:	bd80      	pop	{r7, pc}
 80063fa:	bf00      	nop
 80063fc:	200143e0 	.word	0x200143e0
 8006400:	08007930 	.word	0x08007930
 8006404:	20014410 	.word	0x20014410

08006408 <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 8006408:	b580      	push	{r7, lr}
 800640a:	b082      	sub	sp, #8
 800640c:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800640e:	f3ef 8311 	mrs	r3, BASEPRI
 8006412:	f04f 0120 	mov.w	r1, #32
 8006416:	f381 8811 	msr	BASEPRI, r1
 800641a:	607b      	str	r3, [r7, #4]
 800641c:	480b      	ldr	r0, [pc, #44]	@ (800644c <SEGGER_SYSVIEW_Stop+0x44>)
 800641e:	f7fe ffb4 	bl	800538a <_PreparePacket>
 8006422:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 8006424:	4b0a      	ldr	r3, [pc, #40]	@ (8006450 <SEGGER_SYSVIEW_Stop+0x48>)
 8006426:	781b      	ldrb	r3, [r3, #0]
 8006428:	2b00      	cmp	r3, #0
 800642a:	d007      	beq.n	800643c <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 800642c:	220b      	movs	r2, #11
 800642e:	6839      	ldr	r1, [r7, #0]
 8006430:	6838      	ldr	r0, [r7, #0]
 8006432:	f7ff f89b 	bl	800556c <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 8006436:	4b06      	ldr	r3, [pc, #24]	@ (8006450 <SEGGER_SYSVIEW_Stop+0x48>)
 8006438:	2200      	movs	r2, #0
 800643a:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	f383 8811 	msr	BASEPRI, r3
}
 8006442:	bf00      	nop
 8006444:	3708      	adds	r7, #8
 8006446:	46bd      	mov	sp, r7
 8006448:	bd80      	pop	{r7, pc}
 800644a:	bf00      	nop
 800644c:	20014410 	.word	0x20014410
 8006450:	200143e0 	.word	0x200143e0

08006454 <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 8006454:	b580      	push	{r7, lr}
 8006456:	b08c      	sub	sp, #48	@ 0x30
 8006458:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 800645a:	f3ef 8311 	mrs	r3, BASEPRI
 800645e:	f04f 0120 	mov.w	r1, #32
 8006462:	f381 8811 	msr	BASEPRI, r1
 8006466:	60fb      	str	r3, [r7, #12]
 8006468:	4845      	ldr	r0, [pc, #276]	@ (8006580 <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 800646a:	f7fe ff8e 	bl	800538a <_PreparePacket>
 800646e:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 8006470:	68bb      	ldr	r3, [r7, #8]
 8006472:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006478:	4b42      	ldr	r3, [pc, #264]	@ (8006584 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800647a:	685b      	ldr	r3, [r3, #4]
 800647c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800647e:	e00b      	b.n	8006498 <SEGGER_SYSVIEW_GetSysDesc+0x44>
 8006480:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006482:	b2da      	uxtb	r2, r3
 8006484:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006486:	1c59      	adds	r1, r3, #1
 8006488:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800648a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800648e:	b2d2      	uxtb	r2, r2
 8006490:	701a      	strb	r2, [r3, #0]
 8006492:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006494:	09db      	lsrs	r3, r3, #7
 8006496:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006498:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800649a:	2b7f      	cmp	r3, #127	@ 0x7f
 800649c:	d8f0      	bhi.n	8006480 <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 800649e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80064a0:	1c5a      	adds	r2, r3, #1
 80064a2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80064a4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80064a6:	b2d2      	uxtb	r2, r2
 80064a8:	701a      	strb	r2, [r3, #0]
 80064aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80064ac:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	627b      	str	r3, [r7, #36]	@ 0x24
 80064b2:	4b34      	ldr	r3, [pc, #208]	@ (8006584 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80064b4:	689b      	ldr	r3, [r3, #8]
 80064b6:	623b      	str	r3, [r7, #32]
 80064b8:	e00b      	b.n	80064d2 <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 80064ba:	6a3b      	ldr	r3, [r7, #32]
 80064bc:	b2da      	uxtb	r2, r3
 80064be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064c0:	1c59      	adds	r1, r3, #1
 80064c2:	6279      	str	r1, [r7, #36]	@ 0x24
 80064c4:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80064c8:	b2d2      	uxtb	r2, r2
 80064ca:	701a      	strb	r2, [r3, #0]
 80064cc:	6a3b      	ldr	r3, [r7, #32]
 80064ce:	09db      	lsrs	r3, r3, #7
 80064d0:	623b      	str	r3, [r7, #32]
 80064d2:	6a3b      	ldr	r3, [r7, #32]
 80064d4:	2b7f      	cmp	r3, #127	@ 0x7f
 80064d6:	d8f0      	bhi.n	80064ba <SEGGER_SYSVIEW_GetSysDesc+0x66>
 80064d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064da:	1c5a      	adds	r2, r3, #1
 80064dc:	627a      	str	r2, [r7, #36]	@ 0x24
 80064de:	6a3a      	ldr	r2, [r7, #32]
 80064e0:	b2d2      	uxtb	r2, r2
 80064e2:	701a      	strb	r2, [r3, #0]
 80064e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064e6:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	61fb      	str	r3, [r7, #28]
 80064ec:	4b25      	ldr	r3, [pc, #148]	@ (8006584 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80064ee:	691b      	ldr	r3, [r3, #16]
 80064f0:	61bb      	str	r3, [r7, #24]
 80064f2:	e00b      	b.n	800650c <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 80064f4:	69bb      	ldr	r3, [r7, #24]
 80064f6:	b2da      	uxtb	r2, r3
 80064f8:	69fb      	ldr	r3, [r7, #28]
 80064fa:	1c59      	adds	r1, r3, #1
 80064fc:	61f9      	str	r1, [r7, #28]
 80064fe:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006502:	b2d2      	uxtb	r2, r2
 8006504:	701a      	strb	r2, [r3, #0]
 8006506:	69bb      	ldr	r3, [r7, #24]
 8006508:	09db      	lsrs	r3, r3, #7
 800650a:	61bb      	str	r3, [r7, #24]
 800650c:	69bb      	ldr	r3, [r7, #24]
 800650e:	2b7f      	cmp	r3, #127	@ 0x7f
 8006510:	d8f0      	bhi.n	80064f4 <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 8006512:	69fb      	ldr	r3, [r7, #28]
 8006514:	1c5a      	adds	r2, r3, #1
 8006516:	61fa      	str	r2, [r7, #28]
 8006518:	69ba      	ldr	r2, [r7, #24]
 800651a:	b2d2      	uxtb	r2, r2
 800651c:	701a      	strb	r2, [r3, #0]
 800651e:	69fb      	ldr	r3, [r7, #28]
 8006520:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	617b      	str	r3, [r7, #20]
 8006526:	2300      	movs	r3, #0
 8006528:	613b      	str	r3, [r7, #16]
 800652a:	e00b      	b.n	8006544 <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 800652c:	693b      	ldr	r3, [r7, #16]
 800652e:	b2da      	uxtb	r2, r3
 8006530:	697b      	ldr	r3, [r7, #20]
 8006532:	1c59      	adds	r1, r3, #1
 8006534:	6179      	str	r1, [r7, #20]
 8006536:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800653a:	b2d2      	uxtb	r2, r2
 800653c:	701a      	strb	r2, [r3, #0]
 800653e:	693b      	ldr	r3, [r7, #16]
 8006540:	09db      	lsrs	r3, r3, #7
 8006542:	613b      	str	r3, [r7, #16]
 8006544:	693b      	ldr	r3, [r7, #16]
 8006546:	2b7f      	cmp	r3, #127	@ 0x7f
 8006548:	d8f0      	bhi.n	800652c <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 800654a:	697b      	ldr	r3, [r7, #20]
 800654c:	1c5a      	adds	r2, r3, #1
 800654e:	617a      	str	r2, [r7, #20]
 8006550:	693a      	ldr	r2, [r7, #16]
 8006552:	b2d2      	uxtb	r2, r2
 8006554:	701a      	strb	r2, [r3, #0]
 8006556:	697b      	ldr	r3, [r7, #20]
 8006558:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 800655a:	2218      	movs	r2, #24
 800655c:	6879      	ldr	r1, [r7, #4]
 800655e:	68b8      	ldr	r0, [r7, #8]
 8006560:	f7ff f804 	bl	800556c <_SendPacket>
  RECORD_END();
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 800656a:	4b06      	ldr	r3, [pc, #24]	@ (8006584 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800656c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800656e:	2b00      	cmp	r3, #0
 8006570:	d002      	beq.n	8006578 <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 8006572:	4b04      	ldr	r3, [pc, #16]	@ (8006584 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8006574:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006576:	4798      	blx	r3
  }
}
 8006578:	bf00      	nop
 800657a:	3730      	adds	r7, #48	@ 0x30
 800657c:	46bd      	mov	sp, r7
 800657e:	bd80      	pop	{r7, pc}
 8006580:	20014410 	.word	0x20014410
 8006584:	200143e0 	.word	0x200143e0

08006588 <SEGGER_SYSVIEW_SendTaskInfo>:
*    task priority and task name.
*
*  Parameters
*    pInfo - Pointer to task information to send.
*/
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 8006588:	b580      	push	{r7, lr}
 800658a:	b092      	sub	sp, #72	@ 0x48
 800658c:	af00      	add	r7, sp, #0
 800658e:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 8006590:	f3ef 8311 	mrs	r3, BASEPRI
 8006594:	f04f 0120 	mov.w	r1, #32
 8006598:	f381 8811 	msr	BASEPRI, r1
 800659c:	617b      	str	r3, [r7, #20]
 800659e:	486a      	ldr	r0, [pc, #424]	@ (8006748 <SEGGER_SYSVIEW_SendTaskInfo+0x1c0>)
 80065a0:	f7fe fef3 	bl	800538a <_PreparePacket>
 80065a4:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80065a6:	693b      	ldr	r3, [r7, #16]
 80065a8:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	647b      	str	r3, [r7, #68]	@ 0x44
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681a      	ldr	r2, [r3, #0]
 80065b2:	4b66      	ldr	r3, [pc, #408]	@ (800674c <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 80065b4:	691b      	ldr	r3, [r3, #16]
 80065b6:	1ad3      	subs	r3, r2, r3
 80065b8:	643b      	str	r3, [r7, #64]	@ 0x40
 80065ba:	e00b      	b.n	80065d4 <SEGGER_SYSVIEW_SendTaskInfo+0x4c>
 80065bc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80065be:	b2da      	uxtb	r2, r3
 80065c0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80065c2:	1c59      	adds	r1, r3, #1
 80065c4:	6479      	str	r1, [r7, #68]	@ 0x44
 80065c6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80065ca:	b2d2      	uxtb	r2, r2
 80065cc:	701a      	strb	r2, [r3, #0]
 80065ce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80065d0:	09db      	lsrs	r3, r3, #7
 80065d2:	643b      	str	r3, [r7, #64]	@ 0x40
 80065d4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80065d6:	2b7f      	cmp	r3, #127	@ 0x7f
 80065d8:	d8f0      	bhi.n	80065bc <SEGGER_SYSVIEW_SendTaskInfo+0x34>
 80065da:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80065dc:	1c5a      	adds	r2, r3, #1
 80065de:	647a      	str	r2, [r7, #68]	@ 0x44
 80065e0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80065e2:	b2d2      	uxtb	r2, r2
 80065e4:	701a      	strb	r2, [r3, #0]
 80065e6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80065e8:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->Prio);
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	689b      	ldr	r3, [r3, #8]
 80065f2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80065f4:	e00b      	b.n	800660e <SEGGER_SYSVIEW_SendTaskInfo+0x86>
 80065f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065f8:	b2da      	uxtb	r2, r3
 80065fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80065fc:	1c59      	adds	r1, r3, #1
 80065fe:	63f9      	str	r1, [r7, #60]	@ 0x3c
 8006600:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006604:	b2d2      	uxtb	r2, r2
 8006606:	701a      	strb	r2, [r3, #0]
 8006608:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800660a:	09db      	lsrs	r3, r3, #7
 800660c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800660e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006610:	2b7f      	cmp	r3, #127	@ 0x7f
 8006612:	d8f0      	bhi.n	80065f6 <SEGGER_SYSVIEW_SendTaskInfo+0x6e>
 8006614:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006616:	1c5a      	adds	r2, r3, #1
 8006618:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800661a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800661c:	b2d2      	uxtb	r2, r2
 800661e:	701a      	strb	r2, [r3, #0]
 8006620:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006622:	60fb      	str	r3, [r7, #12]
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	685b      	ldr	r3, [r3, #4]
 8006628:	2220      	movs	r2, #32
 800662a:	4619      	mov	r1, r3
 800662c:	68f8      	ldr	r0, [r7, #12]
 800662e:	f7fe fe5f 	bl	80052f0 <_EncodeStr>
 8006632:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 8006634:	2209      	movs	r2, #9
 8006636:	68f9      	ldr	r1, [r7, #12]
 8006638:	6938      	ldr	r0, [r7, #16]
 800663a:	f7fe ff97 	bl	800556c <_SendPacket>
  //
  pPayload = pPayloadStart;
 800663e:	693b      	ldr	r3, [r7, #16]
 8006640:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	637b      	str	r3, [r7, #52]	@ 0x34
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681a      	ldr	r2, [r3, #0]
 800664a:	4b40      	ldr	r3, [pc, #256]	@ (800674c <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 800664c:	691b      	ldr	r3, [r3, #16]
 800664e:	1ad3      	subs	r3, r2, r3
 8006650:	633b      	str	r3, [r7, #48]	@ 0x30
 8006652:	e00b      	b.n	800666c <SEGGER_SYSVIEW_SendTaskInfo+0xe4>
 8006654:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006656:	b2da      	uxtb	r2, r3
 8006658:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800665a:	1c59      	adds	r1, r3, #1
 800665c:	6379      	str	r1, [r7, #52]	@ 0x34
 800665e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006662:	b2d2      	uxtb	r2, r2
 8006664:	701a      	strb	r2, [r3, #0]
 8006666:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006668:	09db      	lsrs	r3, r3, #7
 800666a:	633b      	str	r3, [r7, #48]	@ 0x30
 800666c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800666e:	2b7f      	cmp	r3, #127	@ 0x7f
 8006670:	d8f0      	bhi.n	8006654 <SEGGER_SYSVIEW_SendTaskInfo+0xcc>
 8006672:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006674:	1c5a      	adds	r2, r3, #1
 8006676:	637a      	str	r2, [r7, #52]	@ 0x34
 8006678:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800667a:	b2d2      	uxtb	r2, r2
 800667c:	701a      	strb	r2, [r3, #0]
 800667e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006680:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackBase);
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	68db      	ldr	r3, [r3, #12]
 800668a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800668c:	e00b      	b.n	80066a6 <SEGGER_SYSVIEW_SendTaskInfo+0x11e>
 800668e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006690:	b2da      	uxtb	r2, r3
 8006692:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006694:	1c59      	adds	r1, r3, #1
 8006696:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8006698:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800669c:	b2d2      	uxtb	r2, r2
 800669e:	701a      	strb	r2, [r3, #0]
 80066a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066a2:	09db      	lsrs	r3, r3, #7
 80066a4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80066a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066a8:	2b7f      	cmp	r3, #127	@ 0x7f
 80066aa:	d8f0      	bhi.n	800668e <SEGGER_SYSVIEW_SendTaskInfo+0x106>
 80066ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066ae:	1c5a      	adds	r2, r3, #1
 80066b0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80066b2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80066b4:	b2d2      	uxtb	r2, r2
 80066b6:	701a      	strb	r2, [r3, #0]
 80066b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066ba:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackSize);
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	627b      	str	r3, [r7, #36]	@ 0x24
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	691b      	ldr	r3, [r3, #16]
 80066c4:	623b      	str	r3, [r7, #32]
 80066c6:	e00b      	b.n	80066e0 <SEGGER_SYSVIEW_SendTaskInfo+0x158>
 80066c8:	6a3b      	ldr	r3, [r7, #32]
 80066ca:	b2da      	uxtb	r2, r3
 80066cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066ce:	1c59      	adds	r1, r3, #1
 80066d0:	6279      	str	r1, [r7, #36]	@ 0x24
 80066d2:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80066d6:	b2d2      	uxtb	r2, r2
 80066d8:	701a      	strb	r2, [r3, #0]
 80066da:	6a3b      	ldr	r3, [r7, #32]
 80066dc:	09db      	lsrs	r3, r3, #7
 80066de:	623b      	str	r3, [r7, #32]
 80066e0:	6a3b      	ldr	r3, [r7, #32]
 80066e2:	2b7f      	cmp	r3, #127	@ 0x7f
 80066e4:	d8f0      	bhi.n	80066c8 <SEGGER_SYSVIEW_SendTaskInfo+0x140>
 80066e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066e8:	1c5a      	adds	r2, r3, #1
 80066ea:	627a      	str	r2, [r7, #36]	@ 0x24
 80066ec:	6a3a      	ldr	r2, [r7, #32]
 80066ee:	b2d2      	uxtb	r2, r2
 80066f0:	701a      	strb	r2, [r3, #0]
 80066f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066f4:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0); // Stack End, future use
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	61fb      	str	r3, [r7, #28]
 80066fa:	2300      	movs	r3, #0
 80066fc:	61bb      	str	r3, [r7, #24]
 80066fe:	e00b      	b.n	8006718 <SEGGER_SYSVIEW_SendTaskInfo+0x190>
 8006700:	69bb      	ldr	r3, [r7, #24]
 8006702:	b2da      	uxtb	r2, r3
 8006704:	69fb      	ldr	r3, [r7, #28]
 8006706:	1c59      	adds	r1, r3, #1
 8006708:	61f9      	str	r1, [r7, #28]
 800670a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800670e:	b2d2      	uxtb	r2, r2
 8006710:	701a      	strb	r2, [r3, #0]
 8006712:	69bb      	ldr	r3, [r7, #24]
 8006714:	09db      	lsrs	r3, r3, #7
 8006716:	61bb      	str	r3, [r7, #24]
 8006718:	69bb      	ldr	r3, [r7, #24]
 800671a:	2b7f      	cmp	r3, #127	@ 0x7f
 800671c:	d8f0      	bhi.n	8006700 <SEGGER_SYSVIEW_SendTaskInfo+0x178>
 800671e:	69fb      	ldr	r3, [r7, #28]
 8006720:	1c5a      	adds	r2, r3, #1
 8006722:	61fa      	str	r2, [r7, #28]
 8006724:	69ba      	ldr	r2, [r7, #24]
 8006726:	b2d2      	uxtb	r2, r2
 8006728:	701a      	strb	r2, [r3, #0]
 800672a:	69fb      	ldr	r3, [r7, #28]
 800672c:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 800672e:	2215      	movs	r2, #21
 8006730:	68f9      	ldr	r1, [r7, #12]
 8006732:	6938      	ldr	r0, [r7, #16]
 8006734:	f7fe ff1a 	bl	800556c <_SendPacket>
  RECORD_END();
 8006738:	697b      	ldr	r3, [r7, #20]
 800673a:	f383 8811 	msr	BASEPRI, r3
}
 800673e:	bf00      	nop
 8006740:	3748      	adds	r7, #72	@ 0x48
 8006742:	46bd      	mov	sp, r7
 8006744:	bd80      	pop	{r7, pc}
 8006746:	bf00      	nop
 8006748:	20014410 	.word	0x20014410
 800674c:	200143e0 	.word	0x200143e0

08006750 <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 8006750:	b580      	push	{r7, lr}
 8006752:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 8006754:	4b07      	ldr	r3, [pc, #28]	@ (8006774 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8006756:	6a1b      	ldr	r3, [r3, #32]
 8006758:	2b00      	cmp	r3, #0
 800675a:	d008      	beq.n	800676e <SEGGER_SYSVIEW_SendTaskList+0x1e>
 800675c:	4b05      	ldr	r3, [pc, #20]	@ (8006774 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800675e:	6a1b      	ldr	r3, [r3, #32]
 8006760:	685b      	ldr	r3, [r3, #4]
 8006762:	2b00      	cmp	r3, #0
 8006764:	d003      	beq.n	800676e <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 8006766:	4b03      	ldr	r3, [pc, #12]	@ (8006774 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8006768:	6a1b      	ldr	r3, [r3, #32]
 800676a:	685b      	ldr	r3, [r3, #4]
 800676c:	4798      	blx	r3
  }
}
 800676e:	bf00      	nop
 8006770:	bd80      	pop	{r7, pc}
 8006772:	bf00      	nop
 8006774:	200143e0 	.word	0x200143e0

08006778 <SEGGER_SYSVIEW_SendSysDesc>:
*
*    The Following items can be described in a system description string.
*    Each item is identified by its identifier, followed by '=' and the value.
*    Items are separated by ','.
*/
void SEGGER_SYSVIEW_SendSysDesc(const char *sSysDesc) {
 8006778:	b580      	push	{r7, lr}
 800677a:	b086      	sub	sp, #24
 800677c:	af00      	add	r7, sp, #0
 800677e:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8006780:	f3ef 8311 	mrs	r3, BASEPRI
 8006784:	f04f 0120 	mov.w	r1, #32
 8006788:	f381 8811 	msr	BASEPRI, r1
 800678c:	617b      	str	r3, [r7, #20]
 800678e:	480b      	ldr	r0, [pc, #44]	@ (80067bc <SEGGER_SYSVIEW_SendSysDesc+0x44>)
 8006790:	f7fe fdfb 	bl	800538a <_PreparePacket>
 8006794:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, sSysDesc, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8006796:	2280      	movs	r2, #128	@ 0x80
 8006798:	6879      	ldr	r1, [r7, #4]
 800679a:	6938      	ldr	r0, [r7, #16]
 800679c:	f7fe fda8 	bl	80052f0 <_EncodeStr>
 80067a0:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_SYSDESC);
 80067a2:	220e      	movs	r2, #14
 80067a4:	68f9      	ldr	r1, [r7, #12]
 80067a6:	6938      	ldr	r0, [r7, #16]
 80067a8:	f7fe fee0 	bl	800556c <_SendPacket>
  RECORD_END();
 80067ac:	697b      	ldr	r3, [r7, #20]
 80067ae:	f383 8811 	msr	BASEPRI, r3
}
 80067b2:	bf00      	nop
 80067b4:	3718      	adds	r7, #24
 80067b6:	46bd      	mov	sp, r7
 80067b8:	bd80      	pop	{r7, pc}
 80067ba:	bf00      	nop
 80067bc:	20014410 	.word	0x20014410

080067c0 <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 80067c0:	b590      	push	{r4, r7, lr}
 80067c2:	b083      	sub	sp, #12
 80067c4:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 80067c6:	4b15      	ldr	r3, [pc, #84]	@ (800681c <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 80067c8:	6a1b      	ldr	r3, [r3, #32]
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d01a      	beq.n	8006804 <SEGGER_SYSVIEW_RecordSystime+0x44>
 80067ce:	4b13      	ldr	r3, [pc, #76]	@ (800681c <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 80067d0:	6a1b      	ldr	r3, [r3, #32]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d015      	beq.n	8006804 <SEGGER_SYSVIEW_RecordSystime+0x44>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 80067d8:	4b10      	ldr	r3, [pc, #64]	@ (800681c <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 80067da:	6a1b      	ldr	r3, [r3, #32]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	4798      	blx	r3
 80067e0:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 80067e4:	683c      	ldr	r4, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 80067e6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80067ea:	f04f 0200 	mov.w	r2, #0
 80067ee:	f04f 0300 	mov.w	r3, #0
 80067f2:	000a      	movs	r2, r1
 80067f4:	2300      	movs	r3, #0
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 80067f6:	4613      	mov	r3, r2
 80067f8:	461a      	mov	r2, r3
 80067fa:	4621      	mov	r1, r4
 80067fc:	200d      	movs	r0, #13
 80067fe:	f7ff fbe5 	bl	8005fcc <SEGGER_SYSVIEW_RecordU32x2>
 8006802:	e006      	b.n	8006812 <SEGGER_SYSVIEW_RecordSystime+0x52>
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 8006804:	4b06      	ldr	r3, [pc, #24]	@ (8006820 <SEGGER_SYSVIEW_RecordSystime+0x60>)
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	4619      	mov	r1, r3
 800680a:	200c      	movs	r0, #12
 800680c:	f7ff fba2 	bl	8005f54 <SEGGER_SYSVIEW_RecordU32>
  }
}
 8006810:	bf00      	nop
 8006812:	bf00      	nop
 8006814:	370c      	adds	r7, #12
 8006816:	46bd      	mov	sp, r7
 8006818:	bd90      	pop	{r4, r7, pc}
 800681a:	bf00      	nop
 800681c:	200143e0 	.word	0x200143e0
 8006820:	e0001004 	.word	0xe0001004

08006824 <SEGGER_SYSVIEW_RecordEnterISR>:
*
*  Additional information
*    Example packets sent
*      02 0F 50              // ISR(15) Enter. Timestamp is 80 (0x50)
*/
void SEGGER_SYSVIEW_RecordEnterISR(void) {
 8006824:	b580      	push	{r7, lr}
 8006826:	b086      	sub	sp, #24
 8006828:	af00      	add	r7, sp, #0
  unsigned v;
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800682a:	f3ef 8311 	mrs	r3, BASEPRI
 800682e:	f04f 0120 	mov.w	r1, #32
 8006832:	f381 8811 	msr	BASEPRI, r1
 8006836:	60fb      	str	r3, [r7, #12]
 8006838:	4819      	ldr	r0, [pc, #100]	@ (80068a0 <SEGGER_SYSVIEW_RecordEnterISR+0x7c>)
 800683a:	f7fe fda6 	bl	800538a <_PreparePacket>
 800683e:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 8006840:	68bb      	ldr	r3, [r7, #8]
 8006842:	607b      	str	r3, [r7, #4]
  v = SEGGER_SYSVIEW_GET_INTERRUPT_ID();
 8006844:	4b17      	ldr	r3, [pc, #92]	@ (80068a4 <SEGGER_SYSVIEW_RecordEnterISR+0x80>)
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800684c:	603b      	str	r3, [r7, #0]
  ENCODE_U32(pPayload, v);
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	617b      	str	r3, [r7, #20]
 8006852:	683b      	ldr	r3, [r7, #0]
 8006854:	613b      	str	r3, [r7, #16]
 8006856:	e00b      	b.n	8006870 <SEGGER_SYSVIEW_RecordEnterISR+0x4c>
 8006858:	693b      	ldr	r3, [r7, #16]
 800685a:	b2da      	uxtb	r2, r3
 800685c:	697b      	ldr	r3, [r7, #20]
 800685e:	1c59      	adds	r1, r3, #1
 8006860:	6179      	str	r1, [r7, #20]
 8006862:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006866:	b2d2      	uxtb	r2, r2
 8006868:	701a      	strb	r2, [r3, #0]
 800686a:	693b      	ldr	r3, [r7, #16]
 800686c:	09db      	lsrs	r3, r3, #7
 800686e:	613b      	str	r3, [r7, #16]
 8006870:	693b      	ldr	r3, [r7, #16]
 8006872:	2b7f      	cmp	r3, #127	@ 0x7f
 8006874:	d8f0      	bhi.n	8006858 <SEGGER_SYSVIEW_RecordEnterISR+0x34>
 8006876:	697b      	ldr	r3, [r7, #20]
 8006878:	1c5a      	adds	r2, r3, #1
 800687a:	617a      	str	r2, [r7, #20]
 800687c:	693a      	ldr	r2, [r7, #16]
 800687e:	b2d2      	uxtb	r2, r2
 8006880:	701a      	strb	r2, [r3, #0]
 8006882:	697b      	ldr	r3, [r7, #20]
 8006884:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_ISR_ENTER);
 8006886:	2202      	movs	r2, #2
 8006888:	6879      	ldr	r1, [r7, #4]
 800688a:	68b8      	ldr	r0, [r7, #8]
 800688c:	f7fe fe6e 	bl	800556c <_SendPacket>
  RECORD_END();
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	f383 8811 	msr	BASEPRI, r3
}
 8006896:	bf00      	nop
 8006898:	3718      	adds	r7, #24
 800689a:	46bd      	mov	sp, r7
 800689c:	bd80      	pop	{r7, pc}
 800689e:	bf00      	nop
 80068a0:	20014410 	.word	0x20014410
 80068a4:	e000ed04 	.word	0xe000ed04

080068a8 <SEGGER_SYSVIEW_RecordExitISR>:
*      03 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      03 20                // ISR Exit. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISR(void) {
 80068a8:	b580      	push	{r7, lr}
 80068aa:	b082      	sub	sp, #8
 80068ac:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 80068ae:	f3ef 8311 	mrs	r3, BASEPRI
 80068b2:	f04f 0120 	mov.w	r1, #32
 80068b6:	f381 8811 	msr	BASEPRI, r1
 80068ba:	607b      	str	r3, [r7, #4]
 80068bc:	4807      	ldr	r0, [pc, #28]	@ (80068dc <SEGGER_SYSVIEW_RecordExitISR+0x34>)
 80068be:	f7fe fd64 	bl	800538a <_PreparePacket>
 80068c2:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_EXIT);
 80068c4:	2203      	movs	r2, #3
 80068c6:	6839      	ldr	r1, [r7, #0]
 80068c8:	6838      	ldr	r0, [r7, #0]
 80068ca:	f7fe fe4f 	bl	800556c <_SendPacket>
  RECORD_END();
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	f383 8811 	msr	BASEPRI, r3
}
 80068d4:	bf00      	nop
 80068d6:	3708      	adds	r7, #8
 80068d8:	46bd      	mov	sp, r7
 80068da:	bd80      	pop	{r7, pc}
 80068dc:	20014410 	.word	0x20014410

080068e0 <SEGGER_SYSVIEW_RecordExitISRToScheduler>:
*      18 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      18 20                // ISR Exit to Scheduler. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISRToScheduler(void) {
 80068e0:	b580      	push	{r7, lr}
 80068e2:	b082      	sub	sp, #8
 80068e4:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 80068e6:	f3ef 8311 	mrs	r3, BASEPRI
 80068ea:	f04f 0120 	mov.w	r1, #32
 80068ee:	f381 8811 	msr	BASEPRI, r1
 80068f2:	607b      	str	r3, [r7, #4]
 80068f4:	4807      	ldr	r0, [pc, #28]	@ (8006914 <SEGGER_SYSVIEW_RecordExitISRToScheduler+0x34>)
 80068f6:	f7fe fd48 	bl	800538a <_PreparePacket>
 80068fa:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_TO_SCHEDULER);
 80068fc:	2212      	movs	r2, #18
 80068fe:	6839      	ldr	r1, [r7, #0]
 8006900:	6838      	ldr	r0, [r7, #0]
 8006902:	f7fe fe33 	bl	800556c <_SendPacket>
  RECORD_END();
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	f383 8811 	msr	BASEPRI, r3
}
 800690c:	bf00      	nop
 800690e:	3708      	adds	r7, #8
 8006910:	46bd      	mov	sp, r7
 8006912:	bd80      	pop	{r7, pc}
 8006914:	20014410 	.word	0x20014410

08006918 <SEGGER_SYSVIEW_OnIdle>:
*       SEGGER_SYSVIEW_OnIdle()
*
*  Function description
*    Record an Idle event.
*/
void SEGGER_SYSVIEW_OnIdle(void) {
 8006918:	b580      	push	{r7, lr}
 800691a:	b082      	sub	sp, #8
 800691c:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800691e:	f3ef 8311 	mrs	r3, BASEPRI
 8006922:	f04f 0120 	mov.w	r1, #32
 8006926:	f381 8811 	msr	BASEPRI, r1
 800692a:	607b      	str	r3, [r7, #4]
 800692c:	4807      	ldr	r0, [pc, #28]	@ (800694c <SEGGER_SYSVIEW_OnIdle+0x34>)
 800692e:	f7fe fd2c 	bl	800538a <_PreparePacket>
 8006932:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_IDLE);
 8006934:	2211      	movs	r2, #17
 8006936:	6839      	ldr	r1, [r7, #0]
 8006938:	6838      	ldr	r0, [r7, #0]
 800693a:	f7fe fe17 	bl	800556c <_SendPacket>
  RECORD_END();
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	f383 8811 	msr	BASEPRI, r3
}
 8006944:	bf00      	nop
 8006946:	3708      	adds	r7, #8
 8006948:	46bd      	mov	sp, r7
 800694a:	bd80      	pop	{r7, pc}
 800694c:	20014410 	.word	0x20014410

08006950 <SEGGER_SYSVIEW_OnTaskCreate>:
*    to creating a task in the OS.
*
*  Parameters
*    TaskId        - Task ID of created task.
*/
void SEGGER_SYSVIEW_OnTaskCreate(U32 TaskId) {
 8006950:	b580      	push	{r7, lr}
 8006952:	b088      	sub	sp, #32
 8006954:	af00      	add	r7, sp, #0
 8006956:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8006958:	f3ef 8311 	mrs	r3, BASEPRI
 800695c:	f04f 0120 	mov.w	r1, #32
 8006960:	f381 8811 	msr	BASEPRI, r1
 8006964:	617b      	str	r3, [r7, #20]
 8006966:	4819      	ldr	r0, [pc, #100]	@ (80069cc <SEGGER_SYSVIEW_OnTaskCreate+0x7c>)
 8006968:	f7fe fd0f 	bl	800538a <_PreparePacket>
 800696c:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800696e:	693b      	ldr	r3, [r7, #16]
 8006970:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8006972:	4b17      	ldr	r3, [pc, #92]	@ (80069d0 <SEGGER_SYSVIEW_OnTaskCreate+0x80>)
 8006974:	691b      	ldr	r3, [r3, #16]
 8006976:	687a      	ldr	r2, [r7, #4]
 8006978:	1ad3      	subs	r3, r2, r3
 800697a:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	61fb      	str	r3, [r7, #28]
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	61bb      	str	r3, [r7, #24]
 8006984:	e00b      	b.n	800699e <SEGGER_SYSVIEW_OnTaskCreate+0x4e>
 8006986:	69bb      	ldr	r3, [r7, #24]
 8006988:	b2da      	uxtb	r2, r3
 800698a:	69fb      	ldr	r3, [r7, #28]
 800698c:	1c59      	adds	r1, r3, #1
 800698e:	61f9      	str	r1, [r7, #28]
 8006990:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006994:	b2d2      	uxtb	r2, r2
 8006996:	701a      	strb	r2, [r3, #0]
 8006998:	69bb      	ldr	r3, [r7, #24]
 800699a:	09db      	lsrs	r3, r3, #7
 800699c:	61bb      	str	r3, [r7, #24]
 800699e:	69bb      	ldr	r3, [r7, #24]
 80069a0:	2b7f      	cmp	r3, #127	@ 0x7f
 80069a2:	d8f0      	bhi.n	8006986 <SEGGER_SYSVIEW_OnTaskCreate+0x36>
 80069a4:	69fb      	ldr	r3, [r7, #28]
 80069a6:	1c5a      	adds	r2, r3, #1
 80069a8:	61fa      	str	r2, [r7, #28]
 80069aa:	69ba      	ldr	r2, [r7, #24]
 80069ac:	b2d2      	uxtb	r2, r2
 80069ae:	701a      	strb	r2, [r3, #0]
 80069b0:	69fb      	ldr	r3, [r7, #28]
 80069b2:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_CREATE);
 80069b4:	2208      	movs	r2, #8
 80069b6:	68f9      	ldr	r1, [r7, #12]
 80069b8:	6938      	ldr	r0, [r7, #16]
 80069ba:	f7fe fdd7 	bl	800556c <_SendPacket>
  RECORD_END();
 80069be:	697b      	ldr	r3, [r7, #20]
 80069c0:	f383 8811 	msr	BASEPRI, r3
}
 80069c4:	bf00      	nop
 80069c6:	3720      	adds	r7, #32
 80069c8:	46bd      	mov	sp, r7
 80069ca:	bd80      	pop	{r7, pc}
 80069cc:	20014410 	.word	0x20014410
 80069d0:	200143e0 	.word	0x200143e0

080069d4 <SEGGER_SYSVIEW_OnTaskStartExec>:
*    when it is ready to execute.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartExec(U32 TaskId) {
 80069d4:	b580      	push	{r7, lr}
 80069d6:	b088      	sub	sp, #32
 80069d8:	af00      	add	r7, sp, #0
 80069da:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 80069dc:	f3ef 8311 	mrs	r3, BASEPRI
 80069e0:	f04f 0120 	mov.w	r1, #32
 80069e4:	f381 8811 	msr	BASEPRI, r1
 80069e8:	617b      	str	r3, [r7, #20]
 80069ea:	4819      	ldr	r0, [pc, #100]	@ (8006a50 <SEGGER_SYSVIEW_OnTaskStartExec+0x7c>)
 80069ec:	f7fe fccd 	bl	800538a <_PreparePacket>
 80069f0:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80069f2:	693b      	ldr	r3, [r7, #16]
 80069f4:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 80069f6:	4b17      	ldr	r3, [pc, #92]	@ (8006a54 <SEGGER_SYSVIEW_OnTaskStartExec+0x80>)
 80069f8:	691b      	ldr	r3, [r3, #16]
 80069fa:	687a      	ldr	r2, [r7, #4]
 80069fc:	1ad3      	subs	r3, r2, r3
 80069fe:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	61fb      	str	r3, [r7, #28]
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	61bb      	str	r3, [r7, #24]
 8006a08:	e00b      	b.n	8006a22 <SEGGER_SYSVIEW_OnTaskStartExec+0x4e>
 8006a0a:	69bb      	ldr	r3, [r7, #24]
 8006a0c:	b2da      	uxtb	r2, r3
 8006a0e:	69fb      	ldr	r3, [r7, #28]
 8006a10:	1c59      	adds	r1, r3, #1
 8006a12:	61f9      	str	r1, [r7, #28]
 8006a14:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006a18:	b2d2      	uxtb	r2, r2
 8006a1a:	701a      	strb	r2, [r3, #0]
 8006a1c:	69bb      	ldr	r3, [r7, #24]
 8006a1e:	09db      	lsrs	r3, r3, #7
 8006a20:	61bb      	str	r3, [r7, #24]
 8006a22:	69bb      	ldr	r3, [r7, #24]
 8006a24:	2b7f      	cmp	r3, #127	@ 0x7f
 8006a26:	d8f0      	bhi.n	8006a0a <SEGGER_SYSVIEW_OnTaskStartExec+0x36>
 8006a28:	69fb      	ldr	r3, [r7, #28]
 8006a2a:	1c5a      	adds	r2, r3, #1
 8006a2c:	61fa      	str	r2, [r7, #28]
 8006a2e:	69ba      	ldr	r2, [r7, #24]
 8006a30:	b2d2      	uxtb	r2, r2
 8006a32:	701a      	strb	r2, [r3, #0]
 8006a34:	69fb      	ldr	r3, [r7, #28]
 8006a36:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_EXEC);
 8006a38:	2204      	movs	r2, #4
 8006a3a:	68f9      	ldr	r1, [r7, #12]
 8006a3c:	6938      	ldr	r0, [r7, #16]
 8006a3e:	f7fe fd95 	bl	800556c <_SendPacket>
  RECORD_END();
 8006a42:	697b      	ldr	r3, [r7, #20]
 8006a44:	f383 8811 	msr	BASEPRI, r3
}
 8006a48:	bf00      	nop
 8006a4a:	3720      	adds	r7, #32
 8006a4c:	46bd      	mov	sp, r7
 8006a4e:	bd80      	pop	{r7, pc}
 8006a50:	20014410 	.word	0x20014410
 8006a54:	200143e0 	.word	0x200143e0

08006a58 <SEGGER_SYSVIEW_OnTaskStartReady>:
*    Record a Task Start Ready event.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartReady(U32 TaskId) {
 8006a58:	b580      	push	{r7, lr}
 8006a5a:	b088      	sub	sp, #32
 8006a5c:	af00      	add	r7, sp, #0
 8006a5e:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8006a60:	f3ef 8311 	mrs	r3, BASEPRI
 8006a64:	f04f 0120 	mov.w	r1, #32
 8006a68:	f381 8811 	msr	BASEPRI, r1
 8006a6c:	617b      	str	r3, [r7, #20]
 8006a6e:	4819      	ldr	r0, [pc, #100]	@ (8006ad4 <SEGGER_SYSVIEW_OnTaskStartReady+0x7c>)
 8006a70:	f7fe fc8b 	bl	800538a <_PreparePacket>
 8006a74:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8006a76:	693b      	ldr	r3, [r7, #16]
 8006a78:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8006a7a:	4b17      	ldr	r3, [pc, #92]	@ (8006ad8 <SEGGER_SYSVIEW_OnTaskStartReady+0x80>)
 8006a7c:	691b      	ldr	r3, [r3, #16]
 8006a7e:	687a      	ldr	r2, [r7, #4]
 8006a80:	1ad3      	subs	r3, r2, r3
 8006a82:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	61fb      	str	r3, [r7, #28]
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	61bb      	str	r3, [r7, #24]
 8006a8c:	e00b      	b.n	8006aa6 <SEGGER_SYSVIEW_OnTaskStartReady+0x4e>
 8006a8e:	69bb      	ldr	r3, [r7, #24]
 8006a90:	b2da      	uxtb	r2, r3
 8006a92:	69fb      	ldr	r3, [r7, #28]
 8006a94:	1c59      	adds	r1, r3, #1
 8006a96:	61f9      	str	r1, [r7, #28]
 8006a98:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006a9c:	b2d2      	uxtb	r2, r2
 8006a9e:	701a      	strb	r2, [r3, #0]
 8006aa0:	69bb      	ldr	r3, [r7, #24]
 8006aa2:	09db      	lsrs	r3, r3, #7
 8006aa4:	61bb      	str	r3, [r7, #24]
 8006aa6:	69bb      	ldr	r3, [r7, #24]
 8006aa8:	2b7f      	cmp	r3, #127	@ 0x7f
 8006aaa:	d8f0      	bhi.n	8006a8e <SEGGER_SYSVIEW_OnTaskStartReady+0x36>
 8006aac:	69fb      	ldr	r3, [r7, #28]
 8006aae:	1c5a      	adds	r2, r3, #1
 8006ab0:	61fa      	str	r2, [r7, #28]
 8006ab2:	69ba      	ldr	r2, [r7, #24]
 8006ab4:	b2d2      	uxtb	r2, r2
 8006ab6:	701a      	strb	r2, [r3, #0]
 8006ab8:	69fb      	ldr	r3, [r7, #28]
 8006aba:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_READY);
 8006abc:	2206      	movs	r2, #6
 8006abe:	68f9      	ldr	r1, [r7, #12]
 8006ac0:	6938      	ldr	r0, [r7, #16]
 8006ac2:	f7fe fd53 	bl	800556c <_SendPacket>
  RECORD_END();
 8006ac6:	697b      	ldr	r3, [r7, #20]
 8006ac8:	f383 8811 	msr	BASEPRI, r3
}
 8006acc:	bf00      	nop
 8006ace:	3720      	adds	r7, #32
 8006ad0:	46bd      	mov	sp, r7
 8006ad2:	bd80      	pop	{r7, pc}
 8006ad4:	20014410 	.word	0x20014410
 8006ad8:	200143e0 	.word	0x200143e0

08006adc <SEGGER_SYSVIEW_ShrinkId>:
*     SEGGER_SYSVIEW_ID_BASE: Lowest Id reported by the application.
*       (i.e. 0x20000000 when all Ids are an address in this RAM)
*     SEGGER_SYSVIEW_ID_SHIFT: Number of bits to shift the Id to
*       save bandwidth. (i.e. 2 when Ids are 4 byte aligned)
*/
U32 SEGGER_SYSVIEW_ShrinkId(U32 Id) {
 8006adc:	b480      	push	{r7}
 8006ade:	b083      	sub	sp, #12
 8006ae0:	af00      	add	r7, sp, #0
 8006ae2:	6078      	str	r0, [r7, #4]
  return SHRINK_ID(Id);
 8006ae4:	4b04      	ldr	r3, [pc, #16]	@ (8006af8 <SEGGER_SYSVIEW_ShrinkId+0x1c>)
 8006ae6:	691b      	ldr	r3, [r3, #16]
 8006ae8:	687a      	ldr	r2, [r7, #4]
 8006aea:	1ad3      	subs	r3, r2, r3
}
 8006aec:	4618      	mov	r0, r3
 8006aee:	370c      	adds	r7, #12
 8006af0:	46bd      	mov	sp, r7
 8006af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006af6:	4770      	bx	lr
 8006af8:	200143e0 	.word	0x200143e0

08006afc <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 8006afc:	b580      	push	{r7, lr}
 8006afe:	b08c      	sub	sp, #48	@ 0x30
 8006b00:	af00      	add	r7, sp, #0
 8006b02:	4603      	mov	r3, r0
 8006b04:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 8006b06:	4b3b      	ldr	r3, [pc, #236]	@ (8006bf4 <SEGGER_SYSVIEW_SendModule+0xf8>)
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d06d      	beq.n	8006bea <SEGGER_SYSVIEW_SendModule+0xee>
    pModule = _pFirstModule;
 8006b0e:	4b39      	ldr	r3, [pc, #228]	@ (8006bf4 <SEGGER_SYSVIEW_SendModule+0xf8>)
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	62fb      	str	r3, [r7, #44]	@ 0x2c
    for (n = 0; n < ModuleId; n++) {
 8006b14:	2300      	movs	r3, #0
 8006b16:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006b18:	e008      	b.n	8006b2c <SEGGER_SYSVIEW_SendModule+0x30>
      pModule = pModule->pNext;
 8006b1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b1c:	691b      	ldr	r3, [r3, #16]
 8006b1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (pModule == 0) {
 8006b20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d007      	beq.n	8006b36 <SEGGER_SYSVIEW_SendModule+0x3a>
    for (n = 0; n < ModuleId; n++) {
 8006b26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b28:	3301      	adds	r3, #1
 8006b2a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006b2c:	79fb      	ldrb	r3, [r7, #7]
 8006b2e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006b30:	429a      	cmp	r2, r3
 8006b32:	d3f2      	bcc.n	8006b1a <SEGGER_SYSVIEW_SendModule+0x1e>
 8006b34:	e000      	b.n	8006b38 <SEGGER_SYSVIEW_SendModule+0x3c>
        break;
 8006b36:	bf00      	nop
      }
    }
    if (pModule != 0) {
 8006b38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d055      	beq.n	8006bea <SEGGER_SYSVIEW_SendModule+0xee>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8006b3e:	f3ef 8311 	mrs	r3, BASEPRI
 8006b42:	f04f 0120 	mov.w	r1, #32
 8006b46:	f381 8811 	msr	BASEPRI, r1
 8006b4a:	617b      	str	r3, [r7, #20]
 8006b4c:	482a      	ldr	r0, [pc, #168]	@ (8006bf8 <SEGGER_SYSVIEW_SendModule+0xfc>)
 8006b4e:	f7fe fc1c 	bl	800538a <_PreparePacket>
 8006b52:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 8006b54:	693b      	ldr	r3, [r7, #16]
 8006b56:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	627b      	str	r3, [r7, #36]	@ 0x24
 8006b5c:	79fb      	ldrb	r3, [r7, #7]
 8006b5e:	623b      	str	r3, [r7, #32]
 8006b60:	e00b      	b.n	8006b7a <SEGGER_SYSVIEW_SendModule+0x7e>
 8006b62:	6a3b      	ldr	r3, [r7, #32]
 8006b64:	b2da      	uxtb	r2, r3
 8006b66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b68:	1c59      	adds	r1, r3, #1
 8006b6a:	6279      	str	r1, [r7, #36]	@ 0x24
 8006b6c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006b70:	b2d2      	uxtb	r2, r2
 8006b72:	701a      	strb	r2, [r3, #0]
 8006b74:	6a3b      	ldr	r3, [r7, #32]
 8006b76:	09db      	lsrs	r3, r3, #7
 8006b78:	623b      	str	r3, [r7, #32]
 8006b7a:	6a3b      	ldr	r3, [r7, #32]
 8006b7c:	2b7f      	cmp	r3, #127	@ 0x7f
 8006b7e:	d8f0      	bhi.n	8006b62 <SEGGER_SYSVIEW_SendModule+0x66>
 8006b80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b82:	1c5a      	adds	r2, r3, #1
 8006b84:	627a      	str	r2, [r7, #36]	@ 0x24
 8006b86:	6a3a      	ldr	r2, [r7, #32]
 8006b88:	b2d2      	uxtb	r2, r2
 8006b8a:	701a      	strb	r2, [r3, #0]
 8006b8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b8e:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	61fb      	str	r3, [r7, #28]
 8006b94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b96:	689b      	ldr	r3, [r3, #8]
 8006b98:	61bb      	str	r3, [r7, #24]
 8006b9a:	e00b      	b.n	8006bb4 <SEGGER_SYSVIEW_SendModule+0xb8>
 8006b9c:	69bb      	ldr	r3, [r7, #24]
 8006b9e:	b2da      	uxtb	r2, r3
 8006ba0:	69fb      	ldr	r3, [r7, #28]
 8006ba2:	1c59      	adds	r1, r3, #1
 8006ba4:	61f9      	str	r1, [r7, #28]
 8006ba6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006baa:	b2d2      	uxtb	r2, r2
 8006bac:	701a      	strb	r2, [r3, #0]
 8006bae:	69bb      	ldr	r3, [r7, #24]
 8006bb0:	09db      	lsrs	r3, r3, #7
 8006bb2:	61bb      	str	r3, [r7, #24]
 8006bb4:	69bb      	ldr	r3, [r7, #24]
 8006bb6:	2b7f      	cmp	r3, #127	@ 0x7f
 8006bb8:	d8f0      	bhi.n	8006b9c <SEGGER_SYSVIEW_SendModule+0xa0>
 8006bba:	69fb      	ldr	r3, [r7, #28]
 8006bbc:	1c5a      	adds	r2, r3, #1
 8006bbe:	61fa      	str	r2, [r7, #28]
 8006bc0:	69ba      	ldr	r2, [r7, #24]
 8006bc2:	b2d2      	uxtb	r2, r2
 8006bc4:	701a      	strb	r2, [r3, #0]
 8006bc6:	69fb      	ldr	r3, [r7, #28]
 8006bc8:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8006bca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	2280      	movs	r2, #128	@ 0x80
 8006bd0:	4619      	mov	r1, r3
 8006bd2:	68f8      	ldr	r0, [r7, #12]
 8006bd4:	f7fe fb8c 	bl	80052f0 <_EncodeStr>
 8006bd8:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 8006bda:	2216      	movs	r2, #22
 8006bdc:	68f9      	ldr	r1, [r7, #12]
 8006bde:	6938      	ldr	r0, [r7, #16]
 8006be0:	f7fe fcc4 	bl	800556c <_SendPacket>
      RECORD_END();
 8006be4:	697b      	ldr	r3, [r7, #20]
 8006be6:	f383 8811 	msr	BASEPRI, r3
    }
  }
}
 8006bea:	bf00      	nop
 8006bec:	3730      	adds	r7, #48	@ 0x30
 8006bee:	46bd      	mov	sp, r7
 8006bf0:	bd80      	pop	{r7, pc}
 8006bf2:	bf00      	nop
 8006bf4:	20014408 	.word	0x20014408
 8006bf8:	20014410 	.word	0x20014410

08006bfc <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 8006bfc:	b580      	push	{r7, lr}
 8006bfe:	b082      	sub	sp, #8
 8006c00:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 8006c02:	4b0c      	ldr	r3, [pc, #48]	@ (8006c34 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d00f      	beq.n	8006c2a <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 8006c0a:	4b0a      	ldr	r3, [pc, #40]	@ (8006c34 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	68db      	ldr	r3, [r3, #12]
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d002      	beq.n	8006c1e <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	68db      	ldr	r3, [r3, #12]
 8006c1c:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	691b      	ldr	r3, [r3, #16]
 8006c22:	607b      	str	r3, [r7, #4]
    } while (pModule);
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d1f2      	bne.n	8006c10 <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 8006c2a:	bf00      	nop
 8006c2c:	3708      	adds	r7, #8
 8006c2e:	46bd      	mov	sp, r7
 8006c30:	bd80      	pop	{r7, pc}
 8006c32:	bf00      	nop
 8006c34:	20014408 	.word	0x20014408

08006c38 <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 8006c38:	b580      	push	{r7, lr}
 8006c3a:	b086      	sub	sp, #24
 8006c3c:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 8006c3e:	f3ef 8311 	mrs	r3, BASEPRI
 8006c42:	f04f 0120 	mov.w	r1, #32
 8006c46:	f381 8811 	msr	BASEPRI, r1
 8006c4a:	60fb      	str	r3, [r7, #12]
 8006c4c:	4817      	ldr	r0, [pc, #92]	@ (8006cac <SEGGER_SYSVIEW_SendNumModules+0x74>)
 8006c4e:	f7fe fb9c 	bl	800538a <_PreparePacket>
 8006c52:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 8006c54:	68bb      	ldr	r3, [r7, #8]
 8006c56:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	617b      	str	r3, [r7, #20]
 8006c5c:	4b14      	ldr	r3, [pc, #80]	@ (8006cb0 <SEGGER_SYSVIEW_SendNumModules+0x78>)
 8006c5e:	781b      	ldrb	r3, [r3, #0]
 8006c60:	613b      	str	r3, [r7, #16]
 8006c62:	e00b      	b.n	8006c7c <SEGGER_SYSVIEW_SendNumModules+0x44>
 8006c64:	693b      	ldr	r3, [r7, #16]
 8006c66:	b2da      	uxtb	r2, r3
 8006c68:	697b      	ldr	r3, [r7, #20]
 8006c6a:	1c59      	adds	r1, r3, #1
 8006c6c:	6179      	str	r1, [r7, #20]
 8006c6e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006c72:	b2d2      	uxtb	r2, r2
 8006c74:	701a      	strb	r2, [r3, #0]
 8006c76:	693b      	ldr	r3, [r7, #16]
 8006c78:	09db      	lsrs	r3, r3, #7
 8006c7a:	613b      	str	r3, [r7, #16]
 8006c7c:	693b      	ldr	r3, [r7, #16]
 8006c7e:	2b7f      	cmp	r3, #127	@ 0x7f
 8006c80:	d8f0      	bhi.n	8006c64 <SEGGER_SYSVIEW_SendNumModules+0x2c>
 8006c82:	697b      	ldr	r3, [r7, #20]
 8006c84:	1c5a      	adds	r2, r3, #1
 8006c86:	617a      	str	r2, [r7, #20]
 8006c88:	693a      	ldr	r2, [r7, #16]
 8006c8a:	b2d2      	uxtb	r2, r2
 8006c8c:	701a      	strb	r2, [r3, #0]
 8006c8e:	697b      	ldr	r3, [r7, #20]
 8006c90:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 8006c92:	221b      	movs	r2, #27
 8006c94:	6879      	ldr	r1, [r7, #4]
 8006c96:	68b8      	ldr	r0, [r7, #8]
 8006c98:	f7fe fc68 	bl	800556c <_SendPacket>
  RECORD_END();
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	f383 8811 	msr	BASEPRI, r3
}
 8006ca2:	bf00      	nop
 8006ca4:	3718      	adds	r7, #24
 8006ca6:	46bd      	mov	sp, r7
 8006ca8:	bd80      	pop	{r7, pc}
 8006caa:	bf00      	nop
 8006cac:	20014410 	.word	0x20014410
 8006cb0:	2001440c 	.word	0x2001440c

08006cb4 <SEGGER_SYSVIEW_PrintfTarget>:
*    the host.
*
*  Parameters
*    s        - String to be formatted.
*/
void SEGGER_SYSVIEW_PrintfTarget(const char* s, ...) {
 8006cb4:	b40f      	push	{r0, r1, r2, r3}
 8006cb6:	b580      	push	{r7, lr}
 8006cb8:	b082      	sub	sp, #8
 8006cba:	af00      	add	r7, sp, #0
  va_list ParamList;

  va_start(ParamList, s);
 8006cbc:	f107 0314 	add.w	r3, r7, #20
 8006cc0:	607b      	str	r3, [r7, #4]
  _VPrintTarget(s, SEGGER_SYSVIEW_LOG, &ParamList);
 8006cc2:	1d3b      	adds	r3, r7, #4
 8006cc4:	461a      	mov	r2, r3
 8006cc6:	2100      	movs	r1, #0
 8006cc8:	6938      	ldr	r0, [r7, #16]
 8006cca:	f7fe fed9 	bl	8005a80 <_VPrintTarget>
  va_end(ParamList);
}
 8006cce:	bf00      	nop
 8006cd0:	3708      	adds	r7, #8
 8006cd2:	46bd      	mov	sp, r7
 8006cd4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006cd8:	b004      	add	sp, #16
 8006cda:	4770      	bx	lr

08006cdc <SEGGER_SYSVIEW_Warn>:
*    Print a warning string to the host.
*
*  Parameters
*    s        - String to sent.
*/
void SEGGER_SYSVIEW_Warn(const char* s) {
 8006cdc:	b580      	push	{r7, lr}
 8006cde:	b08a      	sub	sp, #40	@ 0x28
 8006ce0:	af00      	add	r7, sp, #0
 8006ce2:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8006ce4:	f3ef 8311 	mrs	r3, BASEPRI
 8006ce8:	f04f 0120 	mov.w	r1, #32
 8006cec:	f381 8811 	msr	BASEPRI, r1
 8006cf0:	617b      	str	r3, [r7, #20]
 8006cf2:	4827      	ldr	r0, [pc, #156]	@ (8006d90 <SEGGER_SYSVIEW_Warn+0xb4>)
 8006cf4:	f7fe fb49 	bl	800538a <_PreparePacket>
 8006cf8:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8006cfa:	2280      	movs	r2, #128	@ 0x80
 8006cfc:	6879      	ldr	r1, [r7, #4]
 8006cfe:	6938      	ldr	r0, [r7, #16]
 8006d00:	f7fe faf6 	bl	80052f0 <_EncodeStr>
 8006d04:	60f8      	str	r0, [r7, #12]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_WARNING);
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	627b      	str	r3, [r7, #36]	@ 0x24
 8006d0a:	2301      	movs	r3, #1
 8006d0c:	623b      	str	r3, [r7, #32]
 8006d0e:	e00b      	b.n	8006d28 <SEGGER_SYSVIEW_Warn+0x4c>
 8006d10:	6a3b      	ldr	r3, [r7, #32]
 8006d12:	b2da      	uxtb	r2, r3
 8006d14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d16:	1c59      	adds	r1, r3, #1
 8006d18:	6279      	str	r1, [r7, #36]	@ 0x24
 8006d1a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006d1e:	b2d2      	uxtb	r2, r2
 8006d20:	701a      	strb	r2, [r3, #0]
 8006d22:	6a3b      	ldr	r3, [r7, #32]
 8006d24:	09db      	lsrs	r3, r3, #7
 8006d26:	623b      	str	r3, [r7, #32]
 8006d28:	6a3b      	ldr	r3, [r7, #32]
 8006d2a:	2b7f      	cmp	r3, #127	@ 0x7f
 8006d2c:	d8f0      	bhi.n	8006d10 <SEGGER_SYSVIEW_Warn+0x34>
 8006d2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d30:	1c5a      	adds	r2, r3, #1
 8006d32:	627a      	str	r2, [r7, #36]	@ 0x24
 8006d34:	6a3a      	ldr	r2, [r7, #32]
 8006d36:	b2d2      	uxtb	r2, r2
 8006d38:	701a      	strb	r2, [r3, #0]
 8006d3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d3c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0);
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	61fb      	str	r3, [r7, #28]
 8006d42:	2300      	movs	r3, #0
 8006d44:	61bb      	str	r3, [r7, #24]
 8006d46:	e00b      	b.n	8006d60 <SEGGER_SYSVIEW_Warn+0x84>
 8006d48:	69bb      	ldr	r3, [r7, #24]
 8006d4a:	b2da      	uxtb	r2, r3
 8006d4c:	69fb      	ldr	r3, [r7, #28]
 8006d4e:	1c59      	adds	r1, r3, #1
 8006d50:	61f9      	str	r1, [r7, #28]
 8006d52:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006d56:	b2d2      	uxtb	r2, r2
 8006d58:	701a      	strb	r2, [r3, #0]
 8006d5a:	69bb      	ldr	r3, [r7, #24]
 8006d5c:	09db      	lsrs	r3, r3, #7
 8006d5e:	61bb      	str	r3, [r7, #24]
 8006d60:	69bb      	ldr	r3, [r7, #24]
 8006d62:	2b7f      	cmp	r3, #127	@ 0x7f
 8006d64:	d8f0      	bhi.n	8006d48 <SEGGER_SYSVIEW_Warn+0x6c>
 8006d66:	69fb      	ldr	r3, [r7, #28]
 8006d68:	1c5a      	adds	r2, r3, #1
 8006d6a:	61fa      	str	r2, [r7, #28]
 8006d6c:	69ba      	ldr	r2, [r7, #24]
 8006d6e:	b2d2      	uxtb	r2, r2
 8006d70:	701a      	strb	r2, [r3, #0]
 8006d72:	69fb      	ldr	r3, [r7, #28]
 8006d74:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 8006d76:	221a      	movs	r2, #26
 8006d78:	68f9      	ldr	r1, [r7, #12]
 8006d7a:	6938      	ldr	r0, [r7, #16]
 8006d7c:	f7fe fbf6 	bl	800556c <_SendPacket>
  RECORD_END();
 8006d80:	697b      	ldr	r3, [r7, #20]
 8006d82:	f383 8811 	msr	BASEPRI, r3
}
 8006d86:	bf00      	nop
 8006d88:	3728      	adds	r7, #40	@ 0x28
 8006d8a:	46bd      	mov	sp, r7
 8006d8c:	bd80      	pop	{r7, pc}
 8006d8e:	bf00      	nop
 8006d90:	20014410 	.word	0x20014410

08006d94 <SEGGER_SYSVIEW_IsStarted>:
*
*  Return value
*      0: Recording not started.
*    > 0: Recording started.
*/
int SEGGER_SYSVIEW_IsStarted(void) {
 8006d94:	b580      	push	{r7, lr}
 8006d96:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
  //
  // Check if host is sending data which needs to be processed.
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 8006d98:	4b13      	ldr	r3, [pc, #76]	@ (8006de8 <SEGGER_SYSVIEW_IsStarted+0x54>)
 8006d9a:	7e1b      	ldrb	r3, [r3, #24]
 8006d9c:	4619      	mov	r1, r3
 8006d9e:	4a13      	ldr	r2, [pc, #76]	@ (8006dec <SEGGER_SYSVIEW_IsStarted+0x58>)
 8006da0:	460b      	mov	r3, r1
 8006da2:	005b      	lsls	r3, r3, #1
 8006da4:	440b      	add	r3, r1
 8006da6:	00db      	lsls	r3, r3, #3
 8006da8:	4413      	add	r3, r2
 8006daa:	336c      	adds	r3, #108	@ 0x6c
 8006dac:	681a      	ldr	r2, [r3, #0]
 8006dae:	4b0e      	ldr	r3, [pc, #56]	@ (8006de8 <SEGGER_SYSVIEW_IsStarted+0x54>)
 8006db0:	7e1b      	ldrb	r3, [r3, #24]
 8006db2:	4618      	mov	r0, r3
 8006db4:	490d      	ldr	r1, [pc, #52]	@ (8006dec <SEGGER_SYSVIEW_IsStarted+0x58>)
 8006db6:	4603      	mov	r3, r0
 8006db8:	005b      	lsls	r3, r3, #1
 8006dba:	4403      	add	r3, r0
 8006dbc:	00db      	lsls	r3, r3, #3
 8006dbe:	440b      	add	r3, r1
 8006dc0:	3370      	adds	r3, #112	@ 0x70
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	429a      	cmp	r2, r3
 8006dc6:	d00b      	beq.n	8006de0 <SEGGER_SYSVIEW_IsStarted+0x4c>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 8006dc8:	4b07      	ldr	r3, [pc, #28]	@ (8006de8 <SEGGER_SYSVIEW_IsStarted+0x54>)
 8006dca:	789b      	ldrb	r3, [r3, #2]
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	d107      	bne.n	8006de0 <SEGGER_SYSVIEW_IsStarted+0x4c>
      _SYSVIEW_Globals.RecursionCnt = 1;
 8006dd0:	4b05      	ldr	r3, [pc, #20]	@ (8006de8 <SEGGER_SYSVIEW_IsStarted+0x54>)
 8006dd2:	2201      	movs	r2, #1
 8006dd4:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 8006dd6:	f7fe fae5 	bl	80053a4 <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 8006dda:	4b03      	ldr	r3, [pc, #12]	@ (8006de8 <SEGGER_SYSVIEW_IsStarted+0x54>)
 8006ddc:	2200      	movs	r2, #0
 8006dde:	709a      	strb	r2, [r3, #2]
    }
  }
#endif
  return _SYSVIEW_Globals.EnableState;
 8006de0:	4b01      	ldr	r3, [pc, #4]	@ (8006de8 <SEGGER_SYSVIEW_IsStarted+0x54>)
 8006de2:	781b      	ldrb	r3, [r3, #0]
}
 8006de4:	4618      	mov	r0, r3
 8006de6:	bd80      	pop	{r7, pc}
 8006de8:	200143e0 	.word	0x200143e0
 8006dec:	20012f20 	.word	0x20012f20

08006df0 <_cbSendSystemDesc>:
*       _cbSendSystemDesc()
*
*  Function description
*    Sends SystemView description strings.
*/
static void _cbSendSystemDesc(void) {
 8006df0:	b580      	push	{r7, lr}
 8006df2:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_SendSysDesc("N="SYSVIEW_APP_NAME",D="SYSVIEW_DEVICE_NAME",O=FreeRTOS");
 8006df4:	4803      	ldr	r0, [pc, #12]	@ (8006e04 <_cbSendSystemDesc+0x14>)
 8006df6:	f7ff fcbf 	bl	8006778 <SEGGER_SYSVIEW_SendSysDesc>
  SEGGER_SYSVIEW_SendSysDesc("I#15=SysTick");
 8006dfa:	4803      	ldr	r0, [pc, #12]	@ (8006e08 <_cbSendSystemDesc+0x18>)
 8006dfc:	f7ff fcbc 	bl	8006778 <SEGGER_SYSVIEW_SendSysDesc>
}
 8006e00:	bf00      	nop
 8006e02:	bd80      	pop	{r7, pc}
 8006e04:	080078b4 	.word	0x080078b4
 8006e08:	080078f8 	.word	0x080078f8

08006e0c <SEGGER_SYSVIEW_Conf>:
*
*       Global functions
*
**********************************************************************
*/
void SEGGER_SYSVIEW_Conf(void) {
 8006e0c:	b580      	push	{r7, lr}
 8006e0e:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_Init(SYSVIEW_TIMESTAMP_FREQ, SYSVIEW_CPU_FREQ, 
 8006e10:	4b06      	ldr	r3, [pc, #24]	@ (8006e2c <SEGGER_SYSVIEW_Conf+0x20>)
 8006e12:	6818      	ldr	r0, [r3, #0]
 8006e14:	4b05      	ldr	r3, [pc, #20]	@ (8006e2c <SEGGER_SYSVIEW_Conf+0x20>)
 8006e16:	6819      	ldr	r1, [r3, #0]
 8006e18:	4b05      	ldr	r3, [pc, #20]	@ (8006e30 <SEGGER_SYSVIEW_Conf+0x24>)
 8006e1a:	4a06      	ldr	r2, [pc, #24]	@ (8006e34 <SEGGER_SYSVIEW_Conf+0x28>)
 8006e1c:	f7ff f828 	bl	8005e70 <SEGGER_SYSVIEW_Init>
                      &SYSVIEW_X_OS_TraceAPI, _cbSendSystemDesc);
  SEGGER_SYSVIEW_SetRAMBase(SYSVIEW_RAM_BASE);
 8006e20:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
 8006e24:	f7ff f868 	bl	8005ef8 <SEGGER_SYSVIEW_SetRAMBase>
}
 8006e28:	bf00      	nop
 8006e2a:	bd80      	pop	{r7, pc}
 8006e2c:	20000000 	.word	0x20000000
 8006e30:	08006df1 	.word	0x08006df1
 8006e34:	08007924 	.word	0x08007924

08006e38 <sniprintf>:
 8006e38:	b40c      	push	{r2, r3}
 8006e3a:	b530      	push	{r4, r5, lr}
 8006e3c:	4b18      	ldr	r3, [pc, #96]	@ (8006ea0 <sniprintf+0x68>)
 8006e3e:	1e0c      	subs	r4, r1, #0
 8006e40:	681d      	ldr	r5, [r3, #0]
 8006e42:	b09d      	sub	sp, #116	@ 0x74
 8006e44:	da08      	bge.n	8006e58 <sniprintf+0x20>
 8006e46:	238b      	movs	r3, #139	@ 0x8b
 8006e48:	602b      	str	r3, [r5, #0]
 8006e4a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006e4e:	b01d      	add	sp, #116	@ 0x74
 8006e50:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006e54:	b002      	add	sp, #8
 8006e56:	4770      	bx	lr
 8006e58:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8006e5c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8006e60:	f04f 0300 	mov.w	r3, #0
 8006e64:	931b      	str	r3, [sp, #108]	@ 0x6c
 8006e66:	bf14      	ite	ne
 8006e68:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8006e6c:	4623      	moveq	r3, r4
 8006e6e:	9304      	str	r3, [sp, #16]
 8006e70:	9307      	str	r3, [sp, #28]
 8006e72:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8006e76:	9002      	str	r0, [sp, #8]
 8006e78:	9006      	str	r0, [sp, #24]
 8006e7a:	f8ad 3016 	strh.w	r3, [sp, #22]
 8006e7e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8006e80:	ab21      	add	r3, sp, #132	@ 0x84
 8006e82:	a902      	add	r1, sp, #8
 8006e84:	4628      	mov	r0, r5
 8006e86:	9301      	str	r3, [sp, #4]
 8006e88:	f000 f9ac 	bl	80071e4 <_svfiprintf_r>
 8006e8c:	1c43      	adds	r3, r0, #1
 8006e8e:	bfbc      	itt	lt
 8006e90:	238b      	movlt	r3, #139	@ 0x8b
 8006e92:	602b      	strlt	r3, [r5, #0]
 8006e94:	2c00      	cmp	r4, #0
 8006e96:	d0da      	beq.n	8006e4e <sniprintf+0x16>
 8006e98:	9b02      	ldr	r3, [sp, #8]
 8006e9a:	2200      	movs	r2, #0
 8006e9c:	701a      	strb	r2, [r3, #0]
 8006e9e:	e7d6      	b.n	8006e4e <sniprintf+0x16>
 8006ea0:	20000018 	.word	0x20000018

08006ea4 <memcmp>:
 8006ea4:	b510      	push	{r4, lr}
 8006ea6:	3901      	subs	r1, #1
 8006ea8:	4402      	add	r2, r0
 8006eaa:	4290      	cmp	r0, r2
 8006eac:	d101      	bne.n	8006eb2 <memcmp+0xe>
 8006eae:	2000      	movs	r0, #0
 8006eb0:	e005      	b.n	8006ebe <memcmp+0x1a>
 8006eb2:	7803      	ldrb	r3, [r0, #0]
 8006eb4:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8006eb8:	42a3      	cmp	r3, r4
 8006eba:	d001      	beq.n	8006ec0 <memcmp+0x1c>
 8006ebc:	1b18      	subs	r0, r3, r4
 8006ebe:	bd10      	pop	{r4, pc}
 8006ec0:	3001      	adds	r0, #1
 8006ec2:	e7f2      	b.n	8006eaa <memcmp+0x6>

08006ec4 <memset>:
 8006ec4:	4402      	add	r2, r0
 8006ec6:	4603      	mov	r3, r0
 8006ec8:	4293      	cmp	r3, r2
 8006eca:	d100      	bne.n	8006ece <memset+0xa>
 8006ecc:	4770      	bx	lr
 8006ece:	f803 1b01 	strb.w	r1, [r3], #1
 8006ed2:	e7f9      	b.n	8006ec8 <memset+0x4>

08006ed4 <__libc_init_array>:
 8006ed4:	b570      	push	{r4, r5, r6, lr}
 8006ed6:	4d0d      	ldr	r5, [pc, #52]	@ (8006f0c <__libc_init_array+0x38>)
 8006ed8:	4c0d      	ldr	r4, [pc, #52]	@ (8006f10 <__libc_init_array+0x3c>)
 8006eda:	1b64      	subs	r4, r4, r5
 8006edc:	10a4      	asrs	r4, r4, #2
 8006ede:	2600      	movs	r6, #0
 8006ee0:	42a6      	cmp	r6, r4
 8006ee2:	d109      	bne.n	8006ef8 <__libc_init_array+0x24>
 8006ee4:	4d0b      	ldr	r5, [pc, #44]	@ (8006f14 <__libc_init_array+0x40>)
 8006ee6:	4c0c      	ldr	r4, [pc, #48]	@ (8006f18 <__libc_init_array+0x44>)
 8006ee8:	f000 fc72 	bl	80077d0 <_init>
 8006eec:	1b64      	subs	r4, r4, r5
 8006eee:	10a4      	asrs	r4, r4, #2
 8006ef0:	2600      	movs	r6, #0
 8006ef2:	42a6      	cmp	r6, r4
 8006ef4:	d105      	bne.n	8006f02 <__libc_init_array+0x2e>
 8006ef6:	bd70      	pop	{r4, r5, r6, pc}
 8006ef8:	f855 3b04 	ldr.w	r3, [r5], #4
 8006efc:	4798      	blx	r3
 8006efe:	3601      	adds	r6, #1
 8006f00:	e7ee      	b.n	8006ee0 <__libc_init_array+0xc>
 8006f02:	f855 3b04 	ldr.w	r3, [r5], #4
 8006f06:	4798      	blx	r3
 8006f08:	3601      	adds	r6, #1
 8006f0a:	e7f2      	b.n	8006ef2 <__libc_init_array+0x1e>
 8006f0c:	08007988 	.word	0x08007988
 8006f10:	08007988 	.word	0x08007988
 8006f14:	08007988 	.word	0x08007988
 8006f18:	0800798c 	.word	0x0800798c

08006f1c <__retarget_lock_acquire_recursive>:
 8006f1c:	4770      	bx	lr

08006f1e <__retarget_lock_release_recursive>:
 8006f1e:	4770      	bx	lr

08006f20 <memcpy>:
 8006f20:	440a      	add	r2, r1
 8006f22:	4291      	cmp	r1, r2
 8006f24:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8006f28:	d100      	bne.n	8006f2c <memcpy+0xc>
 8006f2a:	4770      	bx	lr
 8006f2c:	b510      	push	{r4, lr}
 8006f2e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006f32:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006f36:	4291      	cmp	r1, r2
 8006f38:	d1f9      	bne.n	8006f2e <memcpy+0xe>
 8006f3a:	bd10      	pop	{r4, pc}

08006f3c <_free_r>:
 8006f3c:	b538      	push	{r3, r4, r5, lr}
 8006f3e:	4605      	mov	r5, r0
 8006f40:	2900      	cmp	r1, #0
 8006f42:	d041      	beq.n	8006fc8 <_free_r+0x8c>
 8006f44:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006f48:	1f0c      	subs	r4, r1, #4
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	bfb8      	it	lt
 8006f4e:	18e4      	addlt	r4, r4, r3
 8006f50:	f000 f8e0 	bl	8007114 <__malloc_lock>
 8006f54:	4a1d      	ldr	r2, [pc, #116]	@ (8006fcc <_free_r+0x90>)
 8006f56:	6813      	ldr	r3, [r2, #0]
 8006f58:	b933      	cbnz	r3, 8006f68 <_free_r+0x2c>
 8006f5a:	6063      	str	r3, [r4, #4]
 8006f5c:	6014      	str	r4, [r2, #0]
 8006f5e:	4628      	mov	r0, r5
 8006f60:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006f64:	f000 b8dc 	b.w	8007120 <__malloc_unlock>
 8006f68:	42a3      	cmp	r3, r4
 8006f6a:	d908      	bls.n	8006f7e <_free_r+0x42>
 8006f6c:	6820      	ldr	r0, [r4, #0]
 8006f6e:	1821      	adds	r1, r4, r0
 8006f70:	428b      	cmp	r3, r1
 8006f72:	bf01      	itttt	eq
 8006f74:	6819      	ldreq	r1, [r3, #0]
 8006f76:	685b      	ldreq	r3, [r3, #4]
 8006f78:	1809      	addeq	r1, r1, r0
 8006f7a:	6021      	streq	r1, [r4, #0]
 8006f7c:	e7ed      	b.n	8006f5a <_free_r+0x1e>
 8006f7e:	461a      	mov	r2, r3
 8006f80:	685b      	ldr	r3, [r3, #4]
 8006f82:	b10b      	cbz	r3, 8006f88 <_free_r+0x4c>
 8006f84:	42a3      	cmp	r3, r4
 8006f86:	d9fa      	bls.n	8006f7e <_free_r+0x42>
 8006f88:	6811      	ldr	r1, [r2, #0]
 8006f8a:	1850      	adds	r0, r2, r1
 8006f8c:	42a0      	cmp	r0, r4
 8006f8e:	d10b      	bne.n	8006fa8 <_free_r+0x6c>
 8006f90:	6820      	ldr	r0, [r4, #0]
 8006f92:	4401      	add	r1, r0
 8006f94:	1850      	adds	r0, r2, r1
 8006f96:	4283      	cmp	r3, r0
 8006f98:	6011      	str	r1, [r2, #0]
 8006f9a:	d1e0      	bne.n	8006f5e <_free_r+0x22>
 8006f9c:	6818      	ldr	r0, [r3, #0]
 8006f9e:	685b      	ldr	r3, [r3, #4]
 8006fa0:	6053      	str	r3, [r2, #4]
 8006fa2:	4408      	add	r0, r1
 8006fa4:	6010      	str	r0, [r2, #0]
 8006fa6:	e7da      	b.n	8006f5e <_free_r+0x22>
 8006fa8:	d902      	bls.n	8006fb0 <_free_r+0x74>
 8006faa:	230c      	movs	r3, #12
 8006fac:	602b      	str	r3, [r5, #0]
 8006fae:	e7d6      	b.n	8006f5e <_free_r+0x22>
 8006fb0:	6820      	ldr	r0, [r4, #0]
 8006fb2:	1821      	adds	r1, r4, r0
 8006fb4:	428b      	cmp	r3, r1
 8006fb6:	bf04      	itt	eq
 8006fb8:	6819      	ldreq	r1, [r3, #0]
 8006fba:	685b      	ldreq	r3, [r3, #4]
 8006fbc:	6063      	str	r3, [r4, #4]
 8006fbe:	bf04      	itt	eq
 8006fc0:	1809      	addeq	r1, r1, r0
 8006fc2:	6021      	streq	r1, [r4, #0]
 8006fc4:	6054      	str	r4, [r2, #4]
 8006fc6:	e7ca      	b.n	8006f5e <_free_r+0x22>
 8006fc8:	bd38      	pop	{r3, r4, r5, pc}
 8006fca:	bf00      	nop
 8006fcc:	20014638 	.word	0x20014638

08006fd0 <sbrk_aligned>:
 8006fd0:	b570      	push	{r4, r5, r6, lr}
 8006fd2:	4e0f      	ldr	r6, [pc, #60]	@ (8007010 <sbrk_aligned+0x40>)
 8006fd4:	460c      	mov	r4, r1
 8006fd6:	6831      	ldr	r1, [r6, #0]
 8006fd8:	4605      	mov	r5, r0
 8006fda:	b911      	cbnz	r1, 8006fe2 <sbrk_aligned+0x12>
 8006fdc:	f000 fba4 	bl	8007728 <_sbrk_r>
 8006fe0:	6030      	str	r0, [r6, #0]
 8006fe2:	4621      	mov	r1, r4
 8006fe4:	4628      	mov	r0, r5
 8006fe6:	f000 fb9f 	bl	8007728 <_sbrk_r>
 8006fea:	1c43      	adds	r3, r0, #1
 8006fec:	d103      	bne.n	8006ff6 <sbrk_aligned+0x26>
 8006fee:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8006ff2:	4620      	mov	r0, r4
 8006ff4:	bd70      	pop	{r4, r5, r6, pc}
 8006ff6:	1cc4      	adds	r4, r0, #3
 8006ff8:	f024 0403 	bic.w	r4, r4, #3
 8006ffc:	42a0      	cmp	r0, r4
 8006ffe:	d0f8      	beq.n	8006ff2 <sbrk_aligned+0x22>
 8007000:	1a21      	subs	r1, r4, r0
 8007002:	4628      	mov	r0, r5
 8007004:	f000 fb90 	bl	8007728 <_sbrk_r>
 8007008:	3001      	adds	r0, #1
 800700a:	d1f2      	bne.n	8006ff2 <sbrk_aligned+0x22>
 800700c:	e7ef      	b.n	8006fee <sbrk_aligned+0x1e>
 800700e:	bf00      	nop
 8007010:	20014634 	.word	0x20014634

08007014 <_malloc_r>:
 8007014:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007018:	1ccd      	adds	r5, r1, #3
 800701a:	f025 0503 	bic.w	r5, r5, #3
 800701e:	3508      	adds	r5, #8
 8007020:	2d0c      	cmp	r5, #12
 8007022:	bf38      	it	cc
 8007024:	250c      	movcc	r5, #12
 8007026:	2d00      	cmp	r5, #0
 8007028:	4606      	mov	r6, r0
 800702a:	db01      	blt.n	8007030 <_malloc_r+0x1c>
 800702c:	42a9      	cmp	r1, r5
 800702e:	d904      	bls.n	800703a <_malloc_r+0x26>
 8007030:	230c      	movs	r3, #12
 8007032:	6033      	str	r3, [r6, #0]
 8007034:	2000      	movs	r0, #0
 8007036:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800703a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007110 <_malloc_r+0xfc>
 800703e:	f000 f869 	bl	8007114 <__malloc_lock>
 8007042:	f8d8 3000 	ldr.w	r3, [r8]
 8007046:	461c      	mov	r4, r3
 8007048:	bb44      	cbnz	r4, 800709c <_malloc_r+0x88>
 800704a:	4629      	mov	r1, r5
 800704c:	4630      	mov	r0, r6
 800704e:	f7ff ffbf 	bl	8006fd0 <sbrk_aligned>
 8007052:	1c43      	adds	r3, r0, #1
 8007054:	4604      	mov	r4, r0
 8007056:	d158      	bne.n	800710a <_malloc_r+0xf6>
 8007058:	f8d8 4000 	ldr.w	r4, [r8]
 800705c:	4627      	mov	r7, r4
 800705e:	2f00      	cmp	r7, #0
 8007060:	d143      	bne.n	80070ea <_malloc_r+0xd6>
 8007062:	2c00      	cmp	r4, #0
 8007064:	d04b      	beq.n	80070fe <_malloc_r+0xea>
 8007066:	6823      	ldr	r3, [r4, #0]
 8007068:	4639      	mov	r1, r7
 800706a:	4630      	mov	r0, r6
 800706c:	eb04 0903 	add.w	r9, r4, r3
 8007070:	f000 fb5a 	bl	8007728 <_sbrk_r>
 8007074:	4581      	cmp	r9, r0
 8007076:	d142      	bne.n	80070fe <_malloc_r+0xea>
 8007078:	6821      	ldr	r1, [r4, #0]
 800707a:	1a6d      	subs	r5, r5, r1
 800707c:	4629      	mov	r1, r5
 800707e:	4630      	mov	r0, r6
 8007080:	f7ff ffa6 	bl	8006fd0 <sbrk_aligned>
 8007084:	3001      	adds	r0, #1
 8007086:	d03a      	beq.n	80070fe <_malloc_r+0xea>
 8007088:	6823      	ldr	r3, [r4, #0]
 800708a:	442b      	add	r3, r5
 800708c:	6023      	str	r3, [r4, #0]
 800708e:	f8d8 3000 	ldr.w	r3, [r8]
 8007092:	685a      	ldr	r2, [r3, #4]
 8007094:	bb62      	cbnz	r2, 80070f0 <_malloc_r+0xdc>
 8007096:	f8c8 7000 	str.w	r7, [r8]
 800709a:	e00f      	b.n	80070bc <_malloc_r+0xa8>
 800709c:	6822      	ldr	r2, [r4, #0]
 800709e:	1b52      	subs	r2, r2, r5
 80070a0:	d420      	bmi.n	80070e4 <_malloc_r+0xd0>
 80070a2:	2a0b      	cmp	r2, #11
 80070a4:	d917      	bls.n	80070d6 <_malloc_r+0xc2>
 80070a6:	1961      	adds	r1, r4, r5
 80070a8:	42a3      	cmp	r3, r4
 80070aa:	6025      	str	r5, [r4, #0]
 80070ac:	bf18      	it	ne
 80070ae:	6059      	strne	r1, [r3, #4]
 80070b0:	6863      	ldr	r3, [r4, #4]
 80070b2:	bf08      	it	eq
 80070b4:	f8c8 1000 	streq.w	r1, [r8]
 80070b8:	5162      	str	r2, [r4, r5]
 80070ba:	604b      	str	r3, [r1, #4]
 80070bc:	4630      	mov	r0, r6
 80070be:	f000 f82f 	bl	8007120 <__malloc_unlock>
 80070c2:	f104 000b 	add.w	r0, r4, #11
 80070c6:	1d23      	adds	r3, r4, #4
 80070c8:	f020 0007 	bic.w	r0, r0, #7
 80070cc:	1ac2      	subs	r2, r0, r3
 80070ce:	bf1c      	itt	ne
 80070d0:	1a1b      	subne	r3, r3, r0
 80070d2:	50a3      	strne	r3, [r4, r2]
 80070d4:	e7af      	b.n	8007036 <_malloc_r+0x22>
 80070d6:	6862      	ldr	r2, [r4, #4]
 80070d8:	42a3      	cmp	r3, r4
 80070da:	bf0c      	ite	eq
 80070dc:	f8c8 2000 	streq.w	r2, [r8]
 80070e0:	605a      	strne	r2, [r3, #4]
 80070e2:	e7eb      	b.n	80070bc <_malloc_r+0xa8>
 80070e4:	4623      	mov	r3, r4
 80070e6:	6864      	ldr	r4, [r4, #4]
 80070e8:	e7ae      	b.n	8007048 <_malloc_r+0x34>
 80070ea:	463c      	mov	r4, r7
 80070ec:	687f      	ldr	r7, [r7, #4]
 80070ee:	e7b6      	b.n	800705e <_malloc_r+0x4a>
 80070f0:	461a      	mov	r2, r3
 80070f2:	685b      	ldr	r3, [r3, #4]
 80070f4:	42a3      	cmp	r3, r4
 80070f6:	d1fb      	bne.n	80070f0 <_malloc_r+0xdc>
 80070f8:	2300      	movs	r3, #0
 80070fa:	6053      	str	r3, [r2, #4]
 80070fc:	e7de      	b.n	80070bc <_malloc_r+0xa8>
 80070fe:	230c      	movs	r3, #12
 8007100:	6033      	str	r3, [r6, #0]
 8007102:	4630      	mov	r0, r6
 8007104:	f000 f80c 	bl	8007120 <__malloc_unlock>
 8007108:	e794      	b.n	8007034 <_malloc_r+0x20>
 800710a:	6005      	str	r5, [r0, #0]
 800710c:	e7d6      	b.n	80070bc <_malloc_r+0xa8>
 800710e:	bf00      	nop
 8007110:	20014638 	.word	0x20014638

08007114 <__malloc_lock>:
 8007114:	4801      	ldr	r0, [pc, #4]	@ (800711c <__malloc_lock+0x8>)
 8007116:	f7ff bf01 	b.w	8006f1c <__retarget_lock_acquire_recursive>
 800711a:	bf00      	nop
 800711c:	20014630 	.word	0x20014630

08007120 <__malloc_unlock>:
 8007120:	4801      	ldr	r0, [pc, #4]	@ (8007128 <__malloc_unlock+0x8>)
 8007122:	f7ff befc 	b.w	8006f1e <__retarget_lock_release_recursive>
 8007126:	bf00      	nop
 8007128:	20014630 	.word	0x20014630

0800712c <__ssputs_r>:
 800712c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007130:	688e      	ldr	r6, [r1, #8]
 8007132:	461f      	mov	r7, r3
 8007134:	42be      	cmp	r6, r7
 8007136:	680b      	ldr	r3, [r1, #0]
 8007138:	4682      	mov	sl, r0
 800713a:	460c      	mov	r4, r1
 800713c:	4690      	mov	r8, r2
 800713e:	d82d      	bhi.n	800719c <__ssputs_r+0x70>
 8007140:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007144:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007148:	d026      	beq.n	8007198 <__ssputs_r+0x6c>
 800714a:	6965      	ldr	r5, [r4, #20]
 800714c:	6909      	ldr	r1, [r1, #16]
 800714e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007152:	eba3 0901 	sub.w	r9, r3, r1
 8007156:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800715a:	1c7b      	adds	r3, r7, #1
 800715c:	444b      	add	r3, r9
 800715e:	106d      	asrs	r5, r5, #1
 8007160:	429d      	cmp	r5, r3
 8007162:	bf38      	it	cc
 8007164:	461d      	movcc	r5, r3
 8007166:	0553      	lsls	r3, r2, #21
 8007168:	d527      	bpl.n	80071ba <__ssputs_r+0x8e>
 800716a:	4629      	mov	r1, r5
 800716c:	f7ff ff52 	bl	8007014 <_malloc_r>
 8007170:	4606      	mov	r6, r0
 8007172:	b360      	cbz	r0, 80071ce <__ssputs_r+0xa2>
 8007174:	6921      	ldr	r1, [r4, #16]
 8007176:	464a      	mov	r2, r9
 8007178:	f7ff fed2 	bl	8006f20 <memcpy>
 800717c:	89a3      	ldrh	r3, [r4, #12]
 800717e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007182:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007186:	81a3      	strh	r3, [r4, #12]
 8007188:	6126      	str	r6, [r4, #16]
 800718a:	6165      	str	r5, [r4, #20]
 800718c:	444e      	add	r6, r9
 800718e:	eba5 0509 	sub.w	r5, r5, r9
 8007192:	6026      	str	r6, [r4, #0]
 8007194:	60a5      	str	r5, [r4, #8]
 8007196:	463e      	mov	r6, r7
 8007198:	42be      	cmp	r6, r7
 800719a:	d900      	bls.n	800719e <__ssputs_r+0x72>
 800719c:	463e      	mov	r6, r7
 800719e:	6820      	ldr	r0, [r4, #0]
 80071a0:	4632      	mov	r2, r6
 80071a2:	4641      	mov	r1, r8
 80071a4:	f000 faa6 	bl	80076f4 <memmove>
 80071a8:	68a3      	ldr	r3, [r4, #8]
 80071aa:	1b9b      	subs	r3, r3, r6
 80071ac:	60a3      	str	r3, [r4, #8]
 80071ae:	6823      	ldr	r3, [r4, #0]
 80071b0:	4433      	add	r3, r6
 80071b2:	6023      	str	r3, [r4, #0]
 80071b4:	2000      	movs	r0, #0
 80071b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80071ba:	462a      	mov	r2, r5
 80071bc:	f000 fac4 	bl	8007748 <_realloc_r>
 80071c0:	4606      	mov	r6, r0
 80071c2:	2800      	cmp	r0, #0
 80071c4:	d1e0      	bne.n	8007188 <__ssputs_r+0x5c>
 80071c6:	6921      	ldr	r1, [r4, #16]
 80071c8:	4650      	mov	r0, sl
 80071ca:	f7ff feb7 	bl	8006f3c <_free_r>
 80071ce:	230c      	movs	r3, #12
 80071d0:	f8ca 3000 	str.w	r3, [sl]
 80071d4:	89a3      	ldrh	r3, [r4, #12]
 80071d6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80071da:	81a3      	strh	r3, [r4, #12]
 80071dc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80071e0:	e7e9      	b.n	80071b6 <__ssputs_r+0x8a>
	...

080071e4 <_svfiprintf_r>:
 80071e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80071e8:	4698      	mov	r8, r3
 80071ea:	898b      	ldrh	r3, [r1, #12]
 80071ec:	061b      	lsls	r3, r3, #24
 80071ee:	b09d      	sub	sp, #116	@ 0x74
 80071f0:	4607      	mov	r7, r0
 80071f2:	460d      	mov	r5, r1
 80071f4:	4614      	mov	r4, r2
 80071f6:	d510      	bpl.n	800721a <_svfiprintf_r+0x36>
 80071f8:	690b      	ldr	r3, [r1, #16]
 80071fa:	b973      	cbnz	r3, 800721a <_svfiprintf_r+0x36>
 80071fc:	2140      	movs	r1, #64	@ 0x40
 80071fe:	f7ff ff09 	bl	8007014 <_malloc_r>
 8007202:	6028      	str	r0, [r5, #0]
 8007204:	6128      	str	r0, [r5, #16]
 8007206:	b930      	cbnz	r0, 8007216 <_svfiprintf_r+0x32>
 8007208:	230c      	movs	r3, #12
 800720a:	603b      	str	r3, [r7, #0]
 800720c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007210:	b01d      	add	sp, #116	@ 0x74
 8007212:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007216:	2340      	movs	r3, #64	@ 0x40
 8007218:	616b      	str	r3, [r5, #20]
 800721a:	2300      	movs	r3, #0
 800721c:	9309      	str	r3, [sp, #36]	@ 0x24
 800721e:	2320      	movs	r3, #32
 8007220:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007224:	f8cd 800c 	str.w	r8, [sp, #12]
 8007228:	2330      	movs	r3, #48	@ 0x30
 800722a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80073c8 <_svfiprintf_r+0x1e4>
 800722e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007232:	f04f 0901 	mov.w	r9, #1
 8007236:	4623      	mov	r3, r4
 8007238:	469a      	mov	sl, r3
 800723a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800723e:	b10a      	cbz	r2, 8007244 <_svfiprintf_r+0x60>
 8007240:	2a25      	cmp	r2, #37	@ 0x25
 8007242:	d1f9      	bne.n	8007238 <_svfiprintf_r+0x54>
 8007244:	ebba 0b04 	subs.w	fp, sl, r4
 8007248:	d00b      	beq.n	8007262 <_svfiprintf_r+0x7e>
 800724a:	465b      	mov	r3, fp
 800724c:	4622      	mov	r2, r4
 800724e:	4629      	mov	r1, r5
 8007250:	4638      	mov	r0, r7
 8007252:	f7ff ff6b 	bl	800712c <__ssputs_r>
 8007256:	3001      	adds	r0, #1
 8007258:	f000 80a7 	beq.w	80073aa <_svfiprintf_r+0x1c6>
 800725c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800725e:	445a      	add	r2, fp
 8007260:	9209      	str	r2, [sp, #36]	@ 0x24
 8007262:	f89a 3000 	ldrb.w	r3, [sl]
 8007266:	2b00      	cmp	r3, #0
 8007268:	f000 809f 	beq.w	80073aa <_svfiprintf_r+0x1c6>
 800726c:	2300      	movs	r3, #0
 800726e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007272:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007276:	f10a 0a01 	add.w	sl, sl, #1
 800727a:	9304      	str	r3, [sp, #16]
 800727c:	9307      	str	r3, [sp, #28]
 800727e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007282:	931a      	str	r3, [sp, #104]	@ 0x68
 8007284:	4654      	mov	r4, sl
 8007286:	2205      	movs	r2, #5
 8007288:	f814 1b01 	ldrb.w	r1, [r4], #1
 800728c:	484e      	ldr	r0, [pc, #312]	@ (80073c8 <_svfiprintf_r+0x1e4>)
 800728e:	f7f8 ffef 	bl	8000270 <memchr>
 8007292:	9a04      	ldr	r2, [sp, #16]
 8007294:	b9d8      	cbnz	r0, 80072ce <_svfiprintf_r+0xea>
 8007296:	06d0      	lsls	r0, r2, #27
 8007298:	bf44      	itt	mi
 800729a:	2320      	movmi	r3, #32
 800729c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80072a0:	0711      	lsls	r1, r2, #28
 80072a2:	bf44      	itt	mi
 80072a4:	232b      	movmi	r3, #43	@ 0x2b
 80072a6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80072aa:	f89a 3000 	ldrb.w	r3, [sl]
 80072ae:	2b2a      	cmp	r3, #42	@ 0x2a
 80072b0:	d015      	beq.n	80072de <_svfiprintf_r+0xfa>
 80072b2:	9a07      	ldr	r2, [sp, #28]
 80072b4:	4654      	mov	r4, sl
 80072b6:	2000      	movs	r0, #0
 80072b8:	f04f 0c0a 	mov.w	ip, #10
 80072bc:	4621      	mov	r1, r4
 80072be:	f811 3b01 	ldrb.w	r3, [r1], #1
 80072c2:	3b30      	subs	r3, #48	@ 0x30
 80072c4:	2b09      	cmp	r3, #9
 80072c6:	d94b      	bls.n	8007360 <_svfiprintf_r+0x17c>
 80072c8:	b1b0      	cbz	r0, 80072f8 <_svfiprintf_r+0x114>
 80072ca:	9207      	str	r2, [sp, #28]
 80072cc:	e014      	b.n	80072f8 <_svfiprintf_r+0x114>
 80072ce:	eba0 0308 	sub.w	r3, r0, r8
 80072d2:	fa09 f303 	lsl.w	r3, r9, r3
 80072d6:	4313      	orrs	r3, r2
 80072d8:	9304      	str	r3, [sp, #16]
 80072da:	46a2      	mov	sl, r4
 80072dc:	e7d2      	b.n	8007284 <_svfiprintf_r+0xa0>
 80072de:	9b03      	ldr	r3, [sp, #12]
 80072e0:	1d19      	adds	r1, r3, #4
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	9103      	str	r1, [sp, #12]
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	bfbb      	ittet	lt
 80072ea:	425b      	neglt	r3, r3
 80072ec:	f042 0202 	orrlt.w	r2, r2, #2
 80072f0:	9307      	strge	r3, [sp, #28]
 80072f2:	9307      	strlt	r3, [sp, #28]
 80072f4:	bfb8      	it	lt
 80072f6:	9204      	strlt	r2, [sp, #16]
 80072f8:	7823      	ldrb	r3, [r4, #0]
 80072fa:	2b2e      	cmp	r3, #46	@ 0x2e
 80072fc:	d10a      	bne.n	8007314 <_svfiprintf_r+0x130>
 80072fe:	7863      	ldrb	r3, [r4, #1]
 8007300:	2b2a      	cmp	r3, #42	@ 0x2a
 8007302:	d132      	bne.n	800736a <_svfiprintf_r+0x186>
 8007304:	9b03      	ldr	r3, [sp, #12]
 8007306:	1d1a      	adds	r2, r3, #4
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	9203      	str	r2, [sp, #12]
 800730c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007310:	3402      	adds	r4, #2
 8007312:	9305      	str	r3, [sp, #20]
 8007314:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80073d8 <_svfiprintf_r+0x1f4>
 8007318:	7821      	ldrb	r1, [r4, #0]
 800731a:	2203      	movs	r2, #3
 800731c:	4650      	mov	r0, sl
 800731e:	f7f8 ffa7 	bl	8000270 <memchr>
 8007322:	b138      	cbz	r0, 8007334 <_svfiprintf_r+0x150>
 8007324:	9b04      	ldr	r3, [sp, #16]
 8007326:	eba0 000a 	sub.w	r0, r0, sl
 800732a:	2240      	movs	r2, #64	@ 0x40
 800732c:	4082      	lsls	r2, r0
 800732e:	4313      	orrs	r3, r2
 8007330:	3401      	adds	r4, #1
 8007332:	9304      	str	r3, [sp, #16]
 8007334:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007338:	4824      	ldr	r0, [pc, #144]	@ (80073cc <_svfiprintf_r+0x1e8>)
 800733a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800733e:	2206      	movs	r2, #6
 8007340:	f7f8 ff96 	bl	8000270 <memchr>
 8007344:	2800      	cmp	r0, #0
 8007346:	d036      	beq.n	80073b6 <_svfiprintf_r+0x1d2>
 8007348:	4b21      	ldr	r3, [pc, #132]	@ (80073d0 <_svfiprintf_r+0x1ec>)
 800734a:	bb1b      	cbnz	r3, 8007394 <_svfiprintf_r+0x1b0>
 800734c:	9b03      	ldr	r3, [sp, #12]
 800734e:	3307      	adds	r3, #7
 8007350:	f023 0307 	bic.w	r3, r3, #7
 8007354:	3308      	adds	r3, #8
 8007356:	9303      	str	r3, [sp, #12]
 8007358:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800735a:	4433      	add	r3, r6
 800735c:	9309      	str	r3, [sp, #36]	@ 0x24
 800735e:	e76a      	b.n	8007236 <_svfiprintf_r+0x52>
 8007360:	fb0c 3202 	mla	r2, ip, r2, r3
 8007364:	460c      	mov	r4, r1
 8007366:	2001      	movs	r0, #1
 8007368:	e7a8      	b.n	80072bc <_svfiprintf_r+0xd8>
 800736a:	2300      	movs	r3, #0
 800736c:	3401      	adds	r4, #1
 800736e:	9305      	str	r3, [sp, #20]
 8007370:	4619      	mov	r1, r3
 8007372:	f04f 0c0a 	mov.w	ip, #10
 8007376:	4620      	mov	r0, r4
 8007378:	f810 2b01 	ldrb.w	r2, [r0], #1
 800737c:	3a30      	subs	r2, #48	@ 0x30
 800737e:	2a09      	cmp	r2, #9
 8007380:	d903      	bls.n	800738a <_svfiprintf_r+0x1a6>
 8007382:	2b00      	cmp	r3, #0
 8007384:	d0c6      	beq.n	8007314 <_svfiprintf_r+0x130>
 8007386:	9105      	str	r1, [sp, #20]
 8007388:	e7c4      	b.n	8007314 <_svfiprintf_r+0x130>
 800738a:	fb0c 2101 	mla	r1, ip, r1, r2
 800738e:	4604      	mov	r4, r0
 8007390:	2301      	movs	r3, #1
 8007392:	e7f0      	b.n	8007376 <_svfiprintf_r+0x192>
 8007394:	ab03      	add	r3, sp, #12
 8007396:	9300      	str	r3, [sp, #0]
 8007398:	462a      	mov	r2, r5
 800739a:	4b0e      	ldr	r3, [pc, #56]	@ (80073d4 <_svfiprintf_r+0x1f0>)
 800739c:	a904      	add	r1, sp, #16
 800739e:	4638      	mov	r0, r7
 80073a0:	f3af 8000 	nop.w
 80073a4:	1c42      	adds	r2, r0, #1
 80073a6:	4606      	mov	r6, r0
 80073a8:	d1d6      	bne.n	8007358 <_svfiprintf_r+0x174>
 80073aa:	89ab      	ldrh	r3, [r5, #12]
 80073ac:	065b      	lsls	r3, r3, #25
 80073ae:	f53f af2d 	bmi.w	800720c <_svfiprintf_r+0x28>
 80073b2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80073b4:	e72c      	b.n	8007210 <_svfiprintf_r+0x2c>
 80073b6:	ab03      	add	r3, sp, #12
 80073b8:	9300      	str	r3, [sp, #0]
 80073ba:	462a      	mov	r2, r5
 80073bc:	4b05      	ldr	r3, [pc, #20]	@ (80073d4 <_svfiprintf_r+0x1f0>)
 80073be:	a904      	add	r1, sp, #16
 80073c0:	4638      	mov	r0, r7
 80073c2:	f000 f879 	bl	80074b8 <_printf_i>
 80073c6:	e7ed      	b.n	80073a4 <_svfiprintf_r+0x1c0>
 80073c8:	0800794c 	.word	0x0800794c
 80073cc:	08007956 	.word	0x08007956
 80073d0:	00000000 	.word	0x00000000
 80073d4:	0800712d 	.word	0x0800712d
 80073d8:	08007952 	.word	0x08007952

080073dc <_printf_common>:
 80073dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80073e0:	4616      	mov	r6, r2
 80073e2:	4698      	mov	r8, r3
 80073e4:	688a      	ldr	r2, [r1, #8]
 80073e6:	690b      	ldr	r3, [r1, #16]
 80073e8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80073ec:	4293      	cmp	r3, r2
 80073ee:	bfb8      	it	lt
 80073f0:	4613      	movlt	r3, r2
 80073f2:	6033      	str	r3, [r6, #0]
 80073f4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80073f8:	4607      	mov	r7, r0
 80073fa:	460c      	mov	r4, r1
 80073fc:	b10a      	cbz	r2, 8007402 <_printf_common+0x26>
 80073fe:	3301      	adds	r3, #1
 8007400:	6033      	str	r3, [r6, #0]
 8007402:	6823      	ldr	r3, [r4, #0]
 8007404:	0699      	lsls	r1, r3, #26
 8007406:	bf42      	ittt	mi
 8007408:	6833      	ldrmi	r3, [r6, #0]
 800740a:	3302      	addmi	r3, #2
 800740c:	6033      	strmi	r3, [r6, #0]
 800740e:	6825      	ldr	r5, [r4, #0]
 8007410:	f015 0506 	ands.w	r5, r5, #6
 8007414:	d106      	bne.n	8007424 <_printf_common+0x48>
 8007416:	f104 0a19 	add.w	sl, r4, #25
 800741a:	68e3      	ldr	r3, [r4, #12]
 800741c:	6832      	ldr	r2, [r6, #0]
 800741e:	1a9b      	subs	r3, r3, r2
 8007420:	42ab      	cmp	r3, r5
 8007422:	dc26      	bgt.n	8007472 <_printf_common+0x96>
 8007424:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007428:	6822      	ldr	r2, [r4, #0]
 800742a:	3b00      	subs	r3, #0
 800742c:	bf18      	it	ne
 800742e:	2301      	movne	r3, #1
 8007430:	0692      	lsls	r2, r2, #26
 8007432:	d42b      	bmi.n	800748c <_printf_common+0xb0>
 8007434:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007438:	4641      	mov	r1, r8
 800743a:	4638      	mov	r0, r7
 800743c:	47c8      	blx	r9
 800743e:	3001      	adds	r0, #1
 8007440:	d01e      	beq.n	8007480 <_printf_common+0xa4>
 8007442:	6823      	ldr	r3, [r4, #0]
 8007444:	6922      	ldr	r2, [r4, #16]
 8007446:	f003 0306 	and.w	r3, r3, #6
 800744a:	2b04      	cmp	r3, #4
 800744c:	bf02      	ittt	eq
 800744e:	68e5      	ldreq	r5, [r4, #12]
 8007450:	6833      	ldreq	r3, [r6, #0]
 8007452:	1aed      	subeq	r5, r5, r3
 8007454:	68a3      	ldr	r3, [r4, #8]
 8007456:	bf0c      	ite	eq
 8007458:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800745c:	2500      	movne	r5, #0
 800745e:	4293      	cmp	r3, r2
 8007460:	bfc4      	itt	gt
 8007462:	1a9b      	subgt	r3, r3, r2
 8007464:	18ed      	addgt	r5, r5, r3
 8007466:	2600      	movs	r6, #0
 8007468:	341a      	adds	r4, #26
 800746a:	42b5      	cmp	r5, r6
 800746c:	d11a      	bne.n	80074a4 <_printf_common+0xc8>
 800746e:	2000      	movs	r0, #0
 8007470:	e008      	b.n	8007484 <_printf_common+0xa8>
 8007472:	2301      	movs	r3, #1
 8007474:	4652      	mov	r2, sl
 8007476:	4641      	mov	r1, r8
 8007478:	4638      	mov	r0, r7
 800747a:	47c8      	blx	r9
 800747c:	3001      	adds	r0, #1
 800747e:	d103      	bne.n	8007488 <_printf_common+0xac>
 8007480:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007484:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007488:	3501      	adds	r5, #1
 800748a:	e7c6      	b.n	800741a <_printf_common+0x3e>
 800748c:	18e1      	adds	r1, r4, r3
 800748e:	1c5a      	adds	r2, r3, #1
 8007490:	2030      	movs	r0, #48	@ 0x30
 8007492:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007496:	4422      	add	r2, r4
 8007498:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800749c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80074a0:	3302      	adds	r3, #2
 80074a2:	e7c7      	b.n	8007434 <_printf_common+0x58>
 80074a4:	2301      	movs	r3, #1
 80074a6:	4622      	mov	r2, r4
 80074a8:	4641      	mov	r1, r8
 80074aa:	4638      	mov	r0, r7
 80074ac:	47c8      	blx	r9
 80074ae:	3001      	adds	r0, #1
 80074b0:	d0e6      	beq.n	8007480 <_printf_common+0xa4>
 80074b2:	3601      	adds	r6, #1
 80074b4:	e7d9      	b.n	800746a <_printf_common+0x8e>
	...

080074b8 <_printf_i>:
 80074b8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80074bc:	7e0f      	ldrb	r7, [r1, #24]
 80074be:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80074c0:	2f78      	cmp	r7, #120	@ 0x78
 80074c2:	4691      	mov	r9, r2
 80074c4:	4680      	mov	r8, r0
 80074c6:	460c      	mov	r4, r1
 80074c8:	469a      	mov	sl, r3
 80074ca:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80074ce:	d807      	bhi.n	80074e0 <_printf_i+0x28>
 80074d0:	2f62      	cmp	r7, #98	@ 0x62
 80074d2:	d80a      	bhi.n	80074ea <_printf_i+0x32>
 80074d4:	2f00      	cmp	r7, #0
 80074d6:	f000 80d1 	beq.w	800767c <_printf_i+0x1c4>
 80074da:	2f58      	cmp	r7, #88	@ 0x58
 80074dc:	f000 80b8 	beq.w	8007650 <_printf_i+0x198>
 80074e0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80074e4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80074e8:	e03a      	b.n	8007560 <_printf_i+0xa8>
 80074ea:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80074ee:	2b15      	cmp	r3, #21
 80074f0:	d8f6      	bhi.n	80074e0 <_printf_i+0x28>
 80074f2:	a101      	add	r1, pc, #4	@ (adr r1, 80074f8 <_printf_i+0x40>)
 80074f4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80074f8:	08007551 	.word	0x08007551
 80074fc:	08007565 	.word	0x08007565
 8007500:	080074e1 	.word	0x080074e1
 8007504:	080074e1 	.word	0x080074e1
 8007508:	080074e1 	.word	0x080074e1
 800750c:	080074e1 	.word	0x080074e1
 8007510:	08007565 	.word	0x08007565
 8007514:	080074e1 	.word	0x080074e1
 8007518:	080074e1 	.word	0x080074e1
 800751c:	080074e1 	.word	0x080074e1
 8007520:	080074e1 	.word	0x080074e1
 8007524:	08007663 	.word	0x08007663
 8007528:	0800758f 	.word	0x0800758f
 800752c:	0800761d 	.word	0x0800761d
 8007530:	080074e1 	.word	0x080074e1
 8007534:	080074e1 	.word	0x080074e1
 8007538:	08007685 	.word	0x08007685
 800753c:	080074e1 	.word	0x080074e1
 8007540:	0800758f 	.word	0x0800758f
 8007544:	080074e1 	.word	0x080074e1
 8007548:	080074e1 	.word	0x080074e1
 800754c:	08007625 	.word	0x08007625
 8007550:	6833      	ldr	r3, [r6, #0]
 8007552:	1d1a      	adds	r2, r3, #4
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	6032      	str	r2, [r6, #0]
 8007558:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800755c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007560:	2301      	movs	r3, #1
 8007562:	e09c      	b.n	800769e <_printf_i+0x1e6>
 8007564:	6833      	ldr	r3, [r6, #0]
 8007566:	6820      	ldr	r0, [r4, #0]
 8007568:	1d19      	adds	r1, r3, #4
 800756a:	6031      	str	r1, [r6, #0]
 800756c:	0606      	lsls	r6, r0, #24
 800756e:	d501      	bpl.n	8007574 <_printf_i+0xbc>
 8007570:	681d      	ldr	r5, [r3, #0]
 8007572:	e003      	b.n	800757c <_printf_i+0xc4>
 8007574:	0645      	lsls	r5, r0, #25
 8007576:	d5fb      	bpl.n	8007570 <_printf_i+0xb8>
 8007578:	f9b3 5000 	ldrsh.w	r5, [r3]
 800757c:	2d00      	cmp	r5, #0
 800757e:	da03      	bge.n	8007588 <_printf_i+0xd0>
 8007580:	232d      	movs	r3, #45	@ 0x2d
 8007582:	426d      	negs	r5, r5
 8007584:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007588:	4858      	ldr	r0, [pc, #352]	@ (80076ec <_printf_i+0x234>)
 800758a:	230a      	movs	r3, #10
 800758c:	e011      	b.n	80075b2 <_printf_i+0xfa>
 800758e:	6821      	ldr	r1, [r4, #0]
 8007590:	6833      	ldr	r3, [r6, #0]
 8007592:	0608      	lsls	r0, r1, #24
 8007594:	f853 5b04 	ldr.w	r5, [r3], #4
 8007598:	d402      	bmi.n	80075a0 <_printf_i+0xe8>
 800759a:	0649      	lsls	r1, r1, #25
 800759c:	bf48      	it	mi
 800759e:	b2ad      	uxthmi	r5, r5
 80075a0:	2f6f      	cmp	r7, #111	@ 0x6f
 80075a2:	4852      	ldr	r0, [pc, #328]	@ (80076ec <_printf_i+0x234>)
 80075a4:	6033      	str	r3, [r6, #0]
 80075a6:	bf14      	ite	ne
 80075a8:	230a      	movne	r3, #10
 80075aa:	2308      	moveq	r3, #8
 80075ac:	2100      	movs	r1, #0
 80075ae:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80075b2:	6866      	ldr	r6, [r4, #4]
 80075b4:	60a6      	str	r6, [r4, #8]
 80075b6:	2e00      	cmp	r6, #0
 80075b8:	db05      	blt.n	80075c6 <_printf_i+0x10e>
 80075ba:	6821      	ldr	r1, [r4, #0]
 80075bc:	432e      	orrs	r6, r5
 80075be:	f021 0104 	bic.w	r1, r1, #4
 80075c2:	6021      	str	r1, [r4, #0]
 80075c4:	d04b      	beq.n	800765e <_printf_i+0x1a6>
 80075c6:	4616      	mov	r6, r2
 80075c8:	fbb5 f1f3 	udiv	r1, r5, r3
 80075cc:	fb03 5711 	mls	r7, r3, r1, r5
 80075d0:	5dc7      	ldrb	r7, [r0, r7]
 80075d2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80075d6:	462f      	mov	r7, r5
 80075d8:	42bb      	cmp	r3, r7
 80075da:	460d      	mov	r5, r1
 80075dc:	d9f4      	bls.n	80075c8 <_printf_i+0x110>
 80075de:	2b08      	cmp	r3, #8
 80075e0:	d10b      	bne.n	80075fa <_printf_i+0x142>
 80075e2:	6823      	ldr	r3, [r4, #0]
 80075e4:	07df      	lsls	r7, r3, #31
 80075e6:	d508      	bpl.n	80075fa <_printf_i+0x142>
 80075e8:	6923      	ldr	r3, [r4, #16]
 80075ea:	6861      	ldr	r1, [r4, #4]
 80075ec:	4299      	cmp	r1, r3
 80075ee:	bfde      	ittt	le
 80075f0:	2330      	movle	r3, #48	@ 0x30
 80075f2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80075f6:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80075fa:	1b92      	subs	r2, r2, r6
 80075fc:	6122      	str	r2, [r4, #16]
 80075fe:	f8cd a000 	str.w	sl, [sp]
 8007602:	464b      	mov	r3, r9
 8007604:	aa03      	add	r2, sp, #12
 8007606:	4621      	mov	r1, r4
 8007608:	4640      	mov	r0, r8
 800760a:	f7ff fee7 	bl	80073dc <_printf_common>
 800760e:	3001      	adds	r0, #1
 8007610:	d14a      	bne.n	80076a8 <_printf_i+0x1f0>
 8007612:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007616:	b004      	add	sp, #16
 8007618:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800761c:	6823      	ldr	r3, [r4, #0]
 800761e:	f043 0320 	orr.w	r3, r3, #32
 8007622:	6023      	str	r3, [r4, #0]
 8007624:	4832      	ldr	r0, [pc, #200]	@ (80076f0 <_printf_i+0x238>)
 8007626:	2778      	movs	r7, #120	@ 0x78
 8007628:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800762c:	6823      	ldr	r3, [r4, #0]
 800762e:	6831      	ldr	r1, [r6, #0]
 8007630:	061f      	lsls	r7, r3, #24
 8007632:	f851 5b04 	ldr.w	r5, [r1], #4
 8007636:	d402      	bmi.n	800763e <_printf_i+0x186>
 8007638:	065f      	lsls	r7, r3, #25
 800763a:	bf48      	it	mi
 800763c:	b2ad      	uxthmi	r5, r5
 800763e:	6031      	str	r1, [r6, #0]
 8007640:	07d9      	lsls	r1, r3, #31
 8007642:	bf44      	itt	mi
 8007644:	f043 0320 	orrmi.w	r3, r3, #32
 8007648:	6023      	strmi	r3, [r4, #0]
 800764a:	b11d      	cbz	r5, 8007654 <_printf_i+0x19c>
 800764c:	2310      	movs	r3, #16
 800764e:	e7ad      	b.n	80075ac <_printf_i+0xf4>
 8007650:	4826      	ldr	r0, [pc, #152]	@ (80076ec <_printf_i+0x234>)
 8007652:	e7e9      	b.n	8007628 <_printf_i+0x170>
 8007654:	6823      	ldr	r3, [r4, #0]
 8007656:	f023 0320 	bic.w	r3, r3, #32
 800765a:	6023      	str	r3, [r4, #0]
 800765c:	e7f6      	b.n	800764c <_printf_i+0x194>
 800765e:	4616      	mov	r6, r2
 8007660:	e7bd      	b.n	80075de <_printf_i+0x126>
 8007662:	6833      	ldr	r3, [r6, #0]
 8007664:	6825      	ldr	r5, [r4, #0]
 8007666:	6961      	ldr	r1, [r4, #20]
 8007668:	1d18      	adds	r0, r3, #4
 800766a:	6030      	str	r0, [r6, #0]
 800766c:	062e      	lsls	r6, r5, #24
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	d501      	bpl.n	8007676 <_printf_i+0x1be>
 8007672:	6019      	str	r1, [r3, #0]
 8007674:	e002      	b.n	800767c <_printf_i+0x1c4>
 8007676:	0668      	lsls	r0, r5, #25
 8007678:	d5fb      	bpl.n	8007672 <_printf_i+0x1ba>
 800767a:	8019      	strh	r1, [r3, #0]
 800767c:	2300      	movs	r3, #0
 800767e:	6123      	str	r3, [r4, #16]
 8007680:	4616      	mov	r6, r2
 8007682:	e7bc      	b.n	80075fe <_printf_i+0x146>
 8007684:	6833      	ldr	r3, [r6, #0]
 8007686:	1d1a      	adds	r2, r3, #4
 8007688:	6032      	str	r2, [r6, #0]
 800768a:	681e      	ldr	r6, [r3, #0]
 800768c:	6862      	ldr	r2, [r4, #4]
 800768e:	2100      	movs	r1, #0
 8007690:	4630      	mov	r0, r6
 8007692:	f7f8 fded 	bl	8000270 <memchr>
 8007696:	b108      	cbz	r0, 800769c <_printf_i+0x1e4>
 8007698:	1b80      	subs	r0, r0, r6
 800769a:	6060      	str	r0, [r4, #4]
 800769c:	6863      	ldr	r3, [r4, #4]
 800769e:	6123      	str	r3, [r4, #16]
 80076a0:	2300      	movs	r3, #0
 80076a2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80076a6:	e7aa      	b.n	80075fe <_printf_i+0x146>
 80076a8:	6923      	ldr	r3, [r4, #16]
 80076aa:	4632      	mov	r2, r6
 80076ac:	4649      	mov	r1, r9
 80076ae:	4640      	mov	r0, r8
 80076b0:	47d0      	blx	sl
 80076b2:	3001      	adds	r0, #1
 80076b4:	d0ad      	beq.n	8007612 <_printf_i+0x15a>
 80076b6:	6823      	ldr	r3, [r4, #0]
 80076b8:	079b      	lsls	r3, r3, #30
 80076ba:	d413      	bmi.n	80076e4 <_printf_i+0x22c>
 80076bc:	68e0      	ldr	r0, [r4, #12]
 80076be:	9b03      	ldr	r3, [sp, #12]
 80076c0:	4298      	cmp	r0, r3
 80076c2:	bfb8      	it	lt
 80076c4:	4618      	movlt	r0, r3
 80076c6:	e7a6      	b.n	8007616 <_printf_i+0x15e>
 80076c8:	2301      	movs	r3, #1
 80076ca:	4632      	mov	r2, r6
 80076cc:	4649      	mov	r1, r9
 80076ce:	4640      	mov	r0, r8
 80076d0:	47d0      	blx	sl
 80076d2:	3001      	adds	r0, #1
 80076d4:	d09d      	beq.n	8007612 <_printf_i+0x15a>
 80076d6:	3501      	adds	r5, #1
 80076d8:	68e3      	ldr	r3, [r4, #12]
 80076da:	9903      	ldr	r1, [sp, #12]
 80076dc:	1a5b      	subs	r3, r3, r1
 80076de:	42ab      	cmp	r3, r5
 80076e0:	dcf2      	bgt.n	80076c8 <_printf_i+0x210>
 80076e2:	e7eb      	b.n	80076bc <_printf_i+0x204>
 80076e4:	2500      	movs	r5, #0
 80076e6:	f104 0619 	add.w	r6, r4, #25
 80076ea:	e7f5      	b.n	80076d8 <_printf_i+0x220>
 80076ec:	0800795d 	.word	0x0800795d
 80076f0:	0800796e 	.word	0x0800796e

080076f4 <memmove>:
 80076f4:	4288      	cmp	r0, r1
 80076f6:	b510      	push	{r4, lr}
 80076f8:	eb01 0402 	add.w	r4, r1, r2
 80076fc:	d902      	bls.n	8007704 <memmove+0x10>
 80076fe:	4284      	cmp	r4, r0
 8007700:	4623      	mov	r3, r4
 8007702:	d807      	bhi.n	8007714 <memmove+0x20>
 8007704:	1e43      	subs	r3, r0, #1
 8007706:	42a1      	cmp	r1, r4
 8007708:	d008      	beq.n	800771c <memmove+0x28>
 800770a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800770e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007712:	e7f8      	b.n	8007706 <memmove+0x12>
 8007714:	4402      	add	r2, r0
 8007716:	4601      	mov	r1, r0
 8007718:	428a      	cmp	r2, r1
 800771a:	d100      	bne.n	800771e <memmove+0x2a>
 800771c:	bd10      	pop	{r4, pc}
 800771e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007722:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007726:	e7f7      	b.n	8007718 <memmove+0x24>

08007728 <_sbrk_r>:
 8007728:	b538      	push	{r3, r4, r5, lr}
 800772a:	4d06      	ldr	r5, [pc, #24]	@ (8007744 <_sbrk_r+0x1c>)
 800772c:	2300      	movs	r3, #0
 800772e:	4604      	mov	r4, r0
 8007730:	4608      	mov	r0, r1
 8007732:	602b      	str	r3, [r5, #0]
 8007734:	f000 f83e 	bl	80077b4 <_sbrk>
 8007738:	1c43      	adds	r3, r0, #1
 800773a:	d102      	bne.n	8007742 <_sbrk_r+0x1a>
 800773c:	682b      	ldr	r3, [r5, #0]
 800773e:	b103      	cbz	r3, 8007742 <_sbrk_r+0x1a>
 8007740:	6023      	str	r3, [r4, #0]
 8007742:	bd38      	pop	{r3, r4, r5, pc}
 8007744:	2001462c 	.word	0x2001462c

08007748 <_realloc_r>:
 8007748:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800774c:	4607      	mov	r7, r0
 800774e:	4614      	mov	r4, r2
 8007750:	460d      	mov	r5, r1
 8007752:	b921      	cbnz	r1, 800775e <_realloc_r+0x16>
 8007754:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007758:	4611      	mov	r1, r2
 800775a:	f7ff bc5b 	b.w	8007014 <_malloc_r>
 800775e:	b92a      	cbnz	r2, 800776c <_realloc_r+0x24>
 8007760:	f7ff fbec 	bl	8006f3c <_free_r>
 8007764:	4625      	mov	r5, r4
 8007766:	4628      	mov	r0, r5
 8007768:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800776c:	f000 f81a 	bl	80077a4 <_malloc_usable_size_r>
 8007770:	4284      	cmp	r4, r0
 8007772:	4606      	mov	r6, r0
 8007774:	d802      	bhi.n	800777c <_realloc_r+0x34>
 8007776:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800777a:	d8f4      	bhi.n	8007766 <_realloc_r+0x1e>
 800777c:	4621      	mov	r1, r4
 800777e:	4638      	mov	r0, r7
 8007780:	f7ff fc48 	bl	8007014 <_malloc_r>
 8007784:	4680      	mov	r8, r0
 8007786:	b908      	cbnz	r0, 800778c <_realloc_r+0x44>
 8007788:	4645      	mov	r5, r8
 800778a:	e7ec      	b.n	8007766 <_realloc_r+0x1e>
 800778c:	42b4      	cmp	r4, r6
 800778e:	4622      	mov	r2, r4
 8007790:	4629      	mov	r1, r5
 8007792:	bf28      	it	cs
 8007794:	4632      	movcs	r2, r6
 8007796:	f7ff fbc3 	bl	8006f20 <memcpy>
 800779a:	4629      	mov	r1, r5
 800779c:	4638      	mov	r0, r7
 800779e:	f7ff fbcd 	bl	8006f3c <_free_r>
 80077a2:	e7f1      	b.n	8007788 <_realloc_r+0x40>

080077a4 <_malloc_usable_size_r>:
 80077a4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80077a8:	1f18      	subs	r0, r3, #4
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	bfbc      	itt	lt
 80077ae:	580b      	ldrlt	r3, [r1, r0]
 80077b0:	18c0      	addlt	r0, r0, r3
 80077b2:	4770      	bx	lr

080077b4 <_sbrk>:
 80077b4:	4a04      	ldr	r2, [pc, #16]	@ (80077c8 <_sbrk+0x14>)
 80077b6:	6811      	ldr	r1, [r2, #0]
 80077b8:	4603      	mov	r3, r0
 80077ba:	b909      	cbnz	r1, 80077c0 <_sbrk+0xc>
 80077bc:	4903      	ldr	r1, [pc, #12]	@ (80077cc <_sbrk+0x18>)
 80077be:	6011      	str	r1, [r2, #0]
 80077c0:	6810      	ldr	r0, [r2, #0]
 80077c2:	4403      	add	r3, r0
 80077c4:	6013      	str	r3, [r2, #0]
 80077c6:	4770      	bx	lr
 80077c8:	2001463c 	.word	0x2001463c
 80077cc:	20014640 	.word	0x20014640

080077d0 <_init>:
 80077d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80077d2:	bf00      	nop
 80077d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80077d6:	bc08      	pop	{r3}
 80077d8:	469e      	mov	lr, r3
 80077da:	4770      	bx	lr

080077dc <_fini>:
 80077dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80077de:	bf00      	nop
 80077e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80077e2:	bc08      	pop	{r3}
 80077e4:	469e      	mov	lr, r3
 80077e6:	4770      	bx	lr
