==27594== Cachegrind, a cache and branch-prediction profiler
==27594== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==27594== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==27594== Command: ./mser .
==27594== 
--27594-- warning: L3 cache found, using its data for the LL simulation.
--27594-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--27594-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
LRU cache replacement will be used
==27594== 
==27594== Process terminating with default action of signal 15 (SIGTERM)
==27594==    at 0x10CB1A: mser (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27594==    by 0x108B07: main (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27594== 
==27594== I   refs:      2,320,754,394
==27594== I1  misses:            1,222
==27594== LLi misses:            1,202
==27594== I1  miss rate:          0.00%
==27594== LLi miss rate:          0.00%
==27594== 
==27594== D   refs:        927,547,550  (627,216,738 rd   + 300,330,812 wr)
==27594== D1  misses:        3,501,634  (  2,108,213 rd   +   1,393,421 wr)
==27594== LLd misses:        1,377,871  (    269,556 rd   +   1,108,315 wr)
==27594== D1  miss rate:           0.4% (        0.3%     +         0.5%  )
==27594== LLd miss rate:           0.1% (        0.0%     +         0.4%  )
==27594== 
==27594== LL refs:           3,502,856  (  2,109,435 rd   +   1,393,421 wr)
==27594== LL misses:         1,379,073  (    270,758 rd   +   1,108,315 wr)
==27594== LL miss rate:            0.0% (        0.0%     +         0.4%  )
