Loading plugins phase: Elapsed time ==> 0s.187ms
Initializing data phase: Elapsed time ==> 1s.465ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p G:\PSoc program\DskyTroostite1.0v\Design01\Design01.cydsn\Design01.cyprj -d CY8C5868AXI-LP035 -s G:\PSoc program\DskyTroostite1.0v\Design01\Design01.cydsn\Generated_Source\PSoC5 -- -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: pft.M0028: warning: Clock Warning: (Clock_4's accuracy range '11.000 MHz ? 1.000%, (10.890 MHz - 11.110 MHz)' is not within the specified tolerance range '12.000 MHz ? 5.000%, (11.400 MHz - 12.600 MHz)'.).
 * G:\PSoc program\DskyTroostite1.0v\Design01\Design01.cydsn\Design01.cydwr (Clock_4)
 * G:\PSoc program\DskyTroostite1.0v\Design01\Design01.cydsn\TopDesign\TopDesign.cysch (Instance: Clock_4)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 3s.097ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.483ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Design01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=G:\PSoc program\DskyTroostite1.0v\Design01\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
======================================================================

======================================================================
Compiling:  Design01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=G:\PSoc program\DskyTroostite1.0v\Design01\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
======================================================================

======================================================================
Compiling:  Design01.v
Program  :   vlogfe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=G:\PSoc program\DskyTroostite1.0v\Design01\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed Jan 28 10:59:34 2015


======================================================================
Compiling:  Design01.v
Program  :   vpp
Options  :    -yv2 -q10 Design01.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed Jan 28 10:59:34 2015

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_0\B_PWM_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Design01.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1090, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1099, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1099, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1356, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1391, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1503, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1559, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1560, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_0\B_PWM_v3_0.v (line 955, col 28):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_0\B_PWM_v3_0.v (line 985, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Design01.v
Program  :   tovif
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=G:\PSoc program\DskyTroostite1.0v\Design01\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed Jan 28 10:59:40 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'G:\PSoc program\DskyTroostite1.0v\Design01\Design01.cydsn\codegentemp\Design01.ctl'.
Linking 'G:\PSoc program\DskyTroostite1.0v\Design01\Design01.cydsn\codegentemp\Design01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_0\B_PWM_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Design01.v
Program  :   topld
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=G:\PSoc program\DskyTroostite1.0v\Design01\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed Jan 28 10:59:56 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'G:\PSoc program\DskyTroostite1.0v\Design01\Design01.cydsn\codegentemp\Design01.ctl'.
Linking 'G:\PSoc program\DskyTroostite1.0v\Design01\Design01.cydsn\codegentemp\Design01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_0\B_PWM_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\UART_1:BUART:reset_sr\
	Net_306
	\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART_1:BUART:sRX:MODULE_5:lt\
	\UART_1:BUART:sRX:MODULE_5:eq\
	\UART_1:BUART:sRX:MODULE_5:gt\
	\UART_1:BUART:sRX:MODULE_5:gte\
	\UART_1:BUART:sRX:MODULE_5:lte\
	\PWM_1:PWMUDB:km_run\
	\PWM_1:PWMUDB:ctrl_cmpmode2_2\
	\PWM_1:PWMUDB:ctrl_cmpmode2_1\
	\PWM_1:PWMUDB:ctrl_cmpmode2_0\
	\PWM_1:PWMUDB:ctrl_cmpmode1_2\
	\PWM_1:PWMUDB:ctrl_cmpmode1_1\
	\PWM_1:PWMUDB:ctrl_cmpmode1_0\
	\PWM_1:PWMUDB:capt_rising\
	\PWM_1:PWMUDB:capt_falling\
	\PWM_1:PWMUDB:trig_rise\
	\PWM_1:PWMUDB:trig_fall\
	\PWM_1:PWMUDB:sc_kill\
	\PWM_1:PWMUDB:min_kill\
	\PWM_1:PWMUDB:km_tc\
	\PWM_1:PWMUDB:db_tc\
	\PWM_1:PWMUDB:dith_sel\
	\PWM_1:PWMUDB:compare2\
	\PWM_1:Net_101\
	Net_316
	Net_317
	\PWM_1:PWMUDB:MODULE_6:b_31\
	\PWM_1:PWMUDB:MODULE_6:b_30\
	\PWM_1:PWMUDB:MODULE_6:b_29\
	\PWM_1:PWMUDB:MODULE_6:b_28\
	\PWM_1:PWMUDB:MODULE_6:b_27\
	\PWM_1:PWMUDB:MODULE_6:b_26\
	\PWM_1:PWMUDB:MODULE_6:b_25\
	\PWM_1:PWMUDB:MODULE_6:b_24\
	\PWM_1:PWMUDB:MODULE_6:b_23\
	\PWM_1:PWMUDB:MODULE_6:b_22\
	\PWM_1:PWMUDB:MODULE_6:b_21\
	\PWM_1:PWMUDB:MODULE_6:b_20\
	\PWM_1:PWMUDB:MODULE_6:b_19\
	\PWM_1:PWMUDB:MODULE_6:b_18\
	\PWM_1:PWMUDB:MODULE_6:b_17\
	\PWM_1:PWMUDB:MODULE_6:b_16\
	\PWM_1:PWMUDB:MODULE_6:b_15\
	\PWM_1:PWMUDB:MODULE_6:b_14\
	\PWM_1:PWMUDB:MODULE_6:b_13\
	\PWM_1:PWMUDB:MODULE_6:b_12\
	\PWM_1:PWMUDB:MODULE_6:b_11\
	\PWM_1:PWMUDB:MODULE_6:b_10\
	\PWM_1:PWMUDB:MODULE_6:b_9\
	\PWM_1:PWMUDB:MODULE_6:b_8\
	\PWM_1:PWMUDB:MODULE_6:b_7\
	\PWM_1:PWMUDB:MODULE_6:b_6\
	\PWM_1:PWMUDB:MODULE_6:b_5\
	\PWM_1:PWMUDB:MODULE_6:b_4\
	\PWM_1:PWMUDB:MODULE_6:b_3\
	\PWM_1:PWMUDB:MODULE_6:b_2\
	\PWM_1:PWMUDB:MODULE_6:b_1\
	\PWM_1:PWMUDB:MODULE_6:b_0\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:a_31\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:a_30\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:a_29\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:a_28\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:a_27\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:a_26\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:a_25\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:a_24\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_31\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_30\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_29\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_28\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_27\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_26\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_25\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_24\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_23\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_22\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_21\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_20\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_19\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_18\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_17\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_16\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_15\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_14\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_13\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_12\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_11\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_10\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_9\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_8\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_7\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_6\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_5\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_4\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_3\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_2\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_1\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_0\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_31\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_30\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_29\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_28\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_27\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_26\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_25\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_24\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_23\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_22\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_21\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_20\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_19\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_18\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_17\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_16\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_15\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_14\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_13\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_12\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_11\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_10\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_9\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_8\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_7\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_6\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_5\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_4\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_3\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_2\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_318
	Net_315
	\PWM_1:Net_113\
	\PWM_1:Net_107\
	\PWM_1:Net_114\
	\MotorPwmLeft:PWMUDB:km_run\
	\MotorPwmLeft:PWMUDB:ctrl_cmpmode2_2\
	\MotorPwmLeft:PWMUDB:ctrl_cmpmode2_1\
	\MotorPwmLeft:PWMUDB:ctrl_cmpmode2_0\
	\MotorPwmLeft:PWMUDB:ctrl_cmpmode1_2\
	\MotorPwmLeft:PWMUDB:ctrl_cmpmode1_1\
	\MotorPwmLeft:PWMUDB:ctrl_cmpmode1_0\
	\MotorPwmLeft:PWMUDB:capt_rising\
	\MotorPwmLeft:PWMUDB:capt_falling\
	\MotorPwmLeft:PWMUDB:trig_rise\
	\MotorPwmLeft:PWMUDB:trig_fall\
	\MotorPwmLeft:PWMUDB:sc_kill\
	\MotorPwmLeft:PWMUDB:min_kill\
	\MotorPwmLeft:PWMUDB:km_tc\
	\MotorPwmLeft:PWMUDB:db_tc\
	\MotorPwmLeft:PWMUDB:dith_sel\
	\MotorPwmLeft:Net_101\
	\MotorPwmLeft:Net_96\
	\MotorPwmLeft:PWMUDB:MODULE_7:b_31\
	\MotorPwmLeft:PWMUDB:MODULE_7:b_30\
	\MotorPwmLeft:PWMUDB:MODULE_7:b_29\
	\MotorPwmLeft:PWMUDB:MODULE_7:b_28\
	\MotorPwmLeft:PWMUDB:MODULE_7:b_27\
	\MotorPwmLeft:PWMUDB:MODULE_7:b_26\
	\MotorPwmLeft:PWMUDB:MODULE_7:b_25\
	\MotorPwmLeft:PWMUDB:MODULE_7:b_24\
	\MotorPwmLeft:PWMUDB:MODULE_7:b_23\
	\MotorPwmLeft:PWMUDB:MODULE_7:b_22\
	\MotorPwmLeft:PWMUDB:MODULE_7:b_21\
	\MotorPwmLeft:PWMUDB:MODULE_7:b_20\
	\MotorPwmLeft:PWMUDB:MODULE_7:b_19\
	\MotorPwmLeft:PWMUDB:MODULE_7:b_18\
	\MotorPwmLeft:PWMUDB:MODULE_7:b_17\
	\MotorPwmLeft:PWMUDB:MODULE_7:b_16\
	\MotorPwmLeft:PWMUDB:MODULE_7:b_15\
	\MotorPwmLeft:PWMUDB:MODULE_7:b_14\
	\MotorPwmLeft:PWMUDB:MODULE_7:b_13\
	\MotorPwmLeft:PWMUDB:MODULE_7:b_12\
	\MotorPwmLeft:PWMUDB:MODULE_7:b_11\
	\MotorPwmLeft:PWMUDB:MODULE_7:b_10\
	\MotorPwmLeft:PWMUDB:MODULE_7:b_9\
	\MotorPwmLeft:PWMUDB:MODULE_7:b_8\
	\MotorPwmLeft:PWMUDB:MODULE_7:b_7\
	\MotorPwmLeft:PWMUDB:MODULE_7:b_6\
	\MotorPwmLeft:PWMUDB:MODULE_7:b_5\
	\MotorPwmLeft:PWMUDB:MODULE_7:b_4\
	\MotorPwmLeft:PWMUDB:MODULE_7:b_3\
	\MotorPwmLeft:PWMUDB:MODULE_7:b_2\
	\MotorPwmLeft:PWMUDB:MODULE_7:b_1\
	\MotorPwmLeft:PWMUDB:MODULE_7:b_0\
	\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:a_31\
	\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:a_30\
	\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:a_29\
	\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:a_28\
	\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:a_27\
	\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:a_26\
	\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:a_25\
	\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:a_24\
	\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:b_31\
	\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:b_30\
	\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:b_29\
	\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:b_28\
	\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:b_27\
	\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:b_26\
	\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:b_25\
	\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:b_24\
	\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:b_23\
	\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:b_22\
	\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:b_21\
	\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:b_20\
	\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:b_19\
	\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:b_18\
	\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:b_17\
	\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:b_16\
	\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:b_15\
	\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:b_14\
	\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:b_13\
	\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:b_12\
	\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:b_11\
	\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:b_10\
	\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:b_9\
	\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:b_8\
	\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:b_7\
	\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:b_6\
	\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:b_5\
	\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:b_4\
	\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:b_3\
	\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:b_2\
	\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:b_1\
	\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:b_0\
	\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:s_31\
	\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:s_30\
	\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:s_29\
	\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:s_28\
	\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:s_27\
	\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:s_26\
	\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:s_25\
	\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:s_24\
	\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:s_23\
	\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:s_22\
	\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:s_21\
	\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:s_20\
	\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:s_19\
	\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:s_18\
	\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:s_17\
	\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:s_16\
	\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:s_15\
	\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:s_14\
	\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:s_13\
	\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:s_12\
	\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:s_11\
	\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:s_10\
	\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:s_9\
	\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:s_8\
	\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:s_7\
	\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:s_6\
	\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:s_5\
	\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:s_4\
	\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:s_3\
	\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:s_2\
	\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\
	\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\
	\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\
	\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\
	\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\
	\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\
	\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_489
	Net_483
	Net_480
	\MotorPwmLeft:Net_113\
	\MotorPwmLeft:Net_107\
	\MotorPwmLeft:Net_114\
	\MotorPwmRight:PWMUDB:km_run\
	\MotorPwmRight:PWMUDB:ctrl_cmpmode2_2\
	\MotorPwmRight:PWMUDB:ctrl_cmpmode2_1\
	\MotorPwmRight:PWMUDB:ctrl_cmpmode2_0\
	\MotorPwmRight:PWMUDB:ctrl_cmpmode1_2\
	\MotorPwmRight:PWMUDB:ctrl_cmpmode1_1\
	\MotorPwmRight:PWMUDB:ctrl_cmpmode1_0\
	\MotorPwmRight:PWMUDB:capt_rising\
	\MotorPwmRight:PWMUDB:capt_falling\
	\MotorPwmRight:PWMUDB:trig_rise\
	\MotorPwmRight:PWMUDB:trig_fall\
	\MotorPwmRight:PWMUDB:sc_kill\
	\MotorPwmRight:PWMUDB:min_kill\
	\MotorPwmRight:PWMUDB:km_tc\
	\MotorPwmRight:PWMUDB:db_tc\
	\MotorPwmRight:PWMUDB:dith_sel\
	\MotorPwmRight:Net_101\
	\MotorPwmRight:Net_96\
	\MotorPwmRight:PWMUDB:MODULE_8:b_31\
	\MotorPwmRight:PWMUDB:MODULE_8:b_30\
	\MotorPwmRight:PWMUDB:MODULE_8:b_29\
	\MotorPwmRight:PWMUDB:MODULE_8:b_28\
	\MotorPwmRight:PWMUDB:MODULE_8:b_27\
	\MotorPwmRight:PWMUDB:MODULE_8:b_26\
	\MotorPwmRight:PWMUDB:MODULE_8:b_25\
	\MotorPwmRight:PWMUDB:MODULE_8:b_24\
	\MotorPwmRight:PWMUDB:MODULE_8:b_23\
	\MotorPwmRight:PWMUDB:MODULE_8:b_22\
	\MotorPwmRight:PWMUDB:MODULE_8:b_21\
	\MotorPwmRight:PWMUDB:MODULE_8:b_20\
	\MotorPwmRight:PWMUDB:MODULE_8:b_19\
	\MotorPwmRight:PWMUDB:MODULE_8:b_18\
	\MotorPwmRight:PWMUDB:MODULE_8:b_17\
	\MotorPwmRight:PWMUDB:MODULE_8:b_16\
	\MotorPwmRight:PWMUDB:MODULE_8:b_15\
	\MotorPwmRight:PWMUDB:MODULE_8:b_14\
	\MotorPwmRight:PWMUDB:MODULE_8:b_13\
	\MotorPwmRight:PWMUDB:MODULE_8:b_12\
	\MotorPwmRight:PWMUDB:MODULE_8:b_11\
	\MotorPwmRight:PWMUDB:MODULE_8:b_10\
	\MotorPwmRight:PWMUDB:MODULE_8:b_9\
	\MotorPwmRight:PWMUDB:MODULE_8:b_8\
	\MotorPwmRight:PWMUDB:MODULE_8:b_7\
	\MotorPwmRight:PWMUDB:MODULE_8:b_6\
	\MotorPwmRight:PWMUDB:MODULE_8:b_5\
	\MotorPwmRight:PWMUDB:MODULE_8:b_4\
	\MotorPwmRight:PWMUDB:MODULE_8:b_3\
	\MotorPwmRight:PWMUDB:MODULE_8:b_2\
	\MotorPwmRight:PWMUDB:MODULE_8:b_1\
	\MotorPwmRight:PWMUDB:MODULE_8:b_0\
	\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:a_31\
	\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:a_30\
	\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:a_29\
	\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:a_28\
	\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:a_27\
	\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:a_26\
	\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:a_25\
	\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:a_24\
	\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:b_31\
	\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:b_30\
	\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:b_29\
	\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:b_28\
	\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:b_27\
	\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:b_26\
	\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:b_25\
	\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:b_24\
	\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:b_23\
	\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:b_22\
	\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:b_21\
	\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:b_20\
	\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:b_19\
	\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:b_18\
	\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:b_17\
	\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:b_16\
	\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:b_15\
	\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:b_14\
	\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:b_13\
	\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:b_12\
	\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:b_11\
	\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:b_10\
	\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:b_9\
	\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:b_8\
	\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:b_7\
	\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:b_6\
	\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:b_5\
	\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:b_4\
	\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:b_3\
	\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:b_2\
	\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:b_1\
	\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:b_0\
	\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:s_31\
	\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:s_30\
	\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:s_29\
	\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:s_28\
	\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:s_27\
	\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:s_26\
	\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:s_25\
	\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:s_24\
	\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:s_23\
	\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:s_22\
	\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:s_21\
	\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:s_20\
	\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:s_19\
	\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:s_18\
	\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:s_17\
	\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:s_16\
	\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:s_15\
	\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:s_14\
	\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:s_13\
	\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:s_12\
	\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:s_11\
	\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:s_10\
	\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:s_9\
	\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:s_8\
	\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:s_7\
	\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:s_6\
	\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:s_5\
	\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:s_4\
	\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:s_3\
	\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:s_2\
	\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_31\
	\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_30\
	\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_29\
	\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_28\
	\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_27\
	\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_26\
	\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_580
	Net_540
	Net_537
	\MotorPwmRight:Net_113\
	\MotorPwmRight:Net_107\
	\MotorPwmRight:Net_114\

    Synthesized names
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_31\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_30\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_29\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_28\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_27\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_26\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_25\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_24\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_23\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_22\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_21\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_20\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_19\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_18\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_17\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_16\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_15\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_14\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_13\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_12\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_11\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_10\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_9\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_8\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_7\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_6\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_5\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_4\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_3\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_2\
	\MotorPwmLeft:PWMUDB:add_vi_vv_MODGEN_7_31\
	\MotorPwmLeft:PWMUDB:add_vi_vv_MODGEN_7_30\
	\MotorPwmLeft:PWMUDB:add_vi_vv_MODGEN_7_29\
	\MotorPwmLeft:PWMUDB:add_vi_vv_MODGEN_7_28\
	\MotorPwmLeft:PWMUDB:add_vi_vv_MODGEN_7_27\
	\MotorPwmLeft:PWMUDB:add_vi_vv_MODGEN_7_26\
	\MotorPwmLeft:PWMUDB:add_vi_vv_MODGEN_7_25\
	\MotorPwmLeft:PWMUDB:add_vi_vv_MODGEN_7_24\
	\MotorPwmLeft:PWMUDB:add_vi_vv_MODGEN_7_23\
	\MotorPwmLeft:PWMUDB:add_vi_vv_MODGEN_7_22\
	\MotorPwmLeft:PWMUDB:add_vi_vv_MODGEN_7_21\
	\MotorPwmLeft:PWMUDB:add_vi_vv_MODGEN_7_20\
	\MotorPwmLeft:PWMUDB:add_vi_vv_MODGEN_7_19\
	\MotorPwmLeft:PWMUDB:add_vi_vv_MODGEN_7_18\
	\MotorPwmLeft:PWMUDB:add_vi_vv_MODGEN_7_17\
	\MotorPwmLeft:PWMUDB:add_vi_vv_MODGEN_7_16\
	\MotorPwmLeft:PWMUDB:add_vi_vv_MODGEN_7_15\
	\MotorPwmLeft:PWMUDB:add_vi_vv_MODGEN_7_14\
	\MotorPwmLeft:PWMUDB:add_vi_vv_MODGEN_7_13\
	\MotorPwmLeft:PWMUDB:add_vi_vv_MODGEN_7_12\
	\MotorPwmLeft:PWMUDB:add_vi_vv_MODGEN_7_11\
	\MotorPwmLeft:PWMUDB:add_vi_vv_MODGEN_7_10\
	\MotorPwmLeft:PWMUDB:add_vi_vv_MODGEN_7_9\
	\MotorPwmLeft:PWMUDB:add_vi_vv_MODGEN_7_8\
	\MotorPwmLeft:PWMUDB:add_vi_vv_MODGEN_7_7\
	\MotorPwmLeft:PWMUDB:add_vi_vv_MODGEN_7_6\
	\MotorPwmLeft:PWMUDB:add_vi_vv_MODGEN_7_5\
	\MotorPwmLeft:PWMUDB:add_vi_vv_MODGEN_7_4\
	\MotorPwmLeft:PWMUDB:add_vi_vv_MODGEN_7_3\
	\MotorPwmLeft:PWMUDB:add_vi_vv_MODGEN_7_2\
	\MotorPwmRight:PWMUDB:add_vi_vv_MODGEN_8_31\
	\MotorPwmRight:PWMUDB:add_vi_vv_MODGEN_8_30\
	\MotorPwmRight:PWMUDB:add_vi_vv_MODGEN_8_29\
	\MotorPwmRight:PWMUDB:add_vi_vv_MODGEN_8_28\
	\MotorPwmRight:PWMUDB:add_vi_vv_MODGEN_8_27\
	\MotorPwmRight:PWMUDB:add_vi_vv_MODGEN_8_26\
	\MotorPwmRight:PWMUDB:add_vi_vv_MODGEN_8_25\
	\MotorPwmRight:PWMUDB:add_vi_vv_MODGEN_8_24\
	\MotorPwmRight:PWMUDB:add_vi_vv_MODGEN_8_23\
	\MotorPwmRight:PWMUDB:add_vi_vv_MODGEN_8_22\
	\MotorPwmRight:PWMUDB:add_vi_vv_MODGEN_8_21\
	\MotorPwmRight:PWMUDB:add_vi_vv_MODGEN_8_20\
	\MotorPwmRight:PWMUDB:add_vi_vv_MODGEN_8_19\
	\MotorPwmRight:PWMUDB:add_vi_vv_MODGEN_8_18\
	\MotorPwmRight:PWMUDB:add_vi_vv_MODGEN_8_17\
	\MotorPwmRight:PWMUDB:add_vi_vv_MODGEN_8_16\
	\MotorPwmRight:PWMUDB:add_vi_vv_MODGEN_8_15\
	\MotorPwmRight:PWMUDB:add_vi_vv_MODGEN_8_14\
	\MotorPwmRight:PWMUDB:add_vi_vv_MODGEN_8_13\
	\MotorPwmRight:PWMUDB:add_vi_vv_MODGEN_8_12\
	\MotorPwmRight:PWMUDB:add_vi_vv_MODGEN_8_11\
	\MotorPwmRight:PWMUDB:add_vi_vv_MODGEN_8_10\
	\MotorPwmRight:PWMUDB:add_vi_vv_MODGEN_8_9\
	\MotorPwmRight:PWMUDB:add_vi_vv_MODGEN_8_8\
	\MotorPwmRight:PWMUDB:add_vi_vv_MODGEN_8_7\
	\MotorPwmRight:PWMUDB:add_vi_vv_MODGEN_8_6\
	\MotorPwmRight:PWMUDB:add_vi_vv_MODGEN_8_5\
	\MotorPwmRight:PWMUDB:add_vi_vv_MODGEN_8_4\
	\MotorPwmRight:PWMUDB:add_vi_vv_MODGEN_8_3\
	\MotorPwmRight:PWMUDB:add_vi_vv_MODGEN_8_2\

Deleted 425 User equations/components.
Deleted 90 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__LED1_net_0
Aliasing tmpOE__LED2_net_0 to tmpOE__LED1_net_0
Aliasing tmpOE__LED3_net_0 to tmpOE__LED1_net_0
Aliasing tmpOE__LED4_net_0 to tmpOE__LED1_net_0
Aliasing \LCD_Char_1:tmpOE__LCDPort_net_6\ to tmpOE__LED1_net_0
Aliasing \LCD_Char_1:tmpOE__LCDPort_net_5\ to tmpOE__LED1_net_0
Aliasing \LCD_Char_1:tmpOE__LCDPort_net_4\ to tmpOE__LED1_net_0
Aliasing \LCD_Char_1:tmpOE__LCDPort_net_3\ to tmpOE__LED1_net_0
Aliasing \LCD_Char_1:tmpOE__LCDPort_net_2\ to tmpOE__LED1_net_0
Aliasing \LCD_Char_1:tmpOE__LCDPort_net_1\ to tmpOE__LED1_net_0
Aliasing \LCD_Char_1:tmpOE__LCDPort_net_0\ to tmpOE__LED1_net_0
Aliasing \UART_1:BUART:tx_hd_send_break\ to zero
Aliasing \UART_1:BUART:HalfDuplexSend\ to zero
Aliasing \UART_1:BUART:FinalParityType_1\ to zero
Aliasing \UART_1:BUART:FinalParityType_0\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_1:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_1:BUART:tx_status_6\ to zero
Aliasing \UART_1:BUART:tx_status_5\ to zero
Aliasing \UART_1:BUART:tx_status_4\ to zero
Aliasing \UART_1:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__LED1_net_0
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN2_1\ to \UART_1:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN2_0\ to \UART_1:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to zero
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to tmpOE__LED1_net_0
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN3_1\ to \UART_1:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN3_0\ to \UART_1:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to tmpOE__LED1_net_0
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to zero
Aliasing \UART_1:BUART:rx_status_1\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_6\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_5\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_4\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_6\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_5\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_4\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_3\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_2\ to tmpOE__LED1_net_0
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_1\ to tmpOE__LED1_net_0
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to tmpOE__LED1_net_0
Aliasing tmpOE__Rx_1_net_0 to tmpOE__LED1_net_0
Aliasing tmpOE__Tx_1_net_0 to tmpOE__LED1_net_0
Aliasing \PWM_1:PWMUDB:hwCapture\ to zero
Aliasing \PWM_1:PWMUDB:trig_out\ to tmpOE__LED1_net_0
Aliasing \PWM_1:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_1:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_1:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:final_kill\ to tmpOE__LED1_net_0
Aliasing \PWM_1:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_1:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_1:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_1:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_1:PWMUDB:reset\ to zero
Aliasing \PWM_1:PWMUDB:status_6\ to zero
Aliasing \PWM_1:PWMUDB:status_4\ to zero
Aliasing \PWM_1:PWMUDB:cmp2\ to zero
Aliasing \PWM_1:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_1:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_1:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_1:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:cs_addr_2\ to \PWM_1:PWMUDB:status_2\
Aliasing \PWM_1:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_1:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_1:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_23\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_22\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_21\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_20\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_19\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_18\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_17\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_16\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_15\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_14\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_13\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_12\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_11\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_10\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_9\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_8\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_7\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_6\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_5\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_4\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_3\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_2\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__LED1_net_0
Aliasing tmpOE__rts_net_0 to tmpOE__LED1_net_0
Aliasing tmpOE__cts_net_0 to tmpOE__LED1_net_0
Aliasing tmpOE__BUZZER_net_0 to tmpOE__LED1_net_0
Aliasing tmpOE__RightFront_net_0 to tmpOE__LED1_net_0
Aliasing tmpOE__LeftRear_net_0 to tmpOE__LED1_net_0
Aliasing tmpOE__LeftFront_net_0 to tmpOE__LED1_net_0
Aliasing \MotorPwmLeft:PWMUDB:hwCapture\ to zero
Aliasing \MotorPwmLeft:PWMUDB:trig_out\ to tmpOE__LED1_net_0
Aliasing \MotorPwmLeft:PWMUDB:runmode_enable\\R\ to zero
Aliasing \MotorPwmLeft:PWMUDB:runmode_enable\\S\ to zero
Aliasing \MotorPwmLeft:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \MotorPwmLeft:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \MotorPwmLeft:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \MotorPwmLeft:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \MotorPwmLeft:PWMUDB:final_kill\ to tmpOE__LED1_net_0
Aliasing \MotorPwmLeft:PWMUDB:dith_count_1\\R\ to zero
Aliasing \MotorPwmLeft:PWMUDB:dith_count_1\\S\ to zero
Aliasing \MotorPwmLeft:PWMUDB:dith_count_0\\R\ to zero
Aliasing \MotorPwmLeft:PWMUDB:dith_count_0\\S\ to zero
Aliasing \MotorPwmLeft:PWMUDB:reset\ to zero
Aliasing \MotorPwmLeft:PWMUDB:status_6\ to zero
Aliasing \MotorPwmLeft:PWMUDB:status_4\ to zero
Aliasing \MotorPwmLeft:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \MotorPwmLeft:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \MotorPwmLeft:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \MotorPwmLeft:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \MotorPwmLeft:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \MotorPwmLeft:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \MotorPwmLeft:PWMUDB:cs_addr_2\ to \MotorPwmLeft:PWMUDB:status_2\
Aliasing \MotorPwmLeft:PWMUDB:cs_addr_0\ to zero
Aliasing \MotorPwmLeft:PWMUDB:pwm_temp\ to zero
Aliasing \MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:a_23\ to zero
Aliasing \MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:a_22\ to zero
Aliasing \MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:a_21\ to zero
Aliasing \MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:a_20\ to zero
Aliasing \MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:a_19\ to zero
Aliasing \MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:a_18\ to zero
Aliasing \MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:a_17\ to zero
Aliasing \MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:a_16\ to zero
Aliasing \MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:a_15\ to zero
Aliasing \MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:a_14\ to zero
Aliasing \MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:a_13\ to zero
Aliasing \MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:a_12\ to zero
Aliasing \MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:a_11\ to zero
Aliasing \MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:a_10\ to zero
Aliasing \MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:a_9\ to zero
Aliasing \MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:a_8\ to zero
Aliasing \MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:a_7\ to zero
Aliasing \MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:a_6\ to zero
Aliasing \MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:a_5\ to zero
Aliasing \MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:a_4\ to zero
Aliasing \MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:a_3\ to zero
Aliasing \MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:a_2\ to zero
Aliasing \MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__LED1_net_0
Aliasing \MotorPwmRight:PWMUDB:hwCapture\ to zero
Aliasing \MotorPwmRight:PWMUDB:trig_out\ to tmpOE__LED1_net_0
Aliasing \MotorPwmRight:PWMUDB:runmode_enable\\R\ to zero
Aliasing \MotorPwmRight:PWMUDB:runmode_enable\\S\ to zero
Aliasing \MotorPwmRight:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \MotorPwmRight:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \MotorPwmRight:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \MotorPwmRight:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \MotorPwmRight:PWMUDB:final_kill\ to tmpOE__LED1_net_0
Aliasing \MotorPwmRight:PWMUDB:dith_count_1\\R\ to zero
Aliasing \MotorPwmRight:PWMUDB:dith_count_1\\S\ to zero
Aliasing \MotorPwmRight:PWMUDB:dith_count_0\\R\ to zero
Aliasing \MotorPwmRight:PWMUDB:dith_count_0\\S\ to zero
Aliasing \MotorPwmRight:PWMUDB:reset\ to zero
Aliasing \MotorPwmRight:PWMUDB:status_6\ to zero
Aliasing \MotorPwmRight:PWMUDB:status_4\ to zero
Aliasing \MotorPwmRight:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \MotorPwmRight:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \MotorPwmRight:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \MotorPwmRight:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \MotorPwmRight:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \MotorPwmRight:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \MotorPwmRight:PWMUDB:cs_addr_2\ to \MotorPwmRight:PWMUDB:status_2\
Aliasing \MotorPwmRight:PWMUDB:cs_addr_0\ to zero
Aliasing \MotorPwmRight:PWMUDB:pwm_temp\ to zero
Aliasing \MotorPwmRight:PWMUDB:MODULE_8:g2:a0:a_23\ to zero
Aliasing \MotorPwmRight:PWMUDB:MODULE_8:g2:a0:a_22\ to zero
Aliasing \MotorPwmRight:PWMUDB:MODULE_8:g2:a0:a_21\ to zero
Aliasing \MotorPwmRight:PWMUDB:MODULE_8:g2:a0:a_20\ to zero
Aliasing \MotorPwmRight:PWMUDB:MODULE_8:g2:a0:a_19\ to zero
Aliasing \MotorPwmRight:PWMUDB:MODULE_8:g2:a0:a_18\ to zero
Aliasing \MotorPwmRight:PWMUDB:MODULE_8:g2:a0:a_17\ to zero
Aliasing \MotorPwmRight:PWMUDB:MODULE_8:g2:a0:a_16\ to zero
Aliasing \MotorPwmRight:PWMUDB:MODULE_8:g2:a0:a_15\ to zero
Aliasing \MotorPwmRight:PWMUDB:MODULE_8:g2:a0:a_14\ to zero
Aliasing \MotorPwmRight:PWMUDB:MODULE_8:g2:a0:a_13\ to zero
Aliasing \MotorPwmRight:PWMUDB:MODULE_8:g2:a0:a_12\ to zero
Aliasing \MotorPwmRight:PWMUDB:MODULE_8:g2:a0:a_11\ to zero
Aliasing \MotorPwmRight:PWMUDB:MODULE_8:g2:a0:a_10\ to zero
Aliasing \MotorPwmRight:PWMUDB:MODULE_8:g2:a0:a_9\ to zero
Aliasing \MotorPwmRight:PWMUDB:MODULE_8:g2:a0:a_8\ to zero
Aliasing \MotorPwmRight:PWMUDB:MODULE_8:g2:a0:a_7\ to zero
Aliasing \MotorPwmRight:PWMUDB:MODULE_8:g2:a0:a_6\ to zero
Aliasing \MotorPwmRight:PWMUDB:MODULE_8:g2:a0:a_5\ to zero
Aliasing \MotorPwmRight:PWMUDB:MODULE_8:g2:a0:a_4\ to zero
Aliasing \MotorPwmRight:PWMUDB:MODULE_8:g2:a0:a_3\ to zero
Aliasing \MotorPwmRight:PWMUDB:MODULE_8:g2:a0:a_2\ to zero
Aliasing \MotorPwmRight:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__LED1_net_0
Aliasing tmpOE__RightRear_net_0 to tmpOE__LED1_net_0
Aliasing tmpOE__RightFront_Rev_net_0 to tmpOE__LED1_net_0
Aliasing tmpOE__RightRear_Rev_net_0 to tmpOE__LED1_net_0
Aliasing tmpOE__LeftFront_Rev_net_0 to tmpOE__LED1_net_0
Aliasing tmpOE__LeftRear_Rev_net_0 to tmpOE__LED1_net_0
Aliasing \UART_1:BUART:reset_reg\\D\ to zero
Aliasing \UART_1:BUART:rx_break_status\\D\ to zero
Aliasing \PWM_1:PWMUDB:min_kill_reg\\D\ to tmpOE__LED1_net_0
Aliasing \PWM_1:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_1:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\D\ to tmpOE__LED1_net_0
Aliasing \PWM_1:PWMUDB:prevCompare1\\D\ to \PWM_1:PWMUDB:pwm_temp\
Aliasing \MotorPwmLeft:PWMUDB:min_kill_reg\\D\ to tmpOE__LED1_net_0
Aliasing \MotorPwmLeft:PWMUDB:prevCapture\\D\ to zero
Aliasing \MotorPwmLeft:PWMUDB:trig_last\\D\ to zero
Aliasing \MotorPwmLeft:PWMUDB:ltch_kill_reg\\D\ to tmpOE__LED1_net_0
Aliasing \MotorPwmRight:PWMUDB:min_kill_reg\\D\ to tmpOE__LED1_net_0
Aliasing \MotorPwmRight:PWMUDB:prevCapture\\D\ to zero
Aliasing \MotorPwmRight:PWMUDB:trig_last\\D\ to zero
Aliasing \MotorPwmRight:PWMUDB:ltch_kill_reg\\D\ to tmpOE__LED1_net_0
Removing Lhs of wire one[6] = tmpOE__LED1_net_0[1]
Removing Lhs of wire tmpOE__LED2_net_0[9] = tmpOE__LED1_net_0[1]
Removing Lhs of wire tmpOE__LED3_net_0[15] = tmpOE__LED1_net_0[1]
Removing Lhs of wire tmpOE__LED4_net_0[21] = tmpOE__LED1_net_0[1]
Removing Lhs of wire \LCD_Char_1:tmpOE__LCDPort_net_6\[27] = tmpOE__LED1_net_0[1]
Removing Lhs of wire \LCD_Char_1:tmpOE__LCDPort_net_5\[28] = tmpOE__LED1_net_0[1]
Removing Lhs of wire \LCD_Char_1:tmpOE__LCDPort_net_4\[29] = tmpOE__LED1_net_0[1]
Removing Lhs of wire \LCD_Char_1:tmpOE__LCDPort_net_3\[30] = tmpOE__LED1_net_0[1]
Removing Lhs of wire \LCD_Char_1:tmpOE__LCDPort_net_2\[31] = tmpOE__LED1_net_0[1]
Removing Lhs of wire \LCD_Char_1:tmpOE__LCDPort_net_1\[32] = tmpOE__LED1_net_0[1]
Removing Lhs of wire \LCD_Char_1:tmpOE__LCDPort_net_0\[33] = tmpOE__LED1_net_0[1]
Removing Lhs of wire \UART_1:Net_61\[52] = \UART_1:Net_9\[51]
Removing Lhs of wire \UART_1:BUART:tx_hd_send_break\[56] = zero[2]
Removing Lhs of wire \UART_1:BUART:HalfDuplexSend\[57] = zero[2]
Removing Lhs of wire \UART_1:BUART:FinalParityType_1\[58] = zero[2]
Removing Lhs of wire \UART_1:BUART:FinalParityType_0\[59] = zero[2]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_2\[60] = zero[2]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_1\[61] = zero[2]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_0\[62] = zero[2]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark\[63] = zero[2]
Removing Lhs of wire \UART_1:BUART:reset_reg_dp\[64] = \UART_1:BUART:reset_reg\[55]
Removing Rhs of wire Net_296[71] = \UART_1:BUART:rx_interrupt_out\[72]
Removing Lhs of wire \UART_1:BUART:tx_status_6\[125] = zero[2]
Removing Lhs of wire \UART_1:BUART:tx_status_5\[126] = zero[2]
Removing Lhs of wire \UART_1:BUART:tx_status_4\[127] = zero[2]
Removing Lhs of wire \UART_1:BUART:tx_status_1\[129] = \UART_1:BUART:tx_fifo_empty\[90]
Removing Lhs of wire \UART_1:BUART:tx_status_3\[131] = \UART_1:BUART:tx_fifo_notfull\[89]
Removing Lhs of wire \UART_1:BUART:rx_count7_bit8_wire\[191] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\[199] = \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[210]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\[201] = \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[211]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\[202] = \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[227]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[203] = \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[241]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[204] = \UART_1:BUART:sRX:s23Poll:MODIN1_1\[205]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN1_1\[205] = \UART_1:BUART:pollcount_1\[197]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[206] = \UART_1:BUART:sRX:s23Poll:MODIN1_0\[207]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN1_0\[207] = \UART_1:BUART:pollcount_0\[200]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[213] = tmpOE__LED1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[214] = tmpOE__LED1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[215] = \UART_1:BUART:pollcount_1\[197]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN2_1\[216] = \UART_1:BUART:pollcount_1\[197]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[217] = \UART_1:BUART:pollcount_0\[200]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN2_0\[218] = \UART_1:BUART:pollcount_0\[200]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[219] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[220] = tmpOE__LED1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[221] = \UART_1:BUART:pollcount_1\[197]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[222] = \UART_1:BUART:pollcount_0\[200]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[223] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[224] = tmpOE__LED1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[229] = \UART_1:BUART:pollcount_1\[197]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN3_1\[230] = \UART_1:BUART:pollcount_1\[197]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[231] = \UART_1:BUART:pollcount_0\[200]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN3_0\[232] = \UART_1:BUART:pollcount_0\[200]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[233] = tmpOE__LED1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[234] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[235] = \UART_1:BUART:pollcount_1\[197]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[236] = \UART_1:BUART:pollcount_0\[200]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[237] = tmpOE__LED1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[238] = zero[2]
Removing Lhs of wire \UART_1:BUART:rx_status_1\[245] = zero[2]
Removing Rhs of wire \UART_1:BUART:rx_status_2\[246] = \UART_1:BUART:rx_parity_error_status\[247]
Removing Rhs of wire \UART_1:BUART:rx_status_3\[248] = \UART_1:BUART:rx_stop_bit_error\[249]
Removing Rhs of wire Net_291[254] = \UART_1:BUART:rx_fifofull\[158]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_4\[259] = \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\[308]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_5\[263] = \UART_1:BUART:sRX:MODULE_5:g1:a0:xneq\[330]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_6\[264] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_5\[265] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_4\[266] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_3\[267] = \UART_1:BUART:sRX:MODIN4_6\[268]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_6\[268] = \UART_1:BUART:rx_count_6\[186]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_2\[269] = \UART_1:BUART:sRX:MODIN4_5\[270]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_5\[270] = \UART_1:BUART:rx_count_5\[187]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_1\[271] = \UART_1:BUART:sRX:MODIN4_4\[272]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_4\[272] = \UART_1:BUART:rx_count_4\[188]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_0\[273] = \UART_1:BUART:sRX:MODIN4_3\[274]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_3\[274] = \UART_1:BUART:rx_count_3\[189]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_6\[275] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_5\[276] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_4\[277] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_3\[278] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_2\[279] = tmpOE__LED1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_1\[280] = tmpOE__LED1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_0\[281] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_6\[282] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_5\[283] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_4\[284] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_3\[285] = \UART_1:BUART:rx_count_6\[186]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_2\[286] = \UART_1:BUART:rx_count_5\[187]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_1\[287] = \UART_1:BUART:rx_count_4\[188]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_0\[288] = \UART_1:BUART:rx_count_3\[189]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_6\[289] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_5\[290] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_4\[291] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_3\[292] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_2\[293] = tmpOE__LED1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_1\[294] = tmpOE__LED1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_0\[295] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:newa_0\[310] = \UART_1:BUART:rx_postpoll\[145]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:newb_0\[311] = \UART_1:BUART:rx_parity_bit\[262]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:dataa_0\[312] = \UART_1:BUART:rx_postpoll\[145]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:datab_0\[313] = \UART_1:BUART:rx_parity_bit\[262]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[314] = \UART_1:BUART:rx_postpoll\[145]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[315] = \UART_1:BUART:rx_parity_bit\[262]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[317] = tmpOE__LED1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[318] = \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[316]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[319] = \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[316]
Removing Lhs of wire tmpOE__Rx_1_net_0[341] = tmpOE__LED1_net_0[1]
Removing Lhs of wire tmpOE__Tx_1_net_0[346] = tmpOE__LED1_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:ctrl_enable\[367] = \PWM_1:PWMUDB:control_7\[359]
Removing Lhs of wire \PWM_1:PWMUDB:hwCapture\[377] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:hwEnable\[378] = \PWM_1:PWMUDB:control_7\[359]
Removing Lhs of wire \PWM_1:PWMUDB:trig_out\[382] = tmpOE__LED1_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\R\[384] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\S\[385] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:final_enable\[386] = \PWM_1:PWMUDB:runmode_enable\[383]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\R\[390] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\S\[391] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\R\[392] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\S\[393] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill\[396] = tmpOE__LED1_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:add_vi_vv_MODGEN_6_1\[400] = \PWM_1:PWMUDB:MODULE_6:g2:a0:s_1\[640]
Removing Lhs of wire \PWM_1:PWMUDB:add_vi_vv_MODGEN_6_0\[402] = \PWM_1:PWMUDB:MODULE_6:g2:a0:s_0\[641]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_1\\R\[403] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_1\\S\[404] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_0\\R\[405] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_0\\S\[406] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:reset\[409] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:status_6\[410] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:status_4\[412] = zero[2]
Removing Rhs of wire \PWM_1:PWMUDB:status_3\[413] = \PWM_1:PWMUDB:fifo_full\[432]
Removing Lhs of wire \PWM_1:PWMUDB:status_2\[414] = \PWM_1:PWMUDB:tc_i\[388]
Removing Rhs of wire \PWM_1:PWMUDB:status_1\[415] = \PWM_1:PWMUDB:cmp2_status_reg\[424]
Removing Rhs of wire \PWM_1:PWMUDB:status_0\[416] = \PWM_1:PWMUDB:cmp1_status_reg\[423]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status\[421] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2\[422] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:cmp1_status_reg\\R\[426] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:cmp1_status_reg\\S\[427] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status_reg\\R\[428] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status_reg\\S\[429] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill_reg\\R\[430] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill_reg\\S\[431] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_2\[433] = \PWM_1:PWMUDB:tc_i\[388]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_1\[434] = \PWM_1:PWMUDB:runmode_enable\[383]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_0\[435] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:compare1\[468] = \PWM_1:PWMUDB:cmp1_less\[439]
Removing Lhs of wire \PWM_1:PWMUDB:pwm1_i\[473] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:pwm2_i\[475] = zero[2]
Removing Rhs of wire \PWM_1:Net_96\[478] = \PWM_1:PWMUDB:pwm_reg_i\[470]
Removing Lhs of wire \PWM_1:PWMUDB:pwm_temp\[481] = \PWM_1:PWMUDB:cmp1\[419]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_23\[522] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_22\[523] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_21\[524] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_20\[525] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_19\[526] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_18\[527] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_17\[528] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_16\[529] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_15\[530] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_14\[531] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_13\[532] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_12\[533] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_11\[534] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_10\[535] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_9\[536] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_8\[537] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_7\[538] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_6\[539] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_5\[540] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_4\[541] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_3\[542] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_2\[543] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_1\[544] = \PWM_1:PWMUDB:MODIN5_1\[545]
Removing Lhs of wire \PWM_1:PWMUDB:MODIN5_1\[545] = \PWM_1:PWMUDB:dith_count_1\[399]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_0\[546] = \PWM_1:PWMUDB:MODIN5_0\[547]
Removing Lhs of wire \PWM_1:PWMUDB:MODIN5_0\[547] = \PWM_1:PWMUDB:dith_count_0\[401]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[679] = tmpOE__LED1_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[680] = tmpOE__LED1_net_0[1]
Removing Rhs of wire Net_65[681] = \PWM_1:Net_96\[478]
Removing Lhs of wire tmpOE__rts_net_0[688] = tmpOE__LED1_net_0[1]
Removing Lhs of wire tmpOE__cts_net_0[694] = tmpOE__LED1_net_0[1]
Removing Lhs of wire tmpOE__BUZZER_net_0[701] = tmpOE__LED1_net_0[1]
Removing Lhs of wire tmpOE__RightFront_net_0[707] = tmpOE__LED1_net_0[1]
Removing Rhs of wire Net_508[708] = \MotorPwmRight:PWMUDB:pwm1_reg_i\[1184]
Removing Lhs of wire tmpOE__LeftRear_net_0[714] = tmpOE__LED1_net_0[1]
Removing Rhs of wire Net_482[715] = \MotorPwmLeft:PWMUDB:pwm2_reg_i\[851]
Removing Lhs of wire tmpOE__LeftFront_net_0[721] = tmpOE__LED1_net_0[1]
Removing Rhs of wire Net_481[722] = \MotorPwmLeft:PWMUDB:pwm1_reg_i\[849]
Removing Lhs of wire \MotorPwmLeft:PWMUDB:ctrl_enable\[743] = \MotorPwmLeft:PWMUDB:control_7\[735]
Removing Lhs of wire \MotorPwmLeft:PWMUDB:hwCapture\[753] = zero[2]
Removing Lhs of wire \MotorPwmLeft:PWMUDB:hwEnable\[754] = \MotorPwmLeft:PWMUDB:control_7\[735]
Removing Lhs of wire \MotorPwmLeft:PWMUDB:trig_out\[758] = tmpOE__LED1_net_0[1]
Removing Lhs of wire \MotorPwmLeft:PWMUDB:runmode_enable\\R\[760] = zero[2]
Removing Lhs of wire \MotorPwmLeft:PWMUDB:runmode_enable\\S\[761] = zero[2]
Removing Lhs of wire \MotorPwmLeft:PWMUDB:final_enable\[762] = \MotorPwmLeft:PWMUDB:runmode_enable\[759]
Removing Lhs of wire \MotorPwmLeft:PWMUDB:ltch_kill_reg\\R\[766] = zero[2]
Removing Lhs of wire \MotorPwmLeft:PWMUDB:ltch_kill_reg\\S\[767] = zero[2]
Removing Lhs of wire \MotorPwmLeft:PWMUDB:min_kill_reg\\R\[768] = zero[2]
Removing Lhs of wire \MotorPwmLeft:PWMUDB:min_kill_reg\\S\[769] = zero[2]
Removing Lhs of wire \MotorPwmLeft:PWMUDB:final_kill\[772] = tmpOE__LED1_net_0[1]
Removing Lhs of wire \MotorPwmLeft:PWMUDB:add_vi_vv_MODGEN_7_1\[776] = \MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:s_1\[1015]
Removing Lhs of wire \MotorPwmLeft:PWMUDB:add_vi_vv_MODGEN_7_0\[778] = \MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:s_0\[1016]
Removing Lhs of wire \MotorPwmLeft:PWMUDB:dith_count_1\\R\[779] = zero[2]
Removing Lhs of wire \MotorPwmLeft:PWMUDB:dith_count_1\\S\[780] = zero[2]
Removing Lhs of wire \MotorPwmLeft:PWMUDB:dith_count_0\\R\[781] = zero[2]
Removing Lhs of wire \MotorPwmLeft:PWMUDB:dith_count_0\\S\[782] = zero[2]
Removing Lhs of wire \MotorPwmLeft:PWMUDB:reset\[785] = zero[2]
Removing Lhs of wire \MotorPwmLeft:PWMUDB:status_6\[786] = zero[2]
Removing Lhs of wire \MotorPwmLeft:PWMUDB:status_4\[788] = zero[2]
Removing Rhs of wire \MotorPwmLeft:PWMUDB:status_3\[789] = \MotorPwmLeft:PWMUDB:fifo_full\[809]
Removing Lhs of wire \MotorPwmLeft:PWMUDB:status_2\[790] = \MotorPwmLeft:PWMUDB:tc_i\[764]
Removing Rhs of wire \MotorPwmLeft:PWMUDB:status_1\[791] = \MotorPwmLeft:PWMUDB:cmp2_status_reg\[801]
Removing Rhs of wire \MotorPwmLeft:PWMUDB:status_0\[792] = \MotorPwmLeft:PWMUDB:cmp1_status_reg\[800]
Removing Lhs of wire \MotorPwmLeft:PWMUDB:cmp1_status_reg\\R\[803] = zero[2]
Removing Lhs of wire \MotorPwmLeft:PWMUDB:cmp1_status_reg\\S\[804] = zero[2]
Removing Lhs of wire \MotorPwmLeft:PWMUDB:cmp2_status_reg\\R\[805] = zero[2]
Removing Lhs of wire \MotorPwmLeft:PWMUDB:cmp2_status_reg\\S\[806] = zero[2]
Removing Lhs of wire \MotorPwmLeft:PWMUDB:final_kill_reg\\R\[807] = zero[2]
Removing Lhs of wire \MotorPwmLeft:PWMUDB:final_kill_reg\\S\[808] = zero[2]
Removing Lhs of wire \MotorPwmLeft:PWMUDB:cs_addr_2\[810] = \MotorPwmLeft:PWMUDB:tc_i\[764]
Removing Lhs of wire \MotorPwmLeft:PWMUDB:cs_addr_1\[811] = \MotorPwmLeft:PWMUDB:runmode_enable\[759]
Removing Lhs of wire \MotorPwmLeft:PWMUDB:cs_addr_0\[812] = zero[2]
Removing Lhs of wire \MotorPwmLeft:PWMUDB:compare1\[845] = \MotorPwmLeft:PWMUDB:cmp1_less\[816]
Removing Lhs of wire \MotorPwmLeft:PWMUDB:compare2\[846] = \MotorPwmLeft:PWMUDB:cmp2_less\[819]
Removing Lhs of wire \MotorPwmLeft:PWMUDB:pwm_temp\[856] = zero[2]
Removing Lhs of wire \MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:a_23\[897] = zero[2]
Removing Lhs of wire \MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:a_22\[898] = zero[2]
Removing Lhs of wire \MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:a_21\[899] = zero[2]
Removing Lhs of wire \MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:a_20\[900] = zero[2]
Removing Lhs of wire \MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:a_19\[901] = zero[2]
Removing Lhs of wire \MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:a_18\[902] = zero[2]
Removing Lhs of wire \MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:a_17\[903] = zero[2]
Removing Lhs of wire \MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:a_16\[904] = zero[2]
Removing Lhs of wire \MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:a_15\[905] = zero[2]
Removing Lhs of wire \MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:a_14\[906] = zero[2]
Removing Lhs of wire \MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:a_13\[907] = zero[2]
Removing Lhs of wire \MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:a_12\[908] = zero[2]
Removing Lhs of wire \MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:a_11\[909] = zero[2]
Removing Lhs of wire \MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:a_10\[910] = zero[2]
Removing Lhs of wire \MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:a_9\[911] = zero[2]
Removing Lhs of wire \MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:a_8\[912] = zero[2]
Removing Lhs of wire \MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:a_7\[913] = zero[2]
Removing Lhs of wire \MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:a_6\[914] = zero[2]
Removing Lhs of wire \MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:a_5\[915] = zero[2]
Removing Lhs of wire \MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:a_4\[916] = zero[2]
Removing Lhs of wire \MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:a_3\[917] = zero[2]
Removing Lhs of wire \MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:a_2\[918] = zero[2]
Removing Lhs of wire \MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:a_1\[919] = \MotorPwmLeft:PWMUDB:MODIN6_1\[920]
Removing Lhs of wire \MotorPwmLeft:PWMUDB:MODIN6_1\[920] = \MotorPwmLeft:PWMUDB:dith_count_1\[775]
Removing Lhs of wire \MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:a_0\[921] = \MotorPwmLeft:PWMUDB:MODIN6_0\[922]
Removing Lhs of wire \MotorPwmLeft:PWMUDB:MODIN6_0\[922] = \MotorPwmLeft:PWMUDB:dith_count_0\[777]
Removing Lhs of wire \MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\[1054] = tmpOE__LED1_net_0[1]
Removing Lhs of wire \MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\[1055] = tmpOE__LED1_net_0[1]
Removing Lhs of wire \MotorPwmRight:PWMUDB:ctrl_enable\[1078] = \MotorPwmRight:PWMUDB:control_7\[1070]
Removing Lhs of wire \MotorPwmRight:PWMUDB:hwCapture\[1088] = zero[2]
Removing Lhs of wire \MotorPwmRight:PWMUDB:hwEnable\[1089] = \MotorPwmRight:PWMUDB:control_7\[1070]
Removing Lhs of wire \MotorPwmRight:PWMUDB:trig_out\[1093] = tmpOE__LED1_net_0[1]
Removing Lhs of wire \MotorPwmRight:PWMUDB:runmode_enable\\R\[1095] = zero[2]
Removing Lhs of wire \MotorPwmRight:PWMUDB:runmode_enable\\S\[1096] = zero[2]
Removing Lhs of wire \MotorPwmRight:PWMUDB:final_enable\[1097] = \MotorPwmRight:PWMUDB:runmode_enable\[1094]
Removing Lhs of wire \MotorPwmRight:PWMUDB:ltch_kill_reg\\R\[1101] = zero[2]
Removing Lhs of wire \MotorPwmRight:PWMUDB:ltch_kill_reg\\S\[1102] = zero[2]
Removing Lhs of wire \MotorPwmRight:PWMUDB:min_kill_reg\\R\[1103] = zero[2]
Removing Lhs of wire \MotorPwmRight:PWMUDB:min_kill_reg\\S\[1104] = zero[2]
Removing Lhs of wire \MotorPwmRight:PWMUDB:final_kill\[1107] = tmpOE__LED1_net_0[1]
Removing Lhs of wire \MotorPwmRight:PWMUDB:add_vi_vv_MODGEN_8_1\[1111] = \MotorPwmRight:PWMUDB:MODULE_8:g2:a0:s_1\[1351]
Removing Lhs of wire \MotorPwmRight:PWMUDB:add_vi_vv_MODGEN_8_0\[1113] = \MotorPwmRight:PWMUDB:MODULE_8:g2:a0:s_0\[1352]
Removing Lhs of wire \MotorPwmRight:PWMUDB:dith_count_1\\R\[1114] = zero[2]
Removing Lhs of wire \MotorPwmRight:PWMUDB:dith_count_1\\S\[1115] = zero[2]
Removing Lhs of wire \MotorPwmRight:PWMUDB:dith_count_0\\R\[1116] = zero[2]
Removing Lhs of wire \MotorPwmRight:PWMUDB:dith_count_0\\S\[1117] = zero[2]
Removing Lhs of wire \MotorPwmRight:PWMUDB:reset\[1120] = zero[2]
Removing Lhs of wire \MotorPwmRight:PWMUDB:status_6\[1121] = zero[2]
Removing Lhs of wire \MotorPwmRight:PWMUDB:status_4\[1123] = zero[2]
Removing Rhs of wire \MotorPwmRight:PWMUDB:status_3\[1124] = \MotorPwmRight:PWMUDB:fifo_full\[1144]
Removing Lhs of wire \MotorPwmRight:PWMUDB:status_2\[1125] = \MotorPwmRight:PWMUDB:tc_i\[1099]
Removing Rhs of wire \MotorPwmRight:PWMUDB:status_1\[1126] = \MotorPwmRight:PWMUDB:cmp2_status_reg\[1136]
Removing Rhs of wire \MotorPwmRight:PWMUDB:status_0\[1127] = \MotorPwmRight:PWMUDB:cmp1_status_reg\[1135]
Removing Lhs of wire \MotorPwmRight:PWMUDB:cmp1_status_reg\\R\[1138] = zero[2]
Removing Lhs of wire \MotorPwmRight:PWMUDB:cmp1_status_reg\\S\[1139] = zero[2]
Removing Lhs of wire \MotorPwmRight:PWMUDB:cmp2_status_reg\\R\[1140] = zero[2]
Removing Lhs of wire \MotorPwmRight:PWMUDB:cmp2_status_reg\\S\[1141] = zero[2]
Removing Lhs of wire \MotorPwmRight:PWMUDB:final_kill_reg\\R\[1142] = zero[2]
Removing Lhs of wire \MotorPwmRight:PWMUDB:final_kill_reg\\S\[1143] = zero[2]
Removing Lhs of wire \MotorPwmRight:PWMUDB:cs_addr_2\[1145] = \MotorPwmRight:PWMUDB:tc_i\[1099]
Removing Lhs of wire \MotorPwmRight:PWMUDB:cs_addr_1\[1146] = \MotorPwmRight:PWMUDB:runmode_enable\[1094]
Removing Lhs of wire \MotorPwmRight:PWMUDB:cs_addr_0\[1147] = zero[2]
Removing Lhs of wire \MotorPwmRight:PWMUDB:compare1\[1180] = \MotorPwmRight:PWMUDB:cmp1_less\[1151]
Removing Lhs of wire \MotorPwmRight:PWMUDB:compare2\[1181] = \MotorPwmRight:PWMUDB:cmp2_less\[1154]
Removing Rhs of wire Net_539[1191] = \MotorPwmRight:PWMUDB:pwm2_reg_i\[1186]
Removing Lhs of wire \MotorPwmRight:PWMUDB:pwm_temp\[1192] = zero[2]
Removing Lhs of wire \MotorPwmRight:PWMUDB:MODULE_8:g2:a0:a_23\[1233] = zero[2]
Removing Lhs of wire \MotorPwmRight:PWMUDB:MODULE_8:g2:a0:a_22\[1234] = zero[2]
Removing Lhs of wire \MotorPwmRight:PWMUDB:MODULE_8:g2:a0:a_21\[1235] = zero[2]
Removing Lhs of wire \MotorPwmRight:PWMUDB:MODULE_8:g2:a0:a_20\[1236] = zero[2]
Removing Lhs of wire \MotorPwmRight:PWMUDB:MODULE_8:g2:a0:a_19\[1237] = zero[2]
Removing Lhs of wire \MotorPwmRight:PWMUDB:MODULE_8:g2:a0:a_18\[1238] = zero[2]
Removing Lhs of wire \MotorPwmRight:PWMUDB:MODULE_8:g2:a0:a_17\[1239] = zero[2]
Removing Lhs of wire \MotorPwmRight:PWMUDB:MODULE_8:g2:a0:a_16\[1240] = zero[2]
Removing Lhs of wire \MotorPwmRight:PWMUDB:MODULE_8:g2:a0:a_15\[1241] = zero[2]
Removing Lhs of wire \MotorPwmRight:PWMUDB:MODULE_8:g2:a0:a_14\[1242] = zero[2]
Removing Lhs of wire \MotorPwmRight:PWMUDB:MODULE_8:g2:a0:a_13\[1243] = zero[2]
Removing Lhs of wire \MotorPwmRight:PWMUDB:MODULE_8:g2:a0:a_12\[1244] = zero[2]
Removing Lhs of wire \MotorPwmRight:PWMUDB:MODULE_8:g2:a0:a_11\[1245] = zero[2]
Removing Lhs of wire \MotorPwmRight:PWMUDB:MODULE_8:g2:a0:a_10\[1246] = zero[2]
Removing Lhs of wire \MotorPwmRight:PWMUDB:MODULE_8:g2:a0:a_9\[1247] = zero[2]
Removing Lhs of wire \MotorPwmRight:PWMUDB:MODULE_8:g2:a0:a_8\[1248] = zero[2]
Removing Lhs of wire \MotorPwmRight:PWMUDB:MODULE_8:g2:a0:a_7\[1249] = zero[2]
Removing Lhs of wire \MotorPwmRight:PWMUDB:MODULE_8:g2:a0:a_6\[1250] = zero[2]
Removing Lhs of wire \MotorPwmRight:PWMUDB:MODULE_8:g2:a0:a_5\[1251] = zero[2]
Removing Lhs of wire \MotorPwmRight:PWMUDB:MODULE_8:g2:a0:a_4\[1252] = zero[2]
Removing Lhs of wire \MotorPwmRight:PWMUDB:MODULE_8:g2:a0:a_3\[1253] = zero[2]
Removing Lhs of wire \MotorPwmRight:PWMUDB:MODULE_8:g2:a0:a_2\[1254] = zero[2]
Removing Lhs of wire \MotorPwmRight:PWMUDB:MODULE_8:g2:a0:a_1\[1255] = \MotorPwmRight:PWMUDB:MODIN7_1\[1256]
Removing Lhs of wire \MotorPwmRight:PWMUDB:MODIN7_1\[1256] = \MotorPwmRight:PWMUDB:dith_count_1\[1110]
Removing Lhs of wire \MotorPwmRight:PWMUDB:MODULE_8:g2:a0:a_0\[1257] = \MotorPwmRight:PWMUDB:MODIN7_0\[1258]
Removing Lhs of wire \MotorPwmRight:PWMUDB:MODIN7_0\[1258] = \MotorPwmRight:PWMUDB:dith_count_0\[1112]
Removing Lhs of wire \MotorPwmRight:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\[1390] = tmpOE__LED1_net_0[1]
Removing Lhs of wire \MotorPwmRight:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\[1391] = tmpOE__LED1_net_0[1]
Removing Lhs of wire tmpOE__RightRear_net_0[1399] = tmpOE__LED1_net_0[1]
Removing Lhs of wire tmpOE__RightFront_Rev_net_0[1405] = tmpOE__LED1_net_0[1]
Removing Lhs of wire tmpOE__RightRear_Rev_net_0[1411] = tmpOE__LED1_net_0[1]
Removing Lhs of wire tmpOE__LeftFront_Rev_net_0[1417] = tmpOE__LED1_net_0[1]
Removing Lhs of wire tmpOE__LeftRear_Rev_net_0[1423] = tmpOE__LED1_net_0[1]
Removing Lhs of wire \UART_1:BUART:reset_reg\\D\[1428] = zero[2]
Removing Lhs of wire \UART_1:BUART:tx_bitclk\\D\[1433] = \UART_1:BUART:tx_bitclk_enable_pre\[76]
Removing Lhs of wire \UART_1:BUART:rx_bitclk\\D\[1443] = \UART_1:BUART:rx_bitclk_pre\[180]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_pre\\D\[1452] = \UART_1:BUART:rx_parity_error_pre\[257]
Removing Lhs of wire \UART_1:BUART:rx_break_status\\D\[1453] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\D\[1457] = tmpOE__LED1_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:prevCapture\\D\[1458] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:trig_last\\D\[1459] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\D\[1462] = tmpOE__LED1_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:prevCompare1\\D\[1465] = \PWM_1:PWMUDB:cmp1\[419]
Removing Lhs of wire \PWM_1:PWMUDB:cmp1_status_reg\\D\[1466] = \PWM_1:PWMUDB:cmp1_status\[420]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status_reg\\D\[1467] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill_reg\\D\[1468] = tmpOE__LED1_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:pwm_reg_i\\D\[1469] = \PWM_1:PWMUDB:pwm_i\[471]
Removing Lhs of wire \PWM_1:PWMUDB:pwm1_reg_i\\D\[1470] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:pwm2_reg_i\\D\[1471] = zero[2]
Removing Lhs of wire \MotorPwmLeft:PWMUDB:min_kill_reg\\D\[1473] = tmpOE__LED1_net_0[1]
Removing Lhs of wire \MotorPwmLeft:PWMUDB:prevCapture\\D\[1474] = zero[2]
Removing Lhs of wire \MotorPwmLeft:PWMUDB:trig_last\\D\[1475] = zero[2]
Removing Lhs of wire \MotorPwmLeft:PWMUDB:ltch_kill_reg\\D\[1478] = tmpOE__LED1_net_0[1]
Removing Lhs of wire \MotorPwmLeft:PWMUDB:prevCompare1\\D\[1481] = \MotorPwmLeft:PWMUDB:cmp1\[795]
Removing Lhs of wire \MotorPwmLeft:PWMUDB:prevCompare2\\D\[1482] = \MotorPwmLeft:PWMUDB:cmp2\[798]
Removing Lhs of wire \MotorPwmLeft:PWMUDB:cmp1_status_reg\\D\[1483] = \MotorPwmLeft:PWMUDB:cmp1_status\[796]
Removing Lhs of wire \MotorPwmLeft:PWMUDB:cmp2_status_reg\\D\[1484] = \MotorPwmLeft:PWMUDB:cmp2_status\[799]
Removing Lhs of wire \MotorPwmLeft:PWMUDB:final_kill_reg\\D\[1485] = tmpOE__LED1_net_0[1]
Removing Lhs of wire \MotorPwmLeft:PWMUDB:pwm_reg_i\\D\[1486] = \MotorPwmLeft:PWMUDB:pwm_i\[848]
Removing Lhs of wire \MotorPwmLeft:PWMUDB:pwm1_reg_i\\D\[1487] = \MotorPwmLeft:PWMUDB:pwm1_i\[850]
Removing Lhs of wire \MotorPwmLeft:PWMUDB:pwm2_reg_i\\D\[1488] = \MotorPwmLeft:PWMUDB:pwm2_i\[852]
Removing Lhs of wire \MotorPwmRight:PWMUDB:min_kill_reg\\D\[1490] = tmpOE__LED1_net_0[1]
Removing Lhs of wire \MotorPwmRight:PWMUDB:prevCapture\\D\[1491] = zero[2]
Removing Lhs of wire \MotorPwmRight:PWMUDB:trig_last\\D\[1492] = zero[2]
Removing Lhs of wire \MotorPwmRight:PWMUDB:ltch_kill_reg\\D\[1495] = tmpOE__LED1_net_0[1]
Removing Lhs of wire \MotorPwmRight:PWMUDB:prevCompare1\\D\[1498] = \MotorPwmRight:PWMUDB:cmp1\[1130]
Removing Lhs of wire \MotorPwmRight:PWMUDB:prevCompare2\\D\[1499] = \MotorPwmRight:PWMUDB:cmp2\[1133]
Removing Lhs of wire \MotorPwmRight:PWMUDB:cmp1_status_reg\\D\[1500] = \MotorPwmRight:PWMUDB:cmp1_status\[1131]
Removing Lhs of wire \MotorPwmRight:PWMUDB:cmp2_status_reg\\D\[1501] = \MotorPwmRight:PWMUDB:cmp2_status\[1134]
Removing Lhs of wire \MotorPwmRight:PWMUDB:final_kill_reg\\D\[1502] = tmpOE__LED1_net_0[1]
Removing Lhs of wire \MotorPwmRight:PWMUDB:pwm_reg_i\\D\[1503] = \MotorPwmRight:PWMUDB:pwm_i\[1183]
Removing Lhs of wire \MotorPwmRight:PWMUDB:pwm1_reg_i\\D\[1504] = \MotorPwmRight:PWMUDB:pwm1_i\[1185]
Removing Lhs of wire \MotorPwmRight:PWMUDB:pwm2_reg_i\\D\[1505] = \MotorPwmRight:PWMUDB:pwm2_i\[1187]

------------------------------------------------------
Aliased 0 equations, 362 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__LED1_net_0' (cost = 0):
tmpOE__LED1_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:counter_load\' (cost = 3):
\UART_1:BUART:counter_load\ <= ((not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_bitclk\)
	OR (not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_0\ and not \UART_1:BUART:tx_state_2\));

Note:  Expanding virtual equation for '\UART_1:BUART:tx_counter_tc\' (cost = 0):
\UART_1:BUART:tx_counter_tc\ <= (not \UART_1:BUART:tx_counter_dp\);

Note:  Expanding virtual equation for '\UART_1:BUART:rx_addressmatch\' (cost = 0):
\UART_1:BUART:rx_addressmatch\ <= (\UART_1:BUART:rx_addressmatch2\
	OR \UART_1:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre\' (cost = 1):
\UART_1:BUART:rx_bitclk_pre\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_1:BUART:rx_bitclk_pre16x\ <= ((not \UART_1:BUART:rx_count_2\ and \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit1\' (cost = 1):
\UART_1:BUART:rx_poll_bit1\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit2\' (cost = 1):
\UART_1:BUART:rx_poll_bit2\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:pollingrange\' (cost = 4):
\UART_1:BUART:pollingrange\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ <= (not \UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (\UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:cmp1\' (cost = 0):
\PWM_1:PWMUDB:cmp1\ <= (\PWM_1:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:s_0\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:s_0\ <= (not \PWM_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_1:PWMUDB:dith_count_1\ and \PWM_1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\MotorPwmLeft:PWMUDB:cmp1\' (cost = 0):
\MotorPwmLeft:PWMUDB:cmp1\ <= (\MotorPwmLeft:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\MotorPwmLeft:PWMUDB:cmp2\' (cost = 0):
\MotorPwmLeft:PWMUDB:cmp2\ <= (\MotorPwmLeft:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\MotorPwmLeft:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:s_0\' (cost = 0):
\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:s_0\ <= (not \MotorPwmLeft:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\MotorPwmLeft:PWMUDB:dith_count_1\ and \MotorPwmLeft:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\MotorPwmRight:PWMUDB:cmp1\' (cost = 0):
\MotorPwmRight:PWMUDB:cmp1\ <= (\MotorPwmRight:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\MotorPwmRight:PWMUDB:cmp2\' (cost = 0):
\MotorPwmRight:PWMUDB:cmp2\ <= (\MotorPwmRight:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\MotorPwmRight:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:s_0\' (cost = 0):
\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:s_0\ <= (not \MotorPwmRight:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\MotorPwmRight:PWMUDB:dith_count_1\ and \MotorPwmRight:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\' (cost = 2):
\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ <= ((not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:pollcount_1\)
	OR (not \UART_1:BUART:pollcount_1\ and \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:s_1\' (cost = 2):
\PWM_1:PWMUDB:MODULE_6:g2:a0:s_1\ <= ((not \PWM_1:PWMUDB:dith_count_0\ and \PWM_1:PWMUDB:dith_count_1\)
	OR (not \PWM_1:PWMUDB:dith_count_1\ and \PWM_1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:s_1\' (cost = 2):
\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:s_1\ <= ((not \MotorPwmLeft:PWMUDB:dith_count_0\ and \MotorPwmLeft:PWMUDB:dith_count_1\)
	OR (not \MotorPwmLeft:PWMUDB:dith_count_1\ and \MotorPwmLeft:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:s_1\' (cost = 2):
\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:s_1\ <= ((not \MotorPwmRight:PWMUDB:dith_count_0\ and \MotorPwmRight:PWMUDB:dith_count_1\)
	OR (not \MotorPwmRight:PWMUDB:dith_count_1\ and \MotorPwmRight:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART_1:BUART:rx_postpoll\' (cost = 72):
\UART_1:BUART:rx_postpoll\ <= (\UART_1:BUART:pollcount_1\
	OR (Net_11 and \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART_1:BUART:pollcount_1\ and not Net_11 and not \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_11 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not \UART_1:BUART:pollcount_1\ and not Net_11 and not \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_11 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\MotorPwmRight:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 109 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_1:BUART:rx_status_0\ to zero
Aliasing \UART_1:BUART:rx_status_6\ to zero
Aliasing \PWM_1:PWMUDB:final_capture\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \MotorPwmLeft:PWMUDB:final_capture\ to zero
Aliasing \MotorPwmLeft:PWMUDB:pwm_i\ to zero
Aliasing \MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \MotorPwmRight:PWMUDB:final_capture\ to zero
Aliasing \MotorPwmRight:PWMUDB:pwm_i\ to zero
Aliasing \MotorPwmRight:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \MotorPwmRight:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \MotorPwmRight:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART_1:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_1:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_1:BUART:rx_addr_match_status\\D\ to zero
Removing Rhs of wire \UART_1:BUART:rx_bitclk_enable\[144] = \UART_1:BUART:rx_bitclk\[192]
Removing Lhs of wire \UART_1:BUART:rx_status_0\[243] = zero[2]
Removing Lhs of wire \UART_1:BUART:rx_status_6\[252] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:final_capture\[437] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\[650] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\[660] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\[670] = zero[2]
Removing Lhs of wire \MotorPwmLeft:PWMUDB:final_capture\[814] = zero[2]
Removing Lhs of wire \MotorPwmLeft:PWMUDB:pwm_i\[848] = zero[2]
Removing Lhs of wire \MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\[1025] = zero[2]
Removing Lhs of wire \MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\[1035] = zero[2]
Removing Lhs of wire \MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\[1045] = zero[2]
Removing Lhs of wire \MotorPwmRight:PWMUDB:final_capture\[1149] = zero[2]
Removing Lhs of wire \MotorPwmRight:PWMUDB:pwm_i\[1183] = zero[2]
Removing Lhs of wire \MotorPwmRight:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\[1361] = zero[2]
Removing Lhs of wire \MotorPwmRight:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\[1371] = zero[2]
Removing Lhs of wire \MotorPwmRight:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\[1381] = zero[2]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark_last\\D\[1435] = \UART_1:BUART:tx_ctrl_mark_last\[134]
Removing Lhs of wire \UART_1:BUART:rx_markspace_status\\D\[1447] = zero[2]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_status\\D\[1448] = zero[2]
Removing Lhs of wire \UART_1:BUART:rx_addr_match_status\\D\[1450] = zero[2]
Removing Lhs of wire \UART_1:BUART:rx_markspace_pre\\D\[1451] = \UART_1:BUART:rx_markspace_pre\[256]
Removing Lhs of wire \UART_1:BUART:rx_parity_bit\\D\[1456] = \UART_1:BUART:rx_parity_bit\[262]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\D\[1460] = \PWM_1:PWMUDB:control_7\[359]
Removing Lhs of wire \MotorPwmLeft:PWMUDB:runmode_enable\\D\[1476] = \MotorPwmLeft:PWMUDB:control_7\[735]
Removing Lhs of wire \MotorPwmRight:PWMUDB:runmode_enable\\D\[1493] = \MotorPwmRight:PWMUDB:control_7\[1070]

------------------------------------------------------
Aliased 0 equations, 26 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_1:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART_1:BUART:rx_parity_bit\ and Net_11 and \UART_1:BUART:pollcount_0\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not Net_11 and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:rx_parity_bit\ and \UART_1:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya "-.fftprj=G:\PSoc program\DskyTroostite1.0v\Design01\Design01.cydsn\Design01.cyprj" -dcpsoc3 Design01.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 23s.837ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.0.0.3140, Family: PSoC3, Started at: Wednesday, 28 January 2015 10:59:57
Options: -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=G:\PSoc program\DskyTroostite1.0v\Design01\Design01.cydsn\Design01.cyprj -d CY8C5868AXI-LP035 Design01.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \MotorPwmLeft:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \MotorPwmRight:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \MotorPwmRight:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \MotorPwmRight:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \MotorPwmLeft:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \MotorPwmLeft:PWMUDB:pwm_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \MotorPwmLeft:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \MotorPwmRight:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \MotorPwmRight:PWMUDB:pwm_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \MotorPwmRight:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:pwm1_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:pwm2_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_status_2\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_4'. Fanout=4, Signal=Net_479
    Digital Clock 1: Automatic-assigning  clock 'Clock_1'. Fanout=2, Signal=Net_63
    Digital Clock 2: Automatic-assigning  clock 'UART_1_IntClock'. Fanout=1, Signal=\UART_1:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation 'Net_303:macrocell'
    Removed unused cell/equation '\MotorPwmLeft:PWMUDB:ltch_kill_reg\:macrocell'
    Removed unused cell/equation '\MotorPwmLeft:PWMUDB:min_kill_reg\:macrocell'
    Removed unused cell/equation '\MotorPwmLeft:PWMUDB:prevCapture\:macrocell'
    Removed unused cell/equation '\MotorPwmLeft:PWMUDB:pwm_reg_i\:macrocell'
    Removed unused cell/equation '\MotorPwmLeft:PWMUDB:sc_kill_tmp\:macrocell'
    Removed unused cell/equation '\MotorPwmLeft:PWMUDB:tc_reg_i\:macrocell'
    Removed unused cell/equation '\MotorPwmLeft:PWMUDB:trig_last\:macrocell'
    Removed unused cell/equation '\MotorPwmRight:PWMUDB:ltch_kill_reg\:macrocell'
    Removed unused cell/equation '\MotorPwmRight:PWMUDB:min_kill_reg\:macrocell'
    Removed unused cell/equation '\MotorPwmRight:PWMUDB:prevCapture\:macrocell'
    Removed unused cell/equation '\MotorPwmRight:PWMUDB:pwm_reg_i\:macrocell'
    Removed unused cell/equation '\MotorPwmRight:PWMUDB:sc_kill_tmp\:macrocell'
    Removed unused cell/equation '\MotorPwmRight:PWMUDB:tc_reg_i\:macrocell'
    Removed unused cell/equation '\MotorPwmRight:PWMUDB:trig_last\:macrocell'
    Removed unused cell/equation '\PWM_1:PWMUDB:ltch_kill_reg\:macrocell'
    Removed unused cell/equation '\PWM_1:PWMUDB:min_kill_reg\:macrocell'
    Removed unused cell/equation '\PWM_1:PWMUDB:prevCapture\:macrocell'
    Removed unused cell/equation '\PWM_1:PWMUDB:pwm1_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_1:PWMUDB:pwm2_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_1:PWMUDB:sc_kill_tmp\:macrocell'
    Removed unused cell/equation '\PWM_1:PWMUDB:tc_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_1:PWMUDB:trig_last\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:rx_addr_match_status\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:rx_break_status\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:rx_markspace_status\:macrocell'
    Removed unused cell/equation 'Net_303D:macrocell'
    Removed unused cell/equation '\MotorPwmLeft:PWMUDB:sc_kill_tmp\\D\:macrocell'
    Removed unused cell/equation '\MotorPwmLeft:PWMUDB:tc_reg_i\\D\:macrocell'
    Removed unused cell/equation '\MotorPwmRight:PWMUDB:sc_kill_tmp\\D\:macrocell'
    Removed unused cell/equation '\MotorPwmRight:PWMUDB:tc_reg_i\\D\:macrocell'
    Removed unused cell/equation '\PWM_1:PWMUDB:sc_kill_tmp\\D\:macrocell'
    Removed unused cell/equation '\PWM_1:PWMUDB:tc_reg_i\\D\:macrocell'
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \MotorPwmLeft:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_4 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_4, EnableOut: Constant 1
    UDB Clk/Enable \MotorPwmLeft:PWMUDB:genblk1:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_4 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_4, EnableOut: Constant 1
    UDB Clk/Enable \MotorPwmRight:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_4 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_4, EnableOut: Constant 1
    UDB Clk/Enable \MotorPwmRight:PWMUDB:genblk1:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_4 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_4, EnableOut: Constant 1
    UDB Clk/Enable \PWM_1:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \PWM_1:PWMUDB:genblk1:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \UART_1:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_1_IntClock, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation '\MotorPwmLeft:PWMUDB:cmp1_status\:macrocell'
    Removed unused cell/equation '\MotorPwmLeft:PWMUDB:cmp2_status\:macrocell'
    Removed unused cell/equation '\MotorPwmLeft:PWMUDB:dith_count_0\\D\:macrocell'
    Removed unused cell/equation '\MotorPwmLeft:PWMUDB:dith_count_1\\D\:macrocell'
    Removed unused cell/equation '\MotorPwmLeft:PWMUDB:pwm1_i\:macrocell'
    Removed unused cell/equation '\MotorPwmLeft:PWMUDB:pwm2_i\:macrocell'
    Removed unused cell/equation '\MotorPwmRight:PWMUDB:cmp1_status\:macrocell'
    Removed unused cell/equation '\MotorPwmRight:PWMUDB:cmp2_status\:macrocell'
    Removed unused cell/equation '\MotorPwmRight:PWMUDB:dith_count_0\\D\:macrocell'
    Removed unused cell/equation '\MotorPwmRight:PWMUDB:dith_count_1\\D\:macrocell'
    Removed unused cell/equation '\MotorPwmRight:PWMUDB:pwm1_i\:macrocell'
    Removed unused cell/equation '\MotorPwmRight:PWMUDB:pwm2_i\:macrocell'
    Removed unused cell/equation '\PWM_1:PWMUDB:cmp1_status\:macrocell'
    Removed unused cell/equation '\PWM_1:PWMUDB:dith_count_0\\D\:macrocell'
    Removed unused cell/equation '\PWM_1:PWMUDB:dith_count_1\\D\:macrocell'
    Removed unused cell/equation '\PWM_1:PWMUDB:pwm_i\:macrocell'
    Removed unused cell/equation '\PWM_1:PWMUDB:status_1\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:pollcount_0\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:pollcount_1\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:reset_reg\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:rx_address_detected\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:rx_bitclk_pre\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:rx_last\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:rx_load_fifo\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:rx_state_0\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:rx_state_1\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:rx_state_2\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:rx_state_3\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:rx_state_stop1_reg\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:rx_status_2\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:rx_stop_bit_error\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:tx_mark\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:tx_parity_bit\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:tx_state_0\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:tx_state_1\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:tx_state_2\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:txn\\D\:macrocell'
    Removed unused cell/equation '__ZERO__:macrocell'
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \MotorPwmRight:PWMUDB:final_kill_reg\, Duplicate of \MotorPwmLeft:PWMUDB:final_kill_reg\ 
    MacroCell: Name=\MotorPwmRight:PWMUDB:final_kill_reg\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_479) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
            1
        );
        Output = \MotorPwmRight:PWMUDB:final_kill_reg\ (fanout=1)

    Removing \MotorPwmRight:PWMUDB:status_5\, Duplicate of \MotorPwmLeft:PWMUDB:status_5\ 
    MacroCell: Name=\MotorPwmRight:PWMUDB:status_5\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MotorPwmLeft:PWMUDB:final_kill_reg\
        );
        Output = \MotorPwmRight:PWMUDB:status_5\ (fanout=1)

End removing duplicate macrocells: used 2 passes
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_1:BUART:tx_parity_bit\, Duplicate of \UART_1:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_1:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:tx_mark\, Duplicate of \UART_1:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_1:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_mark\ (fanout=0)

    Removing \UART_1:BUART:tx_ctrl_mark_last\, Duplicate of \UART_1:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=0)

    Removing \UART_1:BUART:rx_state_1\, Duplicate of \UART_1:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_1:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_state_1\ (fanout=8)

    Removing \UART_1:BUART:rx_parity_error_pre\, Duplicate of \UART_1:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_parity_bit\, Duplicate of \UART_1:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:rx_markspace_pre\, Duplicate of \UART_1:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_1:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_markspace_pre\ (fanout=0)


Removing unused cells resulting from optimization
    Removed unused cell/equation '\MotorPwmLeft:PWMUDB:dith_count_1\:macrocell'
    Removed unused cell/equation '\MotorPwmRight:PWMUDB:dith_count_1\:macrocell'
    Removed unused cell/equation '\PWM_1:PWMUDB:dith_count_1\:macrocell'
    Removed unused cell/equation '\MotorPwmLeft:PWMUDB:dith_count_0\:macrocell'
    Removed unused cell/equation '\MotorPwmRight:PWMUDB:dith_count_0\:macrocell'
    Removed unused cell/equation '\PWM_1:PWMUDB:dith_count_0\:macrocell'
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = BUZZER(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => BUZZER(0)__PA ,
            input => Net_65 ,
            pad => BUZZER(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED1(0)__PA ,
            pad => LED1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED2(0)__PA ,
            pad => LED2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED3(0)__PA ,
            pad => LED3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED4(0)__PA ,
            pad => LED4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LeftFront(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LeftFront(0)__PA ,
            input => Net_481 ,
            pad => LeftFront(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LeftFront_Rev(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LeftFront_Rev(0)__PA ,
            pad => LeftFront_Rev(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LeftRear(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LeftRear(0)__PA ,
            input => Net_482 ,
            pad => LeftRear(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LeftRear_Rev(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LeftRear_Rev(0)__PA ,
            pad => LeftRear_Rev(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RightFront(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RightFront(0)__PA ,
            input => Net_508 ,
            pad => RightFront(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RightFront_Rev(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RightFront_Rev(0)__PA ,
            pad => RightFront_Rev(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RightRear(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RightRear(0)__PA ,
            input => Net_539 ,
            pad => RightRear(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RightRear_Rev(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RightRear_Rev(0)__PA ,
            pad => RightRear_Rev(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_11 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            input => Net_6 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \LCD_Char_1:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char_1:LCDPort(0)\__PA ,
            pad => \LCD_Char_1:LCDPort(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Char_1:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char_1:LCDPort(1)\__PA ,
            pad => \LCD_Char_1:LCDPort(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Char_1:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char_1:LCDPort(2)\__PA ,
            pad => \LCD_Char_1:LCDPort(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Char_1:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char_1:LCDPort(3)\__PA ,
            pad => \LCD_Char_1:LCDPort(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Char_1:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char_1:LCDPort(4)\__PA ,
            pad => \LCD_Char_1:LCDPort(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Char_1:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char_1:LCDPort(5)\__PA ,
            pad => \LCD_Char_1:LCDPort(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Char_1:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char_1:LCDPort(6)\__PA ,
            pad => \LCD_Char_1:LCDPort(6)_PAD\ );
        Properties:
        {
        }

    Pin : Name = cts(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => cts(0)__PA ,
            fb => Net_290 ,
            pad => cts(0)_PAD );
        Properties:
        {
        }

    Pin : Name = rts(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => rts(0)__PA ,
            input => Net_291 ,
            pad => rts(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_481, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_479) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MotorPwmLeft:PWMUDB:control_7\ * 
              \MotorPwmLeft:PWMUDB:cmp1_less\
        );
        Output = Net_481 (fanout=1)

    MacroCell: Name=Net_482, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_479) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MotorPwmLeft:PWMUDB:control_7\ * 
              \MotorPwmLeft:PWMUDB:cmp2_less\
        );
        Output = Net_482 (fanout=1)

    MacroCell: Name=Net_508, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_479) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MotorPwmRight:PWMUDB:control_7\ * 
              \MotorPwmRight:PWMUDB:cmp1_less\
        );
        Output = Net_508 (fanout=1)

    MacroCell: Name=Net_539, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_479) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MotorPwmRight:PWMUDB:control_7\ * 
              \MotorPwmRight:PWMUDB:cmp2_less\
        );
        Output = Net_539 (fanout=1)

    MacroCell: Name=Net_6, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_6 (fanout=1)

    MacroCell: Name=Net_65, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_63) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:control_7\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = Net_65 (fanout=1)

    MacroCell: Name=\MotorPwmLeft:PWMUDB:final_kill_reg\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_479) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \MotorPwmLeft:PWMUDB:final_kill_reg\ (fanout=1)

    MacroCell: Name=\MotorPwmLeft:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_479) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MotorPwmLeft:PWMUDB:cmp1_less\
        );
        Output = \MotorPwmLeft:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\MotorPwmLeft:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_479) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MotorPwmLeft:PWMUDB:cmp2_less\
        );
        Output = \MotorPwmLeft:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\MotorPwmLeft:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_479) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MotorPwmLeft:PWMUDB:control_7\
        );
        Output = \MotorPwmLeft:PWMUDB:runmode_enable\ (fanout=1)

    MacroCell: Name=\MotorPwmLeft:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_479) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MotorPwmLeft:PWMUDB:prevCompare1\ * 
              \MotorPwmLeft:PWMUDB:cmp1_less\
        );
        Output = \MotorPwmLeft:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\MotorPwmLeft:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_479) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MotorPwmLeft:PWMUDB:prevCompare2\ * 
              \MotorPwmLeft:PWMUDB:cmp2_less\
        );
        Output = \MotorPwmLeft:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=\MotorPwmLeft:PWMUDB:status_5\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MotorPwmLeft:PWMUDB:final_kill_reg\
        );
        Output = \MotorPwmLeft:PWMUDB:status_5\ (fanout=2)

    MacroCell: Name=\MotorPwmRight:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_479) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MotorPwmRight:PWMUDB:cmp1_less\
        );
        Output = \MotorPwmRight:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\MotorPwmRight:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_479) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MotorPwmRight:PWMUDB:cmp2_less\
        );
        Output = \MotorPwmRight:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\MotorPwmRight:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_479) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MotorPwmRight:PWMUDB:control_7\
        );
        Output = \MotorPwmRight:PWMUDB:runmode_enable\ (fanout=1)

    MacroCell: Name=\MotorPwmRight:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_479) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MotorPwmRight:PWMUDB:prevCompare1\ * 
              \MotorPwmRight:PWMUDB:cmp1_less\
        );
        Output = \MotorPwmRight:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\MotorPwmRight:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_479) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MotorPwmRight:PWMUDB:prevCompare2\ * 
              \MotorPwmRight:PWMUDB:cmp2_less\
        );
        Output = \MotorPwmRight:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:final_kill_reg\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_63) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \PWM_1:PWMUDB:final_kill_reg\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_63) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_63) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:control_7\
        );
        Output = \PWM_1:PWMUDB:runmode_enable\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_63) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_1:PWMUDB:prevCompare1\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:status_5\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_1:PWMUDB:final_kill_reg\
        );
        Output = \PWM_1:PWMUDB:status_5\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_0\ * Net_11_SYNCOUT
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_0\ * !Net_11_SYNCOUT
        );
        Output = \UART_1:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART_1:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_1\ * \UART_1:BUART:pollcount_0\ * 
              Net_11_SYNCOUT
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !Net_11_SYNCOUT
        );
        Output = \UART_1:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_address_detected\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_address_detected\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_11_SYNCOUT
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_address_detected\
            + \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_count_6\ * 
              !\UART_1:BUART:rx_count_5\ * 
              !\UART_1:BUART:rx_address_detected\
            + \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_count_6\ * 
              !\UART_1:BUART:rx_count_4\ * 
              !\UART_1:BUART:rx_address_detected\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_1:BUART:pollcount_1\
            + \UART_1:BUART:pollcount_0\ * Net_11_SYNCOUT
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              !\UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\ * 
              !\UART_1:BUART:rx_address_detected\
            + !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              !\UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:rx_address_detected\ * !Net_11_SYNCOUT
            + \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_count_6\ * 
              !\UART_1:BUART:rx_count_5\ * 
              !\UART_1:BUART:rx_address_detected\
            + \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_count_6\ * 
              !\UART_1:BUART:rx_count_4\ * 
              !\UART_1:BUART:rx_address_detected\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_address_detected\
            + !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_address_detected\
            + !\UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_address_detected\ * \UART_1:BUART:rx_last\ * 
              !Net_11_SYNCOUT
            + \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_count_6\ * 
              !\UART_1:BUART:rx_count_5\ * 
              !\UART_1:BUART:rx_address_detected\
            + \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_count_6\ * 
              !\UART_1:BUART:rx_count_4\ * 
              !\UART_1:BUART:rx_address_detected\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_address_detected\
            + \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_count_6\ * 
              !\UART_1:BUART:rx_count_5\ * 
              !\UART_1:BUART:rx_address_detected\
            + \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_count_6\ * 
              !\UART_1:BUART:rx_count_4\ * 
              !\UART_1:BUART:rx_address_detected\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_address_detected\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\ * 
              !\UART_1:BUART:rx_address_detected\
            + !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:rx_address_detected\ * !Net_11_SYNCOUT
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * Net_291
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_bitclk_dp\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=6)

    MacroCell: Name=\UART_1:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_bitclk_dp\
        );
        Output = \UART_1:BUART:tx_bitclk_enable_pre\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_bitclk\ * 
              !Net_290_SYNCOUT
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_fifo_empty\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\ * 
              !Net_290_SYNCOUT
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_fifo_empty\ * 
              \UART_1:BUART:tx_state_2\ * !Net_290_SYNCOUT
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\ * !\UART_1:BUART:tx_counter_dp\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\ * !\UART_1:BUART:tx_counter_dp\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=6)

    MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\ * \UART_1:BUART:tx_counter_dp\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\MotorPwmLeft:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_479 ,
            cs_addr_2 => \MotorPwmLeft:PWMUDB:tc_i\ ,
            cs_addr_1 => \MotorPwmLeft:PWMUDB:runmode_enable\ ,
            cl0_comb => \MotorPwmLeft:PWMUDB:cmp1_less\ ,
            z0_comb => \MotorPwmLeft:PWMUDB:tc_i\ ,
            cl1_comb => \MotorPwmLeft:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \MotorPwmLeft:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\MotorPwmRight:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_479 ,
            cs_addr_2 => \MotorPwmRight:PWMUDB:tc_i\ ,
            cs_addr_1 => \MotorPwmRight:PWMUDB:runmode_enable\ ,
            cl0_comb => \MotorPwmRight:PWMUDB:cmp1_less\ ,
            z0_comb => \MotorPwmRight:PWMUDB:tc_i\ ,
            cl1_comb => \MotorPwmRight:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \MotorPwmRight:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_1:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_63 ,
            cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_1:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_1:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_1:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:rx_address_detected\ ,
            cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
            route_si => \UART_1:BUART:rx_postpoll\ ,
            f0_load => \UART_1:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => Net_291 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_1:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
            cl0_comb => \UART_1:BUART:tx_bitclk_dp\ ,
            cl1_comb => \UART_1:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\MotorPwmLeft:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_479 ,
            status_5 => \MotorPwmLeft:PWMUDB:status_5\ ,
            status_3 => \MotorPwmLeft:PWMUDB:status_3\ ,
            status_2 => \MotorPwmLeft:PWMUDB:tc_i\ ,
            status_1 => \MotorPwmLeft:PWMUDB:status_1\ ,
            status_0 => \MotorPwmLeft:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\MotorPwmRight:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_479 ,
            status_5 => \MotorPwmLeft:PWMUDB:status_5\ ,
            status_3 => \MotorPwmRight:PWMUDB:status_3\ ,
            status_2 => \MotorPwmRight:PWMUDB:tc_i\ ,
            status_1 => \MotorPwmRight:PWMUDB:status_1\ ,
            status_0 => \MotorPwmRight:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_1:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_63 ,
            status_5 => \PWM_1:PWMUDB:status_5\ ,
            status_3 => \PWM_1:PWMUDB:status_3\ ,
            status_2 => \PWM_1:PWMUDB:tc_i\ ,
            status_0 => \PWM_1:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_1:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_5 => \UART_1:BUART:rx_status_5\ ,
            status_4 => \UART_1:BUART:rx_status_4\ ,
            status_3 => \UART_1:BUART:rx_status_3\ ,
            interrupt => Net_296 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_1:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_1:BUART:tx_status_2\ ,
            status_1 => \UART_1:BUART:tx_fifo_empty\ ,
            status_0 => \UART_1:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =Rx_1(0)_SYNC
        PORT MAP (
            in => Net_11 ,
            out => Net_11_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =cts(0)_SYNC
        PORT MAP (
            in => Net_290 ,
            out => Net_290_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\MotorPwmLeft:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_479 ,
            control_7 => \MotorPwmLeft:PWMUDB:control_7\ ,
            control_6 => \MotorPwmLeft:PWMUDB:control_6\ ,
            control_5 => \MotorPwmLeft:PWMUDB:control_5\ ,
            control_4 => \MotorPwmLeft:PWMUDB:control_4\ ,
            control_3 => \MotorPwmLeft:PWMUDB:control_3\ ,
            control_2 => \MotorPwmLeft:PWMUDB:control_2\ ,
            control_1 => \MotorPwmLeft:PWMUDB:control_1\ ,
            control_0 => \MotorPwmLeft:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\MotorPwmRight:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_479 ,
            control_7 => \MotorPwmRight:PWMUDB:control_7\ ,
            control_6 => \MotorPwmRight:PWMUDB:control_6\ ,
            control_5 => \MotorPwmRight:PWMUDB:control_5\ ,
            control_4 => \MotorPwmRight:PWMUDB:control_4\ ,
            control_3 => \MotorPwmRight:PWMUDB:control_3\ ,
            control_2 => \MotorPwmRight:PWMUDB:control_2\ ,
            control_1 => \MotorPwmRight:PWMUDB:control_1\ ,
            control_0 => \MotorPwmRight:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_1:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_63 ,
            control_7 => \PWM_1:PWMUDB:control_7\ ,
            control_6 => \PWM_1:PWMUDB:control_6\ ,
            control_5 => \PWM_1:PWMUDB:control_5\ ,
            control_4 => \PWM_1:PWMUDB:control_4\ ,
            control_3 => \PWM_1:PWMUDB:control_3\ ,
            control_2 => \PWM_1:PWMUDB:control_2\ ,
            control_1 => \PWM_1:PWMUDB:control_1\ ,
            control_0 => \PWM_1:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            load => \UART_1:BUART:rx_counter_load\ ,
            count_6 => \UART_1:BUART:rx_count_6\ ,
            count_5 => \UART_1:BUART:rx_count_5\ ,
            count_4 => \UART_1:BUART:rx_count_4\ ,
            count_3 => \UART_1:BUART:rx_count_3\ ,
            count_2 => \UART_1:BUART:rx_count_2\ ,
            count_1 => \UART_1:BUART:rx_count_1\ ,
            count_0 => \UART_1:BUART:rx_count_0\ ,
            tc => \UART_1:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =isr_1
        PORT MAP (
            interrupt => Net_296 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital clock dividers        :    3 :    5 :    8 :  37.50%
Analog clock dividers         :    0 :    4 :    4 :   0.00%
Pins                          :   27 :   45 :   72 :  37.50%
UDB Macrocells                :   47 :  145 :  192 :  24.48%
UDB Unique Pterms             :   64 :  320 :  384 :  16.67%
UDB Total Pterms              :   73 :      :      : 
UDB Datapath Cells            :    6 :   18 :   24 :  25.00%
UDB Status Cells              :    6 :   18 :   24 :  25.00%
            StatusI Registers :    5 
                   Sync Cells :    2 (in 1 status cell)
UDB Control Cells             :    4 :   20 :   24 :  16.67%
            Control Registers :    3 
                 Count7 Cells :    1 
DMA Channels                  :    0 :   24 :   24 :   0.00%
Interrupts                    :    1 :   31 :   32 :   3.13%
DSM Fixed Blocks              :    0 :    1 :    1 :   0.00%
VIDAC Fixed Blocks            :    0 :    4 :    4 :   0.00%
SC Fixed Blocks               :    0 :    4 :    4 :   0.00%
Comparator Fixed Blocks       :    0 :    4 :    4 :   0.00%
Opamp Fixed Blocks            :    0 :    4 :    4 :   0.00%
CapSense Buffers              :    0 :    2 :    2 :   0.00%
CAN Fixed Blocks              :    0 :    1 :    1 :   0.00%
Decimator Fixed Blocks        :    0 :    1 :    1 :   0.00%
I2C Fixed Blocks              :    0 :    1 :    1 :   0.00%
Timer Fixed Blocks            :    0 :    4 :    4 :   0.00%
DFB Fixed Blocks              :    0 :    1 :    1 :   0.00%
USB Fixed Blocks              :    0 :    1 :    1 :   0.00%
LCD Fixed Blocks              :    0 :    1 :    1 :   0.00%
EMIF Fixed Blocks             :    0 :    1 :    1 :   0.00%
LPF Fixed Blocks              :    0 :    2 :    2 :   0.00%
SAR Fixed Blocks              :    0 :    2 :    2 :   0.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.327ms
Info: mpr.M0037: Unused pieces of the design have been optimized out. See the Tech mapping section of the report file for details. (App=cydsfit)
Tech mapping phase: Elapsed time ==> 0s.421ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_3@[IOP=(12)][IoId=(3)] : BUZZER(0) (fixed)
IO_7@[IOP=(4)][IoId=(7)] : LED1(0) (fixed)
IO_6@[IOP=(4)][IoId=(6)] : LED2(0) (fixed)
IO_5@[IOP=(4)][IoId=(5)] : LED3(0) (fixed)
IO_4@[IOP=(4)][IoId=(4)] : LED4(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : LeftFront(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : LeftFront_Rev(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : LeftRear(0) (fixed)
IO_7@[IOP=(6)][IoId=(7)] : LeftRear_Rev(0) (fixed)
IO_2@[IOP=(6)][IoId=(2)] : RightFront(0) (fixed)
IO_1@[IOP=(5)][IoId=(1)] : RightFront_Rev(0) (fixed)
IO_0@[IOP=(6)][IoId=(0)] : RightRear(0) (fixed)
IO_3@[IOP=(5)][IoId=(3)] : RightRear_Rev(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : Rx_1(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : Tx_1(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : \LCD_Char_1:LCDPort(0)\ (fixed)
IO_1@[IOP=(0)][IoId=(1)] : \LCD_Char_1:LCDPort(1)\ (fixed)
IO_2@[IOP=(0)][IoId=(2)] : \LCD_Char_1:LCDPort(2)\ (fixed)
IO_3@[IOP=(0)][IoId=(3)] : \LCD_Char_1:LCDPort(3)\ (fixed)
IO_4@[IOP=(0)][IoId=(4)] : \LCD_Char_1:LCDPort(4)\ (fixed)
IO_5@[IOP=(0)][IoId=(5)] : \LCD_Char_1:LCDPort(5)\ (fixed)
IO_6@[IOP=(0)][IoId=(6)] : \LCD_Char_1:LCDPort(6)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : cts(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : rts(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.046ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.405ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.1 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   16 :   32 :   48 :  33.33%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            5.31
                   Pterms :            4.31
               Macrocells :            2.94
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.078ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 295, final cost is 295 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          8 :       8.38 :       5.88
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              !\UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\ * 
              !\UART_1:BUART:rx_address_detected\
            + !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              !\UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:rx_address_detected\ * !Net_11_SYNCOUT
            + \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_count_6\ * 
              !\UART_1:BUART:rx_count_5\ * 
              !\UART_1:BUART:rx_address_detected\
            + \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_count_6\ * 
              !\UART_1:BUART:rx_count_4\ * 
              !\UART_1:BUART:rx_address_detected\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_address_detected\
            + !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_address_detected\
            + !\UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_address_detected\ * \UART_1:BUART:rx_last\ * 
              !Net_11_SYNCOUT
            + \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_count_6\ * 
              !\UART_1:BUART:rx_count_5\ * 
              !\UART_1:BUART:rx_address_detected\
            + \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_count_6\ * 
              !\UART_1:BUART:rx_count_4\ * 
              !\UART_1:BUART:rx_address_detected\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_address_detected\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\ * 
              !\UART_1:BUART:rx_address_detected\
            + !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:rx_address_detected\ * !Net_11_SYNCOUT
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_0\ * Net_11_SYNCOUT
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_0\ * !Net_11_SYNCOUT
        );
        Output = \UART_1:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_1\ * \UART_1:BUART:pollcount_0\ * 
              Net_11_SYNCOUT
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !Net_11_SYNCOUT
        );
        Output = \UART_1:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:rx_address_detected\ ,
        cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
        route_si => \UART_1:BUART:rx_postpoll\ ,
        f0_load => \UART_1:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => Net_291 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        load => \UART_1:BUART:rx_counter_load\ ,
        count_6 => \UART_1:BUART:rx_count_6\ ,
        count_5 => \UART_1:BUART:rx_count_5\ ,
        count_4 => \UART_1:BUART:rx_count_4\ ,
        count_3 => \UART_1:BUART:rx_count_3\ ,
        count_2 => \UART_1:BUART:rx_count_2\ ,
        count_1 => \UART_1:BUART:rx_count_1\ ,
        count_0 => \UART_1:BUART:rx_count_0\ ,
        tc => \UART_1:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM_1:PWMUDB:status_5\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_1:PWMUDB:final_kill_reg\
        );
        Output = \PWM_1:PWMUDB:status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=3, #inputs=8, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_address_detected\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_address_detected\
            + \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_count_6\ * 
              !\UART_1:BUART:rx_count_5\ * 
              !\UART_1:BUART:rx_address_detected\
            + \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_count_6\ * 
              !\UART_1:BUART:rx_count_4\ * 
              !\UART_1:BUART:rx_address_detected\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_address_detected\
            + \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_count_6\ * 
              !\UART_1:BUART:rx_count_5\ * 
              !\UART_1:BUART:rx_address_detected\
            + \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_count_6\ * 
              !\UART_1:BUART:rx_count_4\ * 
              !\UART_1:BUART:rx_address_detected\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
        cl0_comb => \UART_1:BUART:tx_bitclk_dp\ ,
        cl1_comb => \UART_1:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_1:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_5 => \UART_1:BUART:rx_status_5\ ,
        status_4 => \UART_1:BUART:rx_status_4\ ,
        status_3 => \UART_1:BUART:rx_status_3\ ,
        interrupt => Net_296 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\MotorPwmRight:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_479) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MotorPwmRight:PWMUDB:cmp1_less\
        );
        Output = \MotorPwmRight:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_bitclk_dp\
        );
        Output = \UART_1:BUART:tx_bitclk_enable_pre\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_6, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_6 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_539, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_479) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MotorPwmRight:PWMUDB:control_7\ * 
              \MotorPwmRight:PWMUDB:cmp2_less\
        );
        Output = Net_539 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_508, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_479) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MotorPwmRight:PWMUDB:control_7\ * 
              \MotorPwmRight:PWMUDB:cmp1_less\
        );
        Output = Net_508 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * Net_291
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

synccell: Name =cts(0)_SYNC
    PORT MAP (
        in => Net_290 ,
        out => Net_290_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\MotorPwmLeft:PWMUDB:status_5\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MotorPwmLeft:PWMUDB:final_kill_reg\
        );
        Output = \MotorPwmLeft:PWMUDB:status_5\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\MotorPwmRight:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_479) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MotorPwmRight:PWMUDB:control_7\
        );
        Output = \MotorPwmRight:PWMUDB:runmode_enable\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\MotorPwmLeft:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_479) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MotorPwmLeft:PWMUDB:prevCompare2\ * 
              \MotorPwmLeft:PWMUDB:cmp2_less\
        );
        Output = \MotorPwmLeft:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\MotorPwmRight:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_479) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MotorPwmRight:PWMUDB:prevCompare1\ * 
              \MotorPwmRight:PWMUDB:cmp1_less\
        );
        Output = \MotorPwmRight:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=4, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\MotorPwmLeft:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_479) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MotorPwmLeft:PWMUDB:cmp2_less\
        );
        Output = \MotorPwmLeft:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\MotorPwmRight:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_479) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MotorPwmRight:PWMUDB:cmp2_less\
        );
        Output = \MotorPwmRight:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\MotorPwmRight:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_479) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MotorPwmRight:PWMUDB:prevCompare2\ * 
              \MotorPwmRight:PWMUDB:cmp2_less\
        );
        Output = \MotorPwmRight:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\MotorPwmLeft:PWMUDB:final_kill_reg\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_479) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \MotorPwmLeft:PWMUDB:final_kill_reg\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\MotorPwmRight:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_479 ,
        cs_addr_2 => \MotorPwmRight:PWMUDB:tc_i\ ,
        cs_addr_1 => \MotorPwmRight:PWMUDB:runmode_enable\ ,
        cl0_comb => \MotorPwmRight:PWMUDB:cmp1_less\ ,
        z0_comb => \MotorPwmRight:PWMUDB:tc_i\ ,
        cl1_comb => \MotorPwmRight:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \MotorPwmRight:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\MotorPwmRight:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_479 ,
        status_5 => \MotorPwmLeft:PWMUDB:status_5\ ,
        status_3 => \MotorPwmRight:PWMUDB:status_3\ ,
        status_2 => \MotorPwmRight:PWMUDB:tc_i\ ,
        status_1 => \MotorPwmRight:PWMUDB:status_1\ ,
        status_0 => \MotorPwmRight:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\MotorPwmRight:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_479 ,
        control_7 => \MotorPwmRight:PWMUDB:control_7\ ,
        control_6 => \MotorPwmRight:PWMUDB:control_6\ ,
        control_5 => \MotorPwmRight:PWMUDB:control_5\ ,
        control_4 => \MotorPwmRight:PWMUDB:control_4\ ,
        control_3 => \MotorPwmRight:PWMUDB:control_3\ ,
        control_2 => \MotorPwmRight:PWMUDB:control_2\ ,
        control_1 => \MotorPwmRight:PWMUDB:control_1\ ,
        control_0 => \MotorPwmRight:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PWM_1:PWMUDB:final_kill_reg\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_63) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \PWM_1:PWMUDB:final_kill_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=2, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_11_SYNCOUT
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_1:BUART:pollcount_1\
            + \UART_1:BUART:pollcount_0\ * Net_11_SYNCOUT
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }
}

synccell: Name =Rx_1(0)_SYNC
    PORT MAP (
        in => Net_11 ,
        out => Net_11_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=3, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\ * !\UART_1:BUART:tx_counter_dp\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_bitclk_dp\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=4, #inputs=3, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_1:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_63) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:control_7\
        );
        Output = \PWM_1:PWMUDB:runmode_enable\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_1:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_63) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_65, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_63) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:control_7\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = Net_65 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_1:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_63) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_1:PWMUDB:prevCompare1\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_1:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_63 ,
        cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_1:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_1:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_1:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_1:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_63 ,
        status_5 => \PWM_1:PWMUDB:status_5\ ,
        status_3 => \PWM_1:PWMUDB:status_3\ ,
        status_2 => \PWM_1:PWMUDB:tc_i\ ,
        status_0 => \PWM_1:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_1:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_63 ,
        control_7 => \PWM_1:PWMUDB:control_7\ ,
        control_6 => \PWM_1:PWMUDB:control_6\ ,
        control_5 => \PWM_1:PWMUDB:control_5\ ,
        control_4 => \PWM_1:PWMUDB:control_4\ ,
        control_3 => \PWM_1:PWMUDB:control_3\ ,
        control_2 => \PWM_1:PWMUDB:control_2\ ,
        control_1 => \PWM_1:PWMUDB:control_1\ ,
        control_0 => \PWM_1:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=3, #inputs=9, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\ * \UART_1:BUART:tx_counter_dp\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=3, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_bitclk\ * 
              !Net_290_SYNCOUT
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_fifo_empty\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\ * 
              !Net_290_SYNCOUT
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_fifo_empty\ * 
              \UART_1:BUART:tx_state_2\ * !Net_290_SYNCOUT
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\ * !\UART_1:BUART:tx_counter_dp\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_address_detected\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_address_detected\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_1:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_1:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_1:BUART:tx_status_2\ ,
        status_1 => \UART_1:BUART:tx_fifo_empty\ ,
        status_0 => \UART_1:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=4, #inputs=3, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_481, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_479) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MotorPwmLeft:PWMUDB:control_7\ * 
              \MotorPwmLeft:PWMUDB:cmp1_less\
        );
        Output = Net_481 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\MotorPwmLeft:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_479) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MotorPwmLeft:PWMUDB:control_7\
        );
        Output = \MotorPwmLeft:PWMUDB:runmode_enable\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\MotorPwmLeft:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_479) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MotorPwmLeft:PWMUDB:cmp1_less\
        );
        Output = \MotorPwmLeft:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\MotorPwmLeft:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_479) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MotorPwmLeft:PWMUDB:prevCompare1\ * 
              \MotorPwmLeft:PWMUDB:cmp1_less\
        );
        Output = \MotorPwmLeft:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_482, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_479) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MotorPwmLeft:PWMUDB:control_7\ * 
              \MotorPwmLeft:PWMUDB:cmp2_less\
        );
        Output = Net_482 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\MotorPwmLeft:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_479 ,
        cs_addr_2 => \MotorPwmLeft:PWMUDB:tc_i\ ,
        cs_addr_1 => \MotorPwmLeft:PWMUDB:runmode_enable\ ,
        cl0_comb => \MotorPwmLeft:PWMUDB:cmp1_less\ ,
        z0_comb => \MotorPwmLeft:PWMUDB:tc_i\ ,
        cl1_comb => \MotorPwmLeft:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \MotorPwmLeft:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\MotorPwmLeft:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_479 ,
        status_5 => \MotorPwmLeft:PWMUDB:status_5\ ,
        status_3 => \MotorPwmLeft:PWMUDB:status_3\ ,
        status_2 => \MotorPwmLeft:PWMUDB:tc_i\ ,
        status_1 => \MotorPwmLeft:PWMUDB:status_1\ ,
        status_0 => \MotorPwmLeft:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\MotorPwmLeft:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_479 ,
        control_7 => \MotorPwmLeft:PWMUDB:control_7\ ,
        control_6 => \MotorPwmLeft:PWMUDB:control_6\ ,
        control_5 => \MotorPwmLeft:PWMUDB:control_5\ ,
        control_4 => \MotorPwmLeft:PWMUDB:control_4\ ,
        control_3 => \MotorPwmLeft:PWMUDB:control_3\ ,
        control_2 => \MotorPwmLeft:PWMUDB:control_2\ ,
        control_1 => \MotorPwmLeft:PWMUDB:control_1\ ,
        control_0 => \MotorPwmLeft:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(0)] 
    interrupt: Name =isr_1
        PORT MAP (
            interrupt => Net_296 );
        Properties:
        {
            int_type = "10"
        }
Drq hod @ [DrqHod=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = \LCD_Char_1:LCDPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char_1:LCDPort(0)\__PA ,
        pad => \LCD_Char_1:LCDPort(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \LCD_Char_1:LCDPort(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char_1:LCDPort(1)\__PA ,
        pad => \LCD_Char_1:LCDPort(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \LCD_Char_1:LCDPort(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char_1:LCDPort(2)\__PA ,
        pad => \LCD_Char_1:LCDPort(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \LCD_Char_1:LCDPort(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char_1:LCDPort(3)\__PA ,
        pad => \LCD_Char_1:LCDPort(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \LCD_Char_1:LCDPort(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char_1:LCDPort(4)\__PA ,
        pad => \LCD_Char_1:LCDPort(4)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \LCD_Char_1:LCDPort(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char_1:LCDPort(5)\__PA ,
        pad => \LCD_Char_1:LCDPort(5)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \LCD_Char_1:LCDPort(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char_1:LCDPort(6)\__PA ,
        pad => \LCD_Char_1:LCDPort(6)_PAD\ );
    Properties:
    {
    }

Port 1 is empty
Port 2 contains the following IO cells:
[IoId=2]: 
Pin : Name = cts(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => cts(0)__PA ,
        fb => Net_290 ,
        pad => cts(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_11 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        input => Net_6 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = rts(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => rts(0)__PA ,
        input => Net_291 ,
        pad => rts(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=6]: 
Pin : Name = LeftFront_Rev(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LeftFront_Rev(0)__PA ,
        pad => LeftFront_Rev(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=4]: 
Pin : Name = LED4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED4(0)__PA ,
        pad => LED4(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = LED3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED3(0)__PA ,
        pad => LED3(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = LED2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED2(0)__PA ,
        pad => LED2(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = LED1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED1(0)__PA ,
        pad => LED1(0)_PAD );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=1]: 
Pin : Name = RightFront_Rev(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RightFront_Rev(0)__PA ,
        pad => RightFront_Rev(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = RightRear_Rev(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RightRear_Rev(0)__PA ,
        pad => RightRear_Rev(0)_PAD );
    Properties:
    {
    }

Port 6 contains the following IO cells:
[IoId=0]: 
Pin : Name = RightRear(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RightRear(0)__PA ,
        input => Net_539 ,
        pad => RightRear(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = RightFront(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RightFront(0)__PA ,
        input => Net_508 ,
        pad => RightFront(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = LeftRear_Rev(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LeftRear_Rev(0)__PA ,
        pad => LeftRear_Rev(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=3]: 
Pin : Name = BUZZER(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => BUZZER(0)__PA ,
        input => Net_65 ,
        pad => BUZZER(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=4]: 
Pin : Name = LeftRear(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LeftRear(0)__PA ,
        input => Net_482 ,
        pad => LeftRear(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = LeftFront(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LeftFront(0)__PA ,
        input => Net_481 ,
        pad => LeftFront(0)_PAD );
    Properties:
    {
    }

Fixed Function block hod @ [FFB(CAN,0)]: empty
Fixed Function block hod @ [FFB(Cache,0)]: empty
Fixed Function block hod @ [FFB(CapSense,0)]: empty
Fixed Function block hod @ [FFB(Clock,0)]: 
    Clock Block @ [FFB(Clock,0)]: 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            xtal => ClockBlock_XTAL ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            pllout => ClockBlock_PLL_OUT ,
            imo => ClockBlock_IMO ,
            dclk_glb_0 => Net_479 ,
            dclk_0 => Net_479_local ,
            dclk_glb_1 => Net_63 ,
            dclk_1 => Net_63_local ,
            dclk_glb_2 => \UART_1:Net_9\ ,
            dclk_2 => \UART_1:Net_9_local\ );
        Properties:
        {
        }
Fixed Function block hod @ [FFB(Comparator,0)]: empty
Fixed Function block hod @ [FFB(DFB,0)]: empty
Fixed Function block hod @ [FFB(DSM,0)]: empty
Fixed Function block hod @ [FFB(Decimator,0)]: empty
Fixed Function block hod @ [FFB(EMIF,0)]: empty
Fixed Function block hod @ [FFB(I2C,0)]: empty
Fixed Function block hod @ [FFB(LCD,0)]: empty
Fixed Function block hod @ [FFB(LVD,0)]: empty
Fixed Function block hod @ [FFB(PM,0)]: empty
Fixed Function block hod @ [FFB(SC,0)]: empty
Fixed Function block hod @ [FFB(SPC,0)]: empty
Fixed Function block hod @ [FFB(Timer,0)]: empty
Fixed Function block hod @ [FFB(USB,0)]: empty
Fixed Function block hod @ [FFB(VIDAC,0)]: empty
Fixed Function block hod @ [FFB(OpAmp,0)]: empty
Fixed Function block hod @ [FFB(CsAbuf,0)]: empty
Fixed Function block hod @ [FFB(Vref,0)]: empty
Fixed Function block hod @ [FFB(LPF,0)]: empty
Fixed Function block hod @ [FFB(SAR,0)]: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                         | 
Port | Pin | Fixed |      Type |       Drive Mode |                    Name | Connections
-----+-----+-------+-----------+------------------+-------------------------+------------
   0 |   0 |     * |      NONE |         CMOS_OUT | \LCD_Char_1:LCDPort(0)\ | 
     |   1 |     * |      NONE |         CMOS_OUT | \LCD_Char_1:LCDPort(1)\ | 
     |   2 |     * |      NONE |         CMOS_OUT | \LCD_Char_1:LCDPort(2)\ | 
     |   3 |     * |      NONE |         CMOS_OUT | \LCD_Char_1:LCDPort(3)\ | 
     |   4 |     * |      NONE |         CMOS_OUT | \LCD_Char_1:LCDPort(4)\ | 
     |   5 |     * |      NONE |         CMOS_OUT | \LCD_Char_1:LCDPort(5)\ | 
     |   6 |     * |      NONE |         CMOS_OUT | \LCD_Char_1:LCDPort(6)\ | 
-----+-----+-------+-----------+------------------+-------------------------+------------
   2 |   2 |     * |      NONE |     HI_Z_DIGITAL |                  cts(0) | FB(Net_290)
     |   3 |     * |      NONE |     HI_Z_DIGITAL |                 Rx_1(0) | FB(Net_11)
     |   5 |     * |      NONE |         CMOS_OUT |                 Tx_1(0) | In(Net_6)
     |   7 |     * |      NONE |         CMOS_OUT |                  rts(0) | In(Net_291)
-----+-----+-------+-----------+------------------+-------------------------+------------
   3 |   6 |     * |      NONE |         CMOS_OUT |        LeftFront_Rev(0) | 
-----+-----+-------+-----------+------------------+-------------------------+------------
   4 |   4 |     * |      NONE |         CMOS_OUT |                 LED4(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |                 LED3(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |                 LED2(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |                 LED1(0) | 
-----+-----+-------+-----------+------------------+-------------------------+------------
   5 |   1 |     * |      NONE |         CMOS_OUT |       RightFront_Rev(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |        RightRear_Rev(0) | 
-----+-----+-------+-----------+------------------+-------------------------+------------
   6 |   0 |     * |      NONE |         CMOS_OUT |            RightRear(0) | In(Net_539)
     |   2 |     * |      NONE |         CMOS_OUT |           RightFront(0) | In(Net_508)
     |   7 |     * |      NONE |         CMOS_OUT |         LeftRear_Rev(0) | 
-----+-----+-------+-----------+------------------+-------------------------+------------
  12 |   3 |     * |      NONE |         CMOS_OUT |               BUZZER(0) | In(Net_65)
-----+-----+-------+-----------+------------------+-------------------------+------------
  15 |   4 |     * |      NONE |         CMOS_OUT |             LeftRear(0) | In(Net_482)
     |   5 |     * |      NONE |         CMOS_OUT |            LeftFront(0) | In(Net_481)
-----------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.000ms
Digital Placement phase: Elapsed time ==> 3s.510ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 4s.134ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 15s.647ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.109ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Warning: sta.M0019: Design01_timing.html: Warning-1366: Setup time violation found in a path from clock ( CyBUS_CLK ) to clock ( UART_1_IntClock ). (File=G:\PSoc program\DskyTroostite1.0v\Design01\Design01.cydsn\Design01_timing.html)
Timing report is in Design01_timing.html.
Static timing analysis phase: Elapsed time ==> 2s.683ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.265ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 27s.284ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 27s.347ms
API generation phase: Elapsed time ==> 16s.268ms
Dependency generation phase: Elapsed time ==> 0s.616ms
Cleanup phase: Elapsed time ==> 0s.093ms
