
---------- Begin Simulation Statistics ----------
final_tick                               530369739500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  61955                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702728                       # Number of bytes of host memory used
host_op_rate                                    62161                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9886.96                       # Real time elapsed on the host
host_tick_rate                               53643374                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   612544475                       # Number of instructions simulated
sim_ops                                     614582049                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.530370                       # Number of seconds simulated
sim_ticks                                530369739500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.882939                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               78238426                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            90050391                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7243240                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        122045676                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          10788027                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       11043915                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          255888                       # Number of indirect misses.
system.cpu0.branchPred.lookups              156317073                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1060736                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018194                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5040568                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 143204602                       # Number of branches committed
system.cpu0.commit.bw_lim_events             16010497                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058445                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       35380158                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           580281327                       # Number of instructions committed
system.cpu0.commit.committedOps             581300800                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    967192308                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.601019                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.373271                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    689487712     71.29%     71.29% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    165435683     17.10%     88.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     37797131      3.91%     92.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     37024254      3.83%     96.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     12726750      1.32%     97.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4186111      0.43%     97.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2392628      0.25%     98.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2131542      0.22%     98.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     16010497      1.66%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    967192308                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11887322                       # Number of function calls committed.
system.cpu0.commit.int_insts                561278553                       # Number of committed integer instructions.
system.cpu0.commit.loads                    179949399                       # Number of loads committed
system.cpu0.commit.membars                    2037571                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037577      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       322228549     55.43%     55.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4137068      0.71%     56.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      180967585     31.13%     87.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      70912198     12.20%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        581300800                       # Class of committed instruction
system.cpu0.commit.refs                     251879811                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  580281327                       # Number of Instructions Simulated
system.cpu0.committedOps                    581300800                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.807006                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.807006                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            191078313                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2212628                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            77188206                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             630461533                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               348756492                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                427072723                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5045369                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              7723620                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3162977                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  156317073                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                102185241                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    626196668                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2499649                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          101                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     644470705                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  15                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           33                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               14496092                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.149076                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         341671011                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          89026453                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.614618                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         975115874                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.661963                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.924308                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               526586896     54.00%     54.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               329208645     33.76%     87.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                61674996      6.32%     94.09% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                44105328      4.52%     98.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                10409542      1.07%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1847461      0.19%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  261606      0.03%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     431      0.00%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1020969      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           975115874                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                       73455810                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5161971                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               147642437                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.581599                       # Inst execution rate
system.cpu0.iew.exec_refs                   268554931                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  74541413                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              154905568                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            194080192                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1021084                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3171167                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            75346511                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          616660364                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            194013518                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          4715026                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            609847951                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1013194                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3836049                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5045369                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              5966921                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        82996                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         9200250                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        36414                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         5168                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2428942                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     14130793                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      3416099                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          5168                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       877986                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4283985                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                275567331                       # num instructions consuming a value
system.cpu0.iew.wb_count                    603869169                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.838882                       # average fanout of values written-back
system.cpu0.iew.wb_producers                231168387                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.575897                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     603935156                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               744138992                       # number of integer regfile reads
system.cpu0.int_regfile_writes              386262553                       # number of integer regfile writes
system.cpu0.ipc                              0.553402                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.553402                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038425      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            336890689     54.82%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4213122      0.69%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018047      0.17%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           196588261     31.99%     87.99% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           73814382     12.01%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             614562977                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1272316                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002070                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 204334     16.06%     16.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    10      0.00%     16.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     16.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     16.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     16.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     16.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     16.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     16.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     16.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     16.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     16.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     16.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     16.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     16.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     16.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     16.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     16.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     16.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     16.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     16.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     16.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     16.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     16.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     16.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     16.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     16.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     16.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     16.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     16.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     16.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     16.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     16.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     16.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     16.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     16.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     16.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     16.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     16.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     16.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     16.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     16.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     16.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     16.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                925554     72.75%     88.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               142414     11.19%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             613796813                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2205602622                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    603869118                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        652024281                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 613601524                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                614562977                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3058840                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       35359561                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            88584                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           395                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     12567647                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    975115874                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.630246                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.857406                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          547799919     56.18%     56.18% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          286594010     29.39%     85.57% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          102166321     10.48%     96.05% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           32463290      3.33%     99.38% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5062381      0.52%     99.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             442843      0.05%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             408435      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              97294      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              81381      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      975115874                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.586095                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          9858650                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2612354                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           194080192                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           75346511                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    874                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1048571684                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    12168120                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              169202574                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            370568522                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6768440                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               354024015                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               5764680                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                19114                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            766146965                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             626858389                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          402770517                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                424392742                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               9710811                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5045369                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             22366702                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                32201991                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       766146921                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         84472                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2760                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 14417884                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2745                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1567851875                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1241296065                       # The number of ROB writes
system.cpu0.timesIdled                       11163767                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  841                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            89.694176                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4455377                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             4967298                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           826906                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7626935                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            256551                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         405179                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          148628                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8605855                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3207                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017930                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           489755                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7095554                       # Number of branches committed
system.cpu1.commit.bw_lim_events               712179                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054433                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        3731859                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            32263148                       # Number of instructions committed
system.cpu1.commit.committedOps              33281249                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    201236926                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.165383                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.795524                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    187100654     92.98%     92.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7150601      3.55%     96.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2482849      1.23%     97.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2111986      1.05%     98.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       434127      0.22%     99.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       188973      0.09%     99.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       938712      0.47%     99.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       116845      0.06%     99.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       712179      0.35%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    201236926                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              320818                       # Number of function calls committed.
system.cpu1.commit.int_insts                 31047909                       # Number of committed integer instructions.
system.cpu1.commit.loads                      9248603                       # Number of loads committed
system.cpu1.commit.membars                    2035973                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035973      6.12%      6.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        19082735     57.34%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10266533     30.85%     94.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1895870      5.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         33281249                       # Class of committed instruction
system.cpu1.commit.refs                      12162415                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   32263148                       # Number of Instructions Simulated
system.cpu1.committedOps                     33281249                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.273263                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.273263                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            179939283                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               340575                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4276599                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              39273439                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 6211162                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 13351458                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                489956                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               633879                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2039087                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    8605855                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  6304151                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    194510082                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               112562                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      40160551                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1654214                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.042520                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           6693756                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4711928                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.198426                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         202030946                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.203828                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.633129                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               176940054     87.58%     87.58% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                14985911      7.42%     95.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 5621095      2.78%     97.78% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3380185      1.67%     99.45% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  838206      0.41%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  135394      0.07%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  129870      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      11      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     220      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           202030946                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         364271                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              512058                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 7621110                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.175778                       # Inst execution rate
system.cpu1.iew.exec_refs                    12850948                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2945209                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              154703056                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              9977154                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1018577                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           828348                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2984009                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           37007061                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              9905739                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           628116                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             35576537                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                758393                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              2206977                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                489956                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              4118229                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        18256                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          161512                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         5557                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          163                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          391                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       728551                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        70197                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           163                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        88623                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        423435                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 20481009                       # num instructions consuming a value
system.cpu1.iew.wb_count                     35341077                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.864739                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 17710721                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.174614                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      35350074                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                43798240                       # number of integer regfile reads
system.cpu1.int_regfile_writes               23957283                       # number of integer regfile writes
system.cpu1.ipc                              0.159407                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.159407                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036072      5.62%      5.62% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             21241434     58.67%     64.29% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     64.29% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     64.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.29% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            10991451     30.36%     94.65% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1935552      5.35%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              36204653                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1054718                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029132                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 161005     15.27%     15.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     15.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     15.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     15.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     15.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     15.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     15.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     15.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     15.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     15.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     15.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     15.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     15.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     15.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     15.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     15.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     15.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     15.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     15.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     15.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     15.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     15.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     15.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     15.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     15.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     15.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     15.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     15.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     15.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     15.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     15.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     15.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     15.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     15.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     15.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     15.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     15.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     15.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     15.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     15.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     15.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     15.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     15.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                807184     76.53%     91.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                86525      8.20%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              35223283                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         275557148                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     35341065                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         40732977                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  33952397                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 36204653                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3054664                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        3725811                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            62206                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           231                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1614130                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    202030946                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.179204                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.613975                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          179005886     88.60%     88.60% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           15747368      7.79%     96.40% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4040803      2.00%     98.40% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1466435      0.73%     99.12% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1304562      0.65%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             154607      0.08%     99.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             227811      0.11%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              49567      0.02%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              33907      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      202030946                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.178881                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6180666                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          546598                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             9977154                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2984009                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     99                       # number of misc regfile reads
system.cpu1.numCycles                       202395217                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   858323196                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              166486255                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             22412945                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6709938                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 7419136                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1827164                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 8969                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             47806769                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              38734571                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           26662106                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 13620802                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               5130716                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                489956                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             13990644                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 4249161                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        47806757                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         24153                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               637                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 13460160                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           637                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   237537660                       # The number of ROB reads
system.cpu1.rob.rob_writes                   74821665                       # The number of ROB writes
system.cpu1.timesIdled                           4954                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          6044610                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              4702526                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            11344282                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              45322                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                984323                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      6565572                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      13090579                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       180581                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        59825                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     25023788                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2036418                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     50022197                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2096243                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 530369739500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5221236                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1601435                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4923425                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              324                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            248                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1343325                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1343320                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5221236                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           586                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     19655135                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               19655135                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    522623424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               522623424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              519                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6565719                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6565719    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6565719                       # Request fanout histogram
system.membus.respLayer1.occupancy        33782702523                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         20904820765                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   530369739500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 530369739500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 530369739500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 530369739500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 530369739500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   530369739500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 530369739500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 530369739500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 530369739500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 530369739500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 10                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean      1216812500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1308048348.968560                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value      8484500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3342134000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   524285677000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6084062500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 530369739500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     88345897                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        88345897                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     88345897                       # number of overall hits
system.cpu0.icache.overall_hits::total       88345897                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     13839344                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      13839344                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     13839344                       # number of overall misses
system.cpu0.icache.overall_misses::total     13839344                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 180424197996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 180424197996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 180424197996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 180424197996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    102185241                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    102185241                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    102185241                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    102185241                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.135434                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.135434                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.135434                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.135434                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13037.048432                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13037.048432                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13037.048432                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13037.048432                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2707                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               60                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    45.116667                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     12827804                       # number of writebacks
system.cpu0.icache.writebacks::total         12827804                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1011505                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1011505                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1011505                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1011505                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     12827839                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     12827839                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     12827839                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     12827839                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 158299500497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 158299500497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 158299500497                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 158299500497                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.125535                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.125535                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.125535                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.125535                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12340.309268                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12340.309268                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12340.309268                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12340.309268                       # average overall mshr miss latency
system.cpu0.icache.replacements              12827804                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     88345897                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       88345897                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     13839344                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     13839344                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 180424197996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 180424197996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    102185241                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    102185241                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.135434                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.135434                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13037.048432                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13037.048432                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1011505                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1011505                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     12827839                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     12827839                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 158299500497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 158299500497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.125535                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.125535                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12340.309268                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12340.309268                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 530369739500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999910                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          101172320                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         12827806                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.886954                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999910                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        217198320                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       217198320                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 530369739500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    237416609                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       237416609                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    237416609                       # number of overall hits
system.cpu0.dcache.overall_hits::total      237416609                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     15503091                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      15503091                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     15503091                       # number of overall misses
system.cpu0.dcache.overall_misses::total     15503091                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 541441529990                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 541441529990                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 541441529990                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 541441529990                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    252919700                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    252919700                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    252919700                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    252919700                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.061296                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.061296                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.061296                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.061296                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 34924.746942                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 34924.746942                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 34924.746942                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 34924.746942                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4861036                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       305893                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            94777                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3048                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    51.289195                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   100.358596                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     11131308                       # number of writebacks
system.cpu0.dcache.writebacks::total         11131308                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4764854                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4764854                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4764854                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4764854                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     10738237                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     10738237                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     10738237                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     10738237                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 230612813725                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 230612813725                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 230612813725                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 230612813725                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.042457                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.042457                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.042457                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.042457                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 21475.854344                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 21475.854344                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 21475.854344                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 21475.854344                       # average overall mshr miss latency
system.cpu0.dcache.replacements              11131308                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    170002317                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      170002317                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     12006999                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     12006999                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 347322181000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 347322181000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    182009316                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    182009316                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.065969                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.065969                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 28926.643618                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 28926.643618                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2603704                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2603704                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      9403295                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      9403295                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 170084886500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 170084886500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.051664                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.051664                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 18087.796512                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18087.796512                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     67414292                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      67414292                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3496092                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3496092                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 194119348990                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 194119348990                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     70910384                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     70910384                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.049303                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.049303                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 55524.668398                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 55524.668398                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2161150                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2161150                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1334942                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1334942                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  60527927225                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  60527927225                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.018826                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.018826                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 45341.241211                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 45341.241211                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1486                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1486                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          401                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          401                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      4732000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      4732000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1887                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1887                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.212507                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.212507                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 11800.498753                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 11800.498753                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          387                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          387                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       847500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       847500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.007419                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.007419                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 60535.714286                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 60535.714286                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1690                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1690                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          143                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          143                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       687500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       687500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1833                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1833                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.078014                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.078014                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4807.692308                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4807.692308                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          143                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          143                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       544500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       544500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.078014                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.078014                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3807.692308                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3807.692308                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       612249                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         612249                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       405945                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       405945                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  32087524500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  32087524500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018194                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018194                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.398691                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.398691                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 79044.019510                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 79044.019510                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       405945                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       405945                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  31681579500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  31681579500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.398691                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.398691                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 78044.019510                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 78044.019510                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 530369739500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.964419                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          249176323                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         11143963                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            22.359759                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.964419                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998888                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998888                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        519027223                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       519027223                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 530369739500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            12793622                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             9987545                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2921                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              180724                       # number of demand (read+write) hits
system.l2.demand_hits::total                 22964812                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           12793622                       # number of overall hits
system.l2.overall_hits::.cpu0.data            9987545                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2921                       # number of overall hits
system.l2.overall_hits::.cpu1.data             180724                       # number of overall hits
system.l2.overall_hits::total                22964812                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             34214                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1142151                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2670                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            850895                       # number of demand (read+write) misses
system.l2.demand_misses::total                2029930                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            34214                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1142151                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2670                       # number of overall misses
system.l2.overall_misses::.cpu1.data           850895                       # number of overall misses
system.l2.overall_misses::total               2029930                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3195509466                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 120030065807                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    262631486                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  91464733348                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     214952940107                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3195509466                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 120030065807                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    262631486                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  91464733348                       # number of overall miss cycles
system.l2.overall_miss_latency::total    214952940107                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        12827836                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        11129696                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5591                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1031619                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             24994742                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       12827836                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       11129696                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5591                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1031619                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            24994742                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002667                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.102622                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.477553                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.824815                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.081214                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002667                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.102622                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.477553                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.824815                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.081214                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 93397.716315                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 105091.240832                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 98363.852434                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 107492.385486                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 105891.799277                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 93397.716315                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 105091.240832                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 98363.852434                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 107492.385486                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 105891.799277                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             350404                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     11519                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      30.419654                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   4332690                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1601435                       # number of writebacks
system.l2.writebacks::total                   1601435                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            108                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         107830                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             73                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          45999                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              154010                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           108                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        107830                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            73                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         45999                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             154010                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        34106                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1034321                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2597                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       804896                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1875920                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        34106                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1034321                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2597                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       804896                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      4745155                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6621075                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2847681467                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 101294369555                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    233094486                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  79043210509                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 183418356017                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2847681467                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 101294369555                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    233094486                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  79043210509                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 436148143564                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 619566499581                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002659                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.092933                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.464497                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.780226                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.075053                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002659                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.092933                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.464497                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.780226                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.264899                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 83495.029232                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 97933.204059                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 89755.289180                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 98203.010711                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 97775.148203                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 83495.029232                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 97933.204059                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 89755.289180                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 98203.010711                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 91914.414506                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93574.910355                       # average overall mshr miss latency
system.l2.replacements                        8555075                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2620981                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2620981                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2620981                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2620981                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     22294619                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         22294619                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     22294619                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     22294619                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      4745155                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        4745155                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 436148143564                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 436148143564                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 91914.414506                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 91914.414506                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    8                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            26                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            20                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 46                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       178000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        61000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       239000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           29                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           25                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               54                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.896552                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.800000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.851852                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  6846.153846                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data         3050                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5195.652174                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           26                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           20                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            46                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       518000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       398000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       916000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.896552                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.800000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.851852                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19923.076923                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        19900                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19913.043478                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.833333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        80000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       120000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       200000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           964260                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            84906                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1049166                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         762603                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         649559                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1412162                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  78529874428                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  67215161258                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  145745035686                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1726863                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       734465                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2461328                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.441612                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.884397                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.573740                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 102976.089037                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 103478.146339                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 103207.022768                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        49843                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        20954                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            70797                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       712760                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       628605                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1341365                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  66982580507                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  58619141812                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 125601722319                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.412748                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.855868                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.544976                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 93976.346185                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 93252.745066                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 93637.244388                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      12793622                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2921                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           12796543                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        34214                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2670                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            36884                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3195509466                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    262631486                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3458140952                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     12827836                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5591                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       12833427                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002667                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.477553                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002874                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 93397.716315                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 98363.852434                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 93757.210498                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          108                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           73                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           181                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        34106                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2597                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        36703                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2847681467                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    233094486                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3080775953                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002659                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.464497                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002860                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 83495.029232                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 89755.289180                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83937.987440                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      9023285                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        95818                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           9119103                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       379548                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       201336                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          580884                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  41500191379                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  24249572090                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  65749763469                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      9402833                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       297154                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       9699987                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.040365                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.677548                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.059885                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 109341.088292                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 120443.299211                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 113189.145284                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        57987                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        25045                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        83032                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       321561                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       176291                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       497852                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  34311789048                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  20424068697                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  54735857745                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.034198                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.593265                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.051325                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 106703.826173                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 115854.290332                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 109944.035065                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          116                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           16                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               132                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          701                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           60                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             761                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     11243487                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1083988                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     12327475                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          817                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           76                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           893                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.858017                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.789474                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.852184                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 16039.211127                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 18066.466667                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 16199.047306                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          157                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           19                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          176                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          544                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           41                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          585                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     10795976                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       832995                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     11628971                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.665851                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.539474                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.655095                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19845.544118                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20316.951220                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19878.582906                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 530369739500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 530369739500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999854                       # Cycle average of tags in use
system.l2.tags.total_refs                    54444969                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8555382                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.363827                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.975622                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.684572                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.223708                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.010440                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.027501                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    24.078011                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.437119                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.041946                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.128495                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000163                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.016055                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.376219                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            58                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024             6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           58                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.906250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.093750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 407845854                       # Number of tag accesses
system.l2.tags.data_accesses                407845854                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 530369739500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2182784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      66338368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        166208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      51559808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    299884416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          420131584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2182784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       166208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2348992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    102491840                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       102491840                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          34106                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1036537                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2597                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         805622                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      4685694                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6564556                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1601435                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1601435                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4115589                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        125079474                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           313381                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         97214837                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    565425200                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             792148482                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4115589                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       313381                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4428971                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      193246018                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            193246018                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      193246018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4115589                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       125079474                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          313381                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        97214837                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    565425200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            985394499                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1588729.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     34106.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1013299.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2597.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    788884.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   4675689.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004488847754                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        97148                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        97149                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            11332206                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1496997                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     6564556                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1601435                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6564556                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1601435                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  49981                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 12706                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            323409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            323605                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            362745                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            592910                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            429315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            464482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            504551                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            490205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            445607                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            409074                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           451736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           353752                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           353211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           336722                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           335139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           338112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             67490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             66062                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             65504                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             65593                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            129123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            137572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            162606                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            157613                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            132967                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            111814                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           105644                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            86722                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            81479                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            74858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            73580                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            70076                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.77                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.03                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 271581717349                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                32572875000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            393729998599                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     41688.32                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                60438.32                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  5329933                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1007819                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.82                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.44                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6564556                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1601435                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1016088                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1098367                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  771566                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  580165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  389415                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  365461                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  337936                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  301647                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  249526                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  198259                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 214412                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 429986                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 218911                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  99971                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  84149                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  69931                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  53020                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  30587                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   4188                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    990                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  39880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  70463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  86050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  92613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  95554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  97542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  98671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 100252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 102961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 107856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 101525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  99971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  97764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  96101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  95886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  95922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   7393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   4225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   3867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   3718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   3632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   3544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   3505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   3732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1765522                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    293.741985                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   181.075015                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   308.725330                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       542421     30.72%     30.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       582014     32.97%     63.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       148776      8.43%     72.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        99539      5.64%     77.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       107588      6.09%     83.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        64218      3.64%     87.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        26002      1.47%     88.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        18737      1.06%     90.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       176227      9.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1765522                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        97149                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      67.057561                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     50.754989                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    429.108034                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191        97148    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         97149                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        97148                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.353358                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.329731                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.923934                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            82341     84.76%     84.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2238      2.30%     87.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8132      8.37%     95.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2818      2.90%     98.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1054      1.08%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              348      0.36%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              131      0.13%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               64      0.07%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               18      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         97148                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              416932800                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3198784                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               101676992                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               420131584                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            102491840                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       786.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       191.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    792.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    193.25                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.64                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.50                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  530369721500                       # Total gap between requests
system.mem_ctrls.avgGap                      64948.60                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2182784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     64851136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       166208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     50488576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    299244096                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    101676992                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4115589.252995079849                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 122275332.037490800023                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 313381.378350677958                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 95195054.015708982944                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 564217891.243397355080                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 191709640.327245712280                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        34106                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1036537                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2597                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       805622                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      4685694                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1601435                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1431693652                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  58477941467                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    124114422                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  45707123947                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 287989125111                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 12681128372784                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     41977.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     56416.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     47791.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     56735.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     61461.36                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7918603.24                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    78.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6237932400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3315528315                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         21586740420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3847844700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     41866818240.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     106160185800                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     114263928960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       297278978835                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        560.512708                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 295873172751                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  17710160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 216786406749                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6367923240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3384623880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         24927325080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4445158860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     41866818240.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     159337545780                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      69482994240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       309812389320                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        584.144166                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 178901885415                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  17710160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 333757694085                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                167                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           84                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5105345345.238095                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   24411134770.508614                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           82     97.62%     97.62% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.19%     98.81% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1.5e+11-2e+11            1      1.19%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        48000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 194741210000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             84                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   101520730500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 428849009000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 530369739500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      6297885                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         6297885                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      6297885                       # number of overall hits
system.cpu1.icache.overall_hits::total        6297885                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         6266                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          6266                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         6266                       # number of overall misses
system.cpu1.icache.overall_misses::total         6266                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    339105500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    339105500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    339105500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    339105500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      6304151                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      6304151                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      6304151                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      6304151                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000994                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000994                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000994                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000994                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 54118.337057                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 54118.337057                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 54118.337057                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 54118.337057                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            7                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs            7                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5559                       # number of writebacks
system.cpu1.icache.writebacks::total             5559                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          675                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          675                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          675                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          675                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5591                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5591                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5591                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5591                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    304722500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    304722500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    304722500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    304722500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000887                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000887                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000887                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000887                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 54502.325165                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 54502.325165                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 54502.325165                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 54502.325165                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5559                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      6297885                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        6297885                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         6266                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         6266                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    339105500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    339105500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      6304151                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      6304151                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000994                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000994                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 54118.337057                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 54118.337057                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          675                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          675                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5591                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5591                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    304722500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    304722500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000887                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000887                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 54502.325165                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 54502.325165                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 530369739500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.980425                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            6183601                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5559                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1112.358518                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        323178000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.980425                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999388                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999388                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         12613893                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        12613893                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 530369739500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9359493                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9359493                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9359493                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9359493                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2209369                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2209369                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2209369                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2209369                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 226656056206                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 226656056206                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 226656056206                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 226656056206                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11568862                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11568862                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11568862                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11568862                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.190975                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.190975                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.190975                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.190975                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 102588.592583                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 102588.592583                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 102588.592583                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 102588.592583                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1184364                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       106455                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            20072                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            809                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    59.005779                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   131.588381                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1030911                       # number of writebacks
system.cpu1.dcache.writebacks::total          1030911                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1590656                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1590656                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1590656                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1590656                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       618713                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       618713                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       618713                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       618713                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  59647197050                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  59647197050                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  59647197050                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  59647197050                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.053481                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.053481                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.053481                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.053481                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 96405.275225                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 96405.275225                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 96405.275225                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 96405.275225                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1030911                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8378749                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8378749                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1294662                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1294662                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 120417829000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 120417829000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      9673411                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9673411                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.133837                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.133837                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 93011.016775                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 93011.016775                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       997301                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       997301                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       297361                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       297361                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  25909438500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  25909438500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030740                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030740                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 87131.259647                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 87131.259647                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       980744                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        980744                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       914707                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       914707                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 106238227206                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 106238227206                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1895451                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1895451                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.482580                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.482580                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 116144.543778                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 116144.543778                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       593355                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       593355                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       321352                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       321352                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  33737758550                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  33737758550                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.169539                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.169539                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 104986.925708                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 104986.925708                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          315                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          315                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          150                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          150                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6506500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6506500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          465                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          465                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.322581                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.322581                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 43376.666667                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 43376.666667                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          102                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          102                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           48                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           48                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2415500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2415500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.103226                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.103226                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 50322.916667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 50322.916667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          319                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          319                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          108                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          108                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       619000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       619000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          427                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          427                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.252927                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.252927                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5731.481481                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5731.481481                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          108                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          108                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       512000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       512000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.252927                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.252927                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4740.740741                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4740.740741                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        35000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        35000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        34000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        34000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       592185                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         592185                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       425745                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       425745                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  36219259500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  36219259500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017930                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017930                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.418246                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.418246                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 85072.659691                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 85072.659691                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       425745                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       425745                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  35793514500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  35793514500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.418246                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.418246                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 84072.659691                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 84072.659691                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 530369739500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.201402                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           10994999                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1044354                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.528038                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        323189500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.201402                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.912544                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.912544                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26219749                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26219749                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 530369739500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          22534136                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4222416                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     22374594                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6953640                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          7921164                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             330                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           250                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            580                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2486776                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2486775                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      12833430                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      9700707                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          893                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          893                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     38483478                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     33406194                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        16741                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3107252                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              75013665                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1641960896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1424704192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       713600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    132001728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3199380416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        16502929                       # Total snoops (count)
system.tol2bus.snoopTraffic                 104167104                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         41500849                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.056933                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.237858                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               39197911     94.45%     94.45% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2243098      5.40%     99.86% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  59833      0.14%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      7      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           41500849                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        50008700928                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       16716945298                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       19263628169                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.6                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1567088546                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           8425921                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             6002                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               604644500000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 284459                       # Simulator instruction rate (inst/s)
host_mem_usage                                 707468                       # Number of bytes of host memory used
host_op_rate                                   285353                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2521.23                       # Real time elapsed on the host
host_tick_rate                               29459764                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   717184674                       # Number of instructions simulated
sim_ops                                     719439195                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.074275                       # Number of seconds simulated
sim_ticks                                 74274760500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            95.610365                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               14584799                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            15254412                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          2659631                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         26440993                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             34376                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          52304                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           17928                       # Number of indirect misses.
system.cpu0.branchPred.lookups               28280871                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        11804                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          5045                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          2254357                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  11646475                       # Number of branches committed
system.cpu0.commit.bw_lim_events              2719829                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         252393                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       45200566                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            53345547                       # Number of instructions committed
system.cpu0.commit.committedOps              53467323                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    128127736                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.417297                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.393725                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    108154868     84.41%     84.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     11066408      8.64%     93.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      2766528      2.16%     95.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1463287      1.14%     96.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       670853      0.52%     96.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       317151      0.25%     97.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       331485      0.26%     97.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       637327      0.50%     97.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      2719829      2.12%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    128127736                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3262                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               69730                       # Number of function calls committed.
system.cpu0.commit.int_insts                 52615810                       # Number of committed integer instructions.
system.cpu0.commit.loads                     13305694                       # Number of loads committed
system.cpu0.commit.membars                     183564                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       184248      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        38200471     71.45%     71.79% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6904      0.01%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1882      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           456      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1369      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           228      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          310      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       13310165     24.89%     96.71% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1760391      3.29%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          574      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          309      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         53467323                       # Class of committed instruction
system.cpu0.commit.refs                      15071439                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   53345547                       # Number of Instructions Simulated
system.cpu0.committedOps                     53467323                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.728248                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.728248                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             63795068                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               408195                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            12643205                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             109436831                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                12689159                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 55239636                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               2256096                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              1254015                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2024621                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   28280871                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  7273109                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    122585496                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               138929                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          589                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     124966443                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  46                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                5322740                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.194317                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          10757079                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          14619175                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.858640                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         136004580                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.923563                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.048229                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                60710447     44.64%     44.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                39811767     29.27%     73.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                23334153     17.16%     91.07% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                10817338      7.95%     99.02% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  461627      0.34%     99.36% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  561565      0.41%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  206305      0.15%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   26506      0.02%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   74872      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           136004580                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2820                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2043                       # number of floating regfile writes
system.cpu0.idleCycles                        9535316                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             2517233                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                18451170                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.594472                       # Inst execution rate
system.cpu0.iew.exec_refs                    24638925                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1978847                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               19804294                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             24486406                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            119007                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1153306                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2215695                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           98585312                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             22660078                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2640979                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             86519408                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                136275                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              6803356                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               2256096                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              7041367                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       175804                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           31568                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          224                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          290                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads            9                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     11180712                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       449950                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           290                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       898091                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1619142                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 60896020                       # num instructions consuming a value
system.cpu0.iew.wb_count                     83023813                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.822785                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 50104306                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.570454                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      83625920                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               111163981                       # number of integer regfile reads
system.cpu0.int_regfile_writes               63130611                       # number of integer regfile writes
system.cpu0.ipc                              0.366536                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.366536                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           185774      0.21%      0.21% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             63246412     70.94%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                7167      0.01%     71.15% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1950      0.00%     71.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 17      0.00%     71.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                456      0.00%     71.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1378      0.00%     71.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     71.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     71.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                228      0.00%     71.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               310      0.00%     71.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     71.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     71.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     71.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     71.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     71.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     71.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     71.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     71.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     71.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     71.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     71.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     71.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     71.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     71.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     71.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     71.16% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            23719307     26.60%     97.76% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1996467      2.24%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            588      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           333      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              89160387                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3353                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               6675                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3297                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3428                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     454874                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.005102                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 277392     60.98%     60.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    67      0.01%     61.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     46      0.01%     61.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     61.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     61.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     61.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     61.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     61.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     61.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.00%     61.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     61.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     61.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     61.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     61.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     61.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     61.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     61.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     61.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     61.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     61.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     61.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     61.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     61.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     61.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     61.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     61.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     61.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     61.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     61.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     61.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     61.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     61.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     61.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     61.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     61.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     61.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     61.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     61.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     61.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     61.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     61.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     61.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     61.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     61.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     61.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     61.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                162050     35.63%     96.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                15276      3.36%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               26      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               1      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              89426134                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         314908492                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     83020516                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        143700141                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  98209154                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 89160387                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             376158                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       45117991                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           134939                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        123765                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     18286722                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    136004580                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.655569                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.140017                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           88205523     64.85%     64.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           25186988     18.52%     83.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           11955082      8.79%     92.16% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            5571354      4.10%     96.26% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            3379614      2.48%     98.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             843673      0.62%     99.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             499249      0.37%     99.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             287918      0.21%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              75179      0.06%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      136004580                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.612618                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           251174                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           17559                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            24486406                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2215695                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   5052                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2379                       # number of misc regfile writes
system.cpu0.numCycles                       145539896                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3009626                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               36851156                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             39974743                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                885113                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                15321636                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              18626559                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               495264                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            136028968                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             104860046                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           78951889                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 54080119                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                745045                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               2256096                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             20758383                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                38977150                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2874                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       136026094                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       6737190                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            111006                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  4805072                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        111027                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   224057869                       # The number of ROB reads
system.cpu0.rob.rob_writes                  205228064                       # The number of ROB writes
system.cpu0.timesIdled                         112381                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1507                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            96.672974                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               14413517                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            14909562                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2635494                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         25845126                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             15558                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          18966                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3408                       # Number of indirect misses.
system.cpu1.branchPred.lookups               27585304                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1412                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          4414                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2251855                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  11240390                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2466324                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         197058                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       45948455                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            51294652                       # Number of instructions committed
system.cpu1.commit.committedOps              51389823                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    123038335                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.417673                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.374041                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    103188658     83.87%     83.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11237558      9.13%     93.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2773651      2.25%     95.25% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1432996      1.16%     96.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       660543      0.54%     96.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       343180      0.28%     97.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       330664      0.27%     97.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       604761      0.49%     98.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2466324      2.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    123038335                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               23181                       # Number of function calls committed.
system.cpu1.commit.int_insts                 50595925                       # Number of committed integer instructions.
system.cpu1.commit.loads                     12771757                       # Number of loads committed
system.cpu1.commit.membars                     143759                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       143759      0.28%      0.28% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        37048184     72.09%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            277      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             354      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       12776171     24.86%     97.23% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1421078      2.77%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         51389823                       # Class of committed instruction
system.cpu1.commit.refs                      14197249                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   51294652                       # Number of Instructions Simulated
system.cpu1.committedOps                     51389823                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.595294                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.595294                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             60775190                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               385659                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            12583356                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             108193576                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                10811327                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 55159943                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2252667                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1225208                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1985748                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   27585304                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  7136353                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    119744335                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               107758                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     123313072                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                5272612                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.207214                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           8604234                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          14429075                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.926298                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         130984875                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.944460                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.034916                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                56253807     42.95%     42.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                39779415     30.37%     73.32% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                23117611     17.65%     90.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10679500      8.15%     99.12% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  421856      0.32%     99.44% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  544225      0.42%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  119677      0.09%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   20032      0.02%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   48752      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           130984875                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        2139815                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2520317                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                18086900                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.637658                       # Inst execution rate
system.cpu1.iew.exec_refs                    23769930                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1673507                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               20373511                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             23937142                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             80493                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1128255                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2007188                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           97262226                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             22096423                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2654402                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             84888038                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                139428                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              5995850                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2252667                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              6240785                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       151112                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           21544                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           62                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           72                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     11165385                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       581696                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            72                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       926950                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1593367                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 59662537                       # num instructions consuming a value
system.cpu1.iew.wb_count                     81467141                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.821409                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 49007369                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.611961                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      82103934                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               109004151                       # number of integer regfile reads
system.cpu1.int_regfile_writes               62279578                       # number of integer regfile writes
system.cpu1.ipc                              0.385313                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.385313                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           144512      0.17%      0.17% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             62575647     71.48%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 318      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  354      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            23142051     26.44%     98.08% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1679558      1.92%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              87542440                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     410294                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.004687                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 266424     64.93%     64.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     64.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     64.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     64.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     64.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     64.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     64.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     64.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     64.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     64.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     64.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     64.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     64.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     64.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     64.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     64.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     64.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     64.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     64.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     64.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     64.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     64.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     64.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     64.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     64.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     64.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     64.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     64.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     64.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     64.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     64.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     64.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     64.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     64.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     64.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     64.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     64.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     64.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     64.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     64.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     64.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     64.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     64.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     64.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     64.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     64.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                141988     34.61%     99.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1882      0.46%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              87808222                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         306623105                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     81467141                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        143134698                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  96997190                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 87542440                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             265036                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       45872403                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           143056                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         67978                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     18739137                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    130984875                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.668340                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.140190                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           84054659     64.17%     64.17% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           24397341     18.63%     82.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           12072530      9.22%     92.01% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5551935      4.24%     96.25% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3352022      2.56%     98.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             788225      0.60%     99.41% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             445951      0.34%     99.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             258381      0.20%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              63831      0.05%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      130984875                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.657597                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           239738                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           16456                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            23937142                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2007188                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    753                       # number of misc regfile reads
system.cpu1.numCycles                       133124690                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    15348307                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               36753799                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             38645986                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                869710                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                13438030                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              17906944                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               510665                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            134476684                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             103580868                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           78319052                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 53959944                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                198185                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2252667                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             19431763                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                39673066                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       134476684                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       5148672                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             75175                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  4634407                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         75183                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   217907013                       # The number of ROB reads
system.cpu1.rob.rob_writes                  202637856                       # The number of ROB writes
system.cpu1.timesIdled                          22246                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          5979552                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              3109125                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             9544376                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              14208                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                586542                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      6200673                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      12245369                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       294495                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       140084                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2722974                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1846836                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5448820                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1986920                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  74274760500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6096991                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       374933                       # Transaction distribution
system.membus.trans_dist::WritebackClean            7                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5670261                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            22807                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          10062                       # Transaction distribution
system.membus.trans_dist::ReadExReq             70183                       # Transaction distribution
system.membus.trans_dist::ReadExResp            70062                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6096991                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           125                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     18412422                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               18412422                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    418687552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               418687552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            29768                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6200168                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6200168    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6200168                       # Request fanout histogram
system.membus.respLayer1.occupancy        31558439277                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             42.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         14774737694                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              19.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON    74274760500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  74274760500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  74274760500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  74274760500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  74274760500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON    74274760500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  74274760500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  74274760500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  74274760500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  74274760500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                254                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          127                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    11849421.259843                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   23328328.978950                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          127    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        52000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     77409500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            127                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    72769884000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1504876500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  74274760500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      7155961                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         7155961                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      7155961                       # number of overall hits
system.cpu0.icache.overall_hits::total        7155961                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       117148                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        117148                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       117148                       # number of overall misses
system.cpu0.icache.overall_misses::total       117148                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   7622846992                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   7622846992                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   7622846992                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   7622846992                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      7273109                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      7273109                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      7273109                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      7273109                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.016107                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.016107                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.016107                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.016107                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 65070.227336                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 65070.227336                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 65070.227336                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 65070.227336                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        19736                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets           10                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              338                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    58.390533                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets           10                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       108401                       # number of writebacks
system.cpu0.icache.writebacks::total           108401                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         8728                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         8728                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         8728                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         8728                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       108420                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       108420                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       108420                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       108420                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   7030186992                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   7030186992                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   7030186992                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   7030186992                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.014907                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.014907                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.014907                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.014907                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 64842.160044                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 64842.160044                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 64842.160044                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 64842.160044                       # average overall mshr miss latency
system.cpu0.icache.replacements                108401                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      7155961                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        7155961                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       117148                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       117148                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   7622846992                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   7622846992                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      7273109                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      7273109                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.016107                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.016107                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 65070.227336                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 65070.227336                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         8728                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         8728                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       108420                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       108420                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   7030186992                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   7030186992                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.014907                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.014907                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 64842.160044                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 64842.160044                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  74274760500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999976                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            7265796                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           108452                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            66.995500                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999976                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         14654638                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        14654638                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  74274760500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     17636298                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17636298                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     17636298                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17636298                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      5816653                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       5816653                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      5816653                       # number of overall misses
system.cpu0.dcache.overall_misses::total      5816653                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 434311350569                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 434311350569                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 434311350569                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 434311350569                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     23452951                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     23452951                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     23452951                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     23452951                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.248014                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.248014                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.248014                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.248014                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 74666.883269                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 74666.883269                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 74666.883269                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 74666.883269                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      9314206                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       231827                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           193911                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3219                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    48.033407                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    72.018329                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1328484                       # number of writebacks
system.cpu0.dcache.writebacks::total          1328484                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4458533                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4458533                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4458533                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4458533                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1358120                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1358120                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1358120                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1358120                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 104491228343                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 104491228343                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 104491228343                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 104491228343                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.057908                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.057908                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.057908                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.057908                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 76938.141212                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 76938.141212                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 76938.141212                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 76938.141212                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1328472                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     16440317                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       16440317                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      5313526                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      5313526                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 395966889000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 395966889000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     21753843                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     21753843                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.244257                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.244257                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 74520.551701                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 74520.551701                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4048661                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4048661                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1264865                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1264865                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  98093077000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  98093077000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.058144                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.058144                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 77552.210710                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 77552.210710                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1195981                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1195981                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       503127                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       503127                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  38344461569                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  38344461569                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1699108                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1699108                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.296112                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.296112                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 76212.291467                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 76212.291467                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       409872                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       409872                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        93255                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        93255                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   6398151343                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   6398151343                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.054885                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.054885                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 68609.204257                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 68609.204257                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        60795                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        60795                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1492                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1492                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     47564500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     47564500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        62287                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        62287                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.023954                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.023954                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 31879.691689                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 31879.691689                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1031                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1031                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          461                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          461                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      4578500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      4578500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.007401                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.007401                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  9931.670282                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9931.670282                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        55842                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        55842                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         5650                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         5650                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     41118500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     41118500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        61492                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        61492                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.091882                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.091882                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  7277.610619                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  7277.610619                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         5524                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         5524                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     35624500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     35624500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.089833                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.089833                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  6449.040550                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6449.040550                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       709500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       709500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       679500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       679500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2231                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2231                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         2814                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         2814                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     58442000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     58442000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         5045                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         5045                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.557780                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.557780                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 20768.301350                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 20768.301350                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         2814                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         2814                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     55628000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     55628000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.557780                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.557780                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 19768.301350                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 19768.301350                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  74274760500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.880989                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           19124334                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1349196                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            14.174615                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.880989                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.996281                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.996281                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         48512714                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        48512714                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  74274760500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               34206                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              385680                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                6049                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              358417                       # number of demand (read+write) hits
system.l2.demand_hits::total                   784352                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              34206                       # number of overall hits
system.l2.overall_hits::.cpu0.data             385680                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               6049                       # number of overall hits
system.l2.overall_hits::.cpu1.data             358417                       # number of overall hits
system.l2.overall_hits::total                  784352                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             74194                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            940642                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             15978                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            866071                       # number of demand (read+write) misses
system.l2.demand_misses::total                1896885                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            74194                       # number of overall misses
system.l2.overall_misses::.cpu0.data           940642                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            15978                       # number of overall misses
system.l2.overall_misses::.cpu1.data           866071                       # number of overall misses
system.l2.overall_misses::total               1896885                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   6489797999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  97323721467                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1455654500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  91126901111                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     196396075077                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   6489797999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  97323721467                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1455654500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  91126901111                       # number of overall miss cycles
system.l2.overall_miss_latency::total    196396075077                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          108400                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1326322                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           22027                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1224488                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2681237                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         108400                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1326322                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          22027                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1224488                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2681237                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.684446                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.709211                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.725382                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.707292                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.707466                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.684446                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.709211                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.725382                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.707292                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.707466                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 87470.657991                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 103465.209364                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91103.673801                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 105218.742010                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 103536.100015                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 87470.657991                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 103465.209364                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91103.673801                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 105218.742010                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 103536.100015                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             618346                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     17853                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      34.635411                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   4168940                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              374931                       # number of writebacks
system.l2.writebacks::total                    374931                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            592                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         124208                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            382                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         109707                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              234889                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           592                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        124208                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           382                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        109707                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             234889                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        73602                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       816434                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        15596                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       756364                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1661996                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        73602                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       816434                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        15596                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       756364                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      4605179                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6267175                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   5717146002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  81668721203                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1280574002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  76949435305                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 165615876512                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   5717146002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  81668721203                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1280574002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  76949435305                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 418951708431                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 584567584943                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.678985                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.615562                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.708040                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.617698                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.619862                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.678985                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.615562                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.708040                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.617698                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      2.337419                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 77676.503383                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 100031.014391                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 82109.130675                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 101735.983343                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 99648.781653                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 77676.503383                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 100031.014391                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 82109.130675                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 101735.983343                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 90974.033459                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93274.495278                       # average overall mshr miss latency
system.l2.replacements                        7915537                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       444053                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           444053                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            2                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              2                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks       444055                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       444055                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000005                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000005                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            2                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            2                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000005                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000005                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      1989342                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1989342                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            7                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              7                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      1989349                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1989349                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000004                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000004                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            7                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            7                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000004                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000004                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      4605179                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        4605179                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 418951708431                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 418951708431                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 90974.033459                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 90974.033459                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            1096                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            1254                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2350                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          1078                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          1194                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               2272                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1911000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      1722500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      3633500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         2174                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         2448                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             4622                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.495860                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.487745                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.491562                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  1772.727273                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1442.629816                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1599.251761                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            4                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            6                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              10                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         1074                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         1188                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          2262                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     21650991                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     23895496                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     45546487                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.494020                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.485294                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.489399                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20159.209497                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20114.053872                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20135.493811                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           212                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           207                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                419                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          590                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          345                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              935                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      2697000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      2272000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      4969000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          802                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          552                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1354                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.735661                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.625000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.690547                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  4571.186441                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  6585.507246                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  5314.438503                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           10                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            7                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            17                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          580                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          338                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          918                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     11803500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      7167500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     18971000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.723192                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.612319                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.677991                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20350.862069                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 21205.621302                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20665.577342                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            21656                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            16796                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 38452                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          58074                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          36840                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               94914                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   5920318871                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   4338691397                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10259010268                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        79730                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        53636                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            133366                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.728383                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.686852                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.711681                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 101944.396305                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 117771.210559                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 108087.429336                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        18344                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         6894                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            25238                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        39730                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        29946                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          69676                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   4354259436                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   3584106447                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7938365883                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.498307                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.558319                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.522442                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 109596.260659                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 119685.649068                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 113932.571947                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         34206                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          6049                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              40255                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        74194                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        15978                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            90172                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   6489797999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1455654500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7945452499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       108400                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        22027                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         130427                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.684446                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.725382                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.691360                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 87470.657991                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91103.673801                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88114.409118                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          592                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          382                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           974                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        73602                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        15596                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        89198                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   5717146002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1280574002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6997720004                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.678985                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.708040                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.683892                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 77676.503383                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 82109.130675                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78451.534833                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       364024                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       341621                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            705645                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       882568                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       829231                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1711799                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  91403402596                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  86788209714                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 178191612310                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1246592                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1170852                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2417444                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.707985                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.708229                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.708103                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 103565.280631                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 104661.077208                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 104096.107259                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       105864                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       102813                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       208677                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       776704                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       726418                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1503122                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  77314461767                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  73365328858                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 150679790625                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.623062                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.620418                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.621782                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 99541.732458                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 100996.022755                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 100244.551424                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          233                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           11                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               244                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          160                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           47                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             207                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      4115000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       240500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      4355500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          393                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           58                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           451                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.407125                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.810345                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.458980                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 25718.750000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  5117.021277                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 21041.062802                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           79                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            4                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           83                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data           81                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           43                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          124                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1585998                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       849000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2434998                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.206107                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.741379                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.274945                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19580.222222                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19744.186047                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19637.080645                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  74274760500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  74274760500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999728                       # Cycle average of tags in use
system.l2.tags.total_refs                     9388228                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7915927                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.185992                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      14.739549                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.444774                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        4.186070                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.119945                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        3.872471                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    40.636920                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.230305                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.006950                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.065407                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001874                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.060507                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.634952                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999996                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            32                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.500000                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.500000                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  48884959                       # Number of tag accesses
system.l2.tags.data_accesses                 48884959                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  74274760500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4710784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      52340864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        998272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      48474624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    288166848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          394691392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4710784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       998272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5709056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     23995712                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        23995712                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          73606                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         817826                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          15598                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         757416                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      4502607                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6167053                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       374933                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             374933                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         63423752                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        704692464                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         13440259                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        652639250                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   3879741194                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            5313936919                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     63423752                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     13440259                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         76864011                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      323066838                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            323066838                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      323066838                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        63423752                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       704692464                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        13440259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       652639250                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   3879741194                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5637003757                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    363695.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     73606.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    804311.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     15598.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    748272.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   4489732.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000404514750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        22157                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        22156                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             9071381                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             343856                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     6167053                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     374940                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6167053                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   374940                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  35534                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 11245                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            299365                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            327205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            305223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            325489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            409342                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            421038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            383556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            320754                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            319415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            341183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           420253                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           452250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           609288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           610400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           290183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           296575                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             14871                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             15335                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             15100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             20093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             28725                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             33738                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             27591                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             22249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             22024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             22076                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            25949                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            29189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            27948                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            26005                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            17196                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            15607                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       7.72                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.92                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 258277395769                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                30657595000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            373243377019                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     42122.91                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                60872.91                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  5495186                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  328322                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.62                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.27                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6167053                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               374940                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  447454                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  540839                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  492031                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  466353                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  436418                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  416634                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  393499                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  367803                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  330107                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  298094                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 334648                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 682965                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 400891                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 171162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 135044                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 103228                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  71834                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  36342                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   4688                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1485                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  12438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  16861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  19080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  20290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  21035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  21560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  21991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  22311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  23072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  23740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  22745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  22626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  22709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  22525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  22491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  22623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       671700                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    618.866089                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   446.497657                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   383.283061                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        59621      8.88%      8.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       109840     16.35%     25.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        58349      8.69%     33.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        52197      7.77%     41.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        54810      8.16%     49.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        31236      4.65%     54.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        19442      2.89%     57.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        16062      2.39%     59.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       270143     40.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       671700                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        22156                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     276.736460                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    167.307819                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    294.409167                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         13041     58.86%     58.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         5709     25.77%     84.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767         2302     10.39%     95.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          671      3.03%     98.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279          181      0.82%     98.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           78      0.35%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           68      0.31%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047           45      0.20%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303           28      0.13%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559           11      0.05%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            5      0.02%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            5      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            1      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            3      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         22156                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        22157                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.414812                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.382259                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.103967                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            18611     84.00%     84.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              519      2.34%     86.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1660      7.49%     93.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              738      3.33%     97.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              320      1.44%     98.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              153      0.69%     99.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               86      0.39%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               28      0.13%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               20      0.09%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               15      0.07%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         22157                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              392417216                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2274176                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                23276544                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               394691392                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             23996160                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      5283.32                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       313.38                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   5313.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    323.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        43.72                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    41.28                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.45                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   74274701500                       # Total gap between requests
system.mem_ctrls.avgGap                      11353.53                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4710784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     51475904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       998272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     47889408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    287342848                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     23276544                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 63423752.137174516916                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 693047054.658627986908                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 13440258.753846807405                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 644760180.680757641792                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 3868647250.636372089386                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 313384302.329726159573                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        73606                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       817826                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        15598                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       757416                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      4502607                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       374940                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2667145440                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  47773646851                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    632684769                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  45519933913                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 276649966046                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1854566666028                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36235.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     58415.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     40561.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     60098.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     61442.17                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4946302.52                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.66                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2806284180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1491575415                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         23844365580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          970914780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5863050960.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      32605862760                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1063939200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        68645992875                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        924.216954                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2416546279                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2480140000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  69378074221                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1989703800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1057529880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         19934680080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          927604440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5863050960.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      30964963290                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2445749280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        63183281730                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        850.669612                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5920816310                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2480140000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  65873804190                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1002                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          502                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    15363878.486056                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   19620088.927122                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          502    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        26500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    220770000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            502                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    66562093500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   7712667000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  74274760500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      7113026                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         7113026                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      7113026                       # number of overall hits
system.cpu1.icache.overall_hits::total        7113026                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        23327                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         23327                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        23327                       # number of overall misses
system.cpu1.icache.overall_misses::total        23327                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1665641000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1665641000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1665641000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1665641000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      7136353                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      7136353                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      7136353                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      7136353                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003269                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003269                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003269                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003269                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 71403.995370                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 71403.995370                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 71403.995370                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 71403.995370                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          195                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    48.750000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        22027                       # number of writebacks
system.cpu1.icache.writebacks::total            22027                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1300                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1300                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1300                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1300                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        22027                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        22027                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        22027                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        22027                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1557285500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1557285500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1557285500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1557285500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003087                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003087                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003087                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003087                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 70698.937667                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 70698.937667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 70698.937667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 70698.937667                       # average overall mshr miss latency
system.cpu1.icache.replacements                 22027                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      7113026                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        7113026                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        23327                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        23327                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1665641000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1665641000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      7136353                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      7136353                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003269                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003269                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 71403.995370                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 71403.995370                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1300                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1300                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        22027                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        22027                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1557285500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1557285500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003087                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003087                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 70698.937667                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 70698.937667                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  74274760500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            7254928                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            22059                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           328.887438                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         14294733                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        14294733                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  74274760500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     17197516                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17197516                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     17197516                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17197516                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5470982                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5470982                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5470982                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5470982                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 417475742899                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 417475742899                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 417475742899                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 417475742899                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     22668498                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     22668498                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     22668498                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     22668498                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.241347                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.241347                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.241347                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.241347                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 76307.277724                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 76307.277724                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 76307.277724                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 76307.277724                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      7893546                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       238582                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           163185                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3405                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    48.371762                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    70.068135                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1223262                       # number of writebacks
system.cpu1.dcache.writebacks::total          1223262                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      4216667                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4216667                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      4216667                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4216667                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1254315                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1254315                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1254315                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1254315                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  97721745281                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  97721745281                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  97721745281                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  97721745281                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.055333                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.055333                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.055333                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.055333                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 77908.456234                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 77908.456234                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 77908.456234                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 77908.456234                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1223245                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     16160560                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       16160560                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5134992                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5134992                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 389713392500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 389713392500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     21295552                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     21295552                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.241130                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.241130                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 75893.670818                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 75893.670818                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3947112                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3947112                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1187880                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1187880                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  93038008000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  93038008000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.055781                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.055781                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 78322.732936                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 78322.732936                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1036956                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1036956                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       335990                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       335990                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  27762350399                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  27762350399                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1372946                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1372946                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.244722                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.244722                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 82628.502036                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 82628.502036                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       269555                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       269555                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        66435                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        66435                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   4683737281                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   4683737281                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.048389                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.048389                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 70501.050365                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 70501.050365                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        47474                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        47474                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          862                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          862                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     39917500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     39917500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        48336                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        48336                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.017833                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.017833                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 46308.004640                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 46308.004640                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          226                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          226                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          636                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          636                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     22857000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     22857000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.013158                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.013158                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 35938.679245                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 35938.679245                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        42914                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        42914                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         5119                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         5119                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     32239500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     32239500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        48033                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        48033                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.106573                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.106573                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6298.007423                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6298.007423                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         5024                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         5024                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     27247500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     27247500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.104595                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.104595                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5423.467357                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5423.467357                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       734000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       734000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       702000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       702000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1640                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1640                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         2774                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         2774                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     71048000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     71048000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         4414                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         4414                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.628455                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.628455                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 25612.112473                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 25612.112473                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         2774                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         2774                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     68274000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     68274000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.628455                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.628455                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 24612.112473                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 24612.112473                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  74274760500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.456862                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           18556071                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1245529                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.898144                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.456862                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.983027                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.983027                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         46784064                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        46784064                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  74274760500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2584021                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       818986                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2238091                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         7540606                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          7786316                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           25137                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         10486                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          35623                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           62                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           62                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           140607                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          140608                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        130446                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2453574                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          451                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          451                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       325221                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      4025404                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        66081                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3713871                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8130577                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     13875328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    169907072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2819456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    156654912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              343256768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        15774954                       # Total snoops (count)
system.tol2bus.snoopTraffic                  26776640                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         18466541                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.133148                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.361383                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               16147873     87.44%     87.44% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2178560     11.80%     99.24% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 140092      0.76%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                     16      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           18466541                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5410370855                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2035431262                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         162743772                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1879928998                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          33239601                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3001                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
