//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-29190527
// Cuda compilation tools, release 11.1, V11.1.105
// Based on LLVM 3.4svn
//

.version 7.1
.target sm_80
.address_size 64

	// .globl	Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_B_more_parallel_7098173032905717651_kernel0

.visible .entry Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_B_more_parallel_7098173032905717651_kernel0(
	.param .u64 Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_B_more_parallel_7098173032905717651_kernel0_param_0,
	.param .u64 Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_B_more_parallel_7098173032905717651_kernel0_param_1,
	.param .u64 Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_B_more_parallel_7098173032905717651_kernel0_param_2,
	.param .u64 Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_B_more_parallel_7098173032905717651_kernel0_param_3
)
{
	.reg .pred 	%p<4>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<9>;


	ld.param.u64 	%rd1, [Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_B_more_parallel_7098173032905717651_kernel0_param_0];
	ld.param.u64 	%rd2, [Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_B_more_parallel_7098173032905717651_kernel0_param_1];
	ld.param.u64 	%rd3, [Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_B_more_parallel_7098173032905717651_kernel0_param_2];
	ld.param.u64 	%rd4, [Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_B_more_parallel_7098173032905717651_kernel0_param_3];
	mov.u32 	%r1, %ctaid.x;
	setp.lt.s32	%p1, %r1, 1;
	@%p1 bra 	BB0_6;

	setp.lt.s32	%p2, %r1, 2;
	@%p2 bra 	BB0_5;
	bra.uni 	BB0_2;

BB0_5:
	cvta.to.global.u64 	%rd7, %rd2;
	mov.u32 	%r4, 0;
	st.global.u32 	[%rd7], %r4;
	bra.uni 	BB0_7;

BB0_6:
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r5, 0;
	st.global.u32 	[%rd8], %r5;
	bra.uni 	BB0_7;

BB0_2:
	setp.lt.s32	%p3, %r1, 3;
	@%p3 bra 	BB0_4;
	bra.uni 	BB0_3;

BB0_4:
	cvta.to.global.u64 	%rd6, %rd3;
	mov.u32 	%r3, 0;
	st.global.u32 	[%rd6], %r3;
	bra.uni 	BB0_7;

BB0_3:
	cvta.to.global.u64 	%rd5, %rd4;
	mov.u32 	%r2, 0;
	st.global.u32 	[%rd5], %r2;

BB0_7:
	ret;
}


