// Seed: 2662996532
module module_0 (
    input uwire id_0,
    input tri1 id_1,
    input wire id_2,
    input supply0 id_3,
    input uwire id_4
    , id_10,
    input wand id_5,
    output supply1 id_6,
    input tri0 id_7,
    output uwire id_8
);
  reg id_11;
  always @(posedge id_2 !=? -1'b0) begin : LABEL_0
    id_11 <= id_2;
  end
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input wire id_0,
    input tri id_1,
    input wor id_2,
    output logic id_3,
    input supply1 id_4,
    input wor id_5,
    input wor id_6,
    output wor id_7,
    output wor id_8,
    output tri1 id_9
);
  assign id_7 = -1 == 1 * -1 - 1;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_5,
      id_1,
      id_5,
      id_6,
      id_7,
      id_1,
      id_8
  );
  always @(posedge id_1 or posedge -1) id_3#(1) <= -1'b0;
endmodule
