{
  "Top": "DigitRec",
  "RtlTop": "a0_DigitRec",
  "RtlPrefix": "a0_",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu9eg",
    "Package": "-ffvb1156",
    "Speed": "-2-e"
  },
  "HlsSolution": {
    "Config": [
      "config_interface -m_axi_addr64=1",
      "config_rtl -reset_level=low -prefix=a0_"
    ],
    "Directives": [
      "interface DigitRec {{bram positionBoolean0mode} {port positionBooleanTextRequiredglobal_test_set}} {}",
      "resource DigitRec {{variable positionBooleanTextRequiredglobal_test_set} {core RAM_1P}} {}",
      "interface DigitRec {{bram positionBoolean0mode} {port positionBooleanTextRequiredglobal_results}} {}",
      "resource DigitRec {{variable positionBooleanTextRequiredglobal_results} {core RAM_1P}} {}",
      "interface DigitRec {{bram positionBoolean0mode} {port positionBooleanTextRequiredglobal_training_set}} {}",
      "resource DigitRec {{variable positionBooleanTextRequiredglobal_training_set} {core RAM_1P}} {}",
      "latency DigitRec {{min 1}} {}"
    ]
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10.001",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "9003",
    "Uncertainty": "2.70027"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.001 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "DigitRec",
    "Version": "1.0",
    "DisplayName": "Digitrec",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": ["\/home\/ylxiao_seas_upenn_edu\/Roseetta\/rosetta\/digit-recognition\/src\/sdsoc\/digitrec.cpp"],
    "Vhdl": [
      "impl\/vhdl\/a0_DigitRec_mul_mul_WhU.vhd",
      "impl\/vhdl\/a0_DigitRec_mux_32_3Rg6.vhd",
      "impl\/vhdl\/a0_DigitRec_mux_42_3Thq.vhd",
      "impl\/vhdl\/a0_DigitRec_mux_83_3UhA.vhd",
      "impl\/vhdl\/a0_DigitRec_mux_104_Shg.vhd",
      "impl\/vhdl\/a0_DigitRec_mux_164_VhK.vhd",
      "impl\/vhdl\/a0_DigitRec_mux_1207QgW.vhd",
      "impl\/vhdl\/a0_DigitRec_results.vhd",
      "impl\/vhdl\/a0_DigitRec_test_set_V.vhd",
      "impl\/vhdl\/a0_DigitRec_trainingbkb.vhd",
      "impl\/vhdl\/a0_DigitRec_urem_15nPgM.vhd",
      "impl\/vhdl\/a0_popcount.vhd",
      "impl\/vhdl\/a0_DigitRec.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/a0_DigitRec_mul_mul_WhU.v",
      "impl\/verilog\/a0_DigitRec_mux_32_3Rg6.v",
      "impl\/verilog\/a0_DigitRec_mux_42_3Thq.v",
      "impl\/verilog\/a0_DigitRec_mux_83_3UhA.v",
      "impl\/verilog\/a0_DigitRec_mux_104_Shg.v",
      "impl\/verilog\/a0_DigitRec_mux_164_VhK.v",
      "impl\/verilog\/a0_DigitRec_mux_1207QgW.v",
      "impl\/verilog\/a0_DigitRec_results.v",
      "impl\/verilog\/a0_DigitRec_results_ram.dat",
      "impl\/verilog\/a0_DigitRec_test_set_V.v",
      "impl\/verilog\/a0_DigitRec_test_set_V_ram.dat",
      "impl\/verilog\/a0_DigitRec_trainingbkb.v",
      "impl\/verilog\/a0_DigitRec_trainingbkb_ram.dat",
      "impl\/verilog\/a0_DigitRec_urem_15nPgM.v",
      "impl\/verilog\/a0_popcount.v",
      "impl\/verilog\/a0_DigitRec.v"
    ],
    "Misc": ["impl\/misc\/logo.png"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "reset": "ap_rst_n"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "global_results": {
      "type": "native_bram",
      "is_adaptor": "true",
      "mode": "master",
      "port_prefix": "global_results",
      "mem_width": "8",
      "mem_depth": "2000",
      "mem_ports": "a",
      "addr_width": "32",
      "we_width": "1",
      "master_type": "BRAM_CTRL",
      "ctype": {
        "EN": {"Type": "bool"},
        "CLK": {"Type": "bool"},
        "RST": {"Type": "bool"},
        "ADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "WE": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "DIN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "DOUT": {
          "Type": "integer unsigned",
          "Width": "8"
        }
      }
    },
    "global_test_set_V": {
      "type": "native_bram",
      "is_adaptor": "true",
      "mode": "master",
      "port_prefix": "global_test_set_V",
      "mem_width": "256",
      "mem_depth": "2000",
      "mem_ports": "a",
      "addr_width": "32",
      "we_width": "32",
      "master_type": "BRAM_CTRL",
      "ctype": {
        "EN": {"Type": "bool"},
        "CLK": {"Type": "bool"},
        "RST": {"Type": "bool"},
        "ADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "WE": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "DIN": {
          "Type": "integer unsigned",
          "Width": "256"
        },
        "DOUT": {
          "Type": "integer unsigned",
          "Width": "256"
        }
      }
    },
    "global_training_set_V": {
      "type": "native_bram",
      "is_adaptor": "true",
      "mode": "master",
      "port_prefix": "global_training_set_V",
      "mem_width": "256",
      "mem_depth": "9000",
      "mem_ports": "a",
      "addr_width": "32",
      "we_width": "32",
      "master_type": "BRAM_CTRL",
      "ctype": {
        "EN": {"Type": "bool"},
        "CLK": {"Type": "bool"},
        "RST": {"Type": "bool"},
        "ADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "WE": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "DIN": {
          "Type": "integer unsigned",
          "Width": "256"
        },
        "DOUT": {
          "Type": "integer unsigned",
          "Width": "256"
        }
      }
    },
    "run": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }}
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "global_training_set_V_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "global_training_set_V_EN_A": {
      "dir": "out",
      "width": "1"
    },
    "global_training_set_V_WEN_A": {
      "dir": "out",
      "width": "32"
    },
    "global_training_set_V_Din_A": {
      "dir": "out",
      "width": "256"
    },
    "global_training_set_V_Dout_A": {
      "dir": "in",
      "width": "256"
    },
    "global_training_set_V_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "global_training_set_V_Rst_A": {
      "dir": "out",
      "width": "1"
    },
    "global_test_set_V_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "global_test_set_V_EN_A": {
      "dir": "out",
      "width": "1"
    },
    "global_test_set_V_WEN_A": {
      "dir": "out",
      "width": "32"
    },
    "global_test_set_V_Din_A": {
      "dir": "out",
      "width": "256"
    },
    "global_test_set_V_Dout_A": {
      "dir": "in",
      "width": "256"
    },
    "global_test_set_V_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "global_test_set_V_Rst_A": {
      "dir": "out",
      "width": "1"
    },
    "global_results_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "global_results_EN_A": {
      "dir": "out",
      "width": "1"
    },
    "global_results_WEN_A": {
      "dir": "out",
      "width": "1"
    },
    "global_results_Din_A": {
      "dir": "out",
      "width": "8"
    },
    "global_results_Dout_A": {
      "dir": "in",
      "width": "8"
    },
    "global_results_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "global_results_Rst_A": {
      "dir": "out",
      "width": "1"
    },
    "run": {
      "dir": "in",
      "width": "32"
    }
  },
  "CPorts": {
    "ap_ctrl": {
      "interfaceRef": "ap_ctrl",
      "dir": "out"
    },
    "global_training_set_V": {
      "interfaceRef": "global_training_set_V",
      "dir": "inout"
    },
    "global_test_set_V": {
      "interfaceRef": "global_test_set_V",
      "dir": "inout"
    },
    "global_results": {
      "interfaceRef": "global_results",
      "dir": "inout"
    },
    "run": {
      "interfaceRef": "run",
      "dir": "in",
      "dataWidth": "32",
      "handshakeRef": "ap_none"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "DigitRec",
      "Instances": [
        {
          "ModuleName": "popcount",
          "InstanceName": "knn_set_0_2_popcount_fu_3480"
        },
        {
          "ModuleName": "popcount",
          "InstanceName": "knn_set_3_3_popcount_fu_3485"
        },
        {
          "ModuleName": "popcount",
          "InstanceName": "knn_set_6_3_popcount_fu_3490"
        },
        {
          "ModuleName": "popcount",
          "InstanceName": "knn_set_9_3_popcount_fu_3495"
        },
        {
          "ModuleName": "popcount",
          "InstanceName": "knn_set_12_3_popcount_fu_3500"
        },
        {
          "ModuleName": "popcount",
          "InstanceName": "knn_set_15_3_popcount_fu_3505"
        },
        {
          "ModuleName": "popcount",
          "InstanceName": "knn_set_18_3_popcount_fu_3510"
        },
        {
          "ModuleName": "popcount",
          "InstanceName": "knn_set_21_3_popcount_fu_3515"
        },
        {
          "ModuleName": "popcount",
          "InstanceName": "knn_set_24_3_popcount_fu_3520"
        },
        {
          "ModuleName": "popcount",
          "InstanceName": "knn_set_27_3_popcount_fu_3525"
        },
        {
          "ModuleName": "popcount",
          "InstanceName": "knn_set_30_3_popcount_fu_3530"
        },
        {
          "ModuleName": "popcount",
          "InstanceName": "knn_set_33_3_popcount_fu_3535"
        },
        {
          "ModuleName": "popcount",
          "InstanceName": "knn_set_36_3_popcount_fu_3540"
        },
        {
          "ModuleName": "popcount",
          "InstanceName": "knn_set_39_3_popcount_fu_3545"
        },
        {
          "ModuleName": "popcount",
          "InstanceName": "knn_set_42_3_popcount_fu_3550"
        },
        {
          "ModuleName": "popcount",
          "InstanceName": "knn_set_45_3_popcount_fu_3555"
        },
        {
          "ModuleName": "popcount",
          "InstanceName": "knn_set_48_3_popcount_fu_3560"
        },
        {
          "ModuleName": "popcount",
          "InstanceName": "knn_set_51_3_popcount_fu_3565"
        },
        {
          "ModuleName": "popcount",
          "InstanceName": "knn_set_54_3_popcount_fu_3570"
        },
        {
          "ModuleName": "popcount",
          "InstanceName": "knn_set_57_3_popcount_fu_3575"
        },
        {
          "ModuleName": "popcount",
          "InstanceName": "knn_set_60_3_popcount_fu_3580"
        },
        {
          "ModuleName": "popcount",
          "InstanceName": "knn_set_63_3_popcount_fu_3585"
        },
        {
          "ModuleName": "popcount",
          "InstanceName": "knn_set_66_3_popcount_fu_3590"
        },
        {
          "ModuleName": "popcount",
          "InstanceName": "knn_set_69_3_popcount_fu_3595"
        },
        {
          "ModuleName": "popcount",
          "InstanceName": "knn_set_72_3_popcount_fu_3600"
        },
        {
          "ModuleName": "popcount",
          "InstanceName": "knn_set_75_3_popcount_fu_3605"
        },
        {
          "ModuleName": "popcount",
          "InstanceName": "knn_set_78_3_popcount_fu_3610"
        },
        {
          "ModuleName": "popcount",
          "InstanceName": "knn_set_81_3_popcount_fu_3615"
        },
        {
          "ModuleName": "popcount",
          "InstanceName": "knn_set_84_3_popcount_fu_3620"
        },
        {
          "ModuleName": "popcount",
          "InstanceName": "knn_set_87_3_popcount_fu_3625"
        },
        {
          "ModuleName": "popcount",
          "InstanceName": "knn_set_90_3_popcount_fu_3630"
        },
        {
          "ModuleName": "popcount",
          "InstanceName": "knn_set_93_3_popcount_fu_3635"
        },
        {
          "ModuleName": "popcount",
          "InstanceName": "knn_set_96_3_popcount_fu_3640"
        },
        {
          "ModuleName": "popcount",
          "InstanceName": "knn_set_99_3_popcount_fu_3645"
        },
        {
          "ModuleName": "popcount",
          "InstanceName": "knn_set_102_3_popcount_fu_3650"
        },
        {
          "ModuleName": "popcount",
          "InstanceName": "knn_set_105_3_popcount_fu_3655"
        },
        {
          "ModuleName": "popcount",
          "InstanceName": "knn_set_108_3_popcount_fu_3660"
        },
        {
          "ModuleName": "popcount",
          "InstanceName": "knn_set_111_3_popcount_fu_3665"
        },
        {
          "ModuleName": "popcount",
          "InstanceName": "knn_set_114_3_popcount_fu_3670"
        },
        {
          "ModuleName": "popcount",
          "InstanceName": "knn_set_117_3_popcount_fu_3675"
        }
      ]
    },
    "Metrics": {
      "popcount": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.673"
        },
        "Area": {
          "FF": "0",
          "LUT": "2706",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "DigitRec": {
        "Latency": {
          "LatencyBest": "9003",
          "LatencyAvg": "634014",
          "LatencyWorst": "1259024",
          "PipelineIIMin": "9004",
          "PipelineIIMax": "1259025",
          "PipelineII": "9004 ~ 1259025",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.290"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "9000",
            "Latency": "9000",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "Loop 2",
            "TripCount": "9000",
            "Latency": "9017",
            "PipelineII": "1",
            "PipelineDepth": "19"
          },
          {
            "Name": "Loop 3",
            "TripCount": "2000",
            "Latency": "2000",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "TEST_LOOP",
            "TripCount": "2000",
            "Latency": "1246000",
            "PipelineII": "",
            "PipelineDepth": "623",
            "Loops": [
              {
                "Name": "TRAINING_LOOP",
                "TripCount": "450",
                "Latency": "490",
                "PipelineII": "1",
                "PipelineDepth": "42"
              },
              {
                "Name": "LANES_INSERTION_SORT_OUTER",
                "TripCount": "120",
                "Latency": "120",
                "PipelineII": "1",
                "PipelineDepth": "2"
              },
              {
                "Name": "INCREMENT",
                "TripCount": "3",
                "Latency": "3",
                "PipelineII": "1",
                "PipelineDepth": "1"
              }
            ]
          },
          {
            "Name": "Loop 5",
            "TripCount": "2000",
            "Latency": "2000",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }
        ],
        "Area": {
          "BRAM_18K": "350",
          "DSP48E": "1",
          "FF": "10834",
          "LUT": "149095",
          "URAM": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2020-08-12 22:42:27 UTC",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.2"
  }
}
