Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Dec 23 11:15:13 2019
| Host         : DESKTOP-NTANC38 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 480 register/latch pins with no clock driven by root clock pin: design_1_i/initializer_0/inst/clk_o_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1172 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     25.801        0.000                      0                   65        0.237        0.000                      0                   65        3.000        0.000                       0                    41  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                            ------------       ----------      --------------
clk                              {0.000 5.000}      10.000          100.000         
  clk_out2_design_1_clk_wiz_0_0  {0.000 15.625}     31.250          32.000          
  clkfbout_design_1_clk_wiz_0_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out2_design_1_clk_wiz_0_0       25.801        0.000                      0                   65        0.237        0.000                      0                   65       15.125        0.000                       0                    37  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       25.801ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.801ns  (required time - arrival time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/port_0_o_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@31.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.830ns  (logic 1.251ns (25.902%)  route 3.579ns (74.098%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 29.725 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.541    -0.926    design_1_i/initializer_0/inst/clk_i
    SLICE_X12Y71         FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDSE (Prop_fdse_C_Q)         0.478    -0.448 f  design_1_i/initializer_0/inst/clk_i_counter_reg[15]/Q
                         net (fo=5, routed)           1.288     0.840    design_1_i/initializer_0/inst/clk_i_counter[15]
    SLICE_X15Y71         LUT4 (Prop_lut4_I1_O)        0.323     1.163 f  design_1_i/initializer_0/inst/rst_o_i_5/O
                         net (fo=1, routed)           0.433     1.597    design_1_i/initializer_0/inst/rst_o_i_5_n_0
    SLICE_X15Y71         LUT5 (Prop_lut5_I4_O)        0.326     1.923 f  design_1_i/initializer_0/inst/rst_o_i_3/O
                         net (fo=10, routed)          1.228     3.151    design_1_i/initializer_0/inst/rst_o_i_3_n_0
    SLICE_X11Y69         LUT6 (Prop_lut6_I1_O)        0.124     3.275 r  design_1_i/initializer_0/inst/port_0_o[6]_i_1/O
                         net (fo=5, routed)           0.629     3.904    design_1_i/initializer_0/inst/port_0_o[6]_i_1_n_0
    SLICE_X11Y69         FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.830    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    26.626 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.298 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.427    29.725    design_1_i/initializer_0/inst/clk_i
    SLICE_X11Y69         FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[4]/C
                         clock pessimism              0.564    30.289    
                         clock uncertainty           -0.155    30.134    
    SLICE_X11Y69         FDRE (Setup_fdre_C_R)       -0.429    29.705    design_1_i/initializer_0/inst/port_0_o_reg[4]
  -------------------------------------------------------------------
                         required time                         29.705    
                         arrival time                          -3.904    
  -------------------------------------------------------------------
                         slack                                 25.801    

Slack (MET) :             25.940ns  (required time - arrival time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/port_0_o_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@31.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.691ns  (logic 1.251ns (26.666%)  route 3.440ns (73.334%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 29.726 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.541    -0.926    design_1_i/initializer_0/inst/clk_i
    SLICE_X12Y71         FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDSE (Prop_fdse_C_Q)         0.478    -0.448 f  design_1_i/initializer_0/inst/clk_i_counter_reg[15]/Q
                         net (fo=5, routed)           1.288     0.840    design_1_i/initializer_0/inst/clk_i_counter[15]
    SLICE_X15Y71         LUT4 (Prop_lut4_I1_O)        0.323     1.163 f  design_1_i/initializer_0/inst/rst_o_i_5/O
                         net (fo=1, routed)           0.433     1.597    design_1_i/initializer_0/inst/rst_o_i_5_n_0
    SLICE_X15Y71         LUT5 (Prop_lut5_I4_O)        0.326     1.923 f  design_1_i/initializer_0/inst/rst_o_i_3/O
                         net (fo=10, routed)          1.228     3.151    design_1_i/initializer_0/inst/rst_o_i_3_n_0
    SLICE_X11Y69         LUT6 (Prop_lut6_I1_O)        0.124     3.275 r  design_1_i/initializer_0/inst/port_0_o[6]_i_1/O
                         net (fo=5, routed)           0.491     3.765    design_1_i/initializer_0/inst/port_0_o[6]_i_1_n_0
    SLICE_X11Y68         FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.830    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    26.626 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.298 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.428    29.726    design_1_i/initializer_0/inst/clk_i
    SLICE_X11Y68         FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[0]/C
                         clock pessimism              0.564    30.290    
                         clock uncertainty           -0.155    30.135    
    SLICE_X11Y68         FDRE (Setup_fdre_C_R)       -0.429    29.706    design_1_i/initializer_0/inst/port_0_o_reg[0]
  -------------------------------------------------------------------
                         required time                         29.706    
                         arrival time                          -3.765    
  -------------------------------------------------------------------
                         slack                                 25.940    

Slack (MET) :             25.940ns  (required time - arrival time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/port_0_o_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@31.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.691ns  (logic 1.251ns (26.666%)  route 3.440ns (73.334%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 29.726 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.541    -0.926    design_1_i/initializer_0/inst/clk_i
    SLICE_X12Y71         FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDSE (Prop_fdse_C_Q)         0.478    -0.448 f  design_1_i/initializer_0/inst/clk_i_counter_reg[15]/Q
                         net (fo=5, routed)           1.288     0.840    design_1_i/initializer_0/inst/clk_i_counter[15]
    SLICE_X15Y71         LUT4 (Prop_lut4_I1_O)        0.323     1.163 f  design_1_i/initializer_0/inst/rst_o_i_5/O
                         net (fo=1, routed)           0.433     1.597    design_1_i/initializer_0/inst/rst_o_i_5_n_0
    SLICE_X15Y71         LUT5 (Prop_lut5_I4_O)        0.326     1.923 f  design_1_i/initializer_0/inst/rst_o_i_3/O
                         net (fo=10, routed)          1.228     3.151    design_1_i/initializer_0/inst/rst_o_i_3_n_0
    SLICE_X11Y69         LUT6 (Prop_lut6_I1_O)        0.124     3.275 r  design_1_i/initializer_0/inst/port_0_o[6]_i_1/O
                         net (fo=5, routed)           0.491     3.765    design_1_i/initializer_0/inst/port_0_o[6]_i_1_n_0
    SLICE_X11Y68         FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.830    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    26.626 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.298 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.428    29.726    design_1_i/initializer_0/inst/clk_i
    SLICE_X11Y68         FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[3]/C
                         clock pessimism              0.564    30.290    
                         clock uncertainty           -0.155    30.135    
    SLICE_X11Y68         FDRE (Setup_fdre_C_R)       -0.429    29.706    design_1_i/initializer_0/inst/port_0_o_reg[3]
  -------------------------------------------------------------------
                         required time                         29.706    
                         arrival time                          -3.765    
  -------------------------------------------------------------------
                         slack                                 25.940    

Slack (MET) :             25.940ns  (required time - arrival time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/port_0_o_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@31.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.691ns  (logic 1.251ns (26.666%)  route 3.440ns (73.334%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 29.726 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.541    -0.926    design_1_i/initializer_0/inst/clk_i
    SLICE_X12Y71         FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDSE (Prop_fdse_C_Q)         0.478    -0.448 f  design_1_i/initializer_0/inst/clk_i_counter_reg[15]/Q
                         net (fo=5, routed)           1.288     0.840    design_1_i/initializer_0/inst/clk_i_counter[15]
    SLICE_X15Y71         LUT4 (Prop_lut4_I1_O)        0.323     1.163 f  design_1_i/initializer_0/inst/rst_o_i_5/O
                         net (fo=1, routed)           0.433     1.597    design_1_i/initializer_0/inst/rst_o_i_5_n_0
    SLICE_X15Y71         LUT5 (Prop_lut5_I4_O)        0.326     1.923 f  design_1_i/initializer_0/inst/rst_o_i_3/O
                         net (fo=10, routed)          1.228     3.151    design_1_i/initializer_0/inst/rst_o_i_3_n_0
    SLICE_X11Y69         LUT6 (Prop_lut6_I1_O)        0.124     3.275 r  design_1_i/initializer_0/inst/port_0_o[6]_i_1/O
                         net (fo=5, routed)           0.491     3.765    design_1_i/initializer_0/inst/port_0_o[6]_i_1_n_0
    SLICE_X11Y68         FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.830    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    26.626 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.298 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.428    29.726    design_1_i/initializer_0/inst/clk_i
    SLICE_X11Y68         FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[5]/C
                         clock pessimism              0.564    30.290    
                         clock uncertainty           -0.155    30.135    
    SLICE_X11Y68         FDRE (Setup_fdre_C_R)       -0.429    29.706    design_1_i/initializer_0/inst/port_0_o_reg[5]
  -------------------------------------------------------------------
                         required time                         29.706    
                         arrival time                          -3.765    
  -------------------------------------------------------------------
                         slack                                 25.940    

Slack (MET) :             25.940ns  (required time - arrival time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/port_0_o_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@31.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.691ns  (logic 1.251ns (26.666%)  route 3.440ns (73.334%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 29.726 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.541    -0.926    design_1_i/initializer_0/inst/clk_i
    SLICE_X12Y71         FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDSE (Prop_fdse_C_Q)         0.478    -0.448 f  design_1_i/initializer_0/inst/clk_i_counter_reg[15]/Q
                         net (fo=5, routed)           1.288     0.840    design_1_i/initializer_0/inst/clk_i_counter[15]
    SLICE_X15Y71         LUT4 (Prop_lut4_I1_O)        0.323     1.163 f  design_1_i/initializer_0/inst/rst_o_i_5/O
                         net (fo=1, routed)           0.433     1.597    design_1_i/initializer_0/inst/rst_o_i_5_n_0
    SLICE_X15Y71         LUT5 (Prop_lut5_I4_O)        0.326     1.923 f  design_1_i/initializer_0/inst/rst_o_i_3/O
                         net (fo=10, routed)          1.228     3.151    design_1_i/initializer_0/inst/rst_o_i_3_n_0
    SLICE_X11Y69         LUT6 (Prop_lut6_I1_O)        0.124     3.275 r  design_1_i/initializer_0/inst/port_0_o[6]_i_1/O
                         net (fo=5, routed)           0.491     3.765    design_1_i/initializer_0/inst/port_0_o[6]_i_1_n_0
    SLICE_X11Y68         FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.830    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    26.626 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.298 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.428    29.726    design_1_i/initializer_0/inst/clk_i
    SLICE_X11Y68         FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[6]/C
                         clock pessimism              0.564    30.290    
                         clock uncertainty           -0.155    30.135    
    SLICE_X11Y68         FDRE (Setup_fdre_C_R)       -0.429    29.706    design_1_i/initializer_0/inst/port_0_o_reg[6]
  -------------------------------------------------------------------
                         required time                         29.706    
                         arrival time                          -3.765    
  -------------------------------------------------------------------
                         slack                                 25.940    

Slack (MET) :             26.002ns  (required time - arrival time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/port_0_o_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@31.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.854ns  (logic 1.251ns (25.773%)  route 3.603ns (74.227%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 29.726 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.541    -0.926    design_1_i/initializer_0/inst/clk_i
    SLICE_X12Y71         FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDSE (Prop_fdse_C_Q)         0.478    -0.448 f  design_1_i/initializer_0/inst/clk_i_counter_reg[15]/Q
                         net (fo=5, routed)           1.288     0.840    design_1_i/initializer_0/inst/clk_i_counter[15]
    SLICE_X15Y71         LUT4 (Prop_lut4_I1_O)        0.323     1.163 f  design_1_i/initializer_0/inst/rst_o_i_5/O
                         net (fo=1, routed)           0.433     1.597    design_1_i/initializer_0/inst/rst_o_i_5_n_0
    SLICE_X15Y71         LUT5 (Prop_lut5_I4_O)        0.326     1.923 f  design_1_i/initializer_0/inst/rst_o_i_3/O
                         net (fo=10, routed)          1.227     3.150    design_1_i/initializer_0/inst/rst_o_i_3_n_0
    SLICE_X11Y69         LUT5 (Prop_lut5_I4_O)        0.124     3.274 r  design_1_i/initializer_0/inst/port_0_o[6]_i_2/O
                         net (fo=5, routed)           0.654     3.928    design_1_i/initializer_0/inst/port_0_o[6]_i_2_n_0
    SLICE_X11Y68         FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.830    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    26.626 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.298 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.428    29.726    design_1_i/initializer_0/inst/clk_i
    SLICE_X11Y68         FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[0]/C
                         clock pessimism              0.564    30.290    
                         clock uncertainty           -0.155    30.135    
    SLICE_X11Y68         FDRE (Setup_fdre_C_CE)      -0.205    29.930    design_1_i/initializer_0/inst/port_0_o_reg[0]
  -------------------------------------------------------------------
                         required time                         29.930    
                         arrival time                          -3.928    
  -------------------------------------------------------------------
                         slack                                 26.002    

Slack (MET) :             26.002ns  (required time - arrival time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/port_0_o_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@31.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.854ns  (logic 1.251ns (25.773%)  route 3.603ns (74.227%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 29.726 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.541    -0.926    design_1_i/initializer_0/inst/clk_i
    SLICE_X12Y71         FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDSE (Prop_fdse_C_Q)         0.478    -0.448 f  design_1_i/initializer_0/inst/clk_i_counter_reg[15]/Q
                         net (fo=5, routed)           1.288     0.840    design_1_i/initializer_0/inst/clk_i_counter[15]
    SLICE_X15Y71         LUT4 (Prop_lut4_I1_O)        0.323     1.163 f  design_1_i/initializer_0/inst/rst_o_i_5/O
                         net (fo=1, routed)           0.433     1.597    design_1_i/initializer_0/inst/rst_o_i_5_n_0
    SLICE_X15Y71         LUT5 (Prop_lut5_I4_O)        0.326     1.923 f  design_1_i/initializer_0/inst/rst_o_i_3/O
                         net (fo=10, routed)          1.227     3.150    design_1_i/initializer_0/inst/rst_o_i_3_n_0
    SLICE_X11Y69         LUT5 (Prop_lut5_I4_O)        0.124     3.274 r  design_1_i/initializer_0/inst/port_0_o[6]_i_2/O
                         net (fo=5, routed)           0.654     3.928    design_1_i/initializer_0/inst/port_0_o[6]_i_2_n_0
    SLICE_X11Y68         FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.830    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    26.626 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.298 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.428    29.726    design_1_i/initializer_0/inst/clk_i
    SLICE_X11Y68         FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[3]/C
                         clock pessimism              0.564    30.290    
                         clock uncertainty           -0.155    30.135    
    SLICE_X11Y68         FDRE (Setup_fdre_C_CE)      -0.205    29.930    design_1_i/initializer_0/inst/port_0_o_reg[3]
  -------------------------------------------------------------------
                         required time                         29.930    
                         arrival time                          -3.928    
  -------------------------------------------------------------------
                         slack                                 26.002    

Slack (MET) :             26.002ns  (required time - arrival time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/port_0_o_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@31.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.854ns  (logic 1.251ns (25.773%)  route 3.603ns (74.227%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 29.726 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.541    -0.926    design_1_i/initializer_0/inst/clk_i
    SLICE_X12Y71         FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDSE (Prop_fdse_C_Q)         0.478    -0.448 f  design_1_i/initializer_0/inst/clk_i_counter_reg[15]/Q
                         net (fo=5, routed)           1.288     0.840    design_1_i/initializer_0/inst/clk_i_counter[15]
    SLICE_X15Y71         LUT4 (Prop_lut4_I1_O)        0.323     1.163 f  design_1_i/initializer_0/inst/rst_o_i_5/O
                         net (fo=1, routed)           0.433     1.597    design_1_i/initializer_0/inst/rst_o_i_5_n_0
    SLICE_X15Y71         LUT5 (Prop_lut5_I4_O)        0.326     1.923 f  design_1_i/initializer_0/inst/rst_o_i_3/O
                         net (fo=10, routed)          1.227     3.150    design_1_i/initializer_0/inst/rst_o_i_3_n_0
    SLICE_X11Y69         LUT5 (Prop_lut5_I4_O)        0.124     3.274 r  design_1_i/initializer_0/inst/port_0_o[6]_i_2/O
                         net (fo=5, routed)           0.654     3.928    design_1_i/initializer_0/inst/port_0_o[6]_i_2_n_0
    SLICE_X11Y68         FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.830    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    26.626 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.298 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.428    29.726    design_1_i/initializer_0/inst/clk_i
    SLICE_X11Y68         FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[5]/C
                         clock pessimism              0.564    30.290    
                         clock uncertainty           -0.155    30.135    
    SLICE_X11Y68         FDRE (Setup_fdre_C_CE)      -0.205    29.930    design_1_i/initializer_0/inst/port_0_o_reg[5]
  -------------------------------------------------------------------
                         required time                         29.930    
                         arrival time                          -3.928    
  -------------------------------------------------------------------
                         slack                                 26.002    

Slack (MET) :             26.002ns  (required time - arrival time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/port_0_o_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@31.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.854ns  (logic 1.251ns (25.773%)  route 3.603ns (74.227%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 29.726 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.541    -0.926    design_1_i/initializer_0/inst/clk_i
    SLICE_X12Y71         FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDSE (Prop_fdse_C_Q)         0.478    -0.448 f  design_1_i/initializer_0/inst/clk_i_counter_reg[15]/Q
                         net (fo=5, routed)           1.288     0.840    design_1_i/initializer_0/inst/clk_i_counter[15]
    SLICE_X15Y71         LUT4 (Prop_lut4_I1_O)        0.323     1.163 f  design_1_i/initializer_0/inst/rst_o_i_5/O
                         net (fo=1, routed)           0.433     1.597    design_1_i/initializer_0/inst/rst_o_i_5_n_0
    SLICE_X15Y71         LUT5 (Prop_lut5_I4_O)        0.326     1.923 f  design_1_i/initializer_0/inst/rst_o_i_3/O
                         net (fo=10, routed)          1.227     3.150    design_1_i/initializer_0/inst/rst_o_i_3_n_0
    SLICE_X11Y69         LUT5 (Prop_lut5_I4_O)        0.124     3.274 r  design_1_i/initializer_0/inst/port_0_o[6]_i_2/O
                         net (fo=5, routed)           0.654     3.928    design_1_i/initializer_0/inst/port_0_o[6]_i_2_n_0
    SLICE_X11Y68         FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.830    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    26.626 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.298 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.428    29.726    design_1_i/initializer_0/inst/clk_i
    SLICE_X11Y68         FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[6]/C
                         clock pessimism              0.564    30.290    
                         clock uncertainty           -0.155    30.135    
    SLICE_X11Y68         FDRE (Setup_fdre_C_CE)      -0.205    29.930    design_1_i/initializer_0/inst/port_0_o_reg[6]
  -------------------------------------------------------------------
                         required time                         29.930    
                         arrival time                          -3.928    
  -------------------------------------------------------------------
                         slack                                 26.002    

Slack (MET) :             26.264ns  (required time - arrival time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/port_0_o_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@31.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.591ns  (logic 1.251ns (27.252%)  route 3.340ns (72.748%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 29.725 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.541    -0.926    design_1_i/initializer_0/inst/clk_i
    SLICE_X12Y71         FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDSE (Prop_fdse_C_Q)         0.478    -0.448 f  design_1_i/initializer_0/inst/clk_i_counter_reg[15]/Q
                         net (fo=5, routed)           1.288     0.840    design_1_i/initializer_0/inst/clk_i_counter[15]
    SLICE_X15Y71         LUT4 (Prop_lut4_I1_O)        0.323     1.163 f  design_1_i/initializer_0/inst/rst_o_i_5/O
                         net (fo=1, routed)           0.433     1.597    design_1_i/initializer_0/inst/rst_o_i_5_n_0
    SLICE_X15Y71         LUT5 (Prop_lut5_I4_O)        0.326     1.923 f  design_1_i/initializer_0/inst/rst_o_i_3/O
                         net (fo=10, routed)          1.227     3.150    design_1_i/initializer_0/inst/rst_o_i_3_n_0
    SLICE_X11Y69         LUT5 (Prop_lut5_I4_O)        0.124     3.274 r  design_1_i/initializer_0/inst/port_0_o[6]_i_2/O
                         net (fo=5, routed)           0.391     3.665    design_1_i/initializer_0/inst/port_0_o[6]_i_2_n_0
    SLICE_X11Y69         FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.830    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    26.626 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.298 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.427    29.725    design_1_i/initializer_0/inst/clk_i
    SLICE_X11Y69         FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[4]/C
                         clock pessimism              0.564    30.289    
                         clock uncertainty           -0.155    30.134    
    SLICE_X11Y69         FDRE (Setup_fdre_C_CE)      -0.205    29.929    design_1_i/initializer_0/inst/port_0_o_reg[4]
  -------------------------------------------------------------------
                         required time                         29.929    
                         arrival time                          -3.665    
  -------------------------------------------------------------------
                         slack                                 26.264    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/wr_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.222%)  route 0.184ns (49.778%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.555    -0.592    design_1_i/initializer_0/inst/clk_i
    SLICE_X15Y68         FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y68         FDSE (Prop_fdse_C_Q)         0.141    -0.451 f  design_1_i/initializer_0/inst/clk_i_counter_reg[2]/Q
                         net (fo=32, routed)          0.184    -0.267    design_1_i/initializer_0/inst/clk_i_counter[2]
    SLICE_X14Y69         LUT6 (Prop_lut6_I1_O)        0.045    -0.222 r  design_1_i/initializer_0/inst/wr_o_i_1/O
                         net (fo=1, routed)           0.000    -0.222    design_1_i/initializer_0/inst/wr_o_i_1_n_0
    SLICE_X14Y69         FDRE                                         r  design_1_i/initializer_0/inst/wr_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.822    -0.833    design_1_i/initializer_0/inst/clk_i
    SLICE_X14Y69         FDRE                                         r  design_1_i/initializer_0/inst/wr_o_reg/C
                         clock pessimism              0.254    -0.579    
    SLICE_X14Y69         FDRE (Hold_fdre_C_D)         0.120    -0.459    design_1_i/initializer_0/inst/wr_o_reg
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/initializer_0/inst/ale_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/ale_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.556    -0.591    design_1_i/initializer_0/inst/clk_i
    SLICE_X13Y67         FDRE                                         r  design_1_i/initializer_0/inst/ale_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  design_1_i/initializer_0/inst/ale_o_reg/Q
                         net (fo=9, routed)           0.168    -0.282    design_1_i/initializer_0/inst/ale_o
    SLICE_X13Y67         LUT5 (Prop_lut5_I4_O)        0.045    -0.237 r  design_1_i/initializer_0/inst/ale_o_i_1/O
                         net (fo=1, routed)           0.000    -0.237    design_1_i/initializer_0/inst/ale_o_i_1_n_0
    SLICE_X13Y67         FDRE                                         r  design_1_i/initializer_0/inst/ale_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.823    -0.831    design_1_i/initializer_0/inst/clk_i
    SLICE_X13Y67         FDRE                                         r  design_1_i/initializer_0/inst/ale_o_reg/C
                         clock pessimism              0.240    -0.591    
    SLICE_X13Y67         FDRE (Hold_fdre_C_D)         0.091    -0.500    design_1_i/initializer_0/inst/ale_o_reg
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/initializer_0/inst/cs_can_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/cs_can_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.554    -0.593    design_1_i/initializer_0/inst/clk_i
    SLICE_X10Y69         FDRE                                         r  design_1_i/initializer_0/inst/cs_can_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  design_1_i/initializer_0/inst/cs_can_o_reg/Q
                         net (fo=3, routed)           0.175    -0.254    design_1_i/initializer_0/inst/cs_can_o
    SLICE_X10Y69         LUT5 (Prop_lut5_I4_O)        0.045    -0.209 r  design_1_i/initializer_0/inst/cs_can_o_i_1/O
                         net (fo=1, routed)           0.000    -0.209    design_1_i/initializer_0/inst/cs_can_o_i_1_n_0
    SLICE_X10Y69         FDRE                                         r  design_1_i/initializer_0/inst/cs_can_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.822    -0.833    design_1_i/initializer_0/inst/clk_i
    SLICE_X10Y69         FDRE                                         r  design_1_i/initializer_0/inst/cs_can_o_reg/C
                         clock pessimism              0.240    -0.593    
    SLICE_X10Y69         FDRE (Hold_fdre_C_D)         0.120    -0.473    design_1_i/initializer_0/inst/cs_can_o_reg
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/port_0_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.254ns (59.649%)  route 0.172ns (40.351%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.555    -0.592    design_1_i/initializer_0/inst/clk_i
    SLICE_X14Y68         FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y68         FDSE (Prop_fdse_C_Q)         0.164    -0.428 f  design_1_i/initializer_0/inst/clk_i_counter_reg[1]/Q
                         net (fo=25, routed)          0.073    -0.355    design_1_i/initializer_0/inst/clk_i_counter[1]
    SLICE_X15Y68         LUT6 (Prop_lut6_I2_O)        0.045    -0.310 r  design_1_i/initializer_0/inst/port_0_o[7]_i_2/O
                         net (fo=1, routed)           0.098    -0.211    design_1_i/initializer_0/inst/port_0_o[7]_i_2_n_0
    SLICE_X12Y68         LUT5 (Prop_lut5_I0_O)        0.045    -0.166 r  design_1_i/initializer_0/inst/port_0_o[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.166    design_1_i/initializer_0/inst/port_0_o[7]_i_1_n_0
    SLICE_X12Y68         FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.822    -0.832    design_1_i/initializer_0/inst/clk_i
    SLICE_X12Y68         FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[7]/C
                         clock pessimism              0.254    -0.578    
    SLICE_X12Y68         FDRE (Hold_fdre_C_D)         0.121    -0.457    design_1_i/initializer_0/inst/port_0_o_reg[7]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 design_1_i/initializer_0/inst/init_num_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/clk_i_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.209ns (47.925%)  route 0.227ns (52.075%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.553    -0.594    design_1_i/initializer_0/inst/clk_i
    SLICE_X14Y70         FDRE                                         r  design_1_i/initializer_0/inst/init_num_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  design_1_i/initializer_0/inst/init_num_reg/Q
                         net (fo=23, routed)          0.227    -0.203    design_1_i/initializer_0/inst/init_num
    SLICE_X14Y68         LUT3 (Prop_lut3_I1_O)        0.045    -0.158 r  design_1_i/initializer_0/inst/clk_i_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.158    design_1_i/initializer_0/inst/clk_i_counter[1]_i_1_n_0
    SLICE_X14Y68         FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.822    -0.832    design_1_i/initializer_0/inst/clk_i
    SLICE_X14Y68         FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[1]/C
                         clock pessimism              0.254    -0.578    
    SLICE_X14Y68         FDSE (Hold_fdse_C_D)         0.121    -0.457    design_1_i/initializer_0/inst/clk_i_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 design_1_i/initializer_0/inst/init_num_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/clk_i_counter_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.213ns (47.242%)  route 0.238ns (52.758%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.553    -0.594    design_1_i/initializer_0/inst/clk_i
    SLICE_X14Y70         FDRE                                         r  design_1_i/initializer_0/inst/init_num_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  design_1_i/initializer_0/inst/init_num_reg/Q
                         net (fo=23, routed)          0.238    -0.192    design_1_i/initializer_0/inst/init_num
    SLICE_X12Y69         LUT3 (Prop_lut3_I1_O)        0.049    -0.143 r  design_1_i/initializer_0/inst/clk_i_counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.143    design_1_i/initializer_0/inst/clk_i_counter[6]_i_1_n_0
    SLICE_X12Y69         FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.822    -0.833    design_1_i/initializer_0/inst/clk_i
    SLICE_X12Y69         FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[6]/C
                         clock pessimism              0.254    -0.579    
    SLICE_X12Y69         FDSE (Hold_fdse_C_D)         0.131    -0.448    design_1_i/initializer_0/inst/clk_i_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 design_1_i/initializer_0/inst/init_num_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/clk_i_counter_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.209ns (46.769%)  route 0.238ns (53.231%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.553    -0.594    design_1_i/initializer_0/inst/clk_i
    SLICE_X14Y70         FDRE                                         r  design_1_i/initializer_0/inst/init_num_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  design_1_i/initializer_0/inst/init_num_reg/Q
                         net (fo=23, routed)          0.238    -0.192    design_1_i/initializer_0/inst/init_num
    SLICE_X12Y69         LUT3 (Prop_lut3_I1_O)        0.045    -0.147 r  design_1_i/initializer_0/inst/clk_i_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.147    design_1_i/initializer_0/inst/clk_i_counter[5]_i_1_n_0
    SLICE_X12Y69         FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.822    -0.833    design_1_i/initializer_0/inst/clk_i
    SLICE_X12Y69         FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[5]/C
                         clock pessimism              0.254    -0.579    
    SLICE_X12Y69         FDSE (Hold_fdse_C_D)         0.121    -0.458    design_1_i/initializer_0/inst/clk_i_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 design_1_i/initializer_0/inst/init_num_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/clk_i_counter_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.210ns (45.651%)  route 0.250ns (54.349%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.553    -0.594    design_1_i/initializer_0/inst/clk_i
    SLICE_X14Y70         FDRE                                         r  design_1_i/initializer_0/inst/init_num_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  design_1_i/initializer_0/inst/init_num_reg/Q
                         net (fo=23, routed)          0.250    -0.180    design_1_i/initializer_0/inst/init_num
    SLICE_X12Y71         LUT3 (Prop_lut3_I1_O)        0.046    -0.134 r  design_1_i/initializer_0/inst/clk_i_counter[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.134    design_1_i/initializer_0/inst/clk_i_counter[15]_i_1_n_0
    SLICE_X12Y71         FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.820    -0.835    design_1_i/initializer_0/inst/clk_i
    SLICE_X12Y71         FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[15]/C
                         clock pessimism              0.254    -0.581    
    SLICE_X12Y71         FDSE (Hold_fdse_C_D)         0.131    -0.450    design_1_i/initializer_0/inst/clk_i_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 design_1_i/initializer_0/inst/init_num_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/clk_i_counter_reg[17]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.213ns (46.203%)  route 0.248ns (53.797%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.553    -0.594    design_1_i/initializer_0/inst/clk_i
    SLICE_X14Y70         FDRE                                         r  design_1_i/initializer_0/inst/init_num_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  design_1_i/initializer_0/inst/init_num_reg/Q
                         net (fo=23, routed)          0.248    -0.182    design_1_i/initializer_0/inst/init_num
    SLICE_X12Y71         LUT3 (Prop_lut3_I1_O)        0.049    -0.133 r  design_1_i/initializer_0/inst/clk_i_counter[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.133    design_1_i/initializer_0/inst/clk_i_counter[17]_i_1_n_0
    SLICE_X12Y71         FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.820    -0.835    design_1_i/initializer_0/inst/clk_i
    SLICE_X12Y71         FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[17]/C
                         clock pessimism              0.254    -0.581    
    SLICE_X12Y71         FDSE (Hold_fdse_C_D)         0.131    -0.450    design_1_i/initializer_0/inst/clk_i_counter_reg[17]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 design_1_i/initializer_0/inst/init_num_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/clk_i_counter_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.209ns (45.732%)  route 0.248ns (54.268%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.553    -0.594    design_1_i/initializer_0/inst/clk_i
    SLICE_X14Y70         FDRE                                         r  design_1_i/initializer_0/inst/init_num_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  design_1_i/initializer_0/inst/init_num_reg/Q
                         net (fo=23, routed)          0.248    -0.182    design_1_i/initializer_0/inst/init_num
    SLICE_X12Y71         LUT3 (Prop_lut3_I1_O)        0.045    -0.137 r  design_1_i/initializer_0/inst/clk_i_counter[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.137    design_1_i/initializer_0/inst/clk_i_counter[14]_i_1_n_0
    SLICE_X12Y71         FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.820    -0.835    design_1_i/initializer_0/inst/clk_i
    SLICE_X12Y71         FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[14]/C
                         clock pessimism              0.254    -0.581    
    SLICE_X12Y71         FDSE (Hold_fdse_C_D)         0.121    -0.460    design_1_i/initializer_0/inst/clk_i_counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.323    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 15.625 }
Period(ns):         31.250
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         31.250      29.095     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         31.250      30.001     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         31.250      30.250     SLICE_X13Y67     design_1_i/initializer_0/inst/ale_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         31.250      30.250     SLICE_X10Y69     design_1_i/initializer_0/inst/cs_can_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         31.250      30.250     SLICE_X14Y70     design_1_i/initializer_0/inst/init_num_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         31.250      30.250     SLICE_X12Y68     design_1_i/initializer_0/inst/port_0_en_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         31.250      30.250     SLICE_X15Y68     design_1_i/initializer_0/inst/clk_i_counter_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         31.250      30.250     SLICE_X12Y70     design_1_i/initializer_0/inst/clk_i_counter_reg[10]/C
Min Period        n/a     FDSE/C              n/a            1.000         31.250      30.250     SLICE_X12Y71     design_1_i/initializer_0/inst/clk_i_counter_reg[11]/C
Min Period        n/a     FDSE/C              n/a            1.000         31.250      30.250     SLICE_X12Y71     design_1_i/initializer_0/inst/clk_i_counter_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       31.250      182.110    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X13Y67     design_1_i/initializer_0/inst/ale_o_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X10Y69     design_1_i/initializer_0/inst/cs_can_o_reg/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         15.625      15.125     SLICE_X12Y71     design_1_i/initializer_0/inst/clk_i_counter_reg[11]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         15.625      15.125     SLICE_X12Y71     design_1_i/initializer_0/inst/clk_i_counter_reg[12]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         15.625      15.125     SLICE_X14Y71     design_1_i/initializer_0/inst/clk_i_counter_reg[13]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         15.625      15.125     SLICE_X12Y71     design_1_i/initializer_0/inst/clk_i_counter_reg[14]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         15.625      15.125     SLICE_X12Y71     design_1_i/initializer_0/inst/clk_i_counter_reg[15]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         15.625      15.125     SLICE_X12Y71     design_1_i/initializer_0/inst/clk_i_counter_reg[16]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         15.625      15.125     SLICE_X12Y71     design_1_i/initializer_0/inst/clk_i_counter_reg[17]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         15.625      15.125     SLICE_X14Y71     design_1_i/initializer_0/inst/clk_i_counter_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X13Y67     design_1_i/initializer_0/inst/ale_o_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X10Y69     design_1_i/initializer_0/inst/cs_can_o_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X14Y70     design_1_i/initializer_0/inst/init_num_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X12Y68     design_1_i/initializer_0/inst/port_0_en_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         15.625      15.125     SLICE_X15Y68     design_1_i/initializer_0/inst/clk_i_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         15.625      15.125     SLICE_X12Y70     design_1_i/initializer_0/inst/clk_i_counter_reg[10]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         15.625      15.125     SLICE_X12Y71     design_1_i/initializer_0/inst/clk_i_counter_reg[11]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         15.625      15.125     SLICE_X12Y71     design_1_i/initializer_0/inst/clk_i_counter_reg[12]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         15.625      15.125     SLICE_X14Y71     design_1_i/initializer_0/inst/clk_i_counter_reg[13]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         15.625      15.125     SLICE_X12Y71     design_1_i/initializer_0/inst/clk_i_counter_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



