# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# Block Designs: bd/partb/partb.bd
# Block Designs: The module: 'partb' is the root of the design. Do not add the DONT_TOUCH constraint.

# IP: bd/partb/ip/partb_processing_system7_0_0/partb_processing_system7_0_0.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==partb_processing_system7_0_0 || ORIG_REF_NAME==partb_processing_system7_0_0} -quiet] -quiet

# IP: bd/partb/ip/partb_axi_dma_0_0/partb_axi_dma_0_0.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==partb_axi_dma_0_0 || ORIG_REF_NAME==partb_axi_dma_0_0} -quiet] -quiet

# IP: bd/partb/ip/partb_ps7_0_axi_periph_0/partb_ps7_0_axi_periph_0.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==partb_ps7_0_axi_periph_0 || ORIG_REF_NAME==partb_ps7_0_axi_periph_0} -quiet] -quiet

# IP: bd/partb/ip/partb_rst_ps7_0_100M_0/partb_rst_ps7_0_100M_0.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==partb_rst_ps7_0_100M_0 || ORIG_REF_NAME==partb_rst_ps7_0_100M_0} -quiet] -quiet

# IP: bd/partb/ip/partb_axi_smc_0/partb_axi_smc_0.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==partb_axi_smc_0 || ORIG_REF_NAME==partb_axi_smc_0} -quiet] -quiet

# IP: bd/partb/ip/partb_axis_data_fifo_0_1/partb_axis_data_fifo_0_1.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==partb_axis_data_fifo_0_1 || ORIG_REF_NAME==partb_axis_data_fifo_0_1} -quiet] -quiet

# IP: bd/partb/ip/partb_xlconcat_0_0/partb_xlconcat_0_0.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==partb_xlconcat_0_0 || ORIG_REF_NAME==partb_xlconcat_0_0} -quiet] -quiet

# IP: bd/partb/ip/partb_auto_pc_0/partb_auto_pc_0.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==partb_auto_pc_0 || ORIG_REF_NAME==partb_auto_pc_0} -quiet] -quiet

# XDC: bd/partb/partb_ooc.xdc
