INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 17:25:36 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.032ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.580ns period=7.160ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.580ns period=7.160ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.160ns  (clk rise@7.160ns - clk rise@0.000ns)
  Data Path Delay:        6.861ns  (logic 2.232ns (32.533%)  route 4.629ns (67.467%))
  Logic Levels:           23  (CARRY4=11 LUT2=1 LUT3=3 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.643 - 7.160 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2302, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X37Y124        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y124        FDCE (Prop_fdce_C_Q)         0.216     0.724 r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[2]/Q
                         net (fo=43, routed)          0.454     1.178    lsq1/handshake_lsq_lsq1_core/ldq_head_q[2]
    SLICE_X36Y123        LUT5 (Prop_lut5_I3_O)        0.043     1.221 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_6/O
                         net (fo=1, routed)           0.000     1.221    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_6_n_0
    SLICE_X36Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     1.478 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.478    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X36Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.527 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.007     1.534    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3_n_0
    SLICE_X36Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.583 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.583    lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3_n_0
    SLICE_X36Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.632 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_13_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.632    lsq1/handshake_lsq_lsq1_core/ldq_alloc_13_q_reg_i_3_n_0
    SLICE_X36Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.681 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.681    lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3_n_0
    SLICE_X36Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.730 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.730    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4_n_0
    SLICE_X36Y129        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     1.834 f  lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_4/O[0]
                         net (fo=4, routed)           0.303     2.137    lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_4_n_7
    SLICE_X37Y126        LUT3 (Prop_lut3_I1_O)        0.120     2.257 r  lsq1/handshake_lsq_lsq1_core/ldq_head_q[3]_i_15/O
                         net (fo=63, routed)          0.587     2.843    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/oldest_entry_allocated_per_port_10
    SLICE_X38Y120        LUT6 (Prop_lut6_I0_O)        0.043     2.886 r  lsq1/handshake_lsq_lsq1_core/level5_c1[9]_i_4/O
                         net (fo=1, routed)           0.470     3.357    lsq1/handshake_lsq_lsq1_core/level5_c1[9]_i_4_n_0
    SLICE_X37Y124        LUT6 (Prop_lut6_I5_O)        0.043     3.400 r  lsq1/handshake_lsq_lsq1_core/level5_c1[9]_i_2/O
                         net (fo=4, routed)           0.446     3.846    lsq1/handshake_lsq_lsq1_core/level5_c1[9]_i_2_n_0
    SLICE_X38Y129        LUT4 (Prop_lut4_I3_O)        0.043     3.889 f  lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_8/O
                         net (fo=1, routed)           0.431     4.320    lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_8_n_0
    SLICE_X38Y131        LUT6 (Prop_lut6_I1_O)        0.043     4.363 f  lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_4/O
                         net (fo=2, routed)           0.296     4.659    lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_4_n_0
    SLICE_X38Y133        LUT5 (Prop_lut5_I4_O)        0.043     4.702 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_10/O
                         net (fo=4, routed)           0.238     4.939    lsq1/handshake_lsq_lsq1_core/dataReg_reg[22]
    SLICE_X36Y133        LUT3 (Prop_lut3_I0_O)        0.043     4.982 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_5/O
                         net (fo=1, routed)           0.000     4.982    addf0/operator/ltOp_carry__3_1[3]
    SLICE_X36Y133        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     5.169 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.169    addf0/operator/ltOp_carry__2_n_0
    SLICE_X36Y134        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     5.296 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=83, routed)          0.350     5.647    lsq1/handshake_lsq_lsq1_core/CO[0]
    SLICE_X37Y134        LUT2 (Prop_lut2_I0_O)        0.138     5.785 r  lsq1/handshake_lsq_lsq1_core/i__carry_i_4/O
                         net (fo=1, routed)           0.000     5.785    addf0/operator/ps_c1_reg[3][0]
    SLICE_X37Y134        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.227     6.012 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.012    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X37Y135        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     6.116 r  addf0/operator/_inferred__1/i__carry__0/O[0]
                         net (fo=4, routed)           0.345     6.461    addf0/operator/RightShifterComponent/level4_c1_reg[25]_0[0]
    SLICE_X39Y135        LUT4 (Prop_lut4_I2_O)        0.120     6.581 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=7, routed)           0.173     6.754    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[25]
    SLICE_X38Y136        LUT5 (Prop_lut5_I0_O)        0.043     6.797 f  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6/O
                         net (fo=12, routed)          0.230     7.027    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6_n_0
    SLICE_X39Y136        LUT3 (Prop_lut3_I1_O)        0.043     7.070 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.299     7.369    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X40Y135        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.160     7.160 r  
                                                      0.000     7.160 r  clk (IN)
                         net (fo=2302, unset)         0.483     7.643    addf0/operator/RightShifterComponent/clk
    SLICE_X40Y135        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[22]/C
                         clock pessimism              0.000     7.643    
                         clock uncertainty           -0.035     7.607    
    SLICE_X40Y135        FDRE (Setup_fdre_C_R)       -0.271     7.336    addf0/operator/RightShifterComponent/level4_c1_reg[22]
  -------------------------------------------------------------------
                         required time                          7.336    
                         arrival time                          -7.369    
  -------------------------------------------------------------------
                         slack                                 -0.032    




