   1              		.arch armv7e-m
   2              		.fpu fpv4-sp-d16
   3              		.eabi_attribute 27, 1
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 4
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"timer.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.file 1 "src/sys/timer.c"
  19              		.align	1
  20              		.global	init_timer
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.type	init_timer, %function
  25              	init_timer:
  26              	.LFB397:
   1:src/sys/timer.c **** #include"timer.h"
   2:src/sys/timer.c **** #include"devices.h"
   3:src/sys/timer.c **** #include "clock.h"
   4:src/sys/timer.c **** #include "buzzer.h"
   5:src/sys/timer.c **** #include "notes.h"
   6:src/sys/timer.c **** 
   7:src/sys/timer.c **** extern void init_timer()
   8:src/sys/timer.c **** {
  27              		.loc 1 8 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
   9:src/sys/timer.c **** 	enable_TIM2();   // On active l'horloge 2
  31              		.loc 1 9 2 view .LVU1
  32              	.LBB8:
  33              	.LBI8:
  34              		.file 2 "src/sys/devices.h"
   1:src/sys/devices.h **** #ifndef __IO_H
   2:src/sys/devices.h **** #define __IO_H
   3:src/sys/devices.h **** 
   4:src/sys/devices.h **** #include<stdint.h>
   5:src/sys/devices.h **** #include "cm4.h"
   6:src/sys/devices.h **** 
   7:src/sys/devices.h **** #define __reserved(offset) \
   8:src/sys/devices.h ****   uint32_t _reserved_ ## offset
   9:src/sys/devices.h **** 
  10:src/sys/devices.h **** #define __reserved_interval(offset1,offset2) \
  11:src/sys/devices.h ****   uint32_t _reserved_ ## offset1 ## _ ## offset2[((offset2)-(offset1))/4]
  12:src/sys/devices.h **** 
  13:src/sys/devices.h **** /* PM §4.2.10 */ 
  14:src/sys/devices.h **** struct MPU_registers {
  15:src/sys/devices.h ****   uint32_t TYPER;
  16:src/sys/devices.h ****   uint32_t CTRL;
  17:src/sys/devices.h ****   uint32_t RNR;
  18:src/sys/devices.h ****   uint32_t RBAR;
  19:src/sys/devices.h ****   uint32_t RASR;
  20:src/sys/devices.h ****   uint32_t RBAR_A1;
  21:src/sys/devices.h ****   uint32_t RASR_A1;
  22:src/sys/devices.h ****   uint32_t RBAR_A2;
  23:src/sys/devices.h ****   uint32_t RASR_A2;
  24:src/sys/devices.h ****   uint32_t RBAR_A3;
  25:src/sys/devices.h ****   uint32_t RASR_A3;
  26:src/sys/devices.h **** };
  27:src/sys/devices.h **** 
  28:src/sys/devices.h **** /* PM §4.3.11 */ 
  29:src/sys/devices.h **** struct NVIC_registers {
  30:src/sys/devices.h ****   uint32_t ISER[3];
  31:src/sys/devices.h ****   __reserved_interval(0x0c,0x80);
  32:src/sys/devices.h ****   uint32_t ICER[3];
  33:src/sys/devices.h ****   __reserved_interval(0x8c,0x100);
  34:src/sys/devices.h ****   uint32_t ISPR[3];
  35:src/sys/devices.h ****   __reserved_interval(0x10c,0x180);
  36:src/sys/devices.h ****   uint32_t ICPR[3];
  37:src/sys/devices.h ****   __reserved_interval(0x18c,0x200);
  38:src/sys/devices.h ****   uint32_t IABR[3];
  39:src/sys/devices.h ****   __reserved_interval(0x20c,0x300);
  40:src/sys/devices.h ****   uint8_t  IP[81];
  41:src/sys/devices.h ****   uint8_t _reserved_bytes[3];
  42:src/sys/devices.h **** };
  43:src/sys/devices.h **** 
  44:src/sys/devices.h **** /* PM §4.4.19 */ 
  45:src/sys/devices.h **** struct SCB_registers {
  46:src/sys/devices.h ****   uint32_t CPUID;
  47:src/sys/devices.h ****   uint32_t ICSR;
  48:src/sys/devices.h ****   uint32_t VTOR;
  49:src/sys/devices.h ****   uint32_t AIRCR;
  50:src/sys/devices.h ****   uint32_t SCR;
  51:src/sys/devices.h ****   uint32_t CCR;
  52:src/sys/devices.h ****   uint32_t SHPR1;
  53:src/sys/devices.h ****   uint32_t SHPR2;
  54:src/sys/devices.h ****   uint32_t SHPR3;
  55:src/sys/devices.h ****   uint32_t SHCRS;
  56:src/sys/devices.h ****   uint32_t CFSR;
  57:src/sys/devices.h ****   uint32_t HFSR;
  58:src/sys/devices.h ****   uint32_t MMAR;
  59:src/sys/devices.h ****   uint32_t BFAR;
  60:src/sys/devices.h ****   uint32_t AFSR;
  61:src/sys/devices.h **** };
  62:src/sys/devices.h **** 
  63:src/sys/devices.h **** /* PM §4.5.6 */ 
  64:src/sys/devices.h **** struct STK_registers {
  65:src/sys/devices.h ****   uint32_t CTRL;
  66:src/sys/devices.h ****   uint32_t LOAD;
  67:src/sys/devices.h ****   uint32_t VAL;
  68:src/sys/devices.h ****   uint32_t CALIB;
  69:src/sys/devices.h **** };
  70:src/sys/devices.h **** 
  71:src/sys/devices.h **** /* PM §4.6 */ 
  72:src/sys/devices.h **** struct FPU_registers {
  73:src/sys/devices.h ****   __reserved(0x0);
  74:src/sys/devices.h ****   uint32_t CCR;
  75:src/sys/devices.h ****   uint32_t CAR;
  76:src/sys/devices.h ****   uint32_t DSCR;
  77:src/sys/devices.h **** };
  78:src/sys/devices.h **** 
  79:src/sys/devices.h **** 
  80:src/sys/devices.h **** /* RM §3.6.7 */ 
  81:src/sys/devices.h **** struct FLASH_registers {
  82:src/sys/devices.h ****   uint32_t ACR;
  83:src/sys/devices.h ****   uint32_t KEYR;
  84:src/sys/devices.h ****   uint32_t OPTKEYR;
  85:src/sys/devices.h ****   uint32_t SR;
  86:src/sys/devices.h ****   uint32_t CR;
  87:src/sys/devices.h ****   uint32_t OPTCR;  
  88:src/sys/devices.h **** };
  89:src/sys/devices.h **** 
  90:src/sys/devices.h **** /* RM §4.4.4 */
  91:src/sys/devices.h **** struct CRC_registers {
  92:src/sys/devices.h ****   uint32_t DR;
  93:src/sys/devices.h ****   uint32_t ICR;
  94:src/sys/devices.h ****   uint32_t CR;
  95:src/sys/devices.h **** };
  96:src/sys/devices.h **** 
  97:src/sys/devices.h **** /* RM §5.5 */
  98:src/sys/devices.h **** struct PWR_registers {
  99:src/sys/devices.h ****   uint32_t CR;
 100:src/sys/devices.h ****   uint32_t CSR;
 101:src/sys/devices.h **** };
 102:src/sys/devices.h **** 
 103:src/sys/devices.h **** /* RM §6.3.28 */
 104:src/sys/devices.h **** struct RCC_registers {
 105:src/sys/devices.h ****   uint32_t CR;
 106:src/sys/devices.h ****   uint32_t PLLCFGR;
 107:src/sys/devices.h ****   uint32_t CFGR;
 108:src/sys/devices.h ****   uint32_t CIR;
 109:src/sys/devices.h ****   uint32_t AHB1RSTR;
 110:src/sys/devices.h ****   uint32_t AHB2RSTR;
 111:src/sys/devices.h ****   uint32_t AHB3RSTR;
 112:src/sys/devices.h ****   __reserved(0x1c);
 113:src/sys/devices.h ****   uint32_t APB1RSTR;
 114:src/sys/devices.h ****   uint32_t APB2RSTR;
 115:src/sys/devices.h ****   __reserved(0x28);
 116:src/sys/devices.h ****   __reserved(0x2c);
 117:src/sys/devices.h ****   uint32_t AHB1ENR;
 118:src/sys/devices.h ****   uint32_t AHB2ENR;
 119:src/sys/devices.h ****   uint32_t AHB3ENR;
 120:src/sys/devices.h ****   __reserved(0x3c);
 121:src/sys/devices.h ****   uint32_t APB1ENR;
 122:src/sys/devices.h ****   uint32_t APB2ENR;
 123:src/sys/devices.h ****   __reserved(0x48);
 124:src/sys/devices.h ****   __reserved(0x4c);
 125:src/sys/devices.h ****   uint32_t AHB1LPENR;
 126:src/sys/devices.h ****   uint32_t AHB2LPENR;
 127:src/sys/devices.h ****   uint32_t AHB3LPENR;
 128:src/sys/devices.h ****   __reserved(0x5c);
 129:src/sys/devices.h ****   uint32_t APB1LPENR;
 130:src/sys/devices.h ****   uint32_t APB2LPENR;
 131:src/sys/devices.h ****   __reserved(0x68);
 132:src/sys/devices.h ****   __reserved(0x6c);
 133:src/sys/devices.h ****   uint32_t BDCR;
 134:src/sys/devices.h ****   uint32_t CSR;
 135:src/sys/devices.h ****   __reserved(0x78);
 136:src/sys/devices.h ****   __reserved(0x7c);
 137:src/sys/devices.h ****   uint32_t SSCGR;
 138:src/sys/devices.h ****   uint32_t PLLI2SCFGR;
 139:src/sys/devices.h ****   uint32_t PLLSAICFGR;
 140:src/sys/devices.h ****   uint32_t DCKCFGR;
 141:src/sys/devices.h ****   uint32_t CKGATENR;
 142:src/sys/devices.h ****   uint32_t DCKCFGR2;
 143:src/sys/devices.h **** };
 144:src/sys/devices.h **** 
 145:src/sys/devices.h **** /* RM §7.4.11 */
 146:src/sys/devices.h **** struct GPIO_registers {
 147:src/sys/devices.h ****   uint32_t MODER;
 148:src/sys/devices.h ****   uint32_t OTYPER;
 149:src/sys/devices.h ****   uint32_t OSPEEDR;
 150:src/sys/devices.h ****   uint32_t PUPDR;
 151:src/sys/devices.h ****   uint32_t IDR;
 152:src/sys/devices.h ****   uint32_t ODR;
 153:src/sys/devices.h ****   uint32_t BSRR;
 154:src/sys/devices.h ****   uint32_t LCKR;
 155:src/sys/devices.h ****   uint32_t AFRL;
 156:src/sys/devices.h ****   uint32_t AFRH;
 157:src/sys/devices.h **** };
 158:src/sys/devices.h **** 
 159:src/sys/devices.h **** /* RM §8.2.9 */
 160:src/sys/devices.h **** struct SYSCFG_registers {
 161:src/sys/devices.h ****   uint32_t MEMRMP;
 162:src/sys/devices.h ****   uint32_t PMC;
 163:src/sys/devices.h ****   uint32_t EXTICR1;
 164:src/sys/devices.h ****   uint32_t EXTICR2;
 165:src/sys/devices.h ****   uint32_t EXTICR3;
 166:src/sys/devices.h ****   uint32_t EXTICR4;
 167:src/sys/devices.h ****   __reserved(0x18);
 168:src/sys/devices.h ****   __reserved(0x1c);
 169:src/sys/devices.h ****   uint32_t CMPCR;
 170:src/sys/devices.h ****   __reserved(0x24);
 171:src/sys/devices.h ****   __reserved(0x28);
 172:src/sys/devices.h ****   uint32_t CFGR;
 173:src/sys/devices.h **** };
 174:src/sys/devices.h **** 
 175:src/sys/devices.h **** /* RM §9.5.11 */
 176:src/sys/devices.h **** struct DMA_Sx_registers {
 177:src/sys/devices.h ****   uint32_t CR;
 178:src/sys/devices.h ****   uint32_t NDTR;
 179:src/sys/devices.h ****   volatile void* PAR;
 180:src/sys/devices.h ****   volatile void* M0AR;
 181:src/sys/devices.h ****   volatile void* M1AR;
 182:src/sys/devices.h ****   uint32_t FCR;
 183:src/sys/devices.h **** };
 184:src/sys/devices.h **** struct DMA_registers {
 185:src/sys/devices.h ****   uint32_t LISR;
 186:src/sys/devices.h ****   uint32_t HISR;
 187:src/sys/devices.h ****   uint32_t LIFCR;
 188:src/sys/devices.h ****   uint32_t HIFCR;
 189:src/sys/devices.h ****   struct DMA_Sx_registers S[8];
 190:src/sys/devices.h **** };
 191:src/sys/devices.h **** 
 192:src/sys/devices.h **** /* RM §10.3.7 */
 193:src/sys/devices.h **** struct EXTI_registers {
 194:src/sys/devices.h ****   uint32_t IMR;
 195:src/sys/devices.h ****   uint32_t EMR;
 196:src/sys/devices.h ****   uint32_t RTSR;
 197:src/sys/devices.h ****   uint32_t FTSR;
 198:src/sys/devices.h ****   uint32_t SWIER;
 199:src/sys/devices.h ****   uint32_t PR;
 200:src/sys/devices.h **** };
 201:src/sys/devices.h **** 
 202:src/sys/devices.h **** /* RM §11.8 */
 203:src/sys/devices.h **** struct FMC_registers {
 204:src/sys/devices.h ****   uint32_t BCR1;
 205:src/sys/devices.h ****   uint32_t BCR2;
 206:src/sys/devices.h ****   uint32_t BCR3;
 207:src/sys/devices.h ****   uint32_t BCR4;
 208:src/sys/devices.h ****   uint32_t BTR1;
 209:src/sys/devices.h ****   uint32_t BTR2;
 210:src/sys/devices.h ****   uint32_t BTR3;
 211:src/sys/devices.h ****   uint32_t BTR4;
 212:src/sys/devices.h ****   uint32_t BWTR1;
 213:src/sys/devices.h ****   uint32_t BWTR2;
 214:src/sys/devices.h ****   uint32_t BWTR3;
 215:src/sys/devices.h ****   uint32_t BWTR4;
 216:src/sys/devices.h ****   uint32_t PCR;
 217:src/sys/devices.h ****   uint32_t SR;
 218:src/sys/devices.h ****   uint32_t PMEM;
 219:src/sys/devices.h ****   uint32_t PATT;
 220:src/sys/devices.h ****   uint32_t ECCR;
 221:src/sys/devices.h ****   uint32_t SDCR1;
 222:src/sys/devices.h ****   uint32_t SDCR2;
 223:src/sys/devices.h ****   uint32_t SDTR1;
 224:src/sys/devices.h ****   uint32_t SDTR2;
 225:src/sys/devices.h ****   uint32_t SDCMR;
 226:src/sys/devices.h ****   uint32_t SDRTR;
 227:src/sys/devices.h ****   uint32_t SDSR;
 228:src/sys/devices.h **** };
 229:src/sys/devices.h **** 
 230:src/sys/devices.h **** /* RM §12.5.14 */
 231:src/sys/devices.h **** struct QUADSPI_registers {
 232:src/sys/devices.h ****   uint32_t CR;
 233:src/sys/devices.h ****   uint32_t DCR;
 234:src/sys/devices.h ****   uint32_t SR;
 235:src/sys/devices.h ****   uint32_t FCR;
 236:src/sys/devices.h ****   uint32_t DLR;
 237:src/sys/devices.h ****   uint32_t CCR;
 238:src/sys/devices.h ****   uint32_t AR;
 239:src/sys/devices.h ****   uint32_t ABR;
 240:src/sys/devices.h ****   uint32_t DR;
 241:src/sys/devices.h ****   uint32_t PSMKR;
 242:src/sys/devices.h ****   uint32_t PSMAR;
 243:src/sys/devices.h ****   uint32_t PIR;
 244:src/sys/devices.h ****   uint32_t LPTR;
 245:src/sys/devices.h **** };
 246:src/sys/devices.h **** 
 247:src/sys/devices.h **** /* RM §13.13.18 */
 248:src/sys/devices.h **** struct ADCx_registers {
 249:src/sys/devices.h ****   uint32_t SR;
 250:src/sys/devices.h ****   uint32_t CR1;
 251:src/sys/devices.h ****   uint32_t CR2;
 252:src/sys/devices.h ****   uint32_t SMPR1;
 253:src/sys/devices.h ****   uint32_t SMPR2;
 254:src/sys/devices.h ****   uint32_t JOFR1;
 255:src/sys/devices.h ****   uint32_t JOFR2;
 256:src/sys/devices.h ****   uint32_t JOFR3;
 257:src/sys/devices.h ****   uint32_t JOFR4;
 258:src/sys/devices.h ****   uint32_t HTR;
 259:src/sys/devices.h ****   uint32_t LTR;
 260:src/sys/devices.h ****   uint32_t SQR1;
 261:src/sys/devices.h ****   uint32_t SQR2;
 262:src/sys/devices.h ****   uint32_t SQR3;
 263:src/sys/devices.h ****   uint32_t JSQR;
 264:src/sys/devices.h ****   uint32_t JDR1;
 265:src/sys/devices.h ****   uint32_t JDR2;
 266:src/sys/devices.h ****   uint32_t JDR3;
 267:src/sys/devices.h ****   uint32_t JDR4;
 268:src/sys/devices.h ****   uint32_t DR;
 269:src/sys/devices.h **** };
 270:src/sys/devices.h **** 
 271:src/sys/devices.h **** struct ADC_common_registers {
 272:src/sys/devices.h ****   uint32_t CSR;
 273:src/sys/devices.h ****   uint32_t CCR;
 274:src/sys/devices.h ****   uint32_t CDR;
 275:src/sys/devices.h **** };
 276:src/sys/devices.h **** 
 277:src/sys/devices.h **** 
 278:src/sys/devices.h **** /* RM §14.5.15 */
 279:src/sys/devices.h **** struct DAC_registers {
 280:src/sys/devices.h ****   uint32_t CR;
 281:src/sys/devices.h ****   uint32_t SWTRIGR;
 282:src/sys/devices.h ****   uint32_t DHR12R1;
 283:src/sys/devices.h ****   uint32_t DHR12L1;
 284:src/sys/devices.h ****   uint32_t DHR8R1;
 285:src/sys/devices.h ****   uint32_t DHR12R2;
 286:src/sys/devices.h ****   uint32_t DHR12L2;
 287:src/sys/devices.h ****   uint32_t DHR8R2;
 288:src/sys/devices.h ****   uint32_t DHR12RD;
 289:src/sys/devices.h ****   uint32_t DHR12LD;
 290:src/sys/devices.h ****   uint32_t DHR8RD;
 291:src/sys/devices.h ****   uint32_t DOR1;
 292:src/sys/devices.h ****   uint32_t DOR2;
 293:src/sys/devices.h ****   uint32_t SR;
 294:src/sys/devices.h **** };
 295:src/sys/devices.h **** 
 296:src/sys/devices.h **** /* RM §15.8.12 */
 297:src/sys/devices.h **** struct DCMI_registers {
 298:src/sys/devices.h ****   uint32_t CR;
 299:src/sys/devices.h ****   uint32_t SR;
 300:src/sys/devices.h ****   uint32_t RIS;
 301:src/sys/devices.h ****   uint32_t IER;
 302:src/sys/devices.h ****   uint32_t MIS;
 303:src/sys/devices.h ****   uint32_t ICR;
 304:src/sys/devices.h ****   uint32_t ESCR;
 305:src/sys/devices.h ****   uint32_t ESUR;
 306:src/sys/devices.h ****   uint32_t CWSTRT;
 307:src/sys/devices.h ****   uint32_t CWSIZE;
 308:src/sys/devices.h ****   uint32_t DR;
 309:src/sys/devices.h **** };
 310:src/sys/devices.h **** 
 311:src/sys/devices.h **** /* RM §16.4.21 TIM1,8 */
 312:src/sys/devices.h **** /* RM §17.4.21 TIM2,3,4,5 */
 313:src/sys/devices.h **** /* RM §18.4.13 TIM9,12 */
 314:src/sys/devices.h **** /* RM §18.5.1  TIM10,11,13,14 */
 315:src/sys/devices.h **** /* RM §19.4.9  TIM6,7 */
 316:src/sys/devices.h **** struct TIMx_registers {
 317:src/sys/devices.h ****   uint32_t CR1;
 318:src/sys/devices.h ****   uint32_t CR2;
 319:src/sys/devices.h ****   uint32_t SMCR;
 320:src/sys/devices.h ****   uint32_t DIER;
 321:src/sys/devices.h ****   uint32_t SR;
 322:src/sys/devices.h ****   uint32_t EGR;
 323:src/sys/devices.h ****   uint32_t CCMR1;
 324:src/sys/devices.h ****   uint32_t CCMR2;
 325:src/sys/devices.h ****   uint32_t CCER;
 326:src/sys/devices.h ****   uint32_t CNT;
 327:src/sys/devices.h ****   uint32_t PSC;
 328:src/sys/devices.h ****   uint32_t ARR;
 329:src/sys/devices.h ****   uint32_t RCR;
 330:src/sys/devices.h ****   uint32_t CCR1;
 331:src/sys/devices.h ****   uint32_t CCR2;
 332:src/sys/devices.h ****   uint32_t CCR3;
 333:src/sys/devices.h ****   uint32_t CCR4;
 334:src/sys/devices.h ****   uint32_t BDTR;
 335:src/sys/devices.h ****   uint32_t DCR;
 336:src/sys/devices.h ****   uint32_t DMAR;
 337:src/sys/devices.h ****   uint32_t OR;
 338:src/sys/devices.h **** };
 339:src/sys/devices.h **** 
 340:src/sys/devices.h **** /* RM §20.4.5 */
 341:src/sys/devices.h **** struct IWDG_registers {
 342:src/sys/devices.h ****   uint32_t KR;
 343:src/sys/devices.h ****   uint32_t PR;
 344:src/sys/devices.h ****   uint32_t RLR;
 345:src/sys/devices.h ****   uint32_t SR;
 346:src/sys/devices.h **** };
 347:src/sys/devices.h **** 
 348:src/sys/devices.h **** /* RM §21.6.4 */
 349:src/sys/devices.h **** struct WWDG_registers {
 350:src/sys/devices.h ****   uint32_t CR;
 351:src/sys/devices.h ****   uint32_t CFR;
 352:src/sys/devices.h ****   uint32_t SR;
 353:src/sys/devices.h **** };
 354:src/sys/devices.h **** 
 355:src/sys/devices.h **** /* RM §22.6.21 */
 356:src/sys/devices.h **** struct RTC_registers {
 357:src/sys/devices.h ****   uint32_t TR;
 358:src/sys/devices.h ****   uint32_t DR;
 359:src/sys/devices.h ****   uint32_t CR;
 360:src/sys/devices.h ****   uint32_t ISR;
 361:src/sys/devices.h ****   uint32_t PRER;
 362:src/sys/devices.h ****   uint32_t WUTR;
 363:src/sys/devices.h ****   uint32_t CALIBR;
 364:src/sys/devices.h ****   uint32_t ALRMAR;
 365:src/sys/devices.h ****   uint32_t ALRMBR;
 366:src/sys/devices.h ****   uint32_t WPR;
 367:src/sys/devices.h ****   uint32_t SSR;
 368:src/sys/devices.h ****   uint32_t SHIFTR;
 369:src/sys/devices.h ****   uint32_t TSTR;
 370:src/sys/devices.h ****   uint32_t TSSSR;
 371:src/sys/devices.h ****   uint32_t CALR;
 372:src/sys/devices.h ****   uint32_t TAFCR;
 373:src/sys/devices.h ****   uint32_t ALRMASSR;
 374:src/sys/devices.h ****   uint32_t ALRMBSSR;
 375:src/sys/devices.h ****   uint32_t BKPR[20];
 376:src/sys/devices.h **** };
 377:src/sys/devices.h **** 
 378:src/sys/devices.h **** /* RM §23.7.12 */
 379:src/sys/devices.h **** struct FMPI2C_registers {
 380:src/sys/devices.h ****   uint32_t CR1;
 381:src/sys/devices.h ****   uint32_t CR2;
 382:src/sys/devices.h ****   uint32_t OAR1;
 383:src/sys/devices.h ****   uint32_t OAR2;
 384:src/sys/devices.h ****   uint32_t TIMINGR;
 385:src/sys/devices.h ****   uint32_t TIMEOUTR;
 386:src/sys/devices.h ****   uint32_t ISR;
 387:src/sys/devices.h ****   uint32_t ICR;
 388:src/sys/devices.h ****   uint32_t PECR;
 389:src/sys/devices.h ****   uint32_t RXDR;
 390:src/sys/devices.h ****   uint32_t TXDR;
 391:src/sys/devices.h **** };
 392:src/sys/devices.h **** 
 393:src/sys/devices.h **** /* RM §24.6.14 */
 394:src/sys/devices.h **** struct I2C_registers {
 395:src/sys/devices.h ****   uint32_t CR1;
 396:src/sys/devices.h ****   uint32_t CR2;
 397:src/sys/devices.h ****   uint32_t OAR1;
 398:src/sys/devices.h ****   uint32_t OAR2;
 399:src/sys/devices.h ****   uint32_t DR;
 400:src/sys/devices.h ****   uint32_t SR1;
 401:src/sys/devices.h ****   uint32_t SR2;
 402:src/sys/devices.h ****   uint32_t CCR;
 403:src/sys/devices.h ****   uint32_t TRISE;
 404:src/sys/devices.h ****   uint32_t FLTR;
 405:src/sys/devices.h **** };
 406:src/sys/devices.h **** 
 407:src/sys/devices.h **** /* RM §25.6.8 */
 408:src/sys/devices.h **** struct USART_registers {
 409:src/sys/devices.h ****   uint32_t SR;
 410:src/sys/devices.h ****   uint32_t DR;
 411:src/sys/devices.h ****   uint32_t BRR;
 412:src/sys/devices.h ****   uint32_t CR1;
 413:src/sys/devices.h ****   uint32_t CR2;
 414:src/sys/devices.h ****   uint32_t CR3;
 415:src/sys/devices.h ****   uint32_t GTPR;
 416:src/sys/devices.h **** };
 417:src/sys/devices.h **** 
 418:src/sys/devices.h **** /* RM §26.7.10 */
 419:src/sys/devices.h **** struct SPI_I2S_registers {
 420:src/sys/devices.h ****   uint32_t CR1;
 421:src/sys/devices.h ****   uint32_t CR2;
 422:src/sys/devices.h ****   uint32_t SR;
 423:src/sys/devices.h ****   uint32_t DR;
 424:src/sys/devices.h ****   uint32_t CRCPR;
 425:src/sys/devices.h ****   uint32_t RXCRCR;
 426:src/sys/devices.h ****   uint32_t TXCRCR;
 427:src/sys/devices.h ****   uint32_t I2SCFGR;
 428:src/sys/devices.h ****   uint32_t I2SPR;
 429:src/sys/devices.h **** };
 430:src/sys/devices.h **** 
 431:src/sys/devices.h **** /* RM §27.5.10 */
 432:src/sys/devices.h **** struct SPDIFRX_registers {
 433:src/sys/devices.h ****   uint32_t CR;
 434:src/sys/devices.h ****   uint32_t IMR;
 435:src/sys/devices.h ****   uint32_t SR;
 436:src/sys/devices.h ****   uint32_t IFCR;
 437:src/sys/devices.h ****   uint32_t DR;
 438:src/sys/devices.h ****   uint32_t CSR;
 439:src/sys/devices.h ****   uint32_t DIR;
 440:src/sys/devices.h **** };
 441:src/sys/devices.h **** 
 442:src/sys/devices.h **** /* RM §28.5.10 */
 443:src/sys/devices.h **** struct SAI_x_registers {
 444:src/sys/devices.h ****   uint32_t CR1;
 445:src/sys/devices.h ****   uint32_t CR2;
 446:src/sys/devices.h ****   uint32_t FRCR;
 447:src/sys/devices.h ****   uint32_t SLOTR;
 448:src/sys/devices.h ****   uint32_t IM;
 449:src/sys/devices.h ****   uint32_t SR;
 450:src/sys/devices.h ****   uint32_t CLRFR;
 451:src/sys/devices.h ****   uint32_t DR;
 452:src/sys/devices.h **** };
 453:src/sys/devices.h **** 
 454:src/sys/devices.h **** struct SAI_registers {
 455:src/sys/devices.h ****   uint32_t GCR;
 456:src/sys/devices.h ****   struct SAI_x_registers A;
 457:src/sys/devices.h ****   struct SAI_x_registers B;
 458:src/sys/devices.h **** };
 459:src/sys/devices.h **** 
 460:src/sys/devices.h **** /* RM §29.8.16 */
 461:src/sys/devices.h **** struct SDIO_registers {
 462:src/sys/devices.h ****   uint32_t POWER;
 463:src/sys/devices.h ****   uint32_t CLKCR;
 464:src/sys/devices.h ****   uint32_t CMD;
 465:src/sys/devices.h ****   uint32_t RESPCMD;
 466:src/sys/devices.h ****   uint32_t RESP1;
 467:src/sys/devices.h ****   uint32_t RESP2;
 468:src/sys/devices.h ****   uint32_t RESP3;
 469:src/sys/devices.h ****   uint32_t RESP4;
 470:src/sys/devices.h ****   uint32_t DTIMER;
 471:src/sys/devices.h ****   uint32_t DLEN;
 472:src/sys/devices.h ****   uint32_t DCTRL;
 473:src/sys/devices.h ****   uint32_t DCOUNT;
 474:src/sys/devices.h ****   uint32_t STA;
 475:src/sys/devices.h ****   uint32_t ICR;
 476:src/sys/devices.h ****   uint32_t MASK;
 477:src/sys/devices.h ****   __reserved(0x40);
 478:src/sys/devices.h ****   __reserved(0x44);
 479:src/sys/devices.h ****   uint32_t FIFOCNT;
 480:src/sys/devices.h ****   __reserved_interval(0x4c,0x80);
 481:src/sys/devices.h ****   uint32_t FIFO[32];
 482:src/sys/devices.h **** };
 483:src/sys/devices.h ****   
 484:src/sys/devices.h **** /* RM §30.9.5 */
 485:src/sys/devices.h **** struct bxCAN_TxRx_registers {
 486:src/sys/devices.h ****   uint32_t IR;
 487:src/sys/devices.h ****   uint32_t DTR;
 488:src/sys/devices.h ****   uint32_t DLR;
 489:src/sys/devices.h ****   uint32_t DHR;
 490:src/sys/devices.h **** };
 491:src/sys/devices.h **** 
 492:src/sys/devices.h **** struct bxCAN_registers {
 493:src/sys/devices.h ****   uint32_t MCR;
 494:src/sys/devices.h ****   uint32_t MSR;
 495:src/sys/devices.h ****   uint32_t TSR;
 496:src/sys/devices.h ****   uint32_t RF0R;
 497:src/sys/devices.h ****   uint32_t RF1R;
 498:src/sys/devices.h ****   uint32_t IER;
 499:src/sys/devices.h ****   uint32_t ESR;
 500:src/sys/devices.h ****   uint32_t BTR;
 501:src/sys/devices.h ****   __reserved_interval(0x20,0x180);
 502:src/sys/devices.h ****   struct bxCAN_TxRx_registers Tx[3];
 503:src/sys/devices.h ****   struct bxCAN_TxRx_registers Rx[2];
 504:src/sys/devices.h ****   __reserved_interval(0x1d0,0x200);
 505:src/sys/devices.h ****   uint32_t FMR;
 506:src/sys/devices.h ****   uint32_t FM1R;
 507:src/sys/devices.h ****   __reserved(0x208);
 508:src/sys/devices.h ****   uint32_t FS1R;
 509:src/sys/devices.h ****   __reserved(0x210);
 510:src/sys/devices.h ****   uint32_t FFA1R;
 511:src/sys/devices.h ****   __reserved(0x218);
 512:src/sys/devices.h ****   uint32_t FA1R;
 513:src/sys/devices.h ****   __reserved_interval(0x220,0x240);
 514:src/sys/devices.h ****   struct {uint32_t R1; uint32_t R2;} F[28];
 515:src/sys/devices.h **** };
 516:src/sys/devices.h **** 
 517:src/sys/devices.h **** /* RM §32.7.7 */
 518:src/sys/devices.h **** struct OTG_registers {
 519:src/sys/devices.h ****    /* TODO */
 520:src/sys/devices.h **** };
 521:src/sys/devices.h **** 
 522:src/sys/devices.h **** /* RM §32.7.7 */
 523:src/sys/devices.h **** struct HDMI_CEC_registers {
 524:src/sys/devices.h ****   uint32_t CR;
 525:src/sys/devices.h ****   uint32_t CFGR;
 526:src/sys/devices.h ****   uint32_t TXDR;
 527:src/sys/devices.h ****   uint32_t RXDR;
 528:src/sys/devices.h ****   uint32_t ISR;
 529:src/sys/devices.h ****   uint32_t IER;
 530:src/sys/devices.h **** };
 531:src/sys/devices.h **** 
 532:src/sys/devices.h **** /* RM §33.18 */
 533:src/sys/devices.h **** struct DBGMCU_registers {
 534:src/sys/devices.h ****   uint32_t IDCODE;
 535:src/sys/devices.h ****   uint32_t CR;
 536:src/sys/devices.h ****   uint32_t APB1FZ;
 537:src/sys/devices.h ****   uint32_t APB2FZ;
 538:src/sys/devices.h **** };
 539:src/sys/devices.h **** 
 540:src/sys/devices.h **** /* Constant values */
 541:src/sys/devices.h **** 
 542:src/sys/devices.h **** extern const uint16_t Package_data;
 543:src/sys/devices.h **** extern const uint16_t TS_CAL2;
 544:src/sys/devices.h **** extern const uint16_t TS_CAL1;
 545:src/sys/devices.h **** extern const uint16_t VREFIN_CAL;
 546:src/sys/devices.h **** extern const uint16_t Flash_size;
 547:src/sys/devices.h **** extern const uint32_t U_ID[3];
 548:src/sys/devices.h **** 
 549:src/sys/devices.h **** /* Core Devices base addresses */
 550:src/sys/devices.h **** 
 551:src/sys/devices.h **** extern volatile struct DBGMCU_registers DBG;
 552:src/sys/devices.h **** 
 553:src/sys/devices.h **** extern volatile struct FPU_registers FPU;
 554:src/sys/devices.h **** extern volatile uint32_t NVIC_STIR;
 555:src/sys/devices.h **** extern volatile struct MPU_registers MPU;
 556:src/sys/devices.h **** extern volatile uint32_t FPU_CPACR;
 557:src/sys/devices.h **** extern volatile struct SCB_registers SCB;
 558:src/sys/devices.h **** extern volatile struct NVIC_registers NVIC;
 559:src/sys/devices.h **** extern volatile struct STK_registers SysTick;
 560:src/sys/devices.h **** 
 561:src/sys/devices.h **** /* Devices base addresses */
 562:src/sys/devices.h **** 
 563:src/sys/devices.h **** extern volatile struct QUADSPI_registers QUADSPI;
 564:src/sys/devices.h **** 
 565:src/sys/devices.h **** extern volatile struct DCMI_registers DCMI;
 566:src/sys/devices.h **** extern volatile struct OTG_registers USB_OTG_FS;
 567:src/sys/devices.h **** 
 568:src/sys/devices.h **** extern volatile struct OTG_registers USB_OTG_HS;
 569:src/sys/devices.h **** extern volatile struct DMA_registers DMA2;
 570:src/sys/devices.h **** extern volatile struct DMA_registers DMA1;
 571:src/sys/devices.h **** extern uint32_t BKPSRAM[1024];
 572:src/sys/devices.h **** extern volatile struct FLASH_registers FLASH;
 573:src/sys/devices.h **** extern volatile struct RCC_registers RCC;
 574:src/sys/devices.h **** extern volatile struct CRC_registers CRC;
 575:src/sys/devices.h **** extern volatile struct GPIO_registers GPIOH;
 576:src/sys/devices.h **** extern volatile struct GPIO_registers GPIOG;
 577:src/sys/devices.h **** extern volatile struct GPIO_registers GPIOF;
 578:src/sys/devices.h **** extern volatile struct GPIO_registers GPIOE;
 579:src/sys/devices.h **** extern volatile struct GPIO_registers GPIOD;
 580:src/sys/devices.h **** extern volatile struct GPIO_registers GPIOC;
 581:src/sys/devices.h **** extern volatile struct GPIO_registers GPIOB;
 582:src/sys/devices.h **** extern volatile struct GPIO_registers GPIOA;
 583:src/sys/devices.h **** 
 584:src/sys/devices.h **** extern volatile struct SAI_registers SAI2;
 585:src/sys/devices.h **** extern volatile struct SAI_registers SAI1;
 586:src/sys/devices.h **** 
 587:src/sys/devices.h **** extern volatile struct TIMx_registers TIM11;
 588:src/sys/devices.h **** extern volatile struct TIMx_registers TIM10;
 589:src/sys/devices.h **** extern volatile struct TIMx_registers TIM9;
 590:src/sys/devices.h **** extern volatile struct EXTI_registers EXTI;
 591:src/sys/devices.h **** extern volatile struct SYSCFG_registers SYSCFG;
 592:src/sys/devices.h **** extern volatile struct SPI_registers SPI4;
 593:src/sys/devices.h **** extern volatile struct SPI_registers SPI1;
 594:src/sys/devices.h **** extern volatile struct SDIO_registers SDMMC;
 595:src/sys/devices.h **** extern volatile struct ADCx_registers ADC1;
 596:src/sys/devices.h **** extern volatile struct ADCx_registers ADC2;
 597:src/sys/devices.h **** extern volatile struct ADCx_registers ADC3;
 598:src/sys/devices.h **** extern volatile struct ADC_common_registers ADC_common;
 599:src/sys/devices.h **** extern volatile struct USART_registers USART6;
 600:src/sys/devices.h **** extern volatile struct USART_registers USART1;
 601:src/sys/devices.h **** extern volatile struct TIMx_registers TIM8;
 602:src/sys/devices.h **** extern volatile struct TIMx_registers TIM1;
 603:src/sys/devices.h **** 
 604:src/sys/devices.h **** extern volatile struct DAC_registers DAC;
 605:src/sys/devices.h **** extern volatile struct PWR_registers PWR;
 606:src/sys/devices.h **** extern volatile struct HDMI_CEC_registers HDMI_CEC;
 607:src/sys/devices.h **** extern volatile struct bxCAN_registers CAN2;
 608:src/sys/devices.h **** extern volatile struct bxCAN_registers CAN1;
 609:src/sys/devices.h **** extern volatile struct FMPI2C_registers FMPI2C1;
 610:src/sys/devices.h **** extern volatile struct I2C_registers I2C3;
 611:src/sys/devices.h **** extern volatile struct I2C_registers I2C2;
 612:src/sys/devices.h **** extern volatile struct I2C_registers I2C1;
 613:src/sys/devices.h **** extern volatile struct USART_registers UART5;
 614:src/sys/devices.h **** extern volatile struct USART_registers UART4;
 615:src/sys/devices.h **** extern volatile struct USART_registers USART3;
 616:src/sys/devices.h **** extern volatile struct USART_registers USART2;
 617:src/sys/devices.h **** extern volatile struct SPDIF_RX_registers SPDIF_RX;
 618:src/sys/devices.h **** extern volatile struct SPI_I2S_registers SPI3_I2S3;
 619:src/sys/devices.h **** extern volatile struct SPI_I2S_registers SPI2_I2S2;
 620:src/sys/devices.h **** extern volatile struct IWDG_registers IWDG;
 621:src/sys/devices.h **** extern volatile struct WWDG_registers WWDG;
 622:src/sys/devices.h **** extern volatile struct RTC_registers RTC_BKP;
 623:src/sys/devices.h **** extern volatile struct TIMx_registers TIM14;
 624:src/sys/devices.h **** extern volatile struct TIMx_registers TIM13;
 625:src/sys/devices.h **** extern volatile struct TIMx_registers TIM12;
 626:src/sys/devices.h **** extern volatile struct TIMx_registers TIM7;
 627:src/sys/devices.h **** extern volatile struct TIMx_registers TIM6;
 628:src/sys/devices.h **** extern volatile struct TIMx_registers TIM5;
 629:src/sys/devices.h **** extern volatile struct TIMx_registers TIM4;
 630:src/sys/devices.h **** extern volatile struct TIMx_registers TIM3;
 631:src/sys/devices.h **** extern volatile struct TIMx_registers TIM2;
 632:src/sys/devices.h **** 
 633:src/sys/devices.h **** #define __set_bit(_w,_i) ((_w)|=(1<<(_i)))
 634:src/sys/devices.h **** #define __clr_bit(_w,_i) ((_w) &= ~(1<<(_i)))
 635:src/sys/devices.h **** #define __really_inline__ static inline __attribute__((always_inline)) 
 636:src/sys/devices.h **** #define __sync __DSB
 637:src/sys/devices.h **** 
 638:src/sys/devices.h **** #define __declare_device_control(name,bus,bus_bit) \
 639:src/sys/devices.h ****   void __really_inline__ enable_##name() { \
 640:src/sys/devices.h ****     __set_bit(RCC.bus##ENR,bus_bit); __sync(); } \
 641:src/sys/devices.h ****   void __really_inline__ low_power_enable_##name() { \
 642:src/sys/devices.h ****     __set_bit(RCC.bus##LPENR,bus_bit); __sync(); } \
 643:src/sys/devices.h ****   void __really_inline__ disable_##name() { \
 644:src/sys/devices.h ****     __clr_bit(RCC.bus##ENR,bus_bit); __sync(); } \
 645:src/sys/devices.h ****   void __really_inline__ low_power_disable_## name() { \
 646:src/sys/devices.h ****     __clr_bit(RCC.bus##LPENR,bus_bit); __sync(); } \
 647:src/sys/devices.h ****   void __really_inline__ reset_##name() { \
 648:src/sys/devices.h ****     __set_bit(RCC.bus##RSTR,bus_bit); __sync(); } \
 649:src/sys/devices.h **** \
 650:src/sys/devices.h **** 
 651:src/sys/devices.h **** /* __declare_device_control(FMC,AHB3,0) FMC not available in LQFP64 package */
 652:src/sys/devices.h **** __declare_device_control(QUADSPI,AHB3,1)
 653:src/sys/devices.h **** 
 654:src/sys/devices.h **** __declare_device_control(DCMI,AHB2,0)
 655:src/sys/devices.h **** __declare_device_control(USB_OTG_FS,AHB2,7)
 656:src/sys/devices.h **** 
 657:src/sys/devices.h **** __declare_device_control(USB_OTG_HS,AHB1,29)
 658:src/sys/devices.h **** __declare_device_control(DMA2,AHB1,22)
 659:src/sys/devices.h **** __declare_device_control(DMA1,AHB1,21)
 660:src/sys/devices.h **** __declare_device_control(CRC,AHB1,12)
 661:src/sys/devices.h **** __declare_device_control(GPIOH,AHB1,7)
 662:src/sys/devices.h **** __declare_device_control(GPIOG,AHB1,6)
 663:src/sys/devices.h **** __declare_device_control(GPIOF,AHB1,5)
 664:src/sys/devices.h **** __declare_device_control(GPIOE,AHB1,4)
 665:src/sys/devices.h **** __declare_device_control(GPIOD,AHB1,3)
 666:src/sys/devices.h **** __declare_device_control(GPIOC,AHB1,2)
 667:src/sys/devices.h **** __declare_device_control(GPIOB,AHB1,1)
 668:src/sys/devices.h **** __declare_device_control(GPIOA,AHB1,0)
 669:src/sys/devices.h **** 
 670:src/sys/devices.h **** __declare_device_control(SAI2,APB2,23)
 671:src/sys/devices.h **** __declare_device_control(SAI1,APB2,22)
 672:src/sys/devices.h **** 
 673:src/sys/devices.h **** __declare_device_control(TIM11,APB2,18)
 674:src/sys/devices.h **** __declare_device_control(TIM10,APB2,17)
 675:src/sys/devices.h **** __declare_device_control(TIM9,APB2,16)
 676:src/sys/devices.h **** __declare_device_control(SYSCFG,APB2,14)
 677:src/sys/devices.h **** __declare_device_control(SPI4,APB2,13)
 678:src/sys/devices.h **** __declare_device_control(SPI1,APB2,12)
 679:src/sys/devices.h **** __declare_device_control(SDMMC,APB2,11)
 680:src/sys/devices.h **** __declare_device_control(ADC,APB2,8)
 681:src/sys/devices.h **** __declare_device_control(ADC1,APB2,8)
 682:src/sys/devices.h **** __declare_device_control(ADC2,APB2,9)
 683:src/sys/devices.h **** __declare_device_control(ADC3,APB2,10)
 684:src/sys/devices.h **** __declare_device_control(USART6,APB2,5)
 685:src/sys/devices.h **** __declare_device_control(USART1,APB2,4)
 686:src/sys/devices.h **** __declare_device_control(TIM8,APB2,1)
 687:src/sys/devices.h **** __declare_device_control(TIM1,APB2,0)
 688:src/sys/devices.h **** 
 689:src/sys/devices.h **** __declare_device_control(DAC,APB1,29)
 690:src/sys/devices.h **** __declare_device_control(PWR,APB1,28)
 691:src/sys/devices.h **** __declare_device_control(HDMI_CEC,APB1,27)
 692:src/sys/devices.h **** __declare_device_control(CAN2,APB1,26)
 693:src/sys/devices.h **** __declare_device_control(CAN1,APB1,25)
 694:src/sys/devices.h **** __declare_device_control(FMPI2C1,APB1,24)
 695:src/sys/devices.h **** __declare_device_control(I2C3,APB1,23)
 696:src/sys/devices.h **** __declare_device_control(I2C2,APB1,22)
 697:src/sys/devices.h **** __declare_device_control(I2C1,APB1,21)
 698:src/sys/devices.h **** __declare_device_control(UART5,APB1,20)
 699:src/sys/devices.h **** __declare_device_control(UART4,APB1,19)
 700:src/sys/devices.h **** __declare_device_control(USART3,APB1,18)
 701:src/sys/devices.h **** __declare_device_control(USART2,APB1,17)
 702:src/sys/devices.h **** __declare_device_control(SPDIF_RX,APB1,16)
 703:src/sys/devices.h **** __declare_device_control(SPI3_I2S3,APB1,15)
 704:src/sys/devices.h **** __declare_device_control(SPI2_I2S2,APB1,14)
 705:src/sys/devices.h **** __declare_device_control(WWDG,APB1,11)
 706:src/sys/devices.h **** __declare_device_control(TIM14,APB1,8)
 707:src/sys/devices.h **** __declare_device_control(TIM13,APB1,7)
 708:src/sys/devices.h **** __declare_device_control(TIM12,APB1,6)
 709:src/sys/devices.h **** __declare_device_control(TIM7,APB1,5)
 710:src/sys/devices.h **** __declare_device_control(TIM6,APB1,4)
 711:src/sys/devices.h **** __declare_device_control(TIM5,APB1,3)
 712:src/sys/devices.h **** __declare_device_control(TIM4,APB1,2)
 713:src/sys/devices.h **** __declare_device_control(TIM3,APB1,1)
 714:src/sys/devices.h **** __declare_device_control(TIM2,APB1,0)
  35              		.loc 2 714 1 view .LVU2
  36              	.LBB9:
  37              		.loc 2 714 1 view .LVU3
  38 0000 134A     		ldr	r2, .L2
  39 0002 136C     		ldr	r3, [r2, #64]
  40 0004 43F00103 		orr	r3, r3, #1
  41              	.LBE9:
  42              	.LBE8:
   8:src/sys/timer.c **** 	enable_TIM2();   // On active l'horloge 2
  43              		.loc 1 8 1 is_stmt 0 view .LVU4
  44 0008 10B5     		push	{r4, lr}
  45              		.cfi_def_cfa_offset 8
  46              		.cfi_offset 4, -8
  47              		.cfi_offset 14, -4
  48              	.LBB13:
  49              	.LBB12:
  50              		.loc 2 714 1 view .LVU5
  51 000a 1364     		str	r3, [r2, #64]
  52              		.loc 2 714 1 is_stmt 1 view .LVU6
  53              	.LBB10:
  54              	.LBI10:
  55              		.file 3 "src/sys/cmsis_gcc.h"
   1:src/sys/cmsis_gcc.h **** /**************************************************************************//**
   2:src/sys/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:src/sys/cmsis_gcc.h ****  * @brief    CMSIS Cortex-M Core Function/Instruction Header File
   4:src/sys/cmsis_gcc.h ****  * @version  V4.30
   5:src/sys/cmsis_gcc.h ****  * @date     20. October 2015
   6:src/sys/cmsis_gcc.h ****  ******************************************************************************/
   7:src/sys/cmsis_gcc.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:src/sys/cmsis_gcc.h **** 
   9:src/sys/cmsis_gcc.h ****    All rights reserved.
  10:src/sys/cmsis_gcc.h ****    Redistribution and use in source and binary forms, with or without
  11:src/sys/cmsis_gcc.h ****    modification, are permitted provided that the following conditions are met:
  12:src/sys/cmsis_gcc.h ****    - Redistributions of source code must retain the above copyright
  13:src/sys/cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer.
  14:src/sys/cmsis_gcc.h ****    - Redistributions in binary form must reproduce the above copyright
  15:src/sys/cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer in the
  16:src/sys/cmsis_gcc.h ****      documentation and/or other materials provided with the distribution.
  17:src/sys/cmsis_gcc.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:src/sys/cmsis_gcc.h ****      to endorse or promote products derived from this software without
  19:src/sys/cmsis_gcc.h ****      specific prior written permission.
  20:src/sys/cmsis_gcc.h ****    *
  21:src/sys/cmsis_gcc.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:src/sys/cmsis_gcc.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:src/sys/cmsis_gcc.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:src/sys/cmsis_gcc.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:src/sys/cmsis_gcc.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:src/sys/cmsis_gcc.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:src/sys/cmsis_gcc.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:src/sys/cmsis_gcc.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:src/sys/cmsis_gcc.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:src/sys/cmsis_gcc.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:src/sys/cmsis_gcc.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:src/sys/cmsis_gcc.h ****    ---------------------------------------------------------------------------*/
  33:src/sys/cmsis_gcc.h **** 
  34:src/sys/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  35:src/sys/cmsis_gcc.h **** #define __CMSIS_GCC_H
  36:src/sys/cmsis_gcc.h **** 
  37:src/sys/cmsis_gcc.h **** /* ignore some GCC warnings */
  38:src/sys/cmsis_gcc.h **** #if defined ( __GNUC__ )
  39:src/sys/cmsis_gcc.h **** #pragma GCC diagnostic push
  40:src/sys/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  41:src/sys/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  42:src/sys/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  43:src/sys/cmsis_gcc.h **** #endif
  44:src/sys/cmsis_gcc.h **** 
  45:src/sys/cmsis_gcc.h **** 
  46:src/sys/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
  47:src/sys/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
  48:src/sys/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
  49:src/sys/cmsis_gcc.h ****   @{
  50:src/sys/cmsis_gcc.h ****  */
  51:src/sys/cmsis_gcc.h **** 
  52:src/sys/cmsis_gcc.h **** /**
  53:src/sys/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
  54:src/sys/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
  55:src/sys/cmsis_gcc.h ****            Can only be executed in Privileged modes.
  56:src/sys/cmsis_gcc.h ****  */
  57:src/sys/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
  58:src/sys/cmsis_gcc.h **** {
  59:src/sys/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
  60:src/sys/cmsis_gcc.h **** }
  61:src/sys/cmsis_gcc.h **** 
  62:src/sys/cmsis_gcc.h **** 
  63:src/sys/cmsis_gcc.h **** /**
  64:src/sys/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
  65:src/sys/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  66:src/sys/cmsis_gcc.h ****   Can only be executed in Privileged modes.
  67:src/sys/cmsis_gcc.h ****  */
  68:src/sys/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
  69:src/sys/cmsis_gcc.h **** {
  70:src/sys/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  71:src/sys/cmsis_gcc.h **** }
  72:src/sys/cmsis_gcc.h **** 
  73:src/sys/cmsis_gcc.h **** 
  74:src/sys/cmsis_gcc.h **** /**
  75:src/sys/cmsis_gcc.h ****   \brief   Get Control Register
  76:src/sys/cmsis_gcc.h ****   \details Returns the content of the Control Register.
  77:src/sys/cmsis_gcc.h ****   \return               Control Register value
  78:src/sys/cmsis_gcc.h ****  */
  79:src/sys/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CONTROL(void)
  80:src/sys/cmsis_gcc.h **** {
  81:src/sys/cmsis_gcc.h ****   uint32_t result;
  82:src/sys/cmsis_gcc.h **** 
  83:src/sys/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
  84:src/sys/cmsis_gcc.h ****   return(result);
  85:src/sys/cmsis_gcc.h **** }
  86:src/sys/cmsis_gcc.h **** 
  87:src/sys/cmsis_gcc.h **** 
  88:src/sys/cmsis_gcc.h **** /**
  89:src/sys/cmsis_gcc.h ****   \brief   Set Control Register
  90:src/sys/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
  91:src/sys/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
  92:src/sys/cmsis_gcc.h ****  */
  93:src/sys/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_CONTROL(uint32_t control)
  94:src/sys/cmsis_gcc.h **** {
  95:src/sys/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
  96:src/sys/cmsis_gcc.h **** }
  97:src/sys/cmsis_gcc.h **** 
  98:src/sys/cmsis_gcc.h **** 
  99:src/sys/cmsis_gcc.h **** /**
 100:src/sys/cmsis_gcc.h ****   \brief   Get IPSR Register
 101:src/sys/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 102:src/sys/cmsis_gcc.h ****   \return               IPSR Register value
 103:src/sys/cmsis_gcc.h ****  */
 104:src/sys/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)
 105:src/sys/cmsis_gcc.h **** {
 106:src/sys/cmsis_gcc.h ****   uint32_t result;
 107:src/sys/cmsis_gcc.h **** 
 108:src/sys/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 109:src/sys/cmsis_gcc.h ****   return(result);
 110:src/sys/cmsis_gcc.h **** }
 111:src/sys/cmsis_gcc.h **** 
 112:src/sys/cmsis_gcc.h **** 
 113:src/sys/cmsis_gcc.h **** /**
 114:src/sys/cmsis_gcc.h ****   \brief   Get APSR Register
 115:src/sys/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 116:src/sys/cmsis_gcc.h ****   \return               APSR Register value
 117:src/sys/cmsis_gcc.h ****  */
 118:src/sys/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_APSR(void)
 119:src/sys/cmsis_gcc.h **** {
 120:src/sys/cmsis_gcc.h ****   uint32_t result;
 121:src/sys/cmsis_gcc.h **** 
 122:src/sys/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 123:src/sys/cmsis_gcc.h ****   return(result);
 124:src/sys/cmsis_gcc.h **** }
 125:src/sys/cmsis_gcc.h **** 
 126:src/sys/cmsis_gcc.h **** 
 127:src/sys/cmsis_gcc.h **** /**
 128:src/sys/cmsis_gcc.h ****   \brief   Get xPSR Register
 129:src/sys/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 130:src/sys/cmsis_gcc.h **** 
 131:src/sys/cmsis_gcc.h ****     \return               xPSR Register value
 132:src/sys/cmsis_gcc.h ****  */
 133:src/sys/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_xPSR(void)
 134:src/sys/cmsis_gcc.h **** {
 135:src/sys/cmsis_gcc.h ****   uint32_t result;
 136:src/sys/cmsis_gcc.h **** 
 137:src/sys/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 138:src/sys/cmsis_gcc.h ****   return(result);
 139:src/sys/cmsis_gcc.h **** }
 140:src/sys/cmsis_gcc.h **** 
 141:src/sys/cmsis_gcc.h **** 
 142:src/sys/cmsis_gcc.h **** /**
 143:src/sys/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 144:src/sys/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 145:src/sys/cmsis_gcc.h ****   \return               PSP Register value
 146:src/sys/cmsis_gcc.h ****  */
 147:src/sys/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(void)
 148:src/sys/cmsis_gcc.h **** {
 149:src/sys/cmsis_gcc.h ****   register uint32_t result;
 150:src/sys/cmsis_gcc.h **** 
 151:src/sys/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp\n"  : "=r" (result) );
 152:src/sys/cmsis_gcc.h ****   return(result);
 153:src/sys/cmsis_gcc.h **** }
 154:src/sys/cmsis_gcc.h **** 
 155:src/sys/cmsis_gcc.h **** 
 156:src/sys/cmsis_gcc.h **** /**
 157:src/sys/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 158:src/sys/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 159:src/sys/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 160:src/sys/cmsis_gcc.h ****  */
 161:src/sys/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
 162:src/sys/cmsis_gcc.h **** {
 163:src/sys/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0\n" : : "r" (topOfProcStack) : "sp");
 164:src/sys/cmsis_gcc.h **** }
 165:src/sys/cmsis_gcc.h **** 
 166:src/sys/cmsis_gcc.h **** 
 167:src/sys/cmsis_gcc.h **** /**
 168:src/sys/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 169:src/sys/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 170:src/sys/cmsis_gcc.h ****   \return               MSP Register value
 171:src/sys/cmsis_gcc.h ****  */
 172:src/sys/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_MSP(void)
 173:src/sys/cmsis_gcc.h **** {
 174:src/sys/cmsis_gcc.h ****   register uint32_t result;
 175:src/sys/cmsis_gcc.h **** 
 176:src/sys/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp\n" : "=r" (result) );
 177:src/sys/cmsis_gcc.h ****   return(result);
 178:src/sys/cmsis_gcc.h **** }
 179:src/sys/cmsis_gcc.h **** 
 180:src/sys/cmsis_gcc.h **** 
 181:src/sys/cmsis_gcc.h **** /**
 182:src/sys/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 183:src/sys/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 184:src/sys/cmsis_gcc.h **** 
 185:src/sys/cmsis_gcc.h ****     \param [in]    topOfMainStack  Main Stack Pointer value to set
 186:src/sys/cmsis_gcc.h ****  */
 187:src/sys/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
 188:src/sys/cmsis_gcc.h **** {
 189:src/sys/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0\n" : : "r" (topOfMainStack) : "sp");
 190:src/sys/cmsis_gcc.h **** }
 191:src/sys/cmsis_gcc.h **** 
 192:src/sys/cmsis_gcc.h **** 
 193:src/sys/cmsis_gcc.h **** /**
 194:src/sys/cmsis_gcc.h ****   \brief   Get Priority Mask
 195:src/sys/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 196:src/sys/cmsis_gcc.h ****   \return               Priority Mask value
 197:src/sys/cmsis_gcc.h ****  */
 198:src/sys/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
 199:src/sys/cmsis_gcc.h **** {
 200:src/sys/cmsis_gcc.h ****   uint32_t result;
 201:src/sys/cmsis_gcc.h **** 
 202:src/sys/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
 203:src/sys/cmsis_gcc.h ****   return(result);
 204:src/sys/cmsis_gcc.h **** }
 205:src/sys/cmsis_gcc.h **** 
 206:src/sys/cmsis_gcc.h **** 
 207:src/sys/cmsis_gcc.h **** /**
 208:src/sys/cmsis_gcc.h ****   \brief   Set Priority Mask
 209:src/sys/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 210:src/sys/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 211:src/sys/cmsis_gcc.h ****  */
 212:src/sys/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
 213:src/sys/cmsis_gcc.h **** {
 214:src/sys/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 215:src/sys/cmsis_gcc.h **** }
 216:src/sys/cmsis_gcc.h **** 
 217:src/sys/cmsis_gcc.h **** 
 218:src/sys/cmsis_gcc.h **** #if       (__CORTEX_M >= 0x03U)
 219:src/sys/cmsis_gcc.h **** 
 220:src/sys/cmsis_gcc.h **** /**
 221:src/sys/cmsis_gcc.h ****   \brief   Enable FIQ
 222:src/sys/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 223:src/sys/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 224:src/sys/cmsis_gcc.h ****  */
 225:src/sys/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_fault_irq(void)
 226:src/sys/cmsis_gcc.h **** {
 227:src/sys/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 228:src/sys/cmsis_gcc.h **** }
 229:src/sys/cmsis_gcc.h **** 
 230:src/sys/cmsis_gcc.h **** 
 231:src/sys/cmsis_gcc.h **** /**
 232:src/sys/cmsis_gcc.h ****   \brief   Disable FIQ
 233:src/sys/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 234:src/sys/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 235:src/sys/cmsis_gcc.h ****  */
 236:src/sys/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_fault_irq(void)
 237:src/sys/cmsis_gcc.h **** {
 238:src/sys/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 239:src/sys/cmsis_gcc.h **** }
 240:src/sys/cmsis_gcc.h **** 
 241:src/sys/cmsis_gcc.h **** 
 242:src/sys/cmsis_gcc.h **** /**
 243:src/sys/cmsis_gcc.h ****   \brief   Get Base Priority
 244:src/sys/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 245:src/sys/cmsis_gcc.h ****   \return               Base Priority register value
 246:src/sys/cmsis_gcc.h ****  */
 247:src/sys/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_BASEPRI(void)
 248:src/sys/cmsis_gcc.h **** {
 249:src/sys/cmsis_gcc.h ****   uint32_t result;
 250:src/sys/cmsis_gcc.h **** 
 251:src/sys/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 252:src/sys/cmsis_gcc.h ****   return(result);
 253:src/sys/cmsis_gcc.h **** }
 254:src/sys/cmsis_gcc.h **** 
 255:src/sys/cmsis_gcc.h **** 
 256:src/sys/cmsis_gcc.h **** /**
 257:src/sys/cmsis_gcc.h ****   \brief   Set Base Priority
 258:src/sys/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 259:src/sys/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 260:src/sys/cmsis_gcc.h ****  */
 261:src/sys/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
 262:src/sys/cmsis_gcc.h **** {
 263:src/sys/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 264:src/sys/cmsis_gcc.h **** }
 265:src/sys/cmsis_gcc.h **** 
 266:src/sys/cmsis_gcc.h **** 
 267:src/sys/cmsis_gcc.h **** /**
 268:src/sys/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 269:src/sys/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 270:src/sys/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 271:src/sys/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 272:src/sys/cmsis_gcc.h ****  */
 273:src/sys/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI_MAX(uint32_t value)
 274:src/sys/cmsis_gcc.h **** {
 275:src/sys/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (value) : "memory");
 276:src/sys/cmsis_gcc.h **** }
 277:src/sys/cmsis_gcc.h **** 
 278:src/sys/cmsis_gcc.h **** 
 279:src/sys/cmsis_gcc.h **** /**
 280:src/sys/cmsis_gcc.h ****   \brief   Get Fault Mask
 281:src/sys/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 282:src/sys/cmsis_gcc.h ****   \return               Fault Mask register value
 283:src/sys/cmsis_gcc.h ****  */
 284:src/sys/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FAULTMASK(void)
 285:src/sys/cmsis_gcc.h **** {
 286:src/sys/cmsis_gcc.h ****   uint32_t result;
 287:src/sys/cmsis_gcc.h **** 
 288:src/sys/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 289:src/sys/cmsis_gcc.h ****   return(result);
 290:src/sys/cmsis_gcc.h **** }
 291:src/sys/cmsis_gcc.h **** 
 292:src/sys/cmsis_gcc.h **** 
 293:src/sys/cmsis_gcc.h **** /**
 294:src/sys/cmsis_gcc.h ****   \brief   Set Fault Mask
 295:src/sys/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 296:src/sys/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 297:src/sys/cmsis_gcc.h ****  */
 298:src/sys/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
 299:src/sys/cmsis_gcc.h **** {
 300:src/sys/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 301:src/sys/cmsis_gcc.h **** }
 302:src/sys/cmsis_gcc.h **** 
 303:src/sys/cmsis_gcc.h **** #endif /* (__CORTEX_M >= 0x03U) */
 304:src/sys/cmsis_gcc.h **** 
 305:src/sys/cmsis_gcc.h **** 
 306:src/sys/cmsis_gcc.h **** #if       (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U)
 307:src/sys/cmsis_gcc.h **** 
 308:src/sys/cmsis_gcc.h **** /**
 309:src/sys/cmsis_gcc.h ****   \brief   Get FPSCR
 310:src/sys/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 311:src/sys/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 312:src/sys/cmsis_gcc.h ****  */
 313:src/sys/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FPSCR(void)
 314:src/sys/cmsis_gcc.h **** {
 315:src/sys/cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 316:src/sys/cmsis_gcc.h ****   uint32_t result;
 317:src/sys/cmsis_gcc.h **** 
 318:src/sys/cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 319:src/sys/cmsis_gcc.h ****   __ASM volatile ("");
 320:src/sys/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 321:src/sys/cmsis_gcc.h ****   __ASM volatile ("");
 322:src/sys/cmsis_gcc.h ****   return(result);
 323:src/sys/cmsis_gcc.h **** #else
 324:src/sys/cmsis_gcc.h ****    return(0);
 325:src/sys/cmsis_gcc.h **** #endif
 326:src/sys/cmsis_gcc.h **** }
 327:src/sys/cmsis_gcc.h **** 
 328:src/sys/cmsis_gcc.h **** 
 329:src/sys/cmsis_gcc.h **** /**
 330:src/sys/cmsis_gcc.h ****   \brief   Set FPSCR
 331:src/sys/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 332:src/sys/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 333:src/sys/cmsis_gcc.h ****  */
 334:src/sys/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
 335:src/sys/cmsis_gcc.h **** {
 336:src/sys/cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 337:src/sys/cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 338:src/sys/cmsis_gcc.h ****   __ASM volatile ("");
 339:src/sys/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc");
 340:src/sys/cmsis_gcc.h ****   __ASM volatile ("");
 341:src/sys/cmsis_gcc.h **** #endif
 342:src/sys/cmsis_gcc.h **** }
 343:src/sys/cmsis_gcc.h **** 
 344:src/sys/cmsis_gcc.h **** #endif /* (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U) */
 345:src/sys/cmsis_gcc.h **** 
 346:src/sys/cmsis_gcc.h **** 
 347:src/sys/cmsis_gcc.h **** 
 348:src/sys/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 349:src/sys/cmsis_gcc.h **** 
 350:src/sys/cmsis_gcc.h **** 
 351:src/sys/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 352:src/sys/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 353:src/sys/cmsis_gcc.h ****   Access to dedicated instructions
 354:src/sys/cmsis_gcc.h ****   @{
 355:src/sys/cmsis_gcc.h **** */
 356:src/sys/cmsis_gcc.h **** 
 357:src/sys/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 358:src/sys/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 359:src/sys/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 360:src/sys/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 361:src/sys/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 362:src/sys/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 363:src/sys/cmsis_gcc.h **** #else
 364:src/sys/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 365:src/sys/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 366:src/sys/cmsis_gcc.h **** #endif
 367:src/sys/cmsis_gcc.h **** 
 368:src/sys/cmsis_gcc.h **** /**
 369:src/sys/cmsis_gcc.h ****   \brief   No Operation
 370:src/sys/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 371:src/sys/cmsis_gcc.h ****  */
 372:src/sys/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
 373:src/sys/cmsis_gcc.h **** {
 374:src/sys/cmsis_gcc.h ****   __ASM volatile ("nop");
 375:src/sys/cmsis_gcc.h **** }
 376:src/sys/cmsis_gcc.h **** 
 377:src/sys/cmsis_gcc.h **** 
 378:src/sys/cmsis_gcc.h **** /**
 379:src/sys/cmsis_gcc.h ****   \brief   Wait For Interrupt
 380:src/sys/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 381:src/sys/cmsis_gcc.h ****  */
 382:src/sys/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
 383:src/sys/cmsis_gcc.h **** {
 384:src/sys/cmsis_gcc.h ****   __ASM volatile ("wfi");
 385:src/sys/cmsis_gcc.h **** }
 386:src/sys/cmsis_gcc.h **** 
 387:src/sys/cmsis_gcc.h **** 
 388:src/sys/cmsis_gcc.h **** /**
 389:src/sys/cmsis_gcc.h ****   \brief   Wait For Event
 390:src/sys/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 391:src/sys/cmsis_gcc.h ****     a low-power state until one of a number of events occurs.
 392:src/sys/cmsis_gcc.h ****  */
 393:src/sys/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFE(void)
 394:src/sys/cmsis_gcc.h **** {
 395:src/sys/cmsis_gcc.h ****   __ASM volatile ("wfe");
 396:src/sys/cmsis_gcc.h **** }
 397:src/sys/cmsis_gcc.h **** 
 398:src/sys/cmsis_gcc.h **** 
 399:src/sys/cmsis_gcc.h **** /**
 400:src/sys/cmsis_gcc.h ****   \brief   Send Event
 401:src/sys/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 402:src/sys/cmsis_gcc.h ****  */
 403:src/sys/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __SEV(void)
 404:src/sys/cmsis_gcc.h **** {
 405:src/sys/cmsis_gcc.h ****   __ASM volatile ("sev");
 406:src/sys/cmsis_gcc.h **** }
 407:src/sys/cmsis_gcc.h **** 
 408:src/sys/cmsis_gcc.h **** 
 409:src/sys/cmsis_gcc.h **** /**
 410:src/sys/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 411:src/sys/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 412:src/sys/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 413:src/sys/cmsis_gcc.h ****            after the instruction has been completed.
 414:src/sys/cmsis_gcc.h ****  */
 415:src/sys/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __ISB(void)
 416:src/sys/cmsis_gcc.h **** {
 417:src/sys/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 418:src/sys/cmsis_gcc.h **** }
 419:src/sys/cmsis_gcc.h **** 
 420:src/sys/cmsis_gcc.h **** 
 421:src/sys/cmsis_gcc.h **** /**
 422:src/sys/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 423:src/sys/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 424:src/sys/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 425:src/sys/cmsis_gcc.h ****  */
 426:src/sys/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
  56              		.loc 3 426 53 view .LVU7
  57              	.LBB11:
 427:src/sys/cmsis_gcc.h **** {
 428:src/sys/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
  58              		.loc 3 428 3 view .LVU8
  59              		.syntax unified
  60              	@ 428 "src/sys/cmsis_gcc.h" 1
  61 000c BFF34F8F 		dsb 0xF
  62              	@ 0 "" 2
  63              		.thumb
  64              		.syntax unified
  65              	.LBE11:
  66              	.LBE10:
  67              	.LBE12:
  68              	.LBE13:
  10:src/sys/timer.c ****     
  11:src/sys/timer.c ****     TIM2.CCMR1 &= ~(7<<12); // On met a 0 les bits 12-14
  69              		.loc 1 11 5 view .LVU9
  70              		.loc 1 11 9 is_stmt 0 view .LVU10
  71 0010 104C     		ldr	r4, .L2+4
  72 0012 A369     		ldr	r3, [r4, #24]
  73              		.loc 1 11 16 view .LVU11
  74 0014 23F4E043 		bic	r3, r3, #28672
  75 0018 A361     		str	r3, [r4, #24]
  12:src/sys/timer.c ****     TIM2.CCMR1 |= (6<<12); // 110 pour le mode pwm mode 1
  76              		.loc 1 12 5 is_stmt 1 view .LVU12
  77              		.loc 1 12 9 is_stmt 0 view .LVU13
  78 001a A369     		ldr	r3, [r4, #24]
  79              		.loc 1 12 16 view .LVU14
  80 001c 43F4C043 		orr	r3, r3, #24576
  81 0020 A361     		str	r3, [r4, #24]
  13:src/sys/timer.c ****     TIM2.CCMR1 |= (1<<11); // Eviter les erreurs
  82              		.loc 1 13 5 is_stmt 1 view .LVU15
  83              		.loc 1 13 9 is_stmt 0 view .LVU16
  84 0022 A369     		ldr	r3, [r4, #24]
  85              		.loc 1 13 16 view .LVU17
  86 0024 43F40063 		orr	r3, r3, #2048
  87 0028 A361     		str	r3, [r4, #24]
  14:src/sys/timer.c **** 
  15:src/sys/timer.c ****     enable_buzzer(); // Pn active le Buzzer et on le relie a la 
  88              		.loc 1 15 5 is_stmt 1 view .LVU18
  89 002a FFF7FEFF 		bl	enable_buzzer
  90              	.LVL0:
  16:src/sys/timer.c **** 
  17:src/sys/timer.c ****     TIM2.CCER |= (1<<4); // CC2E = bit 4, nous activons la sortie sur le PB9
  91              		.loc 1 17 5 view .LVU19
  92              		.loc 1 17 9 is_stmt 0 view .LVU20
  93 002e 236A     		ldr	r3, [r4, #32]
  94              		.loc 1 17 15 view .LVU21
  95 0030 43F01003 		orr	r3, r3, #16
  96 0034 2362     		str	r3, [r4, #32]
  18:src/sys/timer.c ****     TIM2.CR1 |= (1<<7); // Activation de bit ARPE
  97              		.loc 1 18 5 is_stmt 1 view .LVU22
  98              		.loc 1 18 9 is_stmt 0 view .LVU23
  99 0036 2368     		ldr	r3, [r4]
 100              		.loc 1 18 14 view .LVU24
 101 0038 43F08003 		orr	r3, r3, #128
 102 003c 2360     		str	r3, [r4]
  19:src/sys/timer.c **** 
  20:src/sys/timer.c ****     TIM2.CNT = 0;
 103              		.loc 1 20 5 is_stmt 1 view .LVU25
 104              		.loc 1 20 14 is_stmt 0 view .LVU26
 105 003e 0023     		movs	r3, #0
 106 0040 6362     		str	r3, [r4, #36]
  21:src/sys/timer.c ****     TIM2.EGR = 1;   // Mise à joure immediat
 107              		.loc 1 21 5 is_stmt 1 view .LVU27
 108              		.loc 1 21 14 is_stmt 0 view .LVU28
 109 0042 0123     		movs	r3, #1
 110 0044 6361     		str	r3, [r4, #20]
  22:src/sys/timer.c ****     set_note(LA);
 111              		.loc 1 22 5 is_stmt 1 view .LVU29
 112 0046 0520     		movs	r0, #5
  23:src/sys/timer.c **** }
 113              		.loc 1 23 1 is_stmt 0 view .LVU30
 114 0048 BDE81040 		pop	{r4, lr}
 115              		.cfi_restore 14
 116              		.cfi_restore 4
 117              		.cfi_def_cfa_offset 0
  22:src/sys/timer.c ****     set_note(LA);
 118              		.loc 1 22 5 view .LVU31
 119 004c FFF7FEBF 		b	set_note
 120              	.LVL1:
 121              	.L3:
 122              		.align	2
 123              	.L2:
 124 0050 00000000 		.word	RCC
 125 0054 00000000 		.word	TIM2
 126              		.cfi_endproc
 127              	.LFE397:
 128              		.size	init_timer, .-init_timer
 129              	.Letext0:
 130              		.file 4 "/opt/st/stm32cubeide_2.0.0/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-s
 131              		.file 5 "/opt/st/stm32cubeide_2.0.0/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-s
 132              		.file 6 "src/sys/notes.h"
 133              		.file 7 "src/sys/buzzer.h"
 134              		.section	.debug_info,"",%progbits
 135              	.Ldebug_info0:
 136 0000 4E040000 		.4byte	0x44e
 137 0004 0500     		.2byte	0x5
 138 0006 01       		.byte	0x1
 139 0007 04       		.byte	0x4
 140 0008 00000000 		.4byte	.Ldebug_abbrev0
 141 000c 09       		.uleb128 0x9
 142 000d AC010000 		.4byte	.LASF61
 143 0011 0C       		.byte	0xc
 144 0012 5E030000 		.4byte	.LASF62
 145 0016 0A000000 		.4byte	.LASF63
 146 001a 00000000 		.4byte	.Ltext0
 147 001e 58000000 		.4byte	.Letext0-.Ltext0
 148 0022 00000000 		.4byte	.Ldebug_line0
 149 0026 04       		.uleb128 0x4
 150 0027 01       		.byte	0x1
 151 0028 06       		.byte	0x6
 152 0029 96000000 		.4byte	.LASF0
 153 002d 04       		.uleb128 0x4
 154 002e 01       		.byte	0x1
 155 002f 08       		.byte	0x8
 156 0030 87010000 		.4byte	.LASF1
 157 0034 04       		.uleb128 0x4
 158 0035 02       		.byte	0x2
 159 0036 05       		.byte	0x5
 160 0037 AE000000 		.4byte	.LASF2
 161 003b 04       		.uleb128 0x4
 162 003c 02       		.byte	0x2
 163 003d 07       		.byte	0x7
 164 003e DF020000 		.4byte	.LASF3
 165 0042 04       		.uleb128 0x4
 166 0043 04       		.byte	0x4
 167 0044 05       		.byte	0x5
 168 0045 52010000 		.4byte	.LASF4
 169 0049 06       		.uleb128 0x6
 170 004a E0000000 		.4byte	.LASF9
 171 004e 04       		.byte	0x4
 172 004f 4F       		.byte	0x4f
 173 0050 19       		.byte	0x19
 174 0051 55000000 		.4byte	0x55
 175 0055 04       		.uleb128 0x4
 176 0056 04       		.byte	0x4
 177 0057 07       		.byte	0x7
 178 0058 05030000 		.4byte	.LASF5
 179 005c 04       		.uleb128 0x4
 180 005d 08       		.byte	0x8
 181 005e 05       		.byte	0x5
 182 005f 3F010000 		.4byte	.LASF6
 183 0063 04       		.uleb128 0x4
 184 0064 08       		.byte	0x8
 185 0065 07       		.byte	0x7
 186 0066 57020000 		.4byte	.LASF7
 187 006a 0A       		.uleb128 0xa
 188 006b 04       		.byte	0x4
 189 006c 05       		.byte	0x5
 190 006d 696E7400 		.ascii	"int\000"
 191 0071 04       		.uleb128 0x4
 192 0072 04       		.byte	0x4
 193 0073 07       		.byte	0x7
 194 0074 77020000 		.4byte	.LASF8
 195 0078 06       		.uleb128 0x6
 196 0079 6E020000 		.4byte	.LASF10
 197 007d 05       		.byte	0x5
 198 007e 30       		.byte	0x30
 199 007f 14       		.byte	0x14
 200 0080 49000000 		.4byte	0x49
 201 0084 0B       		.uleb128 0xb
 202 0085 8D020000 		.4byte	.LASF46
 203 0089 98       		.byte	0x98
 204 008a 02       		.byte	0x2
 205 008b 68       		.byte	0x68
 206 008c 08       		.byte	0x8
 207 008d 56020000 		.4byte	0x256
 208 0091 07       		.uleb128 0x7
 209 0092 435200   		.ascii	"CR\000"
 210 0095 69       		.byte	0x69
 211 0096 78000000 		.4byte	0x78
 212 009a 00       		.byte	0
 213 009b 01       		.uleb128 0x1
 214 009c A0020000 		.4byte	.LASF11
 215 00a0 6A       		.byte	0x6a
 216 00a1 0C       		.byte	0xc
 217 00a2 78000000 		.4byte	0x78
 218 00a6 04       		.byte	0x4
 219 00a7 01       		.uleb128 0x1
 220 00a8 FB000000 		.4byte	.LASF12
 221 00ac 6B       		.byte	0x6b
 222 00ad 0C       		.byte	0xc
 223 00ae 78000000 		.4byte	0x78
 224 00b2 08       		.byte	0x8
 225 00b3 07       		.uleb128 0x7
 226 00b4 43495200 		.ascii	"CIR\000"
 227 00b8 6C       		.byte	0x6c
 228 00b9 78000000 		.4byte	0x78
 229 00bd 0C       		.byte	0xc
 230 00be 01       		.uleb128 0x1
 231 00bf 3D030000 		.4byte	.LASF13
 232 00c3 6D       		.byte	0x6d
 233 00c4 0C       		.byte	0xc
 234 00c5 78000000 		.4byte	0x78
 235 00c9 10       		.byte	0x10
 236 00ca 01       		.uleb128 0x1
 237 00cb 84020000 		.4byte	.LASF14
 238 00cf 6E       		.byte	0x6e
 239 00d0 0C       		.byte	0xc
 240 00d1 78000000 		.4byte	0x78
 241 00d5 14       		.byte	0x14
 242 00d6 01       		.uleb128 0x1
 243 00d7 55030000 		.4byte	.LASF15
 244 00db 6F       		.byte	0x6f
 245 00dc 0C       		.byte	0xc
 246 00dd 78000000 		.4byte	0x78
 247 00e1 18       		.byte	0x18
 248 00e2 01       		.uleb128 0x1
 249 00e3 C6020000 		.4byte	.LASF16
 250 00e7 70       		.byte	0x70
 251 00e8 03       		.byte	0x3
 252 00e9 78000000 		.4byte	0x78
 253 00ed 1C       		.byte	0x1c
 254 00ee 01       		.uleb128 0x1
 255 00ef 80000000 		.4byte	.LASF17
 256 00f3 71       		.byte	0x71
 257 00f4 0C       		.byte	0xc
 258 00f5 78000000 		.4byte	0x78
 259 00f9 20       		.byte	0x20
 260 00fa 01       		.uleb128 0x1
 261 00fb 74010000 		.4byte	.LASF18
 262 00ff 72       		.byte	0x72
 263 0100 0C       		.byte	0xc
 264 0101 78000000 		.4byte	0x78
 265 0105 24       		.byte	0x24
 266 0106 01       		.uleb128 0x1
 267 0107 46030000 		.4byte	.LASF19
 268 010b 73       		.byte	0x73
 269 010c 03       		.byte	0x3
 270 010d 78000000 		.4byte	0x78
 271 0111 28       		.byte	0x28
 272 0112 01       		.uleb128 0x1
 273 0113 8E030000 		.4byte	.LASF20
 274 0117 74       		.byte	0x74
 275 0118 03       		.byte	0x3
 276 0119 78000000 		.4byte	0x78
 277 011d 2C       		.byte	0x2c
 278 011e 01       		.uleb128 0x1
 279 011f 26030000 		.4byte	.LASF21
 280 0123 75       		.byte	0x75
 281 0124 0C       		.byte	0xc
 282 0125 78000000 		.4byte	0x78
 283 0129 30       		.byte	0x30
 284 012a 01       		.uleb128 0x1
 285 012b 89000000 		.4byte	.LASF22
 286 012f 76       		.byte	0x76
 287 0130 0C       		.byte	0xc
 288 0131 78000000 		.4byte	0x78
 289 0135 34       		.byte	0x34
 290 0136 01       		.uleb128 0x1
 291 0137 37010000 		.4byte	.LASF23
 292 013b 77       		.byte	0x77
 293 013c 0C       		.byte	0xc
 294 013d 78000000 		.4byte	0x78
 295 0141 38       		.byte	0x38
 296 0142 01       		.uleb128 0x1
 297 0143 00010000 		.4byte	.LASF24
 298 0147 78       		.byte	0x78
 299 0148 03       		.byte	0x3
 300 0149 78000000 		.4byte	0x78
 301 014d 3C       		.byte	0x3c
 302 014e 01       		.uleb128 0x1
 303 014f 0F010000 		.4byte	.LASF25
 304 0153 79       		.byte	0x79
 305 0154 0C       		.byte	0xc
 306 0155 78000000 		.4byte	0x78
 307 0159 40       		.byte	0x40
 308 015a 01       		.uleb128 0x1
 309 015b A4010000 		.4byte	.LASF26
 310 015f 7A       		.byte	0x7a
 311 0160 0C       		.byte	0xc
 312 0161 78000000 		.4byte	0x78
 313 0165 44       		.byte	0x44
 314 0166 01       		.uleb128 0x1
 315 0167 A8020000 		.4byte	.LASF27
 316 016b 7B       		.byte	0x7b
 317 016c 03       		.byte	0x3
 318 016d 78000000 		.4byte	0x78
 319 0171 48       		.byte	0x48
 320 0172 01       		.uleb128 0x1
 321 0173 95010000 		.4byte	.LASF28
 322 0177 7C       		.byte	0x7c
 323 0178 03       		.byte	0x3
 324 0179 78000000 		.4byte	0x78
 325 017d 4C       		.byte	0x4c
 326 017e 01       		.uleb128 0x1
 327 017f 00000000 		.4byte	.LASF29
 328 0183 7D       		.byte	0x7d
 329 0184 0C       		.byte	0xc
 330 0185 78000000 		.4byte	0x78
 331 0189 50       		.byte	0x50
 332 018a 01       		.uleb128 0x1
 333 018b D5020000 		.4byte	.LASF30
 334 018f 7E       		.byte	0x7e
 335 0190 0C       		.byte	0xc
 336 0191 78000000 		.4byte	0x78
 337 0195 54       		.byte	0x54
 338 0196 01       		.uleb128 0x1
 339 0197 F1000000 		.4byte	.LASF31
 340 019b 7F       		.byte	0x7f
 341 019c 0C       		.byte	0xc
 342 019d 78000000 		.4byte	0x78
 343 01a1 58       		.byte	0x58
 344 01a2 01       		.uleb128 0x1
 345 01a3 17030000 		.4byte	.LASF32
 346 01a7 80       		.byte	0x80
 347 01a8 03       		.byte	0x3
 348 01a9 78000000 		.4byte	0x78
 349 01ad 5C       		.byte	0x5c
 350 01ae 01       		.uleb128 0x1
 351 01af B7020000 		.4byte	.LASF33
 352 01b3 81       		.byte	0x81
 353 01b4 0C       		.byte	0xc
 354 01b5 78000000 		.4byte	0x78
 355 01b9 60       		.byte	0x60
 356 01ba 01       		.uleb128 0x1
 357 01bb 84030000 		.4byte	.LASF34
 358 01bf 82       		.byte	0x82
 359 01c0 0C       		.byte	0xc
 360 01c1 78000000 		.4byte	0x78
 361 01c5 64       		.byte	0x64
 362 01c6 01       		.uleb128 0x1
 363 01c7 2E030000 		.4byte	.LASF35
 364 01cb 83       		.byte	0x83
 365 01cc 03       		.byte	0x3
 366 01cd 78000000 		.4byte	0x78
 367 01d1 68       		.byte	0x68
 368 01d2 01       		.uleb128 0x1
 369 01d3 71000000 		.4byte	.LASF36
 370 01d7 84       		.byte	0x84
 371 01d8 03       		.byte	0x3
 372 01d9 78000000 		.4byte	0x78
 373 01dd 6C       		.byte	0x6c
 374 01de 01       		.uleb128 0x1
 375 01df B8000000 		.4byte	.LASF37
 376 01e3 85       		.byte	0x85
 377 01e4 0C       		.byte	0xc
 378 01e5 78000000 		.4byte	0x78
 379 01e9 70       		.byte	0x70
 380 01ea 07       		.uleb128 0x7
 381 01eb 43535200 		.ascii	"CSR\000"
 382 01ef 86       		.byte	0x86
 383 01f0 78000000 		.4byte	0x78
 384 01f4 74       		.byte	0x74
 385 01f5 01       		.uleb128 0x1
 386 01f6 C6000000 		.4byte	.LASF38
 387 01fa 87       		.byte	0x87
 388 01fb 03       		.byte	0x3
 389 01fc 78000000 		.4byte	0x78
 390 0200 78       		.byte	0x78
 391 0201 01       		.uleb128 0x1
 392 0202 28010000 		.4byte	.LASF39
 393 0206 88       		.byte	0x88
 394 0207 03       		.byte	0x3
 395 0208 78000000 		.4byte	0x78
 396 020c 7C       		.byte	0x7c
 397 020d 01       		.uleb128 0x1
 398 020e EB000000 		.4byte	.LASF40
 399 0212 89       		.byte	0x89
 400 0213 0C       		.byte	0xc
 401 0214 78000000 		.4byte	0x78
 402 0218 80       		.byte	0x80
 403 0219 01       		.uleb128 0x1
 404 021a D5000000 		.4byte	.LASF41
 405 021e 8A       		.byte	0x8a
 406 021f 0C       		.byte	0xc
 407 0220 78000000 		.4byte	0x78
 408 0224 84       		.byte	0x84
 409 0225 01       		.uleb128 0x1
 410 0226 79030000 		.4byte	.LASF42
 411 022a 8B       		.byte	0x8b
 412 022b 0C       		.byte	0xc
 413 022c 78000000 		.4byte	0x78
 414 0230 88       		.byte	0x88
 415 0231 01       		.uleb128 0x1
 416 0232 20010000 		.4byte	.LASF43
 417 0236 8C       		.byte	0x8c
 418 0237 0C       		.byte	0xc
 419 0238 78000000 		.4byte	0x78
 420 023c 8C       		.byte	0x8c
 421 023d 01       		.uleb128 0x1
 422 023e BD000000 		.4byte	.LASF44
 423 0242 8D       		.byte	0x8d
 424 0243 0C       		.byte	0xc
 425 0244 78000000 		.4byte	0x78
 426 0248 90       		.byte	0x90
 427 0249 01       		.uleb128 0x1
 428 024a 6B010000 		.4byte	.LASF45
 429 024e 8E       		.byte	0x8e
 430 024f 0C       		.byte	0xc
 431 0250 78000000 		.4byte	0x78
 432 0254 94       		.byte	0x94
 433 0255 00       		.byte	0
 434 0256 08       		.uleb128 0x8
 435 0257 84000000 		.4byte	0x84
 436 025b 0C       		.uleb128 0xc
 437 025c 62000000 		.4byte	.LASF47
 438 0260 54       		.byte	0x54
 439 0261 02       		.byte	0x2
 440 0262 3C01     		.2byte	0x13c
 441 0264 08       		.byte	0x8
 442 0265 64030000 		.4byte	0x364
 443 0269 03       		.uleb128 0x3
 444 026a 43523100 		.ascii	"CR1\000"
 445 026e 3D01     		.2byte	0x13d
 446 0270 78000000 		.4byte	0x78
 447 0274 00       		.byte	0
 448 0275 03       		.uleb128 0x3
 449 0276 43523200 		.ascii	"CR2\000"
 450 027a 3E01     		.2byte	0x13e
 451 027c 78000000 		.4byte	0x78
 452 0280 04       		.byte	0x4
 453 0281 02       		.uleb128 0x2
 454 0282 7D010000 		.4byte	.LASF48
 455 0286 3F01     		.2byte	0x13f
 456 0288 78000000 		.4byte	0x78
 457 028c 08       		.byte	0x8
 458 028d 02       		.uleb128 0x2
 459 028e 9B020000 		.4byte	.LASF49
 460 0292 4001     		.2byte	0x140
 461 0294 78000000 		.4byte	0x78
 462 0298 0C       		.byte	0xc
 463 0299 03       		.uleb128 0x3
 464 029a 535200   		.ascii	"SR\000"
 465 029d 4101     		.2byte	0x141
 466 029f 78000000 		.4byte	0x78
 467 02a3 10       		.byte	0x10
 468 02a4 03       		.uleb128 0x3
 469 02a5 45475200 		.ascii	"EGR\000"
 470 02a9 4201     		.2byte	0x142
 471 02ab 78000000 		.4byte	0x78
 472 02af 14       		.byte	0x14
 473 02b0 02       		.uleb128 0x2
 474 02b1 A2000000 		.4byte	.LASF50
 475 02b5 4301     		.2byte	0x143
 476 02b7 78000000 		.4byte	0x78
 477 02bb 18       		.byte	0x18
 478 02bc 02       		.uleb128 0x2
 479 02bd A8000000 		.4byte	.LASF51
 480 02c1 4401     		.2byte	0x144
 481 02c3 78000000 		.4byte	0x78
 482 02c7 1C       		.byte	0x1c
 483 02c8 02       		.uleb128 0x2
 484 02c9 5D000000 		.4byte	.LASF52
 485 02cd 4501     		.2byte	0x145
 486 02cf 78000000 		.4byte	0x78
 487 02d3 20       		.byte	0x20
 488 02d4 03       		.uleb128 0x3
 489 02d5 434E5400 		.ascii	"CNT\000"
 490 02d9 4601     		.2byte	0x146
 491 02db 78000000 		.4byte	0x78
 492 02df 24       		.byte	0x24
 493 02e0 03       		.uleb128 0x3
 494 02e1 50534300 		.ascii	"PSC\000"
 495 02e5 4701     		.2byte	0x147
 496 02e7 78000000 		.4byte	0x78
 497 02eb 28       		.byte	0x28
 498 02ec 03       		.uleb128 0x3
 499 02ed 41525200 		.ascii	"ARR\000"
 500 02f1 4801     		.2byte	0x148
 501 02f3 78000000 		.4byte	0x78
 502 02f7 2C       		.byte	0x2c
 503 02f8 03       		.uleb128 0x3
 504 02f9 52435200 		.ascii	"RCR\000"
 505 02fd 4901     		.2byte	0x149
 506 02ff 78000000 		.4byte	0x78
 507 0303 30       		.byte	0x30
 508 0304 02       		.uleb128 0x2
 509 0305 4D010000 		.4byte	.LASF53
 510 0309 4A01     		.2byte	0x14a
 511 030b 78000000 		.4byte	0x78
 512 030f 34       		.byte	0x34
 513 0310 02       		.uleb128 0x2
 514 0311 82010000 		.4byte	.LASF54
 515 0315 4B01     		.2byte	0x14b
 516 0317 78000000 		.4byte	0x78
 517 031b 38       		.byte	0x38
 518 031c 02       		.uleb128 0x2
 519 031d 5B010000 		.4byte	.LASF55
 520 0321 4C01     		.2byte	0x14c
 521 0323 78000000 		.4byte	0x78
 522 0327 3C       		.byte	0x3c
 523 0328 02       		.uleb128 0x2
 524 0329 60010000 		.4byte	.LASF56
 525 032d 4D01     		.2byte	0x14d
 526 032f 78000000 		.4byte	0x78
 527 0333 40       		.byte	0x40
 528 0334 02       		.uleb128 0x2
 529 0335 C1020000 		.4byte	.LASF57
 530 0339 4E01     		.2byte	0x14e
 531 033b 78000000 		.4byte	0x78
 532 033f 44       		.byte	0x44
 533 0340 03       		.uleb128 0x3
 534 0341 44435200 		.ascii	"DCR\000"
 535 0345 4F01     		.2byte	0x14f
 536 0347 78000000 		.4byte	0x78
 537 034b 48       		.byte	0x48
 538 034c 02       		.uleb128 0x2
 539 034d 91000000 		.4byte	.LASF58
 540 0351 5001     		.2byte	0x150
 541 0353 78000000 		.4byte	0x78
 542 0357 4C       		.byte	0x4c
 543 0358 03       		.uleb128 0x3
 544 0359 4F5200   		.ascii	"OR\000"
 545 035c 5101     		.2byte	0x151
 546 035e 78000000 		.4byte	0x78
 547 0362 50       		.byte	0x50
 548 0363 00       		.byte	0
 549 0364 08       		.uleb128 0x8
 550 0365 5B020000 		.4byte	0x25b
 551 0369 0D       		.uleb128 0xd
 552 036a 52434300 		.ascii	"RCC\000"
 553 036e 02       		.byte	0x2
 554 036f 3D02     		.2byte	0x23d
 555 0371 26       		.byte	0x26
 556 0372 56020000 		.4byte	0x256
 557 0376 0E       		.uleb128 0xe
 558 0377 F2020000 		.4byte	.LASF59
 559 037b 02       		.byte	0x2
 560 037c 7702     		.2byte	0x277
 561 037e 27       		.byte	0x27
 562 037f 64030000 		.4byte	0x364
 563 0383 0F       		.uleb128 0xf
 564 0384 07       		.byte	0x7
 565 0385 01       		.byte	0x1
 566 0386 2D000000 		.4byte	0x2d
 567 038a 06       		.byte	0x6
 568 038b 04       		.byte	0x4
 569 038c 0D       		.byte	0xd
 570 038d B6030000 		.4byte	0x3b6
 571 0391 05       		.uleb128 0x5
 572 0392 444F00   		.ascii	"DO\000"
 573 0395 00       		.byte	0
 574 0396 05       		.uleb128 0x5
 575 0397 524500   		.ascii	"RE\000"
 576 039a 01       		.byte	0x1
 577 039b 05       		.uleb128 0x5
 578 039c 4D4900   		.ascii	"MI\000"
 579 039f 02       		.byte	0x2
 580 03a0 05       		.uleb128 0x5
 581 03a1 464100   		.ascii	"FA\000"
 582 03a4 03       		.byte	0x3
 583 03a5 05       		.uleb128 0x5
 584 03a6 534F4C00 		.ascii	"SOL\000"
 585 03aa 04       		.byte	0x4
 586 03ab 05       		.uleb128 0x5
 587 03ac 4C4100   		.ascii	"LA\000"
 588 03af 05       		.byte	0x5
 589 03b0 05       		.uleb128 0x5
 590 03b1 534900   		.ascii	"SI\000"
 591 03b4 06       		.byte	0x6
 592 03b5 00       		.byte	0
 593 03b6 06       		.uleb128 0x6
 594 03b7 65010000 		.4byte	.LASF60
 595 03bb 06       		.byte	0x6
 596 03bc 0C       		.byte	0xc
 597 03bd 02       		.byte	0x2
 598 03be 83030000 		.4byte	0x383
 599 03c2 10       		.uleb128 0x10
 600 03c3 17010000 		.4byte	.LASF64
 601 03c7 06       		.byte	0x6
 602 03c8 14       		.byte	0x14
 603 03c9 06       		.byte	0x6
 604 03ca D4030000 		.4byte	0x3d4
 605 03ce 11       		.uleb128 0x11
 606 03cf B6030000 		.4byte	0x3b6
 607 03d3 00       		.byte	0
 608 03d4 12       		.uleb128 0x12
 609 03d5 F7020000 		.4byte	.LASF65
 610 03d9 07       		.byte	0x7
 611 03da 09       		.byte	0x9
 612 03db 06       		.byte	0x6
 613 03dc E2030000 		.4byte	0x3e2
 614 03e0 13       		.uleb128 0x13
 615 03e1 00       		.byte	0
 616 03e2 14       		.uleb128 0x14
 617 03e3 6E030000 		.4byte	.LASF66
 618 03e7 01       		.byte	0x1
 619 03e8 07       		.byte	0x7
 620 03e9 0D       		.byte	0xd
 621 03ea 00000000 		.4byte	.LFB397
 622 03ee 58000000 		.4byte	.LFE397-.LFB397
 623 03f2 01       		.uleb128 0x1
 624 03f3 9C       		.byte	0x9c
 625 03f4 3D040000 		.4byte	0x43d
 626 03f8 15       		.uleb128 0x15
 627 03f9 3D040000 		.4byte	0x43d
 628 03fd 00000000 		.4byte	.LBI8
 629 0401 02       		.byte	.LVU2
 630 0402 0C000000 		.4byte	.LLRL0
 631 0406 01       		.byte	0x1
 632 0407 09       		.byte	0x9
 633 0408 02       		.byte	0x2
 634 0409 24040000 		.4byte	0x424
 635 040d 16       		.uleb128 0x16
 636 040e 47040000 		.4byte	0x447
 637 0412 0C000000 		.4byte	.LBI10
 638 0416 01       		.byte	.LVU7
 639 0417 0C000000 		.4byte	.LBB10
 640 041b 04000000 		.4byte	.LBE10-.LBB10
 641 041f 02       		.byte	0x2
 642 0420 CA02     		.2byte	0x2ca
 643 0422 01       		.byte	0x1
 644 0423 00       		.byte	0
 645 0424 17       		.uleb128 0x17
 646 0425 2E000000 		.4byte	.LVL0
 647 0429 D4030000 		.4byte	0x3d4
 648 042d 18       		.uleb128 0x18
 649 042e 50000000 		.4byte	.LVL1
 650 0432 C2030000 		.4byte	0x3c2
 651 0436 19       		.uleb128 0x19
 652 0437 01       		.uleb128 0x1
 653 0438 50       		.byte	0x50
 654 0439 01       		.uleb128 0x1
 655 043a 35       		.byte	0x35
 656 043b 00       		.byte	0
 657 043c 00       		.byte	0
 658 043d 1A       		.uleb128 0x1a
 659 043e 4B020000 		.4byte	.LASF67
 660 0442 02       		.byte	0x2
 661 0443 CA02     		.2byte	0x2ca
 662 0445 01       		.byte	0x1
 663 0446 03       		.byte	0x3
 664 0447 1B       		.uleb128 0x1b
 665 0448 45020000 		.4byte	.LASF68
 666 044c 03       		.byte	0x3
 667 044d AA01     		.2byte	0x1aa
 668 044f 35       		.byte	0x35
 669 0450 03       		.byte	0x3
 670 0451 00       		.byte	0
 671              		.section	.debug_abbrev,"",%progbits
 672              	.Ldebug_abbrev0:
 673 0000 01       		.uleb128 0x1
 674 0001 0D       		.uleb128 0xd
 675 0002 00       		.byte	0
 676 0003 03       		.uleb128 0x3
 677 0004 0E       		.uleb128 0xe
 678 0005 3A       		.uleb128 0x3a
 679 0006 21       		.uleb128 0x21
 680 0007 02       		.sleb128 2
 681 0008 3B       		.uleb128 0x3b
 682 0009 0B       		.uleb128 0xb
 683 000a 39       		.uleb128 0x39
 684 000b 0B       		.uleb128 0xb
 685 000c 49       		.uleb128 0x49
 686 000d 13       		.uleb128 0x13
 687 000e 38       		.uleb128 0x38
 688 000f 0B       		.uleb128 0xb
 689 0010 00       		.byte	0
 690 0011 00       		.byte	0
 691 0012 02       		.uleb128 0x2
 692 0013 0D       		.uleb128 0xd
 693 0014 00       		.byte	0
 694 0015 03       		.uleb128 0x3
 695 0016 0E       		.uleb128 0xe
 696 0017 3A       		.uleb128 0x3a
 697 0018 21       		.uleb128 0x21
 698 0019 02       		.sleb128 2
 699 001a 3B       		.uleb128 0x3b
 700 001b 05       		.uleb128 0x5
 701 001c 39       		.uleb128 0x39
 702 001d 21       		.uleb128 0x21
 703 001e 0C       		.sleb128 12
 704 001f 49       		.uleb128 0x49
 705 0020 13       		.uleb128 0x13
 706 0021 38       		.uleb128 0x38
 707 0022 0B       		.uleb128 0xb
 708 0023 00       		.byte	0
 709 0024 00       		.byte	0
 710 0025 03       		.uleb128 0x3
 711 0026 0D       		.uleb128 0xd
 712 0027 00       		.byte	0
 713 0028 03       		.uleb128 0x3
 714 0029 08       		.uleb128 0x8
 715 002a 3A       		.uleb128 0x3a
 716 002b 21       		.uleb128 0x21
 717 002c 02       		.sleb128 2
 718 002d 3B       		.uleb128 0x3b
 719 002e 05       		.uleb128 0x5
 720 002f 39       		.uleb128 0x39
 721 0030 21       		.uleb128 0x21
 722 0031 0C       		.sleb128 12
 723 0032 49       		.uleb128 0x49
 724 0033 13       		.uleb128 0x13
 725 0034 38       		.uleb128 0x38
 726 0035 0B       		.uleb128 0xb
 727 0036 00       		.byte	0
 728 0037 00       		.byte	0
 729 0038 04       		.uleb128 0x4
 730 0039 24       		.uleb128 0x24
 731 003a 00       		.byte	0
 732 003b 0B       		.uleb128 0xb
 733 003c 0B       		.uleb128 0xb
 734 003d 3E       		.uleb128 0x3e
 735 003e 0B       		.uleb128 0xb
 736 003f 03       		.uleb128 0x3
 737 0040 0E       		.uleb128 0xe
 738 0041 00       		.byte	0
 739 0042 00       		.byte	0
 740 0043 05       		.uleb128 0x5
 741 0044 28       		.uleb128 0x28
 742 0045 00       		.byte	0
 743 0046 03       		.uleb128 0x3
 744 0047 08       		.uleb128 0x8
 745 0048 1C       		.uleb128 0x1c
 746 0049 0B       		.uleb128 0xb
 747 004a 00       		.byte	0
 748 004b 00       		.byte	0
 749 004c 06       		.uleb128 0x6
 750 004d 16       		.uleb128 0x16
 751 004e 00       		.byte	0
 752 004f 03       		.uleb128 0x3
 753 0050 0E       		.uleb128 0xe
 754 0051 3A       		.uleb128 0x3a
 755 0052 0B       		.uleb128 0xb
 756 0053 3B       		.uleb128 0x3b
 757 0054 0B       		.uleb128 0xb
 758 0055 39       		.uleb128 0x39
 759 0056 0B       		.uleb128 0xb
 760 0057 49       		.uleb128 0x49
 761 0058 13       		.uleb128 0x13
 762 0059 00       		.byte	0
 763 005a 00       		.byte	0
 764 005b 07       		.uleb128 0x7
 765 005c 0D       		.uleb128 0xd
 766 005d 00       		.byte	0
 767 005e 03       		.uleb128 0x3
 768 005f 08       		.uleb128 0x8
 769 0060 3A       		.uleb128 0x3a
 770 0061 21       		.uleb128 0x21
 771 0062 02       		.sleb128 2
 772 0063 3B       		.uleb128 0x3b
 773 0064 0B       		.uleb128 0xb
 774 0065 39       		.uleb128 0x39
 775 0066 21       		.uleb128 0x21
 776 0067 0C       		.sleb128 12
 777 0068 49       		.uleb128 0x49
 778 0069 13       		.uleb128 0x13
 779 006a 38       		.uleb128 0x38
 780 006b 0B       		.uleb128 0xb
 781 006c 00       		.byte	0
 782 006d 00       		.byte	0
 783 006e 08       		.uleb128 0x8
 784 006f 35       		.uleb128 0x35
 785 0070 00       		.byte	0
 786 0071 49       		.uleb128 0x49
 787 0072 13       		.uleb128 0x13
 788 0073 00       		.byte	0
 789 0074 00       		.byte	0
 790 0075 09       		.uleb128 0x9
 791 0076 11       		.uleb128 0x11
 792 0077 01       		.byte	0x1
 793 0078 25       		.uleb128 0x25
 794 0079 0E       		.uleb128 0xe
 795 007a 13       		.uleb128 0x13
 796 007b 0B       		.uleb128 0xb
 797 007c 03       		.uleb128 0x3
 798 007d 0E       		.uleb128 0xe
 799 007e 1B       		.uleb128 0x1b
 800 007f 0E       		.uleb128 0xe
 801 0080 11       		.uleb128 0x11
 802 0081 01       		.uleb128 0x1
 803 0082 12       		.uleb128 0x12
 804 0083 06       		.uleb128 0x6
 805 0084 10       		.uleb128 0x10
 806 0085 17       		.uleb128 0x17
 807 0086 00       		.byte	0
 808 0087 00       		.byte	0
 809 0088 0A       		.uleb128 0xa
 810 0089 24       		.uleb128 0x24
 811 008a 00       		.byte	0
 812 008b 0B       		.uleb128 0xb
 813 008c 0B       		.uleb128 0xb
 814 008d 3E       		.uleb128 0x3e
 815 008e 0B       		.uleb128 0xb
 816 008f 03       		.uleb128 0x3
 817 0090 08       		.uleb128 0x8
 818 0091 00       		.byte	0
 819 0092 00       		.byte	0
 820 0093 0B       		.uleb128 0xb
 821 0094 13       		.uleb128 0x13
 822 0095 01       		.byte	0x1
 823 0096 03       		.uleb128 0x3
 824 0097 0E       		.uleb128 0xe
 825 0098 0B       		.uleb128 0xb
 826 0099 0B       		.uleb128 0xb
 827 009a 3A       		.uleb128 0x3a
 828 009b 0B       		.uleb128 0xb
 829 009c 3B       		.uleb128 0x3b
 830 009d 0B       		.uleb128 0xb
 831 009e 39       		.uleb128 0x39
 832 009f 0B       		.uleb128 0xb
 833 00a0 01       		.uleb128 0x1
 834 00a1 13       		.uleb128 0x13
 835 00a2 00       		.byte	0
 836 00a3 00       		.byte	0
 837 00a4 0C       		.uleb128 0xc
 838 00a5 13       		.uleb128 0x13
 839 00a6 01       		.byte	0x1
 840 00a7 03       		.uleb128 0x3
 841 00a8 0E       		.uleb128 0xe
 842 00a9 0B       		.uleb128 0xb
 843 00aa 0B       		.uleb128 0xb
 844 00ab 3A       		.uleb128 0x3a
 845 00ac 0B       		.uleb128 0xb
 846 00ad 3B       		.uleb128 0x3b
 847 00ae 05       		.uleb128 0x5
 848 00af 39       		.uleb128 0x39
 849 00b0 0B       		.uleb128 0xb
 850 00b1 01       		.uleb128 0x1
 851 00b2 13       		.uleb128 0x13
 852 00b3 00       		.byte	0
 853 00b4 00       		.byte	0
 854 00b5 0D       		.uleb128 0xd
 855 00b6 34       		.uleb128 0x34
 856 00b7 00       		.byte	0
 857 00b8 03       		.uleb128 0x3
 858 00b9 08       		.uleb128 0x8
 859 00ba 3A       		.uleb128 0x3a
 860 00bb 0B       		.uleb128 0xb
 861 00bc 3B       		.uleb128 0x3b
 862 00bd 05       		.uleb128 0x5
 863 00be 39       		.uleb128 0x39
 864 00bf 0B       		.uleb128 0xb
 865 00c0 49       		.uleb128 0x49
 866 00c1 13       		.uleb128 0x13
 867 00c2 3F       		.uleb128 0x3f
 868 00c3 19       		.uleb128 0x19
 869 00c4 3C       		.uleb128 0x3c
 870 00c5 19       		.uleb128 0x19
 871 00c6 00       		.byte	0
 872 00c7 00       		.byte	0
 873 00c8 0E       		.uleb128 0xe
 874 00c9 34       		.uleb128 0x34
 875 00ca 00       		.byte	0
 876 00cb 03       		.uleb128 0x3
 877 00cc 0E       		.uleb128 0xe
 878 00cd 3A       		.uleb128 0x3a
 879 00ce 0B       		.uleb128 0xb
 880 00cf 3B       		.uleb128 0x3b
 881 00d0 05       		.uleb128 0x5
 882 00d1 39       		.uleb128 0x39
 883 00d2 0B       		.uleb128 0xb
 884 00d3 49       		.uleb128 0x49
 885 00d4 13       		.uleb128 0x13
 886 00d5 3F       		.uleb128 0x3f
 887 00d6 19       		.uleb128 0x19
 888 00d7 3C       		.uleb128 0x3c
 889 00d8 19       		.uleb128 0x19
 890 00d9 00       		.byte	0
 891 00da 00       		.byte	0
 892 00db 0F       		.uleb128 0xf
 893 00dc 04       		.uleb128 0x4
 894 00dd 01       		.byte	0x1
 895 00de 3E       		.uleb128 0x3e
 896 00df 0B       		.uleb128 0xb
 897 00e0 0B       		.uleb128 0xb
 898 00e1 0B       		.uleb128 0xb
 899 00e2 49       		.uleb128 0x49
 900 00e3 13       		.uleb128 0x13
 901 00e4 3A       		.uleb128 0x3a
 902 00e5 0B       		.uleb128 0xb
 903 00e6 3B       		.uleb128 0x3b
 904 00e7 0B       		.uleb128 0xb
 905 00e8 39       		.uleb128 0x39
 906 00e9 0B       		.uleb128 0xb
 907 00ea 01       		.uleb128 0x1
 908 00eb 13       		.uleb128 0x13
 909 00ec 00       		.byte	0
 910 00ed 00       		.byte	0
 911 00ee 10       		.uleb128 0x10
 912 00ef 2E       		.uleb128 0x2e
 913 00f0 01       		.byte	0x1
 914 00f1 3F       		.uleb128 0x3f
 915 00f2 19       		.uleb128 0x19
 916 00f3 03       		.uleb128 0x3
 917 00f4 0E       		.uleb128 0xe
 918 00f5 3A       		.uleb128 0x3a
 919 00f6 0B       		.uleb128 0xb
 920 00f7 3B       		.uleb128 0x3b
 921 00f8 0B       		.uleb128 0xb
 922 00f9 39       		.uleb128 0x39
 923 00fa 0B       		.uleb128 0xb
 924 00fb 27       		.uleb128 0x27
 925 00fc 19       		.uleb128 0x19
 926 00fd 3C       		.uleb128 0x3c
 927 00fe 19       		.uleb128 0x19
 928 00ff 01       		.uleb128 0x1
 929 0100 13       		.uleb128 0x13
 930 0101 00       		.byte	0
 931 0102 00       		.byte	0
 932 0103 11       		.uleb128 0x11
 933 0104 05       		.uleb128 0x5
 934 0105 00       		.byte	0
 935 0106 49       		.uleb128 0x49
 936 0107 13       		.uleb128 0x13
 937 0108 00       		.byte	0
 938 0109 00       		.byte	0
 939 010a 12       		.uleb128 0x12
 940 010b 2E       		.uleb128 0x2e
 941 010c 01       		.byte	0x1
 942 010d 3F       		.uleb128 0x3f
 943 010e 19       		.uleb128 0x19
 944 010f 03       		.uleb128 0x3
 945 0110 0E       		.uleb128 0xe
 946 0111 3A       		.uleb128 0x3a
 947 0112 0B       		.uleb128 0xb
 948 0113 3B       		.uleb128 0x3b
 949 0114 0B       		.uleb128 0xb
 950 0115 39       		.uleb128 0x39
 951 0116 0B       		.uleb128 0xb
 952 0117 3C       		.uleb128 0x3c
 953 0118 19       		.uleb128 0x19
 954 0119 01       		.uleb128 0x1
 955 011a 13       		.uleb128 0x13
 956 011b 00       		.byte	0
 957 011c 00       		.byte	0
 958 011d 13       		.uleb128 0x13
 959 011e 18       		.uleb128 0x18
 960 011f 00       		.byte	0
 961 0120 00       		.byte	0
 962 0121 00       		.byte	0
 963 0122 14       		.uleb128 0x14
 964 0123 2E       		.uleb128 0x2e
 965 0124 01       		.byte	0x1
 966 0125 3F       		.uleb128 0x3f
 967 0126 19       		.uleb128 0x19
 968 0127 03       		.uleb128 0x3
 969 0128 0E       		.uleb128 0xe
 970 0129 3A       		.uleb128 0x3a
 971 012a 0B       		.uleb128 0xb
 972 012b 3B       		.uleb128 0x3b
 973 012c 0B       		.uleb128 0xb
 974 012d 39       		.uleb128 0x39
 975 012e 0B       		.uleb128 0xb
 976 012f 11       		.uleb128 0x11
 977 0130 01       		.uleb128 0x1
 978 0131 12       		.uleb128 0x12
 979 0132 06       		.uleb128 0x6
 980 0133 40       		.uleb128 0x40
 981 0134 18       		.uleb128 0x18
 982 0135 7A       		.uleb128 0x7a
 983 0136 19       		.uleb128 0x19
 984 0137 01       		.uleb128 0x1
 985 0138 13       		.uleb128 0x13
 986 0139 00       		.byte	0
 987 013a 00       		.byte	0
 988 013b 15       		.uleb128 0x15
 989 013c 1D       		.uleb128 0x1d
 990 013d 01       		.byte	0x1
 991 013e 31       		.uleb128 0x31
 992 013f 13       		.uleb128 0x13
 993 0140 52       		.uleb128 0x52
 994 0141 01       		.uleb128 0x1
 995 0142 B842     		.uleb128 0x2138
 996 0144 0B       		.uleb128 0xb
 997 0145 55       		.uleb128 0x55
 998 0146 17       		.uleb128 0x17
 999 0147 58       		.uleb128 0x58
 1000 0148 0B       		.uleb128 0xb
 1001 0149 59       		.uleb128 0x59
 1002 014a 0B       		.uleb128 0xb
 1003 014b 57       		.uleb128 0x57
 1004 014c 0B       		.uleb128 0xb
 1005 014d 01       		.uleb128 0x1
 1006 014e 13       		.uleb128 0x13
 1007 014f 00       		.byte	0
 1008 0150 00       		.byte	0
 1009 0151 16       		.uleb128 0x16
 1010 0152 1D       		.uleb128 0x1d
 1011 0153 00       		.byte	0
 1012 0154 31       		.uleb128 0x31
 1013 0155 13       		.uleb128 0x13
 1014 0156 52       		.uleb128 0x52
 1015 0157 01       		.uleb128 0x1
 1016 0158 B842     		.uleb128 0x2138
 1017 015a 0B       		.uleb128 0xb
 1018 015b 11       		.uleb128 0x11
 1019 015c 01       		.uleb128 0x1
 1020 015d 12       		.uleb128 0x12
 1021 015e 06       		.uleb128 0x6
 1022 015f 58       		.uleb128 0x58
 1023 0160 0B       		.uleb128 0xb
 1024 0161 59       		.uleb128 0x59
 1025 0162 05       		.uleb128 0x5
 1026 0163 57       		.uleb128 0x57
 1027 0164 0B       		.uleb128 0xb
 1028 0165 00       		.byte	0
 1029 0166 00       		.byte	0
 1030 0167 17       		.uleb128 0x17
 1031 0168 48       		.uleb128 0x48
 1032 0169 00       		.byte	0
 1033 016a 7D       		.uleb128 0x7d
 1034 016b 01       		.uleb128 0x1
 1035 016c 7F       		.uleb128 0x7f
 1036 016d 13       		.uleb128 0x13
 1037 016e 00       		.byte	0
 1038 016f 00       		.byte	0
 1039 0170 18       		.uleb128 0x18
 1040 0171 48       		.uleb128 0x48
 1041 0172 01       		.byte	0x1
 1042 0173 7D       		.uleb128 0x7d
 1043 0174 01       		.uleb128 0x1
 1044 0175 8201     		.uleb128 0x82
 1045 0177 19       		.uleb128 0x19
 1046 0178 7F       		.uleb128 0x7f
 1047 0179 13       		.uleb128 0x13
 1048 017a 00       		.byte	0
 1049 017b 00       		.byte	0
 1050 017c 19       		.uleb128 0x19
 1051 017d 49       		.uleb128 0x49
 1052 017e 00       		.byte	0
 1053 017f 02       		.uleb128 0x2
 1054 0180 18       		.uleb128 0x18
 1055 0181 7E       		.uleb128 0x7e
 1056 0182 18       		.uleb128 0x18
 1057 0183 00       		.byte	0
 1058 0184 00       		.byte	0
 1059 0185 1A       		.uleb128 0x1a
 1060 0186 2E       		.uleb128 0x2e
 1061 0187 00       		.byte	0
 1062 0188 03       		.uleb128 0x3
 1063 0189 0E       		.uleb128 0xe
 1064 018a 3A       		.uleb128 0x3a
 1065 018b 0B       		.uleb128 0xb
 1066 018c 3B       		.uleb128 0x3b
 1067 018d 05       		.uleb128 0x5
 1068 018e 39       		.uleb128 0x39
 1069 018f 0B       		.uleb128 0xb
 1070 0190 20       		.uleb128 0x20
 1071 0191 0B       		.uleb128 0xb
 1072 0192 00       		.byte	0
 1073 0193 00       		.byte	0
 1074 0194 1B       		.uleb128 0x1b
 1075 0195 2E       		.uleb128 0x2e
 1076 0196 00       		.byte	0
 1077 0197 03       		.uleb128 0x3
 1078 0198 0E       		.uleb128 0xe
 1079 0199 3A       		.uleb128 0x3a
 1080 019a 0B       		.uleb128 0xb
 1081 019b 3B       		.uleb128 0x3b
 1082 019c 05       		.uleb128 0x5
 1083 019d 39       		.uleb128 0x39
 1084 019e 0B       		.uleb128 0xb
 1085 019f 27       		.uleb128 0x27
 1086 01a0 19       		.uleb128 0x19
 1087 01a1 20       		.uleb128 0x20
 1088 01a2 0B       		.uleb128 0xb
 1089 01a3 00       		.byte	0
 1090 01a4 00       		.byte	0
 1091 01a5 00       		.byte	0
 1092              		.section	.debug_aranges,"",%progbits
 1093 0000 1C000000 		.4byte	0x1c
 1094 0004 0200     		.2byte	0x2
 1095 0006 00000000 		.4byte	.Ldebug_info0
 1096 000a 04       		.byte	0x4
 1097 000b 00       		.byte	0
 1098 000c 0000     		.2byte	0
 1099 000e 0000     		.2byte	0
 1100 0010 00000000 		.4byte	.Ltext0
 1101 0014 58000000 		.4byte	.Letext0-.Ltext0
 1102 0018 00000000 		.4byte	0
 1103 001c 00000000 		.4byte	0
 1104              		.section	.debug_rnglists,"",%progbits
 1105              	.Ldebug_ranges0:
 1106 0000 0F000000 		.4byte	.Ldebug_ranges3-.Ldebug_ranges2
 1107              	.Ldebug_ranges2:
 1108 0004 0500     		.2byte	0x5
 1109 0006 04       		.byte	0x4
 1110 0007 00       		.byte	0
 1111 0008 00000000 		.4byte	0
 1112              	.LLRL0:
 1113 000c 04       		.byte	0x4
 1114 000d 00       		.uleb128 .LBB8-.Ltext0
 1115 000e 08       		.uleb128 .LBE8-.Ltext0
 1116 000f 04       		.byte	0x4
 1117 0010 0A       		.uleb128 .LBB13-.Ltext0
 1118 0011 10       		.uleb128 .LBE13-.Ltext0
 1119 0012 00       		.byte	0
 1120              	.Ldebug_ranges3:
 1121              		.section	.debug_line,"",%progbits
 1122              	.Ldebug_line0:
 1123 0000 5A020000 		.section	.debug_str,"MS",%progbits,1
 1123      0300C801 
 1123      00000201 
 1123      FB0E0D00 
 1123      01010101 
 1124              	.LASF29:
 1125 0000 41484231 		.ascii	"AHB1LPENR\000"
 1125      4C50454E 
 1125      5200
 1126              	.LASF63:
 1127 000a 2F686F6D 		.ascii	"/home/luis/Desktop/Polytech/IESE3/Microcontroleur/P"
 1127      652F6C75 
 1127      69732F44 
 1127      65736B74 
 1127      6F702F50 
 1128 003d 726F6A65 		.ascii	"roject_boite_musique/c_project/\000"
 1128      63745F62 
 1128      6F697465 
 1128      5F6D7573 
 1128      69717565 
 1129              	.LASF52:
 1130 005d 43434552 		.ascii	"CCER\000"
 1130      00
 1131              	.LASF47:
 1132 0062 54494D78 		.ascii	"TIMx_registers\000"
 1132      5F726567 
 1132      69737465 
 1132      727300
 1133              	.LASF36:
 1134 0071 5F726573 		.ascii	"_reserved_0x6c\000"
 1134      65727665 
 1134      645F3078 
 1134      366300
 1135              	.LASF17:
 1136 0080 41504231 		.ascii	"APB1RSTR\000"
 1136      52535452 
 1136      00
 1137              	.LASF22:
 1138 0089 41484232 		.ascii	"AHB2ENR\000"
 1138      454E5200 
 1139              	.LASF58:
 1140 0091 444D4152 		.ascii	"DMAR\000"
 1140      00
 1141              	.LASF0:
 1142 0096 7369676E 		.ascii	"signed char\000"
 1142      65642063 
 1142      68617200 
 1143              	.LASF50:
 1144 00a2 43434D52 		.ascii	"CCMR1\000"
 1144      3100
 1145              	.LASF51:
 1146 00a8 43434D52 		.ascii	"CCMR2\000"
 1146      3200
 1147              	.LASF2:
 1148 00ae 73686F72 		.ascii	"short int\000"
 1148      7420696E 
 1148      7400
 1149              	.LASF37:
 1150 00b8 42444352 		.ascii	"BDCR\000"
 1150      00
 1151              	.LASF44:
 1152 00bd 434B4741 		.ascii	"CKGATENR\000"
 1152      54454E52 
 1152      00
 1153              	.LASF38:
 1154 00c6 5F726573 		.ascii	"_reserved_0x78\000"
 1154      65727665 
 1154      645F3078 
 1154      373800
 1155              	.LASF41:
 1156 00d5 504C4C49 		.ascii	"PLLI2SCFGR\000"
 1156      32534346 
 1156      475200
 1157              	.LASF9:
 1158 00e0 5F5F7569 		.ascii	"__uint32_t\000"
 1158      6E743332 
 1158      5F7400
 1159              	.LASF40:
 1160 00eb 53534347 		.ascii	"SSCGR\000"
 1160      5200
 1161              	.LASF31:
 1162 00f1 41484233 		.ascii	"AHB3LPENR\000"
 1162      4C50454E 
 1162      5200
 1163              	.LASF12:
 1164 00fb 43464752 		.ascii	"CFGR\000"
 1164      00
 1165              	.LASF24:
 1166 0100 5F726573 		.ascii	"_reserved_0x3c\000"
 1166      65727665 
 1166      645F3078 
 1166      336300
 1167              	.LASF25:
 1168 010f 41504231 		.ascii	"APB1ENR\000"
 1168      454E5200 
 1169              	.LASF64:
 1170 0117 7365745F 		.ascii	"set_note\000"
 1170      6E6F7465 
 1170      00
 1171              	.LASF43:
 1172 0120 44434B43 		.ascii	"DCKCFGR\000"
 1172      46475200 
 1173              	.LASF39:
 1174 0128 5F726573 		.ascii	"_reserved_0x7c\000"
 1174      65727665 
 1174      645F3078 
 1174      376300
 1175              	.LASF23:
 1176 0137 41484233 		.ascii	"AHB3ENR\000"
 1176      454E5200 
 1177              	.LASF6:
 1178 013f 6C6F6E67 		.ascii	"long long int\000"
 1178      206C6F6E 
 1178      6720696E 
 1178      7400
 1179              	.LASF53:
 1180 014d 43435231 		.ascii	"CCR1\000"
 1180      00
 1181              	.LASF4:
 1182 0152 6C6F6E67 		.ascii	"long int\000"
 1182      20696E74 
 1182      00
 1183              	.LASF55:
 1184 015b 43435233 		.ascii	"CCR3\000"
 1184      00
 1185              	.LASF56:
 1186 0160 43435234 		.ascii	"CCR4\000"
 1186      00
 1187              	.LASF60:
 1188 0165 6E6F7465 		.ascii	"notes\000"
 1188      7300
 1189              	.LASF45:
 1190 016b 44434B43 		.ascii	"DCKCFGR2\000"
 1190      46475232 
 1190      00
 1191              	.LASF18:
 1192 0174 41504232 		.ascii	"APB2RSTR\000"
 1192      52535452 
 1192      00
 1193              	.LASF48:
 1194 017d 534D4352 		.ascii	"SMCR\000"
 1194      00
 1195              	.LASF54:
 1196 0182 43435232 		.ascii	"CCR2\000"
 1196      00
 1197              	.LASF1:
 1198 0187 756E7369 		.ascii	"unsigned char\000"
 1198      676E6564 
 1198      20636861 
 1198      7200
 1199              	.LASF28:
 1200 0195 5F726573 		.ascii	"_reserved_0x4c\000"
 1200      65727665 
 1200      645F3078 
 1200      346300
 1201              	.LASF26:
 1202 01a4 41504232 		.ascii	"APB2ENR\000"
 1202      454E5200 
 1203              	.LASF61:
 1204 01ac 474E5520 		.ascii	"GNU C99 13.3.1 20240614 -mtune=cortex-m4 -mthumb -m"
 1204      43393920 
 1204      31332E33 
 1204      2E312032 
 1204      30323430 
 1205 01df 666C6F61 		.ascii	"float-abi=hard -mfpu=fpv4-sp-d16 -march=armv7e-m+fp"
 1205      742D6162 
 1205      693D6861 
 1205      7264202D 
 1205      6D667075 
 1206 0212 202D6720 		.ascii	" -g -O0 -Os -std=gnu99 -fsingle-precision-constant\000"
 1206      2D4F3020 
 1206      2D4F7320 
 1206      2D737464 
 1206      3D676E75 
 1207              	.LASF68:
 1208 0245 5F5F4453 		.ascii	"__DSB\000"
 1208      4200
 1209              	.LASF67:
 1210 024b 656E6162 		.ascii	"enable_TIM2\000"
 1210      6C655F54 
 1210      494D3200 
 1211              	.LASF7:
 1212 0257 6C6F6E67 		.ascii	"long long unsigned int\000"
 1212      206C6F6E 
 1212      6720756E 
 1212      7369676E 
 1212      65642069 
 1213              	.LASF10:
 1214 026e 75696E74 		.ascii	"uint32_t\000"
 1214      33325F74 
 1214      00
 1215              	.LASF8:
 1216 0277 756E7369 		.ascii	"unsigned int\000"
 1216      676E6564 
 1216      20696E74 
 1216      00
 1217              	.LASF14:
 1218 0284 41484232 		.ascii	"AHB2RSTR\000"
 1218      52535452 
 1218      00
 1219              	.LASF46:
 1220 028d 5243435F 		.ascii	"RCC_registers\000"
 1220      72656769 
 1220      73746572 
 1220      7300
 1221              	.LASF49:
 1222 029b 44494552 		.ascii	"DIER\000"
 1222      00
 1223              	.LASF11:
 1224 02a0 504C4C43 		.ascii	"PLLCFGR\000"
 1224      46475200 
 1225              	.LASF27:
 1226 02a8 5F726573 		.ascii	"_reserved_0x48\000"
 1226      65727665 
 1226      645F3078 
 1226      343800
 1227              	.LASF33:
 1228 02b7 41504231 		.ascii	"APB1LPENR\000"
 1228      4C50454E 
 1228      5200
 1229              	.LASF57:
 1230 02c1 42445452 		.ascii	"BDTR\000"
 1230      00
 1231              	.LASF16:
 1232 02c6 5F726573 		.ascii	"_reserved_0x1c\000"
 1232      65727665 
 1232      645F3078 
 1232      316300
 1233              	.LASF30:
 1234 02d5 41484232 		.ascii	"AHB2LPENR\000"
 1234      4C50454E 
 1234      5200
 1235              	.LASF3:
 1236 02df 73686F72 		.ascii	"short unsigned int\000"
 1236      7420756E 
 1236      7369676E 
 1236      65642069 
 1236      6E7400
 1237              	.LASF59:
 1238 02f2 54494D32 		.ascii	"TIM2\000"
 1238      00
 1239              	.LASF65:
 1240 02f7 656E6162 		.ascii	"enable_buzzer\000"
 1240      6C655F62 
 1240      757A7A65 
 1240      7200
 1241              	.LASF5:
 1242 0305 6C6F6E67 		.ascii	"long unsigned int\000"
 1242      20756E73 
 1242      69676E65 
 1242      6420696E 
 1242      7400
 1243              	.LASF32:
 1244 0317 5F726573 		.ascii	"_reserved_0x5c\000"
 1244      65727665 
 1244      645F3078 
 1244      356300
 1245              	.LASF21:
 1246 0326 41484231 		.ascii	"AHB1ENR\000"
 1246      454E5200 
 1247              	.LASF35:
 1248 032e 5F726573 		.ascii	"_reserved_0x68\000"
 1248      65727665 
 1248      645F3078 
 1248      363800
 1249              	.LASF13:
 1250 033d 41484231 		.ascii	"AHB1RSTR\000"
 1250      52535452 
 1250      00
 1251              	.LASF19:
 1252 0346 5F726573 		.ascii	"_reserved_0x28\000"
 1252      65727665 
 1252      645F3078 
 1252      323800
 1253              	.LASF15:
 1254 0355 41484233 		.ascii	"AHB3RSTR\000"
 1254      52535452 
 1254      00
 1255              	.LASF62:
 1256 035e 7372632F 		.ascii	"src/sys/timer.c\000"
 1256      7379732F 
 1256      74696D65 
 1256      722E6300 
 1257              	.LASF66:
 1258 036e 696E6974 		.ascii	"init_timer\000"
 1258      5F74696D 
 1258      657200
 1259              	.LASF42:
 1260 0379 504C4C53 		.ascii	"PLLSAICFGR\000"
 1260      41494346 
 1260      475200
 1261              	.LASF34:
 1262 0384 41504232 		.ascii	"APB2LPENR\000"
 1262      4C50454E 
 1262      5200
 1263              	.LASF20:
 1264 038e 5F726573 		.ascii	"_reserved_0x2c\000"
 1264      65727665 
 1264      645F3078 
 1264      326300
 1265              		.ident	"GCC: (GNU Tools for STM32 13.3.rel1.20250523-0900) 13.3.1 20240614"
DEFINED SYMBOLS
                            *ABS*:00000000 timer.c
     /tmp/ccacx4FV.s:19     .text:00000000 $t
     /tmp/ccacx4FV.s:25     .text:00000000 init_timer
     /tmp/ccacx4FV.s:124    .text:00000050 $d

UNDEFINED SYMBOLS
enable_buzzer
set_note
RCC
TIM2
