in_source: |-
  char c;
  read(c);
  while(c > 0){
      print(c);
      read(c);
  }

in_input: |-
  Cat test Cat test Cat test Cat test Cat test Cat test 


out_output: |
  Файл транслирован
  ============================================================
  Исполнено инструкций: 549, Тиков выполнено: 1704
  Вывод программы: 
  --------
  Cat test Cat test Cat test Cat test Cat test Cat test 
  --------

out_code: |-
  [{"address": 200, "opcode": "ld", "operand": 0, "addressing": "direct"},
  {"address": 201, "opcode": "st", "operand": 10, "addressing": "mem"},
  {"address": 202, "opcode": "ld", "operand": 1, "addressing": "mem"},
  {"address": 203, "opcode": "st", "operand": 10, "addressing": "mem"},
  {"address": 204, "opcode": "ld", "operand": "0", "addressing": "direct"},
  {"address": 205, "opcode": "st", "operand": 11, "addressing": "mem"},
  {"address": 206, "opcode": "ld", "operand": 10, "addressing": "mem"},
  {"address": 207, "opcode": "sub", "operand": 11, "addressing": "mem"},
  {"address": 208, "opcode": "jbz", "operand": 214, "addressing": null},
  {"address": 209, "opcode": "ld", "operand": 10, "addressing": "mem"},
  {"address": 210, "opcode": "st", "operand": 0, "addressing": "mem"},
  {"address": 211, "opcode": "ld", "operand": 1, "addressing": "mem"},
  {"address": 212, "opcode": "st", "operand": 10, "addressing": "mem"},
  {"address": 213, "opcode": "jmp", "operand": 204, "addressing": null},
  {"address": 214, "opcode": "hlt", "operand": null, "addressing": null}]

out_log: |
  DEBUG    root:control_unit.py:43  Tick: 0, IP: 201, SP: 1000, DR: 0, AR: 0. Instruction: < ld -> 0 | direct >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1, IP: 201, SP: 1000, DR: 0, AR: 0. Instruction: < ld -> 0 | direct >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 2, IP: 201, SP: 1000, DR: 0, AR: 0. Instruction: < ld -> 0 | direct >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 3, IP: 202, SP: 1000, DR: 0, AR: 0. Instruction: < st -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 4, IP: 202, SP: 1000, DR: 0, AR: 10. Instruction: < st -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 5, IP: 202, SP: 1000, DR: 0, AR: 10. Instruction: < st -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 6, IP: 203, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 1 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 7, IP: 203, SP: 1000, DR: 0, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 8, IP: 203, SP: 1000, DR: 67, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 9, IP: 203, SP: 1000, DR: 67, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 10, IP: 204, SP: 1000, DR: 67, AR: 1. Instruction: < st -> 10 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 11, IP: 204, SP: 1000, DR: 67, AR: 10. Instruction: < st -> 10 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 12, IP: 204, SP: 1000, DR: 67, AR: 10. Instruction: < st -> 10 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 13, IP: 205, SP: 1000, DR: 67, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 14, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 15, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 16, IP: 206, SP: 1000, DR: 0, AR: 10. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 17, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 18, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 19, IP: 207, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 20, IP: 207, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 21, IP: 207, SP: 1000, DR: 67, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 22, IP: 207, SP: 1000, DR: 67, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 23, IP: 208, SP: 1000, DR: 67, AR: 10. Instruction: < sub -> 11 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 24, IP: 208, SP: 1000, DR: 67, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 25, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 26, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 27, IP: 209, SP: 1000, DR: 0, AR: 11. Instruction: < jbz -> 214 | None >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 28, IP: 210, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 29, IP: 210, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 30, IP: 210, SP: 1000, DR: 67, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 31, IP: 210, SP: 1000, DR: 67, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 32, IP: 211, SP: 1000, DR: 67, AR: 10. Instruction: < st -> 0 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 33, IP: 211, SP: 1000, DR: 67, AR: 0. Instruction: < st -> 0 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 34, IP: 211, SP: 1000, DR: 67, AR: 0. Instruction: < st -> 0 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 35, IP: 212, SP: 1000, DR: 67, AR: 0. Instruction: < ld -> 1 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 36, IP: 212, SP: 1000, DR: 67, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 37, IP: 212, SP: 1000, DR: 97, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 38, IP: 212, SP: 1000, DR: 97, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 39, IP: 213, SP: 1000, DR: 97, AR: 1. Instruction: < st -> 10 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 40, IP: 213, SP: 1000, DR: 97, AR: 10. Instruction: < st -> 10 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 41, IP: 213, SP: 1000, DR: 97, AR: 10. Instruction: < st -> 10 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 42, IP: 214, SP: 1000, DR: 97, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 43, IP: 204, SP: 1000, DR: 97, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 44, IP: 205, SP: 1000, DR: 97, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 45, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 46, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 47, IP: 206, SP: 1000, DR: 0, AR: 10. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 48, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 49, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 50, IP: 207, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 51, IP: 207, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 52, IP: 207, SP: 1000, DR: 97, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 53, IP: 207, SP: 1000, DR: 97, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 54, IP: 208, SP: 1000, DR: 97, AR: 10. Instruction: < sub -> 11 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 55, IP: 208, SP: 1000, DR: 97, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 56, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 57, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 58, IP: 209, SP: 1000, DR: 0, AR: 11. Instruction: < jbz -> 214 | None >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 59, IP: 210, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 60, IP: 210, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 61, IP: 210, SP: 1000, DR: 97, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 62, IP: 210, SP: 1000, DR: 97, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 63, IP: 211, SP: 1000, DR: 97, AR: 10. Instruction: < st -> 0 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 64, IP: 211, SP: 1000, DR: 97, AR: 0. Instruction: < st -> 0 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 65, IP: 211, SP: 1000, DR: 97, AR: 0. Instruction: < st -> 0 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 66, IP: 212, SP: 1000, DR: 97, AR: 0. Instruction: < ld -> 1 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 67, IP: 212, SP: 1000, DR: 97, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 68, IP: 212, SP: 1000, DR: 116, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 69, IP: 212, SP: 1000, DR: 116, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 70, IP: 213, SP: 1000, DR: 116, AR: 1. Instruction: < st -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 71, IP: 213, SP: 1000, DR: 116, AR: 10. Instruction: < st -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 72, IP: 213, SP: 1000, DR: 116, AR: 10. Instruction: < st -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 73, IP: 214, SP: 1000, DR: 116, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 74, IP: 204, SP: 1000, DR: 116, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 75, IP: 205, SP: 1000, DR: 116, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 76, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 77, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 78, IP: 206, SP: 1000, DR: 0, AR: 10. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 79, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 80, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 81, IP: 207, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 82, IP: 207, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 83, IP: 207, SP: 1000, DR: 116, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 84, IP: 207, SP: 1000, DR: 116, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 85, IP: 208, SP: 1000, DR: 116, AR: 10. Instruction: < sub -> 11 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 86, IP: 208, SP: 1000, DR: 116, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 87, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 88, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 89, IP: 209, SP: 1000, DR: 0, AR: 11. Instruction: < jbz -> 214 | None >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 90, IP: 210, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 91, IP: 210, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 92, IP: 210, SP: 1000, DR: 116, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 93, IP: 210, SP: 1000, DR: 116, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 94, IP: 211, SP: 1000, DR: 116, AR: 10. Instruction: < st -> 0 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 95, IP: 211, SP: 1000, DR: 116, AR: 0. Instruction: < st -> 0 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 96, IP: 211, SP: 1000, DR: 116, AR: 0. Instruction: < st -> 0 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 97, IP: 212, SP: 1000, DR: 116, AR: 0. Instruction: < ld -> 1 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 98, IP: 212, SP: 1000, DR: 116, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 99, IP: 212, SP: 1000, DR: 32, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 100, IP: 212, SP: 1000, DR: 32, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 101, IP: 213, SP: 1000, DR: 32, AR: 1. Instruction: < st -> 10 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 102, IP: 213, SP: 1000, DR: 32, AR: 10. Instruction: < st -> 10 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 103, IP: 213, SP: 1000, DR: 32, AR: 10. Instruction: < st -> 10 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 104, IP: 214, SP: 1000, DR: 32, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 105, IP: 204, SP: 1000, DR: 32, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 106, IP: 205, SP: 1000, DR: 32, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 107, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 108, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 109, IP: 206, SP: 1000, DR: 0, AR: 10. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 110, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 111, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 112, IP: 207, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 113, IP: 207, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 114, IP: 207, SP: 1000, DR: 32, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 115, IP: 207, SP: 1000, DR: 32, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 116, IP: 208, SP: 1000, DR: 32, AR: 10. Instruction: < sub -> 11 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 117, IP: 208, SP: 1000, DR: 32, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 118, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 119, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 120, IP: 209, SP: 1000, DR: 0, AR: 11. Instruction: < jbz -> 214 | None >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 121, IP: 210, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 122, IP: 210, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 123, IP: 210, SP: 1000, DR: 32, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 124, IP: 210, SP: 1000, DR: 32, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 125, IP: 211, SP: 1000, DR: 32, AR: 10. Instruction: < st -> 0 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 126, IP: 211, SP: 1000, DR: 32, AR: 0. Instruction: < st -> 0 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 127, IP: 211, SP: 1000, DR: 32, AR: 0. Instruction: < st -> 0 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 128, IP: 212, SP: 1000, DR: 32, AR: 0. Instruction: < ld -> 1 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 129, IP: 212, SP: 1000, DR: 32, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 130, IP: 212, SP: 1000, DR: 116, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 131, IP: 212, SP: 1000, DR: 116, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 132, IP: 213, SP: 1000, DR: 116, AR: 1. Instruction: < st -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 133, IP: 213, SP: 1000, DR: 116, AR: 10. Instruction: < st -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 134, IP: 213, SP: 1000, DR: 116, AR: 10. Instruction: < st -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 135, IP: 214, SP: 1000, DR: 116, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 136, IP: 204, SP: 1000, DR: 116, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 137, IP: 205, SP: 1000, DR: 116, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 138, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 139, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 140, IP: 206, SP: 1000, DR: 0, AR: 10. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 141, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 142, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 143, IP: 207, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 144, IP: 207, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 145, IP: 207, SP: 1000, DR: 116, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 146, IP: 207, SP: 1000, DR: 116, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 147, IP: 208, SP: 1000, DR: 116, AR: 10. Instruction: < sub -> 11 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 148, IP: 208, SP: 1000, DR: 116, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 149, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 150, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 151, IP: 209, SP: 1000, DR: 0, AR: 11. Instruction: < jbz -> 214 | None >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 152, IP: 210, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 153, IP: 210, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 154, IP: 210, SP: 1000, DR: 116, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 155, IP: 210, SP: 1000, DR: 116, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 156, IP: 211, SP: 1000, DR: 116, AR: 10. Instruction: < st -> 0 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 157, IP: 211, SP: 1000, DR: 116, AR: 0. Instruction: < st -> 0 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 158, IP: 211, SP: 1000, DR: 116, AR: 0. Instruction: < st -> 0 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 159, IP: 212, SP: 1000, DR: 116, AR: 0. Instruction: < ld -> 1 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 160, IP: 212, SP: 1000, DR: 116, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 161, IP: 212, SP: 1000, DR: 101, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 162, IP: 212, SP: 1000, DR: 101, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 163, IP: 213, SP: 1000, DR: 101, AR: 1. Instruction: < st -> 10 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 164, IP: 213, SP: 1000, DR: 101, AR: 10. Instruction: < st -> 10 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 165, IP: 213, SP: 1000, DR: 101, AR: 10. Instruction: < st -> 10 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 166, IP: 214, SP: 1000, DR: 101, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 167, IP: 204, SP: 1000, DR: 101, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 168, IP: 205, SP: 1000, DR: 101, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 169, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 170, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 171, IP: 206, SP: 1000, DR: 0, AR: 10. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 172, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 173, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 174, IP: 207, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 175, IP: 207, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 176, IP: 207, SP: 1000, DR: 101, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 177, IP: 207, SP: 1000, DR: 101, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 178, IP: 208, SP: 1000, DR: 101, AR: 10. Instruction: < sub -> 11 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 179, IP: 208, SP: 1000, DR: 101, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 180, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 181, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 182, IP: 209, SP: 1000, DR: 0, AR: 11. Instruction: < jbz -> 214 | None >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 183, IP: 210, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 184, IP: 210, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 185, IP: 210, SP: 1000, DR: 101, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 186, IP: 210, SP: 1000, DR: 101, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 187, IP: 211, SP: 1000, DR: 101, AR: 10. Instruction: < st -> 0 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 188, IP: 211, SP: 1000, DR: 101, AR: 0. Instruction: < st -> 0 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 189, IP: 211, SP: 1000, DR: 101, AR: 0. Instruction: < st -> 0 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 190, IP: 212, SP: 1000, DR: 101, AR: 0. Instruction: < ld -> 1 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 191, IP: 212, SP: 1000, DR: 101, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 192, IP: 212, SP: 1000, DR: 115, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 193, IP: 212, SP: 1000, DR: 115, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 194, IP: 213, SP: 1000, DR: 115, AR: 1. Instruction: < st -> 10 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 195, IP: 213, SP: 1000, DR: 115, AR: 10. Instruction: < st -> 10 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 196, IP: 213, SP: 1000, DR: 115, AR: 10. Instruction: < st -> 10 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 197, IP: 214, SP: 1000, DR: 115, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 198, IP: 204, SP: 1000, DR: 115, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 199, IP: 205, SP: 1000, DR: 115, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 200, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 201, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 202, IP: 206, SP: 1000, DR: 0, AR: 10. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 203, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 204, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 205, IP: 207, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 206, IP: 207, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 207, IP: 207, SP: 1000, DR: 115, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 208, IP: 207, SP: 1000, DR: 115, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 209, IP: 208, SP: 1000, DR: 115, AR: 10. Instruction: < sub -> 11 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 210, IP: 208, SP: 1000, DR: 115, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 211, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 212, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 213, IP: 209, SP: 1000, DR: 0, AR: 11. Instruction: < jbz -> 214 | None >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 214, IP: 210, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 215, IP: 210, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 216, IP: 210, SP: 1000, DR: 115, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 217, IP: 210, SP: 1000, DR: 115, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 218, IP: 211, SP: 1000, DR: 115, AR: 10. Instruction: < st -> 0 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 219, IP: 211, SP: 1000, DR: 115, AR: 0. Instruction: < st -> 0 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 220, IP: 211, SP: 1000, DR: 115, AR: 0. Instruction: < st -> 0 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 221, IP: 212, SP: 1000, DR: 115, AR: 0. Instruction: < ld -> 1 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 222, IP: 212, SP: 1000, DR: 115, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 223, IP: 212, SP: 1000, DR: 116, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 224, IP: 212, SP: 1000, DR: 116, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 225, IP: 213, SP: 1000, DR: 116, AR: 1. Instruction: < st -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 226, IP: 213, SP: 1000, DR: 116, AR: 10. Instruction: < st -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 227, IP: 213, SP: 1000, DR: 116, AR: 10. Instruction: < st -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 228, IP: 214, SP: 1000, DR: 116, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 229, IP: 204, SP: 1000, DR: 116, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 230, IP: 205, SP: 1000, DR: 116, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 231, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 232, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 233, IP: 206, SP: 1000, DR: 0, AR: 10. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 234, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 235, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 236, IP: 207, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 237, IP: 207, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 238, IP: 207, SP: 1000, DR: 116, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 239, IP: 207, SP: 1000, DR: 116, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 240, IP: 208, SP: 1000, DR: 116, AR: 10. Instruction: < sub -> 11 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 241, IP: 208, SP: 1000, DR: 116, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 242, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 243, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 244, IP: 209, SP: 1000, DR: 0, AR: 11. Instruction: < jbz -> 214 | None >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 245, IP: 210, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 246, IP: 210, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 247, IP: 210, SP: 1000, DR: 116, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 248, IP: 210, SP: 1000, DR: 116, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 249, IP: 211, SP: 1000, DR: 116, AR: 10. Instruction: < st -> 0 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 250, IP: 211, SP: 1000, DR: 116, AR: 0. Instruction: < st -> 0 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 251, IP: 211, SP: 1000, DR: 116, AR: 0. Instruction: < st -> 0 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 252, IP: 212, SP: 1000, DR: 116, AR: 0. Instruction: < ld -> 1 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 253, IP: 212, SP: 1000, DR: 116, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 254, IP: 212, SP: 1000, DR: 32, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 255, IP: 212, SP: 1000, DR: 32, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 256, IP: 213, SP: 1000, DR: 32, AR: 1. Instruction: < st -> 10 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 257, IP: 213, SP: 1000, DR: 32, AR: 10. Instruction: < st -> 10 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 258, IP: 213, SP: 1000, DR: 32, AR: 10. Instruction: < st -> 10 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 259, IP: 214, SP: 1000, DR: 32, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 260, IP: 204, SP: 1000, DR: 32, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 261, IP: 205, SP: 1000, DR: 32, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 262, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 263, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 264, IP: 206, SP: 1000, DR: 0, AR: 10. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 265, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 266, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 267, IP: 207, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 268, IP: 207, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 269, IP: 207, SP: 1000, DR: 32, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 270, IP: 207, SP: 1000, DR: 32, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 271, IP: 208, SP: 1000, DR: 32, AR: 10. Instruction: < sub -> 11 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 272, IP: 208, SP: 1000, DR: 32, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 273, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 274, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 275, IP: 209, SP: 1000, DR: 0, AR: 11. Instruction: < jbz -> 214 | None >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 276, IP: 210, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 277, IP: 210, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 278, IP: 210, SP: 1000, DR: 32, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 279, IP: 210, SP: 1000, DR: 32, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 280, IP: 211, SP: 1000, DR: 32, AR: 10. Instruction: < st -> 0 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 281, IP: 211, SP: 1000, DR: 32, AR: 0. Instruction: < st -> 0 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 282, IP: 211, SP: 1000, DR: 32, AR: 0. Instruction: < st -> 0 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 283, IP: 212, SP: 1000, DR: 32, AR: 0. Instruction: < ld -> 1 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 284, IP: 212, SP: 1000, DR: 32, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 285, IP: 212, SP: 1000, DR: 67, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 286, IP: 212, SP: 1000, DR: 67, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 287, IP: 213, SP: 1000, DR: 67, AR: 1. Instruction: < st -> 10 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 288, IP: 213, SP: 1000, DR: 67, AR: 10. Instruction: < st -> 10 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 289, IP: 213, SP: 1000, DR: 67, AR: 10. Instruction: < st -> 10 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 290, IP: 214, SP: 1000, DR: 67, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 291, IP: 204, SP: 1000, DR: 67, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 292, IP: 205, SP: 1000, DR: 67, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 293, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 294, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 295, IP: 206, SP: 1000, DR: 0, AR: 10. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 296, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 297, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 298, IP: 207, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 299, IP: 207, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 300, IP: 207, SP: 1000, DR: 67, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 301, IP: 207, SP: 1000, DR: 67, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 302, IP: 208, SP: 1000, DR: 67, AR: 10. Instruction: < sub -> 11 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 303, IP: 208, SP: 1000, DR: 67, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 304, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 305, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 306, IP: 209, SP: 1000, DR: 0, AR: 11. Instruction: < jbz -> 214 | None >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 307, IP: 210, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 308, IP: 210, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 309, IP: 210, SP: 1000, DR: 67, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 310, IP: 210, SP: 1000, DR: 67, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 311, IP: 211, SP: 1000, DR: 67, AR: 10. Instruction: < st -> 0 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 312, IP: 211, SP: 1000, DR: 67, AR: 0. Instruction: < st -> 0 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 313, IP: 211, SP: 1000, DR: 67, AR: 0. Instruction: < st -> 0 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 314, IP: 212, SP: 1000, DR: 67, AR: 0. Instruction: < ld -> 1 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 315, IP: 212, SP: 1000, DR: 67, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 316, IP: 212, SP: 1000, DR: 97, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 317, IP: 212, SP: 1000, DR: 97, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 318, IP: 213, SP: 1000, DR: 97, AR: 1. Instruction: < st -> 10 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 319, IP: 213, SP: 1000, DR: 97, AR: 10. Instruction: < st -> 10 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 320, IP: 213, SP: 1000, DR: 97, AR: 10. Instruction: < st -> 10 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 321, IP: 214, SP: 1000, DR: 97, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 322, IP: 204, SP: 1000, DR: 97, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 323, IP: 205, SP: 1000, DR: 97, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 324, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 325, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 326, IP: 206, SP: 1000, DR: 0, AR: 10. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 327, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 328, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 329, IP: 207, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 330, IP: 207, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 331, IP: 207, SP: 1000, DR: 97, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 332, IP: 207, SP: 1000, DR: 97, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 333, IP: 208, SP: 1000, DR: 97, AR: 10. Instruction: < sub -> 11 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 334, IP: 208, SP: 1000, DR: 97, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 335, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 336, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 337, IP: 209, SP: 1000, DR: 0, AR: 11. Instruction: < jbz -> 214 | None >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 338, IP: 210, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 339, IP: 210, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 340, IP: 210, SP: 1000, DR: 97, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 341, IP: 210, SP: 1000, DR: 97, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 342, IP: 211, SP: 1000, DR: 97, AR: 10. Instruction: < st -> 0 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 343, IP: 211, SP: 1000, DR: 97, AR: 0. Instruction: < st -> 0 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 344, IP: 211, SP: 1000, DR: 97, AR: 0. Instruction: < st -> 0 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 345, IP: 212, SP: 1000, DR: 97, AR: 0. Instruction: < ld -> 1 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 346, IP: 212, SP: 1000, DR: 97, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 347, IP: 212, SP: 1000, DR: 116, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 348, IP: 212, SP: 1000, DR: 116, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 349, IP: 213, SP: 1000, DR: 116, AR: 1. Instruction: < st -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 350, IP: 213, SP: 1000, DR: 116, AR: 10. Instruction: < st -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 351, IP: 213, SP: 1000, DR: 116, AR: 10. Instruction: < st -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 352, IP: 214, SP: 1000, DR: 116, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 353, IP: 204, SP: 1000, DR: 116, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 354, IP: 205, SP: 1000, DR: 116, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 355, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 356, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 357, IP: 206, SP: 1000, DR: 0, AR: 10. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 358, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 359, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 360, IP: 207, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 361, IP: 207, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 362, IP: 207, SP: 1000, DR: 116, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 363, IP: 207, SP: 1000, DR: 116, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 364, IP: 208, SP: 1000, DR: 116, AR: 10. Instruction: < sub -> 11 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 365, IP: 208, SP: 1000, DR: 116, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 366, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 367, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 368, IP: 209, SP: 1000, DR: 0, AR: 11. Instruction: < jbz -> 214 | None >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 369, IP: 210, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 370, IP: 210, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 371, IP: 210, SP: 1000, DR: 116, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 372, IP: 210, SP: 1000, DR: 116, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 373, IP: 211, SP: 1000, DR: 116, AR: 10. Instruction: < st -> 0 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 374, IP: 211, SP: 1000, DR: 116, AR: 0. Instruction: < st -> 0 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 375, IP: 211, SP: 1000, DR: 116, AR: 0. Instruction: < st -> 0 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 376, IP: 212, SP: 1000, DR: 116, AR: 0. Instruction: < ld -> 1 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 377, IP: 212, SP: 1000, DR: 116, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 378, IP: 212, SP: 1000, DR: 32, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 379, IP: 212, SP: 1000, DR: 32, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 380, IP: 213, SP: 1000, DR: 32, AR: 1. Instruction: < st -> 10 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 381, IP: 213, SP: 1000, DR: 32, AR: 10. Instruction: < st -> 10 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 382, IP: 213, SP: 1000, DR: 32, AR: 10. Instruction: < st -> 10 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 383, IP: 214, SP: 1000, DR: 32, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 384, IP: 204, SP: 1000, DR: 32, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 385, IP: 205, SP: 1000, DR: 32, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 386, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 387, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 388, IP: 206, SP: 1000, DR: 0, AR: 10. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 389, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 390, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 391, IP: 207, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 392, IP: 207, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 393, IP: 207, SP: 1000, DR: 32, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 394, IP: 207, SP: 1000, DR: 32, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 395, IP: 208, SP: 1000, DR: 32, AR: 10. Instruction: < sub -> 11 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 396, IP: 208, SP: 1000, DR: 32, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 397, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 398, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 399, IP: 209, SP: 1000, DR: 0, AR: 11. Instruction: < jbz -> 214 | None >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 400, IP: 210, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 401, IP: 210, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 402, IP: 210, SP: 1000, DR: 32, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 403, IP: 210, SP: 1000, DR: 32, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 404, IP: 211, SP: 1000, DR: 32, AR: 10. Instruction: < st -> 0 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 405, IP: 211, SP: 1000, DR: 32, AR: 0. Instruction: < st -> 0 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 406, IP: 211, SP: 1000, DR: 32, AR: 0. Instruction: < st -> 0 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 407, IP: 212, SP: 1000, DR: 32, AR: 0. Instruction: < ld -> 1 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 408, IP: 212, SP: 1000, DR: 32, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 409, IP: 212, SP: 1000, DR: 116, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 410, IP: 212, SP: 1000, DR: 116, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 411, IP: 213, SP: 1000, DR: 116, AR: 1. Instruction: < st -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 412, IP: 213, SP: 1000, DR: 116, AR: 10. Instruction: < st -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 413, IP: 213, SP: 1000, DR: 116, AR: 10. Instruction: < st -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 414, IP: 214, SP: 1000, DR: 116, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 415, IP: 204, SP: 1000, DR: 116, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 416, IP: 205, SP: 1000, DR: 116, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 417, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 418, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 419, IP: 206, SP: 1000, DR: 0, AR: 10. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 420, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 421, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 422, IP: 207, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 423, IP: 207, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 424, IP: 207, SP: 1000, DR: 116, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 425, IP: 207, SP: 1000, DR: 116, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 426, IP: 208, SP: 1000, DR: 116, AR: 10. Instruction: < sub -> 11 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 427, IP: 208, SP: 1000, DR: 116, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 428, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 429, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 430, IP: 209, SP: 1000, DR: 0, AR: 11. Instruction: < jbz -> 214 | None >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 431, IP: 210, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 432, IP: 210, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 433, IP: 210, SP: 1000, DR: 116, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 434, IP: 210, SP: 1000, DR: 116, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 435, IP: 211, SP: 1000, DR: 116, AR: 10. Instruction: < st -> 0 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 436, IP: 211, SP: 1000, DR: 116, AR: 0. Instruction: < st -> 0 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 437, IP: 211, SP: 1000, DR: 116, AR: 0. Instruction: < st -> 0 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 438, IP: 212, SP: 1000, DR: 116, AR: 0. Instruction: < ld -> 1 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 439, IP: 212, SP: 1000, DR: 116, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 440, IP: 212, SP: 1000, DR: 101, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 441, IP: 212, SP: 1000, DR: 101, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 442, IP: 213, SP: 1000, DR: 101, AR: 1. Instruction: < st -> 10 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 443, IP: 213, SP: 1000, DR: 101, AR: 10. Instruction: < st -> 10 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 444, IP: 213, SP: 1000, DR: 101, AR: 10. Instruction: < st -> 10 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 445, IP: 214, SP: 1000, DR: 101, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 446, IP: 204, SP: 1000, DR: 101, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 447, IP: 205, SP: 1000, DR: 101, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 448, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 449, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 450, IP: 206, SP: 1000, DR: 0, AR: 10. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 451, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 452, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 453, IP: 207, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 454, IP: 207, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 455, IP: 207, SP: 1000, DR: 101, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 456, IP: 207, SP: 1000, DR: 101, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 457, IP: 208, SP: 1000, DR: 101, AR: 10. Instruction: < sub -> 11 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 458, IP: 208, SP: 1000, DR: 101, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 459, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 460, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 461, IP: 209, SP: 1000, DR: 0, AR: 11. Instruction: < jbz -> 214 | None >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 462, IP: 210, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 463, IP: 210, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 464, IP: 210, SP: 1000, DR: 101, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 465, IP: 210, SP: 1000, DR: 101, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 466, IP: 211, SP: 1000, DR: 101, AR: 10. Instruction: < st -> 0 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 467, IP: 211, SP: 1000, DR: 101, AR: 0. Instruction: < st -> 0 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 468, IP: 211, SP: 1000, DR: 101, AR: 0. Instruction: < st -> 0 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 469, IP: 212, SP: 1000, DR: 101, AR: 0. Instruction: < ld -> 1 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 470, IP: 212, SP: 1000, DR: 101, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 471, IP: 212, SP: 1000, DR: 115, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 472, IP: 212, SP: 1000, DR: 115, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 473, IP: 213, SP: 1000, DR: 115, AR: 1. Instruction: < st -> 10 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 474, IP: 213, SP: 1000, DR: 115, AR: 10. Instruction: < st -> 10 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 475, IP: 213, SP: 1000, DR: 115, AR: 10. Instruction: < st -> 10 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 476, IP: 214, SP: 1000, DR: 115, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 477, IP: 204, SP: 1000, DR: 115, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 478, IP: 205, SP: 1000, DR: 115, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 479, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 480, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 481, IP: 206, SP: 1000, DR: 0, AR: 10. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 482, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 483, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 484, IP: 207, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 485, IP: 207, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 486, IP: 207, SP: 1000, DR: 115, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 487, IP: 207, SP: 1000, DR: 115, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 488, IP: 208, SP: 1000, DR: 115, AR: 10. Instruction: < sub -> 11 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 489, IP: 208, SP: 1000, DR: 115, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 490, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 491, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 492, IP: 209, SP: 1000, DR: 0, AR: 11. Instruction: < jbz -> 214 | None >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 493, IP: 210, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 494, IP: 210, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 495, IP: 210, SP: 1000, DR: 115, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 496, IP: 210, SP: 1000, DR: 115, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 497, IP: 211, SP: 1000, DR: 115, AR: 10. Instruction: < st -> 0 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 498, IP: 211, SP: 1000, DR: 115, AR: 0. Instruction: < st -> 0 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 499, IP: 211, SP: 1000, DR: 115, AR: 0. Instruction: < st -> 0 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 500, IP: 212, SP: 1000, DR: 115, AR: 0. Instruction: < ld -> 1 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 501, IP: 212, SP: 1000, DR: 115, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 502, IP: 212, SP: 1000, DR: 116, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 503, IP: 212, SP: 1000, DR: 116, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 504, IP: 213, SP: 1000, DR: 116, AR: 1. Instruction: < st -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 505, IP: 213, SP: 1000, DR: 116, AR: 10. Instruction: < st -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 506, IP: 213, SP: 1000, DR: 116, AR: 10. Instruction: < st -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 507, IP: 214, SP: 1000, DR: 116, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 508, IP: 204, SP: 1000, DR: 116, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 509, IP: 205, SP: 1000, DR: 116, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 510, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 511, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 512, IP: 206, SP: 1000, DR: 0, AR: 10. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 513, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 514, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 515, IP: 207, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 516, IP: 207, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 517, IP: 207, SP: 1000, DR: 116, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 518, IP: 207, SP: 1000, DR: 116, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 519, IP: 208, SP: 1000, DR: 116, AR: 10. Instruction: < sub -> 11 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 520, IP: 208, SP: 1000, DR: 116, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 521, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 522, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 523, IP: 209, SP: 1000, DR: 0, AR: 11. Instruction: < jbz -> 214 | None >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 524, IP: 210, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 525, IP: 210, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 526, IP: 210, SP: 1000, DR: 116, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 527, IP: 210, SP: 1000, DR: 116, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 528, IP: 211, SP: 1000, DR: 116, AR: 10. Instruction: < st -> 0 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 529, IP: 211, SP: 1000, DR: 116, AR: 0. Instruction: < st -> 0 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 530, IP: 211, SP: 1000, DR: 116, AR: 0. Instruction: < st -> 0 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 531, IP: 212, SP: 1000, DR: 116, AR: 0. Instruction: < ld -> 1 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 532, IP: 212, SP: 1000, DR: 116, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 533, IP: 212, SP: 1000, DR: 32, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 534, IP: 212, SP: 1000, DR: 32, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 535, IP: 213, SP: 1000, DR: 32, AR: 1. Instruction: < st -> 10 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 536, IP: 213, SP: 1000, DR: 32, AR: 10. Instruction: < st -> 10 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 537, IP: 213, SP: 1000, DR: 32, AR: 10. Instruction: < st -> 10 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 538, IP: 214, SP: 1000, DR: 32, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 539, IP: 204, SP: 1000, DR: 32, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 540, IP: 205, SP: 1000, DR: 32, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 541, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 542, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 543, IP: 206, SP: 1000, DR: 0, AR: 10. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 544, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 545, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 546, IP: 207, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 547, IP: 207, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 548, IP: 207, SP: 1000, DR: 32, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 549, IP: 207, SP: 1000, DR: 32, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 550, IP: 208, SP: 1000, DR: 32, AR: 10. Instruction: < sub -> 11 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 551, IP: 208, SP: 1000, DR: 32, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 552, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 553, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 554, IP: 209, SP: 1000, DR: 0, AR: 11. Instruction: < jbz -> 214 | None >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 555, IP: 210, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 556, IP: 210, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 557, IP: 210, SP: 1000, DR: 32, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 558, IP: 210, SP: 1000, DR: 32, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 559, IP: 211, SP: 1000, DR: 32, AR: 10. Instruction: < st -> 0 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 560, IP: 211, SP: 1000, DR: 32, AR: 0. Instruction: < st -> 0 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 561, IP: 211, SP: 1000, DR: 32, AR: 0. Instruction: < st -> 0 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 562, IP: 212, SP: 1000, DR: 32, AR: 0. Instruction: < ld -> 1 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 563, IP: 212, SP: 1000, DR: 32, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 564, IP: 212, SP: 1000, DR: 67, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 565, IP: 212, SP: 1000, DR: 67, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 566, IP: 213, SP: 1000, DR: 67, AR: 1. Instruction: < st -> 10 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 567, IP: 213, SP: 1000, DR: 67, AR: 10. Instruction: < st -> 10 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 568, IP: 213, SP: 1000, DR: 67, AR: 10. Instruction: < st -> 10 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 569, IP: 214, SP: 1000, DR: 67, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 570, IP: 204, SP: 1000, DR: 67, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 571, IP: 205, SP: 1000, DR: 67, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 572, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 573, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 574, IP: 206, SP: 1000, DR: 0, AR: 10. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 575, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 576, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 577, IP: 207, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 578, IP: 207, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 579, IP: 207, SP: 1000, DR: 67, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 580, IP: 207, SP: 1000, DR: 67, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 581, IP: 208, SP: 1000, DR: 67, AR: 10. Instruction: < sub -> 11 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 582, IP: 208, SP: 1000, DR: 67, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 583, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 584, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 585, IP: 209, SP: 1000, DR: 0, AR: 11. Instruction: < jbz -> 214 | None >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 586, IP: 210, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 587, IP: 210, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 588, IP: 210, SP: 1000, DR: 67, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 589, IP: 210, SP: 1000, DR: 67, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 590, IP: 211, SP: 1000, DR: 67, AR: 10. Instruction: < st -> 0 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 591, IP: 211, SP: 1000, DR: 67, AR: 0. Instruction: < st -> 0 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 592, IP: 211, SP: 1000, DR: 67, AR: 0. Instruction: < st -> 0 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 593, IP: 212, SP: 1000, DR: 67, AR: 0. Instruction: < ld -> 1 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 594, IP: 212, SP: 1000, DR: 67, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 595, IP: 212, SP: 1000, DR: 97, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 596, IP: 212, SP: 1000, DR: 97, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 597, IP: 213, SP: 1000, DR: 97, AR: 1. Instruction: < st -> 10 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 598, IP: 213, SP: 1000, DR: 97, AR: 10. Instruction: < st -> 10 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 599, IP: 213, SP: 1000, DR: 97, AR: 10. Instruction: < st -> 10 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 600, IP: 214, SP: 1000, DR: 97, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 601, IP: 204, SP: 1000, DR: 97, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 602, IP: 205, SP: 1000, DR: 97, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 603, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 604, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 605, IP: 206, SP: 1000, DR: 0, AR: 10. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 606, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 607, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 608, IP: 207, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 609, IP: 207, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 610, IP: 207, SP: 1000, DR: 97, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 611, IP: 207, SP: 1000, DR: 97, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 612, IP: 208, SP: 1000, DR: 97, AR: 10. Instruction: < sub -> 11 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 613, IP: 208, SP: 1000, DR: 97, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 614, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 615, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 616, IP: 209, SP: 1000, DR: 0, AR: 11. Instruction: < jbz -> 214 | None >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 617, IP: 210, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 618, IP: 210, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 619, IP: 210, SP: 1000, DR: 97, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 620, IP: 210, SP: 1000, DR: 97, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 621, IP: 211, SP: 1000, DR: 97, AR: 10. Instruction: < st -> 0 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 622, IP: 211, SP: 1000, DR: 97, AR: 0. Instruction: < st -> 0 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 623, IP: 211, SP: 1000, DR: 97, AR: 0. Instruction: < st -> 0 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 624, IP: 212, SP: 1000, DR: 97, AR: 0. Instruction: < ld -> 1 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 625, IP: 212, SP: 1000, DR: 97, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 626, IP: 212, SP: 1000, DR: 116, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 627, IP: 212, SP: 1000, DR: 116, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 628, IP: 213, SP: 1000, DR: 116, AR: 1. Instruction: < st -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 629, IP: 213, SP: 1000, DR: 116, AR: 10. Instruction: < st -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 630, IP: 213, SP: 1000, DR: 116, AR: 10. Instruction: < st -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 631, IP: 214, SP: 1000, DR: 116, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 632, IP: 204, SP: 1000, DR: 116, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 633, IP: 205, SP: 1000, DR: 116, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 634, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 635, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 636, IP: 206, SP: 1000, DR: 0, AR: 10. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 637, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 638, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 639, IP: 207, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 640, IP: 207, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 641, IP: 207, SP: 1000, DR: 116, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 642, IP: 207, SP: 1000, DR: 116, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 643, IP: 208, SP: 1000, DR: 116, AR: 10. Instruction: < sub -> 11 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 644, IP: 208, SP: 1000, DR: 116, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 645, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 646, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 647, IP: 209, SP: 1000, DR: 0, AR: 11. Instruction: < jbz -> 214 | None >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 648, IP: 210, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 649, IP: 210, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 650, IP: 210, SP: 1000, DR: 116, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 651, IP: 210, SP: 1000, DR: 116, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 652, IP: 211, SP: 1000, DR: 116, AR: 10. Instruction: < st -> 0 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 653, IP: 211, SP: 1000, DR: 116, AR: 0. Instruction: < st -> 0 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 654, IP: 211, SP: 1000, DR: 116, AR: 0. Instruction: < st -> 0 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 655, IP: 212, SP: 1000, DR: 116, AR: 0. Instruction: < ld -> 1 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 656, IP: 212, SP: 1000, DR: 116, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 657, IP: 212, SP: 1000, DR: 32, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 658, IP: 212, SP: 1000, DR: 32, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 659, IP: 213, SP: 1000, DR: 32, AR: 1. Instruction: < st -> 10 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 660, IP: 213, SP: 1000, DR: 32, AR: 10. Instruction: < st -> 10 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 661, IP: 213, SP: 1000, DR: 32, AR: 10. Instruction: < st -> 10 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 662, IP: 214, SP: 1000, DR: 32, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 663, IP: 204, SP: 1000, DR: 32, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 664, IP: 205, SP: 1000, DR: 32, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 665, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 666, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 667, IP: 206, SP: 1000, DR: 0, AR: 10. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 668, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 669, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 670, IP: 207, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 671, IP: 207, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 672, IP: 207, SP: 1000, DR: 32, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 673, IP: 207, SP: 1000, DR: 32, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 674, IP: 208, SP: 1000, DR: 32, AR: 10. Instruction: < sub -> 11 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 675, IP: 208, SP: 1000, DR: 32, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 676, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 677, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 678, IP: 209, SP: 1000, DR: 0, AR: 11. Instruction: < jbz -> 214 | None >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 679, IP: 210, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 680, IP: 210, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 681, IP: 210, SP: 1000, DR: 32, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 682, IP: 210, SP: 1000, DR: 32, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 683, IP: 211, SP: 1000, DR: 32, AR: 10. Instruction: < st -> 0 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 684, IP: 211, SP: 1000, DR: 32, AR: 0. Instruction: < st -> 0 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 685, IP: 211, SP: 1000, DR: 32, AR: 0. Instruction: < st -> 0 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 686, IP: 212, SP: 1000, DR: 32, AR: 0. Instruction: < ld -> 1 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 687, IP: 212, SP: 1000, DR: 32, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 688, IP: 212, SP: 1000, DR: 116, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 689, IP: 212, SP: 1000, DR: 116, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 690, IP: 213, SP: 1000, DR: 116, AR: 1. Instruction: < st -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 691, IP: 213, SP: 1000, DR: 116, AR: 10. Instruction: < st -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 692, IP: 213, SP: 1000, DR: 116, AR: 10. Instruction: < st -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 693, IP: 214, SP: 1000, DR: 116, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 694, IP: 204, SP: 1000, DR: 116, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 695, IP: 205, SP: 1000, DR: 116, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 696, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 697, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 698, IP: 206, SP: 1000, DR: 0, AR: 10. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 699, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 700, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 701, IP: 207, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 702, IP: 207, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 703, IP: 207, SP: 1000, DR: 116, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 704, IP: 207, SP: 1000, DR: 116, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 705, IP: 208, SP: 1000, DR: 116, AR: 10. Instruction: < sub -> 11 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 706, IP: 208, SP: 1000, DR: 116, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 707, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 708, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 709, IP: 209, SP: 1000, DR: 0, AR: 11. Instruction: < jbz -> 214 | None >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 710, IP: 210, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 711, IP: 210, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 712, IP: 210, SP: 1000, DR: 116, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 713, IP: 210, SP: 1000, DR: 116, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 714, IP: 211, SP: 1000, DR: 116, AR: 10. Instruction: < st -> 0 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 715, IP: 211, SP: 1000, DR: 116, AR: 0. Instruction: < st -> 0 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 716, IP: 211, SP: 1000, DR: 116, AR: 0. Instruction: < st -> 0 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 717, IP: 212, SP: 1000, DR: 116, AR: 0. Instruction: < ld -> 1 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 718, IP: 212, SP: 1000, DR: 116, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 719, IP: 212, SP: 1000, DR: 101, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 720, IP: 212, SP: 1000, DR: 101, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 721, IP: 213, SP: 1000, DR: 101, AR: 1. Instruction: < st -> 10 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 722, IP: 213, SP: 1000, DR: 101, AR: 10. Instruction: < st -> 10 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 723, IP: 213, SP: 1000, DR: 101, AR: 10. Instruction: < st -> 10 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 724, IP: 214, SP: 1000, DR: 101, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 725, IP: 204, SP: 1000, DR: 101, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 726, IP: 205, SP: 1000, DR: 101, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 727, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 728, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 729, IP: 206, SP: 1000, DR: 0, AR: 10. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 730, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 731, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 732, IP: 207, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 733, IP: 207, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 734, IP: 207, SP: 1000, DR: 101, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 735, IP: 207, SP: 1000, DR: 101, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 736, IP: 208, SP: 1000, DR: 101, AR: 10. Instruction: < sub -> 11 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 737, IP: 208, SP: 1000, DR: 101, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 738, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 739, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 740, IP: 209, SP: 1000, DR: 0, AR: 11. Instruction: < jbz -> 214 | None >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 741, IP: 210, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 742, IP: 210, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 743, IP: 210, SP: 1000, DR: 101, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 744, IP: 210, SP: 1000, DR: 101, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 745, IP: 211, SP: 1000, DR: 101, AR: 10. Instruction: < st -> 0 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 746, IP: 211, SP: 1000, DR: 101, AR: 0. Instruction: < st -> 0 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 747, IP: 211, SP: 1000, DR: 101, AR: 0. Instruction: < st -> 0 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 748, IP: 212, SP: 1000, DR: 101, AR: 0. Instruction: < ld -> 1 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 749, IP: 212, SP: 1000, DR: 101, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 750, IP: 212, SP: 1000, DR: 115, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 751, IP: 212, SP: 1000, DR: 115, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 752, IP: 213, SP: 1000, DR: 115, AR: 1. Instruction: < st -> 10 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 753, IP: 213, SP: 1000, DR: 115, AR: 10. Instruction: < st -> 10 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 754, IP: 213, SP: 1000, DR: 115, AR: 10. Instruction: < st -> 10 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 755, IP: 214, SP: 1000, DR: 115, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 756, IP: 204, SP: 1000, DR: 115, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 757, IP: 205, SP: 1000, DR: 115, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 758, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 759, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 760, IP: 206, SP: 1000, DR: 0, AR: 10. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 761, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 762, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 763, IP: 207, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 764, IP: 207, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 765, IP: 207, SP: 1000, DR: 115, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 766, IP: 207, SP: 1000, DR: 115, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 767, IP: 208, SP: 1000, DR: 115, AR: 10. Instruction: < sub -> 11 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 768, IP: 208, SP: 1000, DR: 115, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 769, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 770, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 771, IP: 209, SP: 1000, DR: 0, AR: 11. Instruction: < jbz -> 214 | None >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 772, IP: 210, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 773, IP: 210, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 774, IP: 210, SP: 1000, DR: 115, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 775, IP: 210, SP: 1000, DR: 115, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 776, IP: 211, SP: 1000, DR: 115, AR: 10. Instruction: < st -> 0 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 777, IP: 211, SP: 1000, DR: 115, AR: 0. Instruction: < st -> 0 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 778, IP: 211, SP: 1000, DR: 115, AR: 0. Instruction: < st -> 0 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 779, IP: 212, SP: 1000, DR: 115, AR: 0. Instruction: < ld -> 1 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 780, IP: 212, SP: 1000, DR: 115, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 781, IP: 212, SP: 1000, DR: 116, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 782, IP: 212, SP: 1000, DR: 116, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 783, IP: 213, SP: 1000, DR: 116, AR: 1. Instruction: < st -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 784, IP: 213, SP: 1000, DR: 116, AR: 10. Instruction: < st -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 785, IP: 213, SP: 1000, DR: 116, AR: 10. Instruction: < st -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 786, IP: 214, SP: 1000, DR: 116, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 787, IP: 204, SP: 1000, DR: 116, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 788, IP: 205, SP: 1000, DR: 116, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 789, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 790, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 791, IP: 206, SP: 1000, DR: 0, AR: 10. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 792, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 793, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 794, IP: 207, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 795, IP: 207, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 796, IP: 207, SP: 1000, DR: 116, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 797, IP: 207, SP: 1000, DR: 116, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 798, IP: 208, SP: 1000, DR: 116, AR: 10. Instruction: < sub -> 11 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 799, IP: 208, SP: 1000, DR: 116, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 800, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 801, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 802, IP: 209, SP: 1000, DR: 0, AR: 11. Instruction: < jbz -> 214 | None >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 803, IP: 210, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 804, IP: 210, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 805, IP: 210, SP: 1000, DR: 116, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 806, IP: 210, SP: 1000, DR: 116, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 807, IP: 211, SP: 1000, DR: 116, AR: 10. Instruction: < st -> 0 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 808, IP: 211, SP: 1000, DR: 116, AR: 0. Instruction: < st -> 0 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 809, IP: 211, SP: 1000, DR: 116, AR: 0. Instruction: < st -> 0 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 810, IP: 212, SP: 1000, DR: 116, AR: 0. Instruction: < ld -> 1 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 811, IP: 212, SP: 1000, DR: 116, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 812, IP: 212, SP: 1000, DR: 32, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 813, IP: 212, SP: 1000, DR: 32, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 814, IP: 213, SP: 1000, DR: 32, AR: 1. Instruction: < st -> 10 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 815, IP: 213, SP: 1000, DR: 32, AR: 10. Instruction: < st -> 10 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 816, IP: 213, SP: 1000, DR: 32, AR: 10. Instruction: < st -> 10 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 817, IP: 214, SP: 1000, DR: 32, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 818, IP: 204, SP: 1000, DR: 32, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 819, IP: 205, SP: 1000, DR: 32, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 820, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 821, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 822, IP: 206, SP: 1000, DR: 0, AR: 10. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 823, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 824, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 825, IP: 207, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 826, IP: 207, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 827, IP: 207, SP: 1000, DR: 32, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 828, IP: 207, SP: 1000, DR: 32, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 829, IP: 208, SP: 1000, DR: 32, AR: 10. Instruction: < sub -> 11 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 830, IP: 208, SP: 1000, DR: 32, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 831, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 832, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 833, IP: 209, SP: 1000, DR: 0, AR: 11. Instruction: < jbz -> 214 | None >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 834, IP: 210, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 835, IP: 210, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 836, IP: 210, SP: 1000, DR: 32, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 837, IP: 210, SP: 1000, DR: 32, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 838, IP: 211, SP: 1000, DR: 32, AR: 10. Instruction: < st -> 0 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 839, IP: 211, SP: 1000, DR: 32, AR: 0. Instruction: < st -> 0 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 840, IP: 211, SP: 1000, DR: 32, AR: 0. Instruction: < st -> 0 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 841, IP: 212, SP: 1000, DR: 32, AR: 0. Instruction: < ld -> 1 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 842, IP: 212, SP: 1000, DR: 32, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 843, IP: 212, SP: 1000, DR: 67, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 844, IP: 212, SP: 1000, DR: 67, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 845, IP: 213, SP: 1000, DR: 67, AR: 1. Instruction: < st -> 10 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 846, IP: 213, SP: 1000, DR: 67, AR: 10. Instruction: < st -> 10 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 847, IP: 213, SP: 1000, DR: 67, AR: 10. Instruction: < st -> 10 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 848, IP: 214, SP: 1000, DR: 67, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 849, IP: 204, SP: 1000, DR: 67, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 850, IP: 205, SP: 1000, DR: 67, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 851, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 852, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 853, IP: 206, SP: 1000, DR: 0, AR: 10. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 854, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 855, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 856, IP: 207, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 857, IP: 207, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 858, IP: 207, SP: 1000, DR: 67, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 859, IP: 207, SP: 1000, DR: 67, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 860, IP: 208, SP: 1000, DR: 67, AR: 10. Instruction: < sub -> 11 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 861, IP: 208, SP: 1000, DR: 67, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 862, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 863, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 864, IP: 209, SP: 1000, DR: 0, AR: 11. Instruction: < jbz -> 214 | None >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 865, IP: 210, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 866, IP: 210, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 867, IP: 210, SP: 1000, DR: 67, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 868, IP: 210, SP: 1000, DR: 67, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 869, IP: 211, SP: 1000, DR: 67, AR: 10. Instruction: < st -> 0 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 870, IP: 211, SP: 1000, DR: 67, AR: 0. Instruction: < st -> 0 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 871, IP: 211, SP: 1000, DR: 67, AR: 0. Instruction: < st -> 0 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 872, IP: 212, SP: 1000, DR: 67, AR: 0. Instruction: < ld -> 1 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 873, IP: 212, SP: 1000, DR: 67, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 874, IP: 212, SP: 1000, DR: 97, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 875, IP: 212, SP: 1000, DR: 97, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 876, IP: 213, SP: 1000, DR: 97, AR: 1. Instruction: < st -> 10 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 877, IP: 213, SP: 1000, DR: 97, AR: 10. Instruction: < st -> 10 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 878, IP: 213, SP: 1000, DR: 97, AR: 10. Instruction: < st -> 10 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 879, IP: 214, SP: 1000, DR: 97, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 880, IP: 204, SP: 1000, DR: 97, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 881, IP: 205, SP: 1000, DR: 97, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 882, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 883, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 884, IP: 206, SP: 1000, DR: 0, AR: 10. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 885, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 886, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 887, IP: 207, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 888, IP: 207, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 889, IP: 207, SP: 1000, DR: 97, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 890, IP: 207, SP: 1000, DR: 97, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 891, IP: 208, SP: 1000, DR: 97, AR: 10. Instruction: < sub -> 11 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 892, IP: 208, SP: 1000, DR: 97, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 893, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 894, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 895, IP: 209, SP: 1000, DR: 0, AR: 11. Instruction: < jbz -> 214 | None >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 896, IP: 210, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 897, IP: 210, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 898, IP: 210, SP: 1000, DR: 97, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 899, IP: 210, SP: 1000, DR: 97, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 900, IP: 211, SP: 1000, DR: 97, AR: 10. Instruction: < st -> 0 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 901, IP: 211, SP: 1000, DR: 97, AR: 0. Instruction: < st -> 0 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 902, IP: 211, SP: 1000, DR: 97, AR: 0. Instruction: < st -> 0 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 903, IP: 212, SP: 1000, DR: 97, AR: 0. Instruction: < ld -> 1 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 904, IP: 212, SP: 1000, DR: 97, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 905, IP: 212, SP: 1000, DR: 116, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 906, IP: 212, SP: 1000, DR: 116, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 907, IP: 213, SP: 1000, DR: 116, AR: 1. Instruction: < st -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 908, IP: 213, SP: 1000, DR: 116, AR: 10. Instruction: < st -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 909, IP: 213, SP: 1000, DR: 116, AR: 10. Instruction: < st -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 910, IP: 214, SP: 1000, DR: 116, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 911, IP: 204, SP: 1000, DR: 116, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 912, IP: 205, SP: 1000, DR: 116, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 913, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 914, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 915, IP: 206, SP: 1000, DR: 0, AR: 10. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 916, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 917, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 918, IP: 207, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 919, IP: 207, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 920, IP: 207, SP: 1000, DR: 116, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 921, IP: 207, SP: 1000, DR: 116, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 922, IP: 208, SP: 1000, DR: 116, AR: 10. Instruction: < sub -> 11 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 923, IP: 208, SP: 1000, DR: 116, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 924, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 925, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 926, IP: 209, SP: 1000, DR: 0, AR: 11. Instruction: < jbz -> 214 | None >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 927, IP: 210, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 928, IP: 210, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 929, IP: 210, SP: 1000, DR: 116, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 930, IP: 210, SP: 1000, DR: 116, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 931, IP: 211, SP: 1000, DR: 116, AR: 10. Instruction: < st -> 0 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 932, IP: 211, SP: 1000, DR: 116, AR: 0. Instruction: < st -> 0 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 933, IP: 211, SP: 1000, DR: 116, AR: 0. Instruction: < st -> 0 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 934, IP: 212, SP: 1000, DR: 116, AR: 0. Instruction: < ld -> 1 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 935, IP: 212, SP: 1000, DR: 116, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 936, IP: 212, SP: 1000, DR: 32, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 937, IP: 212, SP: 1000, DR: 32, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 938, IP: 213, SP: 1000, DR: 32, AR: 1. Instruction: < st -> 10 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 939, IP: 213, SP: 1000, DR: 32, AR: 10. Instruction: < st -> 10 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 940, IP: 213, SP: 1000, DR: 32, AR: 10. Instruction: < st -> 10 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 941, IP: 214, SP: 1000, DR: 32, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 942, IP: 204, SP: 1000, DR: 32, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 943, IP: 205, SP: 1000, DR: 32, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 944, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 945, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 946, IP: 206, SP: 1000, DR: 0, AR: 10. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 947, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 948, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 949, IP: 207, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 950, IP: 207, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 951, IP: 207, SP: 1000, DR: 32, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 952, IP: 207, SP: 1000, DR: 32, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 953, IP: 208, SP: 1000, DR: 32, AR: 10. Instruction: < sub -> 11 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 954, IP: 208, SP: 1000, DR: 32, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 955, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 956, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 957, IP: 209, SP: 1000, DR: 0, AR: 11. Instruction: < jbz -> 214 | None >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 958, IP: 210, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 959, IP: 210, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 960, IP: 210, SP: 1000, DR: 32, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 961, IP: 210, SP: 1000, DR: 32, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 962, IP: 211, SP: 1000, DR: 32, AR: 10. Instruction: < st -> 0 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 963, IP: 211, SP: 1000, DR: 32, AR: 0. Instruction: < st -> 0 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 964, IP: 211, SP: 1000, DR: 32, AR: 0. Instruction: < st -> 0 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 965, IP: 212, SP: 1000, DR: 32, AR: 0. Instruction: < ld -> 1 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 966, IP: 212, SP: 1000, DR: 32, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 967, IP: 212, SP: 1000, DR: 116, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 968, IP: 212, SP: 1000, DR: 116, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 969, IP: 213, SP: 1000, DR: 116, AR: 1. Instruction: < st -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 970, IP: 213, SP: 1000, DR: 116, AR: 10. Instruction: < st -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 971, IP: 213, SP: 1000, DR: 116, AR: 10. Instruction: < st -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 972, IP: 214, SP: 1000, DR: 116, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 973, IP: 204, SP: 1000, DR: 116, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 974, IP: 205, SP: 1000, DR: 116, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 975, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 976, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 977, IP: 206, SP: 1000, DR: 0, AR: 10. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 978, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 979, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 980, IP: 207, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 981, IP: 207, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 982, IP: 207, SP: 1000, DR: 116, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 983, IP: 207, SP: 1000, DR: 116, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 984, IP: 208, SP: 1000, DR: 116, AR: 10. Instruction: < sub -> 11 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 985, IP: 208, SP: 1000, DR: 116, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 986, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 987, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 988, IP: 209, SP: 1000, DR: 0, AR: 11. Instruction: < jbz -> 214 | None >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 989, IP: 210, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 990, IP: 210, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 991, IP: 210, SP: 1000, DR: 116, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 992, IP: 210, SP: 1000, DR: 116, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 993, IP: 211, SP: 1000, DR: 116, AR: 10. Instruction: < st -> 0 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 994, IP: 211, SP: 1000, DR: 116, AR: 0. Instruction: < st -> 0 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 995, IP: 211, SP: 1000, DR: 116, AR: 0. Instruction: < st -> 0 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 996, IP: 212, SP: 1000, DR: 116, AR: 0. Instruction: < ld -> 1 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 997, IP: 212, SP: 1000, DR: 116, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 998, IP: 212, SP: 1000, DR: 101, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 999, IP: 212, SP: 1000, DR: 101, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 1000, IP: 213, SP: 1000, DR: 101, AR: 1. Instruction: < st -> 10 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 1001, IP: 213, SP: 1000, DR: 101, AR: 10. Instruction: < st -> 10 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 1002, IP: 213, SP: 1000, DR: 101, AR: 10. Instruction: < st -> 10 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 1003, IP: 214, SP: 1000, DR: 101, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 1004, IP: 204, SP: 1000, DR: 101, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 1005, IP: 205, SP: 1000, DR: 101, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 1006, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 1007, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1008, IP: 206, SP: 1000, DR: 0, AR: 10. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1009, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1010, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1011, IP: 207, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1012, IP: 207, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1013, IP: 207, SP: 1000, DR: 101, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1014, IP: 207, SP: 1000, DR: 101, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 1015, IP: 208, SP: 1000, DR: 101, AR: 10. Instruction: < sub -> 11 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 1016, IP: 208, SP: 1000, DR: 101, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 1017, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 1018, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 1019, IP: 209, SP: 1000, DR: 0, AR: 11. Instruction: < jbz -> 214 | None >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 1020, IP: 210, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 1021, IP: 210, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 1022, IP: 210, SP: 1000, DR: 101, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 1023, IP: 210, SP: 1000, DR: 101, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 1024, IP: 211, SP: 1000, DR: 101, AR: 10. Instruction: < st -> 0 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 1025, IP: 211, SP: 1000, DR: 101, AR: 0. Instruction: < st -> 0 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 1026, IP: 211, SP: 1000, DR: 101, AR: 0. Instruction: < st -> 0 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 1027, IP: 212, SP: 1000, DR: 101, AR: 0. Instruction: < ld -> 1 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 1028, IP: 212, SP: 1000, DR: 101, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 1029, IP: 212, SP: 1000, DR: 115, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 1030, IP: 212, SP: 1000, DR: 115, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 1031, IP: 213, SP: 1000, DR: 115, AR: 1. Instruction: < st -> 10 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 1032, IP: 213, SP: 1000, DR: 115, AR: 10. Instruction: < st -> 10 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 1033, IP: 213, SP: 1000, DR: 115, AR: 10. Instruction: < st -> 10 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 1034, IP: 214, SP: 1000, DR: 115, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 1035, IP: 204, SP: 1000, DR: 115, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 1036, IP: 205, SP: 1000, DR: 115, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 1037, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 1038, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1039, IP: 206, SP: 1000, DR: 0, AR: 10. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1040, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1041, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1042, IP: 207, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1043, IP: 207, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1044, IP: 207, SP: 1000, DR: 115, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1045, IP: 207, SP: 1000, DR: 115, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 1046, IP: 208, SP: 1000, DR: 115, AR: 10. Instruction: < sub -> 11 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 1047, IP: 208, SP: 1000, DR: 115, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 1048, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 1049, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 1050, IP: 209, SP: 1000, DR: 0, AR: 11. Instruction: < jbz -> 214 | None >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 1051, IP: 210, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 1052, IP: 210, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 1053, IP: 210, SP: 1000, DR: 115, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 1054, IP: 210, SP: 1000, DR: 115, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 1055, IP: 211, SP: 1000, DR: 115, AR: 10. Instruction: < st -> 0 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 1056, IP: 211, SP: 1000, DR: 115, AR: 0. Instruction: < st -> 0 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 1057, IP: 211, SP: 1000, DR: 115, AR: 0. Instruction: < st -> 0 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 1058, IP: 212, SP: 1000, DR: 115, AR: 0. Instruction: < ld -> 1 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 1059, IP: 212, SP: 1000, DR: 115, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 1060, IP: 212, SP: 1000, DR: 116, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 1061, IP: 212, SP: 1000, DR: 116, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1062, IP: 213, SP: 1000, DR: 116, AR: 1. Instruction: < st -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1063, IP: 213, SP: 1000, DR: 116, AR: 10. Instruction: < st -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1064, IP: 213, SP: 1000, DR: 116, AR: 10. Instruction: < st -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1065, IP: 214, SP: 1000, DR: 116, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1066, IP: 204, SP: 1000, DR: 116, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1067, IP: 205, SP: 1000, DR: 116, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1068, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1069, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1070, IP: 206, SP: 1000, DR: 0, AR: 10. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1071, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1072, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1073, IP: 207, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1074, IP: 207, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1075, IP: 207, SP: 1000, DR: 116, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1076, IP: 207, SP: 1000, DR: 116, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1077, IP: 208, SP: 1000, DR: 116, AR: 10. Instruction: < sub -> 11 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1078, IP: 208, SP: 1000, DR: 116, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1079, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1080, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1081, IP: 209, SP: 1000, DR: 0, AR: 11. Instruction: < jbz -> 214 | None >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1082, IP: 210, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1083, IP: 210, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1084, IP: 210, SP: 1000, DR: 116, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1085, IP: 210, SP: 1000, DR: 116, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1086, IP: 211, SP: 1000, DR: 116, AR: 10. Instruction: < st -> 0 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1087, IP: 211, SP: 1000, DR: 116, AR: 0. Instruction: < st -> 0 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1088, IP: 211, SP: 1000, DR: 116, AR: 0. Instruction: < st -> 0 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1089, IP: 212, SP: 1000, DR: 116, AR: 0. Instruction: < ld -> 1 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1090, IP: 212, SP: 1000, DR: 116, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1091, IP: 212, SP: 1000, DR: 32, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1092, IP: 212, SP: 1000, DR: 32, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1093, IP: 213, SP: 1000, DR: 32, AR: 1. Instruction: < st -> 10 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1094, IP: 213, SP: 1000, DR: 32, AR: 10. Instruction: < st -> 10 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1095, IP: 213, SP: 1000, DR: 32, AR: 10. Instruction: < st -> 10 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1096, IP: 214, SP: 1000, DR: 32, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1097, IP: 204, SP: 1000, DR: 32, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1098, IP: 205, SP: 1000, DR: 32, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1099, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1100, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1101, IP: 206, SP: 1000, DR: 0, AR: 10. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1102, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1103, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1104, IP: 207, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1105, IP: 207, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1106, IP: 207, SP: 1000, DR: 32, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1107, IP: 207, SP: 1000, DR: 32, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1108, IP: 208, SP: 1000, DR: 32, AR: 10. Instruction: < sub -> 11 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1109, IP: 208, SP: 1000, DR: 32, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1110, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1111, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1112, IP: 209, SP: 1000, DR: 0, AR: 11. Instruction: < jbz -> 214 | None >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1113, IP: 210, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1114, IP: 210, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1115, IP: 210, SP: 1000, DR: 32, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1116, IP: 210, SP: 1000, DR: 32, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1117, IP: 211, SP: 1000, DR: 32, AR: 10. Instruction: < st -> 0 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1118, IP: 211, SP: 1000, DR: 32, AR: 0. Instruction: < st -> 0 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1119, IP: 211, SP: 1000, DR: 32, AR: 0. Instruction: < st -> 0 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1120, IP: 212, SP: 1000, DR: 32, AR: 0. Instruction: < ld -> 1 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1121, IP: 212, SP: 1000, DR: 32, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1122, IP: 212, SP: 1000, DR: 67, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1123, IP: 212, SP: 1000, DR: 67, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 1124, IP: 213, SP: 1000, DR: 67, AR: 1. Instruction: < st -> 10 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 1125, IP: 213, SP: 1000, DR: 67, AR: 10. Instruction: < st -> 10 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 1126, IP: 213, SP: 1000, DR: 67, AR: 10. Instruction: < st -> 10 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 1127, IP: 214, SP: 1000, DR: 67, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 1128, IP: 204, SP: 1000, DR: 67, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 1129, IP: 205, SP: 1000, DR: 67, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 1130, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 1131, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1132, IP: 206, SP: 1000, DR: 0, AR: 10. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1133, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1134, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1135, IP: 207, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1136, IP: 207, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1137, IP: 207, SP: 1000, DR: 67, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1138, IP: 207, SP: 1000, DR: 67, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 1139, IP: 208, SP: 1000, DR: 67, AR: 10. Instruction: < sub -> 11 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 1140, IP: 208, SP: 1000, DR: 67, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 1141, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 1142, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 1143, IP: 209, SP: 1000, DR: 0, AR: 11. Instruction: < jbz -> 214 | None >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 1144, IP: 210, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 1145, IP: 210, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 1146, IP: 210, SP: 1000, DR: 67, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 1147, IP: 210, SP: 1000, DR: 67, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 1148, IP: 211, SP: 1000, DR: 67, AR: 10. Instruction: < st -> 0 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 1149, IP: 211, SP: 1000, DR: 67, AR: 0. Instruction: < st -> 0 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 1150, IP: 211, SP: 1000, DR: 67, AR: 0. Instruction: < st -> 0 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 1151, IP: 212, SP: 1000, DR: 67, AR: 0. Instruction: < ld -> 1 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 1152, IP: 212, SP: 1000, DR: 67, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 1153, IP: 212, SP: 1000, DR: 97, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 1154, IP: 212, SP: 1000, DR: 97, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 1155, IP: 213, SP: 1000, DR: 97, AR: 1. Instruction: < st -> 10 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 1156, IP: 213, SP: 1000, DR: 97, AR: 10. Instruction: < st -> 10 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 1157, IP: 213, SP: 1000, DR: 97, AR: 10. Instruction: < st -> 10 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 1158, IP: 214, SP: 1000, DR: 97, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 1159, IP: 204, SP: 1000, DR: 97, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 1160, IP: 205, SP: 1000, DR: 97, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 1161, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 1162, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1163, IP: 206, SP: 1000, DR: 0, AR: 10. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1164, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1165, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1166, IP: 207, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1167, IP: 207, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1168, IP: 207, SP: 1000, DR: 97, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1169, IP: 207, SP: 1000, DR: 97, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 1170, IP: 208, SP: 1000, DR: 97, AR: 10. Instruction: < sub -> 11 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 1171, IP: 208, SP: 1000, DR: 97, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 1172, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 1173, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 1174, IP: 209, SP: 1000, DR: 0, AR: 11. Instruction: < jbz -> 214 | None >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 1175, IP: 210, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 1176, IP: 210, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 1177, IP: 210, SP: 1000, DR: 97, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 1178, IP: 210, SP: 1000, DR: 97, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 1179, IP: 211, SP: 1000, DR: 97, AR: 10. Instruction: < st -> 0 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 1180, IP: 211, SP: 1000, DR: 97, AR: 0. Instruction: < st -> 0 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 1181, IP: 211, SP: 1000, DR: 97, AR: 0. Instruction: < st -> 0 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 1182, IP: 212, SP: 1000, DR: 97, AR: 0. Instruction: < ld -> 1 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 1183, IP: 212, SP: 1000, DR: 97, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 1184, IP: 212, SP: 1000, DR: 116, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 1185, IP: 212, SP: 1000, DR: 116, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1186, IP: 213, SP: 1000, DR: 116, AR: 1. Instruction: < st -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1187, IP: 213, SP: 1000, DR: 116, AR: 10. Instruction: < st -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1188, IP: 213, SP: 1000, DR: 116, AR: 10. Instruction: < st -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1189, IP: 214, SP: 1000, DR: 116, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1190, IP: 204, SP: 1000, DR: 116, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1191, IP: 205, SP: 1000, DR: 116, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1192, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1193, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1194, IP: 206, SP: 1000, DR: 0, AR: 10. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1195, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1196, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1197, IP: 207, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1198, IP: 207, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1199, IP: 207, SP: 1000, DR: 116, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1200, IP: 207, SP: 1000, DR: 116, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1201, IP: 208, SP: 1000, DR: 116, AR: 10. Instruction: < sub -> 11 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1202, IP: 208, SP: 1000, DR: 116, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1203, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1204, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1205, IP: 209, SP: 1000, DR: 0, AR: 11. Instruction: < jbz -> 214 | None >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1206, IP: 210, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1207, IP: 210, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1208, IP: 210, SP: 1000, DR: 116, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1209, IP: 210, SP: 1000, DR: 116, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1210, IP: 211, SP: 1000, DR: 116, AR: 10. Instruction: < st -> 0 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1211, IP: 211, SP: 1000, DR: 116, AR: 0. Instruction: < st -> 0 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1212, IP: 211, SP: 1000, DR: 116, AR: 0. Instruction: < st -> 0 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1213, IP: 212, SP: 1000, DR: 116, AR: 0. Instruction: < ld -> 1 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1214, IP: 212, SP: 1000, DR: 116, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1215, IP: 212, SP: 1000, DR: 32, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1216, IP: 212, SP: 1000, DR: 32, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1217, IP: 213, SP: 1000, DR: 32, AR: 1. Instruction: < st -> 10 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1218, IP: 213, SP: 1000, DR: 32, AR: 10. Instruction: < st -> 10 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1219, IP: 213, SP: 1000, DR: 32, AR: 10. Instruction: < st -> 10 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1220, IP: 214, SP: 1000, DR: 32, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1221, IP: 204, SP: 1000, DR: 32, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1222, IP: 205, SP: 1000, DR: 32, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1223, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1224, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1225, IP: 206, SP: 1000, DR: 0, AR: 10. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1226, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1227, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1228, IP: 207, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1229, IP: 207, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1230, IP: 207, SP: 1000, DR: 32, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1231, IP: 207, SP: 1000, DR: 32, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1232, IP: 208, SP: 1000, DR: 32, AR: 10. Instruction: < sub -> 11 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1233, IP: 208, SP: 1000, DR: 32, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1234, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1235, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1236, IP: 209, SP: 1000, DR: 0, AR: 11. Instruction: < jbz -> 214 | None >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1237, IP: 210, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1238, IP: 210, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1239, IP: 210, SP: 1000, DR: 32, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1240, IP: 210, SP: 1000, DR: 32, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1241, IP: 211, SP: 1000, DR: 32, AR: 10. Instruction: < st -> 0 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1242, IP: 211, SP: 1000, DR: 32, AR: 0. Instruction: < st -> 0 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1243, IP: 211, SP: 1000, DR: 32, AR: 0. Instruction: < st -> 0 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1244, IP: 212, SP: 1000, DR: 32, AR: 0. Instruction: < ld -> 1 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1245, IP: 212, SP: 1000, DR: 32, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1246, IP: 212, SP: 1000, DR: 116, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1247, IP: 212, SP: 1000, DR: 116, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1248, IP: 213, SP: 1000, DR: 116, AR: 1. Instruction: < st -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1249, IP: 213, SP: 1000, DR: 116, AR: 10. Instruction: < st -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1250, IP: 213, SP: 1000, DR: 116, AR: 10. Instruction: < st -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1251, IP: 214, SP: 1000, DR: 116, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1252, IP: 204, SP: 1000, DR: 116, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1253, IP: 205, SP: 1000, DR: 116, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1254, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1255, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1256, IP: 206, SP: 1000, DR: 0, AR: 10. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1257, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1258, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1259, IP: 207, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1260, IP: 207, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1261, IP: 207, SP: 1000, DR: 116, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1262, IP: 207, SP: 1000, DR: 116, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1263, IP: 208, SP: 1000, DR: 116, AR: 10. Instruction: < sub -> 11 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1264, IP: 208, SP: 1000, DR: 116, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1265, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1266, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1267, IP: 209, SP: 1000, DR: 0, AR: 11. Instruction: < jbz -> 214 | None >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1268, IP: 210, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1269, IP: 210, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1270, IP: 210, SP: 1000, DR: 116, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1271, IP: 210, SP: 1000, DR: 116, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1272, IP: 211, SP: 1000, DR: 116, AR: 10. Instruction: < st -> 0 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1273, IP: 211, SP: 1000, DR: 116, AR: 0. Instruction: < st -> 0 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1274, IP: 211, SP: 1000, DR: 116, AR: 0. Instruction: < st -> 0 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1275, IP: 212, SP: 1000, DR: 116, AR: 0. Instruction: < ld -> 1 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1276, IP: 212, SP: 1000, DR: 116, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1277, IP: 212, SP: 1000, DR: 101, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1278, IP: 212, SP: 1000, DR: 101, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 1279, IP: 213, SP: 1000, DR: 101, AR: 1. Instruction: < st -> 10 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 1280, IP: 213, SP: 1000, DR: 101, AR: 10. Instruction: < st -> 10 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 1281, IP: 213, SP: 1000, DR: 101, AR: 10. Instruction: < st -> 10 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 1282, IP: 214, SP: 1000, DR: 101, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 1283, IP: 204, SP: 1000, DR: 101, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 1284, IP: 205, SP: 1000, DR: 101, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 1285, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 1286, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1287, IP: 206, SP: 1000, DR: 0, AR: 10. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1288, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1289, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1290, IP: 207, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1291, IP: 207, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1292, IP: 207, SP: 1000, DR: 101, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1293, IP: 207, SP: 1000, DR: 101, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 1294, IP: 208, SP: 1000, DR: 101, AR: 10. Instruction: < sub -> 11 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 1295, IP: 208, SP: 1000, DR: 101, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 1296, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 1297, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 1298, IP: 209, SP: 1000, DR: 0, AR: 11. Instruction: < jbz -> 214 | None >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 1299, IP: 210, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 1300, IP: 210, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 1301, IP: 210, SP: 1000, DR: 101, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 1302, IP: 210, SP: 1000, DR: 101, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 1303, IP: 211, SP: 1000, DR: 101, AR: 10. Instruction: < st -> 0 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 1304, IP: 211, SP: 1000, DR: 101, AR: 0. Instruction: < st -> 0 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 1305, IP: 211, SP: 1000, DR: 101, AR: 0. Instruction: < st -> 0 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 1306, IP: 212, SP: 1000, DR: 101, AR: 0. Instruction: < ld -> 1 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 1307, IP: 212, SP: 1000, DR: 101, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 1308, IP: 212, SP: 1000, DR: 115, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 1309, IP: 212, SP: 1000, DR: 115, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 1310, IP: 213, SP: 1000, DR: 115, AR: 1. Instruction: < st -> 10 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 1311, IP: 213, SP: 1000, DR: 115, AR: 10. Instruction: < st -> 10 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 1312, IP: 213, SP: 1000, DR: 115, AR: 10. Instruction: < st -> 10 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 1313, IP: 214, SP: 1000, DR: 115, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 1314, IP: 204, SP: 1000, DR: 115, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 1315, IP: 205, SP: 1000, DR: 115, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 1316, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 1317, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1318, IP: 206, SP: 1000, DR: 0, AR: 10. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1319, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1320, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1321, IP: 207, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1322, IP: 207, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1323, IP: 207, SP: 1000, DR: 115, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1324, IP: 207, SP: 1000, DR: 115, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 1325, IP: 208, SP: 1000, DR: 115, AR: 10. Instruction: < sub -> 11 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 1326, IP: 208, SP: 1000, DR: 115, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 1327, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 1328, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 1329, IP: 209, SP: 1000, DR: 0, AR: 11. Instruction: < jbz -> 214 | None >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 1330, IP: 210, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 1331, IP: 210, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 1332, IP: 210, SP: 1000, DR: 115, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 1333, IP: 210, SP: 1000, DR: 115, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 1334, IP: 211, SP: 1000, DR: 115, AR: 10. Instruction: < st -> 0 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 1335, IP: 211, SP: 1000, DR: 115, AR: 0. Instruction: < st -> 0 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 1336, IP: 211, SP: 1000, DR: 115, AR: 0. Instruction: < st -> 0 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 1337, IP: 212, SP: 1000, DR: 115, AR: 0. Instruction: < ld -> 1 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 1338, IP: 212, SP: 1000, DR: 115, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 1339, IP: 212, SP: 1000, DR: 116, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 1340, IP: 212, SP: 1000, DR: 116, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1341, IP: 213, SP: 1000, DR: 116, AR: 1. Instruction: < st -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1342, IP: 213, SP: 1000, DR: 116, AR: 10. Instruction: < st -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1343, IP: 213, SP: 1000, DR: 116, AR: 10. Instruction: < st -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1344, IP: 214, SP: 1000, DR: 116, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1345, IP: 204, SP: 1000, DR: 116, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1346, IP: 205, SP: 1000, DR: 116, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1347, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1348, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1349, IP: 206, SP: 1000, DR: 0, AR: 10. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1350, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1351, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1352, IP: 207, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1353, IP: 207, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1354, IP: 207, SP: 1000, DR: 116, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1355, IP: 207, SP: 1000, DR: 116, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1356, IP: 208, SP: 1000, DR: 116, AR: 10. Instruction: < sub -> 11 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1357, IP: 208, SP: 1000, DR: 116, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1358, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1359, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1360, IP: 209, SP: 1000, DR: 0, AR: 11. Instruction: < jbz -> 214 | None >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1361, IP: 210, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1362, IP: 210, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1363, IP: 210, SP: 1000, DR: 116, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1364, IP: 210, SP: 1000, DR: 116, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1365, IP: 211, SP: 1000, DR: 116, AR: 10. Instruction: < st -> 0 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1366, IP: 211, SP: 1000, DR: 116, AR: 0. Instruction: < st -> 0 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1367, IP: 211, SP: 1000, DR: 116, AR: 0. Instruction: < st -> 0 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1368, IP: 212, SP: 1000, DR: 116, AR: 0. Instruction: < ld -> 1 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1369, IP: 212, SP: 1000, DR: 116, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1370, IP: 212, SP: 1000, DR: 32, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1371, IP: 212, SP: 1000, DR: 32, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1372, IP: 213, SP: 1000, DR: 32, AR: 1. Instruction: < st -> 10 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1373, IP: 213, SP: 1000, DR: 32, AR: 10. Instruction: < st -> 10 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1374, IP: 213, SP: 1000, DR: 32, AR: 10. Instruction: < st -> 10 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1375, IP: 214, SP: 1000, DR: 32, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1376, IP: 204, SP: 1000, DR: 32, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1377, IP: 205, SP: 1000, DR: 32, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1378, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1379, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1380, IP: 206, SP: 1000, DR: 0, AR: 10. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1381, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1382, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1383, IP: 207, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1384, IP: 207, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1385, IP: 207, SP: 1000, DR: 32, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1386, IP: 207, SP: 1000, DR: 32, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1387, IP: 208, SP: 1000, DR: 32, AR: 10. Instruction: < sub -> 11 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1388, IP: 208, SP: 1000, DR: 32, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1389, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1390, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1391, IP: 209, SP: 1000, DR: 0, AR: 11. Instruction: < jbz -> 214 | None >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1392, IP: 210, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1393, IP: 210, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1394, IP: 210, SP: 1000, DR: 32, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1395, IP: 210, SP: 1000, DR: 32, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1396, IP: 211, SP: 1000, DR: 32, AR: 10. Instruction: < st -> 0 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1397, IP: 211, SP: 1000, DR: 32, AR: 0. Instruction: < st -> 0 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1398, IP: 211, SP: 1000, DR: 32, AR: 0. Instruction: < st -> 0 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1399, IP: 212, SP: 1000, DR: 32, AR: 0. Instruction: < ld -> 1 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1400, IP: 212, SP: 1000, DR: 32, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1401, IP: 212, SP: 1000, DR: 67, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1402, IP: 212, SP: 1000, DR: 67, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 1403, IP: 213, SP: 1000, DR: 67, AR: 1. Instruction: < st -> 10 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 1404, IP: 213, SP: 1000, DR: 67, AR: 10. Instruction: < st -> 10 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 1405, IP: 213, SP: 1000, DR: 67, AR: 10. Instruction: < st -> 10 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 1406, IP: 214, SP: 1000, DR: 67, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 1407, IP: 204, SP: 1000, DR: 67, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 1408, IP: 205, SP: 1000, DR: 67, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 1409, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 1410, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1411, IP: 206, SP: 1000, DR: 0, AR: 10. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1412, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1413, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1414, IP: 207, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1415, IP: 207, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1416, IP: 207, SP: 1000, DR: 67, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1417, IP: 207, SP: 1000, DR: 67, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 1418, IP: 208, SP: 1000, DR: 67, AR: 10. Instruction: < sub -> 11 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 1419, IP: 208, SP: 1000, DR: 67, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 1420, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 1421, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 1422, IP: 209, SP: 1000, DR: 0, AR: 11. Instruction: < jbz -> 214 | None >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 1423, IP: 210, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 1424, IP: 210, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 1425, IP: 210, SP: 1000, DR: 67, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 1426, IP: 210, SP: 1000, DR: 67, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 1427, IP: 211, SP: 1000, DR: 67, AR: 10. Instruction: < st -> 0 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 1428, IP: 211, SP: 1000, DR: 67, AR: 0. Instruction: < st -> 0 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 1429, IP: 211, SP: 1000, DR: 67, AR: 0. Instruction: < st -> 0 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 1430, IP: 212, SP: 1000, DR: 67, AR: 0. Instruction: < ld -> 1 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 1431, IP: 212, SP: 1000, DR: 67, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 1432, IP: 212, SP: 1000, DR: 97, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 67
  DEBUG    root:control_unit.py:43  Tick: 1433, IP: 212, SP: 1000, DR: 97, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 1434, IP: 213, SP: 1000, DR: 97, AR: 1. Instruction: < st -> 10 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 1435, IP: 213, SP: 1000, DR: 97, AR: 10. Instruction: < st -> 10 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 1436, IP: 213, SP: 1000, DR: 97, AR: 10. Instruction: < st -> 10 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 1437, IP: 214, SP: 1000, DR: 97, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 1438, IP: 204, SP: 1000, DR: 97, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 1439, IP: 205, SP: 1000, DR: 97, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 1440, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 1441, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1442, IP: 206, SP: 1000, DR: 0, AR: 10. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1443, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1444, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1445, IP: 207, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1446, IP: 207, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1447, IP: 207, SP: 1000, DR: 97, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1448, IP: 207, SP: 1000, DR: 97, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 1449, IP: 208, SP: 1000, DR: 97, AR: 10. Instruction: < sub -> 11 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 1450, IP: 208, SP: 1000, DR: 97, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 1451, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 1452, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 1453, IP: 209, SP: 1000, DR: 0, AR: 11. Instruction: < jbz -> 214 | None >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 1454, IP: 210, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 1455, IP: 210, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 1456, IP: 210, SP: 1000, DR: 97, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 1457, IP: 210, SP: 1000, DR: 97, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 1458, IP: 211, SP: 1000, DR: 97, AR: 10. Instruction: < st -> 0 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 1459, IP: 211, SP: 1000, DR: 97, AR: 0. Instruction: < st -> 0 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 1460, IP: 211, SP: 1000, DR: 97, AR: 0. Instruction: < st -> 0 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 1461, IP: 212, SP: 1000, DR: 97, AR: 0. Instruction: < ld -> 1 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 1462, IP: 212, SP: 1000, DR: 97, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 1463, IP: 212, SP: 1000, DR: 116, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 97
  DEBUG    root:control_unit.py:43  Tick: 1464, IP: 212, SP: 1000, DR: 116, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1465, IP: 213, SP: 1000, DR: 116, AR: 1. Instruction: < st -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1466, IP: 213, SP: 1000, DR: 116, AR: 10. Instruction: < st -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1467, IP: 213, SP: 1000, DR: 116, AR: 10. Instruction: < st -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1468, IP: 214, SP: 1000, DR: 116, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1469, IP: 204, SP: 1000, DR: 116, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1470, IP: 205, SP: 1000, DR: 116, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1471, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1472, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1473, IP: 206, SP: 1000, DR: 0, AR: 10. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1474, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1475, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1476, IP: 207, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1477, IP: 207, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1478, IP: 207, SP: 1000, DR: 116, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1479, IP: 207, SP: 1000, DR: 116, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1480, IP: 208, SP: 1000, DR: 116, AR: 10. Instruction: < sub -> 11 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1481, IP: 208, SP: 1000, DR: 116, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1482, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1483, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1484, IP: 209, SP: 1000, DR: 0, AR: 11. Instruction: < jbz -> 214 | None >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1485, IP: 210, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1486, IP: 210, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1487, IP: 210, SP: 1000, DR: 116, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1488, IP: 210, SP: 1000, DR: 116, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1489, IP: 211, SP: 1000, DR: 116, AR: 10. Instruction: < st -> 0 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1490, IP: 211, SP: 1000, DR: 116, AR: 0. Instruction: < st -> 0 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1491, IP: 211, SP: 1000, DR: 116, AR: 0. Instruction: < st -> 0 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1492, IP: 212, SP: 1000, DR: 116, AR: 0. Instruction: < ld -> 1 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1493, IP: 212, SP: 1000, DR: 116, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1494, IP: 212, SP: 1000, DR: 32, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1495, IP: 212, SP: 1000, DR: 32, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1496, IP: 213, SP: 1000, DR: 32, AR: 1. Instruction: < st -> 10 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1497, IP: 213, SP: 1000, DR: 32, AR: 10. Instruction: < st -> 10 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1498, IP: 213, SP: 1000, DR: 32, AR: 10. Instruction: < st -> 10 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1499, IP: 214, SP: 1000, DR: 32, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1500, IP: 204, SP: 1000, DR: 32, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1501, IP: 205, SP: 1000, DR: 32, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1502, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1503, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1504, IP: 206, SP: 1000, DR: 0, AR: 10. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1505, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1506, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1507, IP: 207, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1508, IP: 207, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1509, IP: 207, SP: 1000, DR: 32, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1510, IP: 207, SP: 1000, DR: 32, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1511, IP: 208, SP: 1000, DR: 32, AR: 10. Instruction: < sub -> 11 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1512, IP: 208, SP: 1000, DR: 32, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1513, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1514, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1515, IP: 209, SP: 1000, DR: 0, AR: 11. Instruction: < jbz -> 214 | None >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1516, IP: 210, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1517, IP: 210, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1518, IP: 210, SP: 1000, DR: 32, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1519, IP: 210, SP: 1000, DR: 32, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1520, IP: 211, SP: 1000, DR: 32, AR: 10. Instruction: < st -> 0 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1521, IP: 211, SP: 1000, DR: 32, AR: 0. Instruction: < st -> 0 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1522, IP: 211, SP: 1000, DR: 32, AR: 0. Instruction: < st -> 0 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1523, IP: 212, SP: 1000, DR: 32, AR: 0. Instruction: < ld -> 1 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1524, IP: 212, SP: 1000, DR: 32, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1525, IP: 212, SP: 1000, DR: 116, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1526, IP: 212, SP: 1000, DR: 116, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1527, IP: 213, SP: 1000, DR: 116, AR: 1. Instruction: < st -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1528, IP: 213, SP: 1000, DR: 116, AR: 10. Instruction: < st -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1529, IP: 213, SP: 1000, DR: 116, AR: 10. Instruction: < st -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1530, IP: 214, SP: 1000, DR: 116, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1531, IP: 204, SP: 1000, DR: 116, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1532, IP: 205, SP: 1000, DR: 116, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1533, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1534, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1535, IP: 206, SP: 1000, DR: 0, AR: 10. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1536, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1537, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1538, IP: 207, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1539, IP: 207, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1540, IP: 207, SP: 1000, DR: 116, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1541, IP: 207, SP: 1000, DR: 116, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1542, IP: 208, SP: 1000, DR: 116, AR: 10. Instruction: < sub -> 11 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1543, IP: 208, SP: 1000, DR: 116, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1544, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1545, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1546, IP: 209, SP: 1000, DR: 0, AR: 11. Instruction: < jbz -> 214 | None >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1547, IP: 210, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1548, IP: 210, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1549, IP: 210, SP: 1000, DR: 116, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1550, IP: 210, SP: 1000, DR: 116, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1551, IP: 211, SP: 1000, DR: 116, AR: 10. Instruction: < st -> 0 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1552, IP: 211, SP: 1000, DR: 116, AR: 0. Instruction: < st -> 0 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1553, IP: 211, SP: 1000, DR: 116, AR: 0. Instruction: < st -> 0 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1554, IP: 212, SP: 1000, DR: 116, AR: 0. Instruction: < ld -> 1 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1555, IP: 212, SP: 1000, DR: 116, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1556, IP: 212, SP: 1000, DR: 101, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1557, IP: 212, SP: 1000, DR: 101, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 1558, IP: 213, SP: 1000, DR: 101, AR: 1. Instruction: < st -> 10 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 1559, IP: 213, SP: 1000, DR: 101, AR: 10. Instruction: < st -> 10 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 1560, IP: 213, SP: 1000, DR: 101, AR: 10. Instruction: < st -> 10 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 1561, IP: 214, SP: 1000, DR: 101, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 1562, IP: 204, SP: 1000, DR: 101, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 1563, IP: 205, SP: 1000, DR: 101, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 1564, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 1565, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1566, IP: 206, SP: 1000, DR: 0, AR: 10. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1567, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1568, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1569, IP: 207, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1570, IP: 207, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1571, IP: 207, SP: 1000, DR: 101, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1572, IP: 207, SP: 1000, DR: 101, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 1573, IP: 208, SP: 1000, DR: 101, AR: 10. Instruction: < sub -> 11 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 1574, IP: 208, SP: 1000, DR: 101, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 1575, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 1576, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 1577, IP: 209, SP: 1000, DR: 0, AR: 11. Instruction: < jbz -> 214 | None >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 1578, IP: 210, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 1579, IP: 210, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 1580, IP: 210, SP: 1000, DR: 101, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 1581, IP: 210, SP: 1000, DR: 101, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 1582, IP: 211, SP: 1000, DR: 101, AR: 10. Instruction: < st -> 0 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 1583, IP: 211, SP: 1000, DR: 101, AR: 0. Instruction: < st -> 0 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 1584, IP: 211, SP: 1000, DR: 101, AR: 0. Instruction: < st -> 0 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 1585, IP: 212, SP: 1000, DR: 101, AR: 0. Instruction: < ld -> 1 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 1586, IP: 212, SP: 1000, DR: 101, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 1587, IP: 212, SP: 1000, DR: 115, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 101
  DEBUG    root:control_unit.py:43  Tick: 1588, IP: 212, SP: 1000, DR: 115, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 1589, IP: 213, SP: 1000, DR: 115, AR: 1. Instruction: < st -> 10 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 1590, IP: 213, SP: 1000, DR: 115, AR: 10. Instruction: < st -> 10 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 1591, IP: 213, SP: 1000, DR: 115, AR: 10. Instruction: < st -> 10 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 1592, IP: 214, SP: 1000, DR: 115, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 1593, IP: 204, SP: 1000, DR: 115, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 1594, IP: 205, SP: 1000, DR: 115, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 1595, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 1596, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1597, IP: 206, SP: 1000, DR: 0, AR: 10. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1598, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1599, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1600, IP: 207, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1601, IP: 207, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1602, IP: 207, SP: 1000, DR: 115, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1603, IP: 207, SP: 1000, DR: 115, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 1604, IP: 208, SP: 1000, DR: 115, AR: 10. Instruction: < sub -> 11 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 1605, IP: 208, SP: 1000, DR: 115, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 1606, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 1607, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 1608, IP: 209, SP: 1000, DR: 0, AR: 11. Instruction: < jbz -> 214 | None >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 1609, IP: 210, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 1610, IP: 210, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 1611, IP: 210, SP: 1000, DR: 115, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 1612, IP: 210, SP: 1000, DR: 115, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 1613, IP: 211, SP: 1000, DR: 115, AR: 10. Instruction: < st -> 0 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 1614, IP: 211, SP: 1000, DR: 115, AR: 0. Instruction: < st -> 0 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 1615, IP: 211, SP: 1000, DR: 115, AR: 0. Instruction: < st -> 0 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 1616, IP: 212, SP: 1000, DR: 115, AR: 0. Instruction: < ld -> 1 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 1617, IP: 212, SP: 1000, DR: 115, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 1618, IP: 212, SP: 1000, DR: 116, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 115
  DEBUG    root:control_unit.py:43  Tick: 1619, IP: 212, SP: 1000, DR: 116, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1620, IP: 213, SP: 1000, DR: 116, AR: 1. Instruction: < st -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1621, IP: 213, SP: 1000, DR: 116, AR: 10. Instruction: < st -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1622, IP: 213, SP: 1000, DR: 116, AR: 10. Instruction: < st -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1623, IP: 214, SP: 1000, DR: 116, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1624, IP: 204, SP: 1000, DR: 116, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1625, IP: 205, SP: 1000, DR: 116, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1626, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1627, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1628, IP: 206, SP: 1000, DR: 0, AR: 10. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1629, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1630, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1631, IP: 207, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1632, IP: 207, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1633, IP: 207, SP: 1000, DR: 116, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1634, IP: 207, SP: 1000, DR: 116, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1635, IP: 208, SP: 1000, DR: 116, AR: 10. Instruction: < sub -> 11 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1636, IP: 208, SP: 1000, DR: 116, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1637, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1638, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1639, IP: 209, SP: 1000, DR: 0, AR: 11. Instruction: < jbz -> 214 | None >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1640, IP: 210, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1641, IP: 210, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1642, IP: 210, SP: 1000, DR: 116, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1643, IP: 210, SP: 1000, DR: 116, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1644, IP: 211, SP: 1000, DR: 116, AR: 10. Instruction: < st -> 0 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1645, IP: 211, SP: 1000, DR: 116, AR: 0. Instruction: < st -> 0 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1646, IP: 211, SP: 1000, DR: 116, AR: 0. Instruction: < st -> 0 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1647, IP: 212, SP: 1000, DR: 116, AR: 0. Instruction: < ld -> 1 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1648, IP: 212, SP: 1000, DR: 116, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1649, IP: 212, SP: 1000, DR: 32, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 116
  DEBUG    root:control_unit.py:43  Tick: 1650, IP: 212, SP: 1000, DR: 32, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1651, IP: 213, SP: 1000, DR: 32, AR: 1. Instruction: < st -> 10 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1652, IP: 213, SP: 1000, DR: 32, AR: 10. Instruction: < st -> 10 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1653, IP: 213, SP: 1000, DR: 32, AR: 10. Instruction: < st -> 10 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1654, IP: 214, SP: 1000, DR: 32, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1655, IP: 204, SP: 1000, DR: 32, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1656, IP: 205, SP: 1000, DR: 32, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1657, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1658, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1659, IP: 206, SP: 1000, DR: 0, AR: 10. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1660, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1661, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1662, IP: 207, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1663, IP: 207, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1664, IP: 207, SP: 1000, DR: 32, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1665, IP: 207, SP: 1000, DR: 32, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1666, IP: 208, SP: 1000, DR: 32, AR: 10. Instruction: < sub -> 11 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1667, IP: 208, SP: 1000, DR: 32, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1668, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1669, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1670, IP: 209, SP: 1000, DR: 0, AR: 11. Instruction: < jbz -> 214 | None >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1671, IP: 210, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1672, IP: 210, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1673, IP: 210, SP: 1000, DR: 32, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1674, IP: 210, SP: 1000, DR: 32, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1675, IP: 211, SP: 1000, DR: 32, AR: 10. Instruction: < st -> 0 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1676, IP: 211, SP: 1000, DR: 32, AR: 0. Instruction: < st -> 0 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1677, IP: 211, SP: 1000, DR: 32, AR: 0. Instruction: < st -> 0 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1678, IP: 212, SP: 1000, DR: 32, AR: 0. Instruction: < ld -> 1 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1679, IP: 212, SP: 1000, DR: 32, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1680, IP: 212, SP: 1000, DR: 0, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 32
  DEBUG    root:control_unit.py:43  Tick: 1681, IP: 212, SP: 1000, DR: 0, AR: 1. Instruction: < ld -> 1 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1682, IP: 213, SP: 1000, DR: 0, AR: 1. Instruction: < st -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1683, IP: 213, SP: 1000, DR: 0, AR: 10. Instruction: < st -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1684, IP: 213, SP: 1000, DR: 0, AR: 10. Instruction: < st -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1685, IP: 214, SP: 1000, DR: 0, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1686, IP: 204, SP: 1000, DR: 0, AR: 10. Instruction: < jmp -> 204 | None >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1687, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1688, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1689, IP: 205, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 0 | direct >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1690, IP: 206, SP: 1000, DR: 0, AR: 10. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1691, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1692, IP: 206, SP: 1000, DR: 0, AR: 11. Instruction: < st -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1693, IP: 207, SP: 1000, DR: 0, AR: 11. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1694, IP: 207, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1695, IP: 207, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1696, IP: 207, SP: 1000, DR: 0, AR: 10. Instruction: < ld -> 10 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1697, IP: 208, SP: 1000, DR: 0, AR: 10. Instruction: < sub -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1698, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1699, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1700, IP: 208, SP: 1000, DR: 0, AR: 11. Instruction: < sub -> 11 | mem >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1701, IP: 209, SP: 1000, DR: 0, AR: 11. Instruction: < jbz -> 214 | None >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1702, IP: 214, SP: 1000, DR: 0, AR: 11. Instruction: < jbz -> 214 | None >, ACC: 0
  DEBUG    root:control_unit.py:43  Tick: 1703, IP: 215, SP: 1000, DR: 0, AR: 11. Instruction: < hlt -> None | None >, ACC: 0
