{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 13 19:48:11 2009 " "Info: Processing started: Mon Apr 13 19:48:11 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mem_cof -c mem_cof " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mem_cof -c mem_cof" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "mem_cof mem_cof.v(25) " "Warning (10238): Verilog Module Declaration warning at mem_cof.v(25): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"mem_cof\"" {  } { { "mem_cof.v" "" { Text "E:/Personal/EP1C3T144_board/cyclone_prj/M4K/cof_M4K_test2/mem_cof.v" 25 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_cof.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mem_cof.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_cof " "Info: Found entity 1: mem_cof" {  } { { "mem_cof.v" "" { Text "E:/Personal/EP1C3T144_board/cyclone_prj/M4K/cof_M4K_test2/mem_cof.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_ram.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shift_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_ram " "Info: Found entity 1: shift_ram" {  } { { "shift_ram.v" "" { Text "E:/Personal/EP1C3T144_board/cyclone_prj/M4K/cof_M4K_test2/shift_ram.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "taps6x mem_cof.v(39) " "Error (10206): Verilog HDL Module Declaration error at mem_cof.v(39): top module port \"taps6x\" is not found in the port list" {  } { { "mem_cof.v" "" { Text "E:/Personal/EP1C3T144_board/cyclone_prj/M4K/cof_M4K_test2/mem_cof.v" 39 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "" 0 0}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "taps7x mem_cof.v(40) " "Error (10206): Verilog HDL Module Declaration error at mem_cof.v(40): top module port \"taps7x\" is not found in the port list" {  } { { "mem_cof.v" "" { Text "E:/Personal/EP1C3T144_board/cyclone_prj/M4K/cof_M4K_test2/mem_cof.v" 40 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "" 0 0}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "160 " "Error: Peak virtual memory: 160 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr 13 19:48:13 2009 " "Error: Processing ended: Mon Apr 13 19:48:13 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Error: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Error: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
