Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.1 (win64) Build 4081461 Thu Dec 14 12:24:51 MST 2023
| Date         : Fri Apr 19 15:20:14 2024
| Host         : DESKTOP-RR47J6M running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file AES_Testbenchsp_timing_summary_routed.rpt -pb AES_Testbenchsp_timing_summary_routed.pb -rpx AES_Testbenchsp_timing_summary_routed.rpx -warn_on_violation
| Design       : AES_Testbenchsp
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree                1           
TIMING-14  Critical Warning  LUT on the clock tree                                             2           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         1           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
TIMING-16  Warning           Large setup violation                                             6           
TIMING-18  Warning           Missing input or output delay                                     14          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 2 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.666      -24.670                     29                  412        0.176        0.000                      0                  412        0.067        0.000                       0                   283  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                       ------------         ----------      --------------
instance_name/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_450_clk_wiz_0         {0.000 1.111}        2.222           450.000         
  clkfbout_clk_wiz_0        {0.000 5.000}        10.000          100.000         
sys_clk_pin                 {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
instance_name/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_450_clk_wiz_0              -1.666      -24.670                     29                   33        0.176        0.000                      0                   33        0.067        0.000                       0                    20  
  clkfbout_clk_wiz_0                                                                                                                                                          7.845        0.000                       0                     3  
sys_clk_pin                       1.141        0.000                      0                  379        0.262        0.000                      0                  379        4.500        0.000                       0                   259  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_450_clk_wiz_0                       
(none)              clkfbout_clk_wiz_0                      
(none)              sys_clk_pin                             
(none)                                  sys_clk_pin         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  instance_name/inst/clk_in1
  To Clock:  instance_name/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         instance_name/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { instance_name/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_450_clk_wiz_0
  To Clock:  clk_450_clk_wiz_0

Setup :           29  Failing Endpoints,  Worst Slack       -1.666ns,  Total Violation      -24.670ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.666ns  (required time - arrival time)
  Source:                 clk_450_cntr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            clk_75_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450_clk_wiz_0 rise@2.222ns - clk_450_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.818ns  (logic 1.076ns (28.179%)  route 2.742ns (71.821%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.946ns = ( -0.724 - 2.222 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    instance_name/inst/clk_450_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  instance_name/inst/clkout1_buf/O
                         net (fo=18, routed)          1.554    -2.416    clk_450
    SLICE_X36Y52         FDRE                                         r  clk_450_cntr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  clk_450_cntr_reg[10]/Q
                         net (fo=7, routed)           0.722    -1.238    clk_450_cntr[10]
    SLICE_X37Y52         LUT6 (Prop_lut6_I0_O)        0.124    -1.114 r  clk_75_i_15/O
                         net (fo=6, routed)           0.624    -0.490    clk_75_i_15_n_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I3_O)        0.124    -0.366 r  clk_75_i_12/O
                         net (fo=4, routed)           0.317    -0.049    clk_75_i_12_n_0
    SLICE_X43Y52         LUT6 (Prop_lut6_I4_O)        0.124     0.075 r  clk_75_i_6_comp_2/O
                         net (fo=1, routed)           0.676     0.751    clk_75_i_6_n_0_repN_1
    SLICE_X42Y51         LUT6 (Prop_lut6_I5_O)        0.124     0.875 r  clk_75_i_3_comp/O
                         net (fo=1, routed)           0.403     1.278    clk_75_i_3_n_0
    SLICE_X43Y51         LUT6 (Prop_lut6_I1_O)        0.124     1.402 r  clk_75_i_1/O
                         net (fo=1, routed)           0.000     1.402    clk_75_i_1_n_0
    SLICE_X43Y51         FDRE                                         r  clk_75_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_wiz_0 rise edge)
                                                      2.222     2.222 r  
    W5                   IBUF                         0.000     2.222 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.162     3.384    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -3.833 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.252    instance_name/inst/clk_450_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.161 r  instance_name/inst/clkout1_buf/O
                         net (fo=18, routed)          1.438    -0.724    clk_450
    SLICE_X43Y51         FDRE                                         r  clk_75_reg/C
                         clock pessimism              0.491    -0.232    
                         clock uncertainty           -0.060    -0.293    
    SLICE_X43Y51         FDRE (Setup_fdre_C_D)        0.029    -0.264    clk_75_reg
  -------------------------------------------------------------------
                         required time                         -0.264    
                         arrival time                          -1.402    
  -------------------------------------------------------------------
                         slack                                 -1.666    

Slack (VIOLATED) :        -1.027ns  (required time - arrival time)
  Source:                 clk_450_cntr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            clk_450_cntr_reg[11]_replica_1/R
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450_clk_wiz_0 rise@2.222ns - clk_450_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.718ns  (logic 0.704ns (25.900%)  route 2.014ns (74.100%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.949ns = ( -0.727 - 2.222 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    instance_name/inst/clk_450_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  instance_name/inst/clkout1_buf/O
                         net (fo=18, routed)          1.555    -2.415    clk_450
    SLICE_X41Y51         FDRE                                         r  clk_450_cntr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.456    -1.959 r  clk_450_cntr_reg[4]/Q
                         net (fo=14, routed)          0.901    -1.058    clk_450_cntr[4]
    SLICE_X41Y52         LUT4 (Prop_lut4_I3_O)        0.124    -0.934 f  clk_450_cntr[11]_i_3/O
                         net (fo=1, routed)           0.409    -0.526    clk_450_cntr[11]_i_3_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I4_O)        0.124    -0.402 r  clk_450_cntr[11]_i_1/O
                         net (fo=15, routed)          0.704     0.303    clk_450_cntr[11]_i_1_n_0
    SLICE_X37Y53         FDRE                                         r  clk_450_cntr_reg[11]_replica_1/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_wiz_0 rise edge)
                                                      2.222     2.222 r  
    W5                   IBUF                         0.000     2.222 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.162     3.384    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -3.833 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.252    instance_name/inst/clk_450_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.161 r  instance_name/inst/clkout1_buf/O
                         net (fo=18, routed)          1.435    -0.727    clk_450
    SLICE_X37Y53         FDRE                                         r  clk_450_cntr_reg[11]_replica_1/C
                         clock pessimism              0.491    -0.235    
                         clock uncertainty           -0.060    -0.296    
    SLICE_X37Y53         FDRE (Setup_fdre_C_R)       -0.429    -0.725    clk_450_cntr_reg[11]_replica_1
  -------------------------------------------------------------------
                         required time                         -0.725    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                 -1.027    

Slack (VIOLATED) :        -1.004ns  (required time - arrival time)
  Source:                 clk_450_cntr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            clk_450_cntr_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450_clk_wiz_0 rise@2.222ns - clk_450_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.696ns  (logic 0.704ns (26.112%)  route 1.992ns (73.888%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.948ns = ( -0.726 - 2.222 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    instance_name/inst/clk_450_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  instance_name/inst/clkout1_buf/O
                         net (fo=18, routed)          1.555    -2.415    clk_450
    SLICE_X41Y51         FDRE                                         r  clk_450_cntr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.456    -1.959 r  clk_450_cntr_reg[4]/Q
                         net (fo=14, routed)          0.901    -1.058    clk_450_cntr[4]
    SLICE_X41Y52         LUT4 (Prop_lut4_I3_O)        0.124    -0.934 f  clk_450_cntr[11]_i_3/O
                         net (fo=1, routed)           0.409    -0.526    clk_450_cntr[11]_i_3_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I4_O)        0.124    -0.402 r  clk_450_cntr[11]_i_1/O
                         net (fo=15, routed)          0.682     0.281    clk_450_cntr[11]_i_1_n_0
    SLICE_X36Y52         FDRE                                         r  clk_450_cntr_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_wiz_0 rise edge)
                                                      2.222     2.222 r  
    W5                   IBUF                         0.000     2.222 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.162     3.384    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -3.833 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.252    instance_name/inst/clk_450_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.161 r  instance_name/inst/clkout1_buf/O
                         net (fo=18, routed)          1.436    -0.726    clk_450
    SLICE_X36Y52         FDRE                                         r  clk_450_cntr_reg[10]/C
                         clock pessimism              0.491    -0.234    
                         clock uncertainty           -0.060    -0.295    
    SLICE_X36Y52         FDRE (Setup_fdre_C_R)       -0.429    -0.724    clk_450_cntr_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.724    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                 -1.004    

Slack (VIOLATED) :        -1.004ns  (required time - arrival time)
  Source:                 clk_450_cntr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            clk_450_cntr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450_clk_wiz_0 rise@2.222ns - clk_450_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.696ns  (logic 0.704ns (26.112%)  route 1.992ns (73.888%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.948ns = ( -0.726 - 2.222 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    instance_name/inst/clk_450_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  instance_name/inst/clkout1_buf/O
                         net (fo=18, routed)          1.555    -2.415    clk_450
    SLICE_X41Y51         FDRE                                         r  clk_450_cntr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.456    -1.959 r  clk_450_cntr_reg[4]/Q
                         net (fo=14, routed)          0.901    -1.058    clk_450_cntr[4]
    SLICE_X41Y52         LUT4 (Prop_lut4_I3_O)        0.124    -0.934 f  clk_450_cntr[11]_i_3/O
                         net (fo=1, routed)           0.409    -0.526    clk_450_cntr[11]_i_3_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I4_O)        0.124    -0.402 r  clk_450_cntr[11]_i_1/O
                         net (fo=15, routed)          0.682     0.281    clk_450_cntr[11]_i_1_n_0
    SLICE_X36Y52         FDRE                                         r  clk_450_cntr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_wiz_0 rise edge)
                                                      2.222     2.222 r  
    W5                   IBUF                         0.000     2.222 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.162     3.384    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -3.833 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.252    instance_name/inst/clk_450_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.161 r  instance_name/inst/clkout1_buf/O
                         net (fo=18, routed)          1.436    -0.726    clk_450
    SLICE_X36Y52         FDRE                                         r  clk_450_cntr_reg[6]/C
                         clock pessimism              0.491    -0.234    
                         clock uncertainty           -0.060    -0.295    
    SLICE_X36Y52         FDRE (Setup_fdre_C_R)       -0.429    -0.724    clk_450_cntr_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.724    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                 -1.004    

Slack (VIOLATED) :        -1.004ns  (required time - arrival time)
  Source:                 clk_450_cntr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            clk_450_cntr_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450_clk_wiz_0 rise@2.222ns - clk_450_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.696ns  (logic 0.704ns (26.112%)  route 1.992ns (73.888%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.948ns = ( -0.726 - 2.222 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    instance_name/inst/clk_450_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  instance_name/inst/clkout1_buf/O
                         net (fo=18, routed)          1.555    -2.415    clk_450
    SLICE_X41Y51         FDRE                                         r  clk_450_cntr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.456    -1.959 r  clk_450_cntr_reg[4]/Q
                         net (fo=14, routed)          0.901    -1.058    clk_450_cntr[4]
    SLICE_X41Y52         LUT4 (Prop_lut4_I3_O)        0.124    -0.934 f  clk_450_cntr[11]_i_3/O
                         net (fo=1, routed)           0.409    -0.526    clk_450_cntr[11]_i_3_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I4_O)        0.124    -0.402 r  clk_450_cntr[11]_i_1/O
                         net (fo=15, routed)          0.682     0.281    clk_450_cntr[11]_i_1_n_0
    SLICE_X36Y52         FDRE                                         r  clk_450_cntr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_wiz_0 rise edge)
                                                      2.222     2.222 r  
    W5                   IBUF                         0.000     2.222 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.162     3.384    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -3.833 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.252    instance_name/inst/clk_450_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.161 r  instance_name/inst/clkout1_buf/O
                         net (fo=18, routed)          1.436    -0.726    clk_450
    SLICE_X36Y52         FDRE                                         r  clk_450_cntr_reg[7]/C
                         clock pessimism              0.491    -0.234    
                         clock uncertainty           -0.060    -0.295    
    SLICE_X36Y52         FDRE (Setup_fdre_C_R)       -0.429    -0.724    clk_450_cntr_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.724    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                 -1.004    

Slack (VIOLATED) :        -1.004ns  (required time - arrival time)
  Source:                 clk_450_cntr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            clk_450_cntr_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450_clk_wiz_0 rise@2.222ns - clk_450_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.696ns  (logic 0.704ns (26.112%)  route 1.992ns (73.888%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.948ns = ( -0.726 - 2.222 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    instance_name/inst/clk_450_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  instance_name/inst/clkout1_buf/O
                         net (fo=18, routed)          1.555    -2.415    clk_450
    SLICE_X41Y51         FDRE                                         r  clk_450_cntr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.456    -1.959 r  clk_450_cntr_reg[4]/Q
                         net (fo=14, routed)          0.901    -1.058    clk_450_cntr[4]
    SLICE_X41Y52         LUT4 (Prop_lut4_I3_O)        0.124    -0.934 f  clk_450_cntr[11]_i_3/O
                         net (fo=1, routed)           0.409    -0.526    clk_450_cntr[11]_i_3_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I4_O)        0.124    -0.402 r  clk_450_cntr[11]_i_1/O
                         net (fo=15, routed)          0.682     0.281    clk_450_cntr[11]_i_1_n_0
    SLICE_X36Y52         FDRE                                         r  clk_450_cntr_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_wiz_0 rise edge)
                                                      2.222     2.222 r  
    W5                   IBUF                         0.000     2.222 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.162     3.384    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -3.833 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.252    instance_name/inst/clk_450_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.161 r  instance_name/inst/clkout1_buf/O
                         net (fo=18, routed)          1.436    -0.726    clk_450
    SLICE_X36Y52         FDRE                                         r  clk_450_cntr_reg[8]/C
                         clock pessimism              0.491    -0.234    
                         clock uncertainty           -0.060    -0.295    
    SLICE_X36Y52         FDRE (Setup_fdre_C_R)       -0.429    -0.724    clk_450_cntr_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.724    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                 -1.004    

Slack (VIOLATED) :        -1.000ns  (required time - arrival time)
  Source:                 clk_450_cntr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            clk_450_cntr_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450_clk_wiz_0 rise@2.222ns - clk_450_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.692ns  (logic 0.704ns (26.154%)  route 1.988ns (73.846%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.948ns = ( -0.726 - 2.222 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    instance_name/inst/clk_450_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  instance_name/inst/clkout1_buf/O
                         net (fo=18, routed)          1.555    -2.415    clk_450
    SLICE_X41Y51         FDRE                                         r  clk_450_cntr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.456    -1.959 r  clk_450_cntr_reg[4]/Q
                         net (fo=14, routed)          0.901    -1.058    clk_450_cntr[4]
    SLICE_X41Y52         LUT4 (Prop_lut4_I3_O)        0.124    -0.934 f  clk_450_cntr[11]_i_3/O
                         net (fo=1, routed)           0.409    -0.526    clk_450_cntr[11]_i_3_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I4_O)        0.124    -0.402 r  clk_450_cntr[11]_i_1/O
                         net (fo=15, routed)          0.678     0.276    clk_450_cntr[11]_i_1_n_0
    SLICE_X37Y52         FDRE                                         r  clk_450_cntr_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_wiz_0 rise edge)
                                                      2.222     2.222 r  
    W5                   IBUF                         0.000     2.222 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.162     3.384    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -3.833 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.252    instance_name/inst/clk_450_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.161 r  instance_name/inst/clkout1_buf/O
                         net (fo=18, routed)          1.436    -0.726    clk_450
    SLICE_X37Y52         FDRE                                         r  clk_450_cntr_reg[11]/C
                         clock pessimism              0.491    -0.234    
                         clock uncertainty           -0.060    -0.295    
    SLICE_X37Y52         FDRE (Setup_fdre_C_R)       -0.429    -0.724    clk_450_cntr_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.724    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                 -1.000    

Slack (VIOLATED) :        -1.000ns  (required time - arrival time)
  Source:                 clk_450_cntr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            clk_450_cntr_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450_clk_wiz_0 rise@2.222ns - clk_450_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.692ns  (logic 0.704ns (26.154%)  route 1.988ns (73.846%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.948ns = ( -0.726 - 2.222 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    instance_name/inst/clk_450_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  instance_name/inst/clkout1_buf/O
                         net (fo=18, routed)          1.555    -2.415    clk_450
    SLICE_X41Y51         FDRE                                         r  clk_450_cntr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.456    -1.959 r  clk_450_cntr_reg[4]/Q
                         net (fo=14, routed)          0.901    -1.058    clk_450_cntr[4]
    SLICE_X41Y52         LUT4 (Prop_lut4_I3_O)        0.124    -0.934 f  clk_450_cntr[11]_i_3/O
                         net (fo=1, routed)           0.409    -0.526    clk_450_cntr[11]_i_3_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I4_O)        0.124    -0.402 r  clk_450_cntr[11]_i_1/O
                         net (fo=15, routed)          0.678     0.276    clk_450_cntr[11]_i_1_n_0
    SLICE_X37Y52         FDRE                                         r  clk_450_cntr_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_wiz_0 rise edge)
                                                      2.222     2.222 r  
    W5                   IBUF                         0.000     2.222 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.162     3.384    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -3.833 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.252    instance_name/inst/clk_450_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.161 r  instance_name/inst/clkout1_buf/O
                         net (fo=18, routed)          1.436    -0.726    clk_450
    SLICE_X37Y52         FDRE                                         r  clk_450_cntr_reg[9]/C
                         clock pessimism              0.491    -0.234    
                         clock uncertainty           -0.060    -0.295    
    SLICE_X37Y52         FDRE (Setup_fdre_C_R)       -0.429    -0.724    clk_450_cntr_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.724    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                 -1.000    

Slack (VIOLATED) :        -0.974ns  (required time - arrival time)
  Source:                 clk_450_cntr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            clk_450_cntr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450_clk_wiz_0 rise@2.222ns - clk_450_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.570ns  (logic 0.704ns (27.390%)  route 1.866ns (72.610%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.948ns = ( -0.726 - 2.222 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    instance_name/inst/clk_450_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  instance_name/inst/clkout1_buf/O
                         net (fo=18, routed)          1.555    -2.415    clk_450
    SLICE_X41Y51         FDRE                                         r  clk_450_cntr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.456    -1.959 r  clk_450_cntr_reg[4]/Q
                         net (fo=14, routed)          0.901    -1.058    clk_450_cntr[4]
    SLICE_X41Y52         LUT4 (Prop_lut4_I3_O)        0.124    -0.934 f  clk_450_cntr[11]_i_3/O
                         net (fo=1, routed)           0.409    -0.526    clk_450_cntr[11]_i_3_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I4_O)        0.124    -0.402 r  clk_450_cntr[11]_i_1/O
                         net (fo=15, routed)          0.557     0.155    clk_450_cntr[11]_i_1_n_0
    SLICE_X38Y52         FDRE                                         r  clk_450_cntr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_wiz_0 rise edge)
                                                      2.222     2.222 r  
    W5                   IBUF                         0.000     2.222 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.162     3.384    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -3.833 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.252    instance_name/inst/clk_450_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.161 r  instance_name/inst/clkout1_buf/O
                         net (fo=18, routed)          1.436    -0.726    clk_450
    SLICE_X38Y52         FDRE                                         r  clk_450_cntr_reg[5]/C
                         clock pessimism              0.491    -0.234    
                         clock uncertainty           -0.060    -0.295    
    SLICE_X38Y52         FDRE (Setup_fdre_C_R)       -0.524    -0.819    clk_450_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.819    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                 -0.974    

Slack (VIOLATED) :        -0.939ns  (required time - arrival time)
  Source:                 clk_450_cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            clk_56_25_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450_clk_wiz_0 rise@2.222ns - clk_450_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.095ns  (logic 0.952ns (30.760%)  route 2.143ns (69.240%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.946ns = ( -0.724 - 2.222 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    instance_name/inst/clk_450_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  instance_name/inst/clkout1_buf/O
                         net (fo=18, routed)          1.554    -2.416    clk_450
    SLICE_X36Y52         FDRE                                         r  clk_450_cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  clk_450_cntr_reg[7]/Q
                         net (fo=12, routed)          1.031    -0.929    clk_450_cntr[7]
    SLICE_X40Y52         LUT6 (Prop_lut6_I1_O)        0.124    -0.805 r  clk_56_25_i_7/O
                         net (fo=3, routed)           0.422    -0.384    clk_56_25_i_7_n_0
    SLICE_X41Y51         LUT6 (Prop_lut6_I0_O)        0.124    -0.260 r  clk_56_25_i_4/O
                         net (fo=1, routed)           0.287     0.028    clk_56_25_i_4_n_0
    SLICE_X43Y51         LUT3 (Prop_lut3_I2_O)        0.124     0.152 r  clk_56_25_i_2/O
                         net (fo=1, routed)           0.403     0.555    clk_56_25_i_2_n_0
    SLICE_X43Y50         LUT6 (Prop_lut6_I0_O)        0.124     0.679 r  clk_56_25_i_1/O
                         net (fo=1, routed)           0.000     0.679    clk_56_25_i_1_n_0
    SLICE_X43Y50         FDRE                                         r  clk_56_25_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_wiz_0 rise edge)
                                                      2.222     2.222 r  
    W5                   IBUF                         0.000     2.222 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.162     3.384    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -3.833 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.252    instance_name/inst/clk_450_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.161 r  instance_name/inst/clkout1_buf/O
                         net (fo=18, routed)          1.438    -0.724    clk_450
    SLICE_X43Y50         FDRE                                         r  clk_56_25_reg/C
                         clock pessimism              0.491    -0.232    
                         clock uncertainty           -0.060    -0.293    
    SLICE_X43Y50         FDRE (Setup_fdre_C_D)        0.032    -0.261    clk_56_25_reg
  -------------------------------------------------------------------
                         required time                         -0.261    
                         arrival time                          -0.679    
  -------------------------------------------------------------------
                         slack                                 -0.939    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 clk_450_cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            clk_90_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450_clk_wiz_0 rise@0.000ns - clk_450_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.284%)  route 0.123ns (39.716%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    instance_name/inst/clk_450_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  instance_name/inst/clkout1_buf/O
                         net (fo=18, routed)          0.562    -0.846    clk_450
    SLICE_X39Y50         FDRE                                         r  clk_450_cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.705 r  clk_450_cntr_reg[1]/Q
                         net (fo=8, routed)           0.123    -0.582    clk_450_cntr[1]
    SLICE_X38Y50         LUT3 (Prop_lut3_I0_O)        0.045    -0.537 r  clk_90_i_1/O
                         net (fo=1, routed)           0.000    -0.537    clk_90_i_1_n_0
    SLICE_X38Y50         FDRE                                         r  clk_90_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    instance_name/inst/clk_450_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  instance_name/inst/clkout1_buf/O
                         net (fo=18, routed)          0.830    -1.273    clk_450
    SLICE_X38Y50         FDRE                                         r  clk_90_reg/C
                         clock pessimism              0.440    -0.833    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.120    -0.713    clk_90_reg
  -------------------------------------------------------------------
                         required time                          0.713    
                         arrival time                          -0.537    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clk_75_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            clk_75_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450_clk_wiz_0 rise@0.000ns - clk_450_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    instance_name/inst/clk_450_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  instance_name/inst/clkout1_buf/O
                         net (fo=18, routed)          0.562    -0.846    clk_450
    SLICE_X43Y51         FDRE                                         r  clk_75_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.705 r  clk_75_reg/Q
                         net (fo=2, routed)           0.170    -0.534    clk_75
    SLICE_X43Y51         LUT6 (Prop_lut6_I5_O)        0.045    -0.489 r  clk_75_i_1/O
                         net (fo=1, routed)           0.000    -0.489    clk_75_i_1_n_0
    SLICE_X43Y51         FDRE                                         r  clk_75_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    instance_name/inst/clk_450_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  instance_name/inst/clkout1_buf/O
                         net (fo=18, routed)          0.832    -1.272    clk_450
    SLICE_X43Y51         FDRE                                         r  clk_75_reg/C
                         clock pessimism              0.426    -0.846    
    SLICE_X43Y51         FDRE (Hold_fdre_C_D)         0.091    -0.755    clk_75_reg
  -------------------------------------------------------------------
                         required time                          0.755    
                         arrival time                          -0.489    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 clk_56_25_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            clk_56_25_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450_clk_wiz_0 rise@0.000ns - clk_450_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.887%)  route 0.172ns (48.113%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    instance_name/inst/clk_450_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  instance_name/inst/clkout1_buf/O
                         net (fo=18, routed)          0.562    -0.846    clk_450
    SLICE_X43Y50         FDRE                                         r  clk_56_25_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.705 r  clk_56_25_reg/Q
                         net (fo=2, routed)           0.172    -0.532    clk_56_25
    SLICE_X43Y50         LUT6 (Prop_lut6_I5_O)        0.045    -0.487 r  clk_56_25_i_1/O
                         net (fo=1, routed)           0.000    -0.487    clk_56_25_i_1_n_0
    SLICE_X43Y50         FDRE                                         r  clk_56_25_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    instance_name/inst/clk_450_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  instance_name/inst/clkout1_buf/O
                         net (fo=18, routed)          0.832    -1.272    clk_450
    SLICE_X43Y50         FDRE                                         r  clk_56_25_reg/C
                         clock pessimism              0.426    -0.846    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.092    -0.754    clk_56_25_reg
  -------------------------------------------------------------------
                         required time                          0.754    
                         arrival time                          -0.487    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 clk_450_cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            clk_450_cntr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450_clk_wiz_0 rise@0.000ns - clk_450_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.251ns (56.093%)  route 0.196ns (43.907%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    instance_name/inst/clk_450_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  instance_name/inst/clkout1_buf/O
                         net (fo=18, routed)          0.562    -0.846    clk_450
    SLICE_X39Y50         FDRE                                         r  clk_450_cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.705 r  clk_450_cntr_reg[2]/Q
                         net (fo=9, routed)           0.196    -0.508    clk_450_cntr[2]
    SLICE_X39Y50         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.398 r  clk_450_cntr_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.398    p_1_in[2]
    SLICE_X39Y50         FDRE                                         r  clk_450_cntr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    instance_name/inst/clk_450_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  instance_name/inst/clkout1_buf/O
                         net (fo=18, routed)          0.830    -1.273    clk_450
    SLICE_X39Y50         FDRE                                         r  clk_450_cntr_reg[2]/C
                         clock pessimism              0.427    -0.846    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105    -0.741    clk_450_cntr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.741    
                         arrival time                          -0.398    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 clk_450_cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            clk_450_cntr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450_clk_wiz_0 rise@0.000ns - clk_450_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.256ns (57.202%)  route 0.192ns (42.799%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    instance_name/inst/clk_450_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  instance_name/inst/clkout1_buf/O
                         net (fo=18, routed)          0.562    -0.846    clk_450
    SLICE_X39Y50         FDRE                                         r  clk_450_cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.705 r  clk_450_cntr_reg[1]/Q
                         net (fo=8, routed)           0.192    -0.513    clk_450_cntr[1]
    SLICE_X39Y50         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.398 r  clk_450_cntr_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.398    p_1_in[1]
    SLICE_X39Y50         FDRE                                         r  clk_450_cntr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    instance_name/inst/clk_450_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  instance_name/inst/clkout1_buf/O
                         net (fo=18, routed)          0.830    -1.273    clk_450
    SLICE_X39Y50         FDRE                                         r  clk_450_cntr_reg[1]/C
                         clock pessimism              0.427    -0.846    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105    -0.741    clk_450_cntr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.741    
                         arrival time                          -0.398    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 clk_450_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            clk_450_cntr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450_clk_wiz_0 rise@0.000ns - clk_450_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.186ns (29.155%)  route 0.452ns (70.845%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    instance_name/inst/clk_450_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  instance_name/inst/clkout1_buf/O
                         net (fo=18, routed)          0.562    -0.846    clk_450
    SLICE_X40Y50         FDRE                                         r  clk_450_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.705 f  clk_450_cntr_reg[0]/Q
                         net (fo=6, routed)           0.452    -0.253    clk_450_cntr[0]
    SLICE_X40Y50         LUT1 (Prop_lut1_I0_O)        0.045    -0.208 r  clk_450_cntr[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    p_1_in[0]
    SLICE_X40Y50         FDRE                                         r  clk_450_cntr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    instance_name/inst/clk_450_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  instance_name/inst/clkout1_buf/O
                         net (fo=18, routed)          0.832    -1.272    clk_450
    SLICE_X40Y50         FDRE                                         r  clk_450_cntr_reg[0]/C
                         clock pessimism              0.426    -0.846    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.091    -0.755    clk_450_cntr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.755    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.581ns  (arrival time - required time)
  Source:                 clk_450_cntr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            clk_450_cntr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450_clk_wiz_0 rise@0.000ns - clk_450_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.252ns (42.689%)  route 0.338ns (57.311%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    instance_name/inst/clk_450_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  instance_name/inst/clkout1_buf/O
                         net (fo=18, routed)          0.562    -0.846    clk_450
    SLICE_X41Y50         FDRE                                         r  clk_450_cntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.705 r  clk_450_cntr_reg[3]/Q
                         net (fo=12, routed)          0.219    -0.486    clk_450_cntr[3]
    SLICE_X39Y50         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.375 r  clk_450_cntr_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.120    -0.255    p_1_in[3]
    SLICE_X41Y50         FDRE                                         r  clk_450_cntr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    instance_name/inst/clk_450_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  instance_name/inst/clkout1_buf/O
                         net (fo=18, routed)          0.832    -1.272    clk_450
    SLICE_X41Y50         FDRE                                         r  clk_450_cntr_reg[3]/C
                         clock pessimism              0.426    -0.846    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.009    -0.837    clk_450_cntr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.837    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 clk_450_cntr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            clk_450_cntr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450_clk_wiz_0 rise@0.000ns - clk_450_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.279ns (48.181%)  route 0.300ns (51.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    instance_name/inst/clk_450_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  instance_name/inst/clkout1_buf/O
                         net (fo=18, routed)          0.562    -0.846    clk_450
    SLICE_X38Y52         FDRE                                         r  clk_450_cntr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.682 r  clk_450_cntr_reg[5]/Q
                         net (fo=15, routed)          0.186    -0.495    clk_450_cntr[5]
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.380 r  clk_450_cntr_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.114    -0.267    p_1_in[5]
    SLICE_X38Y52         FDRE                                         r  clk_450_cntr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    instance_name/inst/clk_450_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  instance_name/inst/clkout1_buf/O
                         net (fo=18, routed)          0.830    -1.273    clk_450
    SLICE_X38Y52         FDRE                                         r  clk_450_cntr_reg[5]/C
                         clock pessimism              0.427    -0.846    
    SLICE_X38Y52         FDRE (Hold_fdre_C_D)        -0.010    -0.856    clk_450_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.856    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 clk_450_cntr_reg[11]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            clk_450_cntr_reg[11]_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450_clk_wiz_0 rise@0.000ns - clk_450_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.252ns (41.452%)  route 0.356ns (58.548%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    instance_name/inst/clk_450_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  instance_name/inst/clkout1_buf/O
                         net (fo=18, routed)          0.562    -0.846    clk_450
    SLICE_X40Y52         FDRE                                         r  clk_450_cntr_reg[11]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.705 r  clk_450_cntr_reg[11]_replica/Q
                         net (fo=6, routed)           0.156    -0.549    clk_450_cntr[11]_repN
    SLICE_X39Y52         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.438 r  clk_450_cntr_reg[11]_i_2/O[2]
                         net (fo=3, routed)           0.200    -0.238    p_1_in[11]
    SLICE_X40Y52         FDRE                                         r  clk_450_cntr_reg[11]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    instance_name/inst/clk_450_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  instance_name/inst/clkout1_buf/O
                         net (fo=18, routed)          0.832    -1.272    clk_450
    SLICE_X40Y52         FDRE                                         r  clk_450_cntr_reg[11]_replica/C
                         clock pessimism              0.426    -0.846    
    SLICE_X40Y52         FDRE (Hold_fdre_C_D)         0.007    -0.839    clk_450_cntr_reg[11]_replica
  -------------------------------------------------------------------
                         required time                          0.839    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 clk_450_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            clk_450_cntr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450_clk_wiz_0 rise@0.000ns - clk_450_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.186ns (30.022%)  route 0.434ns (69.978%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    instance_name/inst/clk_450_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  instance_name/inst/clkout1_buf/O
                         net (fo=18, routed)          0.562    -0.846    clk_450
    SLICE_X40Y50         FDRE                                         r  clk_450_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.705 r  clk_450_cntr_reg[0]/Q
                         net (fo=6, routed)           0.265    -0.440    clk_450_cntr[0]
    SLICE_X41Y50         LUT6 (Prop_lut6_I0_O)        0.045    -0.395 r  clk_450_cntr[11]_i_1/O
                         net (fo=15, routed)          0.168    -0.226    clk_450_cntr[11]_i_1_n_0
    SLICE_X39Y50         FDRE                                         r  clk_450_cntr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     0.480    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    instance_name/inst/clk_450_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  instance_name/inst/clkout1_buf/O
                         net (fo=18, routed)          0.830    -1.273    clk_450
    SLICE_X39Y50         FDRE                                         r  clk_450_cntr_reg[1]/C
                         clock pessimism              0.462    -0.811    
    SLICE_X39Y50         FDRE (Hold_fdre_C_R)        -0.018    -0.829    clk_450_cntr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.829    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.603    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_450_clk_wiz_0
Waveform(ns):       { 0.000 1.111 }
Period(ns):         2.222
Sources:            { instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         2.222       0.067      BUFGCTRL_X0Y1    instance_name/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         2.222       0.973      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         2.222       1.222      SLICE_X40Y50     clk_450_cntr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.222       1.222      SLICE_X36Y52     clk_450_cntr_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.222       1.222      SLICE_X41Y52     clk_450_cntr_reg[10]_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         2.222       1.222      SLICE_X37Y52     clk_450_cntr_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.222       1.222      SLICE_X40Y52     clk_450_cntr_reg[11]_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         2.222       1.222      SLICE_X37Y53     clk_450_cntr_reg[11]_replica_1/C
Min Period        n/a     FDRE/C              n/a            1.000         2.222       1.222      SLICE_X39Y50     clk_450_cntr_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.222       1.222      SLICE_X39Y50     clk_450_cntr_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.222       211.138    MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X40Y50     clk_450_cntr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X40Y50     clk_450_cntr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X36Y52     clk_450_cntr_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X36Y52     clk_450_cntr_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X41Y52     clk_450_cntr_reg[10]_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X41Y52     clk_450_cntr_reg[10]_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X37Y52     clk_450_cntr_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X37Y52     clk_450_cntr_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X40Y52     clk_450_cntr_reg[11]_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X40Y52     clk_450_cntr_reg[11]_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X40Y50     clk_450_cntr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X40Y50     clk_450_cntr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X36Y52     clk_450_cntr_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X36Y52     clk_450_cntr_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X41Y52     clk_450_cntr_reg[10]_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X41Y52     clk_450_cntr_reg[10]_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X37Y52     clk_450_cntr_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X37Y52     clk_450_cntr_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X40Y52     clk_450_cntr_reg[11]_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X40Y52     clk_450_cntr_reg[11]_replica/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.141ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.141ns  (required time - arrival time)
  Source:                 clk_100_cntr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_5_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.818ns  (logic 4.769ns (54.084%)  route 4.049ns (45.916%))
  Logic Levels:           15  (CARRY4=7 LUT2=4 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.481ns = ( 13.481 - 10.000 ) 
    Source Clock Delay      (SCD):    3.844ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=20, routed)          2.385     3.844    clk_IBUF
    SLICE_X40Y56         FDRE                                         r  clk_100_cntr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDRE (Prop_fdre_C_Q)         0.456     4.300 r  clk_100_cntr_reg[9]/Q
                         net (fo=32, routed)          0.657     4.956    clk_100_cntr_reg_n_0_[9]
    SLICE_X42Y56         LUT2 (Prop_lut2_I0_O)        0.124     5.080 r  clk_5_i_72/O
                         net (fo=1, routed)           0.000     5.080    clk_5_i_72_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.613 r  clk_5_reg_i_41/CO[3]
                         net (fo=1, routed)           0.000     5.613    clk_5_reg_i_41_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.832 r  clk_5_reg_i_38/O[0]
                         net (fo=6, routed)           0.725     6.557    clk_5_reg_i_38_n_7
    SLICE_X46Y58         LUT3 (Prop_lut3_I0_O)        0.287     6.844 r  clk_5_i_42/O
                         net (fo=2, routed)           0.467     7.310    clk_5_i_42_n_0
    SLICE_X46Y58         LUT5 (Prop_lut5_I3_O)        0.328     7.638 r  clk_5_i_21/O
                         net (fo=2, routed)           0.489     8.128    clk_5_i_21_n_0
    SLICE_X44Y58         LUT5 (Prop_lut5_I0_O)        0.124     8.252 r  clk_5_i_25/O
                         net (fo=1, routed)           0.000     8.252    clk_5_i_25_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.650 r  clk_5_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.650    clk_5_reg_i_13_n_0
    SLICE_X44Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.872 r  clk_5_reg_i_28/O[0]
                         net (fo=2, routed)           0.574     9.445    clk_5_reg_i_28_n_7
    SLICE_X43Y58         LUT2 (Prop_lut2_I1_O)        0.299     9.744 r  clk_5_i_14/O
                         net (fo=1, routed)           0.000     9.744    clk_5_i_14_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.145 r  clk_5_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.145    clk_5_reg_i_11_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.367 r  clk_5_reg_i_12/O[0]
                         net (fo=1, routed)           0.429    10.796    clk_5_reg_i_12_n_7
    SLICE_X42Y59         LUT2 (Prop_lut2_I1_O)        0.299    11.095 r  clk_5_i_10/O
                         net (fo=1, routed)           0.000    11.095    clk_5_i_10_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    11.522 f  clk_5_reg_i_4/O[1]
                         net (fo=1, routed)           0.555    12.078    clk_5_reg_i_4_n_6
    SLICE_X43Y57         LUT6 (Prop_lut6_I2_O)        0.306    12.384 r  clk_5_i_2/O
                         net (fo=1, routed)           0.154    12.537    clk_5_i_2_n_0
    SLICE_X43Y57         LUT2 (Prop_lut2_I0_O)        0.124    12.661 r  clk_5_i_1/O
                         net (fo=1, routed)           0.000    12.661    clk_5_i_1_n_0
    SLICE_X43Y57         FDRE                                         r  clk_5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=20, routed)          2.093    13.481    clk_IBUF
    SLICE_X43Y57         FDRE                                         r  clk_5_reg/C
                         clock pessimism              0.325    13.806    
                         clock uncertainty           -0.035    13.771    
    SLICE_X43Y57         FDRE (Setup_fdre_C_D)        0.032    13.803    clk_5_reg
  -------------------------------------------------------------------
                         required time                         13.803    
                         arrival time                         -12.661    
  -------------------------------------------------------------------
                         slack                                  1.141    

Slack (MET) :             1.553ns  (required time - arrival time)
  Source:                 clk_100_cntr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_25_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.452ns  (logic 4.083ns (48.308%)  route 4.369ns (51.692%))
  Logic Levels:           12  (CARRY4=5 LUT1=1 LUT2=1 LUT3=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.520ns = ( 13.520 - 10.000 ) 
    Source Clock Delay      (SCD):    3.914ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=20, routed)          2.455     3.914    clk_IBUF
    SLICE_X40Y55         FDRE                                         r  clk_100_cntr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.456     4.370 r  clk_100_cntr_reg[6]/Q
                         net (fo=55, routed)          1.084     5.454    clk_100_cntr_reg_n_0_[6]
    SLICE_X40Y57         LUT3 (Prop_lut3_I2_O)        0.153     5.607 r  clk_25_i_52/O
                         net (fo=1, routed)           0.335     5.943    clk_25_i_52_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.740     6.683 r  clk_25_reg_i_30/O[2]
                         net (fo=8, routed)           0.470     7.152    clk_25_reg_i_30_n_5
    SLICE_X45Y56         LUT4 (Prop_lut4_I0_O)        0.296     7.448 r  clk_25_i_29/O
                         net (fo=1, routed)           0.433     7.882    clk_25_i_29_n_0
    SLICE_X45Y56         LUT6 (Prop_lut6_I4_O)        0.326     8.208 r  clk_25_i_12/O
                         net (fo=2, routed)           0.467     8.675    clk_25_i_12_n_0
    SLICE_X39Y56         LUT4 (Prop_lut4_I0_O)        0.124     8.799 r  clk_25_i_16/O
                         net (fo=1, routed)           0.000     8.799    clk_25_i_16_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.200 r  clk_25_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.200    clk_25_reg_i_9_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.422 f  clk_25_reg_i_10/O[0]
                         net (fo=1, routed)           0.455     9.877    clk_25_reg_i_10_n_7
    SLICE_X37Y57         LUT1 (Prop_lut1_I0_O)        0.299    10.176 r  clk_25_i_8/O
                         net (fo=1, routed)           0.000    10.176    clk_25_i_8_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    10.403 r  clk_25_reg_i_6/O[1]
                         net (fo=1, routed)           0.299    10.702    clk_25_reg_i_6_n_6
    SLICE_X38Y57         LUT2 (Prop_lut2_I1_O)        0.303    11.005 r  clk_25_i_4/O
                         net (fo=1, routed)           0.000    11.005    clk_25_i_4_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    11.235 r  clk_25_reg_i_2/O[1]
                         net (fo=1, routed)           0.825    12.060    clk_25_reg_i_2_n_6
    SLICE_X38Y56         LUT4 (Prop_lut4_I0_O)        0.306    12.366 r  clk_25_i_1/O
                         net (fo=1, routed)           0.000    12.366    clk_25_i_1_n_0
    SLICE_X38Y56         FDRE                                         r  clk_25_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=20, routed)          2.132    13.520    clk_IBUF
    SLICE_X38Y56         FDRE                                         r  clk_25_reg/C
                         clock pessimism              0.356    13.877    
                         clock uncertainty           -0.035    13.841    
    SLICE_X38Y56         FDRE (Setup_fdre_C_D)        0.077    13.918    clk_25_reg
  -------------------------------------------------------------------
                         required time                         13.918    
                         arrival time                         -12.366    
  -------------------------------------------------------------------
                         slack                                  1.553    

Slack (MET) :             2.838ns  (required time - arrival time)
  Source:                 timer_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCAN_OUT_REG_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.906ns  (logic 1.784ns (25.834%)  route 5.122ns (74.166%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.179ns = ( 16.179 - 10.000 ) 
    Source Clock Delay      (SCD):    6.930ns
    Clock Pessimism Removal (CPR):    0.735ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=20, routed)          2.153     3.611    clk_IBUF
    SLICE_X40Y47         LUT6 (Prop_lut6_I2_O)        0.124     3.735 r  SCLK_OBUF_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.793     4.528    SCLK_OBUF_BUFG_inst_i_4_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.652 r  SCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     5.219    SCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.315 r  SCLK_OBUF_BUFG_inst/O
                         net (fo=242, routed)         1.615     6.930    SCLK_OBUF_BUFG
    SLICE_X4Y25          FDCE                                         r  timer_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDCE (Prop_fdce_C_Q)         0.419     7.349 r  timer_reg[21]/Q
                         net (fo=2, routed)           1.762     9.111    timer_reg_n_0_[21]
    SLICE_X4Y22          LUT6 (Prop_lut6_I0_O)        0.299     9.410 r  FSM_sequential_ns[3]_i_19/O
                         net (fo=1, routed)           0.000     9.410    FSM_sequential_ns[3]_i_19_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.811 r  FSM_sequential_ns_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.811    FSM_sequential_ns_reg[3]_i_7_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.039 r  FSM_sequential_ns_reg[3]_i_3/CO[2]
                         net (fo=14, routed)          1.396    11.435    testpassed1
    SLICE_X7Y19          LUT4 (Prop_lut4_I1_O)        0.313    11.748 f  SCAN_OUT_REG[127]_i_3/O
                         net (fo=128, routed)         1.444    13.193    SCAN_OUT_REG[127]_i_3_n_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I0_O)        0.124    13.317 r  SCAN_OUT_REG[8]_i_1/O
                         net (fo=1, routed)           0.519    13.836    SCAN_OUT_REG[8]_i_1_n_0
    SLICE_X3Y5           FDRE                                         r  SCAN_OUT_REG_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.817    13.205    clk_IBUF
    SLICE_X40Y47         LUT6 (Prop_lut6_I2_O)        0.100    13.305 r  SCLK_OBUF_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.653    13.958    SCLK_OBUF_BUFG_inst_i_4_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.100    14.058 r  SCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    14.568    SCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.659 r  SCLK_OBUF_BUFG_inst/O
                         net (fo=242, routed)         1.519    16.179    SCLK_OBUF_BUFG
    SLICE_X3Y5           FDRE                                         r  SCAN_OUT_REG_reg[8]/C
                         clock pessimism              0.735    16.914    
                         clock uncertainty           -0.035    16.879    
    SLICE_X3Y5           FDRE (Setup_fdre_C_CE)      -0.205    16.674    SCAN_OUT_REG_reg[8]
  -------------------------------------------------------------------
                         required time                         16.674    
                         arrival time                         -13.836    
  -------------------------------------------------------------------
                         slack                                  2.838    

Slack (MET) :             2.845ns  (required time - arrival time)
  Source:                 timer_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCAN_OUT_REG_reg[35]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.896ns  (logic 1.784ns (25.869%)  route 5.112ns (74.131%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.177ns = ( 16.177 - 10.000 ) 
    Source Clock Delay      (SCD):    6.930ns
    Clock Pessimism Removal (CPR):    0.735ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=20, routed)          2.153     3.611    clk_IBUF
    SLICE_X40Y47         LUT6 (Prop_lut6_I2_O)        0.124     3.735 r  SCLK_OBUF_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.793     4.528    SCLK_OBUF_BUFG_inst_i_4_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.652 r  SCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     5.219    SCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.315 r  SCLK_OBUF_BUFG_inst/O
                         net (fo=242, routed)         1.615     6.930    SCLK_OBUF_BUFG
    SLICE_X4Y25          FDCE                                         r  timer_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDCE (Prop_fdce_C_Q)         0.419     7.349 r  timer_reg[21]/Q
                         net (fo=2, routed)           1.762     9.111    timer_reg_n_0_[21]
    SLICE_X4Y22          LUT6 (Prop_lut6_I0_O)        0.299     9.410 r  FSM_sequential_ns[3]_i_19/O
                         net (fo=1, routed)           0.000     9.410    FSM_sequential_ns[3]_i_19_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.811 r  FSM_sequential_ns_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.811    FSM_sequential_ns_reg[3]_i_7_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.039 r  FSM_sequential_ns_reg[3]_i_3/CO[2]
                         net (fo=14, routed)          1.396    11.435    testpassed1
    SLICE_X7Y19          LUT4 (Prop_lut4_I1_O)        0.313    11.748 f  SCAN_OUT_REG[127]_i_3/O
                         net (fo=128, routed)         1.435    13.183    SCAN_OUT_REG[127]_i_3_n_0
    SLICE_X5Y6           LUT6 (Prop_lut6_I2_O)        0.124    13.307 r  SCAN_OUT_REG[35]_i_1/O
                         net (fo=1, routed)           0.519    13.826    SCAN_OUT_REG[35]_i_1_n_0
    SLICE_X5Y6           FDRE                                         r  SCAN_OUT_REG_reg[35]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.817    13.205    clk_IBUF
    SLICE_X40Y47         LUT6 (Prop_lut6_I2_O)        0.100    13.305 r  SCLK_OBUF_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.653    13.958    SCLK_OBUF_BUFG_inst_i_4_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.100    14.058 r  SCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    14.568    SCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.659 r  SCLK_OBUF_BUFG_inst/O
                         net (fo=242, routed)         1.517    16.177    SCLK_OBUF_BUFG
    SLICE_X5Y6           FDRE                                         r  SCAN_OUT_REG_reg[35]/C
                         clock pessimism              0.735    16.912    
                         clock uncertainty           -0.035    16.877    
    SLICE_X5Y6           FDRE (Setup_fdre_C_CE)      -0.205    16.672    SCAN_OUT_REG_reg[35]
  -------------------------------------------------------------------
                         required time                         16.672    
                         arrival time                         -13.826    
  -------------------------------------------------------------------
                         slack                                  2.845    

Slack (MET) :             2.846ns  (required time - arrival time)
  Source:                 timer_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCAN_OUT_REG_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.894ns  (logic 1.784ns (25.877%)  route 5.110ns (74.123%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.176ns = ( 16.176 - 10.000 ) 
    Source Clock Delay      (SCD):    6.930ns
    Clock Pessimism Removal (CPR):    0.735ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=20, routed)          2.153     3.611    clk_IBUF
    SLICE_X40Y47         LUT6 (Prop_lut6_I2_O)        0.124     3.735 r  SCLK_OBUF_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.793     4.528    SCLK_OBUF_BUFG_inst_i_4_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.652 r  SCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     5.219    SCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.315 r  SCLK_OBUF_BUFG_inst/O
                         net (fo=242, routed)         1.615     6.930    SCLK_OBUF_BUFG
    SLICE_X4Y25          FDCE                                         r  timer_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDCE (Prop_fdce_C_Q)         0.419     7.349 r  timer_reg[21]/Q
                         net (fo=2, routed)           1.762     9.111    timer_reg_n_0_[21]
    SLICE_X4Y22          LUT6 (Prop_lut6_I0_O)        0.299     9.410 r  FSM_sequential_ns[3]_i_19/O
                         net (fo=1, routed)           0.000     9.410    FSM_sequential_ns[3]_i_19_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.811 r  FSM_sequential_ns_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.811    FSM_sequential_ns_reg[3]_i_7_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.039 r  FSM_sequential_ns_reg[3]_i_3/CO[2]
                         net (fo=14, routed)          1.396    11.435    testpassed1
    SLICE_X7Y19          LUT4 (Prop_lut4_I1_O)        0.313    11.748 f  SCAN_OUT_REG[127]_i_3/O
                         net (fo=128, routed)         1.433    13.181    SCAN_OUT_REG[127]_i_3_n_0
    SLICE_X7Y7           LUT6 (Prop_lut6_I2_O)        0.124    13.305 r  SCAN_OUT_REG[13]_i_1/O
                         net (fo=1, routed)           0.519    13.824    SCAN_OUT_REG[13]_i_1_n_0
    SLICE_X7Y7           FDRE                                         r  SCAN_OUT_REG_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.817    13.205    clk_IBUF
    SLICE_X40Y47         LUT6 (Prop_lut6_I2_O)        0.100    13.305 r  SCLK_OBUF_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.653    13.958    SCLK_OBUF_BUFG_inst_i_4_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.100    14.058 r  SCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    14.568    SCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.659 r  SCLK_OBUF_BUFG_inst/O
                         net (fo=242, routed)         1.516    16.176    SCLK_OBUF_BUFG
    SLICE_X7Y7           FDRE                                         r  SCAN_OUT_REG_reg[13]/C
                         clock pessimism              0.735    16.911    
                         clock uncertainty           -0.035    16.876    
    SLICE_X7Y7           FDRE (Setup_fdre_C_CE)      -0.205    16.671    SCAN_OUT_REG_reg[13]
  -------------------------------------------------------------------
                         required time                         16.671    
                         arrival time                         -13.824    
  -------------------------------------------------------------------
                         slack                                  2.846    

Slack (MET) :             2.914ns  (required time - arrival time)
  Source:                 timer_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCAN_OUT_REG_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.827ns  (logic 1.784ns (26.131%)  route 5.043ns (73.869%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.177ns = ( 16.177 - 10.000 ) 
    Source Clock Delay      (SCD):    6.930ns
    Clock Pessimism Removal (CPR):    0.735ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=20, routed)          2.153     3.611    clk_IBUF
    SLICE_X40Y47         LUT6 (Prop_lut6_I2_O)        0.124     3.735 r  SCLK_OBUF_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.793     4.528    SCLK_OBUF_BUFG_inst_i_4_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.652 r  SCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     5.219    SCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.315 r  SCLK_OBUF_BUFG_inst/O
                         net (fo=242, routed)         1.615     6.930    SCLK_OBUF_BUFG
    SLICE_X4Y25          FDCE                                         r  timer_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDCE (Prop_fdce_C_Q)         0.419     7.349 r  timer_reg[21]/Q
                         net (fo=2, routed)           1.762     9.111    timer_reg_n_0_[21]
    SLICE_X4Y22          LUT6 (Prop_lut6_I0_O)        0.299     9.410 r  FSM_sequential_ns[3]_i_19/O
                         net (fo=1, routed)           0.000     9.410    FSM_sequential_ns[3]_i_19_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.811 r  FSM_sequential_ns_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.811    FSM_sequential_ns_reg[3]_i_7_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.039 r  FSM_sequential_ns_reg[3]_i_3/CO[2]
                         net (fo=14, routed)          1.396    11.435    testpassed1
    SLICE_X7Y19          LUT4 (Prop_lut4_I1_O)        0.313    11.748 f  SCAN_OUT_REG[127]_i_3/O
                         net (fo=128, routed)         1.366    13.114    SCAN_OUT_REG[127]_i_3_n_0
    SLICE_X7Y6           LUT6 (Prop_lut6_I2_O)        0.124    13.238 r  SCAN_OUT_REG[17]_i_1/O
                         net (fo=1, routed)           0.519    13.757    SCAN_OUT_REG[17]_i_1_n_0
    SLICE_X7Y6           FDRE                                         r  SCAN_OUT_REG_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.817    13.205    clk_IBUF
    SLICE_X40Y47         LUT6 (Prop_lut6_I2_O)        0.100    13.305 r  SCLK_OBUF_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.653    13.958    SCLK_OBUF_BUFG_inst_i_4_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.100    14.058 r  SCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    14.568    SCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.659 r  SCLK_OBUF_BUFG_inst/O
                         net (fo=242, routed)         1.517    16.177    SCLK_OBUF_BUFG
    SLICE_X7Y6           FDRE                                         r  SCAN_OUT_REG_reg[17]/C
                         clock pessimism              0.735    16.912    
                         clock uncertainty           -0.035    16.877    
    SLICE_X7Y6           FDRE (Setup_fdre_C_CE)      -0.205    16.672    SCAN_OUT_REG_reg[17]
  -------------------------------------------------------------------
                         required time                         16.672    
                         arrival time                         -13.757    
  -------------------------------------------------------------------
                         slack                                  2.914    

Slack (MET) :             2.921ns  (required time - arrival time)
  Source:                 timer_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCAN_OUT_REG_reg[47]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.820ns  (logic 1.784ns (26.157%)  route 5.036ns (73.843%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.177ns = ( 16.177 - 10.000 ) 
    Source Clock Delay      (SCD):    6.930ns
    Clock Pessimism Removal (CPR):    0.735ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=20, routed)          2.153     3.611    clk_IBUF
    SLICE_X40Y47         LUT6 (Prop_lut6_I2_O)        0.124     3.735 r  SCLK_OBUF_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.793     4.528    SCLK_OBUF_BUFG_inst_i_4_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.652 r  SCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     5.219    SCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.315 r  SCLK_OBUF_BUFG_inst/O
                         net (fo=242, routed)         1.615     6.930    SCLK_OBUF_BUFG
    SLICE_X4Y25          FDCE                                         r  timer_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDCE (Prop_fdce_C_Q)         0.419     7.349 r  timer_reg[21]/Q
                         net (fo=2, routed)           1.762     9.111    timer_reg_n_0_[21]
    SLICE_X4Y22          LUT6 (Prop_lut6_I0_O)        0.299     9.410 r  FSM_sequential_ns[3]_i_19/O
                         net (fo=1, routed)           0.000     9.410    FSM_sequential_ns[3]_i_19_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.811 r  FSM_sequential_ns_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.811    FSM_sequential_ns_reg[3]_i_7_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.039 r  FSM_sequential_ns_reg[3]_i_3/CO[2]
                         net (fo=14, routed)          1.396    11.435    testpassed1
    SLICE_X7Y19          LUT4 (Prop_lut4_I1_O)        0.313    11.748 f  SCAN_OUT_REG[127]_i_3/O
                         net (fo=128, routed)         1.359    13.107    SCAN_OUT_REG[127]_i_3_n_0
    SLICE_X7Y5           LUT6 (Prop_lut6_I4_O)        0.124    13.231 r  SCAN_OUT_REG[47]_i_1/O
                         net (fo=1, routed)           0.519    13.751    SCAN_OUT_REG[47]_i_1_n_0
    SLICE_X7Y5           FDRE                                         r  SCAN_OUT_REG_reg[47]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.817    13.205    clk_IBUF
    SLICE_X40Y47         LUT6 (Prop_lut6_I2_O)        0.100    13.305 r  SCLK_OBUF_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.653    13.958    SCLK_OBUF_BUFG_inst_i_4_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.100    14.058 r  SCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    14.568    SCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.659 r  SCLK_OBUF_BUFG_inst/O
                         net (fo=242, routed)         1.517    16.177    SCLK_OBUF_BUFG
    SLICE_X7Y5           FDRE                                         r  SCAN_OUT_REG_reg[47]/C
                         clock pessimism              0.735    16.912    
                         clock uncertainty           -0.035    16.877    
    SLICE_X7Y5           FDRE (Setup_fdre_C_CE)      -0.205    16.672    SCAN_OUT_REG_reg[47]
  -------------------------------------------------------------------
                         required time                         16.672    
                         arrival time                         -13.751    
  -------------------------------------------------------------------
                         slack                                  2.921    

Slack (MET) :             2.944ns  (required time - arrival time)
  Source:                 timer_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCAN_OUT_REG_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.800ns  (logic 1.784ns (26.236%)  route 5.016ns (73.764%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.179ns = ( 16.179 - 10.000 ) 
    Source Clock Delay      (SCD):    6.930ns
    Clock Pessimism Removal (CPR):    0.735ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=20, routed)          2.153     3.611    clk_IBUF
    SLICE_X40Y47         LUT6 (Prop_lut6_I2_O)        0.124     3.735 r  SCLK_OBUF_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.793     4.528    SCLK_OBUF_BUFG_inst_i_4_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.652 r  SCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     5.219    SCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.315 r  SCLK_OBUF_BUFG_inst/O
                         net (fo=242, routed)         1.615     6.930    SCLK_OBUF_BUFG
    SLICE_X4Y25          FDCE                                         r  timer_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDCE (Prop_fdce_C_Q)         0.419     7.349 r  timer_reg[21]/Q
                         net (fo=2, routed)           1.762     9.111    timer_reg_n_0_[21]
    SLICE_X4Y22          LUT6 (Prop_lut6_I0_O)        0.299     9.410 r  FSM_sequential_ns[3]_i_19/O
                         net (fo=1, routed)           0.000     9.410    FSM_sequential_ns[3]_i_19_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.811 r  FSM_sequential_ns_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.811    FSM_sequential_ns_reg[3]_i_7_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.039 r  FSM_sequential_ns_reg[3]_i_3/CO[2]
                         net (fo=14, routed)          1.396    11.435    testpassed1
    SLICE_X7Y19          LUT4 (Prop_lut4_I1_O)        0.313    11.748 f  SCAN_OUT_REG[127]_i_3/O
                         net (fo=128, routed)         1.338    13.087    SCAN_OUT_REG[127]_i_3_n_0
    SLICE_X3Y6           LUT6 (Prop_lut6_I4_O)        0.124    13.211 r  SCAN_OUT_REG[7]_i_1/O
                         net (fo=1, routed)           0.519    13.730    SCAN_OUT_REG[7]_i_1_n_0
    SLICE_X3Y6           FDRE                                         r  SCAN_OUT_REG_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.817    13.205    clk_IBUF
    SLICE_X40Y47         LUT6 (Prop_lut6_I2_O)        0.100    13.305 r  SCLK_OBUF_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.653    13.958    SCLK_OBUF_BUFG_inst_i_4_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.100    14.058 r  SCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    14.568    SCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.659 r  SCLK_OBUF_BUFG_inst/O
                         net (fo=242, routed)         1.519    16.179    SCLK_OBUF_BUFG
    SLICE_X3Y6           FDRE                                         r  SCAN_OUT_REG_reg[7]/C
                         clock pessimism              0.735    16.914    
                         clock uncertainty           -0.035    16.879    
    SLICE_X3Y6           FDRE (Setup_fdre_C_CE)      -0.205    16.674    SCAN_OUT_REG_reg[7]
  -------------------------------------------------------------------
                         required time                         16.674    
                         arrival time                         -13.730    
  -------------------------------------------------------------------
                         slack                                  2.944    

Slack (MET) :             2.944ns  (required time - arrival time)
  Source:                 timer_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCAN_OUT_REG_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.796ns  (logic 1.784ns (26.250%)  route 5.012ns (73.750%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.176ns = ( 16.176 - 10.000 ) 
    Source Clock Delay      (SCD):    6.930ns
    Clock Pessimism Removal (CPR):    0.735ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=20, routed)          2.153     3.611    clk_IBUF
    SLICE_X40Y47         LUT6 (Prop_lut6_I2_O)        0.124     3.735 r  SCLK_OBUF_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.793     4.528    SCLK_OBUF_BUFG_inst_i_4_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.652 r  SCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     5.219    SCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.315 r  SCLK_OBUF_BUFG_inst/O
                         net (fo=242, routed)         1.615     6.930    SCLK_OBUF_BUFG
    SLICE_X4Y25          FDCE                                         r  timer_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDCE (Prop_fdce_C_Q)         0.419     7.349 r  timer_reg[21]/Q
                         net (fo=2, routed)           1.762     9.111    timer_reg_n_0_[21]
    SLICE_X4Y22          LUT6 (Prop_lut6_I0_O)        0.299     9.410 r  FSM_sequential_ns[3]_i_19/O
                         net (fo=1, routed)           0.000     9.410    FSM_sequential_ns[3]_i_19_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.811 r  FSM_sequential_ns_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.811    FSM_sequential_ns_reg[3]_i_7_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.039 r  FSM_sequential_ns_reg[3]_i_3/CO[2]
                         net (fo=14, routed)          1.396    11.435    testpassed1
    SLICE_X7Y19          LUT4 (Prop_lut4_I1_O)        0.313    11.748 f  SCAN_OUT_REG[127]_i_3/O
                         net (fo=128, routed)         1.335    13.083    SCAN_OUT_REG[127]_i_3_n_0
    SLICE_X5Y7           LUT6 (Prop_lut6_I0_O)        0.124    13.207 r  SCAN_OUT_REG[18]_i_1/O
                         net (fo=1, routed)           0.519    13.726    SCAN_OUT_REG[18]_i_1_n_0
    SLICE_X5Y7           FDRE                                         r  SCAN_OUT_REG_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.817    13.205    clk_IBUF
    SLICE_X40Y47         LUT6 (Prop_lut6_I2_O)        0.100    13.305 r  SCLK_OBUF_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.653    13.958    SCLK_OBUF_BUFG_inst_i_4_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.100    14.058 r  SCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    14.568    SCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.659 r  SCLK_OBUF_BUFG_inst/O
                         net (fo=242, routed)         1.516    16.176    SCLK_OBUF_BUFG
    SLICE_X5Y7           FDRE                                         r  SCAN_OUT_REG_reg[18]/C
                         clock pessimism              0.735    16.911    
                         clock uncertainty           -0.035    16.876    
    SLICE_X5Y7           FDRE (Setup_fdre_C_CE)      -0.205    16.671    SCAN_OUT_REG_reg[18]
  -------------------------------------------------------------------
                         required time                         16.671    
                         arrival time                         -13.726    
  -------------------------------------------------------------------
                         slack                                  2.944    

Slack (MET) :             2.946ns  (required time - arrival time)
  Source:                 timer_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCAN_OUT_REG_reg[66]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.794ns  (logic 1.784ns (26.257%)  route 5.010ns (73.743%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.176ns = ( 16.176 - 10.000 ) 
    Source Clock Delay      (SCD):    6.930ns
    Clock Pessimism Removal (CPR):    0.735ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=20, routed)          2.153     3.611    clk_IBUF
    SLICE_X40Y47         LUT6 (Prop_lut6_I2_O)        0.124     3.735 r  SCLK_OBUF_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.793     4.528    SCLK_OBUF_BUFG_inst_i_4_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.652 r  SCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     5.219    SCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.315 r  SCLK_OBUF_BUFG_inst/O
                         net (fo=242, routed)         1.615     6.930    SCLK_OBUF_BUFG
    SLICE_X4Y25          FDCE                                         r  timer_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDCE (Prop_fdce_C_Q)         0.419     7.349 r  timer_reg[21]/Q
                         net (fo=2, routed)           1.762     9.111    timer_reg_n_0_[21]
    SLICE_X4Y22          LUT6 (Prop_lut6_I0_O)        0.299     9.410 r  FSM_sequential_ns[3]_i_19/O
                         net (fo=1, routed)           0.000     9.410    FSM_sequential_ns[3]_i_19_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.811 r  FSM_sequential_ns_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.811    FSM_sequential_ns_reg[3]_i_7_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.039 r  FSM_sequential_ns_reg[3]_i_3/CO[2]
                         net (fo=14, routed)          1.396    11.435    testpassed1
    SLICE_X7Y19          LUT4 (Prop_lut4_I1_O)        0.313    11.748 f  SCAN_OUT_REG[127]_i_3/O
                         net (fo=128, routed)         1.257    13.005    SCAN_OUT_REG[127]_i_3_n_0
    SLICE_X4Y7           LUT6 (Prop_lut6_I0_O)        0.124    13.129 r  SCAN_OUT_REG[66]_i_1/O
                         net (fo=1, routed)           0.595    13.725    SCAN_OUT_REG[66]_i_1_n_0
    SLICE_X4Y7           FDRE                                         r  SCAN_OUT_REG_reg[66]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.817    13.205    clk_IBUF
    SLICE_X40Y47         LUT6 (Prop_lut6_I2_O)        0.100    13.305 r  SCLK_OBUF_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.653    13.958    SCLK_OBUF_BUFG_inst_i_4_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.100    14.058 r  SCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    14.568    SCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.659 r  SCLK_OBUF_BUFG_inst/O
                         net (fo=242, routed)         1.516    16.176    SCLK_OBUF_BUFG
    SLICE_X4Y7           FDRE                                         r  SCAN_OUT_REG_reg[66]/C
                         clock pessimism              0.735    16.911    
                         clock uncertainty           -0.035    16.876    
    SLICE_X4Y7           FDRE (Setup_fdre_C_CE)      -0.205    16.671    SCAN_OUT_REG_reg[66]
  -------------------------------------------------------------------
                         required time                         16.671    
                         arrival time                         -13.725    
  -------------------------------------------------------------------
                         slack                                  2.946    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clk_100_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_100_cntr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.630%)  route 0.174ns (45.370%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.540ns
    Source Clock Delay      (SCD):    1.201ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.974     1.201    clk_IBUF
    SLICE_X42Y53         FDRE                                         r  clk_100_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDRE (Prop_fdre_C_Q)         0.164     1.365 f  clk_100_cntr_reg[0]/Q
                         net (fo=35, routed)          0.174     1.538    clk_3300
    SLICE_X42Y53         LUT1 (Prop_lut1_I0_O)        0.045     1.583 r  clk_100_cntr[0]_i_1/O
                         net (fo=1, routed)           0.000     1.583    clk_33
    SLICE_X42Y53         FDRE                                         r  clk_100_cntr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.125     1.540    clk_IBUF
    SLICE_X42Y53         FDRE                                         r  clk_100_cntr_reg[0]/C
                         clock pessimism             -0.339     1.201    
    SLICE_X42Y53         FDRE (Hold_fdre_C_D)         0.121     1.322    clk_100_cntr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.322    
                         arrival time                           1.583    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 done_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            done_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.990ns
    Source Clock Delay      (SCD):    2.275ns
    Clock Pessimism Removal (CPR):    0.715ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.860     1.086    clk_IBUF
    SLICE_X40Y47         LUT6 (Prop_lut6_I2_O)        0.045     1.131 r  SCLK_OBUF_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.275     1.406    SCLK_OBUF_BUFG_inst_i_4_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.045     1.451 r  SCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213     1.665    SCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.691 r  SCLK_OBUF_BUFG_inst/O
                         net (fo=242, routed)         0.585     2.275    SCLK_OBUF_BUFG
    SLICE_X7Y19          FDCE                                         r  done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDCE (Prop_fdce_C_Q)         0.141     2.416 r  done_reg/Q
                         net (fo=37, routed)          0.168     2.585    done_OBUF
    SLICE_X7Y19          LUT6 (Prop_lut6_I5_O)        0.045     2.630 r  done_i_1/O
                         net (fo=1, routed)           0.000     2.630    done_i_1_n_0
    SLICE_X7Y19          FDCE                                         r  done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.012     1.426    clk_IBUF
    SLICE_X40Y47         LUT6 (Prop_lut6_I2_O)        0.056     1.482 r  SCLK_OBUF_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.332     1.814    SCLK_OBUF_BUFG_inst_i_4_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.056     1.870 r  SCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     2.107    SCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.136 r  SCLK_OBUF_BUFG_inst/O
                         net (fo=242, routed)         0.854     2.990    SCLK_OBUF_BUFG
    SLICE_X7Y19          FDCE                                         r  done_reg/C
                         clock pessimism             -0.715     2.275    
    SLICE_X7Y19          FDCE (Hold_fdce_C_D)         0.091     2.366    done_reg
  -------------------------------------------------------------------
                         required time                         -2.366    
                         arrival time                           2.630    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_5_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_5_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.616ns
    Source Clock Delay      (SCD):    1.263ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.037     1.263    clk_IBUF
    SLICE_X43Y57         FDRE                                         r  clk_5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.141     1.404 r  clk_5_reg/Q
                         net (fo=2, routed)           0.170     1.574    clk_5
    SLICE_X43Y57         LUT2 (Prop_lut2_I1_O)        0.045     1.619 r  clk_5_i_1/O
                         net (fo=1, routed)           0.000     1.619    clk_5_i_1_n_0
    SLICE_X43Y57         FDRE                                         r  clk_5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.202     1.616    clk_IBUF
    SLICE_X43Y57         FDRE                                         r  clk_5_reg/C
                         clock pessimism             -0.353     1.263    
    SLICE_X43Y57         FDRE (Hold_fdre_C_D)         0.092     1.355    clk_5_reg
  -------------------------------------------------------------------
                         required time                         -1.355    
                         arrival time                           1.619    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 clk_25_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_25_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.645ns
    Source Clock Delay      (SCD):    1.290ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.063     1.290    clk_IBUF
    SLICE_X38Y56         FDRE                                         r  clk_25_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y56         FDRE (Prop_fdre_C_Q)         0.164     1.454 r  clk_25_reg/Q
                         net (fo=2, routed)           0.177     1.631    clk_25
    SLICE_X38Y56         LUT4 (Prop_lut4_I3_O)        0.045     1.676 r  clk_25_i_1/O
                         net (fo=1, routed)           0.000     1.676    clk_25_i_1_n_0
    SLICE_X38Y56         FDRE                                         r  clk_25_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.231     1.645    clk_IBUF
    SLICE_X38Y56         FDRE                                         r  clk_25_reg/C
                         clock pessimism             -0.356     1.290    
    SLICE_X38Y56         FDRE (Hold_fdre_C_D)         0.120     1.410    clk_25_reg
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 done_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.189ns (48.810%)  route 0.198ns (51.190%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.989ns
    Source Clock Delay      (SCD):    2.275ns
    Clock Pessimism Removal (CPR):    0.701ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.860     1.086    clk_IBUF
    SLICE_X40Y47         LUT6 (Prop_lut6_I2_O)        0.045     1.131 r  SCLK_OBUF_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.275     1.406    SCLK_OBUF_BUFG_inst_i_4_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.045     1.451 r  SCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213     1.665    SCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.691 r  SCLK_OBUF_BUFG_inst/O
                         net (fo=242, routed)         0.585     2.275    SCLK_OBUF_BUFG
    SLICE_X7Y19          FDCE                                         r  done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDCE (Prop_fdce_C_Q)         0.141     2.416 f  done_reg/Q
                         net (fo=37, routed)          0.198     2.615    done_OBUF
    SLICE_X4Y20          LUT4 (Prop_lut4_I3_O)        0.048     2.663 r  timer[3]_i_1/O
                         net (fo=1, routed)           0.000     2.663    timer1_in[3]
    SLICE_X4Y20          FDCE                                         r  timer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.012     1.426    clk_IBUF
    SLICE_X40Y47         LUT6 (Prop_lut6_I2_O)        0.056     1.482 r  SCLK_OBUF_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.332     1.814    SCLK_OBUF_BUFG_inst_i_4_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.056     1.870 r  SCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     2.107    SCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.136 r  SCLK_OBUF_BUFG_inst/O
                         net (fo=242, routed)         0.853     2.989    SCLK_OBUF_BUFG
    SLICE_X4Y20          FDCE                                         r  timer_reg[3]/C
                         clock pessimism             -0.701     2.288    
    SLICE_X4Y20          FDCE (Hold_fdce_C_D)         0.107     2.395    timer_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.395    
                         arrival time                           2.663    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 done_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.190ns (48.816%)  route 0.199ns (51.184%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.989ns
    Source Clock Delay      (SCD):    2.275ns
    Clock Pessimism Removal (CPR):    0.701ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.860     1.086    clk_IBUF
    SLICE_X40Y47         LUT6 (Prop_lut6_I2_O)        0.045     1.131 r  SCLK_OBUF_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.275     1.406    SCLK_OBUF_BUFG_inst_i_4_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.045     1.451 r  SCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213     1.665    SCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.691 r  SCLK_OBUF_BUFG_inst/O
                         net (fo=242, routed)         0.585     2.275    SCLK_OBUF_BUFG
    SLICE_X7Y19          FDCE                                         r  done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDCE (Prop_fdce_C_Q)         0.141     2.416 f  done_reg/Q
                         net (fo=37, routed)          0.199     2.616    done_OBUF
    SLICE_X4Y20          LUT4 (Prop_lut4_I3_O)        0.049     2.665 r  timer[5]_i_1/O
                         net (fo=1, routed)           0.000     2.665    timer1_in[5]
    SLICE_X4Y20          FDCE                                         r  timer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.012     1.426    clk_IBUF
    SLICE_X40Y47         LUT6 (Prop_lut6_I2_O)        0.056     1.482 r  SCLK_OBUF_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.332     1.814    SCLK_OBUF_BUFG_inst_i_4_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.056     1.870 r  SCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     2.107    SCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.136 r  SCLK_OBUF_BUFG_inst/O
                         net (fo=242, routed)         0.853     2.989    SCLK_OBUF_BUFG
    SLICE_X4Y20          FDCE                                         r  timer_reg[5]/C
                         clock pessimism             -0.701     2.288    
    SLICE_X4Y20          FDCE (Hold_fdce_C_D)         0.107     2.395    timer_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.395    
                         arrival time                           2.665    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.711%)  route 0.188ns (47.289%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.966ns
    Source Clock Delay      (SCD):    2.252ns
    Clock Pessimism Removal (CPR):    0.714ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.860     1.086    clk_IBUF
    SLICE_X40Y47         LUT6 (Prop_lut6_I2_O)        0.045     1.131 r  SCLK_OBUF_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.275     1.406    SCLK_OBUF_BUFG_inst_i_4_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.045     1.451 r  SCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213     1.665    SCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.691 r  SCLK_OBUF_BUFG_inst/O
                         net (fo=242, routed)         0.562     2.252    SCLK_OBUF_BUFG
    SLICE_X10Y15         FDCE                                         r  i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y15         FDCE (Prop_fdce_C_Q)         0.164     2.416 f  i_reg[0]/Q
                         net (fo=144, routed)         0.188     2.604    i_reg_n_0_[0]
    SLICE_X10Y15         LUT2 (Prop_lut2_I0_O)        0.045     2.649 r  i[0]_i_1/O
                         net (fo=1, routed)           0.000     2.649    i[0]_i_1_n_0
    SLICE_X10Y15         FDCE                                         r  i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.012     1.426    clk_IBUF
    SLICE_X40Y47         LUT6 (Prop_lut6_I2_O)        0.056     1.482 r  SCLK_OBUF_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.332     1.814    SCLK_OBUF_BUFG_inst_i_4_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.056     1.870 r  SCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     2.107    SCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.136 r  SCLK_OBUF_BUFG_inst/O
                         net (fo=242, routed)         0.830     2.966    SCLK_OBUF_BUFG
    SLICE_X10Y15         FDCE                                         r  i_reg[0]/C
                         clock pessimism             -0.714     2.252    
    SLICE_X10Y15         FDCE (Hold_fdce_C_D)         0.120     2.372    i_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.372    
                         arrival time                           2.649    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 clk_20_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_20_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.311%)  route 0.184ns (49.689%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.374ns
    Source Clock Delay      (SCD):    1.048ns
    Clock Pessimism Removal (CPR):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.821     1.048    clk_IBUF
    SLICE_X36Y47         FDRE                                         r  clk_20_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141     1.189 r  clk_20_reg/Q
                         net (fo=2, routed)           0.184     1.373    clk_20_reg_n_0
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.045     1.418 r  clk_20_i_1/O
                         net (fo=1, routed)           0.000     1.418    clk_20_i_1_n_0
    SLICE_X36Y47         FDRE                                         r  clk_20_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.960     1.374    clk_IBUF
    SLICE_X36Y47         FDRE                                         r  clk_20_reg/C
                         clock pessimism             -0.327     1.048    
    SLICE_X36Y47         FDRE (Hold_fdre_C_D)         0.091     1.139    clk_20_reg
  -------------------------------------------------------------------
                         required time                         -1.139    
                         arrival time                           1.418    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 done_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.410%)  route 0.198ns (51.590%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.989ns
    Source Clock Delay      (SCD):    2.275ns
    Clock Pessimism Removal (CPR):    0.701ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.860     1.086    clk_IBUF
    SLICE_X40Y47         LUT6 (Prop_lut6_I2_O)        0.045     1.131 r  SCLK_OBUF_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.275     1.406    SCLK_OBUF_BUFG_inst_i_4_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.045     1.451 r  SCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213     1.665    SCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.691 r  SCLK_OBUF_BUFG_inst/O
                         net (fo=242, routed)         0.585     2.275    SCLK_OBUF_BUFG
    SLICE_X7Y19          FDCE                                         r  done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDCE (Prop_fdce_C_Q)         0.141     2.416 f  done_reg/Q
                         net (fo=37, routed)          0.198     2.615    done_OBUF
    SLICE_X4Y20          LUT4 (Prop_lut4_I3_O)        0.045     2.660 r  timer[2]_i_1/O
                         net (fo=1, routed)           0.000     2.660    timer1_in[2]
    SLICE_X4Y20          FDCE                                         r  timer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.012     1.426    clk_IBUF
    SLICE_X40Y47         LUT6 (Prop_lut6_I2_O)        0.056     1.482 r  SCLK_OBUF_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.332     1.814    SCLK_OBUF_BUFG_inst_i_4_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.056     1.870 r  SCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     2.107    SCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.136 r  SCLK_OBUF_BUFG_inst/O
                         net (fo=242, routed)         0.853     2.989    SCLK_OBUF_BUFG
    SLICE_X4Y20          FDCE                                         r  timer_reg[2]/C
                         clock pessimism             -0.701     2.288    
    SLICE_X4Y20          FDCE (Hold_fdce_C_D)         0.091     2.379    timer_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.379    
                         arrival time                           2.660    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 done_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.285%)  route 0.199ns (51.715%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.989ns
    Source Clock Delay      (SCD):    2.275ns
    Clock Pessimism Removal (CPR):    0.701ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.860     1.086    clk_IBUF
    SLICE_X40Y47         LUT6 (Prop_lut6_I2_O)        0.045     1.131 r  SCLK_OBUF_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.275     1.406    SCLK_OBUF_BUFG_inst_i_4_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.045     1.451 r  SCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213     1.665    SCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.691 r  SCLK_OBUF_BUFG_inst/O
                         net (fo=242, routed)         0.585     2.275    SCLK_OBUF_BUFG
    SLICE_X7Y19          FDCE                                         r  done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDCE (Prop_fdce_C_Q)         0.141     2.416 f  done_reg/Q
                         net (fo=37, routed)          0.199     2.616    done_OBUF
    SLICE_X4Y20          LUT4 (Prop_lut4_I3_O)        0.045     2.661 r  timer[4]_i_1/O
                         net (fo=1, routed)           0.000     2.661    timer1_in[4]
    SLICE_X4Y20          FDCE                                         r  timer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.012     1.426    clk_IBUF
    SLICE_X40Y47         LUT6 (Prop_lut6_I2_O)        0.056     1.482 r  SCLK_OBUF_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.332     1.814    SCLK_OBUF_BUFG_inst_i_4_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.056     1.870 r  SCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     2.107    SCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.136 r  SCLK_OBUF_BUFG_inst/O
                         net (fo=242, routed)         0.853     2.989    SCLK_OBUF_BUFG
    SLICE_X4Y20          FDCE                                         r  timer_reg[4]/C
                         clock pessimism             -0.701     2.288    
    SLICE_X4Y20          FDCE (Hold_fdce_C_D)         0.092     2.380    timer_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.380    
                         arrival time                           2.661    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  SCLK_OBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y23    Drdy_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y25    EN_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y20    FSM_sequential_csbutton_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y20    FSM_sequential_csbutton_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y20    FSM_sequential_ns_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y20    FSM_sequential_ns_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y20    FSM_sequential_ns_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y21    FSM_sequential_ns_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y24    Krdy_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y23    Drdy_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y23    Drdy_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y25    EN_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y25    EN_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y20    FSM_sequential_csbutton_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y20    FSM_sequential_csbutton_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y20    FSM_sequential_csbutton_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y20    FSM_sequential_csbutton_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y20    FSM_sequential_ns_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y20    FSM_sequential_ns_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y23    Drdy_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y23    Drdy_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y25    EN_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y25    EN_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y20    FSM_sequential_csbutton_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y20    FSM_sequential_csbutton_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y20    FSM_sequential_csbutton_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y20    FSM_sequential_csbutton_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y20    FSM_sequential_ns_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y20    FSM_sequential_ns_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DIVIDER[6]
                            (input port)
  Destination:            CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.825ns  (logic 5.438ns (42.399%)  route 7.387ns (57.601%))
  Logic Levels:           6  (BUFG=1 IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  DIVIDER[6] (IN)
                         net (fo=0)                   0.000     0.000    DIVIDER[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 f  DIVIDER_IBUF[6]_inst/O
                         net (fo=2, routed)           2.609     4.059    DIVIDER_IBUF[6]
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.124     4.183 f  SCLK_OBUF_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.308     4.491    SCLK_OBUF_BUFG_inst_i_6_n_0
    SLICE_X40Y47         LUT6 (Prop_lut6_I5_O)        0.124     4.615 r  SCLK_OBUF_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.793     5.408    SCLK_OBUF_BUFG_inst_i_4_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.124     5.532 r  SCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     6.099    SCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.195 r  SCLK_OBUF_BUFG_inst/O
                         net (fo=242, routed)         3.110     9.305    SCLK_OBUF_BUFG
    A14                  OBUF (Prop_obuf_I_O)         3.520    12.825 r  CLK_OBUF_inst/O
                         net (fo=0)                   0.000    12.825    CLK
    A14                                                               r  CLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIVIDER[6]
                            (input port)
  Destination:            SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.796ns  (logic 5.426ns (42.402%)  route 7.370ns (57.598%))
  Logic Levels:           6  (BUFG=1 IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  DIVIDER[6] (IN)
                         net (fo=0)                   0.000     0.000    DIVIDER[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 f  DIVIDER_IBUF[6]_inst/O
                         net (fo=2, routed)           2.609     4.059    DIVIDER_IBUF[6]
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.124     4.183 f  SCLK_OBUF_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.308     4.491    SCLK_OBUF_BUFG_inst_i_6_n_0
    SLICE_X40Y47         LUT6 (Prop_lut6_I5_O)        0.124     4.615 r  SCLK_OBUF_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.793     5.408    SCLK_OBUF_BUFG_inst_i_4_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.124     5.532 r  SCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     6.099    SCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.195 r  SCLK_OBUF_BUFG_inst/O
                         net (fo=242, routed)         3.093     9.288    SCLK_OBUF_BUFG
    A17                  OBUF (Prop_obuf_I_O)         3.508    12.796 r  SCLK_OBUF_inst/O
                         net (fo=0)                   0.000    12.796    SCLK
    A17                                                               r  SCLK (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DIVIDER[9]
                            (input port)
  Destination:            SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.566ns  (logic 1.545ns (43.337%)  route 2.021ns (56.663%))
  Logic Levels:           5  (BUFG=1 IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  DIVIDER[9] (IN)
                         net (fo=0)                   0.000     0.000    DIVIDER[9]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  DIVIDER_IBUF[9]_inst/O
                         net (fo=1, routed)           0.715     0.935    DIVIDER_IBUF[9]
    SLICE_X40Y47         LUT6 (Prop_lut6_I4_O)        0.045     0.980 r  SCLK_OBUF_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.275     1.256    SCLK_OBUF_BUFG_inst_i_4_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.045     1.301 r  SCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213     1.514    SCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.540 r  SCLK_OBUF_BUFG_inst/O
                         net (fo=242, routed)         0.817     2.357    SCLK_OBUF_BUFG
    A17                  OBUF (Prop_obuf_I_O)         1.209     3.566 r  SCLK_OBUF_inst/O
                         net (fo=0)                   0.000     3.566    SCLK
    A17                                                               r  SCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIVIDER[9]
                            (input port)
  Destination:            CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.589ns  (logic 1.557ns (43.390%)  route 2.032ns (56.610%))
  Logic Levels:           5  (BUFG=1 IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  DIVIDER[9] (IN)
                         net (fo=0)                   0.000     0.000    DIVIDER[9]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  DIVIDER_IBUF[9]_inst/O
                         net (fo=1, routed)           0.715     0.935    DIVIDER_IBUF[9]
    SLICE_X40Y47         LUT6 (Prop_lut6_I4_O)        0.045     0.980 r  SCLK_OBUF_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.275     1.256    SCLK_OBUF_BUFG_inst_i_4_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.045     1.301 r  SCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213     1.514    SCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.540 r  SCLK_OBUF_BUFG_inst/O
                         net (fo=242, routed)         0.828     2.368    SCLK_OBUF_BUFG
    A14                  OBUF (Prop_obuf_I_O)         1.221     3.589 r  CLK_OBUF_inst/O
                         net (fo=0)                   0.000     3.589    CLK
    A14                                                               r  CLK (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_450_clk_wiz_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_56_25_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.002ns  (logic 4.320ns (47.987%)  route 4.682ns (52.013%))
  Logic Levels:           4  (BUFG=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    instance_name/inst/clk_450_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  instance_name/inst/clkout1_buf/O
                         net (fo=18, routed)          1.555    -2.415    clk_450
    SLICE_X43Y50         FDRE                                         r  clk_56_25_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.456    -1.959 r  clk_56_25_reg/Q
                         net (fo=2, routed)           0.847    -1.112    clk_56_25
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.124    -0.988 r  SCLK_OBUF_BUFG_inst_i_5/O
                         net (fo=1, routed)           0.159    -0.829    SCLK_OBUF_BUFG_inst_i_5_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I3_O)        0.124    -0.705 r  SCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566    -0.139    SCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.043 r  SCLK_OBUF_BUFG_inst/O
                         net (fo=242, routed)         3.110     3.067    SCLK_OBUF_BUFG
    A14                  OBUF (Prop_obuf_I_O)         3.520     6.587 r  CLK_OBUF_inst/O
                         net (fo=0)                   0.000     6.587    CLK
    A14                                                               r  CLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_56_25_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.973ns  (logic 4.308ns (48.009%)  route 4.665ns (51.991%))
  Logic Levels:           4  (BUFG=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.233     1.233    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    instance_name/inst/clk_450_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  instance_name/inst/clkout1_buf/O
                         net (fo=18, routed)          1.555    -2.415    clk_450
    SLICE_X43Y50         FDRE                                         r  clk_56_25_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.456    -1.959 r  clk_56_25_reg/Q
                         net (fo=2, routed)           0.847    -1.112    clk_56_25
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.124    -0.988 r  SCLK_OBUF_BUFG_inst_i_5/O
                         net (fo=1, routed)           0.159    -0.829    SCLK_OBUF_BUFG_inst_i_5_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I3_O)        0.124    -0.705 r  SCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566    -0.139    SCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.043 r  SCLK_OBUF_BUFG_inst/O
                         net (fo=242, routed)         3.093     3.050    SCLK_OBUF_BUFG
    A17                  OBUF (Prop_obuf_I_O)         3.508     6.558 r  SCLK_OBUF_inst/O
                         net (fo=0)                   0.000     6.558    SCLK
    A17                                                               r  SCLK (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_90_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.762ns  (logic 1.444ns (52.291%)  route 1.318ns (47.709%))
  Logic Levels:           3  (BUFG=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    instance_name/inst/clk_450_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  instance_name/inst/clkout1_buf/O
                         net (fo=18, routed)          0.562    -0.846    clk_450
    SLICE_X38Y50         FDRE                                         r  clk_90_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.682 r  clk_90_reg/Q
                         net (fo=2, routed)           0.287    -0.394    clk_90_reg_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.045    -0.349 r  SCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213    -0.136    SCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.110 r  SCLK_OBUF_BUFG_inst/O
                         net (fo=242, routed)         0.817     0.707    SCLK_OBUF_BUFG
    A17                  OBUF (Prop_obuf_I_O)         1.209     1.916 r  SCLK_OBUF_inst/O
                         net (fo=0)                   0.000     1.916    SCLK
    A17                                                               r  SCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_90_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.784ns  (logic 1.456ns (52.287%)  route 1.329ns (47.713%))
  Logic Levels:           3  (BUFG=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    instance_name/inst/clk_450_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  instance_name/inst/clkout1_buf/O
                         net (fo=18, routed)          0.562    -0.846    clk_450
    SLICE_X38Y50         FDRE                                         r  clk_90_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.682 r  clk_90_reg/Q
                         net (fo=2, routed)           0.287    -0.394    clk_90_reg_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.045    -0.349 r  SCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213    -0.136    SCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.110 r  SCLK_OBUF_BUFG_inst/O
                         net (fo=242, routed)         0.828     0.718    SCLK_OBUF_BUFG
    A14                  OBUF (Prop_obuf_I_O)         1.221     1.939 r  CLK_OBUF_inst/O
                         net (fo=0)                   0.000     1.939    CLK
    A14                                                               r  CLK (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instance_name/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instance_name/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                   IBUF                         0.000     5.000 f  clk_IBUF_inst/O
                         net (fo=20, routed)          0.480     5.480    instance_name/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.338 f  instance_name/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     2.868    instance_name/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.897 f  instance_name/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     3.713    instance_name/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  instance_name/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instance_name/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instance_name/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.130ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.162     1.162    instance_name/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -6.056 r  instance_name/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -4.474    instance_name/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  instance_name/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -2.926    instance_name/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  instance_name/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SI_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SI
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.921ns  (logic 4.021ns (36.820%)  route 6.900ns (63.180%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=20, routed)          2.153     3.611    clk_IBUF
    SLICE_X40Y47         LUT6 (Prop_lut6_I2_O)        0.124     3.735 r  SCLK_OBUF_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.793     4.528    SCLK_OBUF_BUFG_inst_i_4_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.652 r  SCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     5.219    SCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.315 r  SCLK_OBUF_BUFG_inst/O
                         net (fo=242, routed)         1.560     6.875    SCLK_OBUF_BUFG
    SLICE_X8Y17          FDCE                                         r  SI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDCE (Prop_fdce_C_Q)         0.518     7.393 r  SI_reg/Q
                         net (fo=1, routed)           6.900    14.293    SI_OBUF
    A15                  OBUF (Prop_obuf_I_O)         3.503    17.796 r  SI_OBUF_inst/O
                         net (fo=0)                   0.000    17.796    SI
    A15                                                               r  SI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.945ns  (logic 5.322ns (44.557%)  route 6.623ns (55.443%))
  Logic Levels:           5  (BUFG=1 IBUF=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=20, routed)          2.153     8.611    clk_IBUF
    SLICE_X40Y47         LUT6 (Prop_lut6_I2_O)        0.124     8.735 f  SCLK_OBUF_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.793     9.528    SCLK_OBUF_BUFG_inst_i_4_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.124     9.652 f  SCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566    10.219    SCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.315 f  SCLK_OBUF_BUFG_inst/O
                         net (fo=242, routed)         3.110    13.425    SCLK_OBUF_BUFG
    A14                  OBUF (Prop_obuf_I_O)         3.520    16.945 f  CLK_OBUF_inst/O
                         net (fo=0)                   0.000    16.945    CLK
    A14                                                               f  CLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.916ns  (logic 5.310ns (44.565%)  route 6.606ns (55.435%))
  Logic Levels:           5  (BUFG=1 IBUF=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=20, routed)          2.153     8.611    clk_IBUF
    SLICE_X40Y47         LUT6 (Prop_lut6_I2_O)        0.124     8.735 f  SCLK_OBUF_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.793     9.528    SCLK_OBUF_BUFG_inst_i_4_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.124     9.652 f  SCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566    10.219    SCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.315 f  SCLK_OBUF_BUFG_inst/O
                         net (fo=242, routed)         3.093    13.408    SCLK_OBUF_BUFG
    A17                  OBUF (Prop_obuf_I_O)         3.508    16.916 f  SCLK_OBUF_inst/O
                         net (fo=0)                   0.000    16.916    SCLK
    A17                                                               f  SCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SU_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SU
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.002ns  (logic 4.023ns (40.221%)  route 5.979ns (59.779%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=20, routed)          2.153     3.611    clk_IBUF
    SLICE_X40Y47         LUT6 (Prop_lut6_I2_O)        0.124     3.735 r  SCLK_OBUF_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.793     4.528    SCLK_OBUF_BUFG_inst_i_4_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.652 r  SCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     5.219    SCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.315 r  SCLK_OBUF_BUFG_inst/O
                         net (fo=242, routed)         1.551     6.866    SCLK_OBUF_BUFG
    SLICE_X8Y23          FDCE                                         r  SU_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDCE (Prop_fdce_C_Q)         0.518     7.384 r  SU_reg/Q
                         net (fo=1, routed)           5.979    13.363    SU_OBUF
    C15                  OBUF (Prop_obuf_I_O)         3.505    16.868 r  SU_OBUF_inst/O
                         net (fo=0)                   0.000    16.868    SU
    C15                                                               r  SU (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SE_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.237ns  (logic 4.030ns (48.922%)  route 4.207ns (51.078%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=20, routed)          2.153     3.611    clk_IBUF
    SLICE_X40Y47         LUT6 (Prop_lut6_I2_O)        0.124     3.735 r  SCLK_OBUF_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.793     4.528    SCLK_OBUF_BUFG_inst_i_4_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.652 r  SCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     5.219    SCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.315 r  SCLK_OBUF_BUFG_inst/O
                         net (fo=242, routed)         1.552     6.867    SCLK_OBUF_BUFG
    SLICE_X8Y22          FDCE                                         r  SE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDCE (Prop_fdce_C_Q)         0.518     7.385 r  SE_reg/Q
                         net (fo=1, routed)           4.207    11.592    SE_OBUF
    A16                  OBUF (Prop_obuf_I_O)         3.512    15.104 r  SE_OBUF_inst/O
                         net (fo=0)                   0.000    15.104    SE
    A16                                                               r  SE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EN_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.011ns  (logic 3.981ns (49.691%)  route 4.030ns (50.309%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=20, routed)          2.153     3.611    clk_IBUF
    SLICE_X40Y47         LUT6 (Prop_lut6_I2_O)        0.124     3.735 r  SCLK_OBUF_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.793     4.528    SCLK_OBUF_BUFG_inst_i_4_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.652 r  SCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     5.219    SCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.315 r  SCLK_OBUF_BUFG_inst/O
                         net (fo=242, routed)         1.615     6.930    SCLK_OBUF_BUFG
    SLICE_X5Y25          FDCE                                         r  EN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDCE (Prop_fdce_C_Q)         0.456     7.386 r  EN_reg/Q
                         net (fo=1, routed)           4.030    11.416    EN_OBUF
    B15                  OBUF (Prop_obuf_I_O)         3.525    14.941 r  EN_OBUF_inst/O
                         net (fo=0)                   0.000    14.941    EN
    B15                                                               r  EN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RSTn_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RSTn
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.826ns  (logic 3.948ns (50.448%)  route 3.878ns (49.552%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=20, routed)          2.153     3.611    clk_IBUF
    SLICE_X40Y47         LUT6 (Prop_lut6_I2_O)        0.124     3.735 r  SCLK_OBUF_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.793     4.528    SCLK_OBUF_BUFG_inst_i_4_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.652 r  SCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     5.219    SCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.315 r  SCLK_OBUF_BUFG_inst/O
                         net (fo=242, routed)         1.617     6.932    SCLK_OBUF_BUFG
    SLICE_X5Y23          FDCE                                         r  RSTn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDCE (Prop_fdce_C_Q)         0.456     7.388 r  RSTn_reg/Q
                         net (fo=1, routed)           3.878    11.266    RSTn_OBUF
    C16                  OBUF (Prop_obuf_I_O)         3.492    14.759 r  RSTn_OBUF_inst/O
                         net (fo=0)                   0.000    14.759    RSTn
    C16                                                               r  RSTn (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Krdy_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Krdy
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.828ns  (logic 3.959ns (50.577%)  route 3.869ns (49.423%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=20, routed)          2.153     3.611    clk_IBUF
    SLICE_X40Y47         LUT6 (Prop_lut6_I2_O)        0.124     3.735 r  SCLK_OBUF_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.793     4.528    SCLK_OBUF_BUFG_inst_i_4_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.652 r  SCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     5.219    SCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.315 r  SCLK_OBUF_BUFG_inst/O
                         net (fo=242, routed)         1.615     6.930    SCLK_OBUF_BUFG
    SLICE_X5Y24          FDCE                                         r  Krdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDCE (Prop_fdce_C_Q)         0.456     7.386 r  Krdy_reg/Q
                         net (fo=1, routed)           3.869    11.255    Krdy_OBUF
    B16                  OBUF (Prop_obuf_I_O)         3.503    14.758 r  Krdy_OBUF_inst/O
                         net (fo=0)                   0.000    14.758    Krdy
    B16                                                               r  Krdy (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rdy_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rdy
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.517ns  (logic 4.048ns (62.114%)  route 2.469ns (37.886%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=20, routed)          2.153     3.611    clk_IBUF
    SLICE_X40Y47         LUT6 (Prop_lut6_I2_O)        0.124     3.735 r  SCLK_OBUF_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.793     4.528    SCLK_OBUF_BUFG_inst_i_4_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.652 r  SCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     5.219    SCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.315 r  SCLK_OBUF_BUFG_inst/O
                         net (fo=242, routed)         1.618     6.933    SCLK_OBUF_BUFG
    SLICE_X6Y22          FDPE                                         r  rdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22          FDPE (Prop_fdpe_C_Q)         0.518     7.451 r  rdy_reg/Q
                         net (fo=1, routed)           2.469     9.920    rdy_OBUF
    E19                  OBUF (Prop_obuf_I_O)         3.530    13.450 r  rdy_OBUF_inst/O
                         net (fo=0)                   0.000    13.450    rdy
    E19                                                               r  rdy (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 done_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            done
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.114ns  (logic 3.957ns (64.718%)  route 2.157ns (35.282%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=20, routed)          2.153     3.611    clk_IBUF
    SLICE_X40Y47         LUT6 (Prop_lut6_I2_O)        0.124     3.735 r  SCLK_OBUF_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.793     4.528    SCLK_OBUF_BUFG_inst_i_4_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.652 r  SCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     5.219    SCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.315 r  SCLK_OBUF_BUFG_inst/O
                         net (fo=242, routed)         1.623     6.938    SCLK_OBUF_BUFG
    SLICE_X7Y19          FDCE                                         r  done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDCE (Prop_fdce_C_Q)         0.456     7.394 r  done_reg/Q
                         net (fo=37, routed)          2.157     9.551    done_OBUF
    U19                  OBUF (Prop_obuf_I_O)         3.501    13.052 r  done_OBUF_inst/O
                         net (fo=0)                   0.000    13.052    done
    U19                                                               r  done (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.717ns  (logic 1.552ns (41.743%)  route 2.165ns (58.257%))
  Logic Levels:           5  (BUFG=1 IBUF=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.860     1.086    clk_IBUF
    SLICE_X40Y47         LUT6 (Prop_lut6_I2_O)        0.045     1.131 r  SCLK_OBUF_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.275     1.406    SCLK_OBUF_BUFG_inst_i_4_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.045     1.451 r  SCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213     1.665    SCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.691 r  SCLK_OBUF_BUFG_inst/O
                         net (fo=242, routed)         0.817     2.508    SCLK_OBUF_BUFG
    A17                  OBUF (Prop_obuf_I_O)         1.209     3.717 r  SCLK_OBUF_inst/O
                         net (fo=0)                   0.000     3.717    SCLK
    A17                                                               r  SCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.740ns  (logic 1.563ns (41.805%)  route 2.176ns (58.195%))
  Logic Levels:           5  (BUFG=1 IBUF=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.860     1.086    clk_IBUF
    SLICE_X40Y47         LUT6 (Prop_lut6_I2_O)        0.045     1.131 r  SCLK_OBUF_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.275     1.406    SCLK_OBUF_BUFG_inst_i_4_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.045     1.451 r  SCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213     1.665    SCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.691 r  SCLK_OBUF_BUFG_inst/O
                         net (fo=242, routed)         0.828     2.519    SCLK_OBUF_BUFG
    A14                  OBUF (Prop_obuf_I_O)         1.221     3.740 r  CLK_OBUF_inst/O
                         net (fo=0)                   0.000     3.740    CLK
    A14                                                               r  CLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testpassed_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testpassed
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.877ns  (logic 1.347ns (71.758%)  route 0.530ns (28.242%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.860     1.086    clk_IBUF
    SLICE_X40Y47         LUT6 (Prop_lut6_I2_O)        0.045     1.131 r  SCLK_OBUF_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.275     1.406    SCLK_OBUF_BUFG_inst_i_4_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.045     1.451 r  SCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213     1.665    SCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.691 r  SCLK_OBUF_BUFG_inst/O
                         net (fo=242, routed)         0.589     2.279    SCLK_OBUF_BUFG
    SLICE_X3Y17          FDCE                                         r  testpassed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141     2.420 r  testpassed_reg/Q
                         net (fo=1, routed)           0.530     2.951    testpassed_OBUF
    U16                  OBUF (Prop_obuf_I_O)         1.206     4.156 r  testpassed_OBUF_inst/O
                         net (fo=0)                   0.000     4.156    testpassed
    U16                                                               r  testpassed (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 done_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            done
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.886ns  (logic 1.343ns (71.205%)  route 0.543ns (28.795%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.860     1.086    clk_IBUF
    SLICE_X40Y47         LUT6 (Prop_lut6_I2_O)        0.045     1.131 r  SCLK_OBUF_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.275     1.406    SCLK_OBUF_BUFG_inst_i_4_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.045     1.451 r  SCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213     1.665    SCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.691 r  SCLK_OBUF_BUFG_inst/O
                         net (fo=242, routed)         0.585     2.275    SCLK_OBUF_BUFG
    SLICE_X7Y19          FDCE                                         r  done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDCE (Prop_fdce_C_Q)         0.141     2.416 r  done_reg/Q
                         net (fo=37, routed)          0.543     2.960    done_OBUF
    U19                  OBUF (Prop_obuf_I_O)         1.202     4.162 r  done_OBUF_inst/O
                         net (fo=0)                   0.000     4.162    done
    U19                                                               r  done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Drdy_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Drdy
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.961ns  (logic 1.373ns (69.998%)  route 0.588ns (30.002%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.860     1.086    clk_IBUF
    SLICE_X40Y47         LUT6 (Prop_lut6_I2_O)        0.045     1.131 r  SCLK_OBUF_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.275     1.406    SCLK_OBUF_BUFG_inst_i_4_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.045     1.451 r  SCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213     1.665    SCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.691 r  SCLK_OBUF_BUFG_inst/O
                         net (fo=242, routed)         0.554     2.244    SCLK_OBUF_BUFG
    SLICE_X9Y23          FDCE                                         r  Drdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDCE (Prop_fdce_C_Q)         0.141     2.385 r  Drdy_reg/Q
                         net (fo=1, routed)           0.588     2.974    Drdy_OBUF
    L17                  OBUF (Prop_obuf_I_O)         1.232     4.206 r  Drdy_OBUF_inst/O
                         net (fo=0)                   0.000     4.206    Drdy
    L17                                                               r  Drdy (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rdy_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rdy
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.063ns  (logic 1.395ns (67.616%)  route 0.668ns (32.384%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.860     1.086    clk_IBUF
    SLICE_X40Y47         LUT6 (Prop_lut6_I2_O)        0.045     1.131 r  SCLK_OBUF_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.275     1.406    SCLK_OBUF_BUFG_inst_i_4_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.045     1.451 r  SCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213     1.665    SCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.691 r  SCLK_OBUF_BUFG_inst/O
                         net (fo=242, routed)         0.583     2.273    SCLK_OBUF_BUFG
    SLICE_X6Y22          FDPE                                         r  rdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22          FDPE (Prop_fdpe_C_Q)         0.164     2.437 r  rdy_reg/Q
                         net (fo=1, routed)           0.668     3.105    rdy_OBUF
    E19                  OBUF (Prop_obuf_I_O)         1.231     4.336 r  rdy_OBUF_inst/O
                         net (fo=0)                   0.000     4.336    rdy
    E19                                                               r  rdy (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RSTn_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RSTn
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.510ns  (logic 1.334ns (53.175%)  route 1.175ns (46.825%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.860     1.086    clk_IBUF
    SLICE_X40Y47         LUT6 (Prop_lut6_I2_O)        0.045     1.131 r  SCLK_OBUF_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.275     1.406    SCLK_OBUF_BUFG_inst_i_4_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.045     1.451 r  SCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213     1.665    SCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.691 r  SCLK_OBUF_BUFG_inst/O
                         net (fo=242, routed)         0.581     2.271    SCLK_OBUF_BUFG
    SLICE_X5Y23          FDCE                                         r  RSTn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDCE (Prop_fdce_C_Q)         0.141     2.412 r  RSTn_reg/Q
                         net (fo=1, routed)           1.175     3.588    RSTn_OBUF
    C16                  OBUF (Prop_obuf_I_O)         1.193     4.781 r  RSTn_OBUF_inst/O
                         net (fo=0)                   0.000     4.781    RSTn
    C16                                                               r  RSTn (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Krdy_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Krdy
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.516ns  (logic 1.345ns (53.469%)  route 1.171ns (46.531%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.860     1.086    clk_IBUF
    SLICE_X40Y47         LUT6 (Prop_lut6_I2_O)        0.045     1.131 r  SCLK_OBUF_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.275     1.406    SCLK_OBUF_BUFG_inst_i_4_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.045     1.451 r  SCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213     1.665    SCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.691 r  SCLK_OBUF_BUFG_inst/O
                         net (fo=242, routed)         0.580     2.270    SCLK_OBUF_BUFG
    SLICE_X5Y24          FDCE                                         r  Krdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDCE (Prop_fdce_C_Q)         0.141     2.411 r  Krdy_reg/Q
                         net (fo=1, routed)           1.171     3.582    Krdy_OBUF
    B16                  OBUF (Prop_obuf_I_O)         1.204     4.787 r  Krdy_OBUF_inst/O
                         net (fo=0)                   0.000     4.787    Krdy
    B16                                                               r  Krdy (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EN_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EN
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.590ns  (logic 1.367ns (52.769%)  route 1.223ns (47.231%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.860     1.086    clk_IBUF
    SLICE_X40Y47         LUT6 (Prop_lut6_I2_O)        0.045     1.131 r  SCLK_OBUF_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.275     1.406    SCLK_OBUF_BUFG_inst_i_4_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.045     1.451 r  SCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213     1.665    SCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.691 r  SCLK_OBUF_BUFG_inst/O
                         net (fo=242, routed)         0.580     2.270    SCLK_OBUF_BUFG
    SLICE_X5Y25          FDCE                                         r  EN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDCE (Prop_fdce_C_Q)         0.141     2.411 r  EN_reg/Q
                         net (fo=1, routed)           1.223     3.635    EN_OBUF
    B15                  OBUF (Prop_obuf_I_O)         1.226     4.860 r  EN_OBUF_inst/O
                         net (fo=0)                   0.000     4.860    EN
    B15                                                               r  EN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SE_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SE
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.766ns  (logic 1.377ns (49.775%)  route 1.389ns (50.225%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.860     1.086    clk_IBUF
    SLICE_X40Y47         LUT6 (Prop_lut6_I2_O)        0.045     1.131 r  SCLK_OBUF_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.275     1.406    SCLK_OBUF_BUFG_inst_i_4_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.045     1.451 r  SCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213     1.665    SCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.691 r  SCLK_OBUF_BUFG_inst/O
                         net (fo=242, routed)         0.556     2.246    SCLK_OBUF_BUFG
    SLICE_X8Y22          FDCE                                         r  SE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDCE (Prop_fdce_C_Q)         0.164     2.410 r  SE_reg/Q
                         net (fo=1, routed)           1.389     3.800    SE_OBUF
    A16                  OBUF (Prop_obuf_I_O)         1.213     5.012 r  SE_OBUF_inst/O
                         net (fo=0)                   0.000     5.012    SE
    A16                                                               r  SE (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           407 Endpoints
Min Delay           407 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SO
                            (input port)
  Destination:            SCAN_OUT_REG_reg[98]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.735ns  (logic 1.464ns (25.532%)  route 4.270ns (74.468%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.177ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  SO (IN)
                         net (fo=0)                   0.000     0.000    SO
    M19                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  SO_IBUF_inst/O
                         net (fo=128, routed)         4.270     5.735    SO_IBUF
    SLICE_X6Y3           FDRE                                         r  SCAN_OUT_REG_reg[98]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.817     3.205    clk_IBUF
    SLICE_X40Y47         LUT6 (Prop_lut6_I2_O)        0.100     3.305 r  SCLK_OBUF_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.653     3.958    SCLK_OBUF_BUFG_inst_i_4_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.100     4.058 r  SCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510     4.568    SCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.659 r  SCLK_OBUF_BUFG_inst/O
                         net (fo=242, routed)         1.517     6.177    SCLK_OBUF_BUFG
    SLICE_X6Y3           FDRE                                         r  SCAN_OUT_REG_reg[98]/C

Slack:                    inf
  Source:                 SO
                            (input port)
  Destination:            SCAN_OUT_REG_reg[99]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.735ns  (logic 1.464ns (25.532%)  route 4.270ns (74.468%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.177ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  SO (IN)
                         net (fo=0)                   0.000     0.000    SO
    M19                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  SO_IBUF_inst/O
                         net (fo=128, routed)         4.270     5.735    SO_IBUF
    SLICE_X7Y3           FDRE                                         r  SCAN_OUT_REG_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.817     3.205    clk_IBUF
    SLICE_X40Y47         LUT6 (Prop_lut6_I2_O)        0.100     3.305 r  SCLK_OBUF_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.653     3.958    SCLK_OBUF_BUFG_inst_i_4_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.100     4.058 r  SCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510     4.568    SCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.659 r  SCLK_OBUF_BUFG_inst/O
                         net (fo=242, routed)         1.517     6.177    SCLK_OBUF_BUFG
    SLICE_X7Y3           FDRE                                         r  SCAN_OUT_REG_reg[99]/C

Slack:                    inf
  Source:                 SO
                            (input port)
  Destination:            SCAN_OUT_REG_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.586ns  (logic 1.464ns (26.212%)  route 4.122ns (73.788%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.177ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  SO (IN)
                         net (fo=0)                   0.000     0.000    SO
    M19                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  SO_IBUF_inst/O
                         net (fo=128, routed)         4.122     5.586    SO_IBUF
    SLICE_X6Y4           FDRE                                         r  SCAN_OUT_REG_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.817     3.205    clk_IBUF
    SLICE_X40Y47         LUT6 (Prop_lut6_I2_O)        0.100     3.305 r  SCLK_OBUF_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.653     3.958    SCLK_OBUF_BUFG_inst_i_4_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.100     4.058 r  SCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510     4.568    SCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.659 r  SCLK_OBUF_BUFG_inst/O
                         net (fo=242, routed)         1.517     6.177    SCLK_OBUF_BUFG
    SLICE_X6Y4           FDRE                                         r  SCAN_OUT_REG_reg[51]/C

Slack:                    inf
  Source:                 SO
                            (input port)
  Destination:            SCAN_OUT_REG_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.586ns  (logic 1.464ns (26.212%)  route 4.122ns (73.788%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.177ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  SO (IN)
                         net (fo=0)                   0.000     0.000    SO
    M19                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  SO_IBUF_inst/O
                         net (fo=128, routed)         4.122     5.586    SO_IBUF
    SLICE_X7Y4           FDRE                                         r  SCAN_OUT_REG_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.817     3.205    clk_IBUF
    SLICE_X40Y47         LUT6 (Prop_lut6_I2_O)        0.100     3.305 r  SCLK_OBUF_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.653     3.958    SCLK_OBUF_BUFG_inst_i_4_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.100     4.058 r  SCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510     4.568    SCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.659 r  SCLK_OBUF_BUFG_inst/O
                         net (fo=242, routed)         1.517     6.177    SCLK_OBUF_BUFG
    SLICE_X7Y4           FDRE                                         r  SCAN_OUT_REG_reg[54]/C

Slack:                    inf
  Source:                 SO
                            (input port)
  Destination:            SCAN_OUT_REG_reg[86]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.574ns  (logic 1.464ns (26.266%)  route 4.110ns (73.734%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.177ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  SO (IN)
                         net (fo=0)                   0.000     0.000    SO
    M19                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  SO_IBUF_inst/O
                         net (fo=128, routed)         4.110     5.574    SO_IBUF
    SLICE_X4Y4           FDRE                                         r  SCAN_OUT_REG_reg[86]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.817     3.205    clk_IBUF
    SLICE_X40Y47         LUT6 (Prop_lut6_I2_O)        0.100     3.305 r  SCLK_OBUF_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.653     3.958    SCLK_OBUF_BUFG_inst_i_4_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.100     4.058 r  SCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510     4.568    SCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.659 r  SCLK_OBUF_BUFG_inst/O
                         net (fo=242, routed)         1.517     6.177    SCLK_OBUF_BUFG
    SLICE_X4Y4           FDRE                                         r  SCAN_OUT_REG_reg[86]/C

Slack:                    inf
  Source:                 SO
                            (input port)
  Destination:            SCAN_OUT_REG_reg[87]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.568ns  (logic 1.464ns (26.294%)  route 4.104ns (73.706%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.177ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  SO (IN)
                         net (fo=0)                   0.000     0.000    SO
    M19                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  SO_IBUF_inst/O
                         net (fo=128, routed)         4.104     5.568    SO_IBUF
    SLICE_X5Y4           FDRE                                         r  SCAN_OUT_REG_reg[87]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.817     3.205    clk_IBUF
    SLICE_X40Y47         LUT6 (Prop_lut6_I2_O)        0.100     3.305 r  SCLK_OBUF_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.653     3.958    SCLK_OBUF_BUFG_inst_i_4_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.100     4.058 r  SCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510     4.568    SCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.659 r  SCLK_OBUF_BUFG_inst/O
                         net (fo=242, routed)         1.517     6.177    SCLK_OBUF_BUFG
    SLICE_X5Y4           FDRE                                         r  SCAN_OUT_REG_reg[87]/C

Slack:                    inf
  Source:                 SO
                            (input port)
  Destination:            SCAN_OUT_REG_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.560ns  (logic 1.464ns (26.331%)  route 4.096ns (73.669%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.177ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  SO (IN)
                         net (fo=0)                   0.000     0.000    SO
    M19                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  SO_IBUF_inst/O
                         net (fo=128, routed)         4.096     5.560    SO_IBUF
    SLICE_X3Y9           FDRE                                         r  SCAN_OUT_REG_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.817     3.205    clk_IBUF
    SLICE_X40Y47         LUT6 (Prop_lut6_I2_O)        0.100     3.305 r  SCLK_OBUF_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.653     3.958    SCLK_OBUF_BUFG_inst_i_4_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.100     4.058 r  SCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510     4.568    SCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.659 r  SCLK_OBUF_BUFG_inst/O
                         net (fo=242, routed)         1.517     6.177    SCLK_OBUF_BUFG
    SLICE_X3Y9           FDRE                                         r  SCAN_OUT_REG_reg[68]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            SCAN_OUT_REG_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.528ns  (logic 1.702ns (30.785%)  route 3.826ns (69.215%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        6.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.179ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  rst_IBUF_inst/O
                         net (fo=114, routed)         1.863     3.316    rst_IBUF
    SLICE_X7Y19          LUT4 (Prop_lut4_I2_O)        0.124     3.440 f  SCAN_OUT_REG[127]_i_3/O
                         net (fo=128, routed)         1.444     4.884    SCAN_OUT_REG[127]_i_3_n_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I0_O)        0.124     5.008 r  SCAN_OUT_REG[8]_i_1/O
                         net (fo=1, routed)           0.519     5.528    SCAN_OUT_REG[8]_i_1_n_0
    SLICE_X3Y5           FDRE                                         r  SCAN_OUT_REG_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.817     3.205    clk_IBUF
    SLICE_X40Y47         LUT6 (Prop_lut6_I2_O)        0.100     3.305 r  SCLK_OBUF_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.653     3.958    SCLK_OBUF_BUFG_inst_i_4_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.100     4.058 r  SCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510     4.568    SCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.659 r  SCLK_OBUF_BUFG_inst/O
                         net (fo=242, routed)         1.519     6.179    SCLK_OBUF_BUFG
    SLICE_X3Y5           FDRE                                         r  SCAN_OUT_REG_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            SCAN_OUT_REG_reg[35]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.518ns  (logic 1.702ns (30.839%)  route 3.817ns (69.161%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        6.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.177ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  rst_IBUF_inst/O
                         net (fo=114, routed)         1.863     3.316    rst_IBUF
    SLICE_X7Y19          LUT4 (Prop_lut4_I2_O)        0.124     3.440 f  SCAN_OUT_REG[127]_i_3/O
                         net (fo=128, routed)         1.435     4.875    SCAN_OUT_REG[127]_i_3_n_0
    SLICE_X5Y6           LUT6 (Prop_lut6_I2_O)        0.124     4.999 r  SCAN_OUT_REG[35]_i_1/O
                         net (fo=1, routed)           0.519     5.518    SCAN_OUT_REG[35]_i_1_n_0
    SLICE_X5Y6           FDRE                                         r  SCAN_OUT_REG_reg[35]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.817     3.205    clk_IBUF
    SLICE_X40Y47         LUT6 (Prop_lut6_I2_O)        0.100     3.305 r  SCLK_OBUF_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.653     3.958    SCLK_OBUF_BUFG_inst_i_4_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.100     4.058 r  SCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510     4.568    SCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.659 r  SCLK_OBUF_BUFG_inst/O
                         net (fo=242, routed)         1.517     6.177    SCLK_OBUF_BUFG
    SLICE_X5Y6           FDRE                                         r  SCAN_OUT_REG_reg[35]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            SCAN_OUT_REG_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.516ns  (logic 1.702ns (30.850%)  route 3.815ns (69.150%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        6.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.176ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  rst_IBUF_inst/O
                         net (fo=114, routed)         1.863     3.316    rst_IBUF
    SLICE_X7Y19          LUT4 (Prop_lut4_I2_O)        0.124     3.440 f  SCAN_OUT_REG[127]_i_3/O
                         net (fo=128, routed)         1.433     4.873    SCAN_OUT_REG[127]_i_3_n_0
    SLICE_X7Y7           LUT6 (Prop_lut6_I2_O)        0.124     4.997 r  SCAN_OUT_REG[13]_i_1/O
                         net (fo=1, routed)           0.519     5.516    SCAN_OUT_REG[13]_i_1_n_0
    SLICE_X7Y7           FDRE                                         r  SCAN_OUT_REG_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.817     3.205    clk_IBUF
    SLICE_X40Y47         LUT6 (Prop_lut6_I2_O)        0.100     3.305 r  SCLK_OBUF_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.653     3.958    SCLK_OBUF_BUFG_inst_i_4_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.100     4.058 r  SCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510     4.568    SCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.659 r  SCLK_OBUF_BUFG_inst/O
                         net (fo=242, routed)         1.516     6.176    SCLK_OBUF_BUFG
    SLICE_X7Y7           FDRE                                         r  SCAN_OUT_REG_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SO
                            (input port)
  Destination:            SCAN_OUT_REG_reg[84]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.674ns  (logic 0.232ns (34.464%)  route 0.441ns (65.536%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  SO (IN)
                         net (fo=0)                   0.000     0.000    SO
    M19                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  SO_IBUF_inst/O
                         net (fo=128, routed)         0.441     0.674    SO_IBUF
    SLICE_X0Y21          FDRE                                         r  SCAN_OUT_REG_reg[84]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.012     1.426    clk_IBUF
    SLICE_X40Y47         LUT6 (Prop_lut6_I2_O)        0.056     1.482 r  SCLK_OBUF_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.332     1.814    SCLK_OBUF_BUFG_inst_i_4_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.056     1.870 r  SCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     2.107    SCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.136 r  SCLK_OBUF_BUFG_inst/O
                         net (fo=242, routed)         0.854     2.990    SCLK_OBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  SCAN_OUT_REG_reg[84]/C

Slack:                    inf
  Source:                 runtest
                            (input port)
  Destination:            FSM_sequential_csbutton_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.721ns  (logic 0.255ns (35.277%)  route 0.467ns (64.723%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  runtest (IN)
                         net (fo=0)                   0.000     0.000    runtest
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  runtest_IBUF_inst/O
                         net (fo=3, routed)           0.467     0.676    runtest_IBUF
    SLICE_X5Y20          LUT4 (Prop_lut4_I3_O)        0.045     0.721 r  FSM_sequential_csbutton[0]_i_1/O
                         net (fo=1, routed)           0.000     0.721    FSM_sequential_csbutton[0]_i_1_n_0
    SLICE_X5Y20          FDCE                                         r  FSM_sequential_csbutton_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.012     1.426    clk_IBUF
    SLICE_X40Y47         LUT6 (Prop_lut6_I2_O)        0.056     1.482 r  SCLK_OBUF_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.332     1.814    SCLK_OBUF_BUFG_inst_i_4_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.056     1.870 r  SCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     2.107    SCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.136 r  SCLK_OBUF_BUFG_inst/O
                         net (fo=242, routed)         0.853     2.989    SCLK_OBUF_BUFG
    SLICE_X5Y20          FDCE                                         r  FSM_sequential_csbutton_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            timer_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.724ns  (logic 0.222ns (30.658%)  route 0.502ns (69.342%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  rst_IBUF_inst/O
                         net (fo=114, routed)         0.502     0.724    rst_IBUF
    SLICE_X1Y21          FDCE                                         f  timer_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.012     1.426    clk_IBUF
    SLICE_X40Y47         LUT6 (Prop_lut6_I2_O)        0.056     1.482 r  SCLK_OBUF_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.332     1.814    SCLK_OBUF_BUFG_inst_i_4_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.056     1.870 r  SCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     2.107    SCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.136 r  SCLK_OBUF_BUFG_inst/O
                         net (fo=242, routed)         0.854     2.990    SCLK_OBUF_BUFG
    SLICE_X1Y21          FDCE                                         r  timer_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            timer_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.724ns  (logic 0.222ns (30.658%)  route 0.502ns (69.342%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  rst_IBUF_inst/O
                         net (fo=114, routed)         0.502     0.724    rst_IBUF
    SLICE_X1Y21          FDCE                                         f  timer_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.012     1.426    clk_IBUF
    SLICE_X40Y47         LUT6 (Prop_lut6_I2_O)        0.056     1.482 r  SCLK_OBUF_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.332     1.814    SCLK_OBUF_BUFG_inst_i_4_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.056     1.870 r  SCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     2.107    SCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.136 r  SCLK_OBUF_BUFG_inst/O
                         net (fo=242, routed)         0.854     2.990    SCLK_OBUF_BUFG
    SLICE_X1Y21          FDCE                                         r  timer_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            timer_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.724ns  (logic 0.222ns (30.658%)  route 0.502ns (69.342%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  rst_IBUF_inst/O
                         net (fo=114, routed)         0.502     0.724    rst_IBUF
    SLICE_X1Y21          FDCE                                         f  timer_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.012     1.426    clk_IBUF
    SLICE_X40Y47         LUT6 (Prop_lut6_I2_O)        0.056     1.482 r  SCLK_OBUF_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.332     1.814    SCLK_OBUF_BUFG_inst_i_4_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.056     1.870 r  SCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     2.107    SCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.136 r  SCLK_OBUF_BUFG_inst/O
                         net (fo=242, routed)         0.854     2.990    SCLK_OBUF_BUFG
    SLICE_X1Y21          FDCE                                         r  timer_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            timer_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.724ns  (logic 0.222ns (30.658%)  route 0.502ns (69.342%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  rst_IBUF_inst/O
                         net (fo=114, routed)         0.502     0.724    rst_IBUF
    SLICE_X1Y21          FDCE                                         f  timer_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.012     1.426    clk_IBUF
    SLICE_X40Y47         LUT6 (Prop_lut6_I2_O)        0.056     1.482 r  SCLK_OBUF_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.332     1.814    SCLK_OBUF_BUFG_inst_i_4_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.056     1.870 r  SCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     2.107    SCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.136 r  SCLK_OBUF_BUFG_inst/O
                         net (fo=242, routed)         0.854     2.990    SCLK_OBUF_BUFG
    SLICE_X1Y21          FDCE                                         r  timer_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            timer_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.724ns  (logic 0.222ns (30.658%)  route 0.502ns (69.342%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  rst_IBUF_inst/O
                         net (fo=114, routed)         0.502     0.724    rst_IBUF
    SLICE_X1Y21          FDCE                                         f  timer_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.012     1.426    clk_IBUF
    SLICE_X40Y47         LUT6 (Prop_lut6_I2_O)        0.056     1.482 r  SCLK_OBUF_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.332     1.814    SCLK_OBUF_BUFG_inst_i_4_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.056     1.870 r  SCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     2.107    SCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.136 r  SCLK_OBUF_BUFG_inst/O
                         net (fo=242, routed)         0.854     2.990    SCLK_OBUF_BUFG
    SLICE_X1Y21          FDCE                                         r  timer_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            timer_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.724ns  (logic 0.222ns (30.658%)  route 0.502ns (69.342%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  rst_IBUF_inst/O
                         net (fo=114, routed)         0.502     0.724    rst_IBUF
    SLICE_X1Y21          FDCE                                         f  timer_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.012     1.426    clk_IBUF
    SLICE_X40Y47         LUT6 (Prop_lut6_I2_O)        0.056     1.482 r  SCLK_OBUF_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.332     1.814    SCLK_OBUF_BUFG_inst_i_4_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.056     1.870 r  SCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     2.107    SCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.136 r  SCLK_OBUF_BUFG_inst/O
                         net (fo=242, routed)         0.854     2.990    SCLK_OBUF_BUFG
    SLICE_X1Y21          FDCE                                         r  timer_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            timer_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.724ns  (logic 0.222ns (30.658%)  route 0.502ns (69.342%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  rst_IBUF_inst/O
                         net (fo=114, routed)         0.502     0.724    rst_IBUF
    SLICE_X1Y21          FDCE                                         f  timer_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.012     1.426    clk_IBUF
    SLICE_X40Y47         LUT6 (Prop_lut6_I2_O)        0.056     1.482 r  SCLK_OBUF_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.332     1.814    SCLK_OBUF_BUFG_inst_i_4_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.056     1.870 r  SCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     2.107    SCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.136 r  SCLK_OBUF_BUFG_inst/O
                         net (fo=242, routed)         0.854     2.990    SCLK_OBUF_BUFG
    SLICE_X1Y21          FDCE                                         r  timer_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            timer_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.724ns  (logic 0.222ns (30.658%)  route 0.502ns (69.342%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  rst_IBUF_inst/O
                         net (fo=114, routed)         0.502     0.724    rst_IBUF
    SLICE_X1Y21          FDCE                                         f  timer_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.012     1.426    clk_IBUF
    SLICE_X40Y47         LUT6 (Prop_lut6_I2_O)        0.056     1.482 r  SCLK_OBUF_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.332     1.814    SCLK_OBUF_BUFG_inst_i_4_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.056     1.870 r  SCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     2.107    SCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.136 r  SCLK_OBUF_BUFG_inst/O
                         net (fo=242, routed)         0.854     2.990    SCLK_OBUF_BUFG
    SLICE_X1Y21          FDCE                                         r  timer_reg[9]/C





