--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml N3Adapter.twx N3Adapter.ncd -o N3Adapter.twr N3Adapter.pcf
-ucf Nexys3_Master.ucf

Design file:              N3Adapter.ncd
Physical constraint file: N3Adapter.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
btnr        |    3.141(R)|      SLOW  |   -1.039(R)|      SLOW  |CLK_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.584|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock btns
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    3.029|         |
btns           |         |         |    1.127|    1.127|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
sw<0>          |led<0>         |    9.229|
sw<0>          |led<7>         |    8.497|
sw<1>          |led<1>         |    9.677|
sw<1>          |led<6>         |    9.392|
sw<2>          |led<2>         |    9.390|
sw<2>          |led<5>         |    8.628|
sw<3>          |led<3>         |    9.938|
sw<3>          |led<4>         |    9.097|
sw<4>          |led<3>         |    9.716|
sw<4>          |led<4>         |    8.875|
sw<5>          |led<2>         |    9.882|
sw<5>          |led<5>         |    9.120|
sw<6>          |led<1>         |    8.958|
sw<6>          |led<6>         |    8.673|
sw<7>          |led<0>         |    9.765|
sw<7>          |led<7>         |    9.033|
---------------+---------------+---------+


Analysis completed Sun Aug 02 13:28:37 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 239 MB



