INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sol/ZJU/HustPC/HustPC3.3/HustPC3.3/HustPC3.0.srcs/sources_1/ip/RAM16k2p/sim/RAM16k2p.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM16k2p
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sol/ZJU/HustPC/HustPC3.3/HustPC3.3/HustPC3.0.srcs/sources_1/ip/Ram1m2p/sim/Ram1m2p.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ram1m2p
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sol/ZJU/HustPC/HustPC3.3/HustPC3.3/HustPC3.0.srcs/sources_1/ip/ClkGen/ClkGen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkGen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sol/ZJU/HustPC/HustPC3.3/HustPC3.3/HustPC3.0.srcs/sources_1/ip/ClkGen/ClkGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkGen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sol/ZJU/HustPC/HustPC3.3/HustPC3.3/HustPC3.0.srcs/sources_1/ip/ZBMem/sim/ZBMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZBMem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sol/ZJU/HustPC/HustPC3.3/HustPC3.3/HustPC3.0.srcs/sources_1/ip/InterruptManageROM/sim/InterruptManageROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InterruptManageROM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sol/ZJU/HustPC/HustPC3.3/HustPC3.3/HustPC3.0.srcs/sources_1/ip/ROM8k/sim/ROM8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM8k
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sol/ZJU/HustPC/HustPC3.3/HustPC3.3/HustPC3.0.srcs/src/Core/ALU/ALUSimplified.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUSimplified
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sol/ZJU/HustPC/HustPC3.3/HustPC3.3/HustPC3.0.srcs/src/Core/ALU/Add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sol/ZJU/HustPC/HustPC3.3/HustPC3.3/HustPC3.0.srcs/src/Core/CPUPipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUPipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sol/ZJU/HustPC/HustPC3.3/HustPC3.3/HustPC3.0.srcs/src/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sol/ZJU/HustPC/HustPC3.3/HustPC3.3/HustPC3.0.srcs/src/Core/ControllerPipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControllerPipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sol/ZJU/HustPC/HustPC3.3/HustPC3.3/HustPC3.0.srcs/src/Utility/Debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sol/ZJU/HustPC/HustPC3.3/HustPC3.3/HustPC3.0.srcs/src/newDisplay/Display_IO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sol/ZJU/HustPC/HustPC3.3/HustPC3.3/HustPC3.0.srcs/src/Display/IO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AsciiToSeg
INFO: [VRFC 10-311] analyzing module ToSeg
INFO: [VRFC 10-311] analyzing module Display4
INFO: [VRFC 10-311] analyzing module SEG_DRV
INFO: [VRFC 10-311] analyzing module Debug
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sol/ZJU/HustPC/HustPC3.3/HustPC3.3/HustPC3.0.srcs/src/Utility/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32b2p
INFO: [VRFC 10-311] analyzing module Mux32b4p
INFO: [VRFC 10-311] analyzing module Mux32b8p
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sol/ZJU/HustPC/HustPC3.3/HustPC3.3/HustPC3.0.srcs/src/Core/PipeModules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFStage
INFO: [VRFC 10-311] analyzing module IDStage
INFO: [VRFC 10-311] analyzing module EXEStage
INFO: [VRFC 10-311] analyzing module MEMStage
INFO: [VRFC 10-311] analyzing module WBStage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sol/ZJU/HustPC/HustPC3.3/HustPC3.3/HustPC3.0.srcs/src/Core/PipeRegs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegsPC
INFO: [VRFC 10-311] analyzing module RegsFD
INFO: [VRFC 10-311] analyzing module RegsDE
INFO: [VRFC 10-311] analyzing module RegsEM
INFO: [VRFC 10-311] analyzing module RegsMW
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sol/ZJU/HustPC/HustPC3.3/HustPC3.3/HustPC3.0.srcs/src/Utility/QuWei2Addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module QuWei2Addr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sol/ZJU/HustPC/HustPC3.3/HustPC3.3/HustPC3.0.srcs/src/Core/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sol/ZJU/HustPC/HustPC3.3/HustPC3.3/HustPC3.0.srcs/src/Core/ALU/Shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sol/ZJU/HustPC/HustPC3.3/HustPC3.3/HustPC3.0.srcs/src/Output/VGAManager.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGAManager
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sol/ZJU/HustPC/HustPC3.3/HustPC3.3/HustPC3.0.srcs/src/Input/ps2_keyboard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ps2_keyboard
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sol/ZJU/HustPC/HustPC3.3/HustPC3.3/HustPC3.0.srcs/src/MotherBoard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MotherBoard
INFO: [VRFC 10-2458] undeclared symbol gpudata, assumed default net type wire [/home/sol/ZJU/HustPC/HustPC3.3/HustPC3.3/HustPC3.0.srcs/src/MotherBoard.v:434]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sol/ZJU/HustPC/HustPC3.3/HustPC3.3/HustPC3.0.srcs/src/Display/ShfitReg8b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShfitReg8b
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sol/ZJU/HustPC/HustPC3.3/HustPC3.3/HustPC3.0.srcs/src/Utility/RSTrigger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RSTrigger
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sol/ZJU/HustPC/HustPC3.3/HustPC3.3/HustPC3.0.srcs/src/SerialPort/s_port_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module s_port_t
INFO: [VRFC 10-2458] undeclared symbol t_wptr, assumed default net type wire [/home/sol/ZJU/HustPC/HustPC3.3/HustPC3.3/HustPC3.0.srcs/src/SerialPort/s_port_t.v:78]
INFO: [VRFC 10-2458] undeclared symbol t_rptr, assumed default net type wire [/home/sol/ZJU/HustPC/HustPC3.3/HustPC3.3/HustPC3.0.srcs/src/SerialPort/s_port_t.v:79]
INFO: [VRFC 10-2458] undeclared symbol wt_data, assumed default net type wire [/home/sol/ZJU/HustPC/HustPC3.3/HustPC3.3/HustPC3.0.srcs/src/SerialPort/s_port_t.v:80]
INFO: [VRFC 10-2458] undeclared symbol sd_data, assumed default net type wire [/home/sol/ZJU/HustPC/HustPC3.3/HustPC3.3/HustPC3.0.srcs/src/SerialPort/s_port_t.v:81]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sol/ZJU/HustPC/HustPC3.3/HustPC3.3/HustPC3.0.srcs/src/SerialPort/tx_control_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_control_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sol/ZJU/HustPC/HustPC3.3/HustPC3.3/HustPC3.0.srcs/src/SerialPort/rx_bps_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_bps_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sol/ZJU/HustPC/HustPC3.3/HustPC3.3/HustPC3.0.srcs/src/SerialPort/rx_detect_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_detect_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sol/ZJU/HustPC/HustPC3.3/HustPC3.3/HustPC3.0.srcs/src/SerialPort/rx_control_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_control_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sol/ZJU/HustPC/HustPC3.3/HustPC3.3/HustPC3.0.srcs/src/SerialPort/s_port_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module s_port_r
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sol/ZJU/HustPC/HustPC3.3/HustPC3.3/HustPC3.0.srcs/src/SerialPort/tx_bps_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_bps_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sol/ZJU/HustPC/HustPC3.3/HustPC3.3/HustPC3.0.srcs/src/SerialPort/rx_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sol/ZJU/HustPC/HustPC3.3/HustPC3.3/HustPC3.0.srcs/src/SerialPort/tx_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sol/ZJU/HustPC/HustPC3.3/HustPC3.3/HustPC3.0.srcs/sources_1/ip/Ram2k2p/sim/Ram2k2p.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ram2k2p
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sol/ZJU/HustPC/HustPC3.3/HustPC3.3/HustPC3.0.srcs/src/CP/Matrix4x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Matrix4x4Mul
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sol/ZJU/HustPC/HustPC3.3/HustPC3.3/HustPC3.0.srcs/src/Display/Hex2Seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hex2Seg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sol/ZJU/HustPC/HustPC3.3/HustPC3.3/HustPC3.0.srcs/src/Output/GPU0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPU0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sol/ZJU/HustPC/HustPC3.3/HustPC3.3/HustPC3.0.srcs/src/Display/HexTo8SEG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexTo8SEG
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sol/ZJU/HustPC/HustPC3.3/HustPC3.3/HustPC3.0.srcs/src/Display/ShfitReg65b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShfitReg65b
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sol/ZJU/HustPC/HustPC3.3/HustPC3.3/HustPC3.0.srcs/src/Display/SegMap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SegMap
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sol/ZJU/HustPC/HustPC3.3/HustPC3.3/HustPC3.0.srcs/src/Display/Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display64
INFO: [VRFC 10-2458] undeclared symbol points, assumed default net type wire [/home/sol/ZJU/HustPC/HustPC3.3/HustPC3.3/HustPC3.0.srcs/src/Display/Display.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sol/ZJU/HustPC/HustPC3.3/HustPC3.3/HustPC3.0.srcs/src/Display/SR_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SR_latch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sol/ZJU/HustPC/HustPC3.3/HustPC3.3/HustPC3.0.srcs/test/TestMotherBoard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestMotherBoard
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sol/ZJU/HustPC/HustPC3.3/HustPC3.3/HustPC3.0.srcs/test/TestALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sol/ZJU/HustPC/HustPC3.3/HustPC3.3/HustPC3.0.srcs/test/TestCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sol/ZJU/HustPC/HustPC3.3/HustPC3.3/HustPC3.0.srcs/test/TestIntr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestIntr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sol/ZJU/HustPC/HustPC3.3/HustPC3.3/HustPC3.0.srcs/test/TestMatrix4x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestMatrix4x4
