
FMAC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000060cc  080001d8  080001d8  000011d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000004c  080062a4  080062a4  000072a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080062f0  080062f0  000080e0  2**0
                  CONTENTS
  4 .ARM          00000008  080062f0  080062f0  000072f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080062f8  080062f8  000080e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080062f8  080062f8  000072f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080062fc  080062fc  000072fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000e0  20000000  08006300  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003bc  200000e0  080063e0  000080e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000049c  080063e0  0000849c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000080e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   000188cc  00000000  00000000  00008110  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002fc5  00000000  00000000  000209dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000016d0  00000000  00000000  000239a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000011bb  00000000  00000000  00025078  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00021b48  00000000  00000000  00026233  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018f1b  00000000  00000000  00047d7b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000df044  00000000  00000000  00060c96  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0013fcda  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000068c0  00000000  00000000  0013fd20  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000052  00000000  00000000  001465e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	200000e0 	.word	0x200000e0
 80001f4:	00000000 	.word	0x00000000
 80001f8:	0800628c 	.word	0x0800628c

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	200000e4 	.word	0x200000e4
 8000214:	0800628c 	.word	0x0800628c

08000218 <__aeabi_uldivmod>:
 8000218:	b953      	cbnz	r3, 8000230 <__aeabi_uldivmod+0x18>
 800021a:	b94a      	cbnz	r2, 8000230 <__aeabi_uldivmod+0x18>
 800021c:	2900      	cmp	r1, #0
 800021e:	bf08      	it	eq
 8000220:	2800      	cmpeq	r0, #0
 8000222:	bf1c      	itt	ne
 8000224:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000228:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 800022c:	f000 b96a 	b.w	8000504 <__aeabi_idiv0>
 8000230:	f1ad 0c08 	sub.w	ip, sp, #8
 8000234:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000238:	f000 f806 	bl	8000248 <__udivmoddi4>
 800023c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000240:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000244:	b004      	add	sp, #16
 8000246:	4770      	bx	lr

08000248 <__udivmoddi4>:
 8000248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800024c:	9d08      	ldr	r5, [sp, #32]
 800024e:	460c      	mov	r4, r1
 8000250:	2b00      	cmp	r3, #0
 8000252:	d14e      	bne.n	80002f2 <__udivmoddi4+0xaa>
 8000254:	4694      	mov	ip, r2
 8000256:	458c      	cmp	ip, r1
 8000258:	4686      	mov	lr, r0
 800025a:	fab2 f282 	clz	r2, r2
 800025e:	d962      	bls.n	8000326 <__udivmoddi4+0xde>
 8000260:	b14a      	cbz	r2, 8000276 <__udivmoddi4+0x2e>
 8000262:	f1c2 0320 	rsb	r3, r2, #32
 8000266:	4091      	lsls	r1, r2
 8000268:	fa20 f303 	lsr.w	r3, r0, r3
 800026c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000270:	4319      	orrs	r1, r3
 8000272:	fa00 fe02 	lsl.w	lr, r0, r2
 8000276:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800027a:	fa1f f68c 	uxth.w	r6, ip
 800027e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000282:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000286:	fb07 1114 	mls	r1, r7, r4, r1
 800028a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800028e:	fb04 f106 	mul.w	r1, r4, r6
 8000292:	4299      	cmp	r1, r3
 8000294:	d90a      	bls.n	80002ac <__udivmoddi4+0x64>
 8000296:	eb1c 0303 	adds.w	r3, ip, r3
 800029a:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 800029e:	f080 8112 	bcs.w	80004c6 <__udivmoddi4+0x27e>
 80002a2:	4299      	cmp	r1, r3
 80002a4:	f240 810f 	bls.w	80004c6 <__udivmoddi4+0x27e>
 80002a8:	3c02      	subs	r4, #2
 80002aa:	4463      	add	r3, ip
 80002ac:	1a59      	subs	r1, r3, r1
 80002ae:	fa1f f38e 	uxth.w	r3, lr
 80002b2:	fbb1 f0f7 	udiv	r0, r1, r7
 80002b6:	fb07 1110 	mls	r1, r7, r0, r1
 80002ba:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002be:	fb00 f606 	mul.w	r6, r0, r6
 80002c2:	429e      	cmp	r6, r3
 80002c4:	d90a      	bls.n	80002dc <__udivmoddi4+0x94>
 80002c6:	eb1c 0303 	adds.w	r3, ip, r3
 80002ca:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 80002ce:	f080 80fc 	bcs.w	80004ca <__udivmoddi4+0x282>
 80002d2:	429e      	cmp	r6, r3
 80002d4:	f240 80f9 	bls.w	80004ca <__udivmoddi4+0x282>
 80002d8:	4463      	add	r3, ip
 80002da:	3802      	subs	r0, #2
 80002dc:	1b9b      	subs	r3, r3, r6
 80002de:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002e2:	2100      	movs	r1, #0
 80002e4:	b11d      	cbz	r5, 80002ee <__udivmoddi4+0xa6>
 80002e6:	40d3      	lsrs	r3, r2
 80002e8:	2200      	movs	r2, #0
 80002ea:	e9c5 3200 	strd	r3, r2, [r5]
 80002ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d905      	bls.n	8000302 <__udivmoddi4+0xba>
 80002f6:	b10d      	cbz	r5, 80002fc <__udivmoddi4+0xb4>
 80002f8:	e9c5 0100 	strd	r0, r1, [r5]
 80002fc:	2100      	movs	r1, #0
 80002fe:	4608      	mov	r0, r1
 8000300:	e7f5      	b.n	80002ee <__udivmoddi4+0xa6>
 8000302:	fab3 f183 	clz	r1, r3
 8000306:	2900      	cmp	r1, #0
 8000308:	d146      	bne.n	8000398 <__udivmoddi4+0x150>
 800030a:	42a3      	cmp	r3, r4
 800030c:	d302      	bcc.n	8000314 <__udivmoddi4+0xcc>
 800030e:	4290      	cmp	r0, r2
 8000310:	f0c0 80f0 	bcc.w	80004f4 <__udivmoddi4+0x2ac>
 8000314:	1a86      	subs	r6, r0, r2
 8000316:	eb64 0303 	sbc.w	r3, r4, r3
 800031a:	2001      	movs	r0, #1
 800031c:	2d00      	cmp	r5, #0
 800031e:	d0e6      	beq.n	80002ee <__udivmoddi4+0xa6>
 8000320:	e9c5 6300 	strd	r6, r3, [r5]
 8000324:	e7e3      	b.n	80002ee <__udivmoddi4+0xa6>
 8000326:	2a00      	cmp	r2, #0
 8000328:	f040 8090 	bne.w	800044c <__udivmoddi4+0x204>
 800032c:	eba1 040c 	sub.w	r4, r1, ip
 8000330:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000334:	fa1f f78c 	uxth.w	r7, ip
 8000338:	2101      	movs	r1, #1
 800033a:	fbb4 f6f8 	udiv	r6, r4, r8
 800033e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000342:	fb08 4416 	mls	r4, r8, r6, r4
 8000346:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800034a:	fb07 f006 	mul.w	r0, r7, r6
 800034e:	4298      	cmp	r0, r3
 8000350:	d908      	bls.n	8000364 <__udivmoddi4+0x11c>
 8000352:	eb1c 0303 	adds.w	r3, ip, r3
 8000356:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 800035a:	d202      	bcs.n	8000362 <__udivmoddi4+0x11a>
 800035c:	4298      	cmp	r0, r3
 800035e:	f200 80cd 	bhi.w	80004fc <__udivmoddi4+0x2b4>
 8000362:	4626      	mov	r6, r4
 8000364:	1a1c      	subs	r4, r3, r0
 8000366:	fa1f f38e 	uxth.w	r3, lr
 800036a:	fbb4 f0f8 	udiv	r0, r4, r8
 800036e:	fb08 4410 	mls	r4, r8, r0, r4
 8000372:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000376:	fb00 f707 	mul.w	r7, r0, r7
 800037a:	429f      	cmp	r7, r3
 800037c:	d908      	bls.n	8000390 <__udivmoddi4+0x148>
 800037e:	eb1c 0303 	adds.w	r3, ip, r3
 8000382:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000386:	d202      	bcs.n	800038e <__udivmoddi4+0x146>
 8000388:	429f      	cmp	r7, r3
 800038a:	f200 80b0 	bhi.w	80004ee <__udivmoddi4+0x2a6>
 800038e:	4620      	mov	r0, r4
 8000390:	1bdb      	subs	r3, r3, r7
 8000392:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000396:	e7a5      	b.n	80002e4 <__udivmoddi4+0x9c>
 8000398:	f1c1 0620 	rsb	r6, r1, #32
 800039c:	408b      	lsls	r3, r1
 800039e:	fa22 f706 	lsr.w	r7, r2, r6
 80003a2:	431f      	orrs	r7, r3
 80003a4:	fa20 fc06 	lsr.w	ip, r0, r6
 80003a8:	fa04 f301 	lsl.w	r3, r4, r1
 80003ac:	ea43 030c 	orr.w	r3, r3, ip
 80003b0:	40f4      	lsrs	r4, r6
 80003b2:	fa00 f801 	lsl.w	r8, r0, r1
 80003b6:	0c38      	lsrs	r0, r7, #16
 80003b8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80003bc:	fbb4 fef0 	udiv	lr, r4, r0
 80003c0:	fa1f fc87 	uxth.w	ip, r7
 80003c4:	fb00 441e 	mls	r4, r0, lr, r4
 80003c8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003cc:	fb0e f90c 	mul.w	r9, lr, ip
 80003d0:	45a1      	cmp	r9, r4
 80003d2:	fa02 f201 	lsl.w	r2, r2, r1
 80003d6:	d90a      	bls.n	80003ee <__udivmoddi4+0x1a6>
 80003d8:	193c      	adds	r4, r7, r4
 80003da:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 80003de:	f080 8084 	bcs.w	80004ea <__udivmoddi4+0x2a2>
 80003e2:	45a1      	cmp	r9, r4
 80003e4:	f240 8081 	bls.w	80004ea <__udivmoddi4+0x2a2>
 80003e8:	f1ae 0e02 	sub.w	lr, lr, #2
 80003ec:	443c      	add	r4, r7
 80003ee:	eba4 0409 	sub.w	r4, r4, r9
 80003f2:	fa1f f983 	uxth.w	r9, r3
 80003f6:	fbb4 f3f0 	udiv	r3, r4, r0
 80003fa:	fb00 4413 	mls	r4, r0, r3, r4
 80003fe:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000402:	fb03 fc0c 	mul.w	ip, r3, ip
 8000406:	45a4      	cmp	ip, r4
 8000408:	d907      	bls.n	800041a <__udivmoddi4+0x1d2>
 800040a:	193c      	adds	r4, r7, r4
 800040c:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000410:	d267      	bcs.n	80004e2 <__udivmoddi4+0x29a>
 8000412:	45a4      	cmp	ip, r4
 8000414:	d965      	bls.n	80004e2 <__udivmoddi4+0x29a>
 8000416:	3b02      	subs	r3, #2
 8000418:	443c      	add	r4, r7
 800041a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 800041e:	fba0 9302 	umull	r9, r3, r0, r2
 8000422:	eba4 040c 	sub.w	r4, r4, ip
 8000426:	429c      	cmp	r4, r3
 8000428:	46ce      	mov	lr, r9
 800042a:	469c      	mov	ip, r3
 800042c:	d351      	bcc.n	80004d2 <__udivmoddi4+0x28a>
 800042e:	d04e      	beq.n	80004ce <__udivmoddi4+0x286>
 8000430:	b155      	cbz	r5, 8000448 <__udivmoddi4+0x200>
 8000432:	ebb8 030e 	subs.w	r3, r8, lr
 8000436:	eb64 040c 	sbc.w	r4, r4, ip
 800043a:	fa04 f606 	lsl.w	r6, r4, r6
 800043e:	40cb      	lsrs	r3, r1
 8000440:	431e      	orrs	r6, r3
 8000442:	40cc      	lsrs	r4, r1
 8000444:	e9c5 6400 	strd	r6, r4, [r5]
 8000448:	2100      	movs	r1, #0
 800044a:	e750      	b.n	80002ee <__udivmoddi4+0xa6>
 800044c:	f1c2 0320 	rsb	r3, r2, #32
 8000450:	fa20 f103 	lsr.w	r1, r0, r3
 8000454:	fa0c fc02 	lsl.w	ip, ip, r2
 8000458:	fa24 f303 	lsr.w	r3, r4, r3
 800045c:	4094      	lsls	r4, r2
 800045e:	430c      	orrs	r4, r1
 8000460:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000464:	fa00 fe02 	lsl.w	lr, r0, r2
 8000468:	fa1f f78c 	uxth.w	r7, ip
 800046c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000470:	fb08 3110 	mls	r1, r8, r0, r3
 8000474:	0c23      	lsrs	r3, r4, #16
 8000476:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800047a:	fb00 f107 	mul.w	r1, r0, r7
 800047e:	4299      	cmp	r1, r3
 8000480:	d908      	bls.n	8000494 <__udivmoddi4+0x24c>
 8000482:	eb1c 0303 	adds.w	r3, ip, r3
 8000486:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 800048a:	d22c      	bcs.n	80004e6 <__udivmoddi4+0x29e>
 800048c:	4299      	cmp	r1, r3
 800048e:	d92a      	bls.n	80004e6 <__udivmoddi4+0x29e>
 8000490:	3802      	subs	r0, #2
 8000492:	4463      	add	r3, ip
 8000494:	1a5b      	subs	r3, r3, r1
 8000496:	b2a4      	uxth	r4, r4
 8000498:	fbb3 f1f8 	udiv	r1, r3, r8
 800049c:	fb08 3311 	mls	r3, r8, r1, r3
 80004a0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80004a4:	fb01 f307 	mul.w	r3, r1, r7
 80004a8:	42a3      	cmp	r3, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x276>
 80004ac:	eb1c 0404 	adds.w	r4, ip, r4
 80004b0:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 80004b4:	d213      	bcs.n	80004de <__udivmoddi4+0x296>
 80004b6:	42a3      	cmp	r3, r4
 80004b8:	d911      	bls.n	80004de <__udivmoddi4+0x296>
 80004ba:	3902      	subs	r1, #2
 80004bc:	4464      	add	r4, ip
 80004be:	1ae4      	subs	r4, r4, r3
 80004c0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80004c4:	e739      	b.n	800033a <__udivmoddi4+0xf2>
 80004c6:	4604      	mov	r4, r0
 80004c8:	e6f0      	b.n	80002ac <__udivmoddi4+0x64>
 80004ca:	4608      	mov	r0, r1
 80004cc:	e706      	b.n	80002dc <__udivmoddi4+0x94>
 80004ce:	45c8      	cmp	r8, r9
 80004d0:	d2ae      	bcs.n	8000430 <__udivmoddi4+0x1e8>
 80004d2:	ebb9 0e02 	subs.w	lr, r9, r2
 80004d6:	eb63 0c07 	sbc.w	ip, r3, r7
 80004da:	3801      	subs	r0, #1
 80004dc:	e7a8      	b.n	8000430 <__udivmoddi4+0x1e8>
 80004de:	4631      	mov	r1, r6
 80004e0:	e7ed      	b.n	80004be <__udivmoddi4+0x276>
 80004e2:	4603      	mov	r3, r0
 80004e4:	e799      	b.n	800041a <__udivmoddi4+0x1d2>
 80004e6:	4630      	mov	r0, r6
 80004e8:	e7d4      	b.n	8000494 <__udivmoddi4+0x24c>
 80004ea:	46d6      	mov	lr, sl
 80004ec:	e77f      	b.n	80003ee <__udivmoddi4+0x1a6>
 80004ee:	4463      	add	r3, ip
 80004f0:	3802      	subs	r0, #2
 80004f2:	e74d      	b.n	8000390 <__udivmoddi4+0x148>
 80004f4:	4606      	mov	r6, r0
 80004f6:	4623      	mov	r3, r4
 80004f8:	4608      	mov	r0, r1
 80004fa:	e70f      	b.n	800031c <__udivmoddi4+0xd4>
 80004fc:	3e02      	subs	r6, #2
 80004fe:	4463      	add	r3, ip
 8000500:	e730      	b.n	8000364 <__udivmoddi4+0x11c>
 8000502:	bf00      	nop

08000504 <__aeabi_idiv0>:
 8000504:	4770      	bx	lr
 8000506:	bf00      	nop

08000508 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000508:	b480      	push	{r7}
 800050a:	b083      	sub	sp, #12
 800050c:	af00      	add	r7, sp, #0
 800050e:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000510:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000514:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8000518:	f003 0301 	and.w	r3, r3, #1
 800051c:	2b00      	cmp	r3, #0
 800051e:	d013      	beq.n	8000548 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000520:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000524:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8000528:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 800052c:	2b00      	cmp	r3, #0
 800052e:	d00b      	beq.n	8000548 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000530:	e000      	b.n	8000534 <ITM_SendChar+0x2c>
    {
      __NOP();
 8000532:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000534:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000538:	681b      	ldr	r3, [r3, #0]
 800053a:	2b00      	cmp	r3, #0
 800053c:	d0f9      	beq.n	8000532 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 800053e:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000542:	687a      	ldr	r2, [r7, #4]
 8000544:	b2d2      	uxtb	r2, r2
 8000546:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000548:	687b      	ldr	r3, [r7, #4]
}
 800054a:	4618      	mov	r0, r3
 800054c:	370c      	adds	r7, #12
 800054e:	46bd      	mov	sp, r7
 8000550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000554:	4770      	bx	lr

08000556 <_write>:

extern UART_HandleTypeDef huart1;

#ifdef SWV_CONSOLE
	int _write(int file, char *ptr, int len)
	{
 8000556:	b580      	push	{r7, lr}
 8000558:	b086      	sub	sp, #24
 800055a:	af00      	add	r7, sp, #0
 800055c:	60f8      	str	r0, [r7, #12]
 800055e:	60b9      	str	r1, [r7, #8]
 8000560:	607a      	str	r2, [r7, #4]
		(void)file;
		int DataIdx;

		for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000562:	2300      	movs	r3, #0
 8000564:	617b      	str	r3, [r7, #20]
 8000566:	e009      	b.n	800057c <_write+0x26>
		{
			ITM_SendChar(*ptr++);
 8000568:	68bb      	ldr	r3, [r7, #8]
 800056a:	1c5a      	adds	r2, r3, #1
 800056c:	60ba      	str	r2, [r7, #8]
 800056e:	781b      	ldrb	r3, [r3, #0]
 8000570:	4618      	mov	r0, r3
 8000572:	f7ff ffc9 	bl	8000508 <ITM_SendChar>
		for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000576:	697b      	ldr	r3, [r7, #20]
 8000578:	3301      	adds	r3, #1
 800057a:	617b      	str	r3, [r7, #20]
 800057c:	697a      	ldr	r2, [r7, #20]
 800057e:	687b      	ldr	r3, [r7, #4]
 8000580:	429a      	cmp	r2, r3
 8000582:	dbf1      	blt.n	8000568 <_write+0x12>
		}
		return len;
 8000584:	687b      	ldr	r3, [r7, #4]
	}
 8000586:	4618      	mov	r0, r3
 8000588:	3718      	adds	r7, #24
 800058a:	46bd      	mov	sp, r7
 800058c:	bd80      	pop	{r7, pc}
	...

08000590 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	b08c      	sub	sp, #48	@ 0x30
 8000594:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000596:	f000 fd04 	bl	8000fa2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800059a:	f000 f87d 	bl	8000698 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800059e:	f000 fa07 	bl	80009b0 <MX_GPIO_Init>
  MX_DMA_Init();
 80005a2:	f000 f9d3 	bl	800094c <MX_DMA_Init>
  MX_ADC1_Init();
 80005a6:	f000 f8c1 	bl	800072c <MX_ADC1_Init>
  MX_FMAC_Init();
 80005aa:	f000 f939 	bl	8000820 <MX_FMAC_Init>
  MX_USART1_UART_Init();
 80005ae:	f000 f981 	bl	80008b4 <MX_USART1_UART_Init>
  MX_TIM6_Init();
 80005b2:	f000 f949 	bl	8000848 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */


  FMAC_FilterConfigTypeDef sFmacConfig;

  sFmacConfig.InputBaseAddress = FMAC_TAPS; 		/*!< Base address of the input buffer (X1) within the internal memory
 80005b6:	233b      	movs	r3, #59	@ 0x3b
 80005b8:	713b      	strb	r3, [r7, #4]
                                                     (0x00 to 0xFF). Ignored if InputBufferSize is set to 0
                                                     (previous configuration kept).
                                                     Note: the buffers can overlap or even coincide exactly. */

  sFmacConfig.InputBufferSize = FMAC_TAPS + 1;		/*!< Number of 16-bit words allocated to the input buffer
 80005ba:	233c      	movs	r3, #60	@ 0x3c
 80005bc:	717b      	strb	r3, [r7, #5]
                                                     (including the optional "headroom").
                                                     0 if a previous configuration should be kept. */

  sFmacConfig.InputThreshold = 0; 					/*!< Input threshold: the buffer full flag will be set if the number
 80005be:	2300      	movs	r3, #0
 80005c0:	60bb      	str	r3, [r7, #8]
                                                     of free spaces in the buffer is lower than this threshold.
                                                     This parameter can be a value
                                                     of @ref FMAC_Data_Buffer_Threshold. */


  sFmacConfig.CoeffBaseAddress = 0; 				/*!< Base address of the coefficient buffer (X2) within the internal
 80005c2:	2300      	movs	r3, #0
 80005c4:	733b      	strb	r3, [r7, #12]
                                                     memory (0x00 to 0xFF). Ignored if CoeffBufferSize is set to 0
                                                     (previous configuration kept).
                                                     Note: the buffers can overlap or even coincide exactly. */

  sFmacConfig.CoeffBufferSize = FMAC_TAPS; 		/*!< Number of 16-bit words allocated to the coefficient buffer.
 80005c6:	233b      	movs	r3, #59	@ 0x3b
 80005c8:	737b      	strb	r3, [r7, #13]
                                                     0 if a previous configuration should be kept. */

  sFmacConfig.OutputBaseAddress = FMAC_TAPS*2 + 1; /*!< Base address of the output buffer (Y) within the internal
 80005ca:	2377      	movs	r3, #119	@ 0x77
 80005cc:	73bb      	strb	r3, [r7, #14]
                                                     memory (0x00 to 0xFF). Ignored if OuputBufferSize is set to 0
                                                     (previous configuration kept).
                                                     Note: the buffers can overlap or even coincide exactly. */

  sFmacConfig.OutputBufferSize = FMAC_OUT_BUFFER_SIZE;/*!< Number of 16-bit words allocated to the output buffer
 80005ce:	2301      	movs	r3, #1
 80005d0:	73fb      	strb	r3, [r7, #15]
                                                    (including the optional "headroom").
                                                     0 if a previous configuration should be kept. */

  sFmacConfig.OutputThreshold = 0; 					/*!< Output threshold: the buffer empty flag will be set if the number
 80005d2:	2300      	movs	r3, #0
 80005d4:	613b      	str	r3, [r7, #16]
                                                     of unread values in the buffer is lower than this threshold.
                                                     This parameter can be a value
                                                     of @ref FMAC_Data_Buffer_Threshold. */

  sFmacConfig.pCoeffA = NULL; 						/*!< [IIR only] Initialization of the coefficient vector A.
 80005d6:	2300      	movs	r3, #0
 80005d8:	617b      	str	r3, [r7, #20]
                                                     If not needed, it should be set to NULL. */

  sFmacConfig.CoeffASize = 0;						/*!< Size of the coefficient vector A. */
 80005da:	2300      	movs	r3, #0
 80005dc:	763b      	strb	r3, [r7, #24]

  sFmacConfig.pCoeffB = FMAC_CoeffB; 				/*!< Initialization of the coefficient vector B.
 80005de:	4b24      	ldr	r3, [pc, #144]	@ (8000670 <main+0xe0>)
 80005e0:	61fb      	str	r3, [r7, #28]
                                                     If not needed (re-use of a previously loaded buffer),
                                                     it should be set to NULL. */

  sFmacConfig.CoeffBSize = FMAC_TAPS; 			/*!< Size of the coefficient vector B. */
 80005e2:	233b      	movs	r3, #59	@ 0x3b
 80005e4:	f887 3020 	strb.w	r3, [r7, #32]

  sFmacConfig.InputAccess = FMAC_BUFFER_ACCESS_NONE;/*!< Access to the input buffer (internal memory area):
 80005e8:	2300      	movs	r3, #0
 80005ea:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
                                                     DMA, IT, Polling, None.
                                                     This parameter can be a value of @ref FMAC_Buffer_Access. */

  sFmacConfig.OutputAccess = FMAC_BUFFER_ACCESS_DMA;/*!< Access to the output buffer (internal memory area):
 80005ee:	2301      	movs	r3, #1
 80005f0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
                                                     DMA, IT, Polling, None.
                                                     This parameter can be a value of @ref FMAC_Buffer_Access. */

  sFmacConfig.Clip = FMAC_CLIP_ENABLED; 			/*!< Enable or disable the clipping feature. If the q1.15 range
 80005f4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80005f8:	627b      	str	r3, [r7, #36]	@ 0x24
                                                     is exceeded, wrapping is done when the clipping feature is disabled
                                                     and saturation is done when the clipping feature is enabled.
                                                     This parameter can be a value of @ref FMAC_Clip_State. */

  sFmacConfig.Filter = FMAC_FUNC_CONVO_FIR; 		/*!< Filter type.
 80005fa:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80005fe:	62bb      	str	r3, [r7, #40]	@ 0x28
                                                     This parameter can be a value
                                                     of @ref FMAC_Functions (filter related values). */

  sFmacConfig.P = FMAC_TAPS; 						/*!< Parameter P (vector length, number of filter taps, etc.). */
 8000600:	233b      	movs	r3, #59	@ 0x3b
 8000602:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c

  sFmacConfig.Q = 0; 								/*!< Parameter Q (vector length, etc.). Ignored if not needed. */
 8000606:	2300      	movs	r3, #0
 8000608:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d

  sFmacConfig.R = 0;  								/*!< Parameter R (gain, etc.). Ignored if not needed. */
 800060c:	2300      	movs	r3, #0
 800060e:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e

  if (HAL_FMAC_FilterConfig(&hfmac, &sFmacConfig) != HAL_OK) {
 8000612:	1d3b      	adds	r3, r7, #4
 8000614:	4619      	mov	r1, r3
 8000616:	4817      	ldr	r0, [pc, #92]	@ (8000674 <main+0xe4>)
 8000618:	f002 fc75 	bl	8002f06 <HAL_FMAC_FilterConfig>
 800061c:	4603      	mov	r3, r0
 800061e:	2b00      	cmp	r3, #0
 8000620:	d001      	beq.n	8000626 <main+0x96>
	  Error_Handler();
 8000622:	f000 fa29 	bl	8000a78 <Error_Handler>
  }


  // Start FMAC
  HAL_FMAC_FilterStart(&hfmac, (int16_t*)&FMAC_OutBuf, (uint16_t*)&sFmacConfig.OutputBufferSize);
 8000626:	1d3b      	adds	r3, r7, #4
 8000628:	330b      	adds	r3, #11
 800062a:	461a      	mov	r2, r3
 800062c:	4912      	ldr	r1, [pc, #72]	@ (8000678 <main+0xe8>)
 800062e:	4811      	ldr	r0, [pc, #68]	@ (8000674 <main+0xe4>)
 8000630:	f002 fc78 	bl	8002f24 <HAL_FMAC_FilterStart>

  // Calibrate ADC
  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8000634:	217f      	movs	r1, #127	@ 0x7f
 8000636:	4811      	ldr	r0, [pc, #68]	@ (800067c <main+0xec>)
 8000638:	f001 ff9c 	bl	8002574 <HAL_ADCEx_Calibration_Start>

  // Start ADC with DMA. ADC Convertation result will placed to FMAC->WDATA
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&FMAC->WDATA, FMAC_IN_BUFFER_SIZE);
 800063c:	2201      	movs	r2, #1
 800063e:	4910      	ldr	r1, [pc, #64]	@ (8000680 <main+0xf0>)
 8000640:	480e      	ldr	r0, [pc, #56]	@ (800067c <main+0xec>)
 8000642:	f001 f909 	bl	8001858 <HAL_ADC_Start_DMA>


  // Start Clock Timer
  HAL_TIM_Base_Start(&htim6);
 8000646:	480f      	ldr	r0, [pc, #60]	@ (8000684 <main+0xf4>)
 8000648:	f004 f9b6 	bl	80049b8 <HAL_TIM_Base_Start>

  printf("\r\nStart\r\n");
 800064c:	480e      	ldr	r0, [pc, #56]	@ (8000688 <main+0xf8>)
 800064e:	f005 fa89 	bl	8005b64 <puts>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  ADC_Value = FMAC->WDATA;
 8000652:	4b0e      	ldr	r3, [pc, #56]	@ (800068c <main+0xfc>)
 8000654:	699b      	ldr	r3, [r3, #24]
 8000656:	b29a      	uxth	r2, r3
 8000658:	4b0d      	ldr	r3, [pc, #52]	@ (8000690 <main+0x100>)
 800065a:	801a      	strh	r2, [r3, #0]
	  FMAC_Value = FMAC_OutBuf[0];
 800065c:	4b06      	ldr	r3, [pc, #24]	@ (8000678 <main+0xe8>)
 800065e:	881a      	ldrh	r2, [r3, #0]
 8000660:	4b0c      	ldr	r3, [pc, #48]	@ (8000694 <main+0x104>)
 8000662:	801a      	strh	r2, [r3, #0]

	  HAL_Delay(1);
 8000664:	2001      	movs	r0, #1
 8000666:	f000 fd0d 	bl	8001084 <HAL_Delay>
	  ADC_Value = FMAC->WDATA;
 800066a:	bf00      	nop
 800066c:	e7f1      	b.n	8000652 <main+0xc2>
 800066e:	bf00      	nop
 8000670:	20000000 	.word	0x20000000
 8000674:	200001c8 	.word	0x200001c8
 8000678:	20000340 	.word	0x20000340
 800067c:	200000fc 	.word	0x200000fc
 8000680:	40021418 	.word	0x40021418
 8000684:	20000260 	.word	0x20000260
 8000688:	080062a4 	.word	0x080062a4
 800068c:	40021400 	.word	0x40021400
 8000690:	20000342 	.word	0x20000342
 8000694:	20000344 	.word	0x20000344

08000698 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000698:	b580      	push	{r7, lr}
 800069a:	b094      	sub	sp, #80	@ 0x50
 800069c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800069e:	f107 0318 	add.w	r3, r7, #24
 80006a2:	2238      	movs	r2, #56	@ 0x38
 80006a4:	2100      	movs	r1, #0
 80006a6:	4618      	mov	r0, r3
 80006a8:	f005 fb3c 	bl	8005d24 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006ac:	1d3b      	adds	r3, r7, #4
 80006ae:	2200      	movs	r2, #0
 80006b0:	601a      	str	r2, [r3, #0]
 80006b2:	605a      	str	r2, [r3, #4]
 80006b4:	609a      	str	r2, [r3, #8]
 80006b6:	60da      	str	r2, [r3, #12]
 80006b8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80006ba:	2000      	movs	r0, #0
 80006bc:	f003 f952 	bl	8003964 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80006c0:	2301      	movs	r3, #1
 80006c2:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80006c4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80006c8:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006ca:	2302      	movs	r3, #2
 80006cc:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80006ce:	2303      	movs	r3, #3
 80006d0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 80006d2:	2302      	movs	r3, #2
 80006d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 80006d6:	2355      	movs	r3, #85	@ 0x55
 80006d8:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006da:	2302      	movs	r3, #2
 80006dc:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80006de:	2302      	movs	r3, #2
 80006e0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80006e2:	2302      	movs	r3, #2
 80006e4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006e6:	f107 0318 	add.w	r3, r7, #24
 80006ea:	4618      	mov	r0, r3
 80006ec:	f003 f9ee 	bl	8003acc <HAL_RCC_OscConfig>
 80006f0:	4603      	mov	r3, r0
 80006f2:	2b00      	cmp	r3, #0
 80006f4:	d001      	beq.n	80006fa <SystemClock_Config+0x62>
  {
    Error_Handler();
 80006f6:	f000 f9bf 	bl	8000a78 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006fa:	230f      	movs	r3, #15
 80006fc:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006fe:	2303      	movs	r3, #3
 8000700:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000702:	2300      	movs	r3, #0
 8000704:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000706:	2300      	movs	r3, #0
 8000708:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800070a:	2300      	movs	r3, #0
 800070c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800070e:	1d3b      	adds	r3, r7, #4
 8000710:	2104      	movs	r1, #4
 8000712:	4618      	mov	r0, r3
 8000714:	f003 fcec 	bl	80040f0 <HAL_RCC_ClockConfig>
 8000718:	4603      	mov	r3, r0
 800071a:	2b00      	cmp	r3, #0
 800071c:	d001      	beq.n	8000722 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 800071e:	f000 f9ab 	bl	8000a78 <Error_Handler>
  }
}
 8000722:	bf00      	nop
 8000724:	3750      	adds	r7, #80	@ 0x50
 8000726:	46bd      	mov	sp, r7
 8000728:	bd80      	pop	{r7, pc}
	...

0800072c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800072c:	b580      	push	{r7, lr}
 800072e:	b08c      	sub	sp, #48	@ 0x30
 8000730:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000732:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000736:	2200      	movs	r2, #0
 8000738:	601a      	str	r2, [r3, #0]
 800073a:	605a      	str	r2, [r3, #4]
 800073c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800073e:	1d3b      	adds	r3, r7, #4
 8000740:	2220      	movs	r2, #32
 8000742:	2100      	movs	r1, #0
 8000744:	4618      	mov	r0, r3
 8000746:	f005 faed 	bl	8005d24 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800074a:	4b33      	ldr	r3, [pc, #204]	@ (8000818 <MX_ADC1_Init+0xec>)
 800074c:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000750:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV12;
 8000752:	4b31      	ldr	r3, [pc, #196]	@ (8000818 <MX_ADC1_Init+0xec>)
 8000754:	f44f 12c0 	mov.w	r2, #1572864	@ 0x180000
 8000758:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800075a:	4b2f      	ldr	r3, [pc, #188]	@ (8000818 <MX_ADC1_Init+0xec>)
 800075c:	2200      	movs	r2, #0
 800075e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000760:	4b2d      	ldr	r3, [pc, #180]	@ (8000818 <MX_ADC1_Init+0xec>)
 8000762:	2200      	movs	r2, #0
 8000764:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8000766:	4b2c      	ldr	r3, [pc, #176]	@ (8000818 <MX_ADC1_Init+0xec>)
 8000768:	2200      	movs	r2, #0
 800076a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800076c:	4b2a      	ldr	r3, [pc, #168]	@ (8000818 <MX_ADC1_Init+0xec>)
 800076e:	2200      	movs	r2, #0
 8000770:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000772:	4b29      	ldr	r3, [pc, #164]	@ (8000818 <MX_ADC1_Init+0xec>)
 8000774:	2204      	movs	r2, #4
 8000776:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000778:	4b27      	ldr	r3, [pc, #156]	@ (8000818 <MX_ADC1_Init+0xec>)
 800077a:	2200      	movs	r2, #0
 800077c:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800077e:	4b26      	ldr	r3, [pc, #152]	@ (8000818 <MX_ADC1_Init+0xec>)
 8000780:	2200      	movs	r2, #0
 8000782:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8000784:	4b24      	ldr	r3, [pc, #144]	@ (8000818 <MX_ADC1_Init+0xec>)
 8000786:	2201      	movs	r2, #1
 8000788:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800078a:	4b23      	ldr	r3, [pc, #140]	@ (8000818 <MX_ADC1_Init+0xec>)
 800078c:	2200      	movs	r2, #0
 800078e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T6_TRGO;
 8000792:	4b21      	ldr	r3, [pc, #132]	@ (8000818 <MX_ADC1_Init+0xec>)
 8000794:	f44f 62b4 	mov.w	r2, #1440	@ 0x5a0
 8000798:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800079a:	4b1f      	ldr	r3, [pc, #124]	@ (8000818 <MX_ADC1_Init+0xec>)
 800079c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80007a0:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80007a2:	4b1d      	ldr	r3, [pc, #116]	@ (8000818 <MX_ADC1_Init+0xec>)
 80007a4:	2201      	movs	r2, #1
 80007a6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80007aa:	4b1b      	ldr	r3, [pc, #108]	@ (8000818 <MX_ADC1_Init+0xec>)
 80007ac:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80007b0:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 80007b2:	4b19      	ldr	r3, [pc, #100]	@ (8000818 <MX_ADC1_Init+0xec>)
 80007b4:	2200      	movs	r2, #0
 80007b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80007ba:	4817      	ldr	r0, [pc, #92]	@ (8000818 <MX_ADC1_Init+0xec>)
 80007bc:	f000 fec8 	bl	8001550 <HAL_ADC_Init>
 80007c0:	4603      	mov	r3, r0
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	d001      	beq.n	80007ca <MX_ADC1_Init+0x9e>
  {
    Error_Handler();
 80007c6:	f000 f957 	bl	8000a78 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80007ca:	2300      	movs	r3, #0
 80007cc:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80007ce:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80007d2:	4619      	mov	r1, r3
 80007d4:	4810      	ldr	r0, [pc, #64]	@ (8000818 <MX_ADC1_Init+0xec>)
 80007d6:	f001 ff2f 	bl	8002638 <HAL_ADCEx_MultiModeConfigChannel>
 80007da:	4603      	mov	r3, r0
 80007dc:	2b00      	cmp	r3, #0
 80007de:	d001      	beq.n	80007e4 <MX_ADC1_Init+0xb8>
  {
    Error_Handler();
 80007e0:	f000 f94a 	bl	8000a78 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80007e4:	4b0d      	ldr	r3, [pc, #52]	@ (800081c <MX_ADC1_Init+0xf0>)
 80007e6:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80007e8:	2306      	movs	r3, #6
 80007ea:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80007ec:	2300      	movs	r3, #0
 80007ee:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80007f0:	237f      	movs	r3, #127	@ 0x7f
 80007f2:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80007f4:	2304      	movs	r3, #4
 80007f6:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80007f8:	2300      	movs	r3, #0
 80007fa:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007fc:	1d3b      	adds	r3, r7, #4
 80007fe:	4619      	mov	r1, r3
 8000800:	4805      	ldr	r0, [pc, #20]	@ (8000818 <MX_ADC1_Init+0xec>)
 8000802:	f001 f8fb 	bl	80019fc <HAL_ADC_ConfigChannel>
 8000806:	4603      	mov	r3, r0
 8000808:	2b00      	cmp	r3, #0
 800080a:	d001      	beq.n	8000810 <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 800080c:	f000 f934 	bl	8000a78 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000810:	bf00      	nop
 8000812:	3730      	adds	r7, #48	@ 0x30
 8000814:	46bd      	mov	sp, r7
 8000816:	bd80      	pop	{r7, pc}
 8000818:	200000fc 	.word	0x200000fc
 800081c:	04300002 	.word	0x04300002

08000820 <MX_FMAC_Init>:
  * @brief FMAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_FMAC_Init(void)
{
 8000820:	b580      	push	{r7, lr}
 8000822:	af00      	add	r7, sp, #0
  /* USER CODE END FMAC_Init 0 */

  /* USER CODE BEGIN FMAC_Init 1 */

  /* USER CODE END FMAC_Init 1 */
  hfmac.Instance = FMAC;
 8000824:	4b06      	ldr	r3, [pc, #24]	@ (8000840 <MX_FMAC_Init+0x20>)
 8000826:	4a07      	ldr	r2, [pc, #28]	@ (8000844 <MX_FMAC_Init+0x24>)
 8000828:	601a      	str	r2, [r3, #0]
  if (HAL_FMAC_Init(&hfmac) != HAL_OK)
 800082a:	4805      	ldr	r0, [pc, #20]	@ (8000840 <MX_FMAC_Init+0x20>)
 800082c:	f002 fb2a 	bl	8002e84 <HAL_FMAC_Init>
 8000830:	4603      	mov	r3, r0
 8000832:	2b00      	cmp	r3, #0
 8000834:	d001      	beq.n	800083a <MX_FMAC_Init+0x1a>
  {
    Error_Handler();
 8000836:	f000 f91f 	bl	8000a78 <Error_Handler>
  }
  /* USER CODE BEGIN FMAC_Init 2 */

  /* USER CODE END FMAC_Init 2 */

}
 800083a:	bf00      	nop
 800083c:	bd80      	pop	{r7, pc}
 800083e:	bf00      	nop
 8000840:	200001c8 	.word	0x200001c8
 8000844:	40021400 	.word	0x40021400

08000848 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	b084      	sub	sp, #16
 800084c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800084e:	1d3b      	adds	r3, r7, #4
 8000850:	2200      	movs	r2, #0
 8000852:	601a      	str	r2, [r3, #0]
 8000854:	605a      	str	r2, [r3, #4]
 8000856:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8000858:	4b14      	ldr	r3, [pc, #80]	@ (80008ac <MX_TIM6_Init+0x64>)
 800085a:	4a15      	ldr	r2, [pc, #84]	@ (80008b0 <MX_TIM6_Init+0x68>)
 800085c:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 170-1;
 800085e:	4b13      	ldr	r3, [pc, #76]	@ (80008ac <MX_TIM6_Init+0x64>)
 8000860:	22a9      	movs	r2, #169	@ 0xa9
 8000862:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000864:	4b11      	ldr	r3, [pc, #68]	@ (80008ac <MX_TIM6_Init+0x64>)
 8000866:	2200      	movs	r2, #0
 8000868:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1000;
 800086a:	4b10      	ldr	r3, [pc, #64]	@ (80008ac <MX_TIM6_Init+0x64>)
 800086c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000870:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000872:	4b0e      	ldr	r3, [pc, #56]	@ (80008ac <MX_TIM6_Init+0x64>)
 8000874:	2200      	movs	r2, #0
 8000876:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8000878:	480c      	ldr	r0, [pc, #48]	@ (80008ac <MX_TIM6_Init+0x64>)
 800087a:	f004 f845 	bl	8004908 <HAL_TIM_Base_Init>
 800087e:	4603      	mov	r3, r0
 8000880:	2b00      	cmp	r3, #0
 8000882:	d001      	beq.n	8000888 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8000884:	f000 f8f8 	bl	8000a78 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000888:	2320      	movs	r3, #32
 800088a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800088c:	2300      	movs	r3, #0
 800088e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8000890:	1d3b      	adds	r3, r7, #4
 8000892:	4619      	mov	r1, r3
 8000894:	4805      	ldr	r0, [pc, #20]	@ (80008ac <MX_TIM6_Init+0x64>)
 8000896:	f004 f98d 	bl	8004bb4 <HAL_TIMEx_MasterConfigSynchronization>
 800089a:	4603      	mov	r3, r0
 800089c:	2b00      	cmp	r3, #0
 800089e:	d001      	beq.n	80008a4 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 80008a0:	f000 f8ea 	bl	8000a78 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80008a4:	bf00      	nop
 80008a6:	3710      	adds	r7, #16
 80008a8:	46bd      	mov	sp, r7
 80008aa:	bd80      	pop	{r7, pc}
 80008ac:	20000260 	.word	0x20000260
 80008b0:	40001000 	.word	0x40001000

080008b4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80008b4:	b580      	push	{r7, lr}
 80008b6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80008b8:	4b22      	ldr	r3, [pc, #136]	@ (8000944 <MX_USART1_UART_Init+0x90>)
 80008ba:	4a23      	ldr	r2, [pc, #140]	@ (8000948 <MX_USART1_UART_Init+0x94>)
 80008bc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80008be:	4b21      	ldr	r3, [pc, #132]	@ (8000944 <MX_USART1_UART_Init+0x90>)
 80008c0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80008c4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80008c6:	4b1f      	ldr	r3, [pc, #124]	@ (8000944 <MX_USART1_UART_Init+0x90>)
 80008c8:	2200      	movs	r2, #0
 80008ca:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80008cc:	4b1d      	ldr	r3, [pc, #116]	@ (8000944 <MX_USART1_UART_Init+0x90>)
 80008ce:	2200      	movs	r2, #0
 80008d0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80008d2:	4b1c      	ldr	r3, [pc, #112]	@ (8000944 <MX_USART1_UART_Init+0x90>)
 80008d4:	2200      	movs	r2, #0
 80008d6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80008d8:	4b1a      	ldr	r3, [pc, #104]	@ (8000944 <MX_USART1_UART_Init+0x90>)
 80008da:	220c      	movs	r2, #12
 80008dc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008de:	4b19      	ldr	r3, [pc, #100]	@ (8000944 <MX_USART1_UART_Init+0x90>)
 80008e0:	2200      	movs	r2, #0
 80008e2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80008e4:	4b17      	ldr	r3, [pc, #92]	@ (8000944 <MX_USART1_UART_Init+0x90>)
 80008e6:	2200      	movs	r2, #0
 80008e8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80008ea:	4b16      	ldr	r3, [pc, #88]	@ (8000944 <MX_USART1_UART_Init+0x90>)
 80008ec:	2200      	movs	r2, #0
 80008ee:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80008f0:	4b14      	ldr	r3, [pc, #80]	@ (8000944 <MX_USART1_UART_Init+0x90>)
 80008f2:	2200      	movs	r2, #0
 80008f4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80008f6:	4b13      	ldr	r3, [pc, #76]	@ (8000944 <MX_USART1_UART_Init+0x90>)
 80008f8:	2200      	movs	r2, #0
 80008fa:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80008fc:	4811      	ldr	r0, [pc, #68]	@ (8000944 <MX_USART1_UART_Init+0x90>)
 80008fe:	f004 f9db 	bl	8004cb8 <HAL_UART_Init>
 8000902:	4603      	mov	r3, r0
 8000904:	2b00      	cmp	r3, #0
 8000906:	d001      	beq.n	800090c <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000908:	f000 f8b6 	bl	8000a78 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800090c:	2100      	movs	r1, #0
 800090e:	480d      	ldr	r0, [pc, #52]	@ (8000944 <MX_USART1_UART_Init+0x90>)
 8000910:	f004 ff46 	bl	80057a0 <HAL_UARTEx_SetTxFifoThreshold>
 8000914:	4603      	mov	r3, r0
 8000916:	2b00      	cmp	r3, #0
 8000918:	d001      	beq.n	800091e <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 800091a:	f000 f8ad 	bl	8000a78 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800091e:	2100      	movs	r1, #0
 8000920:	4808      	ldr	r0, [pc, #32]	@ (8000944 <MX_USART1_UART_Init+0x90>)
 8000922:	f004 ff7b 	bl	800581c <HAL_UARTEx_SetRxFifoThreshold>
 8000926:	4603      	mov	r3, r0
 8000928:	2b00      	cmp	r3, #0
 800092a:	d001      	beq.n	8000930 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 800092c:	f000 f8a4 	bl	8000a78 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000930:	4804      	ldr	r0, [pc, #16]	@ (8000944 <MX_USART1_UART_Init+0x90>)
 8000932:	f004 fefc 	bl	800572e <HAL_UARTEx_DisableFifoMode>
 8000936:	4603      	mov	r3, r0
 8000938:	2b00      	cmp	r3, #0
 800093a:	d001      	beq.n	8000940 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 800093c:	f000 f89c 	bl	8000a78 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000940:	bf00      	nop
 8000942:	bd80      	pop	{r7, pc}
 8000944:	200002ac 	.word	0x200002ac
 8000948:	40013800 	.word	0x40013800

0800094c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	b082      	sub	sp, #8
 8000950:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8000952:	4b16      	ldr	r3, [pc, #88]	@ (80009ac <MX_DMA_Init+0x60>)
 8000954:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000956:	4a15      	ldr	r2, [pc, #84]	@ (80009ac <MX_DMA_Init+0x60>)
 8000958:	f043 0304 	orr.w	r3, r3, #4
 800095c:	6493      	str	r3, [r2, #72]	@ 0x48
 800095e:	4b13      	ldr	r3, [pc, #76]	@ (80009ac <MX_DMA_Init+0x60>)
 8000960:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000962:	f003 0304 	and.w	r3, r3, #4
 8000966:	607b      	str	r3, [r7, #4]
 8000968:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800096a:	4b10      	ldr	r3, [pc, #64]	@ (80009ac <MX_DMA_Init+0x60>)
 800096c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800096e:	4a0f      	ldr	r2, [pc, #60]	@ (80009ac <MX_DMA_Init+0x60>)
 8000970:	f043 0301 	orr.w	r3, r3, #1
 8000974:	6493      	str	r3, [r2, #72]	@ 0x48
 8000976:	4b0d      	ldr	r3, [pc, #52]	@ (80009ac <MX_DMA_Init+0x60>)
 8000978:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800097a:	f003 0301 	and.w	r3, r3, #1
 800097e:	603b      	str	r3, [r7, #0]
 8000980:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000982:	2200      	movs	r2, #0
 8000984:	2100      	movs	r1, #0
 8000986:	200b      	movs	r0, #11
 8000988:	f001 ffd5 	bl	8002936 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800098c:	200b      	movs	r0, #11
 800098e:	f001 ffec 	bl	800296a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8000992:	2200      	movs	r2, #0
 8000994:	2100      	movs	r1, #0
 8000996:	200c      	movs	r0, #12
 8000998:	f001 ffcd 	bl	8002936 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 800099c:	200c      	movs	r0, #12
 800099e:	f001 ffe4 	bl	800296a <HAL_NVIC_EnableIRQ>

}
 80009a2:	bf00      	nop
 80009a4:	3708      	adds	r7, #8
 80009a6:	46bd      	mov	sp, r7
 80009a8:	bd80      	pop	{r7, pc}
 80009aa:	bf00      	nop
 80009ac:	40021000 	.word	0x40021000

080009b0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	b08a      	sub	sp, #40	@ 0x28
 80009b4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009b6:	f107 0314 	add.w	r3, r7, #20
 80009ba:	2200      	movs	r2, #0
 80009bc:	601a      	str	r2, [r3, #0]
 80009be:	605a      	str	r2, [r3, #4]
 80009c0:	609a      	str	r2, [r3, #8]
 80009c2:	60da      	str	r2, [r3, #12]
 80009c4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009c6:	4b2a      	ldr	r3, [pc, #168]	@ (8000a70 <MX_GPIO_Init+0xc0>)
 80009c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009ca:	4a29      	ldr	r2, [pc, #164]	@ (8000a70 <MX_GPIO_Init+0xc0>)
 80009cc:	f043 0304 	orr.w	r3, r3, #4
 80009d0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009d2:	4b27      	ldr	r3, [pc, #156]	@ (8000a70 <MX_GPIO_Init+0xc0>)
 80009d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009d6:	f003 0304 	and.w	r3, r3, #4
 80009da:	613b      	str	r3, [r7, #16]
 80009dc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80009de:	4b24      	ldr	r3, [pc, #144]	@ (8000a70 <MX_GPIO_Init+0xc0>)
 80009e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009e2:	4a23      	ldr	r2, [pc, #140]	@ (8000a70 <MX_GPIO_Init+0xc0>)
 80009e4:	f043 0320 	orr.w	r3, r3, #32
 80009e8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009ea:	4b21      	ldr	r3, [pc, #132]	@ (8000a70 <MX_GPIO_Init+0xc0>)
 80009ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009ee:	f003 0320 	and.w	r3, r3, #32
 80009f2:	60fb      	str	r3, [r7, #12]
 80009f4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009f6:	4b1e      	ldr	r3, [pc, #120]	@ (8000a70 <MX_GPIO_Init+0xc0>)
 80009f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009fa:	4a1d      	ldr	r2, [pc, #116]	@ (8000a70 <MX_GPIO_Init+0xc0>)
 80009fc:	f043 0301 	orr.w	r3, r3, #1
 8000a00:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a02:	4b1b      	ldr	r3, [pc, #108]	@ (8000a70 <MX_GPIO_Init+0xc0>)
 8000a04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a06:	f003 0301 	and.w	r3, r3, #1
 8000a0a:	60bb      	str	r3, [r7, #8]
 8000a0c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a0e:	4b18      	ldr	r3, [pc, #96]	@ (8000a70 <MX_GPIO_Init+0xc0>)
 8000a10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a12:	4a17      	ldr	r2, [pc, #92]	@ (8000a70 <MX_GPIO_Init+0xc0>)
 8000a14:	f043 0302 	orr.w	r3, r3, #2
 8000a18:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a1a:	4b15      	ldr	r3, [pc, #84]	@ (8000a70 <MX_GPIO_Init+0xc0>)
 8000a1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a1e:	f003 0302 	and.w	r3, r3, #2
 8000a22:	607b      	str	r3, [r7, #4]
 8000a24:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000a26:	2200      	movs	r2, #0
 8000a28:	2140      	movs	r1, #64	@ 0x40
 8000a2a:	4812      	ldr	r0, [pc, #72]	@ (8000a74 <MX_GPIO_Init+0xc4>)
 8000a2c:	f002 ff82 	bl	8003934 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : KEY_Pin */
  GPIO_InitStruct.Pin = KEY_Pin;
 8000a30:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000a34:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a36:	2300      	movs	r3, #0
 8000a38:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000a3a:	2302      	movs	r3, #2
 8000a3c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(KEY_GPIO_Port, &GPIO_InitStruct);
 8000a3e:	f107 0314 	add.w	r3, r7, #20
 8000a42:	4619      	mov	r1, r3
 8000a44:	480b      	ldr	r0, [pc, #44]	@ (8000a74 <MX_GPIO_Init+0xc4>)
 8000a46:	f002 fdf3 	bl	8003630 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8000a4a:	2340      	movs	r3, #64	@ 0x40
 8000a4c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a4e:	2301      	movs	r3, #1
 8000a50:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a52:	2300      	movs	r3, #0
 8000a54:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a56:	2300      	movs	r3, #0
 8000a58:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000a5a:	f107 0314 	add.w	r3, r7, #20
 8000a5e:	4619      	mov	r1, r3
 8000a60:	4804      	ldr	r0, [pc, #16]	@ (8000a74 <MX_GPIO_Init+0xc4>)
 8000a62:	f002 fde5 	bl	8003630 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000a66:	bf00      	nop
 8000a68:	3728      	adds	r7, #40	@ 0x28
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	bd80      	pop	{r7, pc}
 8000a6e:	bf00      	nop
 8000a70:	40021000 	.word	0x40021000
 8000a74:	48000800 	.word	0x48000800

08000a78 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a78:	b480      	push	{r7}
 8000a7a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a7c:	b672      	cpsid	i
}
 8000a7e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a80:	bf00      	nop
 8000a82:	e7fd      	b.n	8000a80 <Error_Handler+0x8>

08000a84 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	b082      	sub	sp, #8
 8000a88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a8a:	4b0f      	ldr	r3, [pc, #60]	@ (8000ac8 <HAL_MspInit+0x44>)
 8000a8c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000a8e:	4a0e      	ldr	r2, [pc, #56]	@ (8000ac8 <HAL_MspInit+0x44>)
 8000a90:	f043 0301 	orr.w	r3, r3, #1
 8000a94:	6613      	str	r3, [r2, #96]	@ 0x60
 8000a96:	4b0c      	ldr	r3, [pc, #48]	@ (8000ac8 <HAL_MspInit+0x44>)
 8000a98:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000a9a:	f003 0301 	and.w	r3, r3, #1
 8000a9e:	607b      	str	r3, [r7, #4]
 8000aa0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000aa2:	4b09      	ldr	r3, [pc, #36]	@ (8000ac8 <HAL_MspInit+0x44>)
 8000aa4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000aa6:	4a08      	ldr	r2, [pc, #32]	@ (8000ac8 <HAL_MspInit+0x44>)
 8000aa8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000aac:	6593      	str	r3, [r2, #88]	@ 0x58
 8000aae:	4b06      	ldr	r3, [pc, #24]	@ (8000ac8 <HAL_MspInit+0x44>)
 8000ab0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ab2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ab6:	603b      	str	r3, [r7, #0]
 8000ab8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000aba:	f002 fff7 	bl	8003aac <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000abe:	bf00      	nop
 8000ac0:	3708      	adds	r7, #8
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	bd80      	pop	{r7, pc}
 8000ac6:	bf00      	nop
 8000ac8:	40021000 	.word	0x40021000

08000acc <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000acc:	b580      	push	{r7, lr}
 8000ace:	b09a      	sub	sp, #104	@ 0x68
 8000ad0:	af00      	add	r7, sp, #0
 8000ad2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ad4:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000ad8:	2200      	movs	r2, #0
 8000ada:	601a      	str	r2, [r3, #0]
 8000adc:	605a      	str	r2, [r3, #4]
 8000ade:	609a      	str	r2, [r3, #8]
 8000ae0:	60da      	str	r2, [r3, #12]
 8000ae2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000ae4:	f107 0310 	add.w	r3, r7, #16
 8000ae8:	2244      	movs	r2, #68	@ 0x44
 8000aea:	2100      	movs	r1, #0
 8000aec:	4618      	mov	r0, r3
 8000aee:	f005 f919 	bl	8005d24 <memset>
  if(hadc->Instance==ADC1)
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	681b      	ldr	r3, [r3, #0]
 8000af6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000afa:	d15f      	bne.n	8000bbc <HAL_ADC_MspInit+0xf0>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8000afc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000b00:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8000b02:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8000b06:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b08:	f107 0310 	add.w	r3, r7, #16
 8000b0c:	4618      	mov	r0, r3
 8000b0e:	f003 fd0b 	bl	8004528 <HAL_RCCEx_PeriphCLKConfig>
 8000b12:	4603      	mov	r3, r0
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	d001      	beq.n	8000b1c <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8000b18:	f7ff ffae 	bl	8000a78 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000b1c:	4b29      	ldr	r3, [pc, #164]	@ (8000bc4 <HAL_ADC_MspInit+0xf8>)
 8000b1e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b20:	4a28      	ldr	r2, [pc, #160]	@ (8000bc4 <HAL_ADC_MspInit+0xf8>)
 8000b22:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000b26:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b28:	4b26      	ldr	r3, [pc, #152]	@ (8000bc4 <HAL_ADC_MspInit+0xf8>)
 8000b2a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b2c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000b30:	60fb      	str	r3, [r7, #12]
 8000b32:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b34:	4b23      	ldr	r3, [pc, #140]	@ (8000bc4 <HAL_ADC_MspInit+0xf8>)
 8000b36:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b38:	4a22      	ldr	r2, [pc, #136]	@ (8000bc4 <HAL_ADC_MspInit+0xf8>)
 8000b3a:	f043 0301 	orr.w	r3, r3, #1
 8000b3e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b40:	4b20      	ldr	r3, [pc, #128]	@ (8000bc4 <HAL_ADC_MspInit+0xf8>)
 8000b42:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b44:	f003 0301 	and.w	r3, r3, #1
 8000b48:	60bb      	str	r3, [r7, #8]
 8000b4a:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000b4c:	2301      	movs	r3, #1
 8000b4e:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000b50:	2303      	movs	r3, #3
 8000b52:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b54:	2300      	movs	r3, #0
 8000b56:	65fb      	str	r3, [r7, #92]	@ 0x5c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b58:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000b5c:	4619      	mov	r1, r3
 8000b5e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b62:	f002 fd65 	bl	8003630 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000b66:	4b18      	ldr	r3, [pc, #96]	@ (8000bc8 <HAL_ADC_MspInit+0xfc>)
 8000b68:	4a18      	ldr	r2, [pc, #96]	@ (8000bcc <HAL_ADC_MspInit+0x100>)
 8000b6a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8000b6c:	4b16      	ldr	r3, [pc, #88]	@ (8000bc8 <HAL_ADC_MspInit+0xfc>)
 8000b6e:	2205      	movs	r2, #5
 8000b70:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000b72:	4b15      	ldr	r3, [pc, #84]	@ (8000bc8 <HAL_ADC_MspInit+0xfc>)
 8000b74:	2200      	movs	r2, #0
 8000b76:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000b78:	4b13      	ldr	r3, [pc, #76]	@ (8000bc8 <HAL_ADC_MspInit+0xfc>)
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000b7e:	4b12      	ldr	r3, [pc, #72]	@ (8000bc8 <HAL_ADC_MspInit+0xfc>)
 8000b80:	2280      	movs	r2, #128	@ 0x80
 8000b82:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000b84:	4b10      	ldr	r3, [pc, #64]	@ (8000bc8 <HAL_ADC_MspInit+0xfc>)
 8000b86:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000b8a:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000b8c:	4b0e      	ldr	r3, [pc, #56]	@ (8000bc8 <HAL_ADC_MspInit+0xfc>)
 8000b8e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000b92:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000b94:	4b0c      	ldr	r3, [pc, #48]	@ (8000bc8 <HAL_ADC_MspInit+0xfc>)
 8000b96:	2220      	movs	r2, #32
 8000b98:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000b9a:	4b0b      	ldr	r3, [pc, #44]	@ (8000bc8 <HAL_ADC_MspInit+0xfc>)
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000ba0:	4809      	ldr	r0, [pc, #36]	@ (8000bc8 <HAL_ADC_MspInit+0xfc>)
 8000ba2:	f001 fefd 	bl	80029a0 <HAL_DMA_Init>
 8000ba6:	4603      	mov	r3, r0
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	d001      	beq.n	8000bb0 <HAL_ADC_MspInit+0xe4>
    {
      Error_Handler();
 8000bac:	f7ff ff64 	bl	8000a78 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	4a05      	ldr	r2, [pc, #20]	@ (8000bc8 <HAL_ADC_MspInit+0xfc>)
 8000bb4:	655a      	str	r2, [r3, #84]	@ 0x54
 8000bb6:	4a04      	ldr	r2, [pc, #16]	@ (8000bc8 <HAL_ADC_MspInit+0xfc>)
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000bbc:	bf00      	nop
 8000bbe:	3768      	adds	r7, #104	@ 0x68
 8000bc0:	46bd      	mov	sp, r7
 8000bc2:	bd80      	pop	{r7, pc}
 8000bc4:	40021000 	.word	0x40021000
 8000bc8:	20000168 	.word	0x20000168
 8000bcc:	40020008 	.word	0x40020008

08000bd0 <HAL_FMAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfmac: FMAC handle pointer
  * @retval None
  */
void HAL_FMAC_MspInit(FMAC_HandleTypeDef* hfmac)
{
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	b084      	sub	sp, #16
 8000bd4:	af00      	add	r7, sp, #0
 8000bd6:	6078      	str	r0, [r7, #4]
  if(hfmac->Instance==FMAC)
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	4a1e      	ldr	r2, [pc, #120]	@ (8000c58 <HAL_FMAC_MspInit+0x88>)
 8000bde:	4293      	cmp	r3, r2
 8000be0:	d136      	bne.n	8000c50 <HAL_FMAC_MspInit+0x80>
  {
    /* USER CODE BEGIN FMAC_MspInit 0 */

    /* USER CODE END FMAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_FMAC_CLK_ENABLE();
 8000be2:	4b1e      	ldr	r3, [pc, #120]	@ (8000c5c <HAL_FMAC_MspInit+0x8c>)
 8000be4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000be6:	4a1d      	ldr	r2, [pc, #116]	@ (8000c5c <HAL_FMAC_MspInit+0x8c>)
 8000be8:	f043 0310 	orr.w	r3, r3, #16
 8000bec:	6493      	str	r3, [r2, #72]	@ 0x48
 8000bee:	4b1b      	ldr	r3, [pc, #108]	@ (8000c5c <HAL_FMAC_MspInit+0x8c>)
 8000bf0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000bf2:	f003 0310 	and.w	r3, r3, #16
 8000bf6:	60fb      	str	r3, [r7, #12]
 8000bf8:	68fb      	ldr	r3, [r7, #12]

    /* FMAC DMA Init */
    /* FMAC_READ Init */
    hdma_fmac_read.Instance = DMA1_Channel2;
 8000bfa:	4b19      	ldr	r3, [pc, #100]	@ (8000c60 <HAL_FMAC_MspInit+0x90>)
 8000bfc:	4a19      	ldr	r2, [pc, #100]	@ (8000c64 <HAL_FMAC_MspInit+0x94>)
 8000bfe:	601a      	str	r2, [r3, #0]
    hdma_fmac_read.Init.Request = DMA_REQUEST_FMAC_READ;
 8000c00:	4b17      	ldr	r3, [pc, #92]	@ (8000c60 <HAL_FMAC_MspInit+0x90>)
 8000c02:	226e      	movs	r2, #110	@ 0x6e
 8000c04:	605a      	str	r2, [r3, #4]
    hdma_fmac_read.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000c06:	4b16      	ldr	r3, [pc, #88]	@ (8000c60 <HAL_FMAC_MspInit+0x90>)
 8000c08:	2200      	movs	r2, #0
 8000c0a:	609a      	str	r2, [r3, #8]
    hdma_fmac_read.Init.PeriphInc = DMA_PINC_DISABLE;
 8000c0c:	4b14      	ldr	r3, [pc, #80]	@ (8000c60 <HAL_FMAC_MspInit+0x90>)
 8000c0e:	2200      	movs	r2, #0
 8000c10:	60da      	str	r2, [r3, #12]
    hdma_fmac_read.Init.MemInc = DMA_MINC_ENABLE;
 8000c12:	4b13      	ldr	r3, [pc, #76]	@ (8000c60 <HAL_FMAC_MspInit+0x90>)
 8000c14:	2280      	movs	r2, #128	@ 0x80
 8000c16:	611a      	str	r2, [r3, #16]
    hdma_fmac_read.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000c18:	4b11      	ldr	r3, [pc, #68]	@ (8000c60 <HAL_FMAC_MspInit+0x90>)
 8000c1a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000c1e:	615a      	str	r2, [r3, #20]
    hdma_fmac_read.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000c20:	4b0f      	ldr	r3, [pc, #60]	@ (8000c60 <HAL_FMAC_MspInit+0x90>)
 8000c22:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000c26:	619a      	str	r2, [r3, #24]
    hdma_fmac_read.Init.Mode = DMA_CIRCULAR;
 8000c28:	4b0d      	ldr	r3, [pc, #52]	@ (8000c60 <HAL_FMAC_MspInit+0x90>)
 8000c2a:	2220      	movs	r2, #32
 8000c2c:	61da      	str	r2, [r3, #28]
    hdma_fmac_read.Init.Priority = DMA_PRIORITY_LOW;
 8000c2e:	4b0c      	ldr	r3, [pc, #48]	@ (8000c60 <HAL_FMAC_MspInit+0x90>)
 8000c30:	2200      	movs	r2, #0
 8000c32:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_fmac_read) != HAL_OK)
 8000c34:	480a      	ldr	r0, [pc, #40]	@ (8000c60 <HAL_FMAC_MspInit+0x90>)
 8000c36:	f001 feb3 	bl	80029a0 <HAL_DMA_Init>
 8000c3a:	4603      	mov	r3, r0
 8000c3c:	2b00      	cmp	r3, #0
 8000c3e:	d001      	beq.n	8000c44 <HAL_FMAC_MspInit+0x74>
    {
      Error_Handler();
 8000c40:	f7ff ff1a 	bl	8000a78 <Error_Handler>
    }

    __HAL_LINKDMA(hfmac,hdmaOut,hdma_fmac_read);
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	4a06      	ldr	r2, [pc, #24]	@ (8000c60 <HAL_FMAC_MspInit+0x90>)
 8000c48:	629a      	str	r2, [r3, #40]	@ 0x28
 8000c4a:	4a05      	ldr	r2, [pc, #20]	@ (8000c60 <HAL_FMAC_MspInit+0x90>)
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USER CODE END FMAC_MspInit 1 */

  }

}
 8000c50:	bf00      	nop
 8000c52:	3710      	adds	r7, #16
 8000c54:	46bd      	mov	sp, r7
 8000c56:	bd80      	pop	{r7, pc}
 8000c58:	40021400 	.word	0x40021400
 8000c5c:	40021000 	.word	0x40021000
 8000c60:	20000200 	.word	0x20000200
 8000c64:	4002001c 	.word	0x4002001c

08000c68 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000c68:	b480      	push	{r7}
 8000c6a:	b085      	sub	sp, #20
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	681b      	ldr	r3, [r3, #0]
 8000c74:	4a0a      	ldr	r2, [pc, #40]	@ (8000ca0 <HAL_TIM_Base_MspInit+0x38>)
 8000c76:	4293      	cmp	r3, r2
 8000c78:	d10b      	bne.n	8000c92 <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM6_MspInit 0 */

    /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8000c7a:	4b0a      	ldr	r3, [pc, #40]	@ (8000ca4 <HAL_TIM_Base_MspInit+0x3c>)
 8000c7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c7e:	4a09      	ldr	r2, [pc, #36]	@ (8000ca4 <HAL_TIM_Base_MspInit+0x3c>)
 8000c80:	f043 0310 	orr.w	r3, r3, #16
 8000c84:	6593      	str	r3, [r2, #88]	@ 0x58
 8000c86:	4b07      	ldr	r3, [pc, #28]	@ (8000ca4 <HAL_TIM_Base_MspInit+0x3c>)
 8000c88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c8a:	f003 0310 	and.w	r3, r3, #16
 8000c8e:	60fb      	str	r3, [r7, #12]
 8000c90:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM6_MspInit 1 */

  }

}
 8000c92:	bf00      	nop
 8000c94:	3714      	adds	r7, #20
 8000c96:	46bd      	mov	sp, r7
 8000c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c9c:	4770      	bx	lr
 8000c9e:	bf00      	nop
 8000ca0:	40001000 	.word	0x40001000
 8000ca4:	40021000 	.word	0x40021000

08000ca8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	b09c      	sub	sp, #112	@ 0x70
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cb0:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	601a      	str	r2, [r3, #0]
 8000cb8:	605a      	str	r2, [r3, #4]
 8000cba:	609a      	str	r2, [r3, #8]
 8000cbc:	60da      	str	r2, [r3, #12]
 8000cbe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000cc0:	f107 0318 	add.w	r3, r7, #24
 8000cc4:	2244      	movs	r2, #68	@ 0x44
 8000cc6:	2100      	movs	r1, #0
 8000cc8:	4618      	mov	r0, r3
 8000cca:	f005 f82b 	bl	8005d24 <memset>
  if(huart->Instance==USART1)
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	681b      	ldr	r3, [r3, #0]
 8000cd2:	4a2d      	ldr	r2, [pc, #180]	@ (8000d88 <HAL_UART_MspInit+0xe0>)
 8000cd4:	4293      	cmp	r3, r2
 8000cd6:	d153      	bne.n	8000d80 <HAL_UART_MspInit+0xd8>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000cd8:	2301      	movs	r3, #1
 8000cda:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000cdc:	2300      	movs	r3, #0
 8000cde:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000ce0:	f107 0318 	add.w	r3, r7, #24
 8000ce4:	4618      	mov	r0, r3
 8000ce6:	f003 fc1f 	bl	8004528 <HAL_RCCEx_PeriphCLKConfig>
 8000cea:	4603      	mov	r3, r0
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d001      	beq.n	8000cf4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000cf0:	f7ff fec2 	bl	8000a78 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000cf4:	4b25      	ldr	r3, [pc, #148]	@ (8000d8c <HAL_UART_MspInit+0xe4>)
 8000cf6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000cf8:	4a24      	ldr	r2, [pc, #144]	@ (8000d8c <HAL_UART_MspInit+0xe4>)
 8000cfa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000cfe:	6613      	str	r3, [r2, #96]	@ 0x60
 8000d00:	4b22      	ldr	r3, [pc, #136]	@ (8000d8c <HAL_UART_MspInit+0xe4>)
 8000d02:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000d04:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000d08:	617b      	str	r3, [r7, #20]
 8000d0a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d0c:	4b1f      	ldr	r3, [pc, #124]	@ (8000d8c <HAL_UART_MspInit+0xe4>)
 8000d0e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d10:	4a1e      	ldr	r2, [pc, #120]	@ (8000d8c <HAL_UART_MspInit+0xe4>)
 8000d12:	f043 0304 	orr.w	r3, r3, #4
 8000d16:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d18:	4b1c      	ldr	r3, [pc, #112]	@ (8000d8c <HAL_UART_MspInit+0xe4>)
 8000d1a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d1c:	f003 0304 	and.w	r3, r3, #4
 8000d20:	613b      	str	r3, [r7, #16]
 8000d22:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d24:	4b19      	ldr	r3, [pc, #100]	@ (8000d8c <HAL_UART_MspInit+0xe4>)
 8000d26:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d28:	4a18      	ldr	r2, [pc, #96]	@ (8000d8c <HAL_UART_MspInit+0xe4>)
 8000d2a:	f043 0301 	orr.w	r3, r3, #1
 8000d2e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d30:	4b16      	ldr	r3, [pc, #88]	@ (8000d8c <HAL_UART_MspInit+0xe4>)
 8000d32:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d34:	f003 0301 	and.w	r3, r3, #1
 8000d38:	60fb      	str	r3, [r7, #12]
 8000d3a:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000d3c:	2310      	movs	r3, #16
 8000d3e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d40:	2302      	movs	r3, #2
 8000d42:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d44:	2300      	movs	r3, #0
 8000d46:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d48:	2300      	movs	r3, #0
 8000d4a:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000d4c:	2307      	movs	r3, #7
 8000d4e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d50:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000d54:	4619      	mov	r1, r3
 8000d56:	480e      	ldr	r0, [pc, #56]	@ (8000d90 <HAL_UART_MspInit+0xe8>)
 8000d58:	f002 fc6a 	bl	8003630 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000d5c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000d60:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d62:	2302      	movs	r3, #2
 8000d64:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d66:	2300      	movs	r3, #0
 8000d68:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000d6e:	2307      	movs	r3, #7
 8000d70:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d72:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000d76:	4619      	mov	r1, r3
 8000d78:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d7c:	f002 fc58 	bl	8003630 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8000d80:	bf00      	nop
 8000d82:	3770      	adds	r7, #112	@ 0x70
 8000d84:	46bd      	mov	sp, r7
 8000d86:	bd80      	pop	{r7, pc}
 8000d88:	40013800 	.word	0x40013800
 8000d8c:	40021000 	.word	0x40021000
 8000d90:	48000800 	.word	0x48000800

08000d94 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d94:	b480      	push	{r7}
 8000d96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000d98:	bf00      	nop
 8000d9a:	e7fd      	b.n	8000d98 <NMI_Handler+0x4>

08000d9c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d9c:	b480      	push	{r7}
 8000d9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000da0:	bf00      	nop
 8000da2:	e7fd      	b.n	8000da0 <HardFault_Handler+0x4>

08000da4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000da4:	b480      	push	{r7}
 8000da6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000da8:	bf00      	nop
 8000daa:	e7fd      	b.n	8000da8 <MemManage_Handler+0x4>

08000dac <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000dac:	b480      	push	{r7}
 8000dae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000db0:	bf00      	nop
 8000db2:	e7fd      	b.n	8000db0 <BusFault_Handler+0x4>

08000db4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000db4:	b480      	push	{r7}
 8000db6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000db8:	bf00      	nop
 8000dba:	e7fd      	b.n	8000db8 <UsageFault_Handler+0x4>

08000dbc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000dbc:	b480      	push	{r7}
 8000dbe:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000dc0:	bf00      	nop
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc8:	4770      	bx	lr

08000dca <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000dca:	b480      	push	{r7}
 8000dcc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000dce:	bf00      	nop
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd6:	4770      	bx	lr

08000dd8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000dd8:	b480      	push	{r7}
 8000dda:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ddc:	bf00      	nop
 8000dde:	46bd      	mov	sp, r7
 8000de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de4:	4770      	bx	lr

08000de6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000de6:	b580      	push	{r7, lr}
 8000de8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000dea:	f000 f92d 	bl	8001048 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000dee:	bf00      	nop
 8000df0:	bd80      	pop	{r7, pc}
	...

08000df4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8000df8:	4802      	ldr	r0, [pc, #8]	@ (8000e04 <DMA1_Channel1_IRQHandler+0x10>)
 8000dfa:	f001 fef4 	bl	8002be6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000dfe:	bf00      	nop
 8000e00:	bd80      	pop	{r7, pc}
 8000e02:	bf00      	nop
 8000e04:	20000168 	.word	0x20000168

08000e08 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_fmac_read);
 8000e0c:	4802      	ldr	r0, [pc, #8]	@ (8000e18 <DMA1_Channel2_IRQHandler+0x10>)
 8000e0e:	f001 feea 	bl	8002be6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8000e12:	bf00      	nop
 8000e14:	bd80      	pop	{r7, pc}
 8000e16:	bf00      	nop
 8000e18:	20000200 	.word	0x20000200

08000e1c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	b086      	sub	sp, #24
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	60f8      	str	r0, [r7, #12]
 8000e24:	60b9      	str	r1, [r7, #8]
 8000e26:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e28:	2300      	movs	r3, #0
 8000e2a:	617b      	str	r3, [r7, #20]
 8000e2c:	e00a      	b.n	8000e44 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000e2e:	f3af 8000 	nop.w
 8000e32:	4601      	mov	r1, r0
 8000e34:	68bb      	ldr	r3, [r7, #8]
 8000e36:	1c5a      	adds	r2, r3, #1
 8000e38:	60ba      	str	r2, [r7, #8]
 8000e3a:	b2ca      	uxtb	r2, r1
 8000e3c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e3e:	697b      	ldr	r3, [r7, #20]
 8000e40:	3301      	adds	r3, #1
 8000e42:	617b      	str	r3, [r7, #20]
 8000e44:	697a      	ldr	r2, [r7, #20]
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	429a      	cmp	r2, r3
 8000e4a:	dbf0      	blt.n	8000e2e <_read+0x12>
  }

  return len;
 8000e4c:	687b      	ldr	r3, [r7, #4]
}
 8000e4e:	4618      	mov	r0, r3
 8000e50:	3718      	adds	r7, #24
 8000e52:	46bd      	mov	sp, r7
 8000e54:	bd80      	pop	{r7, pc}

08000e56 <_close>:
  }
  return len;
}

int _close(int file)
{
 8000e56:	b480      	push	{r7}
 8000e58:	b083      	sub	sp, #12
 8000e5a:	af00      	add	r7, sp, #0
 8000e5c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000e5e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8000e62:	4618      	mov	r0, r3
 8000e64:	370c      	adds	r7, #12
 8000e66:	46bd      	mov	sp, r7
 8000e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e6c:	4770      	bx	lr

08000e6e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000e6e:	b480      	push	{r7}
 8000e70:	b083      	sub	sp, #12
 8000e72:	af00      	add	r7, sp, #0
 8000e74:	6078      	str	r0, [r7, #4]
 8000e76:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000e78:	683b      	ldr	r3, [r7, #0]
 8000e7a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000e7e:	605a      	str	r2, [r3, #4]
  return 0;
 8000e80:	2300      	movs	r3, #0
}
 8000e82:	4618      	mov	r0, r3
 8000e84:	370c      	adds	r7, #12
 8000e86:	46bd      	mov	sp, r7
 8000e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e8c:	4770      	bx	lr

08000e8e <_isatty>:

int _isatty(int file)
{
 8000e8e:	b480      	push	{r7}
 8000e90:	b083      	sub	sp, #12
 8000e92:	af00      	add	r7, sp, #0
 8000e94:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000e96:	2301      	movs	r3, #1
}
 8000e98:	4618      	mov	r0, r3
 8000e9a:	370c      	adds	r7, #12
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea2:	4770      	bx	lr

08000ea4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000ea4:	b480      	push	{r7}
 8000ea6:	b085      	sub	sp, #20
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	60f8      	str	r0, [r7, #12]
 8000eac:	60b9      	str	r1, [r7, #8]
 8000eae:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000eb0:	2300      	movs	r3, #0
}
 8000eb2:	4618      	mov	r0, r3
 8000eb4:	3714      	adds	r7, #20
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ebc:	4770      	bx	lr
	...

08000ec0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	b086      	sub	sp, #24
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ec8:	4a14      	ldr	r2, [pc, #80]	@ (8000f1c <_sbrk+0x5c>)
 8000eca:	4b15      	ldr	r3, [pc, #84]	@ (8000f20 <_sbrk+0x60>)
 8000ecc:	1ad3      	subs	r3, r2, r3
 8000ece:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ed0:	697b      	ldr	r3, [r7, #20]
 8000ed2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ed4:	4b13      	ldr	r3, [pc, #76]	@ (8000f24 <_sbrk+0x64>)
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	d102      	bne.n	8000ee2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000edc:	4b11      	ldr	r3, [pc, #68]	@ (8000f24 <_sbrk+0x64>)
 8000ede:	4a12      	ldr	r2, [pc, #72]	@ (8000f28 <_sbrk+0x68>)
 8000ee0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ee2:	4b10      	ldr	r3, [pc, #64]	@ (8000f24 <_sbrk+0x64>)
 8000ee4:	681a      	ldr	r2, [r3, #0]
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	4413      	add	r3, r2
 8000eea:	693a      	ldr	r2, [r7, #16]
 8000eec:	429a      	cmp	r2, r3
 8000eee:	d207      	bcs.n	8000f00 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ef0:	f004 ff66 	bl	8005dc0 <__errno>
 8000ef4:	4603      	mov	r3, r0
 8000ef6:	220c      	movs	r2, #12
 8000ef8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000efa:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000efe:	e009      	b.n	8000f14 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f00:	4b08      	ldr	r3, [pc, #32]	@ (8000f24 <_sbrk+0x64>)
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f06:	4b07      	ldr	r3, [pc, #28]	@ (8000f24 <_sbrk+0x64>)
 8000f08:	681a      	ldr	r2, [r3, #0]
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	4413      	add	r3, r2
 8000f0e:	4a05      	ldr	r2, [pc, #20]	@ (8000f24 <_sbrk+0x64>)
 8000f10:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f12:	68fb      	ldr	r3, [r7, #12]
}
 8000f14:	4618      	mov	r0, r3
 8000f16:	3718      	adds	r7, #24
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	bd80      	pop	{r7, pc}
 8000f1c:	20008000 	.word	0x20008000
 8000f20:	00000400 	.word	0x00000400
 8000f24:	20000348 	.word	0x20000348
 8000f28:	200004a0 	.word	0x200004a0

08000f2c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000f2c:	b480      	push	{r7}
 8000f2e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000f30:	4b06      	ldr	r3, [pc, #24]	@ (8000f4c <SystemInit+0x20>)
 8000f32:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000f36:	4a05      	ldr	r2, [pc, #20]	@ (8000f4c <SystemInit+0x20>)
 8000f38:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000f3c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000f40:	bf00      	nop
 8000f42:	46bd      	mov	sp, r7
 8000f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f48:	4770      	bx	lr
 8000f4a:	bf00      	nop
 8000f4c:	e000ed00 	.word	0xe000ed00

08000f50 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000f50:	480d      	ldr	r0, [pc, #52]	@ (8000f88 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000f52:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000f54:	f7ff ffea 	bl	8000f2c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000f58:	480c      	ldr	r0, [pc, #48]	@ (8000f8c <LoopForever+0x6>)
  ldr r1, =_edata
 8000f5a:	490d      	ldr	r1, [pc, #52]	@ (8000f90 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000f5c:	4a0d      	ldr	r2, [pc, #52]	@ (8000f94 <LoopForever+0xe>)
  movs r3, #0
 8000f5e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000f60:	e002      	b.n	8000f68 <LoopCopyDataInit>

08000f62 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f62:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f64:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f66:	3304      	adds	r3, #4

08000f68 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f68:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f6a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f6c:	d3f9      	bcc.n	8000f62 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f6e:	4a0a      	ldr	r2, [pc, #40]	@ (8000f98 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000f70:	4c0a      	ldr	r4, [pc, #40]	@ (8000f9c <LoopForever+0x16>)
  movs r3, #0
 8000f72:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f74:	e001      	b.n	8000f7a <LoopFillZerobss>

08000f76 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f76:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f78:	3204      	adds	r2, #4

08000f7a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f7a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f7c:	d3fb      	bcc.n	8000f76 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8000f7e:	f004 ff25 	bl	8005dcc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000f82:	f7ff fb05 	bl	8000590 <main>

08000f86 <LoopForever>:

LoopForever:
    b LoopForever
 8000f86:	e7fe      	b.n	8000f86 <LoopForever>
  ldr   r0, =_estack
 8000f88:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8000f8c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f90:	200000e0 	.word	0x200000e0
  ldr r2, =_sidata
 8000f94:	08006300 	.word	0x08006300
  ldr r2, =_sbss
 8000f98:	200000e0 	.word	0x200000e0
  ldr r4, =_ebss
 8000f9c:	2000049c 	.word	0x2000049c

08000fa0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000fa0:	e7fe      	b.n	8000fa0 <ADC1_2_IRQHandler>

08000fa2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000fa2:	b580      	push	{r7, lr}
 8000fa4:	b082      	sub	sp, #8
 8000fa6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000fa8:	2300      	movs	r3, #0
 8000faa:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000fac:	2003      	movs	r0, #3
 8000fae:	f001 fcb7 	bl	8002920 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000fb2:	200f      	movs	r0, #15
 8000fb4:	f000 f80e 	bl	8000fd4 <HAL_InitTick>
 8000fb8:	4603      	mov	r3, r0
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d002      	beq.n	8000fc4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000fbe:	2301      	movs	r3, #1
 8000fc0:	71fb      	strb	r3, [r7, #7]
 8000fc2:	e001      	b.n	8000fc8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000fc4:	f7ff fd5e 	bl	8000a84 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000fc8:	79fb      	ldrb	r3, [r7, #7]

}
 8000fca:	4618      	mov	r0, r3
 8000fcc:	3708      	adds	r7, #8
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	bd80      	pop	{r7, pc}
	...

08000fd4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b084      	sub	sp, #16
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000fdc:	2300      	movs	r3, #0
 8000fde:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000fe0:	4b16      	ldr	r3, [pc, #88]	@ (800103c <HAL_InitTick+0x68>)
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d022      	beq.n	800102e <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000fe8:	4b15      	ldr	r3, [pc, #84]	@ (8001040 <HAL_InitTick+0x6c>)
 8000fea:	681a      	ldr	r2, [r3, #0]
 8000fec:	4b13      	ldr	r3, [pc, #76]	@ (800103c <HAL_InitTick+0x68>)
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000ff4:	fbb1 f3f3 	udiv	r3, r1, r3
 8000ff8:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	f001 fcc2 	bl	8002986 <HAL_SYSTICK_Config>
 8001002:	4603      	mov	r3, r0
 8001004:	2b00      	cmp	r3, #0
 8001006:	d10f      	bne.n	8001028 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	2b0f      	cmp	r3, #15
 800100c:	d809      	bhi.n	8001022 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800100e:	2200      	movs	r2, #0
 8001010:	6879      	ldr	r1, [r7, #4]
 8001012:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001016:	f001 fc8e 	bl	8002936 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800101a:	4a0a      	ldr	r2, [pc, #40]	@ (8001044 <HAL_InitTick+0x70>)
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	6013      	str	r3, [r2, #0]
 8001020:	e007      	b.n	8001032 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001022:	2301      	movs	r3, #1
 8001024:	73fb      	strb	r3, [r7, #15]
 8001026:	e004      	b.n	8001032 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001028:	2301      	movs	r3, #1
 800102a:	73fb      	strb	r3, [r7, #15]
 800102c:	e001      	b.n	8001032 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800102e:	2301      	movs	r3, #1
 8001030:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001032:	7bfb      	ldrb	r3, [r7, #15]
}
 8001034:	4618      	mov	r0, r3
 8001036:	3710      	adds	r7, #16
 8001038:	46bd      	mov	sp, r7
 800103a:	bd80      	pop	{r7, pc}
 800103c:	20000080 	.word	0x20000080
 8001040:	20000078 	.word	0x20000078
 8001044:	2000007c 	.word	0x2000007c

08001048 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001048:	b480      	push	{r7}
 800104a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800104c:	4b05      	ldr	r3, [pc, #20]	@ (8001064 <HAL_IncTick+0x1c>)
 800104e:	681a      	ldr	r2, [r3, #0]
 8001050:	4b05      	ldr	r3, [pc, #20]	@ (8001068 <HAL_IncTick+0x20>)
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	4413      	add	r3, r2
 8001056:	4a03      	ldr	r2, [pc, #12]	@ (8001064 <HAL_IncTick+0x1c>)
 8001058:	6013      	str	r3, [r2, #0]
}
 800105a:	bf00      	nop
 800105c:	46bd      	mov	sp, r7
 800105e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001062:	4770      	bx	lr
 8001064:	2000034c 	.word	0x2000034c
 8001068:	20000080 	.word	0x20000080

0800106c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800106c:	b480      	push	{r7}
 800106e:	af00      	add	r7, sp, #0
  return uwTick;
 8001070:	4b03      	ldr	r3, [pc, #12]	@ (8001080 <HAL_GetTick+0x14>)
 8001072:	681b      	ldr	r3, [r3, #0]
}
 8001074:	4618      	mov	r0, r3
 8001076:	46bd      	mov	sp, r7
 8001078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107c:	4770      	bx	lr
 800107e:	bf00      	nop
 8001080:	2000034c 	.word	0x2000034c

08001084 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b084      	sub	sp, #16
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800108c:	f7ff ffee 	bl	800106c <HAL_GetTick>
 8001090:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001096:	68fb      	ldr	r3, [r7, #12]
 8001098:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800109c:	d004      	beq.n	80010a8 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800109e:	4b09      	ldr	r3, [pc, #36]	@ (80010c4 <HAL_Delay+0x40>)
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	68fa      	ldr	r2, [r7, #12]
 80010a4:	4413      	add	r3, r2
 80010a6:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80010a8:	bf00      	nop
 80010aa:	f7ff ffdf 	bl	800106c <HAL_GetTick>
 80010ae:	4602      	mov	r2, r0
 80010b0:	68bb      	ldr	r3, [r7, #8]
 80010b2:	1ad3      	subs	r3, r2, r3
 80010b4:	68fa      	ldr	r2, [r7, #12]
 80010b6:	429a      	cmp	r2, r3
 80010b8:	d8f7      	bhi.n	80010aa <HAL_Delay+0x26>
  {
  }
}
 80010ba:	bf00      	nop
 80010bc:	bf00      	nop
 80010be:	3710      	adds	r7, #16
 80010c0:	46bd      	mov	sp, r7
 80010c2:	bd80      	pop	{r7, pc}
 80010c4:	20000080 	.word	0x20000080

080010c8 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80010c8:	b480      	push	{r7}
 80010ca:	b083      	sub	sp, #12
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	6078      	str	r0, [r7, #4]
 80010d0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	689b      	ldr	r3, [r3, #8]
 80010d6:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80010da:	683b      	ldr	r3, [r7, #0]
 80010dc:	431a      	orrs	r2, r3
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	609a      	str	r2, [r3, #8]
}
 80010e2:	bf00      	nop
 80010e4:	370c      	adds	r7, #12
 80010e6:	46bd      	mov	sp, r7
 80010e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ec:	4770      	bx	lr

080010ee <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80010ee:	b480      	push	{r7}
 80010f0:	b083      	sub	sp, #12
 80010f2:	af00      	add	r7, sp, #0
 80010f4:	6078      	str	r0, [r7, #4]
 80010f6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	689b      	ldr	r3, [r3, #8]
 80010fc:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001100:	683b      	ldr	r3, [r7, #0]
 8001102:	431a      	orrs	r2, r3
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	609a      	str	r2, [r3, #8]
}
 8001108:	bf00      	nop
 800110a:	370c      	adds	r7, #12
 800110c:	46bd      	mov	sp, r7
 800110e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001112:	4770      	bx	lr

08001114 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001114:	b480      	push	{r7}
 8001116:	b083      	sub	sp, #12
 8001118:	af00      	add	r7, sp, #0
 800111a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	689b      	ldr	r3, [r3, #8]
 8001120:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001124:	4618      	mov	r0, r3
 8001126:	370c      	adds	r7, #12
 8001128:	46bd      	mov	sp, r7
 800112a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112e:	4770      	bx	lr

08001130 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001130:	b480      	push	{r7}
 8001132:	b087      	sub	sp, #28
 8001134:	af00      	add	r7, sp, #0
 8001136:	60f8      	str	r0, [r7, #12]
 8001138:	60b9      	str	r1, [r7, #8]
 800113a:	607a      	str	r2, [r7, #4]
 800113c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800113e:	68fb      	ldr	r3, [r7, #12]
 8001140:	3360      	adds	r3, #96	@ 0x60
 8001142:	461a      	mov	r2, r3
 8001144:	68bb      	ldr	r3, [r7, #8]
 8001146:	009b      	lsls	r3, r3, #2
 8001148:	4413      	add	r3, r2
 800114a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800114c:	697b      	ldr	r3, [r7, #20]
 800114e:	681a      	ldr	r2, [r3, #0]
 8001150:	4b08      	ldr	r3, [pc, #32]	@ (8001174 <LL_ADC_SetOffset+0x44>)
 8001152:	4013      	ands	r3, r2
 8001154:	687a      	ldr	r2, [r7, #4]
 8001156:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800115a:	683a      	ldr	r2, [r7, #0]
 800115c:	430a      	orrs	r2, r1
 800115e:	4313      	orrs	r3, r2
 8001160:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001164:	697b      	ldr	r3, [r7, #20]
 8001166:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001168:	bf00      	nop
 800116a:	371c      	adds	r7, #28
 800116c:	46bd      	mov	sp, r7
 800116e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001172:	4770      	bx	lr
 8001174:	03fff000 	.word	0x03fff000

08001178 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001178:	b480      	push	{r7}
 800117a:	b085      	sub	sp, #20
 800117c:	af00      	add	r7, sp, #0
 800117e:	6078      	str	r0, [r7, #4]
 8001180:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	3360      	adds	r3, #96	@ 0x60
 8001186:	461a      	mov	r2, r3
 8001188:	683b      	ldr	r3, [r7, #0]
 800118a:	009b      	lsls	r3, r3, #2
 800118c:	4413      	add	r3, r2
 800118e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001190:	68fb      	ldr	r3, [r7, #12]
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8001198:	4618      	mov	r0, r3
 800119a:	3714      	adds	r7, #20
 800119c:	46bd      	mov	sp, r7
 800119e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a2:	4770      	bx	lr

080011a4 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80011a4:	b480      	push	{r7}
 80011a6:	b087      	sub	sp, #28
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	60f8      	str	r0, [r7, #12]
 80011ac:	60b9      	str	r1, [r7, #8]
 80011ae:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80011b0:	68fb      	ldr	r3, [r7, #12]
 80011b2:	3360      	adds	r3, #96	@ 0x60
 80011b4:	461a      	mov	r2, r3
 80011b6:	68bb      	ldr	r3, [r7, #8]
 80011b8:	009b      	lsls	r3, r3, #2
 80011ba:	4413      	add	r3, r2
 80011bc:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80011be:	697b      	ldr	r3, [r7, #20]
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	431a      	orrs	r2, r3
 80011ca:	697b      	ldr	r3, [r7, #20]
 80011cc:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80011ce:	bf00      	nop
 80011d0:	371c      	adds	r7, #28
 80011d2:	46bd      	mov	sp, r7
 80011d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d8:	4770      	bx	lr

080011da <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 80011da:	b480      	push	{r7}
 80011dc:	b087      	sub	sp, #28
 80011de:	af00      	add	r7, sp, #0
 80011e0:	60f8      	str	r0, [r7, #12]
 80011e2:	60b9      	str	r1, [r7, #8]
 80011e4:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80011e6:	68fb      	ldr	r3, [r7, #12]
 80011e8:	3360      	adds	r3, #96	@ 0x60
 80011ea:	461a      	mov	r2, r3
 80011ec:	68bb      	ldr	r3, [r7, #8]
 80011ee:	009b      	lsls	r3, r3, #2
 80011f0:	4413      	add	r3, r2
 80011f2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80011f4:	697b      	ldr	r3, [r7, #20]
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	431a      	orrs	r2, r3
 8001200:	697b      	ldr	r3, [r7, #20]
 8001202:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8001204:	bf00      	nop
 8001206:	371c      	adds	r7, #28
 8001208:	46bd      	mov	sp, r7
 800120a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800120e:	4770      	bx	lr

08001210 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8001210:	b480      	push	{r7}
 8001212:	b087      	sub	sp, #28
 8001214:	af00      	add	r7, sp, #0
 8001216:	60f8      	str	r0, [r7, #12]
 8001218:	60b9      	str	r1, [r7, #8]
 800121a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800121c:	68fb      	ldr	r3, [r7, #12]
 800121e:	3360      	adds	r3, #96	@ 0x60
 8001220:	461a      	mov	r2, r3
 8001222:	68bb      	ldr	r3, [r7, #8]
 8001224:	009b      	lsls	r3, r3, #2
 8001226:	4413      	add	r3, r2
 8001228:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800122a:	697b      	ldr	r3, [r7, #20]
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	431a      	orrs	r2, r3
 8001236:	697b      	ldr	r3, [r7, #20]
 8001238:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 800123a:	bf00      	nop
 800123c:	371c      	adds	r7, #28
 800123e:	46bd      	mov	sp, r7
 8001240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001244:	4770      	bx	lr

08001246 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8001246:	b480      	push	{r7}
 8001248:	b083      	sub	sp, #12
 800124a:	af00      	add	r7, sp, #0
 800124c:	6078      	str	r0, [r7, #4]
 800124e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	695b      	ldr	r3, [r3, #20]
 8001254:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001258:	683b      	ldr	r3, [r7, #0]
 800125a:	431a      	orrs	r2, r3
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	615a      	str	r2, [r3, #20]
}
 8001260:	bf00      	nop
 8001262:	370c      	adds	r7, #12
 8001264:	46bd      	mov	sp, r7
 8001266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126a:	4770      	bx	lr

0800126c <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800126c:	b480      	push	{r7}
 800126e:	b083      	sub	sp, #12
 8001270:	af00      	add	r7, sp, #0
 8001272:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	68db      	ldr	r3, [r3, #12]
 8001278:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800127c:	2b00      	cmp	r3, #0
 800127e:	d101      	bne.n	8001284 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001280:	2301      	movs	r3, #1
 8001282:	e000      	b.n	8001286 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001284:	2300      	movs	r3, #0
}
 8001286:	4618      	mov	r0, r3
 8001288:	370c      	adds	r7, #12
 800128a:	46bd      	mov	sp, r7
 800128c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001290:	4770      	bx	lr

08001292 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001292:	b480      	push	{r7}
 8001294:	b087      	sub	sp, #28
 8001296:	af00      	add	r7, sp, #0
 8001298:	60f8      	str	r0, [r7, #12]
 800129a:	60b9      	str	r1, [r7, #8]
 800129c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800129e:	68fb      	ldr	r3, [r7, #12]
 80012a0:	3330      	adds	r3, #48	@ 0x30
 80012a2:	461a      	mov	r2, r3
 80012a4:	68bb      	ldr	r3, [r7, #8]
 80012a6:	0a1b      	lsrs	r3, r3, #8
 80012a8:	009b      	lsls	r3, r3, #2
 80012aa:	f003 030c 	and.w	r3, r3, #12
 80012ae:	4413      	add	r3, r2
 80012b0:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80012b2:	697b      	ldr	r3, [r7, #20]
 80012b4:	681a      	ldr	r2, [r3, #0]
 80012b6:	68bb      	ldr	r3, [r7, #8]
 80012b8:	f003 031f 	and.w	r3, r3, #31
 80012bc:	211f      	movs	r1, #31
 80012be:	fa01 f303 	lsl.w	r3, r1, r3
 80012c2:	43db      	mvns	r3, r3
 80012c4:	401a      	ands	r2, r3
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	0e9b      	lsrs	r3, r3, #26
 80012ca:	f003 011f 	and.w	r1, r3, #31
 80012ce:	68bb      	ldr	r3, [r7, #8]
 80012d0:	f003 031f 	and.w	r3, r3, #31
 80012d4:	fa01 f303 	lsl.w	r3, r1, r3
 80012d8:	431a      	orrs	r2, r3
 80012da:	697b      	ldr	r3, [r7, #20]
 80012dc:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80012de:	bf00      	nop
 80012e0:	371c      	adds	r7, #28
 80012e2:	46bd      	mov	sp, r7
 80012e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e8:	4770      	bx	lr

080012ea <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80012ea:	b480      	push	{r7}
 80012ec:	b087      	sub	sp, #28
 80012ee:	af00      	add	r7, sp, #0
 80012f0:	60f8      	str	r0, [r7, #12]
 80012f2:	60b9      	str	r1, [r7, #8]
 80012f4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80012f6:	68fb      	ldr	r3, [r7, #12]
 80012f8:	3314      	adds	r3, #20
 80012fa:	461a      	mov	r2, r3
 80012fc:	68bb      	ldr	r3, [r7, #8]
 80012fe:	0e5b      	lsrs	r3, r3, #25
 8001300:	009b      	lsls	r3, r3, #2
 8001302:	f003 0304 	and.w	r3, r3, #4
 8001306:	4413      	add	r3, r2
 8001308:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800130a:	697b      	ldr	r3, [r7, #20]
 800130c:	681a      	ldr	r2, [r3, #0]
 800130e:	68bb      	ldr	r3, [r7, #8]
 8001310:	0d1b      	lsrs	r3, r3, #20
 8001312:	f003 031f 	and.w	r3, r3, #31
 8001316:	2107      	movs	r1, #7
 8001318:	fa01 f303 	lsl.w	r3, r1, r3
 800131c:	43db      	mvns	r3, r3
 800131e:	401a      	ands	r2, r3
 8001320:	68bb      	ldr	r3, [r7, #8]
 8001322:	0d1b      	lsrs	r3, r3, #20
 8001324:	f003 031f 	and.w	r3, r3, #31
 8001328:	6879      	ldr	r1, [r7, #4]
 800132a:	fa01 f303 	lsl.w	r3, r1, r3
 800132e:	431a      	orrs	r2, r3
 8001330:	697b      	ldr	r3, [r7, #20]
 8001332:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001334:	bf00      	nop
 8001336:	371c      	adds	r7, #28
 8001338:	46bd      	mov	sp, r7
 800133a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133e:	4770      	bx	lr

08001340 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001340:	b480      	push	{r7}
 8001342:	b085      	sub	sp, #20
 8001344:	af00      	add	r7, sp, #0
 8001346:	60f8      	str	r0, [r7, #12]
 8001348:	60b9      	str	r1, [r7, #8]
 800134a:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 800134c:	68fb      	ldr	r3, [r7, #12]
 800134e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8001352:	68bb      	ldr	r3, [r7, #8]
 8001354:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001358:	43db      	mvns	r3, r3
 800135a:	401a      	ands	r2, r3
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	f003 0318 	and.w	r3, r3, #24
 8001362:	4908      	ldr	r1, [pc, #32]	@ (8001384 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001364:	40d9      	lsrs	r1, r3
 8001366:	68bb      	ldr	r3, [r7, #8]
 8001368:	400b      	ands	r3, r1
 800136a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800136e:	431a      	orrs	r2, r3
 8001370:	68fb      	ldr	r3, [r7, #12]
 8001372:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001376:	bf00      	nop
 8001378:	3714      	adds	r7, #20
 800137a:	46bd      	mov	sp, r7
 800137c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001380:	4770      	bx	lr
 8001382:	bf00      	nop
 8001384:	0007ffff 	.word	0x0007ffff

08001388 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001388:	b480      	push	{r7}
 800138a:	b083      	sub	sp, #12
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	689b      	ldr	r3, [r3, #8]
 8001394:	f003 031f 	and.w	r3, r3, #31
}
 8001398:	4618      	mov	r0, r3
 800139a:	370c      	adds	r7, #12
 800139c:	46bd      	mov	sp, r7
 800139e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a2:	4770      	bx	lr

080013a4 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80013a4:	b480      	push	{r7}
 80013a6:	b083      	sub	sp, #12
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	689b      	ldr	r3, [r3, #8]
 80013b0:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80013b4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80013b8:	687a      	ldr	r2, [r7, #4]
 80013ba:	6093      	str	r3, [r2, #8]
}
 80013bc:	bf00      	nop
 80013be:	370c      	adds	r7, #12
 80013c0:	46bd      	mov	sp, r7
 80013c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c6:	4770      	bx	lr

080013c8 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80013c8:	b480      	push	{r7}
 80013ca:	b083      	sub	sp, #12
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	689b      	ldr	r3, [r3, #8]
 80013d4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80013d8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80013dc:	d101      	bne.n	80013e2 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80013de:	2301      	movs	r3, #1
 80013e0:	e000      	b.n	80013e4 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80013e2:	2300      	movs	r3, #0
}
 80013e4:	4618      	mov	r0, r3
 80013e6:	370c      	adds	r7, #12
 80013e8:	46bd      	mov	sp, r7
 80013ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ee:	4770      	bx	lr

080013f0 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80013f0:	b480      	push	{r7}
 80013f2:	b083      	sub	sp, #12
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	689b      	ldr	r3, [r3, #8]
 80013fc:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8001400:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001404:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800140c:	bf00      	nop
 800140e:	370c      	adds	r7, #12
 8001410:	46bd      	mov	sp, r7
 8001412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001416:	4770      	bx	lr

08001418 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001418:	b480      	push	{r7}
 800141a:	b083      	sub	sp, #12
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	689b      	ldr	r3, [r3, #8]
 8001424:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001428:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800142c:	d101      	bne.n	8001432 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800142e:	2301      	movs	r3, #1
 8001430:	e000      	b.n	8001434 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001432:	2300      	movs	r3, #0
}
 8001434:	4618      	mov	r0, r3
 8001436:	370c      	adds	r7, #12
 8001438:	46bd      	mov	sp, r7
 800143a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143e:	4770      	bx	lr

08001440 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001440:	b480      	push	{r7}
 8001442:	b083      	sub	sp, #12
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	689b      	ldr	r3, [r3, #8]
 800144c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001450:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001454:	f043 0201 	orr.w	r2, r3, #1
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800145c:	bf00      	nop
 800145e:	370c      	adds	r7, #12
 8001460:	46bd      	mov	sp, r7
 8001462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001466:	4770      	bx	lr

08001468 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8001468:	b480      	push	{r7}
 800146a:	b083      	sub	sp, #12
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	689b      	ldr	r3, [r3, #8]
 8001474:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001478:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800147c:	f043 0202 	orr.w	r2, r3, #2
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8001484:	bf00      	nop
 8001486:	370c      	adds	r7, #12
 8001488:	46bd      	mov	sp, r7
 800148a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148e:	4770      	bx	lr

08001490 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001490:	b480      	push	{r7}
 8001492:	b083      	sub	sp, #12
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	689b      	ldr	r3, [r3, #8]
 800149c:	f003 0301 	and.w	r3, r3, #1
 80014a0:	2b01      	cmp	r3, #1
 80014a2:	d101      	bne.n	80014a8 <LL_ADC_IsEnabled+0x18>
 80014a4:	2301      	movs	r3, #1
 80014a6:	e000      	b.n	80014aa <LL_ADC_IsEnabled+0x1a>
 80014a8:	2300      	movs	r3, #0
}
 80014aa:	4618      	mov	r0, r3
 80014ac:	370c      	adds	r7, #12
 80014ae:	46bd      	mov	sp, r7
 80014b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b4:	4770      	bx	lr

080014b6 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 80014b6:	b480      	push	{r7}
 80014b8:	b083      	sub	sp, #12
 80014ba:	af00      	add	r7, sp, #0
 80014bc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	689b      	ldr	r3, [r3, #8]
 80014c2:	f003 0302 	and.w	r3, r3, #2
 80014c6:	2b02      	cmp	r3, #2
 80014c8:	d101      	bne.n	80014ce <LL_ADC_IsDisableOngoing+0x18>
 80014ca:	2301      	movs	r3, #1
 80014cc:	e000      	b.n	80014d0 <LL_ADC_IsDisableOngoing+0x1a>
 80014ce:	2300      	movs	r3, #0
}
 80014d0:	4618      	mov	r0, r3
 80014d2:	370c      	adds	r7, #12
 80014d4:	46bd      	mov	sp, r7
 80014d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014da:	4770      	bx	lr

080014dc <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80014dc:	b480      	push	{r7}
 80014de:	b083      	sub	sp, #12
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	689b      	ldr	r3, [r3, #8]
 80014e8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80014ec:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80014f0:	f043 0204 	orr.w	r2, r3, #4
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80014f8:	bf00      	nop
 80014fa:	370c      	adds	r7, #12
 80014fc:	46bd      	mov	sp, r7
 80014fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001502:	4770      	bx	lr

08001504 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001504:	b480      	push	{r7}
 8001506:	b083      	sub	sp, #12
 8001508:	af00      	add	r7, sp, #0
 800150a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	689b      	ldr	r3, [r3, #8]
 8001510:	f003 0304 	and.w	r3, r3, #4
 8001514:	2b04      	cmp	r3, #4
 8001516:	d101      	bne.n	800151c <LL_ADC_REG_IsConversionOngoing+0x18>
 8001518:	2301      	movs	r3, #1
 800151a:	e000      	b.n	800151e <LL_ADC_REG_IsConversionOngoing+0x1a>
 800151c:	2300      	movs	r3, #0
}
 800151e:	4618      	mov	r0, r3
 8001520:	370c      	adds	r7, #12
 8001522:	46bd      	mov	sp, r7
 8001524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001528:	4770      	bx	lr

0800152a <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800152a:	b480      	push	{r7}
 800152c:	b083      	sub	sp, #12
 800152e:	af00      	add	r7, sp, #0
 8001530:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	689b      	ldr	r3, [r3, #8]
 8001536:	f003 0308 	and.w	r3, r3, #8
 800153a:	2b08      	cmp	r3, #8
 800153c:	d101      	bne.n	8001542 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800153e:	2301      	movs	r3, #1
 8001540:	e000      	b.n	8001544 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001542:	2300      	movs	r3, #0
}
 8001544:	4618      	mov	r0, r3
 8001546:	370c      	adds	r7, #12
 8001548:	46bd      	mov	sp, r7
 800154a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154e:	4770      	bx	lr

08001550 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001550:	b590      	push	{r4, r7, lr}
 8001552:	b089      	sub	sp, #36	@ 0x24
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001558:	2300      	movs	r3, #0
 800155a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 800155c:	2300      	movs	r3, #0
 800155e:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	2b00      	cmp	r3, #0
 8001564:	d101      	bne.n	800156a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001566:	2301      	movs	r3, #1
 8001568:	e167      	b.n	800183a <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	695b      	ldr	r3, [r3, #20]
 800156e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001574:	2b00      	cmp	r3, #0
 8001576:	d109      	bne.n	800158c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001578:	6878      	ldr	r0, [r7, #4]
 800157a:	f7ff faa7 	bl	8000acc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	2200      	movs	r2, #0
 8001582:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	2200      	movs	r2, #0
 8001588:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	4618      	mov	r0, r3
 8001592:	f7ff ff19 	bl	80013c8 <LL_ADC_IsDeepPowerDownEnabled>
 8001596:	4603      	mov	r3, r0
 8001598:	2b00      	cmp	r3, #0
 800159a:	d004      	beq.n	80015a6 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	4618      	mov	r0, r3
 80015a2:	f7ff feff 	bl	80013a4 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	4618      	mov	r0, r3
 80015ac:	f7ff ff34 	bl	8001418 <LL_ADC_IsInternalRegulatorEnabled>
 80015b0:	4603      	mov	r3, r0
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d115      	bne.n	80015e2 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	4618      	mov	r0, r3
 80015bc:	f7ff ff18 	bl	80013f0 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80015c0:	4ba0      	ldr	r3, [pc, #640]	@ (8001844 <HAL_ADC_Init+0x2f4>)
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	099b      	lsrs	r3, r3, #6
 80015c6:	4aa0      	ldr	r2, [pc, #640]	@ (8001848 <HAL_ADC_Init+0x2f8>)
 80015c8:	fba2 2303 	umull	r2, r3, r2, r3
 80015cc:	099b      	lsrs	r3, r3, #6
 80015ce:	3301      	adds	r3, #1
 80015d0:	005b      	lsls	r3, r3, #1
 80015d2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80015d4:	e002      	b.n	80015dc <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80015d6:	68fb      	ldr	r3, [r7, #12]
 80015d8:	3b01      	subs	r3, #1
 80015da:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80015dc:	68fb      	ldr	r3, [r7, #12]
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d1f9      	bne.n	80015d6 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	4618      	mov	r0, r3
 80015e8:	f7ff ff16 	bl	8001418 <LL_ADC_IsInternalRegulatorEnabled>
 80015ec:	4603      	mov	r3, r0
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d10d      	bne.n	800160e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80015f6:	f043 0210 	orr.w	r2, r3, #16
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001602:	f043 0201 	orr.w	r2, r3, #1
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 800160a:	2301      	movs	r3, #1
 800160c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	4618      	mov	r0, r3
 8001614:	f7ff ff76 	bl	8001504 <LL_ADC_REG_IsConversionOngoing>
 8001618:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800161e:	f003 0310 	and.w	r3, r3, #16
 8001622:	2b00      	cmp	r3, #0
 8001624:	f040 8100 	bne.w	8001828 <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8001628:	697b      	ldr	r3, [r7, #20]
 800162a:	2b00      	cmp	r3, #0
 800162c:	f040 80fc 	bne.w	8001828 <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001634:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001638:	f043 0202 	orr.w	r2, r3, #2
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	4618      	mov	r0, r3
 8001646:	f7ff ff23 	bl	8001490 <LL_ADC_IsEnabled>
 800164a:	4603      	mov	r3, r0
 800164c:	2b00      	cmp	r3, #0
 800164e:	d111      	bne.n	8001674 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001650:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8001654:	f7ff ff1c 	bl	8001490 <LL_ADC_IsEnabled>
 8001658:	4604      	mov	r4, r0
 800165a:	487c      	ldr	r0, [pc, #496]	@ (800184c <HAL_ADC_Init+0x2fc>)
 800165c:	f7ff ff18 	bl	8001490 <LL_ADC_IsEnabled>
 8001660:	4603      	mov	r3, r0
 8001662:	4323      	orrs	r3, r4
 8001664:	2b00      	cmp	r3, #0
 8001666:	d105      	bne.n	8001674 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	685b      	ldr	r3, [r3, #4]
 800166c:	4619      	mov	r1, r3
 800166e:	4878      	ldr	r0, [pc, #480]	@ (8001850 <HAL_ADC_Init+0x300>)
 8001670:	f7ff fd2a 	bl	80010c8 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	7f5b      	ldrb	r3, [r3, #29]
 8001678:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800167e:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8001684:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 800168a:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001692:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001694:	4313      	orrs	r3, r2
 8001696:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800169e:	2b01      	cmp	r3, #1
 80016a0:	d106      	bne.n	80016b0 <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80016a6:	3b01      	subs	r3, #1
 80016a8:	045b      	lsls	r3, r3, #17
 80016aa:	69ba      	ldr	r2, [r7, #24]
 80016ac:	4313      	orrs	r3, r2
 80016ae:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d009      	beq.n	80016cc <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016bc:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016c4:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80016c6:	69ba      	ldr	r2, [r7, #24]
 80016c8:	4313      	orrs	r3, r2
 80016ca:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	68da      	ldr	r2, [r3, #12]
 80016d2:	4b60      	ldr	r3, [pc, #384]	@ (8001854 <HAL_ADC_Init+0x304>)
 80016d4:	4013      	ands	r3, r2
 80016d6:	687a      	ldr	r2, [r7, #4]
 80016d8:	6812      	ldr	r2, [r2, #0]
 80016da:	69b9      	ldr	r1, [r7, #24]
 80016dc:	430b      	orrs	r3, r1
 80016de:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	691b      	ldr	r3, [r3, #16]
 80016e6:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	430a      	orrs	r2, r1
 80016f4:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	4618      	mov	r0, r3
 80016fc:	f7ff ff15 	bl	800152a <LL_ADC_INJ_IsConversionOngoing>
 8001700:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001702:	697b      	ldr	r3, [r7, #20]
 8001704:	2b00      	cmp	r3, #0
 8001706:	d16d      	bne.n	80017e4 <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001708:	693b      	ldr	r3, [r7, #16]
 800170a:	2b00      	cmp	r3, #0
 800170c:	d16a      	bne.n	80017e4 <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001712:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800171a:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800171c:	4313      	orrs	r3, r2
 800171e:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	68db      	ldr	r3, [r3, #12]
 8001726:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800172a:	f023 0302 	bic.w	r3, r3, #2
 800172e:	687a      	ldr	r2, [r7, #4]
 8001730:	6812      	ldr	r2, [r2, #0]
 8001732:	69b9      	ldr	r1, [r7, #24]
 8001734:	430b      	orrs	r3, r1
 8001736:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	691b      	ldr	r3, [r3, #16]
 800173c:	2b00      	cmp	r3, #0
 800173e:	d017      	beq.n	8001770 <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	691a      	ldr	r2, [r3, #16]
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800174e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8001758:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800175c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001760:	687a      	ldr	r2, [r7, #4]
 8001762:	6911      	ldr	r1, [r2, #16]
 8001764:	687a      	ldr	r2, [r7, #4]
 8001766:	6812      	ldr	r2, [r2, #0]
 8001768:	430b      	orrs	r3, r1
 800176a:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 800176e:	e013      	b.n	8001798 <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	691a      	ldr	r2, [r3, #16]
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800177e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8001788:	687a      	ldr	r2, [r7, #4]
 800178a:	6812      	ldr	r2, [r2, #0]
 800178c:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8001790:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001794:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800179e:	2b01      	cmp	r3, #1
 80017a0:	d118      	bne.n	80017d4 <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	691b      	ldr	r3, [r3, #16]
 80017a8:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80017ac:	f023 0304 	bic.w	r3, r3, #4
 80017b0:	687a      	ldr	r2, [r7, #4]
 80017b2:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 80017b4:	687a      	ldr	r2, [r7, #4]
 80017b6:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80017b8:	4311      	orrs	r1, r2
 80017ba:	687a      	ldr	r2, [r7, #4]
 80017bc:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80017be:	4311      	orrs	r1, r2
 80017c0:	687a      	ldr	r2, [r7, #4]
 80017c2:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80017c4:	430a      	orrs	r2, r1
 80017c6:	431a      	orrs	r2, r3
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	f042 0201 	orr.w	r2, r2, #1
 80017d0:	611a      	str	r2, [r3, #16]
 80017d2:	e007      	b.n	80017e4 <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	691a      	ldr	r2, [r3, #16]
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	f022 0201 	bic.w	r2, r2, #1
 80017e2:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	695b      	ldr	r3, [r3, #20]
 80017e8:	2b01      	cmp	r3, #1
 80017ea:	d10c      	bne.n	8001806 <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017f2:	f023 010f 	bic.w	r1, r3, #15
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	6a1b      	ldr	r3, [r3, #32]
 80017fa:	1e5a      	subs	r2, r3, #1
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	430a      	orrs	r2, r1
 8001802:	631a      	str	r2, [r3, #48]	@ 0x30
 8001804:	e007      	b.n	8001816 <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	f022 020f 	bic.w	r2, r2, #15
 8001814:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800181a:	f023 0303 	bic.w	r3, r3, #3
 800181e:	f043 0201 	orr.w	r2, r3, #1
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001826:	e007      	b.n	8001838 <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800182c:	f043 0210 	orr.w	r2, r3, #16
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8001834:	2301      	movs	r3, #1
 8001836:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001838:	7ffb      	ldrb	r3, [r7, #31]
}
 800183a:	4618      	mov	r0, r3
 800183c:	3724      	adds	r7, #36	@ 0x24
 800183e:	46bd      	mov	sp, r7
 8001840:	bd90      	pop	{r4, r7, pc}
 8001842:	bf00      	nop
 8001844:	20000078 	.word	0x20000078
 8001848:	053e2d63 	.word	0x053e2d63
 800184c:	50000100 	.word	0x50000100
 8001850:	50000300 	.word	0x50000300
 8001854:	fff04007 	.word	0xfff04007

08001858 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b086      	sub	sp, #24
 800185c:	af00      	add	r7, sp, #0
 800185e:	60f8      	str	r0, [r7, #12]
 8001860:	60b9      	str	r1, [r7, #8]
 8001862:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001864:	4851      	ldr	r0, [pc, #324]	@ (80019ac <HAL_ADC_Start_DMA+0x154>)
 8001866:	f7ff fd8f 	bl	8001388 <LL_ADC_GetMultimode>
 800186a:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	4618      	mov	r0, r3
 8001872:	f7ff fe47 	bl	8001504 <LL_ADC_REG_IsConversionOngoing>
 8001876:	4603      	mov	r3, r0
 8001878:	2b00      	cmp	r3, #0
 800187a:	f040 808f 	bne.w	800199c <HAL_ADC_Start_DMA+0x144>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800187e:	68fb      	ldr	r3, [r7, #12]
 8001880:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8001884:	2b01      	cmp	r3, #1
 8001886:	d101      	bne.n	800188c <HAL_ADC_Start_DMA+0x34>
 8001888:	2302      	movs	r3, #2
 800188a:	e08a      	b.n	80019a2 <HAL_ADC_Start_DMA+0x14a>
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	2201      	movs	r2, #1
 8001890:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8001894:	693b      	ldr	r3, [r7, #16]
 8001896:	2b00      	cmp	r3, #0
 8001898:	d005      	beq.n	80018a6 <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800189a:	693b      	ldr	r3, [r7, #16]
 800189c:	2b05      	cmp	r3, #5
 800189e:	d002      	beq.n	80018a6 <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80018a0:	693b      	ldr	r3, [r7, #16]
 80018a2:	2b09      	cmp	r3, #9
 80018a4:	d173      	bne.n	800198e <HAL_ADC_Start_DMA+0x136>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 80018a6:	68f8      	ldr	r0, [r7, #12]
 80018a8:	f000 fc98 	bl	80021dc <ADC_Enable>
 80018ac:	4603      	mov	r3, r0
 80018ae:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 80018b0:	7dfb      	ldrb	r3, [r7, #23]
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d166      	bne.n	8001984 <HAL_ADC_Start_DMA+0x12c>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 80018b6:	68fb      	ldr	r3, [r7, #12]
 80018b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80018ba:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80018be:	f023 0301 	bic.w	r3, r3, #1
 80018c2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80018ca:	68fb      	ldr	r3, [r7, #12]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	4a38      	ldr	r2, [pc, #224]	@ (80019b0 <HAL_ADC_Start_DMA+0x158>)
 80018d0:	4293      	cmp	r3, r2
 80018d2:	d002      	beq.n	80018da <HAL_ADC_Start_DMA+0x82>
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	e001      	b.n	80018de <HAL_ADC_Start_DMA+0x86>
 80018da:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80018de:	68fa      	ldr	r2, [r7, #12]
 80018e0:	6812      	ldr	r2, [r2, #0]
 80018e2:	4293      	cmp	r3, r2
 80018e4:	d002      	beq.n	80018ec <HAL_ADC_Start_DMA+0x94>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80018e6:	693b      	ldr	r3, [r7, #16]
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d105      	bne.n	80018f8 <HAL_ADC_Start_DMA+0xa0>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80018f0:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80018f4:	68fb      	ldr	r3, [r7, #12]
 80018f6:	65da      	str	r2, [r3, #92]	@ 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80018fc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001900:	2b00      	cmp	r3, #0
 8001902:	d006      	beq.n	8001912 <HAL_ADC_Start_DMA+0xba>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001908:	f023 0206 	bic.w	r2, r3, #6
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	661a      	str	r2, [r3, #96]	@ 0x60
 8001910:	e002      	b.n	8001918 <HAL_ADC_Start_DMA+0xc0>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8001912:	68fb      	ldr	r3, [r7, #12]
 8001914:	2200      	movs	r2, #0
 8001916:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001918:	68fb      	ldr	r3, [r7, #12]
 800191a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800191c:	4a25      	ldr	r2, [pc, #148]	@ (80019b4 <HAL_ADC_Start_DMA+0x15c>)
 800191e:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001920:	68fb      	ldr	r3, [r7, #12]
 8001922:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001924:	4a24      	ldr	r2, [pc, #144]	@ (80019b8 <HAL_ADC_Start_DMA+0x160>)
 8001926:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800192c:	4a23      	ldr	r2, [pc, #140]	@ (80019bc <HAL_ADC_Start_DMA+0x164>)
 800192e:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	221c      	movs	r2, #28
 8001936:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	2200      	movs	r2, #0
 800193c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	685a      	ldr	r2, [r3, #4]
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	f042 0210 	orr.w	r2, r2, #16
 800194e:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	68da      	ldr	r2, [r3, #12]
 8001956:	68fb      	ldr	r3, [r7, #12]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	f042 0201 	orr.w	r2, r2, #1
 800195e:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001960:	68fb      	ldr	r3, [r7, #12]
 8001962:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	3340      	adds	r3, #64	@ 0x40
 800196a:	4619      	mov	r1, r3
 800196c:	68ba      	ldr	r2, [r7, #8]
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	f001 f8be 	bl	8002af0 <HAL_DMA_Start_IT>
 8001974:	4603      	mov	r3, r0
 8001976:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	4618      	mov	r0, r3
 800197e:	f7ff fdad 	bl	80014dc <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8001982:	e00d      	b.n	80019a0 <HAL_ADC_Start_DMA+0x148>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	2200      	movs	r2, #0
 8001988:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      if (tmp_hal_status == HAL_OK)
 800198c:	e008      	b.n	80019a0 <HAL_ADC_Start_DMA+0x148>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 800198e:	2301      	movs	r3, #1
 8001990:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	2200      	movs	r2, #0
 8001996:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 800199a:	e001      	b.n	80019a0 <HAL_ADC_Start_DMA+0x148>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800199c:	2302      	movs	r3, #2
 800199e:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80019a0:	7dfb      	ldrb	r3, [r7, #23]
}
 80019a2:	4618      	mov	r0, r3
 80019a4:	3718      	adds	r7, #24
 80019a6:	46bd      	mov	sp, r7
 80019a8:	bd80      	pop	{r7, pc}
 80019aa:	bf00      	nop
 80019ac:	50000300 	.word	0x50000300
 80019b0:	50000100 	.word	0x50000100
 80019b4:	080023a7 	.word	0x080023a7
 80019b8:	0800247f 	.word	0x0800247f
 80019bc:	0800249b 	.word	0x0800249b

080019c0 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80019c0:	b480      	push	{r7}
 80019c2:	b083      	sub	sp, #12
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80019c8:	bf00      	nop
 80019ca:	370c      	adds	r7, #12
 80019cc:	46bd      	mov	sp, r7
 80019ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d2:	4770      	bx	lr

080019d4 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80019d4:	b480      	push	{r7}
 80019d6:	b083      	sub	sp, #12
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80019dc:	bf00      	nop
 80019de:	370c      	adds	r7, #12
 80019e0:	46bd      	mov	sp, r7
 80019e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e6:	4770      	bx	lr

080019e8 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80019e8:	b480      	push	{r7}
 80019ea:	b083      	sub	sp, #12
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80019f0:	bf00      	nop
 80019f2:	370c      	adds	r7, #12
 80019f4:	46bd      	mov	sp, r7
 80019f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fa:	4770      	bx	lr

080019fc <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b0b6      	sub	sp, #216	@ 0xd8
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	6078      	str	r0, [r7, #4]
 8001a04:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001a06:	2300      	movs	r3, #0
 8001a08:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8001a16:	2b01      	cmp	r3, #1
 8001a18:	d101      	bne.n	8001a1e <HAL_ADC_ConfigChannel+0x22>
 8001a1a:	2302      	movs	r3, #2
 8001a1c:	e3c8      	b.n	80021b0 <HAL_ADC_ConfigChannel+0x7b4>
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	2201      	movs	r2, #1
 8001a22:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	f7ff fd6a 	bl	8001504 <LL_ADC_REG_IsConversionOngoing>
 8001a30:	4603      	mov	r3, r0
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	f040 83ad 	bne.w	8002192 <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	6818      	ldr	r0, [r3, #0]
 8001a3c:	683b      	ldr	r3, [r7, #0]
 8001a3e:	6859      	ldr	r1, [r3, #4]
 8001a40:	683b      	ldr	r3, [r7, #0]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	461a      	mov	r2, r3
 8001a46:	f7ff fc24 	bl	8001292 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	4618      	mov	r0, r3
 8001a50:	f7ff fd58 	bl	8001504 <LL_ADC_REG_IsConversionOngoing>
 8001a54:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	4618      	mov	r0, r3
 8001a5e:	f7ff fd64 	bl	800152a <LL_ADC_INJ_IsConversionOngoing>
 8001a62:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001a66:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	f040 81d9 	bne.w	8001e22 <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001a70:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	f040 81d4 	bne.w	8001e22 <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8001a7a:	683b      	ldr	r3, [r7, #0]
 8001a7c:	689b      	ldr	r3, [r3, #8]
 8001a7e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8001a82:	d10f      	bne.n	8001aa4 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	6818      	ldr	r0, [r3, #0]
 8001a88:	683b      	ldr	r3, [r7, #0]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	4619      	mov	r1, r3
 8001a90:	f7ff fc2b 	bl	80012ea <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	f7ff fbd2 	bl	8001246 <LL_ADC_SetSamplingTimeCommonConfig>
 8001aa2:	e00e      	b.n	8001ac2 <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	6818      	ldr	r0, [r3, #0]
 8001aa8:	683b      	ldr	r3, [r7, #0]
 8001aaa:	6819      	ldr	r1, [r3, #0]
 8001aac:	683b      	ldr	r3, [r7, #0]
 8001aae:	689b      	ldr	r3, [r3, #8]
 8001ab0:	461a      	mov	r2, r3
 8001ab2:	f7ff fc1a 	bl	80012ea <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	2100      	movs	r1, #0
 8001abc:	4618      	mov	r0, r3
 8001abe:	f7ff fbc2 	bl	8001246 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8001ac2:	683b      	ldr	r3, [r7, #0]
 8001ac4:	695a      	ldr	r2, [r3, #20]
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	68db      	ldr	r3, [r3, #12]
 8001acc:	08db      	lsrs	r3, r3, #3
 8001ace:	f003 0303 	and.w	r3, r3, #3
 8001ad2:	005b      	lsls	r3, r3, #1
 8001ad4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ad8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001adc:	683b      	ldr	r3, [r7, #0]
 8001ade:	691b      	ldr	r3, [r3, #16]
 8001ae0:	2b04      	cmp	r3, #4
 8001ae2:	d022      	beq.n	8001b2a <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	6818      	ldr	r0, [r3, #0]
 8001ae8:	683b      	ldr	r3, [r7, #0]
 8001aea:	6919      	ldr	r1, [r3, #16]
 8001aec:	683b      	ldr	r3, [r7, #0]
 8001aee:	681a      	ldr	r2, [r3, #0]
 8001af0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8001af4:	f7ff fb1c 	bl	8001130 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	6818      	ldr	r0, [r3, #0]
 8001afc:	683b      	ldr	r3, [r7, #0]
 8001afe:	6919      	ldr	r1, [r3, #16]
 8001b00:	683b      	ldr	r3, [r7, #0]
 8001b02:	699b      	ldr	r3, [r3, #24]
 8001b04:	461a      	mov	r2, r3
 8001b06:	f7ff fb68 	bl	80011da <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	6818      	ldr	r0, [r3, #0]
 8001b0e:	683b      	ldr	r3, [r7, #0]
 8001b10:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8001b12:	683b      	ldr	r3, [r7, #0]
 8001b14:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8001b16:	2b01      	cmp	r3, #1
 8001b18:	d102      	bne.n	8001b20 <HAL_ADC_ConfigChannel+0x124>
 8001b1a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001b1e:	e000      	b.n	8001b22 <HAL_ADC_ConfigChannel+0x126>
 8001b20:	2300      	movs	r3, #0
 8001b22:	461a      	mov	r2, r3
 8001b24:	f7ff fb74 	bl	8001210 <LL_ADC_SetOffsetSaturation>
 8001b28:	e17b      	b.n	8001e22 <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	2100      	movs	r1, #0
 8001b30:	4618      	mov	r0, r3
 8001b32:	f7ff fb21 	bl	8001178 <LL_ADC_GetOffsetChannel>
 8001b36:	4603      	mov	r3, r0
 8001b38:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d10a      	bne.n	8001b56 <HAL_ADC_ConfigChannel+0x15a>
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	2100      	movs	r1, #0
 8001b46:	4618      	mov	r0, r3
 8001b48:	f7ff fb16 	bl	8001178 <LL_ADC_GetOffsetChannel>
 8001b4c:	4603      	mov	r3, r0
 8001b4e:	0e9b      	lsrs	r3, r3, #26
 8001b50:	f003 021f 	and.w	r2, r3, #31
 8001b54:	e01e      	b.n	8001b94 <HAL_ADC_ConfigChannel+0x198>
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	2100      	movs	r1, #0
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	f7ff fb0b 	bl	8001178 <LL_ADC_GetOffsetChannel>
 8001b62:	4603      	mov	r3, r0
 8001b64:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b68:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8001b6c:	fa93 f3a3 	rbit	r3, r3
 8001b70:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001b74:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8001b78:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001b7c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d101      	bne.n	8001b88 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 8001b84:	2320      	movs	r3, #32
 8001b86:	e004      	b.n	8001b92 <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 8001b88:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001b8c:	fab3 f383 	clz	r3, r3
 8001b90:	b2db      	uxtb	r3, r3
 8001b92:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001b94:	683b      	ldr	r3, [r7, #0]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d105      	bne.n	8001bac <HAL_ADC_ConfigChannel+0x1b0>
 8001ba0:	683b      	ldr	r3, [r7, #0]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	0e9b      	lsrs	r3, r3, #26
 8001ba6:	f003 031f 	and.w	r3, r3, #31
 8001baa:	e018      	b.n	8001bde <HAL_ADC_ConfigChannel+0x1e2>
 8001bac:	683b      	ldr	r3, [r7, #0]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bb4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001bb8:	fa93 f3a3 	rbit	r3, r3
 8001bbc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8001bc0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001bc4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8001bc8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d101      	bne.n	8001bd4 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 8001bd0:	2320      	movs	r3, #32
 8001bd2:	e004      	b.n	8001bde <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 8001bd4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001bd8:	fab3 f383 	clz	r3, r3
 8001bdc:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001bde:	429a      	cmp	r2, r3
 8001be0:	d106      	bne.n	8001bf0 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	2200      	movs	r2, #0
 8001be8:	2100      	movs	r1, #0
 8001bea:	4618      	mov	r0, r3
 8001bec:	f7ff fada 	bl	80011a4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	2101      	movs	r1, #1
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	f7ff fabe 	bl	8001178 <LL_ADC_GetOffsetChannel>
 8001bfc:	4603      	mov	r3, r0
 8001bfe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d10a      	bne.n	8001c1c <HAL_ADC_ConfigChannel+0x220>
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	2101      	movs	r1, #1
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	f7ff fab3 	bl	8001178 <LL_ADC_GetOffsetChannel>
 8001c12:	4603      	mov	r3, r0
 8001c14:	0e9b      	lsrs	r3, r3, #26
 8001c16:	f003 021f 	and.w	r2, r3, #31
 8001c1a:	e01e      	b.n	8001c5a <HAL_ADC_ConfigChannel+0x25e>
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	2101      	movs	r1, #1
 8001c22:	4618      	mov	r0, r3
 8001c24:	f7ff faa8 	bl	8001178 <LL_ADC_GetOffsetChannel>
 8001c28:	4603      	mov	r3, r0
 8001c2a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c2e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001c32:	fa93 f3a3 	rbit	r3, r3
 8001c36:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8001c3a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001c3e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8001c42:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d101      	bne.n	8001c4e <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 8001c4a:	2320      	movs	r3, #32
 8001c4c:	e004      	b.n	8001c58 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 8001c4e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001c52:	fab3 f383 	clz	r3, r3
 8001c56:	b2db      	uxtb	r3, r3
 8001c58:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001c5a:	683b      	ldr	r3, [r7, #0]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d105      	bne.n	8001c72 <HAL_ADC_ConfigChannel+0x276>
 8001c66:	683b      	ldr	r3, [r7, #0]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	0e9b      	lsrs	r3, r3, #26
 8001c6c:	f003 031f 	and.w	r3, r3, #31
 8001c70:	e018      	b.n	8001ca4 <HAL_ADC_ConfigChannel+0x2a8>
 8001c72:	683b      	ldr	r3, [r7, #0]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c7a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001c7e:	fa93 f3a3 	rbit	r3, r3
 8001c82:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8001c86:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001c8a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8001c8e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d101      	bne.n	8001c9a <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 8001c96:	2320      	movs	r3, #32
 8001c98:	e004      	b.n	8001ca4 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 8001c9a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001c9e:	fab3 f383 	clz	r3, r3
 8001ca2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001ca4:	429a      	cmp	r2, r3
 8001ca6:	d106      	bne.n	8001cb6 <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	2200      	movs	r2, #0
 8001cae:	2101      	movs	r1, #1
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	f7ff fa77 	bl	80011a4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	2102      	movs	r1, #2
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	f7ff fa5b 	bl	8001178 <LL_ADC_GetOffsetChannel>
 8001cc2:	4603      	mov	r3, r0
 8001cc4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d10a      	bne.n	8001ce2 <HAL_ADC_ConfigChannel+0x2e6>
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	2102      	movs	r1, #2
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	f7ff fa50 	bl	8001178 <LL_ADC_GetOffsetChannel>
 8001cd8:	4603      	mov	r3, r0
 8001cda:	0e9b      	lsrs	r3, r3, #26
 8001cdc:	f003 021f 	and.w	r2, r3, #31
 8001ce0:	e01e      	b.n	8001d20 <HAL_ADC_ConfigChannel+0x324>
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	2102      	movs	r1, #2
 8001ce8:	4618      	mov	r0, r3
 8001cea:	f7ff fa45 	bl	8001178 <LL_ADC_GetOffsetChannel>
 8001cee:	4603      	mov	r3, r0
 8001cf0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cf4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001cf8:	fa93 f3a3 	rbit	r3, r3
 8001cfc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8001d00:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001d04:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8001d08:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d101      	bne.n	8001d14 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 8001d10:	2320      	movs	r3, #32
 8001d12:	e004      	b.n	8001d1e <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 8001d14:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001d18:	fab3 f383 	clz	r3, r3
 8001d1c:	b2db      	uxtb	r3, r3
 8001d1e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001d20:	683b      	ldr	r3, [r7, #0]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d105      	bne.n	8001d38 <HAL_ADC_ConfigChannel+0x33c>
 8001d2c:	683b      	ldr	r3, [r7, #0]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	0e9b      	lsrs	r3, r3, #26
 8001d32:	f003 031f 	and.w	r3, r3, #31
 8001d36:	e016      	b.n	8001d66 <HAL_ADC_ConfigChannel+0x36a>
 8001d38:	683b      	ldr	r3, [r7, #0]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d40:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001d44:	fa93 f3a3 	rbit	r3, r3
 8001d48:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8001d4a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8001d4c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8001d50:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d101      	bne.n	8001d5c <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 8001d58:	2320      	movs	r3, #32
 8001d5a:	e004      	b.n	8001d66 <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 8001d5c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001d60:	fab3 f383 	clz	r3, r3
 8001d64:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001d66:	429a      	cmp	r2, r3
 8001d68:	d106      	bne.n	8001d78 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	2200      	movs	r2, #0
 8001d70:	2102      	movs	r1, #2
 8001d72:	4618      	mov	r0, r3
 8001d74:	f7ff fa16 	bl	80011a4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	2103      	movs	r1, #3
 8001d7e:	4618      	mov	r0, r3
 8001d80:	f7ff f9fa 	bl	8001178 <LL_ADC_GetOffsetChannel>
 8001d84:	4603      	mov	r3, r0
 8001d86:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d10a      	bne.n	8001da4 <HAL_ADC_ConfigChannel+0x3a8>
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	2103      	movs	r1, #3
 8001d94:	4618      	mov	r0, r3
 8001d96:	f7ff f9ef 	bl	8001178 <LL_ADC_GetOffsetChannel>
 8001d9a:	4603      	mov	r3, r0
 8001d9c:	0e9b      	lsrs	r3, r3, #26
 8001d9e:	f003 021f 	and.w	r2, r3, #31
 8001da2:	e017      	b.n	8001dd4 <HAL_ADC_ConfigChannel+0x3d8>
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	2103      	movs	r1, #3
 8001daa:	4618      	mov	r0, r3
 8001dac:	f7ff f9e4 	bl	8001178 <LL_ADC_GetOffsetChannel>
 8001db0:	4603      	mov	r3, r0
 8001db2:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001db4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001db6:	fa93 f3a3 	rbit	r3, r3
 8001dba:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8001dbc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001dbe:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8001dc0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d101      	bne.n	8001dca <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 8001dc6:	2320      	movs	r3, #32
 8001dc8:	e003      	b.n	8001dd2 <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 8001dca:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001dcc:	fab3 f383 	clz	r3, r3
 8001dd0:	b2db      	uxtb	r3, r3
 8001dd2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001dd4:	683b      	ldr	r3, [r7, #0]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d105      	bne.n	8001dec <HAL_ADC_ConfigChannel+0x3f0>
 8001de0:	683b      	ldr	r3, [r7, #0]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	0e9b      	lsrs	r3, r3, #26
 8001de6:	f003 031f 	and.w	r3, r3, #31
 8001dea:	e011      	b.n	8001e10 <HAL_ADC_ConfigChannel+0x414>
 8001dec:	683b      	ldr	r3, [r7, #0]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001df2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001df4:	fa93 f3a3 	rbit	r3, r3
 8001df8:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8001dfa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001dfc:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8001dfe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d101      	bne.n	8001e08 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 8001e04:	2320      	movs	r3, #32
 8001e06:	e003      	b.n	8001e10 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 8001e08:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001e0a:	fab3 f383 	clz	r3, r3
 8001e0e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001e10:	429a      	cmp	r2, r3
 8001e12:	d106      	bne.n	8001e22 <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	2200      	movs	r2, #0
 8001e1a:	2103      	movs	r1, #3
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	f7ff f9c1 	bl	80011a4 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	4618      	mov	r0, r3
 8001e28:	f7ff fb32 	bl	8001490 <LL_ADC_IsEnabled>
 8001e2c:	4603      	mov	r3, r0
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	f040 8140 	bne.w	80020b4 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	6818      	ldr	r0, [r3, #0]
 8001e38:	683b      	ldr	r3, [r7, #0]
 8001e3a:	6819      	ldr	r1, [r3, #0]
 8001e3c:	683b      	ldr	r3, [r7, #0]
 8001e3e:	68db      	ldr	r3, [r3, #12]
 8001e40:	461a      	mov	r2, r3
 8001e42:	f7ff fa7d 	bl	8001340 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8001e46:	683b      	ldr	r3, [r7, #0]
 8001e48:	68db      	ldr	r3, [r3, #12]
 8001e4a:	4a8f      	ldr	r2, [pc, #572]	@ (8002088 <HAL_ADC_ConfigChannel+0x68c>)
 8001e4c:	4293      	cmp	r3, r2
 8001e4e:	f040 8131 	bne.w	80020b4 <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001e56:	683b      	ldr	r3, [r7, #0]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d10b      	bne.n	8001e7a <HAL_ADC_ConfigChannel+0x47e>
 8001e62:	683b      	ldr	r3, [r7, #0]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	0e9b      	lsrs	r3, r3, #26
 8001e68:	3301      	adds	r3, #1
 8001e6a:	f003 031f 	and.w	r3, r3, #31
 8001e6e:	2b09      	cmp	r3, #9
 8001e70:	bf94      	ite	ls
 8001e72:	2301      	movls	r3, #1
 8001e74:	2300      	movhi	r3, #0
 8001e76:	b2db      	uxtb	r3, r3
 8001e78:	e019      	b.n	8001eae <HAL_ADC_ConfigChannel+0x4b2>
 8001e7a:	683b      	ldr	r3, [r7, #0]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e80:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001e82:	fa93 f3a3 	rbit	r3, r3
 8001e86:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8001e88:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001e8a:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8001e8c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d101      	bne.n	8001e96 <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 8001e92:	2320      	movs	r3, #32
 8001e94:	e003      	b.n	8001e9e <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 8001e96:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001e98:	fab3 f383 	clz	r3, r3
 8001e9c:	b2db      	uxtb	r3, r3
 8001e9e:	3301      	adds	r3, #1
 8001ea0:	f003 031f 	and.w	r3, r3, #31
 8001ea4:	2b09      	cmp	r3, #9
 8001ea6:	bf94      	ite	ls
 8001ea8:	2301      	movls	r3, #1
 8001eaa:	2300      	movhi	r3, #0
 8001eac:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d079      	beq.n	8001fa6 <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001eb2:	683b      	ldr	r3, [r7, #0]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d107      	bne.n	8001ece <HAL_ADC_ConfigChannel+0x4d2>
 8001ebe:	683b      	ldr	r3, [r7, #0]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	0e9b      	lsrs	r3, r3, #26
 8001ec4:	3301      	adds	r3, #1
 8001ec6:	069b      	lsls	r3, r3, #26
 8001ec8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001ecc:	e015      	b.n	8001efa <HAL_ADC_ConfigChannel+0x4fe>
 8001ece:	683b      	ldr	r3, [r7, #0]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ed4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001ed6:	fa93 f3a3 	rbit	r3, r3
 8001eda:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8001edc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001ede:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8001ee0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d101      	bne.n	8001eea <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 8001ee6:	2320      	movs	r3, #32
 8001ee8:	e003      	b.n	8001ef2 <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 8001eea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001eec:	fab3 f383 	clz	r3, r3
 8001ef0:	b2db      	uxtb	r3, r3
 8001ef2:	3301      	adds	r3, #1
 8001ef4:	069b      	lsls	r3, r3, #26
 8001ef6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001efa:	683b      	ldr	r3, [r7, #0]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d109      	bne.n	8001f1a <HAL_ADC_ConfigChannel+0x51e>
 8001f06:	683b      	ldr	r3, [r7, #0]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	0e9b      	lsrs	r3, r3, #26
 8001f0c:	3301      	adds	r3, #1
 8001f0e:	f003 031f 	and.w	r3, r3, #31
 8001f12:	2101      	movs	r1, #1
 8001f14:	fa01 f303 	lsl.w	r3, r1, r3
 8001f18:	e017      	b.n	8001f4a <HAL_ADC_ConfigChannel+0x54e>
 8001f1a:	683b      	ldr	r3, [r7, #0]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f20:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001f22:	fa93 f3a3 	rbit	r3, r3
 8001f26:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8001f28:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001f2a:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8001f2c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d101      	bne.n	8001f36 <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 8001f32:	2320      	movs	r3, #32
 8001f34:	e003      	b.n	8001f3e <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 8001f36:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001f38:	fab3 f383 	clz	r3, r3
 8001f3c:	b2db      	uxtb	r3, r3
 8001f3e:	3301      	adds	r3, #1
 8001f40:	f003 031f 	and.w	r3, r3, #31
 8001f44:	2101      	movs	r1, #1
 8001f46:	fa01 f303 	lsl.w	r3, r1, r3
 8001f4a:	ea42 0103 	orr.w	r1, r2, r3
 8001f4e:	683b      	ldr	r3, [r7, #0]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d10a      	bne.n	8001f70 <HAL_ADC_ConfigChannel+0x574>
 8001f5a:	683b      	ldr	r3, [r7, #0]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	0e9b      	lsrs	r3, r3, #26
 8001f60:	3301      	adds	r3, #1
 8001f62:	f003 021f 	and.w	r2, r3, #31
 8001f66:	4613      	mov	r3, r2
 8001f68:	005b      	lsls	r3, r3, #1
 8001f6a:	4413      	add	r3, r2
 8001f6c:	051b      	lsls	r3, r3, #20
 8001f6e:	e018      	b.n	8001fa2 <HAL_ADC_ConfigChannel+0x5a6>
 8001f70:	683b      	ldr	r3, [r7, #0]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001f78:	fa93 f3a3 	rbit	r3, r3
 8001f7c:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8001f7e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001f80:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8001f82:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d101      	bne.n	8001f8c <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 8001f88:	2320      	movs	r3, #32
 8001f8a:	e003      	b.n	8001f94 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 8001f8c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001f8e:	fab3 f383 	clz	r3, r3
 8001f92:	b2db      	uxtb	r3, r3
 8001f94:	3301      	adds	r3, #1
 8001f96:	f003 021f 	and.w	r2, r3, #31
 8001f9a:	4613      	mov	r3, r2
 8001f9c:	005b      	lsls	r3, r3, #1
 8001f9e:	4413      	add	r3, r2
 8001fa0:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001fa2:	430b      	orrs	r3, r1
 8001fa4:	e081      	b.n	80020aa <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001fa6:	683b      	ldr	r3, [r7, #0]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d107      	bne.n	8001fc2 <HAL_ADC_ConfigChannel+0x5c6>
 8001fb2:	683b      	ldr	r3, [r7, #0]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	0e9b      	lsrs	r3, r3, #26
 8001fb8:	3301      	adds	r3, #1
 8001fba:	069b      	lsls	r3, r3, #26
 8001fbc:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001fc0:	e015      	b.n	8001fee <HAL_ADC_ConfigChannel+0x5f2>
 8001fc2:	683b      	ldr	r3, [r7, #0]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001fca:	fa93 f3a3 	rbit	r3, r3
 8001fce:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8001fd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001fd2:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8001fd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d101      	bne.n	8001fde <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 8001fda:	2320      	movs	r3, #32
 8001fdc:	e003      	b.n	8001fe6 <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 8001fde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001fe0:	fab3 f383 	clz	r3, r3
 8001fe4:	b2db      	uxtb	r3, r3
 8001fe6:	3301      	adds	r3, #1
 8001fe8:	069b      	lsls	r3, r3, #26
 8001fea:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001fee:	683b      	ldr	r3, [r7, #0]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d109      	bne.n	800200e <HAL_ADC_ConfigChannel+0x612>
 8001ffa:	683b      	ldr	r3, [r7, #0]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	0e9b      	lsrs	r3, r3, #26
 8002000:	3301      	adds	r3, #1
 8002002:	f003 031f 	and.w	r3, r3, #31
 8002006:	2101      	movs	r1, #1
 8002008:	fa01 f303 	lsl.w	r3, r1, r3
 800200c:	e017      	b.n	800203e <HAL_ADC_ConfigChannel+0x642>
 800200e:	683b      	ldr	r3, [r7, #0]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002014:	6a3b      	ldr	r3, [r7, #32]
 8002016:	fa93 f3a3 	rbit	r3, r3
 800201a:	61fb      	str	r3, [r7, #28]
  return result;
 800201c:	69fb      	ldr	r3, [r7, #28]
 800201e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8002020:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002022:	2b00      	cmp	r3, #0
 8002024:	d101      	bne.n	800202a <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 8002026:	2320      	movs	r3, #32
 8002028:	e003      	b.n	8002032 <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 800202a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800202c:	fab3 f383 	clz	r3, r3
 8002030:	b2db      	uxtb	r3, r3
 8002032:	3301      	adds	r3, #1
 8002034:	f003 031f 	and.w	r3, r3, #31
 8002038:	2101      	movs	r1, #1
 800203a:	fa01 f303 	lsl.w	r3, r1, r3
 800203e:	ea42 0103 	orr.w	r1, r2, r3
 8002042:	683b      	ldr	r3, [r7, #0]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800204a:	2b00      	cmp	r3, #0
 800204c:	d10d      	bne.n	800206a <HAL_ADC_ConfigChannel+0x66e>
 800204e:	683b      	ldr	r3, [r7, #0]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	0e9b      	lsrs	r3, r3, #26
 8002054:	3301      	adds	r3, #1
 8002056:	f003 021f 	and.w	r2, r3, #31
 800205a:	4613      	mov	r3, r2
 800205c:	005b      	lsls	r3, r3, #1
 800205e:	4413      	add	r3, r2
 8002060:	3b1e      	subs	r3, #30
 8002062:	051b      	lsls	r3, r3, #20
 8002064:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002068:	e01e      	b.n	80020a8 <HAL_ADC_ConfigChannel+0x6ac>
 800206a:	683b      	ldr	r3, [r7, #0]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002070:	697b      	ldr	r3, [r7, #20]
 8002072:	fa93 f3a3 	rbit	r3, r3
 8002076:	613b      	str	r3, [r7, #16]
  return result;
 8002078:	693b      	ldr	r3, [r7, #16]
 800207a:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800207c:	69bb      	ldr	r3, [r7, #24]
 800207e:	2b00      	cmp	r3, #0
 8002080:	d104      	bne.n	800208c <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 8002082:	2320      	movs	r3, #32
 8002084:	e006      	b.n	8002094 <HAL_ADC_ConfigChannel+0x698>
 8002086:	bf00      	nop
 8002088:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 800208c:	69bb      	ldr	r3, [r7, #24]
 800208e:	fab3 f383 	clz	r3, r3
 8002092:	b2db      	uxtb	r3, r3
 8002094:	3301      	adds	r3, #1
 8002096:	f003 021f 	and.w	r2, r3, #31
 800209a:	4613      	mov	r3, r2
 800209c:	005b      	lsls	r3, r3, #1
 800209e:	4413      	add	r3, r2
 80020a0:	3b1e      	subs	r3, #30
 80020a2:	051b      	lsls	r3, r3, #20
 80020a4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80020a8:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80020aa:	683a      	ldr	r2, [r7, #0]
 80020ac:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80020ae:	4619      	mov	r1, r3
 80020b0:	f7ff f91b 	bl	80012ea <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80020b4:	683b      	ldr	r3, [r7, #0]
 80020b6:	681a      	ldr	r2, [r3, #0]
 80020b8:	4b3f      	ldr	r3, [pc, #252]	@ (80021b8 <HAL_ADC_ConfigChannel+0x7bc>)
 80020ba:	4013      	ands	r3, r2
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d071      	beq.n	80021a4 <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80020c0:	483e      	ldr	r0, [pc, #248]	@ (80021bc <HAL_ADC_ConfigChannel+0x7c0>)
 80020c2:	f7ff f827 	bl	8001114 <LL_ADC_GetCommonPathInternalCh>
 80020c6:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 80020ca:	683b      	ldr	r3, [r7, #0]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	4a3c      	ldr	r2, [pc, #240]	@ (80021c0 <HAL_ADC_ConfigChannel+0x7c4>)
 80020d0:	4293      	cmp	r3, r2
 80020d2:	d004      	beq.n	80020de <HAL_ADC_ConfigChannel+0x6e2>
 80020d4:	683b      	ldr	r3, [r7, #0]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	4a3a      	ldr	r2, [pc, #232]	@ (80021c4 <HAL_ADC_ConfigChannel+0x7c8>)
 80020da:	4293      	cmp	r3, r2
 80020dc:	d127      	bne.n	800212e <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80020de:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80020e2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d121      	bne.n	800212e <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80020f2:	d157      	bne.n	80021a4 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80020f4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80020f8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80020fc:	4619      	mov	r1, r3
 80020fe:	482f      	ldr	r0, [pc, #188]	@ (80021bc <HAL_ADC_ConfigChannel+0x7c0>)
 8002100:	f7fe fff5 	bl	80010ee <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002104:	4b30      	ldr	r3, [pc, #192]	@ (80021c8 <HAL_ADC_ConfigChannel+0x7cc>)
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	099b      	lsrs	r3, r3, #6
 800210a:	4a30      	ldr	r2, [pc, #192]	@ (80021cc <HAL_ADC_ConfigChannel+0x7d0>)
 800210c:	fba2 2303 	umull	r2, r3, r2, r3
 8002110:	099b      	lsrs	r3, r3, #6
 8002112:	1c5a      	adds	r2, r3, #1
 8002114:	4613      	mov	r3, r2
 8002116:	005b      	lsls	r3, r3, #1
 8002118:	4413      	add	r3, r2
 800211a:	009b      	lsls	r3, r3, #2
 800211c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800211e:	e002      	b.n	8002126 <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	3b01      	subs	r3, #1
 8002124:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	2b00      	cmp	r3, #0
 800212a:	d1f9      	bne.n	8002120 <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800212c:	e03a      	b.n	80021a4 <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800212e:	683b      	ldr	r3, [r7, #0]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	4a27      	ldr	r2, [pc, #156]	@ (80021d0 <HAL_ADC_ConfigChannel+0x7d4>)
 8002134:	4293      	cmp	r3, r2
 8002136:	d113      	bne.n	8002160 <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002138:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800213c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002140:	2b00      	cmp	r3, #0
 8002142:	d10d      	bne.n	8002160 <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	4a22      	ldr	r2, [pc, #136]	@ (80021d4 <HAL_ADC_ConfigChannel+0x7d8>)
 800214a:	4293      	cmp	r3, r2
 800214c:	d02a      	beq.n	80021a4 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800214e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002152:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002156:	4619      	mov	r1, r3
 8002158:	4818      	ldr	r0, [pc, #96]	@ (80021bc <HAL_ADC_ConfigChannel+0x7c0>)
 800215a:	f7fe ffc8 	bl	80010ee <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800215e:	e021      	b.n	80021a4 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002160:	683b      	ldr	r3, [r7, #0]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	4a1c      	ldr	r2, [pc, #112]	@ (80021d8 <HAL_ADC_ConfigChannel+0x7dc>)
 8002166:	4293      	cmp	r3, r2
 8002168:	d11c      	bne.n	80021a4 <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800216a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800216e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002172:	2b00      	cmp	r3, #0
 8002174:	d116      	bne.n	80021a4 <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	4a16      	ldr	r2, [pc, #88]	@ (80021d4 <HAL_ADC_ConfigChannel+0x7d8>)
 800217c:	4293      	cmp	r3, r2
 800217e:	d011      	beq.n	80021a4 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002180:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002184:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002188:	4619      	mov	r1, r3
 800218a:	480c      	ldr	r0, [pc, #48]	@ (80021bc <HAL_ADC_ConfigChannel+0x7c0>)
 800218c:	f7fe ffaf 	bl	80010ee <LL_ADC_SetCommonPathInternalCh>
 8002190:	e008      	b.n	80021a4 <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002196:	f043 0220 	orr.w	r2, r3, #32
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800219e:	2301      	movs	r3, #1
 80021a0:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	2200      	movs	r2, #0
 80021a8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80021ac:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 80021b0:	4618      	mov	r0, r3
 80021b2:	37d8      	adds	r7, #216	@ 0xd8
 80021b4:	46bd      	mov	sp, r7
 80021b6:	bd80      	pop	{r7, pc}
 80021b8:	80080000 	.word	0x80080000
 80021bc:	50000300 	.word	0x50000300
 80021c0:	c3210000 	.word	0xc3210000
 80021c4:	90c00010 	.word	0x90c00010
 80021c8:	20000078 	.word	0x20000078
 80021cc:	053e2d63 	.word	0x053e2d63
 80021d0:	c7520000 	.word	0xc7520000
 80021d4:	50000100 	.word	0x50000100
 80021d8:	cb840000 	.word	0xcb840000

080021dc <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	b084      	sub	sp, #16
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80021e4:	2300      	movs	r3, #0
 80021e6:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	4618      	mov	r0, r3
 80021ee:	f7ff f94f 	bl	8001490 <LL_ADC_IsEnabled>
 80021f2:	4603      	mov	r3, r0
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d169      	bne.n	80022cc <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	689a      	ldr	r2, [r3, #8]
 80021fe:	4b36      	ldr	r3, [pc, #216]	@ (80022d8 <ADC_Enable+0xfc>)
 8002200:	4013      	ands	r3, r2
 8002202:	2b00      	cmp	r3, #0
 8002204:	d00d      	beq.n	8002222 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800220a:	f043 0210 	orr.w	r2, r3, #16
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002216:	f043 0201 	orr.w	r2, r3, #1
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 800221e:	2301      	movs	r3, #1
 8002220:	e055      	b.n	80022ce <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	4618      	mov	r0, r3
 8002228:	f7ff f90a 	bl	8001440 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800222c:	482b      	ldr	r0, [pc, #172]	@ (80022dc <ADC_Enable+0x100>)
 800222e:	f7fe ff71 	bl	8001114 <LL_ADC_GetCommonPathInternalCh>
 8002232:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8002234:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002238:	2b00      	cmp	r3, #0
 800223a:	d013      	beq.n	8002264 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800223c:	4b28      	ldr	r3, [pc, #160]	@ (80022e0 <ADC_Enable+0x104>)
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	099b      	lsrs	r3, r3, #6
 8002242:	4a28      	ldr	r2, [pc, #160]	@ (80022e4 <ADC_Enable+0x108>)
 8002244:	fba2 2303 	umull	r2, r3, r2, r3
 8002248:	099b      	lsrs	r3, r3, #6
 800224a:	1c5a      	adds	r2, r3, #1
 800224c:	4613      	mov	r3, r2
 800224e:	005b      	lsls	r3, r3, #1
 8002250:	4413      	add	r3, r2
 8002252:	009b      	lsls	r3, r3, #2
 8002254:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002256:	e002      	b.n	800225e <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8002258:	68bb      	ldr	r3, [r7, #8]
 800225a:	3b01      	subs	r3, #1
 800225c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800225e:	68bb      	ldr	r3, [r7, #8]
 8002260:	2b00      	cmp	r3, #0
 8002262:	d1f9      	bne.n	8002258 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002264:	f7fe ff02 	bl	800106c <HAL_GetTick>
 8002268:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800226a:	e028      	b.n	80022be <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	4618      	mov	r0, r3
 8002272:	f7ff f90d 	bl	8001490 <LL_ADC_IsEnabled>
 8002276:	4603      	mov	r3, r0
 8002278:	2b00      	cmp	r3, #0
 800227a:	d104      	bne.n	8002286 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	4618      	mov	r0, r3
 8002282:	f7ff f8dd 	bl	8001440 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002286:	f7fe fef1 	bl	800106c <HAL_GetTick>
 800228a:	4602      	mov	r2, r0
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	1ad3      	subs	r3, r2, r3
 8002290:	2b02      	cmp	r3, #2
 8002292:	d914      	bls.n	80022be <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	f003 0301 	and.w	r3, r3, #1
 800229e:	2b01      	cmp	r3, #1
 80022a0:	d00d      	beq.n	80022be <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022a6:	f043 0210 	orr.w	r2, r3, #16
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80022b2:	f043 0201 	orr.w	r2, r3, #1
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 80022ba:	2301      	movs	r3, #1
 80022bc:	e007      	b.n	80022ce <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	f003 0301 	and.w	r3, r3, #1
 80022c8:	2b01      	cmp	r3, #1
 80022ca:	d1cf      	bne.n	800226c <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80022cc:	2300      	movs	r3, #0
}
 80022ce:	4618      	mov	r0, r3
 80022d0:	3710      	adds	r7, #16
 80022d2:	46bd      	mov	sp, r7
 80022d4:	bd80      	pop	{r7, pc}
 80022d6:	bf00      	nop
 80022d8:	8000003f 	.word	0x8000003f
 80022dc:	50000300 	.word	0x50000300
 80022e0:	20000078 	.word	0x20000078
 80022e4:	053e2d63 	.word	0x053e2d63

080022e8 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b084      	sub	sp, #16
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	4618      	mov	r0, r3
 80022f6:	f7ff f8de 	bl	80014b6 <LL_ADC_IsDisableOngoing>
 80022fa:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	4618      	mov	r0, r3
 8002302:	f7ff f8c5 	bl	8001490 <LL_ADC_IsEnabled>
 8002306:	4603      	mov	r3, r0
 8002308:	2b00      	cmp	r3, #0
 800230a:	d047      	beq.n	800239c <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	2b00      	cmp	r3, #0
 8002310:	d144      	bne.n	800239c <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	689b      	ldr	r3, [r3, #8]
 8002318:	f003 030d 	and.w	r3, r3, #13
 800231c:	2b01      	cmp	r3, #1
 800231e:	d10c      	bne.n	800233a <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	4618      	mov	r0, r3
 8002326:	f7ff f89f 	bl	8001468 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	2203      	movs	r2, #3
 8002330:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002332:	f7fe fe9b 	bl	800106c <HAL_GetTick>
 8002336:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002338:	e029      	b.n	800238e <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800233e:	f043 0210 	orr.w	r2, r3, #16
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800234a:	f043 0201 	orr.w	r2, r3, #1
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 8002352:	2301      	movs	r3, #1
 8002354:	e023      	b.n	800239e <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002356:	f7fe fe89 	bl	800106c <HAL_GetTick>
 800235a:	4602      	mov	r2, r0
 800235c:	68bb      	ldr	r3, [r7, #8]
 800235e:	1ad3      	subs	r3, r2, r3
 8002360:	2b02      	cmp	r3, #2
 8002362:	d914      	bls.n	800238e <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	689b      	ldr	r3, [r3, #8]
 800236a:	f003 0301 	and.w	r3, r3, #1
 800236e:	2b00      	cmp	r3, #0
 8002370:	d00d      	beq.n	800238e <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002376:	f043 0210 	orr.w	r2, r3, #16
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002382:	f043 0201 	orr.w	r2, r3, #1
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800238a:	2301      	movs	r3, #1
 800238c:	e007      	b.n	800239e <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	689b      	ldr	r3, [r3, #8]
 8002394:	f003 0301 	and.w	r3, r3, #1
 8002398:	2b00      	cmp	r3, #0
 800239a:	d1dc      	bne.n	8002356 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800239c:	2300      	movs	r3, #0
}
 800239e:	4618      	mov	r0, r3
 80023a0:	3710      	adds	r7, #16
 80023a2:	46bd      	mov	sp, r7
 80023a4:	bd80      	pop	{r7, pc}

080023a6 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80023a6:	b580      	push	{r7, lr}
 80023a8:	b084      	sub	sp, #16
 80023aa:	af00      	add	r7, sp, #0
 80023ac:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023b2:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023b8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d14b      	bne.n	8002458 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023c4:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	f003 0308 	and.w	r3, r3, #8
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d021      	beq.n	800241e <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	4618      	mov	r0, r3
 80023e0:	f7fe ff44 	bl	800126c <LL_ADC_REG_IsTriggerSourceSWStart>
 80023e4:	4603      	mov	r3, r0
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d032      	beq.n	8002450 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	68db      	ldr	r3, [r3, #12]
 80023f0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d12b      	bne.n	8002450 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023fc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002408:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800240c:	2b00      	cmp	r3, #0
 800240e:	d11f      	bne.n	8002450 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002414:	f043 0201 	orr.w	r2, r3, #1
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800241c:	e018      	b.n	8002450 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	68db      	ldr	r3, [r3, #12]
 8002424:	f003 0302 	and.w	r3, r3, #2
 8002428:	2b00      	cmp	r3, #0
 800242a:	d111      	bne.n	8002450 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002430:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800243c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002440:	2b00      	cmp	r3, #0
 8002442:	d105      	bne.n	8002450 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002448:	f043 0201 	orr.w	r2, r3, #1
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002450:	68f8      	ldr	r0, [r7, #12]
 8002452:	f7ff fab5 	bl	80019c0 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002456:	e00e      	b.n	8002476 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800245c:	f003 0310 	and.w	r3, r3, #16
 8002460:	2b00      	cmp	r3, #0
 8002462:	d003      	beq.n	800246c <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8002464:	68f8      	ldr	r0, [r7, #12]
 8002466:	f7ff fabf 	bl	80019e8 <HAL_ADC_ErrorCallback>
}
 800246a:	e004      	b.n	8002476 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002470:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002472:	6878      	ldr	r0, [r7, #4]
 8002474:	4798      	blx	r3
}
 8002476:	bf00      	nop
 8002478:	3710      	adds	r7, #16
 800247a:	46bd      	mov	sp, r7
 800247c:	bd80      	pop	{r7, pc}

0800247e <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800247e:	b580      	push	{r7, lr}
 8002480:	b084      	sub	sp, #16
 8002482:	af00      	add	r7, sp, #0
 8002484:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800248a:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800248c:	68f8      	ldr	r0, [r7, #12]
 800248e:	f7ff faa1 	bl	80019d4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002492:	bf00      	nop
 8002494:	3710      	adds	r7, #16
 8002496:	46bd      	mov	sp, r7
 8002498:	bd80      	pop	{r7, pc}

0800249a <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800249a:	b580      	push	{r7, lr}
 800249c:	b084      	sub	sp, #16
 800249e:	af00      	add	r7, sp, #0
 80024a0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024a6:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024ac:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80024b8:	f043 0204 	orr.w	r2, r3, #4
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80024c0:	68f8      	ldr	r0, [r7, #12]
 80024c2:	f7ff fa91 	bl	80019e8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80024c6:	bf00      	nop
 80024c8:	3710      	adds	r7, #16
 80024ca:	46bd      	mov	sp, r7
 80024cc:	bd80      	pop	{r7, pc}

080024ce <LL_ADC_IsEnabled>:
{
 80024ce:	b480      	push	{r7}
 80024d0:	b083      	sub	sp, #12
 80024d2:	af00      	add	r7, sp, #0
 80024d4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	689b      	ldr	r3, [r3, #8]
 80024da:	f003 0301 	and.w	r3, r3, #1
 80024de:	2b01      	cmp	r3, #1
 80024e0:	d101      	bne.n	80024e6 <LL_ADC_IsEnabled+0x18>
 80024e2:	2301      	movs	r3, #1
 80024e4:	e000      	b.n	80024e8 <LL_ADC_IsEnabled+0x1a>
 80024e6:	2300      	movs	r3, #0
}
 80024e8:	4618      	mov	r0, r3
 80024ea:	370c      	adds	r7, #12
 80024ec:	46bd      	mov	sp, r7
 80024ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f2:	4770      	bx	lr

080024f4 <LL_ADC_StartCalibration>:
{
 80024f4:	b480      	push	{r7}
 80024f6:	b083      	sub	sp, #12
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]
 80024fc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	689b      	ldr	r3, [r3, #8]
 8002502:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8002506:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800250a:	683a      	ldr	r2, [r7, #0]
 800250c:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8002510:	4313      	orrs	r3, r2
 8002512:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	609a      	str	r2, [r3, #8]
}
 800251a:	bf00      	nop
 800251c:	370c      	adds	r7, #12
 800251e:	46bd      	mov	sp, r7
 8002520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002524:	4770      	bx	lr

08002526 <LL_ADC_IsCalibrationOnGoing>:
{
 8002526:	b480      	push	{r7}
 8002528:	b083      	sub	sp, #12
 800252a:	af00      	add	r7, sp, #0
 800252c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	689b      	ldr	r3, [r3, #8]
 8002532:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002536:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800253a:	d101      	bne.n	8002540 <LL_ADC_IsCalibrationOnGoing+0x1a>
 800253c:	2301      	movs	r3, #1
 800253e:	e000      	b.n	8002542 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8002540:	2300      	movs	r3, #0
}
 8002542:	4618      	mov	r0, r3
 8002544:	370c      	adds	r7, #12
 8002546:	46bd      	mov	sp, r7
 8002548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254c:	4770      	bx	lr

0800254e <LL_ADC_REG_IsConversionOngoing>:
{
 800254e:	b480      	push	{r7}
 8002550:	b083      	sub	sp, #12
 8002552:	af00      	add	r7, sp, #0
 8002554:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	689b      	ldr	r3, [r3, #8]
 800255a:	f003 0304 	and.w	r3, r3, #4
 800255e:	2b04      	cmp	r3, #4
 8002560:	d101      	bne.n	8002566 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002562:	2301      	movs	r3, #1
 8002564:	e000      	b.n	8002568 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002566:	2300      	movs	r3, #0
}
 8002568:	4618      	mov	r0, r3
 800256a:	370c      	adds	r7, #12
 800256c:	46bd      	mov	sp, r7
 800256e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002572:	4770      	bx	lr

08002574 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8002574:	b580      	push	{r7, lr}
 8002576:	b084      	sub	sp, #16
 8002578:	af00      	add	r7, sp, #0
 800257a:	6078      	str	r0, [r7, #4]
 800257c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 800257e:	2300      	movs	r3, #0
 8002580:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002588:	2b01      	cmp	r3, #1
 800258a:	d101      	bne.n	8002590 <HAL_ADCEx_Calibration_Start+0x1c>
 800258c:	2302      	movs	r3, #2
 800258e:	e04d      	b.n	800262c <HAL_ADCEx_Calibration_Start+0xb8>
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	2201      	movs	r2, #1
 8002594:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8002598:	6878      	ldr	r0, [r7, #4]
 800259a:	f7ff fea5 	bl	80022e8 <ADC_Disable>
 800259e:	4603      	mov	r3, r0
 80025a0:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80025a2:	7bfb      	ldrb	r3, [r7, #15]
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d136      	bne.n	8002616 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025ac:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80025b0:	f023 0302 	bic.w	r3, r3, #2
 80025b4:	f043 0202 	orr.w	r2, r3, #2
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	65da      	str	r2, [r3, #92]	@ 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	6839      	ldr	r1, [r7, #0]
 80025c2:	4618      	mov	r0, r3
 80025c4:	f7ff ff96 	bl	80024f4 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80025c8:	e014      	b.n	80025f4 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 80025ca:	68bb      	ldr	r3, [r7, #8]
 80025cc:	3301      	adds	r3, #1
 80025ce:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80025d0:	68bb      	ldr	r3, [r7, #8]
 80025d2:	4a18      	ldr	r2, [pc, #96]	@ (8002634 <HAL_ADCEx_Calibration_Start+0xc0>)
 80025d4:	4293      	cmp	r3, r2
 80025d6:	d90d      	bls.n	80025f4 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025dc:	f023 0312 	bic.w	r3, r3, #18
 80025e0:	f043 0210 	orr.w	r2, r3, #16
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	65da      	str	r2, [r3, #92]	@ 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	2200      	movs	r2, #0
 80025ec:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        return HAL_ERROR;
 80025f0:	2301      	movs	r3, #1
 80025f2:	e01b      	b.n	800262c <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	4618      	mov	r0, r3
 80025fa:	f7ff ff94 	bl	8002526 <LL_ADC_IsCalibrationOnGoing>
 80025fe:	4603      	mov	r3, r0
 8002600:	2b00      	cmp	r3, #0
 8002602:	d1e2      	bne.n	80025ca <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002608:	f023 0303 	bic.w	r3, r3, #3
 800260c:	f043 0201 	orr.w	r2, r3, #1
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002614:	e005      	b.n	8002622 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800261a:	f043 0210 	orr.w	r2, r3, #16
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	2200      	movs	r2, #0
 8002626:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800262a:	7bfb      	ldrb	r3, [r7, #15]
}
 800262c:	4618      	mov	r0, r3
 800262e:	3710      	adds	r7, #16
 8002630:	46bd      	mov	sp, r7
 8002632:	bd80      	pop	{r7, pc}
 8002634:	0004de01 	.word	0x0004de01

08002638 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8002638:	b590      	push	{r4, r7, lr}
 800263a:	b0a1      	sub	sp, #132	@ 0x84
 800263c:	af00      	add	r7, sp, #0
 800263e:	6078      	str	r0, [r7, #4]
 8002640:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002642:	2300      	movs	r3, #0
 8002644:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800264e:	2b01      	cmp	r3, #1
 8002650:	d101      	bne.n	8002656 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8002652:	2302      	movs	r3, #2
 8002654:	e08b      	b.n	800276e <HAL_ADCEx_MultiModeConfigChannel+0x136>
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	2201      	movs	r2, #1
 800265a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 800265e:	2300      	movs	r3, #0
 8002660:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8002662:	2300      	movs	r3, #0
 8002664:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800266e:	d102      	bne.n	8002676 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8002670:	4b41      	ldr	r3, [pc, #260]	@ (8002778 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8002672:	60bb      	str	r3, [r7, #8]
 8002674:	e001      	b.n	800267a <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8002676:	2300      	movs	r3, #0
 8002678:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 800267a:	68bb      	ldr	r3, [r7, #8]
 800267c:	2b00      	cmp	r3, #0
 800267e:	d10b      	bne.n	8002698 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002684:	f043 0220 	orr.w	r2, r3, #32
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	2200      	movs	r2, #0
 8002690:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8002694:	2301      	movs	r3, #1
 8002696:	e06a      	b.n	800276e <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8002698:	68bb      	ldr	r3, [r7, #8]
 800269a:	4618      	mov	r0, r3
 800269c:	f7ff ff57 	bl	800254e <LL_ADC_REG_IsConversionOngoing>
 80026a0:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	4618      	mov	r0, r3
 80026a8:	f7ff ff51 	bl	800254e <LL_ADC_REG_IsConversionOngoing>
 80026ac:	4603      	mov	r3, r0
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d14c      	bne.n	800274c <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 80026b2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d149      	bne.n	800274c <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80026b8:	4b30      	ldr	r3, [pc, #192]	@ (800277c <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 80026ba:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80026bc:	683b      	ldr	r3, [r7, #0]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d028      	beq.n	8002716 <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80026c4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80026c6:	689b      	ldr	r3, [r3, #8]
 80026c8:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80026cc:	683b      	ldr	r3, [r7, #0]
 80026ce:	6859      	ldr	r1, [r3, #4]
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80026d6:	035b      	lsls	r3, r3, #13
 80026d8:	430b      	orrs	r3, r1
 80026da:	431a      	orrs	r2, r3
 80026dc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80026de:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80026e0:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80026e4:	f7ff fef3 	bl	80024ce <LL_ADC_IsEnabled>
 80026e8:	4604      	mov	r4, r0
 80026ea:	4823      	ldr	r0, [pc, #140]	@ (8002778 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80026ec:	f7ff feef 	bl	80024ce <LL_ADC_IsEnabled>
 80026f0:	4603      	mov	r3, r0
 80026f2:	4323      	orrs	r3, r4
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d133      	bne.n	8002760 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80026f8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80026fa:	689b      	ldr	r3, [r3, #8]
 80026fc:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8002700:	f023 030f 	bic.w	r3, r3, #15
 8002704:	683a      	ldr	r2, [r7, #0]
 8002706:	6811      	ldr	r1, [r2, #0]
 8002708:	683a      	ldr	r2, [r7, #0]
 800270a:	6892      	ldr	r2, [r2, #8]
 800270c:	430a      	orrs	r2, r1
 800270e:	431a      	orrs	r2, r3
 8002710:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002712:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002714:	e024      	b.n	8002760 <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8002716:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002718:	689b      	ldr	r3, [r3, #8]
 800271a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800271e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002720:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002722:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8002726:	f7ff fed2 	bl	80024ce <LL_ADC_IsEnabled>
 800272a:	4604      	mov	r4, r0
 800272c:	4812      	ldr	r0, [pc, #72]	@ (8002778 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 800272e:	f7ff fece 	bl	80024ce <LL_ADC_IsEnabled>
 8002732:	4603      	mov	r3, r0
 8002734:	4323      	orrs	r3, r4
 8002736:	2b00      	cmp	r3, #0
 8002738:	d112      	bne.n	8002760 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800273a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800273c:	689b      	ldr	r3, [r3, #8]
 800273e:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8002742:	f023 030f 	bic.w	r3, r3, #15
 8002746:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8002748:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800274a:	e009      	b.n	8002760 <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002750:	f043 0220 	orr.w	r2, r3, #32
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002758:	2301      	movs	r3, #1
 800275a:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 800275e:	e000      	b.n	8002762 <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002760:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	2200      	movs	r2, #0
 8002766:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800276a:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 800276e:	4618      	mov	r0, r3
 8002770:	3784      	adds	r7, #132	@ 0x84
 8002772:	46bd      	mov	sp, r7
 8002774:	bd90      	pop	{r4, r7, pc}
 8002776:	bf00      	nop
 8002778:	50000100 	.word	0x50000100
 800277c:	50000300 	.word	0x50000300

08002780 <__NVIC_SetPriorityGrouping>:
{
 8002780:	b480      	push	{r7}
 8002782:	b085      	sub	sp, #20
 8002784:	af00      	add	r7, sp, #0
 8002786:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	f003 0307 	and.w	r3, r3, #7
 800278e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002790:	4b0c      	ldr	r3, [pc, #48]	@ (80027c4 <__NVIC_SetPriorityGrouping+0x44>)
 8002792:	68db      	ldr	r3, [r3, #12]
 8002794:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002796:	68ba      	ldr	r2, [r7, #8]
 8002798:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800279c:	4013      	ands	r3, r2
 800279e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80027a4:	68bb      	ldr	r3, [r7, #8]
 80027a6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80027a8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80027ac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80027b0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80027b2:	4a04      	ldr	r2, [pc, #16]	@ (80027c4 <__NVIC_SetPriorityGrouping+0x44>)
 80027b4:	68bb      	ldr	r3, [r7, #8]
 80027b6:	60d3      	str	r3, [r2, #12]
}
 80027b8:	bf00      	nop
 80027ba:	3714      	adds	r7, #20
 80027bc:	46bd      	mov	sp, r7
 80027be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c2:	4770      	bx	lr
 80027c4:	e000ed00 	.word	0xe000ed00

080027c8 <__NVIC_GetPriorityGrouping>:
{
 80027c8:	b480      	push	{r7}
 80027ca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80027cc:	4b04      	ldr	r3, [pc, #16]	@ (80027e0 <__NVIC_GetPriorityGrouping+0x18>)
 80027ce:	68db      	ldr	r3, [r3, #12]
 80027d0:	0a1b      	lsrs	r3, r3, #8
 80027d2:	f003 0307 	and.w	r3, r3, #7
}
 80027d6:	4618      	mov	r0, r3
 80027d8:	46bd      	mov	sp, r7
 80027da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027de:	4770      	bx	lr
 80027e0:	e000ed00 	.word	0xe000ed00

080027e4 <__NVIC_EnableIRQ>:
{
 80027e4:	b480      	push	{r7}
 80027e6:	b083      	sub	sp, #12
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	4603      	mov	r3, r0
 80027ec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	db0b      	blt.n	800280e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80027f6:	79fb      	ldrb	r3, [r7, #7]
 80027f8:	f003 021f 	and.w	r2, r3, #31
 80027fc:	4907      	ldr	r1, [pc, #28]	@ (800281c <__NVIC_EnableIRQ+0x38>)
 80027fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002802:	095b      	lsrs	r3, r3, #5
 8002804:	2001      	movs	r0, #1
 8002806:	fa00 f202 	lsl.w	r2, r0, r2
 800280a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800280e:	bf00      	nop
 8002810:	370c      	adds	r7, #12
 8002812:	46bd      	mov	sp, r7
 8002814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002818:	4770      	bx	lr
 800281a:	bf00      	nop
 800281c:	e000e100 	.word	0xe000e100

08002820 <__NVIC_SetPriority>:
{
 8002820:	b480      	push	{r7}
 8002822:	b083      	sub	sp, #12
 8002824:	af00      	add	r7, sp, #0
 8002826:	4603      	mov	r3, r0
 8002828:	6039      	str	r1, [r7, #0]
 800282a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800282c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002830:	2b00      	cmp	r3, #0
 8002832:	db0a      	blt.n	800284a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002834:	683b      	ldr	r3, [r7, #0]
 8002836:	b2da      	uxtb	r2, r3
 8002838:	490c      	ldr	r1, [pc, #48]	@ (800286c <__NVIC_SetPriority+0x4c>)
 800283a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800283e:	0112      	lsls	r2, r2, #4
 8002840:	b2d2      	uxtb	r2, r2
 8002842:	440b      	add	r3, r1
 8002844:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8002848:	e00a      	b.n	8002860 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800284a:	683b      	ldr	r3, [r7, #0]
 800284c:	b2da      	uxtb	r2, r3
 800284e:	4908      	ldr	r1, [pc, #32]	@ (8002870 <__NVIC_SetPriority+0x50>)
 8002850:	79fb      	ldrb	r3, [r7, #7]
 8002852:	f003 030f 	and.w	r3, r3, #15
 8002856:	3b04      	subs	r3, #4
 8002858:	0112      	lsls	r2, r2, #4
 800285a:	b2d2      	uxtb	r2, r2
 800285c:	440b      	add	r3, r1
 800285e:	761a      	strb	r2, [r3, #24]
}
 8002860:	bf00      	nop
 8002862:	370c      	adds	r7, #12
 8002864:	46bd      	mov	sp, r7
 8002866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800286a:	4770      	bx	lr
 800286c:	e000e100 	.word	0xe000e100
 8002870:	e000ed00 	.word	0xe000ed00

08002874 <NVIC_EncodePriority>:
{
 8002874:	b480      	push	{r7}
 8002876:	b089      	sub	sp, #36	@ 0x24
 8002878:	af00      	add	r7, sp, #0
 800287a:	60f8      	str	r0, [r7, #12]
 800287c:	60b9      	str	r1, [r7, #8]
 800287e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	f003 0307 	and.w	r3, r3, #7
 8002886:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002888:	69fb      	ldr	r3, [r7, #28]
 800288a:	f1c3 0307 	rsb	r3, r3, #7
 800288e:	2b04      	cmp	r3, #4
 8002890:	bf28      	it	cs
 8002892:	2304      	movcs	r3, #4
 8002894:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002896:	69fb      	ldr	r3, [r7, #28]
 8002898:	3304      	adds	r3, #4
 800289a:	2b06      	cmp	r3, #6
 800289c:	d902      	bls.n	80028a4 <NVIC_EncodePriority+0x30>
 800289e:	69fb      	ldr	r3, [r7, #28]
 80028a0:	3b03      	subs	r3, #3
 80028a2:	e000      	b.n	80028a6 <NVIC_EncodePriority+0x32>
 80028a4:	2300      	movs	r3, #0
 80028a6:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028a8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80028ac:	69bb      	ldr	r3, [r7, #24]
 80028ae:	fa02 f303 	lsl.w	r3, r2, r3
 80028b2:	43da      	mvns	r2, r3
 80028b4:	68bb      	ldr	r3, [r7, #8]
 80028b6:	401a      	ands	r2, r3
 80028b8:	697b      	ldr	r3, [r7, #20]
 80028ba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80028bc:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80028c0:	697b      	ldr	r3, [r7, #20]
 80028c2:	fa01 f303 	lsl.w	r3, r1, r3
 80028c6:	43d9      	mvns	r1, r3
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028cc:	4313      	orrs	r3, r2
}
 80028ce:	4618      	mov	r0, r3
 80028d0:	3724      	adds	r7, #36	@ 0x24
 80028d2:	46bd      	mov	sp, r7
 80028d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d8:	4770      	bx	lr
	...

080028dc <SysTick_Config>:
{
 80028dc:	b580      	push	{r7, lr}
 80028de:	b082      	sub	sp, #8
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	3b01      	subs	r3, #1
 80028e8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80028ec:	d301      	bcc.n	80028f2 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 80028ee:	2301      	movs	r3, #1
 80028f0:	e00f      	b.n	8002912 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80028f2:	4a0a      	ldr	r2, [pc, #40]	@ (800291c <SysTick_Config+0x40>)
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	3b01      	subs	r3, #1
 80028f8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80028fa:	210f      	movs	r1, #15
 80028fc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002900:	f7ff ff8e 	bl	8002820 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002904:	4b05      	ldr	r3, [pc, #20]	@ (800291c <SysTick_Config+0x40>)
 8002906:	2200      	movs	r2, #0
 8002908:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800290a:	4b04      	ldr	r3, [pc, #16]	@ (800291c <SysTick_Config+0x40>)
 800290c:	2207      	movs	r2, #7
 800290e:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8002910:	2300      	movs	r3, #0
}
 8002912:	4618      	mov	r0, r3
 8002914:	3708      	adds	r7, #8
 8002916:	46bd      	mov	sp, r7
 8002918:	bd80      	pop	{r7, pc}
 800291a:	bf00      	nop
 800291c:	e000e010 	.word	0xe000e010

08002920 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002920:	b580      	push	{r7, lr}
 8002922:	b082      	sub	sp, #8
 8002924:	af00      	add	r7, sp, #0
 8002926:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002928:	6878      	ldr	r0, [r7, #4]
 800292a:	f7ff ff29 	bl	8002780 <__NVIC_SetPriorityGrouping>
}
 800292e:	bf00      	nop
 8002930:	3708      	adds	r7, #8
 8002932:	46bd      	mov	sp, r7
 8002934:	bd80      	pop	{r7, pc}

08002936 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002936:	b580      	push	{r7, lr}
 8002938:	b086      	sub	sp, #24
 800293a:	af00      	add	r7, sp, #0
 800293c:	4603      	mov	r3, r0
 800293e:	60b9      	str	r1, [r7, #8]
 8002940:	607a      	str	r2, [r7, #4]
 8002942:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002944:	f7ff ff40 	bl	80027c8 <__NVIC_GetPriorityGrouping>
 8002948:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800294a:	687a      	ldr	r2, [r7, #4]
 800294c:	68b9      	ldr	r1, [r7, #8]
 800294e:	6978      	ldr	r0, [r7, #20]
 8002950:	f7ff ff90 	bl	8002874 <NVIC_EncodePriority>
 8002954:	4602      	mov	r2, r0
 8002956:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800295a:	4611      	mov	r1, r2
 800295c:	4618      	mov	r0, r3
 800295e:	f7ff ff5f 	bl	8002820 <__NVIC_SetPriority>
}
 8002962:	bf00      	nop
 8002964:	3718      	adds	r7, #24
 8002966:	46bd      	mov	sp, r7
 8002968:	bd80      	pop	{r7, pc}

0800296a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800296a:	b580      	push	{r7, lr}
 800296c:	b082      	sub	sp, #8
 800296e:	af00      	add	r7, sp, #0
 8002970:	4603      	mov	r3, r0
 8002972:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002974:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002978:	4618      	mov	r0, r3
 800297a:	f7ff ff33 	bl	80027e4 <__NVIC_EnableIRQ>
}
 800297e:	bf00      	nop
 8002980:	3708      	adds	r7, #8
 8002982:	46bd      	mov	sp, r7
 8002984:	bd80      	pop	{r7, pc}

08002986 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002986:	b580      	push	{r7, lr}
 8002988:	b082      	sub	sp, #8
 800298a:	af00      	add	r7, sp, #0
 800298c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800298e:	6878      	ldr	r0, [r7, #4]
 8002990:	f7ff ffa4 	bl	80028dc <SysTick_Config>
 8002994:	4603      	mov	r3, r0
}
 8002996:	4618      	mov	r0, r3
 8002998:	3708      	adds	r7, #8
 800299a:	46bd      	mov	sp, r7
 800299c:	bd80      	pop	{r7, pc}
	...

080029a0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	b084      	sub	sp, #16
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d101      	bne.n	80029b2 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80029ae:	2301      	movs	r3, #1
 80029b0:	e08d      	b.n	8002ace <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	461a      	mov	r2, r3
 80029b8:	4b47      	ldr	r3, [pc, #284]	@ (8002ad8 <HAL_DMA_Init+0x138>)
 80029ba:	429a      	cmp	r2, r3
 80029bc:	d80f      	bhi.n	80029de <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	461a      	mov	r2, r3
 80029c4:	4b45      	ldr	r3, [pc, #276]	@ (8002adc <HAL_DMA_Init+0x13c>)
 80029c6:	4413      	add	r3, r2
 80029c8:	4a45      	ldr	r2, [pc, #276]	@ (8002ae0 <HAL_DMA_Init+0x140>)
 80029ca:	fba2 2303 	umull	r2, r3, r2, r3
 80029ce:	091b      	lsrs	r3, r3, #4
 80029d0:	009a      	lsls	r2, r3, #2
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	4a42      	ldr	r2, [pc, #264]	@ (8002ae4 <HAL_DMA_Init+0x144>)
 80029da:	641a      	str	r2, [r3, #64]	@ 0x40
 80029dc:	e00e      	b.n	80029fc <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	461a      	mov	r2, r3
 80029e4:	4b40      	ldr	r3, [pc, #256]	@ (8002ae8 <HAL_DMA_Init+0x148>)
 80029e6:	4413      	add	r3, r2
 80029e8:	4a3d      	ldr	r2, [pc, #244]	@ (8002ae0 <HAL_DMA_Init+0x140>)
 80029ea:	fba2 2303 	umull	r2, r3, r2, r3
 80029ee:	091b      	lsrs	r3, r3, #4
 80029f0:	009a      	lsls	r2, r3, #2
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	4a3c      	ldr	r2, [pc, #240]	@ (8002aec <HAL_DMA_Init+0x14c>)
 80029fa:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	2202      	movs	r2, #2
 8002a00:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8002a12:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002a16:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8002a20:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	691b      	ldr	r3, [r3, #16]
 8002a26:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a2c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	699b      	ldr	r3, [r3, #24]
 8002a32:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002a38:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	6a1b      	ldr	r3, [r3, #32]
 8002a3e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002a40:	68fa      	ldr	r2, [r7, #12]
 8002a42:	4313      	orrs	r3, r2
 8002a44:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	68fa      	ldr	r2, [r7, #12]
 8002a4c:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8002a4e:	6878      	ldr	r0, [r7, #4]
 8002a50:	f000 f9b6 	bl	8002dc0 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	689b      	ldr	r3, [r3, #8]
 8002a58:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002a5c:	d102      	bne.n	8002a64 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	2200      	movs	r2, #0
 8002a62:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	685a      	ldr	r2, [r3, #4]
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002a6c:	b2d2      	uxtb	r2, r2
 8002a6e:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a74:	687a      	ldr	r2, [r7, #4]
 8002a76:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002a78:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	685b      	ldr	r3, [r3, #4]
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d010      	beq.n	8002aa4 <HAL_DMA_Init+0x104>
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	685b      	ldr	r3, [r3, #4]
 8002a86:	2b04      	cmp	r3, #4
 8002a88:	d80c      	bhi.n	8002aa4 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8002a8a:	6878      	ldr	r0, [r7, #4]
 8002a8c:	f000 f9d6 	bl	8002e3c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a94:	2200      	movs	r2, #0
 8002a96:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a9c:	687a      	ldr	r2, [r7, #4]
 8002a9e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002aa0:	605a      	str	r2, [r3, #4]
 8002aa2:	e008      	b.n	8002ab6 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	2200      	movs	r2, #0
 8002aae:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	2200      	movs	r2, #0
 8002ab4:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	2200      	movs	r2, #0
 8002aba:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	2201      	movs	r2, #1
 8002ac0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	2200      	movs	r2, #0
 8002ac8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8002acc:	2300      	movs	r3, #0
}
 8002ace:	4618      	mov	r0, r3
 8002ad0:	3710      	adds	r7, #16
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	bd80      	pop	{r7, pc}
 8002ad6:	bf00      	nop
 8002ad8:	40020407 	.word	0x40020407
 8002adc:	bffdfff8 	.word	0xbffdfff8
 8002ae0:	cccccccd 	.word	0xcccccccd
 8002ae4:	40020000 	.word	0x40020000
 8002ae8:	bffdfbf8 	.word	0xbffdfbf8
 8002aec:	40020400 	.word	0x40020400

08002af0 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8002af0:	b580      	push	{r7, lr}
 8002af2:	b086      	sub	sp, #24
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	60f8      	str	r0, [r7, #12]
 8002af8:	60b9      	str	r1, [r7, #8]
 8002afa:	607a      	str	r2, [r7, #4]
 8002afc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002afe:	2300      	movs	r3, #0
 8002b00:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002b08:	2b01      	cmp	r3, #1
 8002b0a:	d101      	bne.n	8002b10 <HAL_DMA_Start_IT+0x20>
 8002b0c:	2302      	movs	r3, #2
 8002b0e:	e066      	b.n	8002bde <HAL_DMA_Start_IT+0xee>
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	2201      	movs	r2, #1
 8002b14:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002b1e:	b2db      	uxtb	r3, r3
 8002b20:	2b01      	cmp	r3, #1
 8002b22:	d155      	bne.n	8002bd0 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	2202      	movs	r2, #2
 8002b28:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	2200      	movs	r2, #0
 8002b30:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	681a      	ldr	r2, [r3, #0]
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	f022 0201 	bic.w	r2, r2, #1
 8002b40:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002b42:	683b      	ldr	r3, [r7, #0]
 8002b44:	687a      	ldr	r2, [r7, #4]
 8002b46:	68b9      	ldr	r1, [r7, #8]
 8002b48:	68f8      	ldr	r0, [r7, #12]
 8002b4a:	f000 f8fb 	bl	8002d44 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d008      	beq.n	8002b68 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	681a      	ldr	r2, [r3, #0]
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	f042 020e 	orr.w	r2, r2, #14
 8002b64:	601a      	str	r2, [r3, #0]
 8002b66:	e00f      	b.n	8002b88 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	681a      	ldr	r2, [r3, #0]
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	f022 0204 	bic.w	r2, r2, #4
 8002b76:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	681a      	ldr	r2, [r3, #0]
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f042 020a 	orr.w	r2, r2, #10
 8002b86:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d007      	beq.n	8002ba6 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002b9a:	681a      	ldr	r2, [r3, #0]
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ba0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002ba4:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d007      	beq.n	8002bbe <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bb2:	681a      	ldr	r2, [r3, #0]
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bb8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002bbc:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	681a      	ldr	r2, [r3, #0]
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	f042 0201 	orr.w	r2, r2, #1
 8002bcc:	601a      	str	r2, [r3, #0]
 8002bce:	e005      	b.n	8002bdc <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	2200      	movs	r2, #0
 8002bd4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8002bd8:	2302      	movs	r3, #2
 8002bda:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8002bdc:	7dfb      	ldrb	r3, [r7, #23]
}
 8002bde:	4618      	mov	r0, r3
 8002be0:	3718      	adds	r7, #24
 8002be2:	46bd      	mov	sp, r7
 8002be4:	bd80      	pop	{r7, pc}

08002be6 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002be6:	b580      	push	{r7, lr}
 8002be8:	b084      	sub	sp, #16
 8002bea:	af00      	add	r7, sp, #0
 8002bec:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c02:	f003 031f 	and.w	r3, r3, #31
 8002c06:	2204      	movs	r2, #4
 8002c08:	409a      	lsls	r2, r3
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	4013      	ands	r3, r2
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d026      	beq.n	8002c60 <HAL_DMA_IRQHandler+0x7a>
 8002c12:	68bb      	ldr	r3, [r7, #8]
 8002c14:	f003 0304 	and.w	r3, r3, #4
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d021      	beq.n	8002c60 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f003 0320 	and.w	r3, r3, #32
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d107      	bne.n	8002c3a <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	681a      	ldr	r2, [r3, #0]
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	f022 0204 	bic.w	r2, r2, #4
 8002c38:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c3e:	f003 021f 	and.w	r2, r3, #31
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c46:	2104      	movs	r1, #4
 8002c48:	fa01 f202 	lsl.w	r2, r1, r2
 8002c4c:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d071      	beq.n	8002d3a <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c5a:	6878      	ldr	r0, [r7, #4]
 8002c5c:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8002c5e:	e06c      	b.n	8002d3a <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c64:	f003 031f 	and.w	r3, r3, #31
 8002c68:	2202      	movs	r2, #2
 8002c6a:	409a      	lsls	r2, r3
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	4013      	ands	r3, r2
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d02e      	beq.n	8002cd2 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8002c74:	68bb      	ldr	r3, [r7, #8]
 8002c76:	f003 0302 	and.w	r3, r3, #2
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d029      	beq.n	8002cd2 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f003 0320 	and.w	r3, r3, #32
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d10b      	bne.n	8002ca4 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	681a      	ldr	r2, [r3, #0]
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f022 020a 	bic.w	r2, r2, #10
 8002c9a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	2201      	movs	r2, #1
 8002ca0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ca8:	f003 021f 	and.w	r2, r3, #31
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cb0:	2102      	movs	r1, #2
 8002cb2:	fa01 f202 	lsl.w	r2, r1, r2
 8002cb6:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	2200      	movs	r2, #0
 8002cbc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d038      	beq.n	8002d3a <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ccc:	6878      	ldr	r0, [r7, #4]
 8002cce:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8002cd0:	e033      	b.n	8002d3a <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cd6:	f003 031f 	and.w	r3, r3, #31
 8002cda:	2208      	movs	r2, #8
 8002cdc:	409a      	lsls	r2, r3
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	4013      	ands	r3, r2
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d02a      	beq.n	8002d3c <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8002ce6:	68bb      	ldr	r3, [r7, #8]
 8002ce8:	f003 0308 	and.w	r3, r3, #8
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d025      	beq.n	8002d3c <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	681a      	ldr	r2, [r3, #0]
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	f022 020e 	bic.w	r2, r2, #14
 8002cfe:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d04:	f003 021f 	and.w	r2, r3, #31
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d0c:	2101      	movs	r1, #1
 8002d0e:	fa01 f202 	lsl.w	r2, r1, r2
 8002d12:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	2201      	movs	r2, #1
 8002d18:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	2201      	movs	r2, #1
 8002d1e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	2200      	movs	r2, #0
 8002d26:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d004      	beq.n	8002d3c <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d36:	6878      	ldr	r0, [r7, #4]
 8002d38:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002d3a:	bf00      	nop
 8002d3c:	bf00      	nop
}
 8002d3e:	3710      	adds	r7, #16
 8002d40:	46bd      	mov	sp, r7
 8002d42:	bd80      	pop	{r7, pc}

08002d44 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002d44:	b480      	push	{r7}
 8002d46:	b085      	sub	sp, #20
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	60f8      	str	r0, [r7, #12]
 8002d4c:	60b9      	str	r1, [r7, #8]
 8002d4e:	607a      	str	r2, [r7, #4]
 8002d50:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d56:	68fa      	ldr	r2, [r7, #12]
 8002d58:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002d5a:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d004      	beq.n	8002d6e <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d68:	68fa      	ldr	r2, [r7, #12]
 8002d6a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002d6c:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d72:	f003 021f 	and.w	r2, r3, #31
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d7a:	2101      	movs	r1, #1
 8002d7c:	fa01 f202 	lsl.w	r2, r1, r2
 8002d80:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	683a      	ldr	r2, [r7, #0]
 8002d88:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	689b      	ldr	r3, [r3, #8]
 8002d8e:	2b10      	cmp	r3, #16
 8002d90:	d108      	bne.n	8002da4 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	687a      	ldr	r2, [r7, #4]
 8002d98:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	68ba      	ldr	r2, [r7, #8]
 8002da0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002da2:	e007      	b.n	8002db4 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	68ba      	ldr	r2, [r7, #8]
 8002daa:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	687a      	ldr	r2, [r7, #4]
 8002db2:	60da      	str	r2, [r3, #12]
}
 8002db4:	bf00      	nop
 8002db6:	3714      	adds	r7, #20
 8002db8:	46bd      	mov	sp, r7
 8002dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dbe:	4770      	bx	lr

08002dc0 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002dc0:	b480      	push	{r7}
 8002dc2:	b087      	sub	sp, #28
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	461a      	mov	r2, r3
 8002dce:	4b16      	ldr	r3, [pc, #88]	@ (8002e28 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8002dd0:	429a      	cmp	r2, r3
 8002dd2:	d802      	bhi.n	8002dda <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8002dd4:	4b15      	ldr	r3, [pc, #84]	@ (8002e2c <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8002dd6:	617b      	str	r3, [r7, #20]
 8002dd8:	e001      	b.n	8002dde <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G411xB) || defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 8002dda:	4b15      	ldr	r3, [pc, #84]	@ (8002e30 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8002ddc:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8002dde:	697b      	ldr	r3, [r7, #20]
 8002de0:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	b2db      	uxtb	r3, r3
 8002de8:	3b08      	subs	r3, #8
 8002dea:	4a12      	ldr	r2, [pc, #72]	@ (8002e34 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8002dec:	fba2 2303 	umull	r2, r3, r2, r3
 8002df0:	091b      	lsrs	r3, r3, #4
 8002df2:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002df8:	089b      	lsrs	r3, r3, #2
 8002dfa:	009a      	lsls	r2, r3, #2
 8002dfc:	693b      	ldr	r3, [r7, #16]
 8002dfe:	4413      	add	r3, r2
 8002e00:	461a      	mov	r2, r3
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	4a0b      	ldr	r2, [pc, #44]	@ (8002e38 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8002e0a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	f003 031f 	and.w	r3, r3, #31
 8002e12:	2201      	movs	r2, #1
 8002e14:	409a      	lsls	r2, r3
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8002e1a:	bf00      	nop
 8002e1c:	371c      	adds	r7, #28
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e24:	4770      	bx	lr
 8002e26:	bf00      	nop
 8002e28:	40020407 	.word	0x40020407
 8002e2c:	40020800 	.word	0x40020800
 8002e30:	40020820 	.word	0x40020820
 8002e34:	cccccccd 	.word	0xcccccccd
 8002e38:	40020880 	.word	0x40020880

08002e3c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002e3c:	b480      	push	{r7}
 8002e3e:	b085      	sub	sp, #20
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	685b      	ldr	r3, [r3, #4]
 8002e48:	b2db      	uxtb	r3, r3
 8002e4a:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8002e4c:	68fa      	ldr	r2, [r7, #12]
 8002e4e:	4b0b      	ldr	r3, [pc, #44]	@ (8002e7c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8002e50:	4413      	add	r3, r2
 8002e52:	009b      	lsls	r3, r3, #2
 8002e54:	461a      	mov	r2, r3
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	4a08      	ldr	r2, [pc, #32]	@ (8002e80 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8002e5e:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	3b01      	subs	r3, #1
 8002e64:	f003 031f 	and.w	r3, r3, #31
 8002e68:	2201      	movs	r2, #1
 8002e6a:	409a      	lsls	r2, r3
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8002e70:	bf00      	nop
 8002e72:	3714      	adds	r7, #20
 8002e74:	46bd      	mov	sp, r7
 8002e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e7a:	4770      	bx	lr
 8002e7c:	1000823f 	.word	0x1000823f
 8002e80:	40020940 	.word	0x40020940

08002e84 <HAL_FMAC_Init>:
  * @brief  Initialize the FMAC peripheral and the associated handle.
  * @param  hfmac pointer to a FMAC_HandleTypeDef structure.
  * @retval HAL_StatusTypeDef HAL status
  */
HAL_StatusTypeDef HAL_FMAC_Init(FMAC_HandleTypeDef *hfmac)
{
 8002e84:	b580      	push	{r7, lr}
 8002e86:	b084      	sub	sp, #16
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check the FMAC handle allocation */
  if (hfmac == NULL)
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d101      	bne.n	8002e96 <HAL_FMAC_Init+0x12>
  {
    return HAL_ERROR;
 8002e92:	2301      	movs	r3, #1
 8002e94:	e033      	b.n	8002efe <HAL_FMAC_Init+0x7a>
  }

  /* Check the instance */
  assert_param(IS_FMAC_ALL_INSTANCE(hfmac->Instance));

  if (hfmac->State == HAL_FMAC_STATE_RESET)
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8002e9c:	b2db      	uxtb	r3, r3
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d106      	bne.n	8002eb0 <HAL_FMAC_Init+0x2c>
  {
    /* Initialize lock resource */
    hfmac->Lock = HAL_UNLOCKED;
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

    /* Init the low level hardware */
    hfmac->MspInitCallback(hfmac);
#else
    /* Init the low level hardware */
    HAL_FMAC_MspInit(hfmac);
 8002eaa:	6878      	ldr	r0, [r7, #4]
 8002eac:	f7fd fe90 	bl	8000bd0 <HAL_FMAC_MspInit>
#endif /* USE_HAL_FMAC_REGISTER_CALLBACKS */
  }

  /* Reset pInput and pOutput */
  hfmac->FilterParam = 0U;
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	605a      	str	r2, [r3, #4]
  FMAC_ResetDataPointers(hfmac);
 8002eb6:	6878      	ldr	r0, [r7, #4]
 8002eb8:	f000 f8f3 	bl	80030a2 <FMAC_ResetDataPointers>

  /* Reset FMAC unit (internal pointers) */
  if (FMAC_Reset(hfmac) == HAL_ERROR)
 8002ebc:	6878      	ldr	r0, [r7, #4]
 8002ebe:	f000 f8c1 	bl	8003044 <FMAC_Reset>
 8002ec2:	4603      	mov	r3, r0
 8002ec4:	2b01      	cmp	r3, #1
 8002ec6:	d10c      	bne.n	8002ee2 <HAL_FMAC_Init+0x5e>
  {
    /* Update FMAC error code and FMAC peripheral state */
    hfmac->ErrorCode |= HAL_FMAC_ERROR_RESET;
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002ecc:	f043 0210 	orr.w	r2, r3, #16
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	635a      	str	r2, [r3, #52]	@ 0x34
    hfmac->State = HAL_FMAC_STATE_TIMEOUT;
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	22a0      	movs	r2, #160	@ 0xa0
 8002ed8:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31

    status = HAL_ERROR;
 8002edc:	2301      	movs	r3, #1
 8002ede:	73fb      	strb	r3, [r7, #15]
 8002ee0:	e008      	b.n	8002ef4 <HAL_FMAC_Init+0x70>
  }
  else
  {
    /* Update FMAC error code and FMAC peripheral state */
    hfmac->ErrorCode = HAL_FMAC_ERROR_NONE;
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	2200      	movs	r2, #0
 8002ee6:	635a      	str	r2, [r3, #52]	@ 0x34
    hfmac->State = HAL_FMAC_STATE_READY;
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	2220      	movs	r2, #32
 8002eec:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31

    status = HAL_OK;
 8002ef0:	2300      	movs	r3, #0
 8002ef2:	73fb      	strb	r3, [r7, #15]
  }

  __HAL_UNLOCK(hfmac);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	2200      	movs	r2, #0
 8002ef8:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return status;
 8002efc:	7bfb      	ldrb	r3, [r7, #15]
}
 8002efe:	4618      	mov	r0, r3
 8002f00:	3710      	adds	r7, #16
 8002f02:	46bd      	mov	sp, r7
 8002f04:	bd80      	pop	{r7, pc}

08002f06 <HAL_FMAC_FilterConfig>:
  * @param  pConfig pointer to a FMAC_FilterConfigTypeDef structure that
  *         contains the FMAC configuration information.
  * @retval HAL_StatusTypeDef HAL status
  */
HAL_StatusTypeDef HAL_FMAC_FilterConfig(FMAC_HandleTypeDef *hfmac, FMAC_FilterConfigTypeDef *pConfig)
{
 8002f06:	b580      	push	{r7, lr}
 8002f08:	b082      	sub	sp, #8
 8002f0a:	af00      	add	r7, sp, #0
 8002f0c:	6078      	str	r0, [r7, #4]
 8002f0e:	6039      	str	r1, [r7, #0]
  return (FMAC_FilterConfig(hfmac, pConfig, PRELOAD_ACCESS_POLLING));
 8002f10:	2201      	movs	r2, #1
 8002f12:	6839      	ldr	r1, [r7, #0]
 8002f14:	6878      	ldr	r0, [r7, #4]
 8002f16:	f000 f901 	bl	800311c <FMAC_FilterConfig>
 8002f1a:	4603      	mov	r3, r0
}
 8002f1c:	4618      	mov	r0, r3
 8002f1e:	3708      	adds	r7, #8
 8002f20:	46bd      	mov	sp, r7
 8002f22:	bd80      	pop	{r7, pc}

08002f24 <HAL_FMAC_FilterStart>:
  *         an external IP to empty the output buffer.
  * @param  pOutputSize pointer to the size of the output buffer. The number of read data will be written here.
  * @retval HAL_StatusTypeDef HAL status
  */
HAL_StatusTypeDef HAL_FMAC_FilterStart(FMAC_HandleTypeDef *hfmac, int16_t *pOutput, uint16_t *pOutputSize)
{
 8002f24:	b580      	push	{r7, lr}
 8002f26:	b086      	sub	sp, #24
 8002f28:	af00      	add	r7, sp, #0
 8002f2a:	60f8      	str	r0, [r7, #12]
 8002f2c:	60b9      	str	r1, [r7, #8]
 8002f2e:	607a      	str	r2, [r7, #4]
  uint32_t tmpcr = 0U;
 8002f30:	2300      	movs	r3, #0
 8002f32:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef status;

  /* Check the START bit state */
  if (FMAC_GET_START_BIT(hfmac) != 0U)
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	68db      	ldr	r3, [r3, #12]
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	da01      	bge.n	8002f42 <HAL_FMAC_FilterStart+0x1e>
  {
    return HAL_ERROR;
 8002f3e:	2301      	movs	r3, #1
 8002f40:	e054      	b.n	8002fec <HAL_FMAC_FilterStart+0xc8>
  }

  /* Check that a valid configuration was done previously */
  if (hfmac->FilterParam == 0U)
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	685b      	ldr	r3, [r3, #4]
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d101      	bne.n	8002f4e <HAL_FMAC_FilterStart+0x2a>
  {
    return HAL_ERROR;
 8002f4a:	2301      	movs	r3, #1
 8002f4c:	e04e      	b.n	8002fec <HAL_FMAC_FilterStart+0xc8>
  }

  /* Check handle state is ready */
  if (hfmac->State == HAL_FMAC_STATE_READY)
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8002f54:	b2db      	uxtb	r3, r3
 8002f56:	2b20      	cmp	r3, #32
 8002f58:	d145      	bne.n	8002fe6 <HAL_FMAC_FilterStart+0xc2>
  {
    /* Change the FMAC state */
    hfmac->State = HAL_FMAC_STATE_BUSY;
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	2224      	movs	r2, #36	@ 0x24
 8002f5e:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31

    /* CR: Configure the input access (error interruptions enabled only for IT or DMA) */
    if (hfmac->InputAccess == FMAC_BUFFER_ACCESS_DMA)
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	7a1b      	ldrb	r3, [r3, #8]
 8002f66:	2b01      	cmp	r3, #1
 8002f68:	d104      	bne.n	8002f74 <HAL_FMAC_FilterStart+0x50>
    {
      tmpcr |= FMAC_DMA_WEN;
 8002f6a:	697b      	ldr	r3, [r7, #20]
 8002f6c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002f70:	617b      	str	r3, [r7, #20]
 8002f72:	e007      	b.n	8002f84 <HAL_FMAC_FilterStart+0x60>
    }
    else if (hfmac->InputAccess == FMAC_BUFFER_ACCESS_IT)
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	7a1b      	ldrb	r3, [r3, #8]
 8002f78:	2b03      	cmp	r3, #3
 8002f7a:	d103      	bne.n	8002f84 <HAL_FMAC_FilterStart+0x60>
    {
      tmpcr |= FMAC_IT_WIEN;
 8002f7c:	697b      	ldr	r3, [r7, #20]
 8002f7e:	f043 0302 	orr.w	r3, r3, #2
 8002f82:	617b      	str	r3, [r7, #20]
    {
      /* nothing to do */
    }

    /* CR: Configure the output access (error interruptions enabled only for IT or DMA) */
    if (hfmac->OutputAccess == FMAC_BUFFER_ACCESS_DMA)
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	7a5b      	ldrb	r3, [r3, #9]
 8002f88:	2b01      	cmp	r3, #1
 8002f8a:	d104      	bne.n	8002f96 <HAL_FMAC_FilterStart+0x72>
    {
      tmpcr |= FMAC_DMA_REN;
 8002f8c:	697b      	ldr	r3, [r7, #20]
 8002f8e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f92:	617b      	str	r3, [r7, #20]
 8002f94:	e007      	b.n	8002fa6 <HAL_FMAC_FilterStart+0x82>
    }
    else if (hfmac->OutputAccess == FMAC_BUFFER_ACCESS_IT)
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	7a5b      	ldrb	r3, [r3, #9]
 8002f9a:	2b03      	cmp	r3, #3
 8002f9c:	d103      	bne.n	8002fa6 <HAL_FMAC_FilterStart+0x82>
    {
      tmpcr |= FMAC_IT_RIEN;
 8002f9e:	697b      	ldr	r3, [r7, #20]
 8002fa0:	f043 0301 	orr.w	r3, r3, #1
 8002fa4:	617b      	str	r3, [r7, #20]
    {
      /* nothing to do */
    }

    /* CR: Write the configuration */
    MODIFY_REG(hfmac->Instance->CR, \
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	691b      	ldr	r3, [r3, #16]
 8002fac:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002fb0:	f023 0303 	bic.w	r3, r3, #3
 8002fb4:	68fa      	ldr	r2, [r7, #12]
 8002fb6:	6812      	ldr	r2, [r2, #0]
 8002fb8:	6979      	ldr	r1, [r7, #20]
 8002fba:	430b      	orrs	r3, r1
 8002fbc:	6113      	str	r3, [r2, #16]
               FMAC_IT_RIEN | FMAC_IT_WIEN | FMAC_DMA_REN | FMAC_CR_DMAWEN, \
               tmpcr);

    /* Register the new output buffer */
    status = FMAC_ConfigFilterOutputBufferUpdateState(hfmac, pOutput, pOutputSize);
 8002fbe:	687a      	ldr	r2, [r7, #4]
 8002fc0:	68b9      	ldr	r1, [r7, #8]
 8002fc2:	68f8      	ldr	r0, [r7, #12]
 8002fc4:	f000 fa2c 	bl	8003420 <FMAC_ConfigFilterOutputBufferUpdateState>
 8002fc8:	4603      	mov	r3, r0
 8002fca:	74fb      	strb	r3, [r7, #19]

    if (status == HAL_OK)
 8002fcc:	7cfb      	ldrb	r3, [r7, #19]
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d104      	bne.n	8002fdc <HAL_FMAC_FilterStart+0xb8>
    {
      /* PARAM: Start the filter ( this can generate interrupts before the end of the HAL_FMAC_FilterStart ) */
      WRITE_REG(hfmac->Instance->PARAM, (uint32_t)(hfmac->FilterParam));
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	68fa      	ldr	r2, [r7, #12]
 8002fd8:	6852      	ldr	r2, [r2, #4]
 8002fda:	60da      	str	r2, [r3, #12]
    }

    /* Reset the busy flag (do not overwrite the possible write and read flag) */
    hfmac->State = HAL_FMAC_STATE_READY;
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	2220      	movs	r2, #32
 8002fe0:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 8002fe4:	e001      	b.n	8002fea <HAL_FMAC_FilterStart+0xc6>
  }
  else
  {
    status = HAL_ERROR;
 8002fe6:	2301      	movs	r3, #1
 8002fe8:	74fb      	strb	r3, [r7, #19]
  }

  return status;
 8002fea:	7cfb      	ldrb	r3, [r7, #19]
}
 8002fec:	4618      	mov	r0, r3
 8002fee:	3718      	adds	r7, #24
 8002ff0:	46bd      	mov	sp, r7
 8002ff2:	bd80      	pop	{r7, pc}

08002ff4 <HAL_FMAC_ErrorCallback>:
  * @param  hfmac pointer to a FMAC_HandleTypeDef structure that contains
  *         the configuration information for FMAC module.
  * @retval None
  */
__weak void HAL_FMAC_ErrorCallback(FMAC_HandleTypeDef *hfmac)
{
 8002ff4:	b480      	push	{r7}
 8002ff6:	b083      	sub	sp, #12
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	6078      	str	r0, [r7, #4]
  UNUSED(hfmac);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_FMAC_ErrorCallback can be implemented in the user file.
   */
}
 8002ffc:	bf00      	nop
 8002ffe:	370c      	adds	r7, #12
 8003000:	46bd      	mov	sp, r7
 8003002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003006:	4770      	bx	lr

08003008 <HAL_FMAC_HalfOutputDataReadyCallback>:
  * @param  hfmac pointer to a FMAC_HandleTypeDef structure that contains
  *         the configuration information for FMAC module.
  * @retval None
  */
__weak void HAL_FMAC_HalfOutputDataReadyCallback(FMAC_HandleTypeDef *hfmac)
{
 8003008:	b480      	push	{r7}
 800300a:	b083      	sub	sp, #12
 800300c:	af00      	add	r7, sp, #0
 800300e:	6078      	str	r0, [r7, #4]
  UNUSED(hfmac);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_FMAC_HalfOutputDataReadyCallback can be implemented in the user file.
   */
}
 8003010:	bf00      	nop
 8003012:	370c      	adds	r7, #12
 8003014:	46bd      	mov	sp, r7
 8003016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800301a:	4770      	bx	lr

0800301c <HAL_FMAC_OutputDataReadyCallback>:
  * @param  hfmac pointer to a FMAC_HandleTypeDef structure that contains
  *         the configuration information for FMAC module.
  * @retval None
  */
__weak void HAL_FMAC_OutputDataReadyCallback(FMAC_HandleTypeDef *hfmac)
{
 800301c:	b480      	push	{r7}
 800301e:	b083      	sub	sp, #12
 8003020:	af00      	add	r7, sp, #0
 8003022:	6078      	str	r0, [r7, #4]
  UNUSED(hfmac);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_FMAC_OutputDataReadyCallback can be implemented in the user file.
   */
}
 8003024:	bf00      	nop
 8003026:	370c      	adds	r7, #12
 8003028:	46bd      	mov	sp, r7
 800302a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302e:	4770      	bx	lr

08003030 <HAL_FMAC_FilterConfigCallback>:
  * @param  hfmac pointer to a FMAC_HandleTypeDef structure that contains
  *         the configuration information for FMAC module.
  * @retval None
  */
__weak void HAL_FMAC_FilterConfigCallback(FMAC_HandleTypeDef *hfmac)
{
 8003030:	b480      	push	{r7}
 8003032:	b083      	sub	sp, #12
 8003034:	af00      	add	r7, sp, #0
 8003036:	6078      	str	r0, [r7, #4]
  UNUSED(hfmac);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_FMAC_FilterConfigCallback can be implemented in the user file.
   */
}
 8003038:	bf00      	nop
 800303a:	370c      	adds	r7, #12
 800303c:	46bd      	mov	sp, r7
 800303e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003042:	4770      	bx	lr

08003044 <FMAC_Reset>:
  * @brief  Perform a reset of the FMAC unit.
  * @param  hfmac FMAC handle.
  * @retval HAL_StatusTypeDef HAL status
  */
static HAL_StatusTypeDef FMAC_Reset(FMAC_HandleTypeDef *hfmac)
{
 8003044:	b580      	push	{r7, lr}
 8003046:	b084      	sub	sp, #16
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800304c:	f7fe f80e 	bl	800106c <HAL_GetTick>
 8003050:	60f8      	str	r0, [r7, #12]

  /* Perform the reset */
  SET_BIT(hfmac->Instance->CR, FMAC_CR_RESET);
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	691a      	ldr	r2, [r3, #16]
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8003060:	611a      	str	r2, [r3, #16]

  /* Wait until flag is reset */
  while (READ_BIT(hfmac->Instance->CR, FMAC_CR_RESET) != 0U)
 8003062:	e00f      	b.n	8003084 <FMAC_Reset+0x40>
  {
    if ((HAL_GetTick() - tickstart) > HAL_FMAC_RESET_TIMEOUT_VALUE)
 8003064:	f7fe f802 	bl	800106c <HAL_GetTick>
 8003068:	4602      	mov	r2, r0
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	1ad3      	subs	r3, r2, r3
 800306e:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8003072:	d907      	bls.n	8003084 <FMAC_Reset+0x40>
    {
      hfmac->ErrorCode |= HAL_FMAC_ERROR_TIMEOUT;
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003078:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	635a      	str	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 8003080:	2301      	movs	r3, #1
 8003082:	e00a      	b.n	800309a <FMAC_Reset+0x56>
  while (READ_BIT(hfmac->Instance->CR, FMAC_CR_RESET) != 0U)
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	691b      	ldr	r3, [r3, #16]
 800308a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800308e:	2b00      	cmp	r3, #0
 8003090:	d1e8      	bne.n	8003064 <FMAC_Reset+0x20>
    }
  }

  hfmac->ErrorCode = HAL_FMAC_ERROR_NONE;
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	2200      	movs	r2, #0
 8003096:	635a      	str	r2, [r3, #52]	@ 0x34
  return HAL_OK;
 8003098:	2300      	movs	r3, #0
}
 800309a:	4618      	mov	r0, r3
 800309c:	3710      	adds	r7, #16
 800309e:	46bd      	mov	sp, r7
 80030a0:	bd80      	pop	{r7, pc}

080030a2 <FMAC_ResetDataPointers>:
  * @brief  Reset the data pointers of the FMAC unit.
  * @param  hfmac FMAC handle.
  * @retval None
  */
static void FMAC_ResetDataPointers(FMAC_HandleTypeDef *hfmac)
{
 80030a2:	b580      	push	{r7, lr}
 80030a4:	b082      	sub	sp, #8
 80030a6:	af00      	add	r7, sp, #0
 80030a8:	6078      	str	r0, [r7, #4]
  FMAC_ResetInputStateAndDataPointers(hfmac);
 80030aa:	6878      	ldr	r0, [r7, #4]
 80030ac:	f000 f807 	bl	80030be <FMAC_ResetInputStateAndDataPointers>
  FMAC_ResetOutputStateAndDataPointers(hfmac);
 80030b0:	6878      	ldr	r0, [r7, #4]
 80030b2:	f000 f81b 	bl	80030ec <FMAC_ResetOutputStateAndDataPointers>
}
 80030b6:	bf00      	nop
 80030b8:	3708      	adds	r7, #8
 80030ba:	46bd      	mov	sp, r7
 80030bc:	bd80      	pop	{r7, pc}

080030be <FMAC_ResetInputStateAndDataPointers>:
  * @brief  Reset the input data pointers of the FMAC unit.
  * @param  hfmac FMAC handle.
  * @retval None
  */
static void FMAC_ResetInputStateAndDataPointers(FMAC_HandleTypeDef *hfmac)
{
 80030be:	b480      	push	{r7}
 80030c0:	b083      	sub	sp, #12
 80030c2:	af00      	add	r7, sp, #0
 80030c4:	6078      	str	r0, [r7, #4]
  hfmac->pInput = NULL;
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	2200      	movs	r2, #0
 80030ca:	60da      	str	r2, [r3, #12]
  hfmac->pInputSize = NULL;
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	2200      	movs	r2, #0
 80030d0:	615a      	str	r2, [r3, #20]
  hfmac->InputCurrentSize = 0U;
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	2200      	movs	r2, #0
 80030d6:	821a      	strh	r2, [r3, #16]
  hfmac->WrState = HAL_FMAC_STATE_READY;
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	2220      	movs	r2, #32
 80030dc:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
}
 80030e0:	bf00      	nop
 80030e2:	370c      	adds	r7, #12
 80030e4:	46bd      	mov	sp, r7
 80030e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ea:	4770      	bx	lr

080030ec <FMAC_ResetOutputStateAndDataPointers>:
  * @brief  Reset the output data pointers of the FMAC unit.
  * @param  hfmac FMAC handle.
  * @retval None
  */
static void FMAC_ResetOutputStateAndDataPointers(FMAC_HandleTypeDef *hfmac)
{
 80030ec:	b480      	push	{r7}
 80030ee:	b083      	sub	sp, #12
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	6078      	str	r0, [r7, #4]
  hfmac->pOutput = NULL;
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	2200      	movs	r2, #0
 80030f8:	619a      	str	r2, [r3, #24]
  hfmac->pOutputSize = NULL;
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	2200      	movs	r2, #0
 80030fe:	621a      	str	r2, [r3, #32]
  hfmac->OutputCurrentSize = 0U;
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	2200      	movs	r2, #0
 8003104:	839a      	strh	r2, [r3, #28]
  hfmac->RdState = HAL_FMAC_STATE_READY;
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	2220      	movs	r2, #32
 800310a:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
}
 800310e:	bf00      	nop
 8003110:	370c      	adds	r7, #12
 8003112:	46bd      	mov	sp, r7
 8003114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003118:	4770      	bx	lr
	...

0800311c <FMAC_FilterConfig>:
  * @param  PreloadAccess access mode used for the preload (polling or DMA).
  * @retval HAL_StatusTypeDef HAL status
  */
static HAL_StatusTypeDef FMAC_FilterConfig(FMAC_HandleTypeDef *hfmac, FMAC_FilterConfigTypeDef *pConfig,
                                           uint8_t PreloadAccess)
{
 800311c:	b580      	push	{r7, lr}
 800311e:	b086      	sub	sp, #24
 8003120:	af00      	add	r7, sp, #0
 8003122:	60f8      	str	r0, [r7, #12]
 8003124:	60b9      	str	r1, [r7, #8]
 8003126:	4613      	mov	r3, r2
 8003128:	71fb      	strb	r3, [r7, #7]
  assert_param(IS_FMAC_PARAM_P(pConfig->Filter, pConfig->P));
  assert_param(IS_FMAC_PARAM_Q(pConfig->Filter, pConfig->Q));
  assert_param(IS_FMAC_PARAM_R(pConfig->Filter, pConfig->R));

  /* Check the START bit state */
  if (FMAC_GET_START_BIT(hfmac) != 0U)
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	68db      	ldr	r3, [r3, #12]
 8003130:	2b00      	cmp	r3, #0
 8003132:	da01      	bge.n	8003138 <FMAC_FilterConfig+0x1c>
  {
    return HAL_ERROR;
 8003134:	2301      	movs	r3, #1
 8003136:	e124      	b.n	8003382 <FMAC_FilterConfig+0x266>
  }

  /* Check handle state is ready */
  if (hfmac->State != HAL_FMAC_STATE_READY)
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800313e:	b2db      	uxtb	r3, r3
 8003140:	2b20      	cmp	r3, #32
 8003142:	d001      	beq.n	8003148 <FMAC_FilterConfig+0x2c>
  {
    return HAL_ERROR;
 8003144:	2301      	movs	r3, #1
 8003146:	e11c      	b.n	8003382 <FMAC_FilterConfig+0x266>
  }

  /* Change the FMAC state */
  hfmac->State = HAL_FMAC_STATE_BUSY;
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	2224      	movs	r2, #36	@ 0x24
 800314c:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31

  /* Get tick */
  tickstart = HAL_GetTick();
 8003150:	f7fd ff8c 	bl	800106c <HAL_GetTick>
 8003154:	6138      	str	r0, [r7, #16]

  /* Indicate that there is no valid configuration done */
  hfmac->FilterParam = 0U;
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	2200      	movs	r2, #0
 800315a:	605a      	str	r2, [r3, #4]

  /* FMAC_X1BUFCFG: Configure the input buffer within the internal memory if required */
  if (pConfig->InputBufferSize != 0U)
 800315c:	68bb      	ldr	r3, [r7, #8]
 800315e:	785b      	ldrb	r3, [r3, #1]
 8003160:	2b00      	cmp	r3, #0
 8003162:	d010      	beq.n	8003186 <FMAC_FilterConfig+0x6a>
  {
    MODIFY_REG(hfmac->Instance->X1BUFCFG,                                                                   \
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	0c1b      	lsrs	r3, r3, #16
 800316c:	041b      	lsls	r3, r3, #16
 800316e:	68ba      	ldr	r2, [r7, #8]
 8003170:	7812      	ldrb	r2, [r2, #0]
 8003172:	4611      	mov	r1, r2
 8003174:	68ba      	ldr	r2, [r7, #8]
 8003176:	7852      	ldrb	r2, [r2, #1]
 8003178:	0212      	lsls	r2, r2, #8
 800317a:	b292      	uxth	r2, r2
 800317c:	4311      	orrs	r1, r2
 800317e:	68fa      	ldr	r2, [r7, #12]
 8003180:	6812      	ldr	r2, [r2, #0]
 8003182:	430b      	orrs	r3, r1
 8003184:	6013      	str	r3, [r2, #0]
                ((((uint32_t)(pConfig->InputBufferSize))  << FMAC_X1BUFCFG_X1_BUF_SIZE_Pos) & \
                 FMAC_X1BUFCFG_X1_BUF_SIZE)));
  }

  /* FMAC_X1BUFCFG: Configure the input threshold if valid when compared to the configured X1 size */
  if (pConfig->InputThreshold != FMAC_THRESHOLD_NO_VALUE)
 8003186:	68bb      	ldr	r3, [r7, #8]
 8003188:	685b      	ldr	r3, [r3, #4]
 800318a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800318e:	d00c      	beq.n	80031aa <FMAC_FilterConfig+0x8e>
  {
    /* Check the parameter */
    assert_param(IS_FMAC_THRESHOLD_APPLICABLE(FMAC_GET_X1_SIZE(hfmac), pConfig->InputThreshold, pConfig->InputAccess));

    MODIFY_REG(hfmac->Instance->X1BUFCFG, \
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	f023 7140 	bic.w	r1, r3, #50331648	@ 0x3000000
 800319a:	68bb      	ldr	r3, [r7, #8]
 800319c:	685b      	ldr	r3, [r3, #4]
 800319e:	f003 7240 	and.w	r2, r3, #50331648	@ 0x3000000
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	430a      	orrs	r2, r1
 80031a8:	601a      	str	r2, [r3, #0]
               FMAC_X1BUFCFG_FULL_WM,     \
               ((pConfig->InputThreshold) & FMAC_X1BUFCFG_FULL_WM));
  }

  /* FMAC_X2BUFCFG: Configure the coefficient buffer within the internal memory */
  if (pConfig->CoeffBufferSize != 0U)
 80031aa:	68bb      	ldr	r3, [r7, #8]
 80031ac:	7a5b      	ldrb	r3, [r3, #9]
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d010      	beq.n	80031d4 <FMAC_FilterConfig+0xb8>
  {
    MODIFY_REG(hfmac->Instance->X2BUFCFG,                                                                   \
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	685b      	ldr	r3, [r3, #4]
 80031b8:	0c1b      	lsrs	r3, r3, #16
 80031ba:	041b      	lsls	r3, r3, #16
 80031bc:	68ba      	ldr	r2, [r7, #8]
 80031be:	7a12      	ldrb	r2, [r2, #8]
 80031c0:	4611      	mov	r1, r2
 80031c2:	68ba      	ldr	r2, [r7, #8]
 80031c4:	7a52      	ldrb	r2, [r2, #9]
 80031c6:	0212      	lsls	r2, r2, #8
 80031c8:	b292      	uxth	r2, r2
 80031ca:	4311      	orrs	r1, r2
 80031cc:	68fa      	ldr	r2, [r7, #12]
 80031ce:	6812      	ldr	r2, [r2, #0]
 80031d0:	430b      	orrs	r3, r1
 80031d2:	6053      	str	r3, [r2, #4]
                ((((uint32_t)(pConfig->CoeffBufferSize))  << FMAC_X2BUFCFG_X2_BUF_SIZE_Pos) &\
                 FMAC_X2BUFCFG_X2_BUF_SIZE)));
  }

  /* FMAC_YBUFCFG: Configure the output buffer within the internal memory if required */
  if (pConfig->OutputBufferSize != 0U)
 80031d4:	68bb      	ldr	r3, [r7, #8]
 80031d6:	7adb      	ldrb	r3, [r3, #11]
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d010      	beq.n	80031fe <FMAC_FilterConfig+0xe2>
  {
    MODIFY_REG(hfmac->Instance->YBUFCFG,                                                                    \
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	689b      	ldr	r3, [r3, #8]
 80031e2:	0c1b      	lsrs	r3, r3, #16
 80031e4:	041b      	lsls	r3, r3, #16
 80031e6:	68ba      	ldr	r2, [r7, #8]
 80031e8:	7a92      	ldrb	r2, [r2, #10]
 80031ea:	4611      	mov	r1, r2
 80031ec:	68ba      	ldr	r2, [r7, #8]
 80031ee:	7ad2      	ldrb	r2, [r2, #11]
 80031f0:	0212      	lsls	r2, r2, #8
 80031f2:	b292      	uxth	r2, r2
 80031f4:	4311      	orrs	r1, r2
 80031f6:	68fa      	ldr	r2, [r7, #12]
 80031f8:	6812      	ldr	r2, [r2, #0]
 80031fa:	430b      	orrs	r3, r1
 80031fc:	6093      	str	r3, [r2, #8]
               (((((uint32_t)(pConfig->OutputBaseAddress)) << FMAC_YBUFCFG_Y_BASE_Pos)     & FMAC_YBUFCFG_Y_BASE) |    \
                ((((uint32_t)(pConfig->OutputBufferSize))  << FMAC_YBUFCFG_Y_BUF_SIZE_Pos) & FMAC_YBUFCFG_Y_BUF_SIZE)));
  }

  /* FMAC_YBUFCFG: Configure the output threshold if valid when compared to the configured Y size */
  if (pConfig->OutputThreshold != FMAC_THRESHOLD_NO_VALUE)
 80031fe:	68bb      	ldr	r3, [r7, #8]
 8003200:	68db      	ldr	r3, [r3, #12]
 8003202:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003206:	d00c      	beq.n	8003222 <FMAC_FilterConfig+0x106>
  {
    /* Check the parameter */
    assert_param(IS_FMAC_THRESHOLD_APPLICABLE(FMAC_GET_Y_SIZE(hfmac), pConfig->OutputThreshold, pConfig->OutputAccess));

    MODIFY_REG(hfmac->Instance->YBUFCFG, \
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	689b      	ldr	r3, [r3, #8]
 800320e:	f023 7140 	bic.w	r1, r3, #50331648	@ 0x3000000
 8003212:	68bb      	ldr	r3, [r7, #8]
 8003214:	68db      	ldr	r3, [r3, #12]
 8003216:	f003 7240 	and.w	r2, r3, #50331648	@ 0x3000000
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	430a      	orrs	r2, r1
 8003220:	609a      	str	r2, [r3, #8]
               FMAC_YBUFCFG_EMPTY_WM,    \
               ((pConfig->OutputThreshold) & FMAC_YBUFCFG_EMPTY_WM));
  }

  /* FMAC_CR: Configure the clip feature */
  tmpcr = pConfig->Clip & FMAC_CR_CLIPEN;
 8003222:	68bb      	ldr	r3, [r7, #8]
 8003224:	6a1b      	ldr	r3, [r3, #32]
 8003226:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800322a:	617b      	str	r3, [r7, #20]

  /* FMAC_CR: If IT or DMA will be used, enable error interrupts.
    * Being more a debugging feature, FMAC_CR_SATIEN isn't enabled by default. */
  if ((pConfig->InputAccess  == FMAC_BUFFER_ACCESS_DMA) || (pConfig->InputAccess  == FMAC_BUFFER_ACCESS_IT) ||
 800322c:	68bb      	ldr	r3, [r7, #8]
 800322e:	7f5b      	ldrb	r3, [r3, #29]
 8003230:	2b01      	cmp	r3, #1
 8003232:	d00b      	beq.n	800324c <FMAC_FilterConfig+0x130>
 8003234:	68bb      	ldr	r3, [r7, #8]
 8003236:	7f5b      	ldrb	r3, [r3, #29]
 8003238:	2b03      	cmp	r3, #3
 800323a:	d007      	beq.n	800324c <FMAC_FilterConfig+0x130>
      (pConfig->OutputAccess == FMAC_BUFFER_ACCESS_DMA) || (pConfig->OutputAccess == FMAC_BUFFER_ACCESS_IT))
 800323c:	68bb      	ldr	r3, [r7, #8]
 800323e:	7f9b      	ldrb	r3, [r3, #30]
  if ((pConfig->InputAccess  == FMAC_BUFFER_ACCESS_DMA) || (pConfig->InputAccess  == FMAC_BUFFER_ACCESS_IT) ||
 8003240:	2b01      	cmp	r3, #1
 8003242:	d003      	beq.n	800324c <FMAC_FilterConfig+0x130>
      (pConfig->OutputAccess == FMAC_BUFFER_ACCESS_DMA) || (pConfig->OutputAccess == FMAC_BUFFER_ACCESS_IT))
 8003244:	68bb      	ldr	r3, [r7, #8]
 8003246:	7f9b      	ldrb	r3, [r3, #30]
 8003248:	2b03      	cmp	r3, #3
 800324a:	d103      	bne.n	8003254 <FMAC_FilterConfig+0x138>
  {
    tmpcr |= FMAC_IT_UNFLIEN | FMAC_IT_OVFLIEN;
 800324c:	697b      	ldr	r3, [r7, #20]
 800324e:	f043 030c 	orr.w	r3, r3, #12
 8003252:	617b      	str	r3, [r7, #20]
  }

  /* FMAC_CR: write the value */
  WRITE_REG(hfmac->Instance->CR, tmpcr);
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	697a      	ldr	r2, [r7, #20]
 800325a:	611a      	str	r2, [r3, #16]

  /* Save the input/output accesses in order to configure RIEN, WIEN, DMAREN and DMAWEN during filter start */
  hfmac->InputAccess = pConfig->InputAccess;
 800325c:	68bb      	ldr	r3, [r7, #8]
 800325e:	7f5a      	ldrb	r2, [r3, #29]
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	721a      	strb	r2, [r3, #8]
  hfmac->OutputAccess = pConfig->OutputAccess;
 8003264:	68bb      	ldr	r3, [r7, #8]
 8003266:	7f9a      	ldrb	r2, [r3, #30]
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	725a      	strb	r2, [r3, #9]
  assert_param(((pConfig->Filter == FMAC_FUNC_CONVO_FIR) && (x2size >= pConfig->P)) || \
               ((pConfig->Filter == FMAC_FUNC_IIR_DIRECT_FORM_1) && \
                (x2size >= ((uint32_t)pConfig->P + (uint32_t)pConfig->Q))));

  /* Build the PARAM value that will be used when starting the filter */
  hfmac->FilterParam = (FMAC_PARAM_START | pConfig->Filter |                   \
 800326c:	68bb      	ldr	r3, [r7, #8]
 800326e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((((uint32_t)(pConfig->P)) << FMAC_PARAM_P_Pos) & FMAC_PARAM_P) | \
 8003270:	68ba      	ldr	r2, [r7, #8]
 8003272:	f892 2028 	ldrb.w	r2, [r2, #40]	@ 0x28
  hfmac->FilterParam = (FMAC_PARAM_START | pConfig->Filter |                   \
 8003276:	431a      	orrs	r2, r3
                        ((((uint32_t)(pConfig->Q)) << FMAC_PARAM_Q_Pos) & FMAC_PARAM_Q) | \
 8003278:	68bb      	ldr	r3, [r7, #8]
 800327a:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 800327e:	021b      	lsls	r3, r3, #8
 8003280:	b29b      	uxth	r3, r3
                        ((((uint32_t)(pConfig->P)) << FMAC_PARAM_P_Pos) & FMAC_PARAM_P) | \
 8003282:	431a      	orrs	r2, r3
                        ((((uint32_t)(pConfig->R)) << FMAC_PARAM_R_Pos) & FMAC_PARAM_R));
 8003284:	68bb      	ldr	r3, [r7, #8]
 8003286:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800328a:	041b      	lsls	r3, r3, #16
 800328c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
                        ((((uint32_t)(pConfig->Q)) << FMAC_PARAM_Q_Pos) & FMAC_PARAM_Q) | \
 8003290:	4313      	orrs	r3, r2
 8003292:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
  hfmac->FilterParam = (FMAC_PARAM_START | pConfig->Filter |                   \
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	605a      	str	r2, [r3, #4]

  /* Initialize the coefficient buffer if required (pCoeffA for FIR only) */
  if ((pConfig->pCoeffB != NULL) && (pConfig->CoeffBSize != 0U))
 800329a:	68bb      	ldr	r3, [r7, #8]
 800329c:	699b      	ldr	r3, [r3, #24]
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d06a      	beq.n	8003378 <FMAC_FilterConfig+0x25c>
 80032a2:	68bb      	ldr	r3, [r7, #8]
 80032a4:	7f1b      	ldrb	r3, [r3, #28]
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d066      	beq.n	8003378 <FMAC_FilterConfig+0x25c>
                 ((pConfig->Filter == FMAC_FUNC_IIR_DIRECT_FORM_1) &&
                  (pConfig->pCoeffA != NULL) && (pConfig->CoeffASize != 0U) &&
                  (pConfig->CoeffASize >= pConfig->Q)));

    /* Write number of values to be loaded, the data load function and start the operation */
    WRITE_REG(hfmac->Instance->PARAM,                      \
 80032aa:	68bb      	ldr	r3, [r7, #8]
 80032ac:	7f1b      	ldrb	r3, [r3, #28]
 80032ae:	461a      	mov	r2, r3
 80032b0:	68bb      	ldr	r3, [r7, #8]
 80032b2:	7d1b      	ldrb	r3, [r3, #20]
 80032b4:	021b      	lsls	r3, r3, #8
 80032b6:	431a      	orrs	r2, r3
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	f042 4202 	orr.w	r2, r2, #2181038080	@ 0x82000000
 80032c0:	60da      	str	r2, [r3, #12]
              (((uint32_t)(pConfig->CoeffBSize) << FMAC_PARAM_P_Pos) | \
               ((uint32_t)(pConfig->CoeffASize) << FMAC_PARAM_Q_Pos) | \
               FMAC_FUNC_LOAD_X2 | FMAC_PARAM_START));

    if (PreloadAccess == PRELOAD_ACCESS_POLLING)
 80032c2:	79fb      	ldrb	r3, [r7, #7]
 80032c4:	2b01      	cmp	r3, #1
 80032c6:	d133      	bne.n	8003330 <FMAC_FilterConfig+0x214>
    {
      /* Load the buffer into the internal memory */
      FMAC_WritePreloadDataIncrementPtr(hfmac, &(pConfig->pCoeffB), pConfig->CoeffBSize);
 80032c8:	68bb      	ldr	r3, [r7, #8]
 80032ca:	f103 0118 	add.w	r1, r3, #24
 80032ce:	68bb      	ldr	r3, [r7, #8]
 80032d0:	7f1b      	ldrb	r3, [r3, #28]
 80032d2:	461a      	mov	r2, r3
 80032d4:	68f8      	ldr	r0, [r7, #12]
 80032d6:	f000 f85d 	bl	8003394 <FMAC_WritePreloadDataIncrementPtr>

      /* Load pCoeffA if needed */
      if ((pConfig->pCoeffA != NULL) && (pConfig->CoeffASize != 0U))
 80032da:	68bb      	ldr	r3, [r7, #8]
 80032dc:	691b      	ldr	r3, [r3, #16]
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d00c      	beq.n	80032fc <FMAC_FilterConfig+0x1e0>
 80032e2:	68bb      	ldr	r3, [r7, #8]
 80032e4:	7d1b      	ldrb	r3, [r3, #20]
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d008      	beq.n	80032fc <FMAC_FilterConfig+0x1e0>
      {
        /* Load the buffer into the internal memory */
        FMAC_WritePreloadDataIncrementPtr(hfmac, &(pConfig->pCoeffA), pConfig->CoeffASize);
 80032ea:	68bb      	ldr	r3, [r7, #8]
 80032ec:	f103 0110 	add.w	r1, r3, #16
 80032f0:	68bb      	ldr	r3, [r7, #8]
 80032f2:	7d1b      	ldrb	r3, [r3, #20]
 80032f4:	461a      	mov	r2, r3
 80032f6:	68f8      	ldr	r0, [r7, #12]
 80032f8:	f000 f84c 	bl	8003394 <FMAC_WritePreloadDataIncrementPtr>
      }

      /* Wait for the end of the writing */
      if (FMAC_WaitOnStartUntilTimeout(hfmac, tickstart, HAL_FMAC_TIMEOUT_VALUE) != HAL_OK)
 80032fc:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003300:	6939      	ldr	r1, [r7, #16]
 8003302:	68f8      	ldr	r0, [r7, #12]
 8003304:	f000 f86b 	bl	80033de <FMAC_WaitOnStartUntilTimeout>
 8003308:	4603      	mov	r3, r0
 800330a:	2b00      	cmp	r3, #0
 800330c:	d00b      	beq.n	8003326 <FMAC_FilterConfig+0x20a>
      {
        hfmac->ErrorCode |= HAL_FMAC_ERROR_TIMEOUT;
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003312:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	635a      	str	r2, [r3, #52]	@ 0x34
        hfmac->State = HAL_FMAC_STATE_TIMEOUT;
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	22a0      	movs	r2, #160	@ 0xa0
 800331e:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
        return HAL_ERROR;
 8003322:	2301      	movs	r3, #1
 8003324:	e02d      	b.n	8003382 <FMAC_FilterConfig+0x266>
      }

      /* Change the FMAC state */
      hfmac->State = HAL_FMAC_STATE_READY;
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	2220      	movs	r2, #32
 800332a:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
    if (PreloadAccess == PRELOAD_ACCESS_POLLING)
 800332e:	e027      	b.n	8003380 <FMAC_FilterConfig+0x264>
    }
    else
    {
      hfmac->pInput = pConfig->pCoeffA;
 8003330:	68bb      	ldr	r3, [r7, #8]
 8003332:	691a      	ldr	r2, [r3, #16]
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	60da      	str	r2, [r3, #12]
      hfmac->InputCurrentSize = pConfig->CoeffASize;
 8003338:	68bb      	ldr	r3, [r7, #8]
 800333a:	7d1b      	ldrb	r3, [r3, #20]
 800333c:	461a      	mov	r2, r3
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	821a      	strh	r2, [r3, #16]

      /* Set the FMAC DMA transfer complete callback */
      hfmac->hdmaPreload->XferHalfCpltCallback = NULL;
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003346:	2200      	movs	r2, #0
 8003348:	631a      	str	r2, [r3, #48]	@ 0x30
      hfmac->hdmaPreload->XferCpltCallback = FMAC_DMAFilterConfig;
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800334e:	4a0f      	ldr	r2, [pc, #60]	@ (800338c <FMAC_FilterConfig+0x270>)
 8003350:	62da      	str	r2, [r3, #44]	@ 0x2c
      /* Set the DMA error callback */
      hfmac->hdmaPreload->XferErrorCallback = FMAC_DMAError;
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003356:	4a0e      	ldr	r2, [pc, #56]	@ (8003390 <FMAC_FilterConfig+0x274>)
 8003358:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA stream managing FMAC preload data write */
      return (HAL_DMA_Start_IT(hfmac->hdmaPreload, (uint32_t)pConfig->pCoeffB, (uint32_t)&hfmac->Instance->WDATA,
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 800335e:	68bb      	ldr	r3, [r7, #8]
 8003360:	699b      	ldr	r3, [r3, #24]
 8003362:	4619      	mov	r1, r3
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	3318      	adds	r3, #24
 800336a:	461a      	mov	r2, r3
                               pConfig->CoeffBSize));
 800336c:	68bb      	ldr	r3, [r7, #8]
 800336e:	7f1b      	ldrb	r3, [r3, #28]
      return (HAL_DMA_Start_IT(hfmac->hdmaPreload, (uint32_t)pConfig->pCoeffB, (uint32_t)&hfmac->Instance->WDATA,
 8003370:	f7ff fbbe 	bl	8002af0 <HAL_DMA_Start_IT>
 8003374:	4603      	mov	r3, r0
 8003376:	e004      	b.n	8003382 <FMAC_FilterConfig+0x266>
    }
  }
  else
  {
    /* Change the FMAC state */
    hfmac->State = HAL_FMAC_STATE_READY;
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	2220      	movs	r2, #32
 800337c:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
  }

  return HAL_OK;
 8003380:	2300      	movs	r3, #0
}
 8003382:	4618      	mov	r0, r3
 8003384:	3718      	adds	r7, #24
 8003386:	46bd      	mov	sp, r7
 8003388:	bd80      	pop	{r7, pc}
 800338a:	bf00      	nop
 800338c:	08003535 	.word	0x08003535
 8003390:	08003601 	.word	0x08003601

08003394 <FMAC_WritePreloadDataIncrementPtr>:
  * @param  ppData pointer to pointer to the data buffer.
  * @param  Size size of the data buffer.
  * @retval None
  */
static void FMAC_WritePreloadDataIncrementPtr(FMAC_HandleTypeDef *hfmac, int16_t **ppData, uint8_t Size)
{
 8003394:	b480      	push	{r7}
 8003396:	b087      	sub	sp, #28
 8003398:	af00      	add	r7, sp, #0
 800339a:	60f8      	str	r0, [r7, #12]
 800339c:	60b9      	str	r1, [r7, #8]
 800339e:	4613      	mov	r3, r2
 80033a0:	71fb      	strb	r3, [r7, #7]
  uint8_t index;

  /* Load the buffer into the internal memory */
  for (index = Size; index > 0U; index--)
 80033a2:	79fb      	ldrb	r3, [r7, #7]
 80033a4:	75fb      	strb	r3, [r7, #23]
 80033a6:	e010      	b.n	80033ca <FMAC_WritePreloadDataIncrementPtr+0x36>
  {
    WRITE_REG(hfmac->Instance->WDATA, (((uint32_t)(*(*ppData))) & FMAC_WDATA_WDATA));
 80033a8:	68bb      	ldr	r3, [r7, #8]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	f9b3 3000 	ldrsh.w	r3, [r3]
 80033b0:	461a      	mov	r2, r3
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	b292      	uxth	r2, r2
 80033b8:	619a      	str	r2, [r3, #24]
    (*ppData)++;
 80033ba:	68bb      	ldr	r3, [r7, #8]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	1c9a      	adds	r2, r3, #2
 80033c0:	68bb      	ldr	r3, [r7, #8]
 80033c2:	601a      	str	r2, [r3, #0]
  for (index = Size; index > 0U; index--)
 80033c4:	7dfb      	ldrb	r3, [r7, #23]
 80033c6:	3b01      	subs	r3, #1
 80033c8:	75fb      	strb	r3, [r7, #23]
 80033ca:	7dfb      	ldrb	r3, [r7, #23]
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d1eb      	bne.n	80033a8 <FMAC_WritePreloadDataIncrementPtr+0x14>
  }
}
 80033d0:	bf00      	nop
 80033d2:	bf00      	nop
 80033d4:	371c      	adds	r7, #28
 80033d6:	46bd      	mov	sp, r7
 80033d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033dc:	4770      	bx	lr

080033de <FMAC_WaitOnStartUntilTimeout>:
  * @param  Tickstart Tick start value.
  * @param  Timeout Timeout duration.
  * @retval HAL_StatusTypeDef HAL status
  */
static HAL_StatusTypeDef FMAC_WaitOnStartUntilTimeout(FMAC_HandleTypeDef *hfmac, uint32_t Tickstart, uint32_t Timeout)
{
 80033de:	b580      	push	{r7, lr}
 80033e0:	b084      	sub	sp, #16
 80033e2:	af00      	add	r7, sp, #0
 80033e4:	60f8      	str	r0, [r7, #12]
 80033e6:	60b9      	str	r1, [r7, #8]
 80033e8:	607a      	str	r2, [r7, #4]
  /* Wait until flag changes */
  while (READ_BIT(hfmac->Instance->PARAM, FMAC_PARAM_START) != 0U)
 80033ea:	e00f      	b.n	800340c <FMAC_WaitOnStartUntilTimeout+0x2e>
  {
    if ((HAL_GetTick() - Tickstart) > Timeout)
 80033ec:	f7fd fe3e 	bl	800106c <HAL_GetTick>
 80033f0:	4602      	mov	r2, r0
 80033f2:	68bb      	ldr	r3, [r7, #8]
 80033f4:	1ad3      	subs	r3, r2, r3
 80033f6:	687a      	ldr	r2, [r7, #4]
 80033f8:	429a      	cmp	r2, r3
 80033fa:	d207      	bcs.n	800340c <FMAC_WaitOnStartUntilTimeout+0x2e>
    {
      hfmac->ErrorCode |= HAL_FMAC_ERROR_TIMEOUT;
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003400:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	635a      	str	r2, [r3, #52]	@ 0x34

      return HAL_ERROR;
 8003408:	2301      	movs	r3, #1
 800340a:	e005      	b.n	8003418 <FMAC_WaitOnStartUntilTimeout+0x3a>
  while (READ_BIT(hfmac->Instance->PARAM, FMAC_PARAM_START) != 0U)
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	68db      	ldr	r3, [r3, #12]
 8003412:	2b00      	cmp	r3, #0
 8003414:	dbea      	blt.n	80033ec <FMAC_WaitOnStartUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003416:	2300      	movs	r3, #0
}
 8003418:	4618      	mov	r0, r3
 800341a:	3710      	adds	r7, #16
 800341c:	46bd      	mov	sp, r7
 800341e:	bd80      	pop	{r7, pc}

08003420 <FMAC_ConfigFilterOutputBufferUpdateState>:
  *         of data read from FMAC).
  * @retval HAL_StatusTypeDef HAL status
  */
static HAL_StatusTypeDef FMAC_ConfigFilterOutputBufferUpdateState(FMAC_HandleTypeDef *hfmac, int16_t *pOutput,
                                                                  uint16_t *pOutputSize)
{
 8003420:	b580      	push	{r7, lr}
 8003422:	b084      	sub	sp, #16
 8003424:	af00      	add	r7, sp, #0
 8003426:	60f8      	str	r0, [r7, #12]
 8003428:	60b9      	str	r1, [r7, #8]
 800342a:	607a      	str	r2, [r7, #4]
  /* Reset the current size */
  hfmac->OutputCurrentSize = 0U;
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	2200      	movs	r2, #0
 8003430:	839a      	strh	r2, [r3, #28]

  /* Check whether a valid pointer was provided */
  if ((pOutput == NULL) || (pOutputSize == NULL) || (*pOutputSize == 0U))
 8003432:	68bb      	ldr	r3, [r7, #8]
 8003434:	2b00      	cmp	r3, #0
 8003436:	d006      	beq.n	8003446 <FMAC_ConfigFilterOutputBufferUpdateState+0x26>
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	2b00      	cmp	r3, #0
 800343c:	d003      	beq.n	8003446 <FMAC_ConfigFilterOutputBufferUpdateState+0x26>
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	881b      	ldrh	r3, [r3, #0]
 8003442:	2b00      	cmp	r3, #0
 8003444:	d10a      	bne.n	800345c <FMAC_ConfigFilterOutputBufferUpdateState+0x3c>
  {
    /* The user will have to provide a valid configuration later */
    hfmac->pOutput = NULL;
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	2200      	movs	r2, #0
 800344a:	619a      	str	r2, [r3, #24]
    hfmac->pOutputSize = NULL;
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	2200      	movs	r2, #0
 8003450:	621a      	str	r2, [r3, #32]
    hfmac->RdState = HAL_FMAC_STATE_READY;
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	2220      	movs	r2, #32
 8003456:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
 800345a:	e03f      	b.n	80034dc <FMAC_ConfigFilterOutputBufferUpdateState+0xbc>
  }
  /* Handle the pointer depending on the input access */
  else if (hfmac->OutputAccess == FMAC_BUFFER_ACCESS_DMA)
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	7a5b      	ldrb	r3, [r3, #9]
 8003460:	2b01      	cmp	r3, #1
 8003462:	d122      	bne.n	80034aa <FMAC_ConfigFilterOutputBufferUpdateState+0x8a>
  {
    hfmac->pOutput = NULL;
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	2200      	movs	r2, #0
 8003468:	619a      	str	r2, [r3, #24]
    hfmac->pOutputSize = NULL;
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	2200      	movs	r2, #0
 800346e:	621a      	str	r2, [r3, #32]
    hfmac->RdState = HAL_FMAC_STATE_BUSY_RD;
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	2225      	movs	r2, #37	@ 0x25
 8003474:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32

    /* Set the FMAC DMA transfer complete callback */
    hfmac->hdmaOut->XferHalfCpltCallback = FMAC_DMAHalfOutputDataReady;
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800347c:	4a1a      	ldr	r2, [pc, #104]	@ (80034e8 <FMAC_ConfigFilterOutputBufferUpdateState+0xc8>)
 800347e:	631a      	str	r2, [r3, #48]	@ 0x30
    hfmac->hdmaOut->XferCpltCallback = FMAC_DMAOutputDataReady;
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003484:	4a19      	ldr	r2, [pc, #100]	@ (80034ec <FMAC_ConfigFilterOutputBufferUpdateState+0xcc>)
 8003486:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* Set the DMA error callback */
    hfmac->hdmaOut->XferErrorCallback = FMAC_DMAError;
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800348c:	4a18      	ldr	r2, [pc, #96]	@ (80034f0 <FMAC_ConfigFilterOutputBufferUpdateState+0xd0>)
 800348e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the DMA stream managing FMAC output data read */
    return (HAL_DMA_Start_IT(hfmac->hdmaOut, (uint32_t)&hfmac->Instance->RDATA, (uint32_t)pOutput, *pOutputSize));
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	331c      	adds	r3, #28
 800349a:	4619      	mov	r1, r3
 800349c:	68ba      	ldr	r2, [r7, #8]
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	881b      	ldrh	r3, [r3, #0]
 80034a2:	f7ff fb25 	bl	8002af0 <HAL_DMA_Start_IT>
 80034a6:	4603      	mov	r3, r0
 80034a8:	e019      	b.n	80034de <FMAC_ConfigFilterOutputBufferUpdateState+0xbe>
  }
  else if (hfmac->OutputAccess == FMAC_BUFFER_ACCESS_NONE)
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	7a5b      	ldrb	r3, [r3, #9]
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d10a      	bne.n	80034c8 <FMAC_ConfigFilterOutputBufferUpdateState+0xa8>
  {
    hfmac->pOutput = NULL;
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	2200      	movs	r2, #0
 80034b6:	619a      	str	r2, [r3, #24]
    hfmac->pOutputSize = NULL;
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	2200      	movs	r2, #0
 80034bc:	621a      	str	r2, [r3, #32]
    hfmac->RdState = HAL_FMAC_STATE_READY;
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	2220      	movs	r2, #32
 80034c2:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
 80034c6:	e009      	b.n	80034dc <FMAC_ConfigFilterOutputBufferUpdateState+0xbc>
  }
  else
  {
    /* Update the output data information (polling, IT) */
    hfmac->pOutput = pOutput;
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	68ba      	ldr	r2, [r7, #8]
 80034cc:	619a      	str	r2, [r3, #24]
    hfmac->pOutputSize = pOutputSize;
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	687a      	ldr	r2, [r7, #4]
 80034d2:	621a      	str	r2, [r3, #32]
    hfmac->RdState = HAL_FMAC_STATE_BUSY_RD;
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	2225      	movs	r2, #37	@ 0x25
 80034d8:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
  }

  return HAL_OK;
 80034dc:	2300      	movs	r3, #0
}
 80034de:	4618      	mov	r0, r3
 80034e0:	3710      	adds	r7, #16
 80034e2:	46bd      	mov	sp, r7
 80034e4:	bd80      	pop	{r7, pc}
 80034e6:	bf00      	nop
 80034e8:	080034f5 	.word	0x080034f5
 80034ec:	08003511 	.word	0x08003511
 80034f0:	08003601 	.word	0x08003601

080034f4 <FMAC_DMAHalfOutputDataReady>:
  * @brief  DMA FMAC Output Data process half complete callback.
  * @param  hdma DMA handle.
  * @retval None
  */
static void FMAC_DMAHalfOutputDataReady(DMA_HandleTypeDef *hdma)
{
 80034f4:	b580      	push	{r7, lr}
 80034f6:	b084      	sub	sp, #16
 80034f8:	af00      	add	r7, sp, #0
 80034fa:	6078      	str	r0, [r7, #4]
  FMAC_HandleTypeDef *hfmac = (FMAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003500:	60fb      	str	r3, [r7, #12]

  /* Call half output data ready callback */
#if (USE_HAL_FMAC_REGISTER_CALLBACKS == 1)
  hfmac->HalfOutputDataReadyCallback(hfmac);
#else
  HAL_FMAC_HalfOutputDataReadyCallback(hfmac);
 8003502:	68f8      	ldr	r0, [r7, #12]
 8003504:	f7ff fd80 	bl	8003008 <HAL_FMAC_HalfOutputDataReadyCallback>
#endif /* USE_HAL_FMAC_REGISTER_CALLBACKS */
}
 8003508:	bf00      	nop
 800350a:	3710      	adds	r7, #16
 800350c:	46bd      	mov	sp, r7
 800350e:	bd80      	pop	{r7, pc}

08003510 <FMAC_DMAOutputDataReady>:
  * @brief  DMA FMAC Output Data process complete callback.
  * @param  hdma DMA handle.
  * @retval None
  */
static void FMAC_DMAOutputDataReady(DMA_HandleTypeDef *hdma)
{
 8003510:	b580      	push	{r7, lr}
 8003512:	b084      	sub	sp, #16
 8003514:	af00      	add	r7, sp, #0
 8003516:	6078      	str	r0, [r7, #4]
  FMAC_HandleTypeDef *hfmac = (FMAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800351c:	60fb      	str	r3, [r7, #12]

  /* Reset the pointers to indicate new data will be needed */
  FMAC_ResetOutputStateAndDataPointers(hfmac);
 800351e:	68f8      	ldr	r0, [r7, #12]
 8003520:	f7ff fde4 	bl	80030ec <FMAC_ResetOutputStateAndDataPointers>

  /* Call output data ready callback */
#if (USE_HAL_FMAC_REGISTER_CALLBACKS == 1)
  hfmac->OutputDataReadyCallback(hfmac);
#else
  HAL_FMAC_OutputDataReadyCallback(hfmac);
 8003524:	68f8      	ldr	r0, [r7, #12]
 8003526:	f7ff fd79 	bl	800301c <HAL_FMAC_OutputDataReadyCallback>
#endif /* USE_HAL_FMAC_REGISTER_CALLBACKS */
}
 800352a:	bf00      	nop
 800352c:	3710      	adds	r7, #16
 800352e:	46bd      	mov	sp, r7
 8003530:	bd80      	pop	{r7, pc}
	...

08003534 <FMAC_DMAFilterConfig>:
  * @brief  DMA FMAC Filter Configuration process complete callback.
  * @param  hdma DMA handle.
  * @retval None
  */
static void FMAC_DMAFilterConfig(DMA_HandleTypeDef *hdma)
{
 8003534:	b580      	push	{r7, lr}
 8003536:	b084      	sub	sp, #16
 8003538:	af00      	add	r7, sp, #0
 800353a:	6078      	str	r0, [r7, #4]
  uint8_t index;

  FMAC_HandleTypeDef *hfmac = (FMAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003540:	60bb      	str	r3, [r7, #8]

  /* If needed, write CoeffA and exit */
  if (hfmac->pInput != NULL)
 8003542:	68bb      	ldr	r3, [r7, #8]
 8003544:	68db      	ldr	r3, [r3, #12]
 8003546:	2b00      	cmp	r3, #0
 8003548:	d027      	beq.n	800359a <FMAC_DMAFilterConfig+0x66>
  {
    /* Set the FMAC DMA transfer complete callback */
    hfmac->hdmaPreload->XferHalfCpltCallback = NULL;
 800354a:	68bb      	ldr	r3, [r7, #8]
 800354c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800354e:	2200      	movs	r2, #0
 8003550:	631a      	str	r2, [r3, #48]	@ 0x30
    hfmac->hdmaPreload->XferCpltCallback = FMAC_DMAFilterConfig;
 8003552:	68bb      	ldr	r3, [r7, #8]
 8003554:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003556:	4a28      	ldr	r2, [pc, #160]	@ (80035f8 <FMAC_DMAFilterConfig+0xc4>)
 8003558:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* Set the DMA error callback */
    hfmac->hdmaPreload->XferErrorCallback = FMAC_DMAError;
 800355a:	68bb      	ldr	r3, [r7, #8]
 800355c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800355e:	4a27      	ldr	r2, [pc, #156]	@ (80035fc <FMAC_DMAFilterConfig+0xc8>)
 8003560:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the DMA stream managing FMAC preload data write */
    if (HAL_DMA_Start_IT(hfmac->hdmaPreload, (uint32_t)hfmac->pInput, (uint32_t)&hfmac->Instance->WDATA,
 8003562:	68bb      	ldr	r3, [r7, #8]
 8003564:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8003566:	68bb      	ldr	r3, [r7, #8]
 8003568:	68db      	ldr	r3, [r3, #12]
 800356a:	4619      	mov	r1, r3
 800356c:	68bb      	ldr	r3, [r7, #8]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	3318      	adds	r3, #24
 8003572:	461a      	mov	r2, r3
                         hfmac->InputCurrentSize) == HAL_OK)
 8003574:	68bb      	ldr	r3, [r7, #8]
 8003576:	8a1b      	ldrh	r3, [r3, #16]
    if (HAL_DMA_Start_IT(hfmac->hdmaPreload, (uint32_t)hfmac->pInput, (uint32_t)&hfmac->Instance->WDATA,
 8003578:	f7ff faba 	bl	8002af0 <HAL_DMA_Start_IT>
 800357c:	4603      	mov	r3, r0
 800357e:	2b00      	cmp	r3, #0
 8003580:	d106      	bne.n	8003590 <FMAC_DMAFilterConfig+0x5c>
    {
      hfmac->pInput = NULL;
 8003582:	68bb      	ldr	r3, [r7, #8]
 8003584:	2200      	movs	r2, #0
 8003586:	60da      	str	r2, [r3, #12]
      hfmac->InputCurrentSize = 0U;
 8003588:	68bb      	ldr	r3, [r7, #8]
 800358a:	2200      	movs	r2, #0
 800358c:	821a      	strh	r2, [r3, #16]
      return;
 800358e:	e02f      	b.n	80035f0 <FMAC_DMAFilterConfig+0xbc>
    }

    /* If not exited, there was an error: set FMAC handle state to error */
    hfmac->State = HAL_FMAC_STATE_ERROR;
 8003590:	68bb      	ldr	r3, [r7, #8]
 8003592:	22e0      	movs	r2, #224	@ 0xe0
 8003594:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 8003598:	e021      	b.n	80035de <FMAC_DMAFilterConfig+0xaa>
  }
  else
  {
    /* Wait for the end of the writing */
    for (index = 0U; index < MAX_PRELOAD_INDEX; index++)
 800359a:	2300      	movs	r3, #0
 800359c:	73fb      	strb	r3, [r7, #15]
 800359e:	e007      	b.n	80035b0 <FMAC_DMAFilterConfig+0x7c>
    {
      if (READ_BIT(hfmac->Instance->PARAM, FMAC_PARAM_START) == 0U)
 80035a0:	68bb      	ldr	r3, [r7, #8]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	68db      	ldr	r3, [r3, #12]
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	da06      	bge.n	80035b8 <FMAC_DMAFilterConfig+0x84>
    for (index = 0U; index < MAX_PRELOAD_INDEX; index++)
 80035aa:	7bfb      	ldrb	r3, [r7, #15]
 80035ac:	3301      	adds	r3, #1
 80035ae:	73fb      	strb	r3, [r7, #15]
 80035b0:	7bfb      	ldrb	r3, [r7, #15]
 80035b2:	2bff      	cmp	r3, #255	@ 0xff
 80035b4:	d1f4      	bne.n	80035a0 <FMAC_DMAFilterConfig+0x6c>
 80035b6:	e000      	b.n	80035ba <FMAC_DMAFilterConfig+0x86>
      {
        break;
 80035b8:	bf00      	nop
      }
    }

    /* If 'START' is still set, there was a timeout: set FMAC handle state to timeout */
    if (READ_BIT(hfmac->Instance->PARAM, FMAC_PARAM_START) != 0U)
 80035ba:	68bb      	ldr	r3, [r7, #8]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	68db      	ldr	r3, [r3, #12]
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	da04      	bge.n	80035ce <FMAC_DMAFilterConfig+0x9a>
    {
      hfmac->State = HAL_FMAC_STATE_TIMEOUT;
 80035c4:	68bb      	ldr	r3, [r7, #8]
 80035c6:	22a0      	movs	r2, #160	@ 0xa0
 80035c8:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 80035cc:	e007      	b.n	80035de <FMAC_DMAFilterConfig+0xaa>
    }
    else
    {
      /* Change the FMAC state */
      hfmac->State = HAL_FMAC_STATE_READY;
 80035ce:	68bb      	ldr	r3, [r7, #8]
 80035d0:	2220      	movs	r2, #32
 80035d2:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31

      /* Call output data ready callback */
#if (USE_HAL_FMAC_REGISTER_CALLBACKS == 1)
      hfmac->FilterConfigCallback(hfmac);
#else
      HAL_FMAC_FilterConfigCallback(hfmac);
 80035d6:	68b8      	ldr	r0, [r7, #8]
 80035d8:	f7ff fd2a 	bl	8003030 <HAL_FMAC_FilterConfigCallback>
#endif /* USE_HAL_FMAC_REGISTER_CALLBACKS */
      return;
 80035dc:	e008      	b.n	80035f0 <FMAC_DMAFilterConfig+0xbc>
    }
  }

  /* If not exited, there was an error: set FMAC handle error code to DMA error */
  hfmac->ErrorCode |= HAL_FMAC_ERROR_DMA;
 80035de:	68bb      	ldr	r3, [r7, #8]
 80035e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80035e2:	f043 0208 	orr.w	r2, r3, #8
 80035e6:	68bb      	ldr	r3, [r7, #8]
 80035e8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Call user callback */
#if (USE_HAL_FMAC_REGISTER_CALLBACKS == 1)
  hfmac->ErrorCallback(hfmac);
#else
  HAL_FMAC_ErrorCallback(hfmac);
 80035ea:	68b8      	ldr	r0, [r7, #8]
 80035ec:	f7ff fd02 	bl	8002ff4 <HAL_FMAC_ErrorCallback>
#endif /* USE_HAL_FMAC_REGISTER_CALLBACKS */
}
 80035f0:	3710      	adds	r7, #16
 80035f2:	46bd      	mov	sp, r7
 80035f4:	bd80      	pop	{r7, pc}
 80035f6:	bf00      	nop
 80035f8:	08003535 	.word	0x08003535
 80035fc:	08003601 	.word	0x08003601

08003600 <FMAC_DMAError>:
  * @brief  DMA FMAC communication error callback.
  * @param  hdma DMA handle.
  * @retval None
  */
static void FMAC_DMAError(DMA_HandleTypeDef *hdma)
{
 8003600:	b580      	push	{r7, lr}
 8003602:	b084      	sub	sp, #16
 8003604:	af00      	add	r7, sp, #0
 8003606:	6078      	str	r0, [r7, #4]
  FMAC_HandleTypeDef *hfmac = (FMAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800360c:	60fb      	str	r3, [r7, #12]

  /* Set FMAC handle state to error */
  hfmac->State = HAL_FMAC_STATE_ERROR;
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	22e0      	movs	r2, #224	@ 0xe0
 8003612:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31

  /* Set FMAC handle error code to DMA error */
  hfmac->ErrorCode |= HAL_FMAC_ERROR_DMA;
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800361a:	f043 0208 	orr.w	r2, r3, #8
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Call user callback */
#if (USE_HAL_FMAC_REGISTER_CALLBACKS == 1)
  hfmac->ErrorCallback(hfmac);
#else
  HAL_FMAC_ErrorCallback(hfmac);
 8003622:	68f8      	ldr	r0, [r7, #12]
 8003624:	f7ff fce6 	bl	8002ff4 <HAL_FMAC_ErrorCallback>
#endif /* USE_HAL_FMAC_REGISTER_CALLBACKS */
}
 8003628:	bf00      	nop
 800362a:	3710      	adds	r7, #16
 800362c:	46bd      	mov	sp, r7
 800362e:	bd80      	pop	{r7, pc}

08003630 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003630:	b480      	push	{r7}
 8003632:	b087      	sub	sp, #28
 8003634:	af00      	add	r7, sp, #0
 8003636:	6078      	str	r0, [r7, #4]
 8003638:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800363a:	2300      	movs	r3, #0
 800363c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800363e:	e15a      	b.n	80038f6 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003640:	683b      	ldr	r3, [r7, #0]
 8003642:	681a      	ldr	r2, [r3, #0]
 8003644:	2101      	movs	r1, #1
 8003646:	697b      	ldr	r3, [r7, #20]
 8003648:	fa01 f303 	lsl.w	r3, r1, r3
 800364c:	4013      	ands	r3, r2
 800364e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	2b00      	cmp	r3, #0
 8003654:	f000 814c 	beq.w	80038f0 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003658:	683b      	ldr	r3, [r7, #0]
 800365a:	685b      	ldr	r3, [r3, #4]
 800365c:	f003 0303 	and.w	r3, r3, #3
 8003660:	2b01      	cmp	r3, #1
 8003662:	d005      	beq.n	8003670 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003664:	683b      	ldr	r3, [r7, #0]
 8003666:	685b      	ldr	r3, [r3, #4]
 8003668:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800366c:	2b02      	cmp	r3, #2
 800366e:	d130      	bne.n	80036d2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	689b      	ldr	r3, [r3, #8]
 8003674:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003676:	697b      	ldr	r3, [r7, #20]
 8003678:	005b      	lsls	r3, r3, #1
 800367a:	2203      	movs	r2, #3
 800367c:	fa02 f303 	lsl.w	r3, r2, r3
 8003680:	43db      	mvns	r3, r3
 8003682:	693a      	ldr	r2, [r7, #16]
 8003684:	4013      	ands	r3, r2
 8003686:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003688:	683b      	ldr	r3, [r7, #0]
 800368a:	68da      	ldr	r2, [r3, #12]
 800368c:	697b      	ldr	r3, [r7, #20]
 800368e:	005b      	lsls	r3, r3, #1
 8003690:	fa02 f303 	lsl.w	r3, r2, r3
 8003694:	693a      	ldr	r2, [r7, #16]
 8003696:	4313      	orrs	r3, r2
 8003698:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	693a      	ldr	r2, [r7, #16]
 800369e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	685b      	ldr	r3, [r3, #4]
 80036a4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80036a6:	2201      	movs	r2, #1
 80036a8:	697b      	ldr	r3, [r7, #20]
 80036aa:	fa02 f303 	lsl.w	r3, r2, r3
 80036ae:	43db      	mvns	r3, r3
 80036b0:	693a      	ldr	r2, [r7, #16]
 80036b2:	4013      	ands	r3, r2
 80036b4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80036b6:	683b      	ldr	r3, [r7, #0]
 80036b8:	685b      	ldr	r3, [r3, #4]
 80036ba:	091b      	lsrs	r3, r3, #4
 80036bc:	f003 0201 	and.w	r2, r3, #1
 80036c0:	697b      	ldr	r3, [r7, #20]
 80036c2:	fa02 f303 	lsl.w	r3, r2, r3
 80036c6:	693a      	ldr	r2, [r7, #16]
 80036c8:	4313      	orrs	r3, r2
 80036ca:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	693a      	ldr	r2, [r7, #16]
 80036d0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80036d2:	683b      	ldr	r3, [r7, #0]
 80036d4:	685b      	ldr	r3, [r3, #4]
 80036d6:	f003 0303 	and.w	r3, r3, #3
 80036da:	2b03      	cmp	r3, #3
 80036dc:	d017      	beq.n	800370e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	68db      	ldr	r3, [r3, #12]
 80036e2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80036e4:	697b      	ldr	r3, [r7, #20]
 80036e6:	005b      	lsls	r3, r3, #1
 80036e8:	2203      	movs	r2, #3
 80036ea:	fa02 f303 	lsl.w	r3, r2, r3
 80036ee:	43db      	mvns	r3, r3
 80036f0:	693a      	ldr	r2, [r7, #16]
 80036f2:	4013      	ands	r3, r2
 80036f4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80036f6:	683b      	ldr	r3, [r7, #0]
 80036f8:	689a      	ldr	r2, [r3, #8]
 80036fa:	697b      	ldr	r3, [r7, #20]
 80036fc:	005b      	lsls	r3, r3, #1
 80036fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003702:	693a      	ldr	r2, [r7, #16]
 8003704:	4313      	orrs	r3, r2
 8003706:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	693a      	ldr	r2, [r7, #16]
 800370c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800370e:	683b      	ldr	r3, [r7, #0]
 8003710:	685b      	ldr	r3, [r3, #4]
 8003712:	f003 0303 	and.w	r3, r3, #3
 8003716:	2b02      	cmp	r3, #2
 8003718:	d123      	bne.n	8003762 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800371a:	697b      	ldr	r3, [r7, #20]
 800371c:	08da      	lsrs	r2, r3, #3
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	3208      	adds	r2, #8
 8003722:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003726:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003728:	697b      	ldr	r3, [r7, #20]
 800372a:	f003 0307 	and.w	r3, r3, #7
 800372e:	009b      	lsls	r3, r3, #2
 8003730:	220f      	movs	r2, #15
 8003732:	fa02 f303 	lsl.w	r3, r2, r3
 8003736:	43db      	mvns	r3, r3
 8003738:	693a      	ldr	r2, [r7, #16]
 800373a:	4013      	ands	r3, r2
 800373c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800373e:	683b      	ldr	r3, [r7, #0]
 8003740:	691a      	ldr	r2, [r3, #16]
 8003742:	697b      	ldr	r3, [r7, #20]
 8003744:	f003 0307 	and.w	r3, r3, #7
 8003748:	009b      	lsls	r3, r3, #2
 800374a:	fa02 f303 	lsl.w	r3, r2, r3
 800374e:	693a      	ldr	r2, [r7, #16]
 8003750:	4313      	orrs	r3, r2
 8003752:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8003754:	697b      	ldr	r3, [r7, #20]
 8003756:	08da      	lsrs	r2, r3, #3
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	3208      	adds	r2, #8
 800375c:	6939      	ldr	r1, [r7, #16]
 800375e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003768:	697b      	ldr	r3, [r7, #20]
 800376a:	005b      	lsls	r3, r3, #1
 800376c:	2203      	movs	r2, #3
 800376e:	fa02 f303 	lsl.w	r3, r2, r3
 8003772:	43db      	mvns	r3, r3
 8003774:	693a      	ldr	r2, [r7, #16]
 8003776:	4013      	ands	r3, r2
 8003778:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800377a:	683b      	ldr	r3, [r7, #0]
 800377c:	685b      	ldr	r3, [r3, #4]
 800377e:	f003 0203 	and.w	r2, r3, #3
 8003782:	697b      	ldr	r3, [r7, #20]
 8003784:	005b      	lsls	r3, r3, #1
 8003786:	fa02 f303 	lsl.w	r3, r2, r3
 800378a:	693a      	ldr	r2, [r7, #16]
 800378c:	4313      	orrs	r3, r2
 800378e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	693a      	ldr	r2, [r7, #16]
 8003794:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003796:	683b      	ldr	r3, [r7, #0]
 8003798:	685b      	ldr	r3, [r3, #4]
 800379a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800379e:	2b00      	cmp	r3, #0
 80037a0:	f000 80a6 	beq.w	80038f0 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80037a4:	4b5b      	ldr	r3, [pc, #364]	@ (8003914 <HAL_GPIO_Init+0x2e4>)
 80037a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80037a8:	4a5a      	ldr	r2, [pc, #360]	@ (8003914 <HAL_GPIO_Init+0x2e4>)
 80037aa:	f043 0301 	orr.w	r3, r3, #1
 80037ae:	6613      	str	r3, [r2, #96]	@ 0x60
 80037b0:	4b58      	ldr	r3, [pc, #352]	@ (8003914 <HAL_GPIO_Init+0x2e4>)
 80037b2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80037b4:	f003 0301 	and.w	r3, r3, #1
 80037b8:	60bb      	str	r3, [r7, #8]
 80037ba:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80037bc:	4a56      	ldr	r2, [pc, #344]	@ (8003918 <HAL_GPIO_Init+0x2e8>)
 80037be:	697b      	ldr	r3, [r7, #20]
 80037c0:	089b      	lsrs	r3, r3, #2
 80037c2:	3302      	adds	r3, #2
 80037c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80037c8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80037ca:	697b      	ldr	r3, [r7, #20]
 80037cc:	f003 0303 	and.w	r3, r3, #3
 80037d0:	009b      	lsls	r3, r3, #2
 80037d2:	220f      	movs	r2, #15
 80037d4:	fa02 f303 	lsl.w	r3, r2, r3
 80037d8:	43db      	mvns	r3, r3
 80037da:	693a      	ldr	r2, [r7, #16]
 80037dc:	4013      	ands	r3, r2
 80037de:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80037e6:	d01f      	beq.n	8003828 <HAL_GPIO_Init+0x1f8>
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	4a4c      	ldr	r2, [pc, #304]	@ (800391c <HAL_GPIO_Init+0x2ec>)
 80037ec:	4293      	cmp	r3, r2
 80037ee:	d019      	beq.n	8003824 <HAL_GPIO_Init+0x1f4>
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	4a4b      	ldr	r2, [pc, #300]	@ (8003920 <HAL_GPIO_Init+0x2f0>)
 80037f4:	4293      	cmp	r3, r2
 80037f6:	d013      	beq.n	8003820 <HAL_GPIO_Init+0x1f0>
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	4a4a      	ldr	r2, [pc, #296]	@ (8003924 <HAL_GPIO_Init+0x2f4>)
 80037fc:	4293      	cmp	r3, r2
 80037fe:	d00d      	beq.n	800381c <HAL_GPIO_Init+0x1ec>
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	4a49      	ldr	r2, [pc, #292]	@ (8003928 <HAL_GPIO_Init+0x2f8>)
 8003804:	4293      	cmp	r3, r2
 8003806:	d007      	beq.n	8003818 <HAL_GPIO_Init+0x1e8>
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	4a48      	ldr	r2, [pc, #288]	@ (800392c <HAL_GPIO_Init+0x2fc>)
 800380c:	4293      	cmp	r3, r2
 800380e:	d101      	bne.n	8003814 <HAL_GPIO_Init+0x1e4>
 8003810:	2305      	movs	r3, #5
 8003812:	e00a      	b.n	800382a <HAL_GPIO_Init+0x1fa>
 8003814:	2306      	movs	r3, #6
 8003816:	e008      	b.n	800382a <HAL_GPIO_Init+0x1fa>
 8003818:	2304      	movs	r3, #4
 800381a:	e006      	b.n	800382a <HAL_GPIO_Init+0x1fa>
 800381c:	2303      	movs	r3, #3
 800381e:	e004      	b.n	800382a <HAL_GPIO_Init+0x1fa>
 8003820:	2302      	movs	r3, #2
 8003822:	e002      	b.n	800382a <HAL_GPIO_Init+0x1fa>
 8003824:	2301      	movs	r3, #1
 8003826:	e000      	b.n	800382a <HAL_GPIO_Init+0x1fa>
 8003828:	2300      	movs	r3, #0
 800382a:	697a      	ldr	r2, [r7, #20]
 800382c:	f002 0203 	and.w	r2, r2, #3
 8003830:	0092      	lsls	r2, r2, #2
 8003832:	4093      	lsls	r3, r2
 8003834:	693a      	ldr	r2, [r7, #16]
 8003836:	4313      	orrs	r3, r2
 8003838:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800383a:	4937      	ldr	r1, [pc, #220]	@ (8003918 <HAL_GPIO_Init+0x2e8>)
 800383c:	697b      	ldr	r3, [r7, #20]
 800383e:	089b      	lsrs	r3, r3, #2
 8003840:	3302      	adds	r3, #2
 8003842:	693a      	ldr	r2, [r7, #16]
 8003844:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003848:	4b39      	ldr	r3, [pc, #228]	@ (8003930 <HAL_GPIO_Init+0x300>)
 800384a:	689b      	ldr	r3, [r3, #8]
 800384c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	43db      	mvns	r3, r3
 8003852:	693a      	ldr	r2, [r7, #16]
 8003854:	4013      	ands	r3, r2
 8003856:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003858:	683b      	ldr	r3, [r7, #0]
 800385a:	685b      	ldr	r3, [r3, #4]
 800385c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003860:	2b00      	cmp	r3, #0
 8003862:	d003      	beq.n	800386c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8003864:	693a      	ldr	r2, [r7, #16]
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	4313      	orrs	r3, r2
 800386a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800386c:	4a30      	ldr	r2, [pc, #192]	@ (8003930 <HAL_GPIO_Init+0x300>)
 800386e:	693b      	ldr	r3, [r7, #16]
 8003870:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003872:	4b2f      	ldr	r3, [pc, #188]	@ (8003930 <HAL_GPIO_Init+0x300>)
 8003874:	68db      	ldr	r3, [r3, #12]
 8003876:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	43db      	mvns	r3, r3
 800387c:	693a      	ldr	r2, [r7, #16]
 800387e:	4013      	ands	r3, r2
 8003880:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003882:	683b      	ldr	r3, [r7, #0]
 8003884:	685b      	ldr	r3, [r3, #4]
 8003886:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800388a:	2b00      	cmp	r3, #0
 800388c:	d003      	beq.n	8003896 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800388e:	693a      	ldr	r2, [r7, #16]
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	4313      	orrs	r3, r2
 8003894:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003896:	4a26      	ldr	r2, [pc, #152]	@ (8003930 <HAL_GPIO_Init+0x300>)
 8003898:	693b      	ldr	r3, [r7, #16]
 800389a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800389c:	4b24      	ldr	r3, [pc, #144]	@ (8003930 <HAL_GPIO_Init+0x300>)
 800389e:	685b      	ldr	r3, [r3, #4]
 80038a0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	43db      	mvns	r3, r3
 80038a6:	693a      	ldr	r2, [r7, #16]
 80038a8:	4013      	ands	r3, r2
 80038aa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80038ac:	683b      	ldr	r3, [r7, #0]
 80038ae:	685b      	ldr	r3, [r3, #4]
 80038b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d003      	beq.n	80038c0 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80038b8:	693a      	ldr	r2, [r7, #16]
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	4313      	orrs	r3, r2
 80038be:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80038c0:	4a1b      	ldr	r2, [pc, #108]	@ (8003930 <HAL_GPIO_Init+0x300>)
 80038c2:	693b      	ldr	r3, [r7, #16]
 80038c4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80038c6:	4b1a      	ldr	r3, [pc, #104]	@ (8003930 <HAL_GPIO_Init+0x300>)
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	43db      	mvns	r3, r3
 80038d0:	693a      	ldr	r2, [r7, #16]
 80038d2:	4013      	ands	r3, r2
 80038d4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80038d6:	683b      	ldr	r3, [r7, #0]
 80038d8:	685b      	ldr	r3, [r3, #4]
 80038da:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d003      	beq.n	80038ea <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80038e2:	693a      	ldr	r2, [r7, #16]
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	4313      	orrs	r3, r2
 80038e8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80038ea:	4a11      	ldr	r2, [pc, #68]	@ (8003930 <HAL_GPIO_Init+0x300>)
 80038ec:	693b      	ldr	r3, [r7, #16]
 80038ee:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80038f0:	697b      	ldr	r3, [r7, #20]
 80038f2:	3301      	adds	r3, #1
 80038f4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80038f6:	683b      	ldr	r3, [r7, #0]
 80038f8:	681a      	ldr	r2, [r3, #0]
 80038fa:	697b      	ldr	r3, [r7, #20]
 80038fc:	fa22 f303 	lsr.w	r3, r2, r3
 8003900:	2b00      	cmp	r3, #0
 8003902:	f47f ae9d 	bne.w	8003640 <HAL_GPIO_Init+0x10>
  }
}
 8003906:	bf00      	nop
 8003908:	bf00      	nop
 800390a:	371c      	adds	r7, #28
 800390c:	46bd      	mov	sp, r7
 800390e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003912:	4770      	bx	lr
 8003914:	40021000 	.word	0x40021000
 8003918:	40010000 	.word	0x40010000
 800391c:	48000400 	.word	0x48000400
 8003920:	48000800 	.word	0x48000800
 8003924:	48000c00 	.word	0x48000c00
 8003928:	48001000 	.word	0x48001000
 800392c:	48001400 	.word	0x48001400
 8003930:	40010400 	.word	0x40010400

08003934 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003934:	b480      	push	{r7}
 8003936:	b083      	sub	sp, #12
 8003938:	af00      	add	r7, sp, #0
 800393a:	6078      	str	r0, [r7, #4]
 800393c:	460b      	mov	r3, r1
 800393e:	807b      	strh	r3, [r7, #2]
 8003940:	4613      	mov	r3, r2
 8003942:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003944:	787b      	ldrb	r3, [r7, #1]
 8003946:	2b00      	cmp	r3, #0
 8003948:	d003      	beq.n	8003952 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800394a:	887a      	ldrh	r2, [r7, #2]
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003950:	e002      	b.n	8003958 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003952:	887a      	ldrh	r2, [r7, #2]
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003958:	bf00      	nop
 800395a:	370c      	adds	r7, #12
 800395c:	46bd      	mov	sp, r7
 800395e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003962:	4770      	bx	lr

08003964 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003964:	b480      	push	{r7}
 8003966:	b085      	sub	sp, #20
 8003968:	af00      	add	r7, sp, #0
 800396a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	2b00      	cmp	r3, #0
 8003970:	d141      	bne.n	80039f6 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003972:	4b4b      	ldr	r3, [pc, #300]	@ (8003aa0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800397a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800397e:	d131      	bne.n	80039e4 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003980:	4b47      	ldr	r3, [pc, #284]	@ (8003aa0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003982:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003986:	4a46      	ldr	r2, [pc, #280]	@ (8003aa0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003988:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800398c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003990:	4b43      	ldr	r3, [pc, #268]	@ (8003aa0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003998:	4a41      	ldr	r2, [pc, #260]	@ (8003aa0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800399a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800399e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80039a0:	4b40      	ldr	r3, [pc, #256]	@ (8003aa4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	2232      	movs	r2, #50	@ 0x32
 80039a6:	fb02 f303 	mul.w	r3, r2, r3
 80039aa:	4a3f      	ldr	r2, [pc, #252]	@ (8003aa8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80039ac:	fba2 2303 	umull	r2, r3, r2, r3
 80039b0:	0c9b      	lsrs	r3, r3, #18
 80039b2:	3301      	adds	r3, #1
 80039b4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80039b6:	e002      	b.n	80039be <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	3b01      	subs	r3, #1
 80039bc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80039be:	4b38      	ldr	r3, [pc, #224]	@ (8003aa0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80039c0:	695b      	ldr	r3, [r3, #20]
 80039c2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80039c6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80039ca:	d102      	bne.n	80039d2 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d1f2      	bne.n	80039b8 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80039d2:	4b33      	ldr	r3, [pc, #204]	@ (8003aa0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80039d4:	695b      	ldr	r3, [r3, #20]
 80039d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80039da:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80039de:	d158      	bne.n	8003a92 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80039e0:	2303      	movs	r3, #3
 80039e2:	e057      	b.n	8003a94 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80039e4:	4b2e      	ldr	r3, [pc, #184]	@ (8003aa0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80039e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80039ea:	4a2d      	ldr	r2, [pc, #180]	@ (8003aa0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80039ec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80039f0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80039f4:	e04d      	b.n	8003a92 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80039fc:	d141      	bne.n	8003a82 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80039fe:	4b28      	ldr	r3, [pc, #160]	@ (8003aa0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003a06:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003a0a:	d131      	bne.n	8003a70 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003a0c:	4b24      	ldr	r3, [pc, #144]	@ (8003aa0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a0e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003a12:	4a23      	ldr	r2, [pc, #140]	@ (8003aa0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a14:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003a18:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003a1c:	4b20      	ldr	r3, [pc, #128]	@ (8003aa0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003a24:	4a1e      	ldr	r2, [pc, #120]	@ (8003aa0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a26:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003a2a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003a2c:	4b1d      	ldr	r3, [pc, #116]	@ (8003aa4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	2232      	movs	r2, #50	@ 0x32
 8003a32:	fb02 f303 	mul.w	r3, r2, r3
 8003a36:	4a1c      	ldr	r2, [pc, #112]	@ (8003aa8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003a38:	fba2 2303 	umull	r2, r3, r2, r3
 8003a3c:	0c9b      	lsrs	r3, r3, #18
 8003a3e:	3301      	adds	r3, #1
 8003a40:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003a42:	e002      	b.n	8003a4a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	3b01      	subs	r3, #1
 8003a48:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003a4a:	4b15      	ldr	r3, [pc, #84]	@ (8003aa0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a4c:	695b      	ldr	r3, [r3, #20]
 8003a4e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a52:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003a56:	d102      	bne.n	8003a5e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d1f2      	bne.n	8003a44 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003a5e:	4b10      	ldr	r3, [pc, #64]	@ (8003aa0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a60:	695b      	ldr	r3, [r3, #20]
 8003a62:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a66:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003a6a:	d112      	bne.n	8003a92 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003a6c:	2303      	movs	r3, #3
 8003a6e:	e011      	b.n	8003a94 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003a70:	4b0b      	ldr	r3, [pc, #44]	@ (8003aa0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a72:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003a76:	4a0a      	ldr	r2, [pc, #40]	@ (8003aa0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a78:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003a7c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003a80:	e007      	b.n	8003a92 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003a82:	4b07      	ldr	r3, [pc, #28]	@ (8003aa0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003a8a:	4a05      	ldr	r2, [pc, #20]	@ (8003aa0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a8c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003a90:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8003a92:	2300      	movs	r3, #0
}
 8003a94:	4618      	mov	r0, r3
 8003a96:	3714      	adds	r7, #20
 8003a98:	46bd      	mov	sp, r7
 8003a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a9e:	4770      	bx	lr
 8003aa0:	40007000 	.word	0x40007000
 8003aa4:	20000078 	.word	0x20000078
 8003aa8:	431bde83 	.word	0x431bde83

08003aac <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8003aac:	b480      	push	{r7}
 8003aae:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8003ab0:	4b05      	ldr	r3, [pc, #20]	@ (8003ac8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003ab2:	689b      	ldr	r3, [r3, #8]
 8003ab4:	4a04      	ldr	r2, [pc, #16]	@ (8003ac8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003ab6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003aba:	6093      	str	r3, [r2, #8]
}
 8003abc:	bf00      	nop
 8003abe:	46bd      	mov	sp, r7
 8003ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac4:	4770      	bx	lr
 8003ac6:	bf00      	nop
 8003ac8:	40007000 	.word	0x40007000

08003acc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003acc:	b580      	push	{r7, lr}
 8003ace:	b088      	sub	sp, #32
 8003ad0:	af00      	add	r7, sp, #0
 8003ad2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d101      	bne.n	8003ade <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003ada:	2301      	movs	r3, #1
 8003adc:	e2fe      	b.n	80040dc <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	f003 0301 	and.w	r3, r3, #1
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d075      	beq.n	8003bd6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003aea:	4b97      	ldr	r3, [pc, #604]	@ (8003d48 <HAL_RCC_OscConfig+0x27c>)
 8003aec:	689b      	ldr	r3, [r3, #8]
 8003aee:	f003 030c 	and.w	r3, r3, #12
 8003af2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003af4:	4b94      	ldr	r3, [pc, #592]	@ (8003d48 <HAL_RCC_OscConfig+0x27c>)
 8003af6:	68db      	ldr	r3, [r3, #12]
 8003af8:	f003 0303 	and.w	r3, r3, #3
 8003afc:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8003afe:	69bb      	ldr	r3, [r7, #24]
 8003b00:	2b0c      	cmp	r3, #12
 8003b02:	d102      	bne.n	8003b0a <HAL_RCC_OscConfig+0x3e>
 8003b04:	697b      	ldr	r3, [r7, #20]
 8003b06:	2b03      	cmp	r3, #3
 8003b08:	d002      	beq.n	8003b10 <HAL_RCC_OscConfig+0x44>
 8003b0a:	69bb      	ldr	r3, [r7, #24]
 8003b0c:	2b08      	cmp	r3, #8
 8003b0e:	d10b      	bne.n	8003b28 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b10:	4b8d      	ldr	r3, [pc, #564]	@ (8003d48 <HAL_RCC_OscConfig+0x27c>)
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d05b      	beq.n	8003bd4 <HAL_RCC_OscConfig+0x108>
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	685b      	ldr	r3, [r3, #4]
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d157      	bne.n	8003bd4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003b24:	2301      	movs	r3, #1
 8003b26:	e2d9      	b.n	80040dc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	685b      	ldr	r3, [r3, #4]
 8003b2c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003b30:	d106      	bne.n	8003b40 <HAL_RCC_OscConfig+0x74>
 8003b32:	4b85      	ldr	r3, [pc, #532]	@ (8003d48 <HAL_RCC_OscConfig+0x27c>)
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	4a84      	ldr	r2, [pc, #528]	@ (8003d48 <HAL_RCC_OscConfig+0x27c>)
 8003b38:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b3c:	6013      	str	r3, [r2, #0]
 8003b3e:	e01d      	b.n	8003b7c <HAL_RCC_OscConfig+0xb0>
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	685b      	ldr	r3, [r3, #4]
 8003b44:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003b48:	d10c      	bne.n	8003b64 <HAL_RCC_OscConfig+0x98>
 8003b4a:	4b7f      	ldr	r3, [pc, #508]	@ (8003d48 <HAL_RCC_OscConfig+0x27c>)
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	4a7e      	ldr	r2, [pc, #504]	@ (8003d48 <HAL_RCC_OscConfig+0x27c>)
 8003b50:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003b54:	6013      	str	r3, [r2, #0]
 8003b56:	4b7c      	ldr	r3, [pc, #496]	@ (8003d48 <HAL_RCC_OscConfig+0x27c>)
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	4a7b      	ldr	r2, [pc, #492]	@ (8003d48 <HAL_RCC_OscConfig+0x27c>)
 8003b5c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b60:	6013      	str	r3, [r2, #0]
 8003b62:	e00b      	b.n	8003b7c <HAL_RCC_OscConfig+0xb0>
 8003b64:	4b78      	ldr	r3, [pc, #480]	@ (8003d48 <HAL_RCC_OscConfig+0x27c>)
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	4a77      	ldr	r2, [pc, #476]	@ (8003d48 <HAL_RCC_OscConfig+0x27c>)
 8003b6a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003b6e:	6013      	str	r3, [r2, #0]
 8003b70:	4b75      	ldr	r3, [pc, #468]	@ (8003d48 <HAL_RCC_OscConfig+0x27c>)
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	4a74      	ldr	r2, [pc, #464]	@ (8003d48 <HAL_RCC_OscConfig+0x27c>)
 8003b76:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003b7a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	685b      	ldr	r3, [r3, #4]
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d013      	beq.n	8003bac <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b84:	f7fd fa72 	bl	800106c <HAL_GetTick>
 8003b88:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003b8a:	e008      	b.n	8003b9e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003b8c:	f7fd fa6e 	bl	800106c <HAL_GetTick>
 8003b90:	4602      	mov	r2, r0
 8003b92:	693b      	ldr	r3, [r7, #16]
 8003b94:	1ad3      	subs	r3, r2, r3
 8003b96:	2b64      	cmp	r3, #100	@ 0x64
 8003b98:	d901      	bls.n	8003b9e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003b9a:	2303      	movs	r3, #3
 8003b9c:	e29e      	b.n	80040dc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003b9e:	4b6a      	ldr	r3, [pc, #424]	@ (8003d48 <HAL_RCC_OscConfig+0x27c>)
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d0f0      	beq.n	8003b8c <HAL_RCC_OscConfig+0xc0>
 8003baa:	e014      	b.n	8003bd6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bac:	f7fd fa5e 	bl	800106c <HAL_GetTick>
 8003bb0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003bb2:	e008      	b.n	8003bc6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003bb4:	f7fd fa5a 	bl	800106c <HAL_GetTick>
 8003bb8:	4602      	mov	r2, r0
 8003bba:	693b      	ldr	r3, [r7, #16]
 8003bbc:	1ad3      	subs	r3, r2, r3
 8003bbe:	2b64      	cmp	r3, #100	@ 0x64
 8003bc0:	d901      	bls.n	8003bc6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003bc2:	2303      	movs	r3, #3
 8003bc4:	e28a      	b.n	80040dc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003bc6:	4b60      	ldr	r3, [pc, #384]	@ (8003d48 <HAL_RCC_OscConfig+0x27c>)
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d1f0      	bne.n	8003bb4 <HAL_RCC_OscConfig+0xe8>
 8003bd2:	e000      	b.n	8003bd6 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003bd4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	f003 0302 	and.w	r3, r3, #2
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d075      	beq.n	8003cce <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003be2:	4b59      	ldr	r3, [pc, #356]	@ (8003d48 <HAL_RCC_OscConfig+0x27c>)
 8003be4:	689b      	ldr	r3, [r3, #8]
 8003be6:	f003 030c 	and.w	r3, r3, #12
 8003bea:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003bec:	4b56      	ldr	r3, [pc, #344]	@ (8003d48 <HAL_RCC_OscConfig+0x27c>)
 8003bee:	68db      	ldr	r3, [r3, #12]
 8003bf0:	f003 0303 	and.w	r3, r3, #3
 8003bf4:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8003bf6:	69bb      	ldr	r3, [r7, #24]
 8003bf8:	2b0c      	cmp	r3, #12
 8003bfa:	d102      	bne.n	8003c02 <HAL_RCC_OscConfig+0x136>
 8003bfc:	697b      	ldr	r3, [r7, #20]
 8003bfe:	2b02      	cmp	r3, #2
 8003c00:	d002      	beq.n	8003c08 <HAL_RCC_OscConfig+0x13c>
 8003c02:	69bb      	ldr	r3, [r7, #24]
 8003c04:	2b04      	cmp	r3, #4
 8003c06:	d11f      	bne.n	8003c48 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003c08:	4b4f      	ldr	r3, [pc, #316]	@ (8003d48 <HAL_RCC_OscConfig+0x27c>)
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d005      	beq.n	8003c20 <HAL_RCC_OscConfig+0x154>
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	68db      	ldr	r3, [r3, #12]
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d101      	bne.n	8003c20 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8003c1c:	2301      	movs	r3, #1
 8003c1e:	e25d      	b.n	80040dc <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c20:	4b49      	ldr	r3, [pc, #292]	@ (8003d48 <HAL_RCC_OscConfig+0x27c>)
 8003c22:	685b      	ldr	r3, [r3, #4]
 8003c24:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	691b      	ldr	r3, [r3, #16]
 8003c2c:	061b      	lsls	r3, r3, #24
 8003c2e:	4946      	ldr	r1, [pc, #280]	@ (8003d48 <HAL_RCC_OscConfig+0x27c>)
 8003c30:	4313      	orrs	r3, r2
 8003c32:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003c34:	4b45      	ldr	r3, [pc, #276]	@ (8003d4c <HAL_RCC_OscConfig+0x280>)
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	4618      	mov	r0, r3
 8003c3a:	f7fd f9cb 	bl	8000fd4 <HAL_InitTick>
 8003c3e:	4603      	mov	r3, r0
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d043      	beq.n	8003ccc <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8003c44:	2301      	movs	r3, #1
 8003c46:	e249      	b.n	80040dc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	68db      	ldr	r3, [r3, #12]
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d023      	beq.n	8003c98 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003c50:	4b3d      	ldr	r3, [pc, #244]	@ (8003d48 <HAL_RCC_OscConfig+0x27c>)
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	4a3c      	ldr	r2, [pc, #240]	@ (8003d48 <HAL_RCC_OscConfig+0x27c>)
 8003c56:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003c5a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c5c:	f7fd fa06 	bl	800106c <HAL_GetTick>
 8003c60:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003c62:	e008      	b.n	8003c76 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003c64:	f7fd fa02 	bl	800106c <HAL_GetTick>
 8003c68:	4602      	mov	r2, r0
 8003c6a:	693b      	ldr	r3, [r7, #16]
 8003c6c:	1ad3      	subs	r3, r2, r3
 8003c6e:	2b02      	cmp	r3, #2
 8003c70:	d901      	bls.n	8003c76 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8003c72:	2303      	movs	r3, #3
 8003c74:	e232      	b.n	80040dc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003c76:	4b34      	ldr	r3, [pc, #208]	@ (8003d48 <HAL_RCC_OscConfig+0x27c>)
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d0f0      	beq.n	8003c64 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c82:	4b31      	ldr	r3, [pc, #196]	@ (8003d48 <HAL_RCC_OscConfig+0x27c>)
 8003c84:	685b      	ldr	r3, [r3, #4]
 8003c86:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	691b      	ldr	r3, [r3, #16]
 8003c8e:	061b      	lsls	r3, r3, #24
 8003c90:	492d      	ldr	r1, [pc, #180]	@ (8003d48 <HAL_RCC_OscConfig+0x27c>)
 8003c92:	4313      	orrs	r3, r2
 8003c94:	604b      	str	r3, [r1, #4]
 8003c96:	e01a      	b.n	8003cce <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003c98:	4b2b      	ldr	r3, [pc, #172]	@ (8003d48 <HAL_RCC_OscConfig+0x27c>)
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	4a2a      	ldr	r2, [pc, #168]	@ (8003d48 <HAL_RCC_OscConfig+0x27c>)
 8003c9e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003ca2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ca4:	f7fd f9e2 	bl	800106c <HAL_GetTick>
 8003ca8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003caa:	e008      	b.n	8003cbe <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003cac:	f7fd f9de 	bl	800106c <HAL_GetTick>
 8003cb0:	4602      	mov	r2, r0
 8003cb2:	693b      	ldr	r3, [r7, #16]
 8003cb4:	1ad3      	subs	r3, r2, r3
 8003cb6:	2b02      	cmp	r3, #2
 8003cb8:	d901      	bls.n	8003cbe <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8003cba:	2303      	movs	r3, #3
 8003cbc:	e20e      	b.n	80040dc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003cbe:	4b22      	ldr	r3, [pc, #136]	@ (8003d48 <HAL_RCC_OscConfig+0x27c>)
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d1f0      	bne.n	8003cac <HAL_RCC_OscConfig+0x1e0>
 8003cca:	e000      	b.n	8003cce <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003ccc:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	f003 0308 	and.w	r3, r3, #8
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d041      	beq.n	8003d5e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	695b      	ldr	r3, [r3, #20]
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d01c      	beq.n	8003d1c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003ce2:	4b19      	ldr	r3, [pc, #100]	@ (8003d48 <HAL_RCC_OscConfig+0x27c>)
 8003ce4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003ce8:	4a17      	ldr	r2, [pc, #92]	@ (8003d48 <HAL_RCC_OscConfig+0x27c>)
 8003cea:	f043 0301 	orr.w	r3, r3, #1
 8003cee:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003cf2:	f7fd f9bb 	bl	800106c <HAL_GetTick>
 8003cf6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003cf8:	e008      	b.n	8003d0c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003cfa:	f7fd f9b7 	bl	800106c <HAL_GetTick>
 8003cfe:	4602      	mov	r2, r0
 8003d00:	693b      	ldr	r3, [r7, #16]
 8003d02:	1ad3      	subs	r3, r2, r3
 8003d04:	2b02      	cmp	r3, #2
 8003d06:	d901      	bls.n	8003d0c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003d08:	2303      	movs	r3, #3
 8003d0a:	e1e7      	b.n	80040dc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003d0c:	4b0e      	ldr	r3, [pc, #56]	@ (8003d48 <HAL_RCC_OscConfig+0x27c>)
 8003d0e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003d12:	f003 0302 	and.w	r3, r3, #2
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d0ef      	beq.n	8003cfa <HAL_RCC_OscConfig+0x22e>
 8003d1a:	e020      	b.n	8003d5e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003d1c:	4b0a      	ldr	r3, [pc, #40]	@ (8003d48 <HAL_RCC_OscConfig+0x27c>)
 8003d1e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003d22:	4a09      	ldr	r2, [pc, #36]	@ (8003d48 <HAL_RCC_OscConfig+0x27c>)
 8003d24:	f023 0301 	bic.w	r3, r3, #1
 8003d28:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d2c:	f7fd f99e 	bl	800106c <HAL_GetTick>
 8003d30:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003d32:	e00d      	b.n	8003d50 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003d34:	f7fd f99a 	bl	800106c <HAL_GetTick>
 8003d38:	4602      	mov	r2, r0
 8003d3a:	693b      	ldr	r3, [r7, #16]
 8003d3c:	1ad3      	subs	r3, r2, r3
 8003d3e:	2b02      	cmp	r3, #2
 8003d40:	d906      	bls.n	8003d50 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003d42:	2303      	movs	r3, #3
 8003d44:	e1ca      	b.n	80040dc <HAL_RCC_OscConfig+0x610>
 8003d46:	bf00      	nop
 8003d48:	40021000 	.word	0x40021000
 8003d4c:	2000007c 	.word	0x2000007c
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003d50:	4b8c      	ldr	r3, [pc, #560]	@ (8003f84 <HAL_RCC_OscConfig+0x4b8>)
 8003d52:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003d56:	f003 0302 	and.w	r3, r3, #2
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d1ea      	bne.n	8003d34 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f003 0304 	and.w	r3, r3, #4
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	f000 80a6 	beq.w	8003eb8 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003d6c:	2300      	movs	r3, #0
 8003d6e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003d70:	4b84      	ldr	r3, [pc, #528]	@ (8003f84 <HAL_RCC_OscConfig+0x4b8>)
 8003d72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d74:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d101      	bne.n	8003d80 <HAL_RCC_OscConfig+0x2b4>
 8003d7c:	2301      	movs	r3, #1
 8003d7e:	e000      	b.n	8003d82 <HAL_RCC_OscConfig+0x2b6>
 8003d80:	2300      	movs	r3, #0
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d00d      	beq.n	8003da2 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003d86:	4b7f      	ldr	r3, [pc, #508]	@ (8003f84 <HAL_RCC_OscConfig+0x4b8>)
 8003d88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d8a:	4a7e      	ldr	r2, [pc, #504]	@ (8003f84 <HAL_RCC_OscConfig+0x4b8>)
 8003d8c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003d90:	6593      	str	r3, [r2, #88]	@ 0x58
 8003d92:	4b7c      	ldr	r3, [pc, #496]	@ (8003f84 <HAL_RCC_OscConfig+0x4b8>)
 8003d94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d96:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d9a:	60fb      	str	r3, [r7, #12]
 8003d9c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003d9e:	2301      	movs	r3, #1
 8003da0:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003da2:	4b79      	ldr	r3, [pc, #484]	@ (8003f88 <HAL_RCC_OscConfig+0x4bc>)
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d118      	bne.n	8003de0 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003dae:	4b76      	ldr	r3, [pc, #472]	@ (8003f88 <HAL_RCC_OscConfig+0x4bc>)
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	4a75      	ldr	r2, [pc, #468]	@ (8003f88 <HAL_RCC_OscConfig+0x4bc>)
 8003db4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003db8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003dba:	f7fd f957 	bl	800106c <HAL_GetTick>
 8003dbe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003dc0:	e008      	b.n	8003dd4 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003dc2:	f7fd f953 	bl	800106c <HAL_GetTick>
 8003dc6:	4602      	mov	r2, r0
 8003dc8:	693b      	ldr	r3, [r7, #16]
 8003dca:	1ad3      	subs	r3, r2, r3
 8003dcc:	2b02      	cmp	r3, #2
 8003dce:	d901      	bls.n	8003dd4 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8003dd0:	2303      	movs	r3, #3
 8003dd2:	e183      	b.n	80040dc <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003dd4:	4b6c      	ldr	r3, [pc, #432]	@ (8003f88 <HAL_RCC_OscConfig+0x4bc>)
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d0f0      	beq.n	8003dc2 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	689b      	ldr	r3, [r3, #8]
 8003de4:	2b01      	cmp	r3, #1
 8003de6:	d108      	bne.n	8003dfa <HAL_RCC_OscConfig+0x32e>
 8003de8:	4b66      	ldr	r3, [pc, #408]	@ (8003f84 <HAL_RCC_OscConfig+0x4b8>)
 8003dea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003dee:	4a65      	ldr	r2, [pc, #404]	@ (8003f84 <HAL_RCC_OscConfig+0x4b8>)
 8003df0:	f043 0301 	orr.w	r3, r3, #1
 8003df4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003df8:	e024      	b.n	8003e44 <HAL_RCC_OscConfig+0x378>
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	689b      	ldr	r3, [r3, #8]
 8003dfe:	2b05      	cmp	r3, #5
 8003e00:	d110      	bne.n	8003e24 <HAL_RCC_OscConfig+0x358>
 8003e02:	4b60      	ldr	r3, [pc, #384]	@ (8003f84 <HAL_RCC_OscConfig+0x4b8>)
 8003e04:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e08:	4a5e      	ldr	r2, [pc, #376]	@ (8003f84 <HAL_RCC_OscConfig+0x4b8>)
 8003e0a:	f043 0304 	orr.w	r3, r3, #4
 8003e0e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003e12:	4b5c      	ldr	r3, [pc, #368]	@ (8003f84 <HAL_RCC_OscConfig+0x4b8>)
 8003e14:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e18:	4a5a      	ldr	r2, [pc, #360]	@ (8003f84 <HAL_RCC_OscConfig+0x4b8>)
 8003e1a:	f043 0301 	orr.w	r3, r3, #1
 8003e1e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003e22:	e00f      	b.n	8003e44 <HAL_RCC_OscConfig+0x378>
 8003e24:	4b57      	ldr	r3, [pc, #348]	@ (8003f84 <HAL_RCC_OscConfig+0x4b8>)
 8003e26:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e2a:	4a56      	ldr	r2, [pc, #344]	@ (8003f84 <HAL_RCC_OscConfig+0x4b8>)
 8003e2c:	f023 0301 	bic.w	r3, r3, #1
 8003e30:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003e34:	4b53      	ldr	r3, [pc, #332]	@ (8003f84 <HAL_RCC_OscConfig+0x4b8>)
 8003e36:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e3a:	4a52      	ldr	r2, [pc, #328]	@ (8003f84 <HAL_RCC_OscConfig+0x4b8>)
 8003e3c:	f023 0304 	bic.w	r3, r3, #4
 8003e40:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	689b      	ldr	r3, [r3, #8]
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d016      	beq.n	8003e7a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e4c:	f7fd f90e 	bl	800106c <HAL_GetTick>
 8003e50:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003e52:	e00a      	b.n	8003e6a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e54:	f7fd f90a 	bl	800106c <HAL_GetTick>
 8003e58:	4602      	mov	r2, r0
 8003e5a:	693b      	ldr	r3, [r7, #16]
 8003e5c:	1ad3      	subs	r3, r2, r3
 8003e5e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e62:	4293      	cmp	r3, r2
 8003e64:	d901      	bls.n	8003e6a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8003e66:	2303      	movs	r3, #3
 8003e68:	e138      	b.n	80040dc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003e6a:	4b46      	ldr	r3, [pc, #280]	@ (8003f84 <HAL_RCC_OscConfig+0x4b8>)
 8003e6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e70:	f003 0302 	and.w	r3, r3, #2
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d0ed      	beq.n	8003e54 <HAL_RCC_OscConfig+0x388>
 8003e78:	e015      	b.n	8003ea6 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e7a:	f7fd f8f7 	bl	800106c <HAL_GetTick>
 8003e7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003e80:	e00a      	b.n	8003e98 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e82:	f7fd f8f3 	bl	800106c <HAL_GetTick>
 8003e86:	4602      	mov	r2, r0
 8003e88:	693b      	ldr	r3, [r7, #16]
 8003e8a:	1ad3      	subs	r3, r2, r3
 8003e8c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e90:	4293      	cmp	r3, r2
 8003e92:	d901      	bls.n	8003e98 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8003e94:	2303      	movs	r3, #3
 8003e96:	e121      	b.n	80040dc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003e98:	4b3a      	ldr	r3, [pc, #232]	@ (8003f84 <HAL_RCC_OscConfig+0x4b8>)
 8003e9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e9e:	f003 0302 	and.w	r3, r3, #2
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d1ed      	bne.n	8003e82 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003ea6:	7ffb      	ldrb	r3, [r7, #31]
 8003ea8:	2b01      	cmp	r3, #1
 8003eaa:	d105      	bne.n	8003eb8 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003eac:	4b35      	ldr	r3, [pc, #212]	@ (8003f84 <HAL_RCC_OscConfig+0x4b8>)
 8003eae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003eb0:	4a34      	ldr	r2, [pc, #208]	@ (8003f84 <HAL_RCC_OscConfig+0x4b8>)
 8003eb2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003eb6:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	f003 0320 	and.w	r3, r3, #32
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d03c      	beq.n	8003f3e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	699b      	ldr	r3, [r3, #24]
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d01c      	beq.n	8003f06 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003ecc:	4b2d      	ldr	r3, [pc, #180]	@ (8003f84 <HAL_RCC_OscConfig+0x4b8>)
 8003ece:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003ed2:	4a2c      	ldr	r2, [pc, #176]	@ (8003f84 <HAL_RCC_OscConfig+0x4b8>)
 8003ed4:	f043 0301 	orr.w	r3, r3, #1
 8003ed8:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003edc:	f7fd f8c6 	bl	800106c <HAL_GetTick>
 8003ee0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003ee2:	e008      	b.n	8003ef6 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003ee4:	f7fd f8c2 	bl	800106c <HAL_GetTick>
 8003ee8:	4602      	mov	r2, r0
 8003eea:	693b      	ldr	r3, [r7, #16]
 8003eec:	1ad3      	subs	r3, r2, r3
 8003eee:	2b02      	cmp	r3, #2
 8003ef0:	d901      	bls.n	8003ef6 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8003ef2:	2303      	movs	r3, #3
 8003ef4:	e0f2      	b.n	80040dc <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003ef6:	4b23      	ldr	r3, [pc, #140]	@ (8003f84 <HAL_RCC_OscConfig+0x4b8>)
 8003ef8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003efc:	f003 0302 	and.w	r3, r3, #2
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d0ef      	beq.n	8003ee4 <HAL_RCC_OscConfig+0x418>
 8003f04:	e01b      	b.n	8003f3e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003f06:	4b1f      	ldr	r3, [pc, #124]	@ (8003f84 <HAL_RCC_OscConfig+0x4b8>)
 8003f08:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003f0c:	4a1d      	ldr	r2, [pc, #116]	@ (8003f84 <HAL_RCC_OscConfig+0x4b8>)
 8003f0e:	f023 0301 	bic.w	r3, r3, #1
 8003f12:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f16:	f7fd f8a9 	bl	800106c <HAL_GetTick>
 8003f1a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003f1c:	e008      	b.n	8003f30 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003f1e:	f7fd f8a5 	bl	800106c <HAL_GetTick>
 8003f22:	4602      	mov	r2, r0
 8003f24:	693b      	ldr	r3, [r7, #16]
 8003f26:	1ad3      	subs	r3, r2, r3
 8003f28:	2b02      	cmp	r3, #2
 8003f2a:	d901      	bls.n	8003f30 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8003f2c:	2303      	movs	r3, #3
 8003f2e:	e0d5      	b.n	80040dc <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003f30:	4b14      	ldr	r3, [pc, #80]	@ (8003f84 <HAL_RCC_OscConfig+0x4b8>)
 8003f32:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003f36:	f003 0302 	and.w	r3, r3, #2
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d1ef      	bne.n	8003f1e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	69db      	ldr	r3, [r3, #28]
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	f000 80c9 	beq.w	80040da <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003f48:	4b0e      	ldr	r3, [pc, #56]	@ (8003f84 <HAL_RCC_OscConfig+0x4b8>)
 8003f4a:	689b      	ldr	r3, [r3, #8]
 8003f4c:	f003 030c 	and.w	r3, r3, #12
 8003f50:	2b0c      	cmp	r3, #12
 8003f52:	f000 8083 	beq.w	800405c <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	69db      	ldr	r3, [r3, #28]
 8003f5a:	2b02      	cmp	r3, #2
 8003f5c:	d15e      	bne.n	800401c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f5e:	4b09      	ldr	r3, [pc, #36]	@ (8003f84 <HAL_RCC_OscConfig+0x4b8>)
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	4a08      	ldr	r2, [pc, #32]	@ (8003f84 <HAL_RCC_OscConfig+0x4b8>)
 8003f64:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003f68:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f6a:	f7fd f87f 	bl	800106c <HAL_GetTick>
 8003f6e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003f70:	e00c      	b.n	8003f8c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f72:	f7fd f87b 	bl	800106c <HAL_GetTick>
 8003f76:	4602      	mov	r2, r0
 8003f78:	693b      	ldr	r3, [r7, #16]
 8003f7a:	1ad3      	subs	r3, r2, r3
 8003f7c:	2b02      	cmp	r3, #2
 8003f7e:	d905      	bls.n	8003f8c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8003f80:	2303      	movs	r3, #3
 8003f82:	e0ab      	b.n	80040dc <HAL_RCC_OscConfig+0x610>
 8003f84:	40021000 	.word	0x40021000
 8003f88:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003f8c:	4b55      	ldr	r3, [pc, #340]	@ (80040e4 <HAL_RCC_OscConfig+0x618>)
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d1ec      	bne.n	8003f72 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003f98:	4b52      	ldr	r3, [pc, #328]	@ (80040e4 <HAL_RCC_OscConfig+0x618>)
 8003f9a:	68da      	ldr	r2, [r3, #12]
 8003f9c:	4b52      	ldr	r3, [pc, #328]	@ (80040e8 <HAL_RCC_OscConfig+0x61c>)
 8003f9e:	4013      	ands	r3, r2
 8003fa0:	687a      	ldr	r2, [r7, #4]
 8003fa2:	6a11      	ldr	r1, [r2, #32]
 8003fa4:	687a      	ldr	r2, [r7, #4]
 8003fa6:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003fa8:	3a01      	subs	r2, #1
 8003faa:	0112      	lsls	r2, r2, #4
 8003fac:	4311      	orrs	r1, r2
 8003fae:	687a      	ldr	r2, [r7, #4]
 8003fb0:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8003fb2:	0212      	lsls	r2, r2, #8
 8003fb4:	4311      	orrs	r1, r2
 8003fb6:	687a      	ldr	r2, [r7, #4]
 8003fb8:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003fba:	0852      	lsrs	r2, r2, #1
 8003fbc:	3a01      	subs	r2, #1
 8003fbe:	0552      	lsls	r2, r2, #21
 8003fc0:	4311      	orrs	r1, r2
 8003fc2:	687a      	ldr	r2, [r7, #4]
 8003fc4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003fc6:	0852      	lsrs	r2, r2, #1
 8003fc8:	3a01      	subs	r2, #1
 8003fca:	0652      	lsls	r2, r2, #25
 8003fcc:	4311      	orrs	r1, r2
 8003fce:	687a      	ldr	r2, [r7, #4]
 8003fd0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003fd2:	06d2      	lsls	r2, r2, #27
 8003fd4:	430a      	orrs	r2, r1
 8003fd6:	4943      	ldr	r1, [pc, #268]	@ (80040e4 <HAL_RCC_OscConfig+0x618>)
 8003fd8:	4313      	orrs	r3, r2
 8003fda:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003fdc:	4b41      	ldr	r3, [pc, #260]	@ (80040e4 <HAL_RCC_OscConfig+0x618>)
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	4a40      	ldr	r2, [pc, #256]	@ (80040e4 <HAL_RCC_OscConfig+0x618>)
 8003fe2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003fe6:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003fe8:	4b3e      	ldr	r3, [pc, #248]	@ (80040e4 <HAL_RCC_OscConfig+0x618>)
 8003fea:	68db      	ldr	r3, [r3, #12]
 8003fec:	4a3d      	ldr	r2, [pc, #244]	@ (80040e4 <HAL_RCC_OscConfig+0x618>)
 8003fee:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003ff2:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ff4:	f7fd f83a 	bl	800106c <HAL_GetTick>
 8003ff8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003ffa:	e008      	b.n	800400e <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ffc:	f7fd f836 	bl	800106c <HAL_GetTick>
 8004000:	4602      	mov	r2, r0
 8004002:	693b      	ldr	r3, [r7, #16]
 8004004:	1ad3      	subs	r3, r2, r3
 8004006:	2b02      	cmp	r3, #2
 8004008:	d901      	bls.n	800400e <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800400a:	2303      	movs	r3, #3
 800400c:	e066      	b.n	80040dc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800400e:	4b35      	ldr	r3, [pc, #212]	@ (80040e4 <HAL_RCC_OscConfig+0x618>)
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004016:	2b00      	cmp	r3, #0
 8004018:	d0f0      	beq.n	8003ffc <HAL_RCC_OscConfig+0x530>
 800401a:	e05e      	b.n	80040da <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800401c:	4b31      	ldr	r3, [pc, #196]	@ (80040e4 <HAL_RCC_OscConfig+0x618>)
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	4a30      	ldr	r2, [pc, #192]	@ (80040e4 <HAL_RCC_OscConfig+0x618>)
 8004022:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004026:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004028:	f7fd f820 	bl	800106c <HAL_GetTick>
 800402c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800402e:	e008      	b.n	8004042 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004030:	f7fd f81c 	bl	800106c <HAL_GetTick>
 8004034:	4602      	mov	r2, r0
 8004036:	693b      	ldr	r3, [r7, #16]
 8004038:	1ad3      	subs	r3, r2, r3
 800403a:	2b02      	cmp	r3, #2
 800403c:	d901      	bls.n	8004042 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800403e:	2303      	movs	r3, #3
 8004040:	e04c      	b.n	80040dc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004042:	4b28      	ldr	r3, [pc, #160]	@ (80040e4 <HAL_RCC_OscConfig+0x618>)
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800404a:	2b00      	cmp	r3, #0
 800404c:	d1f0      	bne.n	8004030 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800404e:	4b25      	ldr	r3, [pc, #148]	@ (80040e4 <HAL_RCC_OscConfig+0x618>)
 8004050:	68da      	ldr	r2, [r3, #12]
 8004052:	4924      	ldr	r1, [pc, #144]	@ (80040e4 <HAL_RCC_OscConfig+0x618>)
 8004054:	4b25      	ldr	r3, [pc, #148]	@ (80040ec <HAL_RCC_OscConfig+0x620>)
 8004056:	4013      	ands	r3, r2
 8004058:	60cb      	str	r3, [r1, #12]
 800405a:	e03e      	b.n	80040da <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	69db      	ldr	r3, [r3, #28]
 8004060:	2b01      	cmp	r3, #1
 8004062:	d101      	bne.n	8004068 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8004064:	2301      	movs	r3, #1
 8004066:	e039      	b.n	80040dc <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8004068:	4b1e      	ldr	r3, [pc, #120]	@ (80040e4 <HAL_RCC_OscConfig+0x618>)
 800406a:	68db      	ldr	r3, [r3, #12]
 800406c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800406e:	697b      	ldr	r3, [r7, #20]
 8004070:	f003 0203 	and.w	r2, r3, #3
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	6a1b      	ldr	r3, [r3, #32]
 8004078:	429a      	cmp	r2, r3
 800407a:	d12c      	bne.n	80040d6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800407c:	697b      	ldr	r3, [r7, #20]
 800407e:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004086:	3b01      	subs	r3, #1
 8004088:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800408a:	429a      	cmp	r2, r3
 800408c:	d123      	bne.n	80040d6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800408e:	697b      	ldr	r3, [r7, #20]
 8004090:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004098:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800409a:	429a      	cmp	r2, r3
 800409c:	d11b      	bne.n	80040d6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800409e:	697b      	ldr	r3, [r7, #20]
 80040a0:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040a8:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80040aa:	429a      	cmp	r2, r3
 80040ac:	d113      	bne.n	80040d6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80040ae:	697b      	ldr	r3, [r7, #20]
 80040b0:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040b8:	085b      	lsrs	r3, r3, #1
 80040ba:	3b01      	subs	r3, #1
 80040bc:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80040be:	429a      	cmp	r2, r3
 80040c0:	d109      	bne.n	80040d6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80040c2:	697b      	ldr	r3, [r7, #20]
 80040c4:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80040cc:	085b      	lsrs	r3, r3, #1
 80040ce:	3b01      	subs	r3, #1
 80040d0:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80040d2:	429a      	cmp	r2, r3
 80040d4:	d001      	beq.n	80040da <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 80040d6:	2301      	movs	r3, #1
 80040d8:	e000      	b.n	80040dc <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 80040da:	2300      	movs	r3, #0
}
 80040dc:	4618      	mov	r0, r3
 80040de:	3720      	adds	r7, #32
 80040e0:	46bd      	mov	sp, r7
 80040e2:	bd80      	pop	{r7, pc}
 80040e4:	40021000 	.word	0x40021000
 80040e8:	019f800c 	.word	0x019f800c
 80040ec:	feeefffc 	.word	0xfeeefffc

080040f0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80040f0:	b580      	push	{r7, lr}
 80040f2:	b086      	sub	sp, #24
 80040f4:	af00      	add	r7, sp, #0
 80040f6:	6078      	str	r0, [r7, #4]
 80040f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80040fa:	2300      	movs	r3, #0
 80040fc:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	2b00      	cmp	r3, #0
 8004102:	d101      	bne.n	8004108 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004104:	2301      	movs	r3, #1
 8004106:	e11e      	b.n	8004346 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004108:	4b91      	ldr	r3, [pc, #580]	@ (8004350 <HAL_RCC_ClockConfig+0x260>)
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	f003 030f 	and.w	r3, r3, #15
 8004110:	683a      	ldr	r2, [r7, #0]
 8004112:	429a      	cmp	r2, r3
 8004114:	d910      	bls.n	8004138 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004116:	4b8e      	ldr	r3, [pc, #568]	@ (8004350 <HAL_RCC_ClockConfig+0x260>)
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	f023 020f 	bic.w	r2, r3, #15
 800411e:	498c      	ldr	r1, [pc, #560]	@ (8004350 <HAL_RCC_ClockConfig+0x260>)
 8004120:	683b      	ldr	r3, [r7, #0]
 8004122:	4313      	orrs	r3, r2
 8004124:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004126:	4b8a      	ldr	r3, [pc, #552]	@ (8004350 <HAL_RCC_ClockConfig+0x260>)
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f003 030f 	and.w	r3, r3, #15
 800412e:	683a      	ldr	r2, [r7, #0]
 8004130:	429a      	cmp	r2, r3
 8004132:	d001      	beq.n	8004138 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004134:	2301      	movs	r3, #1
 8004136:	e106      	b.n	8004346 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	f003 0301 	and.w	r3, r3, #1
 8004140:	2b00      	cmp	r3, #0
 8004142:	d073      	beq.n	800422c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	685b      	ldr	r3, [r3, #4]
 8004148:	2b03      	cmp	r3, #3
 800414a:	d129      	bne.n	80041a0 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800414c:	4b81      	ldr	r3, [pc, #516]	@ (8004354 <HAL_RCC_ClockConfig+0x264>)
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004154:	2b00      	cmp	r3, #0
 8004156:	d101      	bne.n	800415c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8004158:	2301      	movs	r3, #1
 800415a:	e0f4      	b.n	8004346 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800415c:	f000 f99e 	bl	800449c <RCC_GetSysClockFreqFromPLLSource>
 8004160:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8004162:	693b      	ldr	r3, [r7, #16]
 8004164:	4a7c      	ldr	r2, [pc, #496]	@ (8004358 <HAL_RCC_ClockConfig+0x268>)
 8004166:	4293      	cmp	r3, r2
 8004168:	d93f      	bls.n	80041ea <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800416a:	4b7a      	ldr	r3, [pc, #488]	@ (8004354 <HAL_RCC_ClockConfig+0x264>)
 800416c:	689b      	ldr	r3, [r3, #8]
 800416e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004172:	2b00      	cmp	r3, #0
 8004174:	d009      	beq.n	800418a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800417e:	2b00      	cmp	r3, #0
 8004180:	d033      	beq.n	80041ea <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004186:	2b00      	cmp	r3, #0
 8004188:	d12f      	bne.n	80041ea <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800418a:	4b72      	ldr	r3, [pc, #456]	@ (8004354 <HAL_RCC_ClockConfig+0x264>)
 800418c:	689b      	ldr	r3, [r3, #8]
 800418e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004192:	4a70      	ldr	r2, [pc, #448]	@ (8004354 <HAL_RCC_ClockConfig+0x264>)
 8004194:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004198:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800419a:	2380      	movs	r3, #128	@ 0x80
 800419c:	617b      	str	r3, [r7, #20]
 800419e:	e024      	b.n	80041ea <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	685b      	ldr	r3, [r3, #4]
 80041a4:	2b02      	cmp	r3, #2
 80041a6:	d107      	bne.n	80041b8 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80041a8:	4b6a      	ldr	r3, [pc, #424]	@ (8004354 <HAL_RCC_ClockConfig+0x264>)
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d109      	bne.n	80041c8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80041b4:	2301      	movs	r3, #1
 80041b6:	e0c6      	b.n	8004346 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80041b8:	4b66      	ldr	r3, [pc, #408]	@ (8004354 <HAL_RCC_ClockConfig+0x264>)
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d101      	bne.n	80041c8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80041c4:	2301      	movs	r3, #1
 80041c6:	e0be      	b.n	8004346 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80041c8:	f000 f8ce 	bl	8004368 <HAL_RCC_GetSysClockFreq>
 80041cc:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80041ce:	693b      	ldr	r3, [r7, #16]
 80041d0:	4a61      	ldr	r2, [pc, #388]	@ (8004358 <HAL_RCC_ClockConfig+0x268>)
 80041d2:	4293      	cmp	r3, r2
 80041d4:	d909      	bls.n	80041ea <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80041d6:	4b5f      	ldr	r3, [pc, #380]	@ (8004354 <HAL_RCC_ClockConfig+0x264>)
 80041d8:	689b      	ldr	r3, [r3, #8]
 80041da:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80041de:	4a5d      	ldr	r2, [pc, #372]	@ (8004354 <HAL_RCC_ClockConfig+0x264>)
 80041e0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80041e4:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80041e6:	2380      	movs	r3, #128	@ 0x80
 80041e8:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80041ea:	4b5a      	ldr	r3, [pc, #360]	@ (8004354 <HAL_RCC_ClockConfig+0x264>)
 80041ec:	689b      	ldr	r3, [r3, #8]
 80041ee:	f023 0203 	bic.w	r2, r3, #3
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	685b      	ldr	r3, [r3, #4]
 80041f6:	4957      	ldr	r1, [pc, #348]	@ (8004354 <HAL_RCC_ClockConfig+0x264>)
 80041f8:	4313      	orrs	r3, r2
 80041fa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80041fc:	f7fc ff36 	bl	800106c <HAL_GetTick>
 8004200:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004202:	e00a      	b.n	800421a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004204:	f7fc ff32 	bl	800106c <HAL_GetTick>
 8004208:	4602      	mov	r2, r0
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	1ad3      	subs	r3, r2, r3
 800420e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004212:	4293      	cmp	r3, r2
 8004214:	d901      	bls.n	800421a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8004216:	2303      	movs	r3, #3
 8004218:	e095      	b.n	8004346 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800421a:	4b4e      	ldr	r3, [pc, #312]	@ (8004354 <HAL_RCC_ClockConfig+0x264>)
 800421c:	689b      	ldr	r3, [r3, #8]
 800421e:	f003 020c 	and.w	r2, r3, #12
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	685b      	ldr	r3, [r3, #4]
 8004226:	009b      	lsls	r3, r3, #2
 8004228:	429a      	cmp	r2, r3
 800422a:	d1eb      	bne.n	8004204 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f003 0302 	and.w	r3, r3, #2
 8004234:	2b00      	cmp	r3, #0
 8004236:	d023      	beq.n	8004280 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	f003 0304 	and.w	r3, r3, #4
 8004240:	2b00      	cmp	r3, #0
 8004242:	d005      	beq.n	8004250 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004244:	4b43      	ldr	r3, [pc, #268]	@ (8004354 <HAL_RCC_ClockConfig+0x264>)
 8004246:	689b      	ldr	r3, [r3, #8]
 8004248:	4a42      	ldr	r2, [pc, #264]	@ (8004354 <HAL_RCC_ClockConfig+0x264>)
 800424a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800424e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	f003 0308 	and.w	r3, r3, #8
 8004258:	2b00      	cmp	r3, #0
 800425a:	d007      	beq.n	800426c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800425c:	4b3d      	ldr	r3, [pc, #244]	@ (8004354 <HAL_RCC_ClockConfig+0x264>)
 800425e:	689b      	ldr	r3, [r3, #8]
 8004260:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004264:	4a3b      	ldr	r2, [pc, #236]	@ (8004354 <HAL_RCC_ClockConfig+0x264>)
 8004266:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800426a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800426c:	4b39      	ldr	r3, [pc, #228]	@ (8004354 <HAL_RCC_ClockConfig+0x264>)
 800426e:	689b      	ldr	r3, [r3, #8]
 8004270:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	689b      	ldr	r3, [r3, #8]
 8004278:	4936      	ldr	r1, [pc, #216]	@ (8004354 <HAL_RCC_ClockConfig+0x264>)
 800427a:	4313      	orrs	r3, r2
 800427c:	608b      	str	r3, [r1, #8]
 800427e:	e008      	b.n	8004292 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8004280:	697b      	ldr	r3, [r7, #20]
 8004282:	2b80      	cmp	r3, #128	@ 0x80
 8004284:	d105      	bne.n	8004292 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8004286:	4b33      	ldr	r3, [pc, #204]	@ (8004354 <HAL_RCC_ClockConfig+0x264>)
 8004288:	689b      	ldr	r3, [r3, #8]
 800428a:	4a32      	ldr	r2, [pc, #200]	@ (8004354 <HAL_RCC_ClockConfig+0x264>)
 800428c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004290:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004292:	4b2f      	ldr	r3, [pc, #188]	@ (8004350 <HAL_RCC_ClockConfig+0x260>)
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	f003 030f 	and.w	r3, r3, #15
 800429a:	683a      	ldr	r2, [r7, #0]
 800429c:	429a      	cmp	r2, r3
 800429e:	d21d      	bcs.n	80042dc <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80042a0:	4b2b      	ldr	r3, [pc, #172]	@ (8004350 <HAL_RCC_ClockConfig+0x260>)
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	f023 020f 	bic.w	r2, r3, #15
 80042a8:	4929      	ldr	r1, [pc, #164]	@ (8004350 <HAL_RCC_ClockConfig+0x260>)
 80042aa:	683b      	ldr	r3, [r7, #0]
 80042ac:	4313      	orrs	r3, r2
 80042ae:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80042b0:	f7fc fedc 	bl	800106c <HAL_GetTick>
 80042b4:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80042b6:	e00a      	b.n	80042ce <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80042b8:	f7fc fed8 	bl	800106c <HAL_GetTick>
 80042bc:	4602      	mov	r2, r0
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	1ad3      	subs	r3, r2, r3
 80042c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80042c6:	4293      	cmp	r3, r2
 80042c8:	d901      	bls.n	80042ce <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80042ca:	2303      	movs	r3, #3
 80042cc:	e03b      	b.n	8004346 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80042ce:	4b20      	ldr	r3, [pc, #128]	@ (8004350 <HAL_RCC_ClockConfig+0x260>)
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	f003 030f 	and.w	r3, r3, #15
 80042d6:	683a      	ldr	r2, [r7, #0]
 80042d8:	429a      	cmp	r2, r3
 80042da:	d1ed      	bne.n	80042b8 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f003 0304 	and.w	r3, r3, #4
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d008      	beq.n	80042fa <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80042e8:	4b1a      	ldr	r3, [pc, #104]	@ (8004354 <HAL_RCC_ClockConfig+0x264>)
 80042ea:	689b      	ldr	r3, [r3, #8]
 80042ec:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	68db      	ldr	r3, [r3, #12]
 80042f4:	4917      	ldr	r1, [pc, #92]	@ (8004354 <HAL_RCC_ClockConfig+0x264>)
 80042f6:	4313      	orrs	r3, r2
 80042f8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	f003 0308 	and.w	r3, r3, #8
 8004302:	2b00      	cmp	r3, #0
 8004304:	d009      	beq.n	800431a <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004306:	4b13      	ldr	r3, [pc, #76]	@ (8004354 <HAL_RCC_ClockConfig+0x264>)
 8004308:	689b      	ldr	r3, [r3, #8]
 800430a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	691b      	ldr	r3, [r3, #16]
 8004312:	00db      	lsls	r3, r3, #3
 8004314:	490f      	ldr	r1, [pc, #60]	@ (8004354 <HAL_RCC_ClockConfig+0x264>)
 8004316:	4313      	orrs	r3, r2
 8004318:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800431a:	f000 f825 	bl	8004368 <HAL_RCC_GetSysClockFreq>
 800431e:	4602      	mov	r2, r0
 8004320:	4b0c      	ldr	r3, [pc, #48]	@ (8004354 <HAL_RCC_ClockConfig+0x264>)
 8004322:	689b      	ldr	r3, [r3, #8]
 8004324:	091b      	lsrs	r3, r3, #4
 8004326:	f003 030f 	and.w	r3, r3, #15
 800432a:	490c      	ldr	r1, [pc, #48]	@ (800435c <HAL_RCC_ClockConfig+0x26c>)
 800432c:	5ccb      	ldrb	r3, [r1, r3]
 800432e:	f003 031f 	and.w	r3, r3, #31
 8004332:	fa22 f303 	lsr.w	r3, r2, r3
 8004336:	4a0a      	ldr	r2, [pc, #40]	@ (8004360 <HAL_RCC_ClockConfig+0x270>)
 8004338:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800433a:	4b0a      	ldr	r3, [pc, #40]	@ (8004364 <HAL_RCC_ClockConfig+0x274>)
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	4618      	mov	r0, r3
 8004340:	f7fc fe48 	bl	8000fd4 <HAL_InitTick>
 8004344:	4603      	mov	r3, r0
}
 8004346:	4618      	mov	r0, r3
 8004348:	3718      	adds	r7, #24
 800434a:	46bd      	mov	sp, r7
 800434c:	bd80      	pop	{r7, pc}
 800434e:	bf00      	nop
 8004350:	40022000 	.word	0x40022000
 8004354:	40021000 	.word	0x40021000
 8004358:	04c4b400 	.word	0x04c4b400
 800435c:	080062b0 	.word	0x080062b0
 8004360:	20000078 	.word	0x20000078
 8004364:	2000007c 	.word	0x2000007c

08004368 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004368:	b480      	push	{r7}
 800436a:	b087      	sub	sp, #28
 800436c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800436e:	4b2c      	ldr	r3, [pc, #176]	@ (8004420 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004370:	689b      	ldr	r3, [r3, #8]
 8004372:	f003 030c 	and.w	r3, r3, #12
 8004376:	2b04      	cmp	r3, #4
 8004378:	d102      	bne.n	8004380 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800437a:	4b2a      	ldr	r3, [pc, #168]	@ (8004424 <HAL_RCC_GetSysClockFreq+0xbc>)
 800437c:	613b      	str	r3, [r7, #16]
 800437e:	e047      	b.n	8004410 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004380:	4b27      	ldr	r3, [pc, #156]	@ (8004420 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004382:	689b      	ldr	r3, [r3, #8]
 8004384:	f003 030c 	and.w	r3, r3, #12
 8004388:	2b08      	cmp	r3, #8
 800438a:	d102      	bne.n	8004392 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800438c:	4b26      	ldr	r3, [pc, #152]	@ (8004428 <HAL_RCC_GetSysClockFreq+0xc0>)
 800438e:	613b      	str	r3, [r7, #16]
 8004390:	e03e      	b.n	8004410 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8004392:	4b23      	ldr	r3, [pc, #140]	@ (8004420 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004394:	689b      	ldr	r3, [r3, #8]
 8004396:	f003 030c 	and.w	r3, r3, #12
 800439a:	2b0c      	cmp	r3, #12
 800439c:	d136      	bne.n	800440c <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800439e:	4b20      	ldr	r3, [pc, #128]	@ (8004420 <HAL_RCC_GetSysClockFreq+0xb8>)
 80043a0:	68db      	ldr	r3, [r3, #12]
 80043a2:	f003 0303 	and.w	r3, r3, #3
 80043a6:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80043a8:	4b1d      	ldr	r3, [pc, #116]	@ (8004420 <HAL_RCC_GetSysClockFreq+0xb8>)
 80043aa:	68db      	ldr	r3, [r3, #12]
 80043ac:	091b      	lsrs	r3, r3, #4
 80043ae:	f003 030f 	and.w	r3, r3, #15
 80043b2:	3301      	adds	r3, #1
 80043b4:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	2b03      	cmp	r3, #3
 80043ba:	d10c      	bne.n	80043d6 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80043bc:	4a1a      	ldr	r2, [pc, #104]	@ (8004428 <HAL_RCC_GetSysClockFreq+0xc0>)
 80043be:	68bb      	ldr	r3, [r7, #8]
 80043c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80043c4:	4a16      	ldr	r2, [pc, #88]	@ (8004420 <HAL_RCC_GetSysClockFreq+0xb8>)
 80043c6:	68d2      	ldr	r2, [r2, #12]
 80043c8:	0a12      	lsrs	r2, r2, #8
 80043ca:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80043ce:	fb02 f303 	mul.w	r3, r2, r3
 80043d2:	617b      	str	r3, [r7, #20]
      break;
 80043d4:	e00c      	b.n	80043f0 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80043d6:	4a13      	ldr	r2, [pc, #76]	@ (8004424 <HAL_RCC_GetSysClockFreq+0xbc>)
 80043d8:	68bb      	ldr	r3, [r7, #8]
 80043da:	fbb2 f3f3 	udiv	r3, r2, r3
 80043de:	4a10      	ldr	r2, [pc, #64]	@ (8004420 <HAL_RCC_GetSysClockFreq+0xb8>)
 80043e0:	68d2      	ldr	r2, [r2, #12]
 80043e2:	0a12      	lsrs	r2, r2, #8
 80043e4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80043e8:	fb02 f303 	mul.w	r3, r2, r3
 80043ec:	617b      	str	r3, [r7, #20]
      break;
 80043ee:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80043f0:	4b0b      	ldr	r3, [pc, #44]	@ (8004420 <HAL_RCC_GetSysClockFreq+0xb8>)
 80043f2:	68db      	ldr	r3, [r3, #12]
 80043f4:	0e5b      	lsrs	r3, r3, #25
 80043f6:	f003 0303 	and.w	r3, r3, #3
 80043fa:	3301      	adds	r3, #1
 80043fc:	005b      	lsls	r3, r3, #1
 80043fe:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8004400:	697a      	ldr	r2, [r7, #20]
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	fbb2 f3f3 	udiv	r3, r2, r3
 8004408:	613b      	str	r3, [r7, #16]
 800440a:	e001      	b.n	8004410 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800440c:	2300      	movs	r3, #0
 800440e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8004410:	693b      	ldr	r3, [r7, #16]
}
 8004412:	4618      	mov	r0, r3
 8004414:	371c      	adds	r7, #28
 8004416:	46bd      	mov	sp, r7
 8004418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800441c:	4770      	bx	lr
 800441e:	bf00      	nop
 8004420:	40021000 	.word	0x40021000
 8004424:	00f42400 	.word	0x00f42400
 8004428:	007a1200 	.word	0x007a1200

0800442c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800442c:	b480      	push	{r7}
 800442e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004430:	4b03      	ldr	r3, [pc, #12]	@ (8004440 <HAL_RCC_GetHCLKFreq+0x14>)
 8004432:	681b      	ldr	r3, [r3, #0]
}
 8004434:	4618      	mov	r0, r3
 8004436:	46bd      	mov	sp, r7
 8004438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800443c:	4770      	bx	lr
 800443e:	bf00      	nop
 8004440:	20000078 	.word	0x20000078

08004444 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004444:	b580      	push	{r7, lr}
 8004446:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004448:	f7ff fff0 	bl	800442c <HAL_RCC_GetHCLKFreq>
 800444c:	4602      	mov	r2, r0
 800444e:	4b06      	ldr	r3, [pc, #24]	@ (8004468 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004450:	689b      	ldr	r3, [r3, #8]
 8004452:	0a1b      	lsrs	r3, r3, #8
 8004454:	f003 0307 	and.w	r3, r3, #7
 8004458:	4904      	ldr	r1, [pc, #16]	@ (800446c <HAL_RCC_GetPCLK1Freq+0x28>)
 800445a:	5ccb      	ldrb	r3, [r1, r3]
 800445c:	f003 031f 	and.w	r3, r3, #31
 8004460:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004464:	4618      	mov	r0, r3
 8004466:	bd80      	pop	{r7, pc}
 8004468:	40021000 	.word	0x40021000
 800446c:	080062c0 	.word	0x080062c0

08004470 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004470:	b580      	push	{r7, lr}
 8004472:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004474:	f7ff ffda 	bl	800442c <HAL_RCC_GetHCLKFreq>
 8004478:	4602      	mov	r2, r0
 800447a:	4b06      	ldr	r3, [pc, #24]	@ (8004494 <HAL_RCC_GetPCLK2Freq+0x24>)
 800447c:	689b      	ldr	r3, [r3, #8]
 800447e:	0adb      	lsrs	r3, r3, #11
 8004480:	f003 0307 	and.w	r3, r3, #7
 8004484:	4904      	ldr	r1, [pc, #16]	@ (8004498 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004486:	5ccb      	ldrb	r3, [r1, r3]
 8004488:	f003 031f 	and.w	r3, r3, #31
 800448c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004490:	4618      	mov	r0, r3
 8004492:	bd80      	pop	{r7, pc}
 8004494:	40021000 	.word	0x40021000
 8004498:	080062c0 	.word	0x080062c0

0800449c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800449c:	b480      	push	{r7}
 800449e:	b087      	sub	sp, #28
 80044a0:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80044a2:	4b1e      	ldr	r3, [pc, #120]	@ (800451c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80044a4:	68db      	ldr	r3, [r3, #12]
 80044a6:	f003 0303 	and.w	r3, r3, #3
 80044aa:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80044ac:	4b1b      	ldr	r3, [pc, #108]	@ (800451c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80044ae:	68db      	ldr	r3, [r3, #12]
 80044b0:	091b      	lsrs	r3, r3, #4
 80044b2:	f003 030f 	and.w	r3, r3, #15
 80044b6:	3301      	adds	r3, #1
 80044b8:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80044ba:	693b      	ldr	r3, [r7, #16]
 80044bc:	2b03      	cmp	r3, #3
 80044be:	d10c      	bne.n	80044da <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80044c0:	4a17      	ldr	r2, [pc, #92]	@ (8004520 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80044c8:	4a14      	ldr	r2, [pc, #80]	@ (800451c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80044ca:	68d2      	ldr	r2, [r2, #12]
 80044cc:	0a12      	lsrs	r2, r2, #8
 80044ce:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80044d2:	fb02 f303 	mul.w	r3, r2, r3
 80044d6:	617b      	str	r3, [r7, #20]
    break;
 80044d8:	e00c      	b.n	80044f4 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80044da:	4a12      	ldr	r2, [pc, #72]	@ (8004524 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	fbb2 f3f3 	udiv	r3, r2, r3
 80044e2:	4a0e      	ldr	r2, [pc, #56]	@ (800451c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80044e4:	68d2      	ldr	r2, [r2, #12]
 80044e6:	0a12      	lsrs	r2, r2, #8
 80044e8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80044ec:	fb02 f303 	mul.w	r3, r2, r3
 80044f0:	617b      	str	r3, [r7, #20]
    break;
 80044f2:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80044f4:	4b09      	ldr	r3, [pc, #36]	@ (800451c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80044f6:	68db      	ldr	r3, [r3, #12]
 80044f8:	0e5b      	lsrs	r3, r3, #25
 80044fa:	f003 0303 	and.w	r3, r3, #3
 80044fe:	3301      	adds	r3, #1
 8004500:	005b      	lsls	r3, r3, #1
 8004502:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8004504:	697a      	ldr	r2, [r7, #20]
 8004506:	68bb      	ldr	r3, [r7, #8]
 8004508:	fbb2 f3f3 	udiv	r3, r2, r3
 800450c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800450e:	687b      	ldr	r3, [r7, #4]
}
 8004510:	4618      	mov	r0, r3
 8004512:	371c      	adds	r7, #28
 8004514:	46bd      	mov	sp, r7
 8004516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800451a:	4770      	bx	lr
 800451c:	40021000 	.word	0x40021000
 8004520:	007a1200 	.word	0x007a1200
 8004524:	00f42400 	.word	0x00f42400

08004528 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004528:	b580      	push	{r7, lr}
 800452a:	b086      	sub	sp, #24
 800452c:	af00      	add	r7, sp, #0
 800452e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004530:	2300      	movs	r3, #0
 8004532:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004534:	2300      	movs	r3, #0
 8004536:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004540:	2b00      	cmp	r3, #0
 8004542:	f000 8098 	beq.w	8004676 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004546:	2300      	movs	r3, #0
 8004548:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800454a:	4b43      	ldr	r3, [pc, #268]	@ (8004658 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800454c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800454e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004552:	2b00      	cmp	r3, #0
 8004554:	d10d      	bne.n	8004572 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004556:	4b40      	ldr	r3, [pc, #256]	@ (8004658 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004558:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800455a:	4a3f      	ldr	r2, [pc, #252]	@ (8004658 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800455c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004560:	6593      	str	r3, [r2, #88]	@ 0x58
 8004562:	4b3d      	ldr	r3, [pc, #244]	@ (8004658 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004564:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004566:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800456a:	60bb      	str	r3, [r7, #8]
 800456c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800456e:	2301      	movs	r3, #1
 8004570:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004572:	4b3a      	ldr	r3, [pc, #232]	@ (800465c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	4a39      	ldr	r2, [pc, #228]	@ (800465c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004578:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800457c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800457e:	f7fc fd75 	bl	800106c <HAL_GetTick>
 8004582:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004584:	e009      	b.n	800459a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004586:	f7fc fd71 	bl	800106c <HAL_GetTick>
 800458a:	4602      	mov	r2, r0
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	1ad3      	subs	r3, r2, r3
 8004590:	2b02      	cmp	r3, #2
 8004592:	d902      	bls.n	800459a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8004594:	2303      	movs	r3, #3
 8004596:	74fb      	strb	r3, [r7, #19]
        break;
 8004598:	e005      	b.n	80045a6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800459a:	4b30      	ldr	r3, [pc, #192]	@ (800465c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d0ef      	beq.n	8004586 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80045a6:	7cfb      	ldrb	r3, [r7, #19]
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d159      	bne.n	8004660 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80045ac:	4b2a      	ldr	r3, [pc, #168]	@ (8004658 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80045ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045b2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80045b6:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80045b8:	697b      	ldr	r3, [r7, #20]
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d01e      	beq.n	80045fc <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045c2:	697a      	ldr	r2, [r7, #20]
 80045c4:	429a      	cmp	r2, r3
 80045c6:	d019      	beq.n	80045fc <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80045c8:	4b23      	ldr	r3, [pc, #140]	@ (8004658 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80045ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045ce:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80045d2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80045d4:	4b20      	ldr	r3, [pc, #128]	@ (8004658 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80045d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045da:	4a1f      	ldr	r2, [pc, #124]	@ (8004658 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80045dc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80045e0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80045e4:	4b1c      	ldr	r3, [pc, #112]	@ (8004658 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80045e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045ea:	4a1b      	ldr	r2, [pc, #108]	@ (8004658 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80045ec:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80045f0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80045f4:	4a18      	ldr	r2, [pc, #96]	@ (8004658 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80045f6:	697b      	ldr	r3, [r7, #20]
 80045f8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80045fc:	697b      	ldr	r3, [r7, #20]
 80045fe:	f003 0301 	and.w	r3, r3, #1
 8004602:	2b00      	cmp	r3, #0
 8004604:	d016      	beq.n	8004634 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004606:	f7fc fd31 	bl	800106c <HAL_GetTick>
 800460a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800460c:	e00b      	b.n	8004626 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800460e:	f7fc fd2d 	bl	800106c <HAL_GetTick>
 8004612:	4602      	mov	r2, r0
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	1ad3      	subs	r3, r2, r3
 8004618:	f241 3288 	movw	r2, #5000	@ 0x1388
 800461c:	4293      	cmp	r3, r2
 800461e:	d902      	bls.n	8004626 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8004620:	2303      	movs	r3, #3
 8004622:	74fb      	strb	r3, [r7, #19]
            break;
 8004624:	e006      	b.n	8004634 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004626:	4b0c      	ldr	r3, [pc, #48]	@ (8004658 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004628:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800462c:	f003 0302 	and.w	r3, r3, #2
 8004630:	2b00      	cmp	r3, #0
 8004632:	d0ec      	beq.n	800460e <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8004634:	7cfb      	ldrb	r3, [r7, #19]
 8004636:	2b00      	cmp	r3, #0
 8004638:	d10b      	bne.n	8004652 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800463a:	4b07      	ldr	r3, [pc, #28]	@ (8004658 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800463c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004640:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004648:	4903      	ldr	r1, [pc, #12]	@ (8004658 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800464a:	4313      	orrs	r3, r2
 800464c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004650:	e008      	b.n	8004664 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004652:	7cfb      	ldrb	r3, [r7, #19]
 8004654:	74bb      	strb	r3, [r7, #18]
 8004656:	e005      	b.n	8004664 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8004658:	40021000 	.word	0x40021000
 800465c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004660:	7cfb      	ldrb	r3, [r7, #19]
 8004662:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004664:	7c7b      	ldrb	r3, [r7, #17]
 8004666:	2b01      	cmp	r3, #1
 8004668:	d105      	bne.n	8004676 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800466a:	4ba6      	ldr	r3, [pc, #664]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800466c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800466e:	4aa5      	ldr	r2, [pc, #660]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004670:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004674:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	f003 0301 	and.w	r3, r3, #1
 800467e:	2b00      	cmp	r3, #0
 8004680:	d00a      	beq.n	8004698 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004682:	4ba0      	ldr	r3, [pc, #640]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004684:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004688:	f023 0203 	bic.w	r2, r3, #3
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	685b      	ldr	r3, [r3, #4]
 8004690:	499c      	ldr	r1, [pc, #624]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004692:	4313      	orrs	r3, r2
 8004694:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	f003 0302 	and.w	r3, r3, #2
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d00a      	beq.n	80046ba <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80046a4:	4b97      	ldr	r3, [pc, #604]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80046a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046aa:	f023 020c 	bic.w	r2, r3, #12
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	689b      	ldr	r3, [r3, #8]
 80046b2:	4994      	ldr	r1, [pc, #592]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80046b4:	4313      	orrs	r3, r2
 80046b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f003 0304 	and.w	r3, r3, #4
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d00a      	beq.n	80046dc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80046c6:	4b8f      	ldr	r3, [pc, #572]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80046c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046cc:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	68db      	ldr	r3, [r3, #12]
 80046d4:	498b      	ldr	r1, [pc, #556]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80046d6:	4313      	orrs	r3, r2
 80046d8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f003 0308 	and.w	r3, r3, #8
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d00a      	beq.n	80046fe <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80046e8:	4b86      	ldr	r3, [pc, #536]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80046ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046ee:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	691b      	ldr	r3, [r3, #16]
 80046f6:	4983      	ldr	r1, [pc, #524]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80046f8:	4313      	orrs	r3, r2
 80046fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	f003 0320 	and.w	r3, r3, #32
 8004706:	2b00      	cmp	r3, #0
 8004708:	d00a      	beq.n	8004720 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800470a:	4b7e      	ldr	r3, [pc, #504]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800470c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004710:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	695b      	ldr	r3, [r3, #20]
 8004718:	497a      	ldr	r1, [pc, #488]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800471a:	4313      	orrs	r3, r2
 800471c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004728:	2b00      	cmp	r3, #0
 800472a:	d00a      	beq.n	8004742 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800472c:	4b75      	ldr	r3, [pc, #468]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800472e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004732:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	699b      	ldr	r3, [r3, #24]
 800473a:	4972      	ldr	r1, [pc, #456]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800473c:	4313      	orrs	r3, r2
 800473e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800474a:	2b00      	cmp	r3, #0
 800474c:	d00a      	beq.n	8004764 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800474e:	4b6d      	ldr	r3, [pc, #436]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004750:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004754:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	69db      	ldr	r3, [r3, #28]
 800475c:	4969      	ldr	r1, [pc, #420]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800475e:	4313      	orrs	r3, r2
 8004760:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800476c:	2b00      	cmp	r3, #0
 800476e:	d00a      	beq.n	8004786 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004770:	4b64      	ldr	r3, [pc, #400]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004772:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004776:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	6a1b      	ldr	r3, [r3, #32]
 800477e:	4961      	ldr	r1, [pc, #388]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004780:	4313      	orrs	r3, r2
 8004782:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800478e:	2b00      	cmp	r3, #0
 8004790:	d00a      	beq.n	80047a8 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004792:	4b5c      	ldr	r3, [pc, #368]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004794:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004798:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047a0:	4958      	ldr	r1, [pc, #352]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80047a2:	4313      	orrs	r3, r2
 80047a4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d015      	beq.n	80047e0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80047b4:	4b53      	ldr	r3, [pc, #332]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80047b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047ba:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047c2:	4950      	ldr	r1, [pc, #320]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80047c4:	4313      	orrs	r3, r2
 80047c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047ce:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80047d2:	d105      	bne.n	80047e0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80047d4:	4b4b      	ldr	r3, [pc, #300]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80047d6:	68db      	ldr	r3, [r3, #12]
 80047d8:	4a4a      	ldr	r2, [pc, #296]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80047da:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80047de:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d015      	beq.n	8004818 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80047ec:	4b45      	ldr	r3, [pc, #276]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80047ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047f2:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047fa:	4942      	ldr	r1, [pc, #264]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80047fc:	4313      	orrs	r3, r2
 80047fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004806:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800480a:	d105      	bne.n	8004818 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800480c:	4b3d      	ldr	r3, [pc, #244]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800480e:	68db      	ldr	r3, [r3, #12]
 8004810:	4a3c      	ldr	r2, [pc, #240]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004812:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004816:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004820:	2b00      	cmp	r3, #0
 8004822:	d015      	beq.n	8004850 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004824:	4b37      	ldr	r3, [pc, #220]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004826:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800482a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004832:	4934      	ldr	r1, [pc, #208]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004834:	4313      	orrs	r3, r2
 8004836:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800483e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004842:	d105      	bne.n	8004850 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004844:	4b2f      	ldr	r3, [pc, #188]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004846:	68db      	ldr	r3, [r3, #12]
 8004848:	4a2e      	ldr	r2, [pc, #184]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800484a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800484e:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004858:	2b00      	cmp	r3, #0
 800485a:	d015      	beq.n	8004888 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800485c:	4b29      	ldr	r3, [pc, #164]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800485e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004862:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800486a:	4926      	ldr	r1, [pc, #152]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800486c:	4313      	orrs	r3, r2
 800486e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004876:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800487a:	d105      	bne.n	8004888 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800487c:	4b21      	ldr	r3, [pc, #132]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800487e:	68db      	ldr	r3, [r3, #12]
 8004880:	4a20      	ldr	r2, [pc, #128]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004882:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004886:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004890:	2b00      	cmp	r3, #0
 8004892:	d015      	beq.n	80048c0 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004894:	4b1b      	ldr	r3, [pc, #108]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004896:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800489a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048a2:	4918      	ldr	r1, [pc, #96]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80048a4:	4313      	orrs	r3, r2
 80048a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048ae:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80048b2:	d105      	bne.n	80048c0 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80048b4:	4b13      	ldr	r3, [pc, #76]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80048b6:	68db      	ldr	r3, [r3, #12]
 80048b8:	4a12      	ldr	r2, [pc, #72]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80048ba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80048be:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d015      	beq.n	80048f8 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80048cc:	4b0d      	ldr	r3, [pc, #52]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80048ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048d2:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048da:	490a      	ldr	r1, [pc, #40]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80048dc:	4313      	orrs	r3, r2
 80048de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048e6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80048ea:	d105      	bne.n	80048f8 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80048ec:	4b05      	ldr	r3, [pc, #20]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80048ee:	68db      	ldr	r3, [r3, #12]
 80048f0:	4a04      	ldr	r2, [pc, #16]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80048f2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80048f6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80048f8:	7cbb      	ldrb	r3, [r7, #18]
}
 80048fa:	4618      	mov	r0, r3
 80048fc:	3718      	adds	r7, #24
 80048fe:	46bd      	mov	sp, r7
 8004900:	bd80      	pop	{r7, pc}
 8004902:	bf00      	nop
 8004904:	40021000 	.word	0x40021000

08004908 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004908:	b580      	push	{r7, lr}
 800490a:	b082      	sub	sp, #8
 800490c:	af00      	add	r7, sp, #0
 800490e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	2b00      	cmp	r3, #0
 8004914:	d101      	bne.n	800491a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004916:	2301      	movs	r3, #1
 8004918:	e049      	b.n	80049ae <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004920:	b2db      	uxtb	r3, r3
 8004922:	2b00      	cmp	r3, #0
 8004924:	d106      	bne.n	8004934 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	2200      	movs	r2, #0
 800492a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800492e:	6878      	ldr	r0, [r7, #4]
 8004930:	f7fc f99a 	bl	8000c68 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	2202      	movs	r2, #2
 8004938:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681a      	ldr	r2, [r3, #0]
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	3304      	adds	r3, #4
 8004944:	4619      	mov	r1, r3
 8004946:	4610      	mov	r0, r2
 8004948:	f000 f898 	bl	8004a7c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	2201      	movs	r2, #1
 8004950:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	2201      	movs	r2, #1
 8004958:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	2201      	movs	r2, #1
 8004960:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	2201      	movs	r2, #1
 8004968:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	2201      	movs	r2, #1
 8004970:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	2201      	movs	r2, #1
 8004978:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	2201      	movs	r2, #1
 8004980:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	2201      	movs	r2, #1
 8004988:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	2201      	movs	r2, #1
 8004990:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	2201      	movs	r2, #1
 8004998:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	2201      	movs	r2, #1
 80049a0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	2201      	movs	r2, #1
 80049a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80049ac:	2300      	movs	r3, #0
}
 80049ae:	4618      	mov	r0, r3
 80049b0:	3708      	adds	r7, #8
 80049b2:	46bd      	mov	sp, r7
 80049b4:	bd80      	pop	{r7, pc}
	...

080049b8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80049b8:	b480      	push	{r7}
 80049ba:	b085      	sub	sp, #20
 80049bc:	af00      	add	r7, sp, #0
 80049be:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80049c6:	b2db      	uxtb	r3, r3
 80049c8:	2b01      	cmp	r3, #1
 80049ca:	d001      	beq.n	80049d0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80049cc:	2301      	movs	r3, #1
 80049ce:	e042      	b.n	8004a56 <HAL_TIM_Base_Start+0x9e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	2202      	movs	r2, #2
 80049d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	4a21      	ldr	r2, [pc, #132]	@ (8004a64 <HAL_TIM_Base_Start+0xac>)
 80049de:	4293      	cmp	r3, r2
 80049e0:	d018      	beq.n	8004a14 <HAL_TIM_Base_Start+0x5c>
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80049ea:	d013      	beq.n	8004a14 <HAL_TIM_Base_Start+0x5c>
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	4a1d      	ldr	r2, [pc, #116]	@ (8004a68 <HAL_TIM_Base_Start+0xb0>)
 80049f2:	4293      	cmp	r3, r2
 80049f4:	d00e      	beq.n	8004a14 <HAL_TIM_Base_Start+0x5c>
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	4a1c      	ldr	r2, [pc, #112]	@ (8004a6c <HAL_TIM_Base_Start+0xb4>)
 80049fc:	4293      	cmp	r3, r2
 80049fe:	d009      	beq.n	8004a14 <HAL_TIM_Base_Start+0x5c>
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	4a1a      	ldr	r2, [pc, #104]	@ (8004a70 <HAL_TIM_Base_Start+0xb8>)
 8004a06:	4293      	cmp	r3, r2
 8004a08:	d004      	beq.n	8004a14 <HAL_TIM_Base_Start+0x5c>
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	4a19      	ldr	r2, [pc, #100]	@ (8004a74 <HAL_TIM_Base_Start+0xbc>)
 8004a10:	4293      	cmp	r3, r2
 8004a12:	d115      	bne.n	8004a40 <HAL_TIM_Base_Start+0x88>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	689a      	ldr	r2, [r3, #8]
 8004a1a:	4b17      	ldr	r3, [pc, #92]	@ (8004a78 <HAL_TIM_Base_Start+0xc0>)
 8004a1c:	4013      	ands	r3, r2
 8004a1e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	2b06      	cmp	r3, #6
 8004a24:	d015      	beq.n	8004a52 <HAL_TIM_Base_Start+0x9a>
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004a2c:	d011      	beq.n	8004a52 <HAL_TIM_Base_Start+0x9a>
    {
      __HAL_TIM_ENABLE(htim);
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	681a      	ldr	r2, [r3, #0]
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	f042 0201 	orr.w	r2, r2, #1
 8004a3c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a3e:	e008      	b.n	8004a52 <HAL_TIM_Base_Start+0x9a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	681a      	ldr	r2, [r3, #0]
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	f042 0201 	orr.w	r2, r2, #1
 8004a4e:	601a      	str	r2, [r3, #0]
 8004a50:	e000      	b.n	8004a54 <HAL_TIM_Base_Start+0x9c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a52:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004a54:	2300      	movs	r3, #0
}
 8004a56:	4618      	mov	r0, r3
 8004a58:	3714      	adds	r7, #20
 8004a5a:	46bd      	mov	sp, r7
 8004a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a60:	4770      	bx	lr
 8004a62:	bf00      	nop
 8004a64:	40012c00 	.word	0x40012c00
 8004a68:	40000400 	.word	0x40000400
 8004a6c:	40000800 	.word	0x40000800
 8004a70:	40013400 	.word	0x40013400
 8004a74:	40014000 	.word	0x40014000
 8004a78:	00010007 	.word	0x00010007

08004a7c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004a7c:	b480      	push	{r7}
 8004a7e:	b085      	sub	sp, #20
 8004a80:	af00      	add	r7, sp, #0
 8004a82:	6078      	str	r0, [r7, #4]
 8004a84:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	4a42      	ldr	r2, [pc, #264]	@ (8004b98 <TIM_Base_SetConfig+0x11c>)
 8004a90:	4293      	cmp	r3, r2
 8004a92:	d00f      	beq.n	8004ab4 <TIM_Base_SetConfig+0x38>
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a9a:	d00b      	beq.n	8004ab4 <TIM_Base_SetConfig+0x38>
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	4a3f      	ldr	r2, [pc, #252]	@ (8004b9c <TIM_Base_SetConfig+0x120>)
 8004aa0:	4293      	cmp	r3, r2
 8004aa2:	d007      	beq.n	8004ab4 <TIM_Base_SetConfig+0x38>
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	4a3e      	ldr	r2, [pc, #248]	@ (8004ba0 <TIM_Base_SetConfig+0x124>)
 8004aa8:	4293      	cmp	r3, r2
 8004aaa:	d003      	beq.n	8004ab4 <TIM_Base_SetConfig+0x38>
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	4a3d      	ldr	r2, [pc, #244]	@ (8004ba4 <TIM_Base_SetConfig+0x128>)
 8004ab0:	4293      	cmp	r3, r2
 8004ab2:	d108      	bne.n	8004ac6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004aba:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004abc:	683b      	ldr	r3, [r7, #0]
 8004abe:	685b      	ldr	r3, [r3, #4]
 8004ac0:	68fa      	ldr	r2, [r7, #12]
 8004ac2:	4313      	orrs	r3, r2
 8004ac4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	4a33      	ldr	r2, [pc, #204]	@ (8004b98 <TIM_Base_SetConfig+0x11c>)
 8004aca:	4293      	cmp	r3, r2
 8004acc:	d01b      	beq.n	8004b06 <TIM_Base_SetConfig+0x8a>
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ad4:	d017      	beq.n	8004b06 <TIM_Base_SetConfig+0x8a>
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	4a30      	ldr	r2, [pc, #192]	@ (8004b9c <TIM_Base_SetConfig+0x120>)
 8004ada:	4293      	cmp	r3, r2
 8004adc:	d013      	beq.n	8004b06 <TIM_Base_SetConfig+0x8a>
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	4a2f      	ldr	r2, [pc, #188]	@ (8004ba0 <TIM_Base_SetConfig+0x124>)
 8004ae2:	4293      	cmp	r3, r2
 8004ae4:	d00f      	beq.n	8004b06 <TIM_Base_SetConfig+0x8a>
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	4a2e      	ldr	r2, [pc, #184]	@ (8004ba4 <TIM_Base_SetConfig+0x128>)
 8004aea:	4293      	cmp	r3, r2
 8004aec:	d00b      	beq.n	8004b06 <TIM_Base_SetConfig+0x8a>
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	4a2d      	ldr	r2, [pc, #180]	@ (8004ba8 <TIM_Base_SetConfig+0x12c>)
 8004af2:	4293      	cmp	r3, r2
 8004af4:	d007      	beq.n	8004b06 <TIM_Base_SetConfig+0x8a>
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	4a2c      	ldr	r2, [pc, #176]	@ (8004bac <TIM_Base_SetConfig+0x130>)
 8004afa:	4293      	cmp	r3, r2
 8004afc:	d003      	beq.n	8004b06 <TIM_Base_SetConfig+0x8a>
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	4a2b      	ldr	r2, [pc, #172]	@ (8004bb0 <TIM_Base_SetConfig+0x134>)
 8004b02:	4293      	cmp	r3, r2
 8004b04:	d108      	bne.n	8004b18 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004b0c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004b0e:	683b      	ldr	r3, [r7, #0]
 8004b10:	68db      	ldr	r3, [r3, #12]
 8004b12:	68fa      	ldr	r2, [r7, #12]
 8004b14:	4313      	orrs	r3, r2
 8004b16:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004b1e:	683b      	ldr	r3, [r7, #0]
 8004b20:	695b      	ldr	r3, [r3, #20]
 8004b22:	4313      	orrs	r3, r2
 8004b24:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	68fa      	ldr	r2, [r7, #12]
 8004b2a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004b2c:	683b      	ldr	r3, [r7, #0]
 8004b2e:	689a      	ldr	r2, [r3, #8]
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004b34:	683b      	ldr	r3, [r7, #0]
 8004b36:	681a      	ldr	r2, [r3, #0]
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	4a16      	ldr	r2, [pc, #88]	@ (8004b98 <TIM_Base_SetConfig+0x11c>)
 8004b40:	4293      	cmp	r3, r2
 8004b42:	d00f      	beq.n	8004b64 <TIM_Base_SetConfig+0xe8>
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	4a17      	ldr	r2, [pc, #92]	@ (8004ba4 <TIM_Base_SetConfig+0x128>)
 8004b48:	4293      	cmp	r3, r2
 8004b4a:	d00b      	beq.n	8004b64 <TIM_Base_SetConfig+0xe8>
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	4a16      	ldr	r2, [pc, #88]	@ (8004ba8 <TIM_Base_SetConfig+0x12c>)
 8004b50:	4293      	cmp	r3, r2
 8004b52:	d007      	beq.n	8004b64 <TIM_Base_SetConfig+0xe8>
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	4a15      	ldr	r2, [pc, #84]	@ (8004bac <TIM_Base_SetConfig+0x130>)
 8004b58:	4293      	cmp	r3, r2
 8004b5a:	d003      	beq.n	8004b64 <TIM_Base_SetConfig+0xe8>
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	4a14      	ldr	r2, [pc, #80]	@ (8004bb0 <TIM_Base_SetConfig+0x134>)
 8004b60:	4293      	cmp	r3, r2
 8004b62:	d103      	bne.n	8004b6c <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004b64:	683b      	ldr	r3, [r7, #0]
 8004b66:	691a      	ldr	r2, [r3, #16]
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	2201      	movs	r2, #1
 8004b70:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	691b      	ldr	r3, [r3, #16]
 8004b76:	f003 0301 	and.w	r3, r3, #1
 8004b7a:	2b01      	cmp	r3, #1
 8004b7c:	d105      	bne.n	8004b8a <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	691b      	ldr	r3, [r3, #16]
 8004b82:	f023 0201 	bic.w	r2, r3, #1
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	611a      	str	r2, [r3, #16]
  }
}
 8004b8a:	bf00      	nop
 8004b8c:	3714      	adds	r7, #20
 8004b8e:	46bd      	mov	sp, r7
 8004b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b94:	4770      	bx	lr
 8004b96:	bf00      	nop
 8004b98:	40012c00 	.word	0x40012c00
 8004b9c:	40000400 	.word	0x40000400
 8004ba0:	40000800 	.word	0x40000800
 8004ba4:	40013400 	.word	0x40013400
 8004ba8:	40014000 	.word	0x40014000
 8004bac:	40014400 	.word	0x40014400
 8004bb0:	40014800 	.word	0x40014800

08004bb4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004bb4:	b480      	push	{r7}
 8004bb6:	b085      	sub	sp, #20
 8004bb8:	af00      	add	r7, sp, #0
 8004bba:	6078      	str	r0, [r7, #4]
 8004bbc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004bc4:	2b01      	cmp	r3, #1
 8004bc6:	d101      	bne.n	8004bcc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004bc8:	2302      	movs	r3, #2
 8004bca:	e065      	b.n	8004c98 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	2201      	movs	r2, #1
 8004bd0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	2202      	movs	r2, #2
 8004bd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	685b      	ldr	r3, [r3, #4]
 8004be2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	689b      	ldr	r3, [r3, #8]
 8004bea:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	4a2c      	ldr	r2, [pc, #176]	@ (8004ca4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004bf2:	4293      	cmp	r3, r2
 8004bf4:	d004      	beq.n	8004c00 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	4a2b      	ldr	r2, [pc, #172]	@ (8004ca8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004bfc:	4293      	cmp	r3, r2
 8004bfe:	d108      	bne.n	8004c12 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8004c06:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004c08:	683b      	ldr	r3, [r7, #0]
 8004c0a:	685b      	ldr	r3, [r3, #4]
 8004c0c:	68fa      	ldr	r2, [r7, #12]
 8004c0e:	4313      	orrs	r3, r2
 8004c10:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8004c18:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c1c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004c1e:	683b      	ldr	r3, [r7, #0]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	68fa      	ldr	r2, [r7, #12]
 8004c24:	4313      	orrs	r3, r2
 8004c26:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	68fa      	ldr	r2, [r7, #12]
 8004c2e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	4a1b      	ldr	r2, [pc, #108]	@ (8004ca4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004c36:	4293      	cmp	r3, r2
 8004c38:	d018      	beq.n	8004c6c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c42:	d013      	beq.n	8004c6c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	4a18      	ldr	r2, [pc, #96]	@ (8004cac <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8004c4a:	4293      	cmp	r3, r2
 8004c4c:	d00e      	beq.n	8004c6c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	4a17      	ldr	r2, [pc, #92]	@ (8004cb0 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004c54:	4293      	cmp	r3, r2
 8004c56:	d009      	beq.n	8004c6c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	4a12      	ldr	r2, [pc, #72]	@ (8004ca8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004c5e:	4293      	cmp	r3, r2
 8004c60:	d004      	beq.n	8004c6c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	4a13      	ldr	r2, [pc, #76]	@ (8004cb4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004c68:	4293      	cmp	r3, r2
 8004c6a:	d10c      	bne.n	8004c86 <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004c6c:	68bb      	ldr	r3, [r7, #8]
 8004c6e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004c72:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004c74:	683b      	ldr	r3, [r7, #0]
 8004c76:	689b      	ldr	r3, [r3, #8]
 8004c78:	68ba      	ldr	r2, [r7, #8]
 8004c7a:	4313      	orrs	r3, r2
 8004c7c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	68ba      	ldr	r2, [r7, #8]
 8004c84:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	2201      	movs	r2, #1
 8004c8a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	2200      	movs	r2, #0
 8004c92:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004c96:	2300      	movs	r3, #0
}
 8004c98:	4618      	mov	r0, r3
 8004c9a:	3714      	adds	r7, #20
 8004c9c:	46bd      	mov	sp, r7
 8004c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca2:	4770      	bx	lr
 8004ca4:	40012c00 	.word	0x40012c00
 8004ca8:	40013400 	.word	0x40013400
 8004cac:	40000400 	.word	0x40000400
 8004cb0:	40000800 	.word	0x40000800
 8004cb4:	40014000 	.word	0x40014000

08004cb8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004cb8:	b580      	push	{r7, lr}
 8004cba:	b082      	sub	sp, #8
 8004cbc:	af00      	add	r7, sp, #0
 8004cbe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d101      	bne.n	8004cca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004cc6:	2301      	movs	r3, #1
 8004cc8:	e042      	b.n	8004d50 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d106      	bne.n	8004ce2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	2200      	movs	r2, #0
 8004cd8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004cdc:	6878      	ldr	r0, [r7, #4]
 8004cde:	f7fb ffe3 	bl	8000ca8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	2224      	movs	r2, #36	@ 0x24
 8004ce6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	681a      	ldr	r2, [r3, #0]
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	f022 0201 	bic.w	r2, r2, #1
 8004cf8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d002      	beq.n	8004d08 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8004d02:	6878      	ldr	r0, [r7, #4]
 8004d04:	f000 faf4 	bl	80052f0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004d08:	6878      	ldr	r0, [r7, #4]
 8004d0a:	f000 f825 	bl	8004d58 <UART_SetConfig>
 8004d0e:	4603      	mov	r3, r0
 8004d10:	2b01      	cmp	r3, #1
 8004d12:	d101      	bne.n	8004d18 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8004d14:	2301      	movs	r3, #1
 8004d16:	e01b      	b.n	8004d50 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	685a      	ldr	r2, [r3, #4]
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004d26:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	689a      	ldr	r2, [r3, #8]
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004d36:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	681a      	ldr	r2, [r3, #0]
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	f042 0201 	orr.w	r2, r2, #1
 8004d46:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004d48:	6878      	ldr	r0, [r7, #4]
 8004d4a:	f000 fb73 	bl	8005434 <UART_CheckIdleState>
 8004d4e:	4603      	mov	r3, r0
}
 8004d50:	4618      	mov	r0, r3
 8004d52:	3708      	adds	r7, #8
 8004d54:	46bd      	mov	sp, r7
 8004d56:	bd80      	pop	{r7, pc}

08004d58 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004d58:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004d5c:	b08c      	sub	sp, #48	@ 0x30
 8004d5e:	af00      	add	r7, sp, #0
 8004d60:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004d62:	2300      	movs	r3, #0
 8004d64:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004d68:	697b      	ldr	r3, [r7, #20]
 8004d6a:	689a      	ldr	r2, [r3, #8]
 8004d6c:	697b      	ldr	r3, [r7, #20]
 8004d6e:	691b      	ldr	r3, [r3, #16]
 8004d70:	431a      	orrs	r2, r3
 8004d72:	697b      	ldr	r3, [r7, #20]
 8004d74:	695b      	ldr	r3, [r3, #20]
 8004d76:	431a      	orrs	r2, r3
 8004d78:	697b      	ldr	r3, [r7, #20]
 8004d7a:	69db      	ldr	r3, [r3, #28]
 8004d7c:	4313      	orrs	r3, r2
 8004d7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004d80:	697b      	ldr	r3, [r7, #20]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	681a      	ldr	r2, [r3, #0]
 8004d86:	4bab      	ldr	r3, [pc, #684]	@ (8005034 <UART_SetConfig+0x2dc>)
 8004d88:	4013      	ands	r3, r2
 8004d8a:	697a      	ldr	r2, [r7, #20]
 8004d8c:	6812      	ldr	r2, [r2, #0]
 8004d8e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004d90:	430b      	orrs	r3, r1
 8004d92:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004d94:	697b      	ldr	r3, [r7, #20]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	685b      	ldr	r3, [r3, #4]
 8004d9a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004d9e:	697b      	ldr	r3, [r7, #20]
 8004da0:	68da      	ldr	r2, [r3, #12]
 8004da2:	697b      	ldr	r3, [r7, #20]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	430a      	orrs	r2, r1
 8004da8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004daa:	697b      	ldr	r3, [r7, #20]
 8004dac:	699b      	ldr	r3, [r3, #24]
 8004dae:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004db0:	697b      	ldr	r3, [r7, #20]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	4aa0      	ldr	r2, [pc, #640]	@ (8005038 <UART_SetConfig+0x2e0>)
 8004db6:	4293      	cmp	r3, r2
 8004db8:	d004      	beq.n	8004dc4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004dba:	697b      	ldr	r3, [r7, #20]
 8004dbc:	6a1b      	ldr	r3, [r3, #32]
 8004dbe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004dc0:	4313      	orrs	r3, r2
 8004dc2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004dc4:	697b      	ldr	r3, [r7, #20]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	689b      	ldr	r3, [r3, #8]
 8004dca:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8004dce:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8004dd2:	697a      	ldr	r2, [r7, #20]
 8004dd4:	6812      	ldr	r2, [r2, #0]
 8004dd6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004dd8:	430b      	orrs	r3, r1
 8004dda:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004ddc:	697b      	ldr	r3, [r7, #20]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004de2:	f023 010f 	bic.w	r1, r3, #15
 8004de6:	697b      	ldr	r3, [r7, #20]
 8004de8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004dea:	697b      	ldr	r3, [r7, #20]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	430a      	orrs	r2, r1
 8004df0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004df2:	697b      	ldr	r3, [r7, #20]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	4a91      	ldr	r2, [pc, #580]	@ (800503c <UART_SetConfig+0x2e4>)
 8004df8:	4293      	cmp	r3, r2
 8004dfa:	d125      	bne.n	8004e48 <UART_SetConfig+0xf0>
 8004dfc:	4b90      	ldr	r3, [pc, #576]	@ (8005040 <UART_SetConfig+0x2e8>)
 8004dfe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e02:	f003 0303 	and.w	r3, r3, #3
 8004e06:	2b03      	cmp	r3, #3
 8004e08:	d81a      	bhi.n	8004e40 <UART_SetConfig+0xe8>
 8004e0a:	a201      	add	r2, pc, #4	@ (adr r2, 8004e10 <UART_SetConfig+0xb8>)
 8004e0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e10:	08004e21 	.word	0x08004e21
 8004e14:	08004e31 	.word	0x08004e31
 8004e18:	08004e29 	.word	0x08004e29
 8004e1c:	08004e39 	.word	0x08004e39
 8004e20:	2301      	movs	r3, #1
 8004e22:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004e26:	e0d6      	b.n	8004fd6 <UART_SetConfig+0x27e>
 8004e28:	2302      	movs	r3, #2
 8004e2a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004e2e:	e0d2      	b.n	8004fd6 <UART_SetConfig+0x27e>
 8004e30:	2304      	movs	r3, #4
 8004e32:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004e36:	e0ce      	b.n	8004fd6 <UART_SetConfig+0x27e>
 8004e38:	2308      	movs	r3, #8
 8004e3a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004e3e:	e0ca      	b.n	8004fd6 <UART_SetConfig+0x27e>
 8004e40:	2310      	movs	r3, #16
 8004e42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004e46:	e0c6      	b.n	8004fd6 <UART_SetConfig+0x27e>
 8004e48:	697b      	ldr	r3, [r7, #20]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	4a7d      	ldr	r2, [pc, #500]	@ (8005044 <UART_SetConfig+0x2ec>)
 8004e4e:	4293      	cmp	r3, r2
 8004e50:	d138      	bne.n	8004ec4 <UART_SetConfig+0x16c>
 8004e52:	4b7b      	ldr	r3, [pc, #492]	@ (8005040 <UART_SetConfig+0x2e8>)
 8004e54:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e58:	f003 030c 	and.w	r3, r3, #12
 8004e5c:	2b0c      	cmp	r3, #12
 8004e5e:	d82d      	bhi.n	8004ebc <UART_SetConfig+0x164>
 8004e60:	a201      	add	r2, pc, #4	@ (adr r2, 8004e68 <UART_SetConfig+0x110>)
 8004e62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e66:	bf00      	nop
 8004e68:	08004e9d 	.word	0x08004e9d
 8004e6c:	08004ebd 	.word	0x08004ebd
 8004e70:	08004ebd 	.word	0x08004ebd
 8004e74:	08004ebd 	.word	0x08004ebd
 8004e78:	08004ead 	.word	0x08004ead
 8004e7c:	08004ebd 	.word	0x08004ebd
 8004e80:	08004ebd 	.word	0x08004ebd
 8004e84:	08004ebd 	.word	0x08004ebd
 8004e88:	08004ea5 	.word	0x08004ea5
 8004e8c:	08004ebd 	.word	0x08004ebd
 8004e90:	08004ebd 	.word	0x08004ebd
 8004e94:	08004ebd 	.word	0x08004ebd
 8004e98:	08004eb5 	.word	0x08004eb5
 8004e9c:	2300      	movs	r3, #0
 8004e9e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004ea2:	e098      	b.n	8004fd6 <UART_SetConfig+0x27e>
 8004ea4:	2302      	movs	r3, #2
 8004ea6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004eaa:	e094      	b.n	8004fd6 <UART_SetConfig+0x27e>
 8004eac:	2304      	movs	r3, #4
 8004eae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004eb2:	e090      	b.n	8004fd6 <UART_SetConfig+0x27e>
 8004eb4:	2308      	movs	r3, #8
 8004eb6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004eba:	e08c      	b.n	8004fd6 <UART_SetConfig+0x27e>
 8004ebc:	2310      	movs	r3, #16
 8004ebe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004ec2:	e088      	b.n	8004fd6 <UART_SetConfig+0x27e>
 8004ec4:	697b      	ldr	r3, [r7, #20]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	4a5f      	ldr	r2, [pc, #380]	@ (8005048 <UART_SetConfig+0x2f0>)
 8004eca:	4293      	cmp	r3, r2
 8004ecc:	d125      	bne.n	8004f1a <UART_SetConfig+0x1c2>
 8004ece:	4b5c      	ldr	r3, [pc, #368]	@ (8005040 <UART_SetConfig+0x2e8>)
 8004ed0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ed4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004ed8:	2b30      	cmp	r3, #48	@ 0x30
 8004eda:	d016      	beq.n	8004f0a <UART_SetConfig+0x1b2>
 8004edc:	2b30      	cmp	r3, #48	@ 0x30
 8004ede:	d818      	bhi.n	8004f12 <UART_SetConfig+0x1ba>
 8004ee0:	2b20      	cmp	r3, #32
 8004ee2:	d00a      	beq.n	8004efa <UART_SetConfig+0x1a2>
 8004ee4:	2b20      	cmp	r3, #32
 8004ee6:	d814      	bhi.n	8004f12 <UART_SetConfig+0x1ba>
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d002      	beq.n	8004ef2 <UART_SetConfig+0x19a>
 8004eec:	2b10      	cmp	r3, #16
 8004eee:	d008      	beq.n	8004f02 <UART_SetConfig+0x1aa>
 8004ef0:	e00f      	b.n	8004f12 <UART_SetConfig+0x1ba>
 8004ef2:	2300      	movs	r3, #0
 8004ef4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004ef8:	e06d      	b.n	8004fd6 <UART_SetConfig+0x27e>
 8004efa:	2302      	movs	r3, #2
 8004efc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004f00:	e069      	b.n	8004fd6 <UART_SetConfig+0x27e>
 8004f02:	2304      	movs	r3, #4
 8004f04:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004f08:	e065      	b.n	8004fd6 <UART_SetConfig+0x27e>
 8004f0a:	2308      	movs	r3, #8
 8004f0c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004f10:	e061      	b.n	8004fd6 <UART_SetConfig+0x27e>
 8004f12:	2310      	movs	r3, #16
 8004f14:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004f18:	e05d      	b.n	8004fd6 <UART_SetConfig+0x27e>
 8004f1a:	697b      	ldr	r3, [r7, #20]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	4a4b      	ldr	r2, [pc, #300]	@ (800504c <UART_SetConfig+0x2f4>)
 8004f20:	4293      	cmp	r3, r2
 8004f22:	d125      	bne.n	8004f70 <UART_SetConfig+0x218>
 8004f24:	4b46      	ldr	r3, [pc, #280]	@ (8005040 <UART_SetConfig+0x2e8>)
 8004f26:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f2a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004f2e:	2bc0      	cmp	r3, #192	@ 0xc0
 8004f30:	d016      	beq.n	8004f60 <UART_SetConfig+0x208>
 8004f32:	2bc0      	cmp	r3, #192	@ 0xc0
 8004f34:	d818      	bhi.n	8004f68 <UART_SetConfig+0x210>
 8004f36:	2b80      	cmp	r3, #128	@ 0x80
 8004f38:	d00a      	beq.n	8004f50 <UART_SetConfig+0x1f8>
 8004f3a:	2b80      	cmp	r3, #128	@ 0x80
 8004f3c:	d814      	bhi.n	8004f68 <UART_SetConfig+0x210>
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d002      	beq.n	8004f48 <UART_SetConfig+0x1f0>
 8004f42:	2b40      	cmp	r3, #64	@ 0x40
 8004f44:	d008      	beq.n	8004f58 <UART_SetConfig+0x200>
 8004f46:	e00f      	b.n	8004f68 <UART_SetConfig+0x210>
 8004f48:	2300      	movs	r3, #0
 8004f4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004f4e:	e042      	b.n	8004fd6 <UART_SetConfig+0x27e>
 8004f50:	2302      	movs	r3, #2
 8004f52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004f56:	e03e      	b.n	8004fd6 <UART_SetConfig+0x27e>
 8004f58:	2304      	movs	r3, #4
 8004f5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004f5e:	e03a      	b.n	8004fd6 <UART_SetConfig+0x27e>
 8004f60:	2308      	movs	r3, #8
 8004f62:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004f66:	e036      	b.n	8004fd6 <UART_SetConfig+0x27e>
 8004f68:	2310      	movs	r3, #16
 8004f6a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004f6e:	e032      	b.n	8004fd6 <UART_SetConfig+0x27e>
 8004f70:	697b      	ldr	r3, [r7, #20]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	4a30      	ldr	r2, [pc, #192]	@ (8005038 <UART_SetConfig+0x2e0>)
 8004f76:	4293      	cmp	r3, r2
 8004f78:	d12a      	bne.n	8004fd0 <UART_SetConfig+0x278>
 8004f7a:	4b31      	ldr	r3, [pc, #196]	@ (8005040 <UART_SetConfig+0x2e8>)
 8004f7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f80:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004f84:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004f88:	d01a      	beq.n	8004fc0 <UART_SetConfig+0x268>
 8004f8a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004f8e:	d81b      	bhi.n	8004fc8 <UART_SetConfig+0x270>
 8004f90:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004f94:	d00c      	beq.n	8004fb0 <UART_SetConfig+0x258>
 8004f96:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004f9a:	d815      	bhi.n	8004fc8 <UART_SetConfig+0x270>
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d003      	beq.n	8004fa8 <UART_SetConfig+0x250>
 8004fa0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004fa4:	d008      	beq.n	8004fb8 <UART_SetConfig+0x260>
 8004fa6:	e00f      	b.n	8004fc8 <UART_SetConfig+0x270>
 8004fa8:	2300      	movs	r3, #0
 8004faa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004fae:	e012      	b.n	8004fd6 <UART_SetConfig+0x27e>
 8004fb0:	2302      	movs	r3, #2
 8004fb2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004fb6:	e00e      	b.n	8004fd6 <UART_SetConfig+0x27e>
 8004fb8:	2304      	movs	r3, #4
 8004fba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004fbe:	e00a      	b.n	8004fd6 <UART_SetConfig+0x27e>
 8004fc0:	2308      	movs	r3, #8
 8004fc2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004fc6:	e006      	b.n	8004fd6 <UART_SetConfig+0x27e>
 8004fc8:	2310      	movs	r3, #16
 8004fca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004fce:	e002      	b.n	8004fd6 <UART_SetConfig+0x27e>
 8004fd0:	2310      	movs	r3, #16
 8004fd2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004fd6:	697b      	ldr	r3, [r7, #20]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	4a17      	ldr	r2, [pc, #92]	@ (8005038 <UART_SetConfig+0x2e0>)
 8004fdc:	4293      	cmp	r3, r2
 8004fde:	f040 80a8 	bne.w	8005132 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004fe2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004fe6:	2b08      	cmp	r3, #8
 8004fe8:	d834      	bhi.n	8005054 <UART_SetConfig+0x2fc>
 8004fea:	a201      	add	r2, pc, #4	@ (adr r2, 8004ff0 <UART_SetConfig+0x298>)
 8004fec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ff0:	08005015 	.word	0x08005015
 8004ff4:	08005055 	.word	0x08005055
 8004ff8:	0800501d 	.word	0x0800501d
 8004ffc:	08005055 	.word	0x08005055
 8005000:	08005023 	.word	0x08005023
 8005004:	08005055 	.word	0x08005055
 8005008:	08005055 	.word	0x08005055
 800500c:	08005055 	.word	0x08005055
 8005010:	0800502b 	.word	0x0800502b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005014:	f7ff fa16 	bl	8004444 <HAL_RCC_GetPCLK1Freq>
 8005018:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800501a:	e021      	b.n	8005060 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800501c:	4b0c      	ldr	r3, [pc, #48]	@ (8005050 <UART_SetConfig+0x2f8>)
 800501e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005020:	e01e      	b.n	8005060 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005022:	f7ff f9a1 	bl	8004368 <HAL_RCC_GetSysClockFreq>
 8005026:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005028:	e01a      	b.n	8005060 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800502a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800502e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005030:	e016      	b.n	8005060 <UART_SetConfig+0x308>
 8005032:	bf00      	nop
 8005034:	cfff69f3 	.word	0xcfff69f3
 8005038:	40008000 	.word	0x40008000
 800503c:	40013800 	.word	0x40013800
 8005040:	40021000 	.word	0x40021000
 8005044:	40004400 	.word	0x40004400
 8005048:	40004800 	.word	0x40004800
 800504c:	40004c00 	.word	0x40004c00
 8005050:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8005054:	2300      	movs	r3, #0
 8005056:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005058:	2301      	movs	r3, #1
 800505a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800505e:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005060:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005062:	2b00      	cmp	r3, #0
 8005064:	f000 812a 	beq.w	80052bc <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005068:	697b      	ldr	r3, [r7, #20]
 800506a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800506c:	4a9e      	ldr	r2, [pc, #632]	@ (80052e8 <UART_SetConfig+0x590>)
 800506e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005072:	461a      	mov	r2, r3
 8005074:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005076:	fbb3 f3f2 	udiv	r3, r3, r2
 800507a:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800507c:	697b      	ldr	r3, [r7, #20]
 800507e:	685a      	ldr	r2, [r3, #4]
 8005080:	4613      	mov	r3, r2
 8005082:	005b      	lsls	r3, r3, #1
 8005084:	4413      	add	r3, r2
 8005086:	69ba      	ldr	r2, [r7, #24]
 8005088:	429a      	cmp	r2, r3
 800508a:	d305      	bcc.n	8005098 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800508c:	697b      	ldr	r3, [r7, #20]
 800508e:	685b      	ldr	r3, [r3, #4]
 8005090:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005092:	69ba      	ldr	r2, [r7, #24]
 8005094:	429a      	cmp	r2, r3
 8005096:	d903      	bls.n	80050a0 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8005098:	2301      	movs	r3, #1
 800509a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800509e:	e10d      	b.n	80052bc <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80050a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050a2:	2200      	movs	r2, #0
 80050a4:	60bb      	str	r3, [r7, #8]
 80050a6:	60fa      	str	r2, [r7, #12]
 80050a8:	697b      	ldr	r3, [r7, #20]
 80050aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050ac:	4a8e      	ldr	r2, [pc, #568]	@ (80052e8 <UART_SetConfig+0x590>)
 80050ae:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80050b2:	b29b      	uxth	r3, r3
 80050b4:	2200      	movs	r2, #0
 80050b6:	603b      	str	r3, [r7, #0]
 80050b8:	607a      	str	r2, [r7, #4]
 80050ba:	e9d7 2300 	ldrd	r2, r3, [r7]
 80050be:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80050c2:	f7fb f8a9 	bl	8000218 <__aeabi_uldivmod>
 80050c6:	4602      	mov	r2, r0
 80050c8:	460b      	mov	r3, r1
 80050ca:	4610      	mov	r0, r2
 80050cc:	4619      	mov	r1, r3
 80050ce:	f04f 0200 	mov.w	r2, #0
 80050d2:	f04f 0300 	mov.w	r3, #0
 80050d6:	020b      	lsls	r3, r1, #8
 80050d8:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80050dc:	0202      	lsls	r2, r0, #8
 80050de:	6979      	ldr	r1, [r7, #20]
 80050e0:	6849      	ldr	r1, [r1, #4]
 80050e2:	0849      	lsrs	r1, r1, #1
 80050e4:	2000      	movs	r0, #0
 80050e6:	460c      	mov	r4, r1
 80050e8:	4605      	mov	r5, r0
 80050ea:	eb12 0804 	adds.w	r8, r2, r4
 80050ee:	eb43 0905 	adc.w	r9, r3, r5
 80050f2:	697b      	ldr	r3, [r7, #20]
 80050f4:	685b      	ldr	r3, [r3, #4]
 80050f6:	2200      	movs	r2, #0
 80050f8:	469a      	mov	sl, r3
 80050fa:	4693      	mov	fp, r2
 80050fc:	4652      	mov	r2, sl
 80050fe:	465b      	mov	r3, fp
 8005100:	4640      	mov	r0, r8
 8005102:	4649      	mov	r1, r9
 8005104:	f7fb f888 	bl	8000218 <__aeabi_uldivmod>
 8005108:	4602      	mov	r2, r0
 800510a:	460b      	mov	r3, r1
 800510c:	4613      	mov	r3, r2
 800510e:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005110:	6a3b      	ldr	r3, [r7, #32]
 8005112:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005116:	d308      	bcc.n	800512a <UART_SetConfig+0x3d2>
 8005118:	6a3b      	ldr	r3, [r7, #32]
 800511a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800511e:	d204      	bcs.n	800512a <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8005120:	697b      	ldr	r3, [r7, #20]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	6a3a      	ldr	r2, [r7, #32]
 8005126:	60da      	str	r2, [r3, #12]
 8005128:	e0c8      	b.n	80052bc <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 800512a:	2301      	movs	r3, #1
 800512c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005130:	e0c4      	b.n	80052bc <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005132:	697b      	ldr	r3, [r7, #20]
 8005134:	69db      	ldr	r3, [r3, #28]
 8005136:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800513a:	d167      	bne.n	800520c <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 800513c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005140:	2b08      	cmp	r3, #8
 8005142:	d828      	bhi.n	8005196 <UART_SetConfig+0x43e>
 8005144:	a201      	add	r2, pc, #4	@ (adr r2, 800514c <UART_SetConfig+0x3f4>)
 8005146:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800514a:	bf00      	nop
 800514c:	08005171 	.word	0x08005171
 8005150:	08005179 	.word	0x08005179
 8005154:	08005181 	.word	0x08005181
 8005158:	08005197 	.word	0x08005197
 800515c:	08005187 	.word	0x08005187
 8005160:	08005197 	.word	0x08005197
 8005164:	08005197 	.word	0x08005197
 8005168:	08005197 	.word	0x08005197
 800516c:	0800518f 	.word	0x0800518f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005170:	f7ff f968 	bl	8004444 <HAL_RCC_GetPCLK1Freq>
 8005174:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005176:	e014      	b.n	80051a2 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005178:	f7ff f97a 	bl	8004470 <HAL_RCC_GetPCLK2Freq>
 800517c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800517e:	e010      	b.n	80051a2 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005180:	4b5a      	ldr	r3, [pc, #360]	@ (80052ec <UART_SetConfig+0x594>)
 8005182:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005184:	e00d      	b.n	80051a2 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005186:	f7ff f8ef 	bl	8004368 <HAL_RCC_GetSysClockFreq>
 800518a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800518c:	e009      	b.n	80051a2 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800518e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005192:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005194:	e005      	b.n	80051a2 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 8005196:	2300      	movs	r3, #0
 8005198:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800519a:	2301      	movs	r3, #1
 800519c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80051a0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80051a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	f000 8089 	beq.w	80052bc <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80051aa:	697b      	ldr	r3, [r7, #20]
 80051ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051ae:	4a4e      	ldr	r2, [pc, #312]	@ (80052e8 <UART_SetConfig+0x590>)
 80051b0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80051b4:	461a      	mov	r2, r3
 80051b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051b8:	fbb3 f3f2 	udiv	r3, r3, r2
 80051bc:	005a      	lsls	r2, r3, #1
 80051be:	697b      	ldr	r3, [r7, #20]
 80051c0:	685b      	ldr	r3, [r3, #4]
 80051c2:	085b      	lsrs	r3, r3, #1
 80051c4:	441a      	add	r2, r3
 80051c6:	697b      	ldr	r3, [r7, #20]
 80051c8:	685b      	ldr	r3, [r3, #4]
 80051ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80051ce:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80051d0:	6a3b      	ldr	r3, [r7, #32]
 80051d2:	2b0f      	cmp	r3, #15
 80051d4:	d916      	bls.n	8005204 <UART_SetConfig+0x4ac>
 80051d6:	6a3b      	ldr	r3, [r7, #32]
 80051d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80051dc:	d212      	bcs.n	8005204 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80051de:	6a3b      	ldr	r3, [r7, #32]
 80051e0:	b29b      	uxth	r3, r3
 80051e2:	f023 030f 	bic.w	r3, r3, #15
 80051e6:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80051e8:	6a3b      	ldr	r3, [r7, #32]
 80051ea:	085b      	lsrs	r3, r3, #1
 80051ec:	b29b      	uxth	r3, r3
 80051ee:	f003 0307 	and.w	r3, r3, #7
 80051f2:	b29a      	uxth	r2, r3
 80051f4:	8bfb      	ldrh	r3, [r7, #30]
 80051f6:	4313      	orrs	r3, r2
 80051f8:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80051fa:	697b      	ldr	r3, [r7, #20]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	8bfa      	ldrh	r2, [r7, #30]
 8005200:	60da      	str	r2, [r3, #12]
 8005202:	e05b      	b.n	80052bc <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8005204:	2301      	movs	r3, #1
 8005206:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800520a:	e057      	b.n	80052bc <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 800520c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005210:	2b08      	cmp	r3, #8
 8005212:	d828      	bhi.n	8005266 <UART_SetConfig+0x50e>
 8005214:	a201      	add	r2, pc, #4	@ (adr r2, 800521c <UART_SetConfig+0x4c4>)
 8005216:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800521a:	bf00      	nop
 800521c:	08005241 	.word	0x08005241
 8005220:	08005249 	.word	0x08005249
 8005224:	08005251 	.word	0x08005251
 8005228:	08005267 	.word	0x08005267
 800522c:	08005257 	.word	0x08005257
 8005230:	08005267 	.word	0x08005267
 8005234:	08005267 	.word	0x08005267
 8005238:	08005267 	.word	0x08005267
 800523c:	0800525f 	.word	0x0800525f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005240:	f7ff f900 	bl	8004444 <HAL_RCC_GetPCLK1Freq>
 8005244:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005246:	e014      	b.n	8005272 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005248:	f7ff f912 	bl	8004470 <HAL_RCC_GetPCLK2Freq>
 800524c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800524e:	e010      	b.n	8005272 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005250:	4b26      	ldr	r3, [pc, #152]	@ (80052ec <UART_SetConfig+0x594>)
 8005252:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005254:	e00d      	b.n	8005272 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005256:	f7ff f887 	bl	8004368 <HAL_RCC_GetSysClockFreq>
 800525a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800525c:	e009      	b.n	8005272 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800525e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005262:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005264:	e005      	b.n	8005272 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 8005266:	2300      	movs	r3, #0
 8005268:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800526a:	2301      	movs	r3, #1
 800526c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005270:	bf00      	nop
    }

    if (pclk != 0U)
 8005272:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005274:	2b00      	cmp	r3, #0
 8005276:	d021      	beq.n	80052bc <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005278:	697b      	ldr	r3, [r7, #20]
 800527a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800527c:	4a1a      	ldr	r2, [pc, #104]	@ (80052e8 <UART_SetConfig+0x590>)
 800527e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005282:	461a      	mov	r2, r3
 8005284:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005286:	fbb3 f2f2 	udiv	r2, r3, r2
 800528a:	697b      	ldr	r3, [r7, #20]
 800528c:	685b      	ldr	r3, [r3, #4]
 800528e:	085b      	lsrs	r3, r3, #1
 8005290:	441a      	add	r2, r3
 8005292:	697b      	ldr	r3, [r7, #20]
 8005294:	685b      	ldr	r3, [r3, #4]
 8005296:	fbb2 f3f3 	udiv	r3, r2, r3
 800529a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800529c:	6a3b      	ldr	r3, [r7, #32]
 800529e:	2b0f      	cmp	r3, #15
 80052a0:	d909      	bls.n	80052b6 <UART_SetConfig+0x55e>
 80052a2:	6a3b      	ldr	r3, [r7, #32]
 80052a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80052a8:	d205      	bcs.n	80052b6 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80052aa:	6a3b      	ldr	r3, [r7, #32]
 80052ac:	b29a      	uxth	r2, r3
 80052ae:	697b      	ldr	r3, [r7, #20]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	60da      	str	r2, [r3, #12]
 80052b4:	e002      	b.n	80052bc <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 80052b6:	2301      	movs	r3, #1
 80052b8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80052bc:	697b      	ldr	r3, [r7, #20]
 80052be:	2201      	movs	r2, #1
 80052c0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80052c4:	697b      	ldr	r3, [r7, #20]
 80052c6:	2201      	movs	r2, #1
 80052c8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80052cc:	697b      	ldr	r3, [r7, #20]
 80052ce:	2200      	movs	r2, #0
 80052d0:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80052d2:	697b      	ldr	r3, [r7, #20]
 80052d4:	2200      	movs	r2, #0
 80052d6:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80052d8:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80052dc:	4618      	mov	r0, r3
 80052de:	3730      	adds	r7, #48	@ 0x30
 80052e0:	46bd      	mov	sp, r7
 80052e2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80052e6:	bf00      	nop
 80052e8:	080062c8 	.word	0x080062c8
 80052ec:	00f42400 	.word	0x00f42400

080052f0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80052f0:	b480      	push	{r7}
 80052f2:	b083      	sub	sp, #12
 80052f4:	af00      	add	r7, sp, #0
 80052f6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052fc:	f003 0308 	and.w	r3, r3, #8
 8005300:	2b00      	cmp	r3, #0
 8005302:	d00a      	beq.n	800531a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	685b      	ldr	r3, [r3, #4]
 800530a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	430a      	orrs	r2, r1
 8005318:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800531e:	f003 0301 	and.w	r3, r3, #1
 8005322:	2b00      	cmp	r3, #0
 8005324:	d00a      	beq.n	800533c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	685b      	ldr	r3, [r3, #4]
 800532c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	430a      	orrs	r2, r1
 800533a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005340:	f003 0302 	and.w	r3, r3, #2
 8005344:	2b00      	cmp	r3, #0
 8005346:	d00a      	beq.n	800535e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	685b      	ldr	r3, [r3, #4]
 800534e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	430a      	orrs	r2, r1
 800535c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005362:	f003 0304 	and.w	r3, r3, #4
 8005366:	2b00      	cmp	r3, #0
 8005368:	d00a      	beq.n	8005380 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	685b      	ldr	r3, [r3, #4]
 8005370:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	430a      	orrs	r2, r1
 800537e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005384:	f003 0310 	and.w	r3, r3, #16
 8005388:	2b00      	cmp	r3, #0
 800538a:	d00a      	beq.n	80053a2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	689b      	ldr	r3, [r3, #8]
 8005392:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	430a      	orrs	r2, r1
 80053a0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053a6:	f003 0320 	and.w	r3, r3, #32
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d00a      	beq.n	80053c4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	689b      	ldr	r3, [r3, #8]
 80053b4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	430a      	orrs	r2, r1
 80053c2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d01a      	beq.n	8005406 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	685b      	ldr	r3, [r3, #4]
 80053d6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	430a      	orrs	r2, r1
 80053e4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053ea:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80053ee:	d10a      	bne.n	8005406 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	685b      	ldr	r3, [r3, #4]
 80053f6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	430a      	orrs	r2, r1
 8005404:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800540a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800540e:	2b00      	cmp	r3, #0
 8005410:	d00a      	beq.n	8005428 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	685b      	ldr	r3, [r3, #4]
 8005418:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	430a      	orrs	r2, r1
 8005426:	605a      	str	r2, [r3, #4]
  }
}
 8005428:	bf00      	nop
 800542a:	370c      	adds	r7, #12
 800542c:	46bd      	mov	sp, r7
 800542e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005432:	4770      	bx	lr

08005434 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005434:	b580      	push	{r7, lr}
 8005436:	b098      	sub	sp, #96	@ 0x60
 8005438:	af02      	add	r7, sp, #8
 800543a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	2200      	movs	r2, #0
 8005440:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005444:	f7fb fe12 	bl	800106c <HAL_GetTick>
 8005448:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	f003 0308 	and.w	r3, r3, #8
 8005454:	2b08      	cmp	r3, #8
 8005456:	d12f      	bne.n	80054b8 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005458:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800545c:	9300      	str	r3, [sp, #0]
 800545e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005460:	2200      	movs	r2, #0
 8005462:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005466:	6878      	ldr	r0, [r7, #4]
 8005468:	f000 f88e 	bl	8005588 <UART_WaitOnFlagUntilTimeout>
 800546c:	4603      	mov	r3, r0
 800546e:	2b00      	cmp	r3, #0
 8005470:	d022      	beq.n	80054b8 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005478:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800547a:	e853 3f00 	ldrex	r3, [r3]
 800547e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005480:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005482:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005486:	653b      	str	r3, [r7, #80]	@ 0x50
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	461a      	mov	r2, r3
 800548e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005490:	647b      	str	r3, [r7, #68]	@ 0x44
 8005492:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005494:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005496:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005498:	e841 2300 	strex	r3, r2, [r1]
 800549c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800549e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d1e6      	bne.n	8005472 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	2220      	movs	r2, #32
 80054a8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	2200      	movs	r2, #0
 80054b0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80054b4:	2303      	movs	r3, #3
 80054b6:	e063      	b.n	8005580 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	f003 0304 	and.w	r3, r3, #4
 80054c2:	2b04      	cmp	r3, #4
 80054c4:	d149      	bne.n	800555a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80054c6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80054ca:	9300      	str	r3, [sp, #0]
 80054cc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80054ce:	2200      	movs	r2, #0
 80054d0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80054d4:	6878      	ldr	r0, [r7, #4]
 80054d6:	f000 f857 	bl	8005588 <UART_WaitOnFlagUntilTimeout>
 80054da:	4603      	mov	r3, r0
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d03c      	beq.n	800555a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054e8:	e853 3f00 	ldrex	r3, [r3]
 80054ec:	623b      	str	r3, [r7, #32]
   return(result);
 80054ee:	6a3b      	ldr	r3, [r7, #32]
 80054f0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80054f4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	461a      	mov	r2, r3
 80054fc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80054fe:	633b      	str	r3, [r7, #48]	@ 0x30
 8005500:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005502:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005504:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005506:	e841 2300 	strex	r3, r2, [r1]
 800550a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800550c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800550e:	2b00      	cmp	r3, #0
 8005510:	d1e6      	bne.n	80054e0 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	3308      	adds	r3, #8
 8005518:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800551a:	693b      	ldr	r3, [r7, #16]
 800551c:	e853 3f00 	ldrex	r3, [r3]
 8005520:	60fb      	str	r3, [r7, #12]
   return(result);
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	f023 0301 	bic.w	r3, r3, #1
 8005528:	64bb      	str	r3, [r7, #72]	@ 0x48
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	3308      	adds	r3, #8
 8005530:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005532:	61fa      	str	r2, [r7, #28]
 8005534:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005536:	69b9      	ldr	r1, [r7, #24]
 8005538:	69fa      	ldr	r2, [r7, #28]
 800553a:	e841 2300 	strex	r3, r2, [r1]
 800553e:	617b      	str	r3, [r7, #20]
   return(result);
 8005540:	697b      	ldr	r3, [r7, #20]
 8005542:	2b00      	cmp	r3, #0
 8005544:	d1e5      	bne.n	8005512 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	2220      	movs	r2, #32
 800554a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	2200      	movs	r2, #0
 8005552:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005556:	2303      	movs	r3, #3
 8005558:	e012      	b.n	8005580 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	2220      	movs	r2, #32
 800555e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	2220      	movs	r2, #32
 8005566:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	2200      	movs	r2, #0
 800556e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	2200      	movs	r2, #0
 8005574:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	2200      	movs	r2, #0
 800557a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800557e:	2300      	movs	r3, #0
}
 8005580:	4618      	mov	r0, r3
 8005582:	3758      	adds	r7, #88	@ 0x58
 8005584:	46bd      	mov	sp, r7
 8005586:	bd80      	pop	{r7, pc}

08005588 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005588:	b580      	push	{r7, lr}
 800558a:	b084      	sub	sp, #16
 800558c:	af00      	add	r7, sp, #0
 800558e:	60f8      	str	r0, [r7, #12]
 8005590:	60b9      	str	r1, [r7, #8]
 8005592:	603b      	str	r3, [r7, #0]
 8005594:	4613      	mov	r3, r2
 8005596:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005598:	e04f      	b.n	800563a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800559a:	69bb      	ldr	r3, [r7, #24]
 800559c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80055a0:	d04b      	beq.n	800563a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80055a2:	f7fb fd63 	bl	800106c <HAL_GetTick>
 80055a6:	4602      	mov	r2, r0
 80055a8:	683b      	ldr	r3, [r7, #0]
 80055aa:	1ad3      	subs	r3, r2, r3
 80055ac:	69ba      	ldr	r2, [r7, #24]
 80055ae:	429a      	cmp	r2, r3
 80055b0:	d302      	bcc.n	80055b8 <UART_WaitOnFlagUntilTimeout+0x30>
 80055b2:	69bb      	ldr	r3, [r7, #24]
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d101      	bne.n	80055bc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80055b8:	2303      	movs	r3, #3
 80055ba:	e04e      	b.n	800565a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	f003 0304 	and.w	r3, r3, #4
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d037      	beq.n	800563a <UART_WaitOnFlagUntilTimeout+0xb2>
 80055ca:	68bb      	ldr	r3, [r7, #8]
 80055cc:	2b80      	cmp	r3, #128	@ 0x80
 80055ce:	d034      	beq.n	800563a <UART_WaitOnFlagUntilTimeout+0xb2>
 80055d0:	68bb      	ldr	r3, [r7, #8]
 80055d2:	2b40      	cmp	r3, #64	@ 0x40
 80055d4:	d031      	beq.n	800563a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	69db      	ldr	r3, [r3, #28]
 80055dc:	f003 0308 	and.w	r3, r3, #8
 80055e0:	2b08      	cmp	r3, #8
 80055e2:	d110      	bne.n	8005606 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	2208      	movs	r2, #8
 80055ea:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80055ec:	68f8      	ldr	r0, [r7, #12]
 80055ee:	f000 f838 	bl	8005662 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	2208      	movs	r2, #8
 80055f6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	2200      	movs	r2, #0
 80055fe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8005602:	2301      	movs	r3, #1
 8005604:	e029      	b.n	800565a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	69db      	ldr	r3, [r3, #28]
 800560c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005610:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005614:	d111      	bne.n	800563a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800561e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005620:	68f8      	ldr	r0, [r7, #12]
 8005622:	f000 f81e 	bl	8005662 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	2220      	movs	r2, #32
 800562a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	2200      	movs	r2, #0
 8005632:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8005636:	2303      	movs	r3, #3
 8005638:	e00f      	b.n	800565a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	69da      	ldr	r2, [r3, #28]
 8005640:	68bb      	ldr	r3, [r7, #8]
 8005642:	4013      	ands	r3, r2
 8005644:	68ba      	ldr	r2, [r7, #8]
 8005646:	429a      	cmp	r2, r3
 8005648:	bf0c      	ite	eq
 800564a:	2301      	moveq	r3, #1
 800564c:	2300      	movne	r3, #0
 800564e:	b2db      	uxtb	r3, r3
 8005650:	461a      	mov	r2, r3
 8005652:	79fb      	ldrb	r3, [r7, #7]
 8005654:	429a      	cmp	r2, r3
 8005656:	d0a0      	beq.n	800559a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005658:	2300      	movs	r3, #0
}
 800565a:	4618      	mov	r0, r3
 800565c:	3710      	adds	r7, #16
 800565e:	46bd      	mov	sp, r7
 8005660:	bd80      	pop	{r7, pc}

08005662 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005662:	b480      	push	{r7}
 8005664:	b095      	sub	sp, #84	@ 0x54
 8005666:	af00      	add	r7, sp, #0
 8005668:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005670:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005672:	e853 3f00 	ldrex	r3, [r3]
 8005676:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005678:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800567a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800567e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	461a      	mov	r2, r3
 8005686:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005688:	643b      	str	r3, [r7, #64]	@ 0x40
 800568a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800568c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800568e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005690:	e841 2300 	strex	r3, r2, [r1]
 8005694:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005696:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005698:	2b00      	cmp	r3, #0
 800569a:	d1e6      	bne.n	800566a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	3308      	adds	r3, #8
 80056a2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056a4:	6a3b      	ldr	r3, [r7, #32]
 80056a6:	e853 3f00 	ldrex	r3, [r3]
 80056aa:	61fb      	str	r3, [r7, #28]
   return(result);
 80056ac:	69fb      	ldr	r3, [r7, #28]
 80056ae:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80056b2:	f023 0301 	bic.w	r3, r3, #1
 80056b6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	3308      	adds	r3, #8
 80056be:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80056c0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80056c2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056c4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80056c6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80056c8:	e841 2300 	strex	r3, r2, [r1]
 80056cc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80056ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d1e3      	bne.n	800569c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80056d8:	2b01      	cmp	r3, #1
 80056da:	d118      	bne.n	800570e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	e853 3f00 	ldrex	r3, [r3]
 80056e8:	60bb      	str	r3, [r7, #8]
   return(result);
 80056ea:	68bb      	ldr	r3, [r7, #8]
 80056ec:	f023 0310 	bic.w	r3, r3, #16
 80056f0:	647b      	str	r3, [r7, #68]	@ 0x44
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	461a      	mov	r2, r3
 80056f8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80056fa:	61bb      	str	r3, [r7, #24]
 80056fc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056fe:	6979      	ldr	r1, [r7, #20]
 8005700:	69ba      	ldr	r2, [r7, #24]
 8005702:	e841 2300 	strex	r3, r2, [r1]
 8005706:	613b      	str	r3, [r7, #16]
   return(result);
 8005708:	693b      	ldr	r3, [r7, #16]
 800570a:	2b00      	cmp	r3, #0
 800570c:	d1e6      	bne.n	80056dc <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	2220      	movs	r2, #32
 8005712:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	2200      	movs	r2, #0
 800571a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	2200      	movs	r2, #0
 8005720:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8005722:	bf00      	nop
 8005724:	3754      	adds	r7, #84	@ 0x54
 8005726:	46bd      	mov	sp, r7
 8005728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800572c:	4770      	bx	lr

0800572e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800572e:	b480      	push	{r7}
 8005730:	b085      	sub	sp, #20
 8005732:	af00      	add	r7, sp, #0
 8005734:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800573c:	2b01      	cmp	r3, #1
 800573e:	d101      	bne.n	8005744 <HAL_UARTEx_DisableFifoMode+0x16>
 8005740:	2302      	movs	r3, #2
 8005742:	e027      	b.n	8005794 <HAL_UARTEx_DisableFifoMode+0x66>
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	2201      	movs	r2, #1
 8005748:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	2224      	movs	r2, #36	@ 0x24
 8005750:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	681a      	ldr	r2, [r3, #0]
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	f022 0201 	bic.w	r2, r2, #1
 800576a:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8005772:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	2200      	movs	r2, #0
 8005778:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	68fa      	ldr	r2, [r7, #12]
 8005780:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	2220      	movs	r2, #32
 8005786:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	2200      	movs	r2, #0
 800578e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005792:	2300      	movs	r3, #0
}
 8005794:	4618      	mov	r0, r3
 8005796:	3714      	adds	r7, #20
 8005798:	46bd      	mov	sp, r7
 800579a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800579e:	4770      	bx	lr

080057a0 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80057a0:	b580      	push	{r7, lr}
 80057a2:	b084      	sub	sp, #16
 80057a4:	af00      	add	r7, sp, #0
 80057a6:	6078      	str	r0, [r7, #4]
 80057a8:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80057b0:	2b01      	cmp	r3, #1
 80057b2:	d101      	bne.n	80057b8 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80057b4:	2302      	movs	r3, #2
 80057b6:	e02d      	b.n	8005814 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	2201      	movs	r2, #1
 80057bc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	2224      	movs	r2, #36	@ 0x24
 80057c4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	681a      	ldr	r2, [r3, #0]
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	f022 0201 	bic.w	r2, r2, #1
 80057de:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	689b      	ldr	r3, [r3, #8]
 80057e6:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	683a      	ldr	r2, [r7, #0]
 80057f0:	430a      	orrs	r2, r1
 80057f2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80057f4:	6878      	ldr	r0, [r7, #4]
 80057f6:	f000 f84f 	bl	8005898 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	68fa      	ldr	r2, [r7, #12]
 8005800:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	2220      	movs	r2, #32
 8005806:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	2200      	movs	r2, #0
 800580e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005812:	2300      	movs	r3, #0
}
 8005814:	4618      	mov	r0, r3
 8005816:	3710      	adds	r7, #16
 8005818:	46bd      	mov	sp, r7
 800581a:	bd80      	pop	{r7, pc}

0800581c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800581c:	b580      	push	{r7, lr}
 800581e:	b084      	sub	sp, #16
 8005820:	af00      	add	r7, sp, #0
 8005822:	6078      	str	r0, [r7, #4]
 8005824:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800582c:	2b01      	cmp	r3, #1
 800582e:	d101      	bne.n	8005834 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005830:	2302      	movs	r3, #2
 8005832:	e02d      	b.n	8005890 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	2201      	movs	r2, #1
 8005838:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	2224      	movs	r2, #36	@ 0x24
 8005840:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	681a      	ldr	r2, [r3, #0]
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	f022 0201 	bic.w	r2, r2, #1
 800585a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	689b      	ldr	r3, [r3, #8]
 8005862:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	683a      	ldr	r2, [r7, #0]
 800586c:	430a      	orrs	r2, r1
 800586e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005870:	6878      	ldr	r0, [r7, #4]
 8005872:	f000 f811 	bl	8005898 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	68fa      	ldr	r2, [r7, #12]
 800587c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	2220      	movs	r2, #32
 8005882:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	2200      	movs	r2, #0
 800588a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800588e:	2300      	movs	r3, #0
}
 8005890:	4618      	mov	r0, r3
 8005892:	3710      	adds	r7, #16
 8005894:	46bd      	mov	sp, r7
 8005896:	bd80      	pop	{r7, pc}

08005898 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005898:	b480      	push	{r7}
 800589a:	b085      	sub	sp, #20
 800589c:	af00      	add	r7, sp, #0
 800589e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d108      	bne.n	80058ba <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	2201      	movs	r2, #1
 80058ac:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	2201      	movs	r2, #1
 80058b4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80058b8:	e031      	b.n	800591e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80058ba:	2308      	movs	r3, #8
 80058bc:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80058be:	2308      	movs	r3, #8
 80058c0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	689b      	ldr	r3, [r3, #8]
 80058c8:	0e5b      	lsrs	r3, r3, #25
 80058ca:	b2db      	uxtb	r3, r3
 80058cc:	f003 0307 	and.w	r3, r3, #7
 80058d0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	689b      	ldr	r3, [r3, #8]
 80058d8:	0f5b      	lsrs	r3, r3, #29
 80058da:	b2db      	uxtb	r3, r3
 80058dc:	f003 0307 	and.w	r3, r3, #7
 80058e0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80058e2:	7bbb      	ldrb	r3, [r7, #14]
 80058e4:	7b3a      	ldrb	r2, [r7, #12]
 80058e6:	4911      	ldr	r1, [pc, #68]	@ (800592c <UARTEx_SetNbDataToProcess+0x94>)
 80058e8:	5c8a      	ldrb	r2, [r1, r2]
 80058ea:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80058ee:	7b3a      	ldrb	r2, [r7, #12]
 80058f0:	490f      	ldr	r1, [pc, #60]	@ (8005930 <UARTEx_SetNbDataToProcess+0x98>)
 80058f2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80058f4:	fb93 f3f2 	sdiv	r3, r3, r2
 80058f8:	b29a      	uxth	r2, r3
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005900:	7bfb      	ldrb	r3, [r7, #15]
 8005902:	7b7a      	ldrb	r2, [r7, #13]
 8005904:	4909      	ldr	r1, [pc, #36]	@ (800592c <UARTEx_SetNbDataToProcess+0x94>)
 8005906:	5c8a      	ldrb	r2, [r1, r2]
 8005908:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800590c:	7b7a      	ldrb	r2, [r7, #13]
 800590e:	4908      	ldr	r1, [pc, #32]	@ (8005930 <UARTEx_SetNbDataToProcess+0x98>)
 8005910:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005912:	fb93 f3f2 	sdiv	r3, r3, r2
 8005916:	b29a      	uxth	r2, r3
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800591e:	bf00      	nop
 8005920:	3714      	adds	r7, #20
 8005922:	46bd      	mov	sp, r7
 8005924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005928:	4770      	bx	lr
 800592a:	bf00      	nop
 800592c:	080062e0 	.word	0x080062e0
 8005930:	080062e8 	.word	0x080062e8

08005934 <std>:
 8005934:	2300      	movs	r3, #0
 8005936:	b510      	push	{r4, lr}
 8005938:	4604      	mov	r4, r0
 800593a:	e9c0 3300 	strd	r3, r3, [r0]
 800593e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005942:	6083      	str	r3, [r0, #8]
 8005944:	8181      	strh	r1, [r0, #12]
 8005946:	6643      	str	r3, [r0, #100]	@ 0x64
 8005948:	81c2      	strh	r2, [r0, #14]
 800594a:	6183      	str	r3, [r0, #24]
 800594c:	4619      	mov	r1, r3
 800594e:	2208      	movs	r2, #8
 8005950:	305c      	adds	r0, #92	@ 0x5c
 8005952:	f000 f9e7 	bl	8005d24 <memset>
 8005956:	4b0d      	ldr	r3, [pc, #52]	@ (800598c <std+0x58>)
 8005958:	6263      	str	r3, [r4, #36]	@ 0x24
 800595a:	4b0d      	ldr	r3, [pc, #52]	@ (8005990 <std+0x5c>)
 800595c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800595e:	4b0d      	ldr	r3, [pc, #52]	@ (8005994 <std+0x60>)
 8005960:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005962:	4b0d      	ldr	r3, [pc, #52]	@ (8005998 <std+0x64>)
 8005964:	6323      	str	r3, [r4, #48]	@ 0x30
 8005966:	4b0d      	ldr	r3, [pc, #52]	@ (800599c <std+0x68>)
 8005968:	6224      	str	r4, [r4, #32]
 800596a:	429c      	cmp	r4, r3
 800596c:	d006      	beq.n	800597c <std+0x48>
 800596e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005972:	4294      	cmp	r4, r2
 8005974:	d002      	beq.n	800597c <std+0x48>
 8005976:	33d0      	adds	r3, #208	@ 0xd0
 8005978:	429c      	cmp	r4, r3
 800597a:	d105      	bne.n	8005988 <std+0x54>
 800597c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005980:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005984:	f000 ba46 	b.w	8005e14 <__retarget_lock_init_recursive>
 8005988:	bd10      	pop	{r4, pc}
 800598a:	bf00      	nop
 800598c:	08005b75 	.word	0x08005b75
 8005990:	08005b97 	.word	0x08005b97
 8005994:	08005bcf 	.word	0x08005bcf
 8005998:	08005bf3 	.word	0x08005bf3
 800599c:	20000350 	.word	0x20000350

080059a0 <stdio_exit_handler>:
 80059a0:	4a02      	ldr	r2, [pc, #8]	@ (80059ac <stdio_exit_handler+0xc>)
 80059a2:	4903      	ldr	r1, [pc, #12]	@ (80059b0 <stdio_exit_handler+0x10>)
 80059a4:	4803      	ldr	r0, [pc, #12]	@ (80059b4 <stdio_exit_handler+0x14>)
 80059a6:	f000 b869 	b.w	8005a7c <_fwalk_sglue>
 80059aa:	bf00      	nop
 80059ac:	20000084 	.word	0x20000084
 80059b0:	08006115 	.word	0x08006115
 80059b4:	20000094 	.word	0x20000094

080059b8 <cleanup_stdio>:
 80059b8:	6841      	ldr	r1, [r0, #4]
 80059ba:	4b0c      	ldr	r3, [pc, #48]	@ (80059ec <cleanup_stdio+0x34>)
 80059bc:	4299      	cmp	r1, r3
 80059be:	b510      	push	{r4, lr}
 80059c0:	4604      	mov	r4, r0
 80059c2:	d001      	beq.n	80059c8 <cleanup_stdio+0x10>
 80059c4:	f000 fba6 	bl	8006114 <_fflush_r>
 80059c8:	68a1      	ldr	r1, [r4, #8]
 80059ca:	4b09      	ldr	r3, [pc, #36]	@ (80059f0 <cleanup_stdio+0x38>)
 80059cc:	4299      	cmp	r1, r3
 80059ce:	d002      	beq.n	80059d6 <cleanup_stdio+0x1e>
 80059d0:	4620      	mov	r0, r4
 80059d2:	f000 fb9f 	bl	8006114 <_fflush_r>
 80059d6:	68e1      	ldr	r1, [r4, #12]
 80059d8:	4b06      	ldr	r3, [pc, #24]	@ (80059f4 <cleanup_stdio+0x3c>)
 80059da:	4299      	cmp	r1, r3
 80059dc:	d004      	beq.n	80059e8 <cleanup_stdio+0x30>
 80059de:	4620      	mov	r0, r4
 80059e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80059e4:	f000 bb96 	b.w	8006114 <_fflush_r>
 80059e8:	bd10      	pop	{r4, pc}
 80059ea:	bf00      	nop
 80059ec:	20000350 	.word	0x20000350
 80059f0:	200003b8 	.word	0x200003b8
 80059f4:	20000420 	.word	0x20000420

080059f8 <global_stdio_init.part.0>:
 80059f8:	b510      	push	{r4, lr}
 80059fa:	4b0b      	ldr	r3, [pc, #44]	@ (8005a28 <global_stdio_init.part.0+0x30>)
 80059fc:	4c0b      	ldr	r4, [pc, #44]	@ (8005a2c <global_stdio_init.part.0+0x34>)
 80059fe:	4a0c      	ldr	r2, [pc, #48]	@ (8005a30 <global_stdio_init.part.0+0x38>)
 8005a00:	601a      	str	r2, [r3, #0]
 8005a02:	4620      	mov	r0, r4
 8005a04:	2200      	movs	r2, #0
 8005a06:	2104      	movs	r1, #4
 8005a08:	f7ff ff94 	bl	8005934 <std>
 8005a0c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005a10:	2201      	movs	r2, #1
 8005a12:	2109      	movs	r1, #9
 8005a14:	f7ff ff8e 	bl	8005934 <std>
 8005a18:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005a1c:	2202      	movs	r2, #2
 8005a1e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005a22:	2112      	movs	r1, #18
 8005a24:	f7ff bf86 	b.w	8005934 <std>
 8005a28:	20000488 	.word	0x20000488
 8005a2c:	20000350 	.word	0x20000350
 8005a30:	080059a1 	.word	0x080059a1

08005a34 <__sfp_lock_acquire>:
 8005a34:	4801      	ldr	r0, [pc, #4]	@ (8005a3c <__sfp_lock_acquire+0x8>)
 8005a36:	f000 b9ee 	b.w	8005e16 <__retarget_lock_acquire_recursive>
 8005a3a:	bf00      	nop
 8005a3c:	20000491 	.word	0x20000491

08005a40 <__sfp_lock_release>:
 8005a40:	4801      	ldr	r0, [pc, #4]	@ (8005a48 <__sfp_lock_release+0x8>)
 8005a42:	f000 b9e9 	b.w	8005e18 <__retarget_lock_release_recursive>
 8005a46:	bf00      	nop
 8005a48:	20000491 	.word	0x20000491

08005a4c <__sinit>:
 8005a4c:	b510      	push	{r4, lr}
 8005a4e:	4604      	mov	r4, r0
 8005a50:	f7ff fff0 	bl	8005a34 <__sfp_lock_acquire>
 8005a54:	6a23      	ldr	r3, [r4, #32]
 8005a56:	b11b      	cbz	r3, 8005a60 <__sinit+0x14>
 8005a58:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005a5c:	f7ff bff0 	b.w	8005a40 <__sfp_lock_release>
 8005a60:	4b04      	ldr	r3, [pc, #16]	@ (8005a74 <__sinit+0x28>)
 8005a62:	6223      	str	r3, [r4, #32]
 8005a64:	4b04      	ldr	r3, [pc, #16]	@ (8005a78 <__sinit+0x2c>)
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d1f5      	bne.n	8005a58 <__sinit+0xc>
 8005a6c:	f7ff ffc4 	bl	80059f8 <global_stdio_init.part.0>
 8005a70:	e7f2      	b.n	8005a58 <__sinit+0xc>
 8005a72:	bf00      	nop
 8005a74:	080059b9 	.word	0x080059b9
 8005a78:	20000488 	.word	0x20000488

08005a7c <_fwalk_sglue>:
 8005a7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005a80:	4607      	mov	r7, r0
 8005a82:	4688      	mov	r8, r1
 8005a84:	4614      	mov	r4, r2
 8005a86:	2600      	movs	r6, #0
 8005a88:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005a8c:	f1b9 0901 	subs.w	r9, r9, #1
 8005a90:	d505      	bpl.n	8005a9e <_fwalk_sglue+0x22>
 8005a92:	6824      	ldr	r4, [r4, #0]
 8005a94:	2c00      	cmp	r4, #0
 8005a96:	d1f7      	bne.n	8005a88 <_fwalk_sglue+0xc>
 8005a98:	4630      	mov	r0, r6
 8005a9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005a9e:	89ab      	ldrh	r3, [r5, #12]
 8005aa0:	2b01      	cmp	r3, #1
 8005aa2:	d907      	bls.n	8005ab4 <_fwalk_sglue+0x38>
 8005aa4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005aa8:	3301      	adds	r3, #1
 8005aaa:	d003      	beq.n	8005ab4 <_fwalk_sglue+0x38>
 8005aac:	4629      	mov	r1, r5
 8005aae:	4638      	mov	r0, r7
 8005ab0:	47c0      	blx	r8
 8005ab2:	4306      	orrs	r6, r0
 8005ab4:	3568      	adds	r5, #104	@ 0x68
 8005ab6:	e7e9      	b.n	8005a8c <_fwalk_sglue+0x10>

08005ab8 <_puts_r>:
 8005ab8:	6a03      	ldr	r3, [r0, #32]
 8005aba:	b570      	push	{r4, r5, r6, lr}
 8005abc:	6884      	ldr	r4, [r0, #8]
 8005abe:	4605      	mov	r5, r0
 8005ac0:	460e      	mov	r6, r1
 8005ac2:	b90b      	cbnz	r3, 8005ac8 <_puts_r+0x10>
 8005ac4:	f7ff ffc2 	bl	8005a4c <__sinit>
 8005ac8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005aca:	07db      	lsls	r3, r3, #31
 8005acc:	d405      	bmi.n	8005ada <_puts_r+0x22>
 8005ace:	89a3      	ldrh	r3, [r4, #12]
 8005ad0:	0598      	lsls	r0, r3, #22
 8005ad2:	d402      	bmi.n	8005ada <_puts_r+0x22>
 8005ad4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005ad6:	f000 f99e 	bl	8005e16 <__retarget_lock_acquire_recursive>
 8005ada:	89a3      	ldrh	r3, [r4, #12]
 8005adc:	0719      	lsls	r1, r3, #28
 8005ade:	d502      	bpl.n	8005ae6 <_puts_r+0x2e>
 8005ae0:	6923      	ldr	r3, [r4, #16]
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d135      	bne.n	8005b52 <_puts_r+0x9a>
 8005ae6:	4621      	mov	r1, r4
 8005ae8:	4628      	mov	r0, r5
 8005aea:	f000 f8c5 	bl	8005c78 <__swsetup_r>
 8005aee:	b380      	cbz	r0, 8005b52 <_puts_r+0x9a>
 8005af0:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8005af4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005af6:	07da      	lsls	r2, r3, #31
 8005af8:	d405      	bmi.n	8005b06 <_puts_r+0x4e>
 8005afa:	89a3      	ldrh	r3, [r4, #12]
 8005afc:	059b      	lsls	r3, r3, #22
 8005afe:	d402      	bmi.n	8005b06 <_puts_r+0x4e>
 8005b00:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005b02:	f000 f989 	bl	8005e18 <__retarget_lock_release_recursive>
 8005b06:	4628      	mov	r0, r5
 8005b08:	bd70      	pop	{r4, r5, r6, pc}
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	da04      	bge.n	8005b18 <_puts_r+0x60>
 8005b0e:	69a2      	ldr	r2, [r4, #24]
 8005b10:	429a      	cmp	r2, r3
 8005b12:	dc17      	bgt.n	8005b44 <_puts_r+0x8c>
 8005b14:	290a      	cmp	r1, #10
 8005b16:	d015      	beq.n	8005b44 <_puts_r+0x8c>
 8005b18:	6823      	ldr	r3, [r4, #0]
 8005b1a:	1c5a      	adds	r2, r3, #1
 8005b1c:	6022      	str	r2, [r4, #0]
 8005b1e:	7019      	strb	r1, [r3, #0]
 8005b20:	68a3      	ldr	r3, [r4, #8]
 8005b22:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005b26:	3b01      	subs	r3, #1
 8005b28:	60a3      	str	r3, [r4, #8]
 8005b2a:	2900      	cmp	r1, #0
 8005b2c:	d1ed      	bne.n	8005b0a <_puts_r+0x52>
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	da11      	bge.n	8005b56 <_puts_r+0x9e>
 8005b32:	4622      	mov	r2, r4
 8005b34:	210a      	movs	r1, #10
 8005b36:	4628      	mov	r0, r5
 8005b38:	f000 f85f 	bl	8005bfa <__swbuf_r>
 8005b3c:	3001      	adds	r0, #1
 8005b3e:	d0d7      	beq.n	8005af0 <_puts_r+0x38>
 8005b40:	250a      	movs	r5, #10
 8005b42:	e7d7      	b.n	8005af4 <_puts_r+0x3c>
 8005b44:	4622      	mov	r2, r4
 8005b46:	4628      	mov	r0, r5
 8005b48:	f000 f857 	bl	8005bfa <__swbuf_r>
 8005b4c:	3001      	adds	r0, #1
 8005b4e:	d1e7      	bne.n	8005b20 <_puts_r+0x68>
 8005b50:	e7ce      	b.n	8005af0 <_puts_r+0x38>
 8005b52:	3e01      	subs	r6, #1
 8005b54:	e7e4      	b.n	8005b20 <_puts_r+0x68>
 8005b56:	6823      	ldr	r3, [r4, #0]
 8005b58:	1c5a      	adds	r2, r3, #1
 8005b5a:	6022      	str	r2, [r4, #0]
 8005b5c:	220a      	movs	r2, #10
 8005b5e:	701a      	strb	r2, [r3, #0]
 8005b60:	e7ee      	b.n	8005b40 <_puts_r+0x88>
	...

08005b64 <puts>:
 8005b64:	4b02      	ldr	r3, [pc, #8]	@ (8005b70 <puts+0xc>)
 8005b66:	4601      	mov	r1, r0
 8005b68:	6818      	ldr	r0, [r3, #0]
 8005b6a:	f7ff bfa5 	b.w	8005ab8 <_puts_r>
 8005b6e:	bf00      	nop
 8005b70:	20000090 	.word	0x20000090

08005b74 <__sread>:
 8005b74:	b510      	push	{r4, lr}
 8005b76:	460c      	mov	r4, r1
 8005b78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b7c:	f000 f8fc 	bl	8005d78 <_read_r>
 8005b80:	2800      	cmp	r0, #0
 8005b82:	bfab      	itete	ge
 8005b84:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005b86:	89a3      	ldrhlt	r3, [r4, #12]
 8005b88:	181b      	addge	r3, r3, r0
 8005b8a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005b8e:	bfac      	ite	ge
 8005b90:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005b92:	81a3      	strhlt	r3, [r4, #12]
 8005b94:	bd10      	pop	{r4, pc}

08005b96 <__swrite>:
 8005b96:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005b9a:	461f      	mov	r7, r3
 8005b9c:	898b      	ldrh	r3, [r1, #12]
 8005b9e:	05db      	lsls	r3, r3, #23
 8005ba0:	4605      	mov	r5, r0
 8005ba2:	460c      	mov	r4, r1
 8005ba4:	4616      	mov	r6, r2
 8005ba6:	d505      	bpl.n	8005bb4 <__swrite+0x1e>
 8005ba8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005bac:	2302      	movs	r3, #2
 8005bae:	2200      	movs	r2, #0
 8005bb0:	f000 f8d0 	bl	8005d54 <_lseek_r>
 8005bb4:	89a3      	ldrh	r3, [r4, #12]
 8005bb6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005bba:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005bbe:	81a3      	strh	r3, [r4, #12]
 8005bc0:	4632      	mov	r2, r6
 8005bc2:	463b      	mov	r3, r7
 8005bc4:	4628      	mov	r0, r5
 8005bc6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005bca:	f000 b8e7 	b.w	8005d9c <_write_r>

08005bce <__sseek>:
 8005bce:	b510      	push	{r4, lr}
 8005bd0:	460c      	mov	r4, r1
 8005bd2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005bd6:	f000 f8bd 	bl	8005d54 <_lseek_r>
 8005bda:	1c43      	adds	r3, r0, #1
 8005bdc:	89a3      	ldrh	r3, [r4, #12]
 8005bde:	bf15      	itete	ne
 8005be0:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005be2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005be6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005bea:	81a3      	strheq	r3, [r4, #12]
 8005bec:	bf18      	it	ne
 8005bee:	81a3      	strhne	r3, [r4, #12]
 8005bf0:	bd10      	pop	{r4, pc}

08005bf2 <__sclose>:
 8005bf2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005bf6:	f000 b89d 	b.w	8005d34 <_close_r>

08005bfa <__swbuf_r>:
 8005bfa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005bfc:	460e      	mov	r6, r1
 8005bfe:	4614      	mov	r4, r2
 8005c00:	4605      	mov	r5, r0
 8005c02:	b118      	cbz	r0, 8005c0c <__swbuf_r+0x12>
 8005c04:	6a03      	ldr	r3, [r0, #32]
 8005c06:	b90b      	cbnz	r3, 8005c0c <__swbuf_r+0x12>
 8005c08:	f7ff ff20 	bl	8005a4c <__sinit>
 8005c0c:	69a3      	ldr	r3, [r4, #24]
 8005c0e:	60a3      	str	r3, [r4, #8]
 8005c10:	89a3      	ldrh	r3, [r4, #12]
 8005c12:	071a      	lsls	r2, r3, #28
 8005c14:	d501      	bpl.n	8005c1a <__swbuf_r+0x20>
 8005c16:	6923      	ldr	r3, [r4, #16]
 8005c18:	b943      	cbnz	r3, 8005c2c <__swbuf_r+0x32>
 8005c1a:	4621      	mov	r1, r4
 8005c1c:	4628      	mov	r0, r5
 8005c1e:	f000 f82b 	bl	8005c78 <__swsetup_r>
 8005c22:	b118      	cbz	r0, 8005c2c <__swbuf_r+0x32>
 8005c24:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8005c28:	4638      	mov	r0, r7
 8005c2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005c2c:	6823      	ldr	r3, [r4, #0]
 8005c2e:	6922      	ldr	r2, [r4, #16]
 8005c30:	1a98      	subs	r0, r3, r2
 8005c32:	6963      	ldr	r3, [r4, #20]
 8005c34:	b2f6      	uxtb	r6, r6
 8005c36:	4283      	cmp	r3, r0
 8005c38:	4637      	mov	r7, r6
 8005c3a:	dc05      	bgt.n	8005c48 <__swbuf_r+0x4e>
 8005c3c:	4621      	mov	r1, r4
 8005c3e:	4628      	mov	r0, r5
 8005c40:	f000 fa68 	bl	8006114 <_fflush_r>
 8005c44:	2800      	cmp	r0, #0
 8005c46:	d1ed      	bne.n	8005c24 <__swbuf_r+0x2a>
 8005c48:	68a3      	ldr	r3, [r4, #8]
 8005c4a:	3b01      	subs	r3, #1
 8005c4c:	60a3      	str	r3, [r4, #8]
 8005c4e:	6823      	ldr	r3, [r4, #0]
 8005c50:	1c5a      	adds	r2, r3, #1
 8005c52:	6022      	str	r2, [r4, #0]
 8005c54:	701e      	strb	r6, [r3, #0]
 8005c56:	6962      	ldr	r2, [r4, #20]
 8005c58:	1c43      	adds	r3, r0, #1
 8005c5a:	429a      	cmp	r2, r3
 8005c5c:	d004      	beq.n	8005c68 <__swbuf_r+0x6e>
 8005c5e:	89a3      	ldrh	r3, [r4, #12]
 8005c60:	07db      	lsls	r3, r3, #31
 8005c62:	d5e1      	bpl.n	8005c28 <__swbuf_r+0x2e>
 8005c64:	2e0a      	cmp	r6, #10
 8005c66:	d1df      	bne.n	8005c28 <__swbuf_r+0x2e>
 8005c68:	4621      	mov	r1, r4
 8005c6a:	4628      	mov	r0, r5
 8005c6c:	f000 fa52 	bl	8006114 <_fflush_r>
 8005c70:	2800      	cmp	r0, #0
 8005c72:	d0d9      	beq.n	8005c28 <__swbuf_r+0x2e>
 8005c74:	e7d6      	b.n	8005c24 <__swbuf_r+0x2a>
	...

08005c78 <__swsetup_r>:
 8005c78:	b538      	push	{r3, r4, r5, lr}
 8005c7a:	4b29      	ldr	r3, [pc, #164]	@ (8005d20 <__swsetup_r+0xa8>)
 8005c7c:	4605      	mov	r5, r0
 8005c7e:	6818      	ldr	r0, [r3, #0]
 8005c80:	460c      	mov	r4, r1
 8005c82:	b118      	cbz	r0, 8005c8c <__swsetup_r+0x14>
 8005c84:	6a03      	ldr	r3, [r0, #32]
 8005c86:	b90b      	cbnz	r3, 8005c8c <__swsetup_r+0x14>
 8005c88:	f7ff fee0 	bl	8005a4c <__sinit>
 8005c8c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005c90:	0719      	lsls	r1, r3, #28
 8005c92:	d422      	bmi.n	8005cda <__swsetup_r+0x62>
 8005c94:	06da      	lsls	r2, r3, #27
 8005c96:	d407      	bmi.n	8005ca8 <__swsetup_r+0x30>
 8005c98:	2209      	movs	r2, #9
 8005c9a:	602a      	str	r2, [r5, #0]
 8005c9c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005ca0:	81a3      	strh	r3, [r4, #12]
 8005ca2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005ca6:	e033      	b.n	8005d10 <__swsetup_r+0x98>
 8005ca8:	0758      	lsls	r0, r3, #29
 8005caa:	d512      	bpl.n	8005cd2 <__swsetup_r+0x5a>
 8005cac:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005cae:	b141      	cbz	r1, 8005cc2 <__swsetup_r+0x4a>
 8005cb0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005cb4:	4299      	cmp	r1, r3
 8005cb6:	d002      	beq.n	8005cbe <__swsetup_r+0x46>
 8005cb8:	4628      	mov	r0, r5
 8005cba:	f000 f8af 	bl	8005e1c <_free_r>
 8005cbe:	2300      	movs	r3, #0
 8005cc0:	6363      	str	r3, [r4, #52]	@ 0x34
 8005cc2:	89a3      	ldrh	r3, [r4, #12]
 8005cc4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005cc8:	81a3      	strh	r3, [r4, #12]
 8005cca:	2300      	movs	r3, #0
 8005ccc:	6063      	str	r3, [r4, #4]
 8005cce:	6923      	ldr	r3, [r4, #16]
 8005cd0:	6023      	str	r3, [r4, #0]
 8005cd2:	89a3      	ldrh	r3, [r4, #12]
 8005cd4:	f043 0308 	orr.w	r3, r3, #8
 8005cd8:	81a3      	strh	r3, [r4, #12]
 8005cda:	6923      	ldr	r3, [r4, #16]
 8005cdc:	b94b      	cbnz	r3, 8005cf2 <__swsetup_r+0x7a>
 8005cde:	89a3      	ldrh	r3, [r4, #12]
 8005ce0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005ce4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005ce8:	d003      	beq.n	8005cf2 <__swsetup_r+0x7a>
 8005cea:	4621      	mov	r1, r4
 8005cec:	4628      	mov	r0, r5
 8005cee:	f000 fa5f 	bl	80061b0 <__smakebuf_r>
 8005cf2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005cf6:	f013 0201 	ands.w	r2, r3, #1
 8005cfa:	d00a      	beq.n	8005d12 <__swsetup_r+0x9a>
 8005cfc:	2200      	movs	r2, #0
 8005cfe:	60a2      	str	r2, [r4, #8]
 8005d00:	6962      	ldr	r2, [r4, #20]
 8005d02:	4252      	negs	r2, r2
 8005d04:	61a2      	str	r2, [r4, #24]
 8005d06:	6922      	ldr	r2, [r4, #16]
 8005d08:	b942      	cbnz	r2, 8005d1c <__swsetup_r+0xa4>
 8005d0a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8005d0e:	d1c5      	bne.n	8005c9c <__swsetup_r+0x24>
 8005d10:	bd38      	pop	{r3, r4, r5, pc}
 8005d12:	0799      	lsls	r1, r3, #30
 8005d14:	bf58      	it	pl
 8005d16:	6962      	ldrpl	r2, [r4, #20]
 8005d18:	60a2      	str	r2, [r4, #8]
 8005d1a:	e7f4      	b.n	8005d06 <__swsetup_r+0x8e>
 8005d1c:	2000      	movs	r0, #0
 8005d1e:	e7f7      	b.n	8005d10 <__swsetup_r+0x98>
 8005d20:	20000090 	.word	0x20000090

08005d24 <memset>:
 8005d24:	4402      	add	r2, r0
 8005d26:	4603      	mov	r3, r0
 8005d28:	4293      	cmp	r3, r2
 8005d2a:	d100      	bne.n	8005d2e <memset+0xa>
 8005d2c:	4770      	bx	lr
 8005d2e:	f803 1b01 	strb.w	r1, [r3], #1
 8005d32:	e7f9      	b.n	8005d28 <memset+0x4>

08005d34 <_close_r>:
 8005d34:	b538      	push	{r3, r4, r5, lr}
 8005d36:	4d06      	ldr	r5, [pc, #24]	@ (8005d50 <_close_r+0x1c>)
 8005d38:	2300      	movs	r3, #0
 8005d3a:	4604      	mov	r4, r0
 8005d3c:	4608      	mov	r0, r1
 8005d3e:	602b      	str	r3, [r5, #0]
 8005d40:	f7fb f889 	bl	8000e56 <_close>
 8005d44:	1c43      	adds	r3, r0, #1
 8005d46:	d102      	bne.n	8005d4e <_close_r+0x1a>
 8005d48:	682b      	ldr	r3, [r5, #0]
 8005d4a:	b103      	cbz	r3, 8005d4e <_close_r+0x1a>
 8005d4c:	6023      	str	r3, [r4, #0]
 8005d4e:	bd38      	pop	{r3, r4, r5, pc}
 8005d50:	2000048c 	.word	0x2000048c

08005d54 <_lseek_r>:
 8005d54:	b538      	push	{r3, r4, r5, lr}
 8005d56:	4d07      	ldr	r5, [pc, #28]	@ (8005d74 <_lseek_r+0x20>)
 8005d58:	4604      	mov	r4, r0
 8005d5a:	4608      	mov	r0, r1
 8005d5c:	4611      	mov	r1, r2
 8005d5e:	2200      	movs	r2, #0
 8005d60:	602a      	str	r2, [r5, #0]
 8005d62:	461a      	mov	r2, r3
 8005d64:	f7fb f89e 	bl	8000ea4 <_lseek>
 8005d68:	1c43      	adds	r3, r0, #1
 8005d6a:	d102      	bne.n	8005d72 <_lseek_r+0x1e>
 8005d6c:	682b      	ldr	r3, [r5, #0]
 8005d6e:	b103      	cbz	r3, 8005d72 <_lseek_r+0x1e>
 8005d70:	6023      	str	r3, [r4, #0]
 8005d72:	bd38      	pop	{r3, r4, r5, pc}
 8005d74:	2000048c 	.word	0x2000048c

08005d78 <_read_r>:
 8005d78:	b538      	push	{r3, r4, r5, lr}
 8005d7a:	4d07      	ldr	r5, [pc, #28]	@ (8005d98 <_read_r+0x20>)
 8005d7c:	4604      	mov	r4, r0
 8005d7e:	4608      	mov	r0, r1
 8005d80:	4611      	mov	r1, r2
 8005d82:	2200      	movs	r2, #0
 8005d84:	602a      	str	r2, [r5, #0]
 8005d86:	461a      	mov	r2, r3
 8005d88:	f7fb f848 	bl	8000e1c <_read>
 8005d8c:	1c43      	adds	r3, r0, #1
 8005d8e:	d102      	bne.n	8005d96 <_read_r+0x1e>
 8005d90:	682b      	ldr	r3, [r5, #0]
 8005d92:	b103      	cbz	r3, 8005d96 <_read_r+0x1e>
 8005d94:	6023      	str	r3, [r4, #0]
 8005d96:	bd38      	pop	{r3, r4, r5, pc}
 8005d98:	2000048c 	.word	0x2000048c

08005d9c <_write_r>:
 8005d9c:	b538      	push	{r3, r4, r5, lr}
 8005d9e:	4d07      	ldr	r5, [pc, #28]	@ (8005dbc <_write_r+0x20>)
 8005da0:	4604      	mov	r4, r0
 8005da2:	4608      	mov	r0, r1
 8005da4:	4611      	mov	r1, r2
 8005da6:	2200      	movs	r2, #0
 8005da8:	602a      	str	r2, [r5, #0]
 8005daa:	461a      	mov	r2, r3
 8005dac:	f7fa fbd3 	bl	8000556 <_write>
 8005db0:	1c43      	adds	r3, r0, #1
 8005db2:	d102      	bne.n	8005dba <_write_r+0x1e>
 8005db4:	682b      	ldr	r3, [r5, #0]
 8005db6:	b103      	cbz	r3, 8005dba <_write_r+0x1e>
 8005db8:	6023      	str	r3, [r4, #0]
 8005dba:	bd38      	pop	{r3, r4, r5, pc}
 8005dbc:	2000048c 	.word	0x2000048c

08005dc0 <__errno>:
 8005dc0:	4b01      	ldr	r3, [pc, #4]	@ (8005dc8 <__errno+0x8>)
 8005dc2:	6818      	ldr	r0, [r3, #0]
 8005dc4:	4770      	bx	lr
 8005dc6:	bf00      	nop
 8005dc8:	20000090 	.word	0x20000090

08005dcc <__libc_init_array>:
 8005dcc:	b570      	push	{r4, r5, r6, lr}
 8005dce:	4d0d      	ldr	r5, [pc, #52]	@ (8005e04 <__libc_init_array+0x38>)
 8005dd0:	4c0d      	ldr	r4, [pc, #52]	@ (8005e08 <__libc_init_array+0x3c>)
 8005dd2:	1b64      	subs	r4, r4, r5
 8005dd4:	10a4      	asrs	r4, r4, #2
 8005dd6:	2600      	movs	r6, #0
 8005dd8:	42a6      	cmp	r6, r4
 8005dda:	d109      	bne.n	8005df0 <__libc_init_array+0x24>
 8005ddc:	4d0b      	ldr	r5, [pc, #44]	@ (8005e0c <__libc_init_array+0x40>)
 8005dde:	4c0c      	ldr	r4, [pc, #48]	@ (8005e10 <__libc_init_array+0x44>)
 8005de0:	f000 fa54 	bl	800628c <_init>
 8005de4:	1b64      	subs	r4, r4, r5
 8005de6:	10a4      	asrs	r4, r4, #2
 8005de8:	2600      	movs	r6, #0
 8005dea:	42a6      	cmp	r6, r4
 8005dec:	d105      	bne.n	8005dfa <__libc_init_array+0x2e>
 8005dee:	bd70      	pop	{r4, r5, r6, pc}
 8005df0:	f855 3b04 	ldr.w	r3, [r5], #4
 8005df4:	4798      	blx	r3
 8005df6:	3601      	adds	r6, #1
 8005df8:	e7ee      	b.n	8005dd8 <__libc_init_array+0xc>
 8005dfa:	f855 3b04 	ldr.w	r3, [r5], #4
 8005dfe:	4798      	blx	r3
 8005e00:	3601      	adds	r6, #1
 8005e02:	e7f2      	b.n	8005dea <__libc_init_array+0x1e>
 8005e04:	080062f8 	.word	0x080062f8
 8005e08:	080062f8 	.word	0x080062f8
 8005e0c:	080062f8 	.word	0x080062f8
 8005e10:	080062fc 	.word	0x080062fc

08005e14 <__retarget_lock_init_recursive>:
 8005e14:	4770      	bx	lr

08005e16 <__retarget_lock_acquire_recursive>:
 8005e16:	4770      	bx	lr

08005e18 <__retarget_lock_release_recursive>:
 8005e18:	4770      	bx	lr
	...

08005e1c <_free_r>:
 8005e1c:	b538      	push	{r3, r4, r5, lr}
 8005e1e:	4605      	mov	r5, r0
 8005e20:	2900      	cmp	r1, #0
 8005e22:	d041      	beq.n	8005ea8 <_free_r+0x8c>
 8005e24:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005e28:	1f0c      	subs	r4, r1, #4
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	bfb8      	it	lt
 8005e2e:	18e4      	addlt	r4, r4, r3
 8005e30:	f000 f8e0 	bl	8005ff4 <__malloc_lock>
 8005e34:	4a1d      	ldr	r2, [pc, #116]	@ (8005eac <_free_r+0x90>)
 8005e36:	6813      	ldr	r3, [r2, #0]
 8005e38:	b933      	cbnz	r3, 8005e48 <_free_r+0x2c>
 8005e3a:	6063      	str	r3, [r4, #4]
 8005e3c:	6014      	str	r4, [r2, #0]
 8005e3e:	4628      	mov	r0, r5
 8005e40:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005e44:	f000 b8dc 	b.w	8006000 <__malloc_unlock>
 8005e48:	42a3      	cmp	r3, r4
 8005e4a:	d908      	bls.n	8005e5e <_free_r+0x42>
 8005e4c:	6820      	ldr	r0, [r4, #0]
 8005e4e:	1821      	adds	r1, r4, r0
 8005e50:	428b      	cmp	r3, r1
 8005e52:	bf01      	itttt	eq
 8005e54:	6819      	ldreq	r1, [r3, #0]
 8005e56:	685b      	ldreq	r3, [r3, #4]
 8005e58:	1809      	addeq	r1, r1, r0
 8005e5a:	6021      	streq	r1, [r4, #0]
 8005e5c:	e7ed      	b.n	8005e3a <_free_r+0x1e>
 8005e5e:	461a      	mov	r2, r3
 8005e60:	685b      	ldr	r3, [r3, #4]
 8005e62:	b10b      	cbz	r3, 8005e68 <_free_r+0x4c>
 8005e64:	42a3      	cmp	r3, r4
 8005e66:	d9fa      	bls.n	8005e5e <_free_r+0x42>
 8005e68:	6811      	ldr	r1, [r2, #0]
 8005e6a:	1850      	adds	r0, r2, r1
 8005e6c:	42a0      	cmp	r0, r4
 8005e6e:	d10b      	bne.n	8005e88 <_free_r+0x6c>
 8005e70:	6820      	ldr	r0, [r4, #0]
 8005e72:	4401      	add	r1, r0
 8005e74:	1850      	adds	r0, r2, r1
 8005e76:	4283      	cmp	r3, r0
 8005e78:	6011      	str	r1, [r2, #0]
 8005e7a:	d1e0      	bne.n	8005e3e <_free_r+0x22>
 8005e7c:	6818      	ldr	r0, [r3, #0]
 8005e7e:	685b      	ldr	r3, [r3, #4]
 8005e80:	6053      	str	r3, [r2, #4]
 8005e82:	4408      	add	r0, r1
 8005e84:	6010      	str	r0, [r2, #0]
 8005e86:	e7da      	b.n	8005e3e <_free_r+0x22>
 8005e88:	d902      	bls.n	8005e90 <_free_r+0x74>
 8005e8a:	230c      	movs	r3, #12
 8005e8c:	602b      	str	r3, [r5, #0]
 8005e8e:	e7d6      	b.n	8005e3e <_free_r+0x22>
 8005e90:	6820      	ldr	r0, [r4, #0]
 8005e92:	1821      	adds	r1, r4, r0
 8005e94:	428b      	cmp	r3, r1
 8005e96:	bf04      	itt	eq
 8005e98:	6819      	ldreq	r1, [r3, #0]
 8005e9a:	685b      	ldreq	r3, [r3, #4]
 8005e9c:	6063      	str	r3, [r4, #4]
 8005e9e:	bf04      	itt	eq
 8005ea0:	1809      	addeq	r1, r1, r0
 8005ea2:	6021      	streq	r1, [r4, #0]
 8005ea4:	6054      	str	r4, [r2, #4]
 8005ea6:	e7ca      	b.n	8005e3e <_free_r+0x22>
 8005ea8:	bd38      	pop	{r3, r4, r5, pc}
 8005eaa:	bf00      	nop
 8005eac:	20000498 	.word	0x20000498

08005eb0 <sbrk_aligned>:
 8005eb0:	b570      	push	{r4, r5, r6, lr}
 8005eb2:	4e0f      	ldr	r6, [pc, #60]	@ (8005ef0 <sbrk_aligned+0x40>)
 8005eb4:	460c      	mov	r4, r1
 8005eb6:	6831      	ldr	r1, [r6, #0]
 8005eb8:	4605      	mov	r5, r0
 8005eba:	b911      	cbnz	r1, 8005ec2 <sbrk_aligned+0x12>
 8005ebc:	f000 f9d6 	bl	800626c <_sbrk_r>
 8005ec0:	6030      	str	r0, [r6, #0]
 8005ec2:	4621      	mov	r1, r4
 8005ec4:	4628      	mov	r0, r5
 8005ec6:	f000 f9d1 	bl	800626c <_sbrk_r>
 8005eca:	1c43      	adds	r3, r0, #1
 8005ecc:	d103      	bne.n	8005ed6 <sbrk_aligned+0x26>
 8005ece:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8005ed2:	4620      	mov	r0, r4
 8005ed4:	bd70      	pop	{r4, r5, r6, pc}
 8005ed6:	1cc4      	adds	r4, r0, #3
 8005ed8:	f024 0403 	bic.w	r4, r4, #3
 8005edc:	42a0      	cmp	r0, r4
 8005ede:	d0f8      	beq.n	8005ed2 <sbrk_aligned+0x22>
 8005ee0:	1a21      	subs	r1, r4, r0
 8005ee2:	4628      	mov	r0, r5
 8005ee4:	f000 f9c2 	bl	800626c <_sbrk_r>
 8005ee8:	3001      	adds	r0, #1
 8005eea:	d1f2      	bne.n	8005ed2 <sbrk_aligned+0x22>
 8005eec:	e7ef      	b.n	8005ece <sbrk_aligned+0x1e>
 8005eee:	bf00      	nop
 8005ef0:	20000494 	.word	0x20000494

08005ef4 <_malloc_r>:
 8005ef4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005ef8:	1ccd      	adds	r5, r1, #3
 8005efa:	f025 0503 	bic.w	r5, r5, #3
 8005efe:	3508      	adds	r5, #8
 8005f00:	2d0c      	cmp	r5, #12
 8005f02:	bf38      	it	cc
 8005f04:	250c      	movcc	r5, #12
 8005f06:	2d00      	cmp	r5, #0
 8005f08:	4606      	mov	r6, r0
 8005f0a:	db01      	blt.n	8005f10 <_malloc_r+0x1c>
 8005f0c:	42a9      	cmp	r1, r5
 8005f0e:	d904      	bls.n	8005f1a <_malloc_r+0x26>
 8005f10:	230c      	movs	r3, #12
 8005f12:	6033      	str	r3, [r6, #0]
 8005f14:	2000      	movs	r0, #0
 8005f16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005f1a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005ff0 <_malloc_r+0xfc>
 8005f1e:	f000 f869 	bl	8005ff4 <__malloc_lock>
 8005f22:	f8d8 3000 	ldr.w	r3, [r8]
 8005f26:	461c      	mov	r4, r3
 8005f28:	bb44      	cbnz	r4, 8005f7c <_malloc_r+0x88>
 8005f2a:	4629      	mov	r1, r5
 8005f2c:	4630      	mov	r0, r6
 8005f2e:	f7ff ffbf 	bl	8005eb0 <sbrk_aligned>
 8005f32:	1c43      	adds	r3, r0, #1
 8005f34:	4604      	mov	r4, r0
 8005f36:	d158      	bne.n	8005fea <_malloc_r+0xf6>
 8005f38:	f8d8 4000 	ldr.w	r4, [r8]
 8005f3c:	4627      	mov	r7, r4
 8005f3e:	2f00      	cmp	r7, #0
 8005f40:	d143      	bne.n	8005fca <_malloc_r+0xd6>
 8005f42:	2c00      	cmp	r4, #0
 8005f44:	d04b      	beq.n	8005fde <_malloc_r+0xea>
 8005f46:	6823      	ldr	r3, [r4, #0]
 8005f48:	4639      	mov	r1, r7
 8005f4a:	4630      	mov	r0, r6
 8005f4c:	eb04 0903 	add.w	r9, r4, r3
 8005f50:	f000 f98c 	bl	800626c <_sbrk_r>
 8005f54:	4581      	cmp	r9, r0
 8005f56:	d142      	bne.n	8005fde <_malloc_r+0xea>
 8005f58:	6821      	ldr	r1, [r4, #0]
 8005f5a:	1a6d      	subs	r5, r5, r1
 8005f5c:	4629      	mov	r1, r5
 8005f5e:	4630      	mov	r0, r6
 8005f60:	f7ff ffa6 	bl	8005eb0 <sbrk_aligned>
 8005f64:	3001      	adds	r0, #1
 8005f66:	d03a      	beq.n	8005fde <_malloc_r+0xea>
 8005f68:	6823      	ldr	r3, [r4, #0]
 8005f6a:	442b      	add	r3, r5
 8005f6c:	6023      	str	r3, [r4, #0]
 8005f6e:	f8d8 3000 	ldr.w	r3, [r8]
 8005f72:	685a      	ldr	r2, [r3, #4]
 8005f74:	bb62      	cbnz	r2, 8005fd0 <_malloc_r+0xdc>
 8005f76:	f8c8 7000 	str.w	r7, [r8]
 8005f7a:	e00f      	b.n	8005f9c <_malloc_r+0xa8>
 8005f7c:	6822      	ldr	r2, [r4, #0]
 8005f7e:	1b52      	subs	r2, r2, r5
 8005f80:	d420      	bmi.n	8005fc4 <_malloc_r+0xd0>
 8005f82:	2a0b      	cmp	r2, #11
 8005f84:	d917      	bls.n	8005fb6 <_malloc_r+0xc2>
 8005f86:	1961      	adds	r1, r4, r5
 8005f88:	42a3      	cmp	r3, r4
 8005f8a:	6025      	str	r5, [r4, #0]
 8005f8c:	bf18      	it	ne
 8005f8e:	6059      	strne	r1, [r3, #4]
 8005f90:	6863      	ldr	r3, [r4, #4]
 8005f92:	bf08      	it	eq
 8005f94:	f8c8 1000 	streq.w	r1, [r8]
 8005f98:	5162      	str	r2, [r4, r5]
 8005f9a:	604b      	str	r3, [r1, #4]
 8005f9c:	4630      	mov	r0, r6
 8005f9e:	f000 f82f 	bl	8006000 <__malloc_unlock>
 8005fa2:	f104 000b 	add.w	r0, r4, #11
 8005fa6:	1d23      	adds	r3, r4, #4
 8005fa8:	f020 0007 	bic.w	r0, r0, #7
 8005fac:	1ac2      	subs	r2, r0, r3
 8005fae:	bf1c      	itt	ne
 8005fb0:	1a1b      	subne	r3, r3, r0
 8005fb2:	50a3      	strne	r3, [r4, r2]
 8005fb4:	e7af      	b.n	8005f16 <_malloc_r+0x22>
 8005fb6:	6862      	ldr	r2, [r4, #4]
 8005fb8:	42a3      	cmp	r3, r4
 8005fba:	bf0c      	ite	eq
 8005fbc:	f8c8 2000 	streq.w	r2, [r8]
 8005fc0:	605a      	strne	r2, [r3, #4]
 8005fc2:	e7eb      	b.n	8005f9c <_malloc_r+0xa8>
 8005fc4:	4623      	mov	r3, r4
 8005fc6:	6864      	ldr	r4, [r4, #4]
 8005fc8:	e7ae      	b.n	8005f28 <_malloc_r+0x34>
 8005fca:	463c      	mov	r4, r7
 8005fcc:	687f      	ldr	r7, [r7, #4]
 8005fce:	e7b6      	b.n	8005f3e <_malloc_r+0x4a>
 8005fd0:	461a      	mov	r2, r3
 8005fd2:	685b      	ldr	r3, [r3, #4]
 8005fd4:	42a3      	cmp	r3, r4
 8005fd6:	d1fb      	bne.n	8005fd0 <_malloc_r+0xdc>
 8005fd8:	2300      	movs	r3, #0
 8005fda:	6053      	str	r3, [r2, #4]
 8005fdc:	e7de      	b.n	8005f9c <_malloc_r+0xa8>
 8005fde:	230c      	movs	r3, #12
 8005fe0:	6033      	str	r3, [r6, #0]
 8005fe2:	4630      	mov	r0, r6
 8005fe4:	f000 f80c 	bl	8006000 <__malloc_unlock>
 8005fe8:	e794      	b.n	8005f14 <_malloc_r+0x20>
 8005fea:	6005      	str	r5, [r0, #0]
 8005fec:	e7d6      	b.n	8005f9c <_malloc_r+0xa8>
 8005fee:	bf00      	nop
 8005ff0:	20000498 	.word	0x20000498

08005ff4 <__malloc_lock>:
 8005ff4:	4801      	ldr	r0, [pc, #4]	@ (8005ffc <__malloc_lock+0x8>)
 8005ff6:	f7ff bf0e 	b.w	8005e16 <__retarget_lock_acquire_recursive>
 8005ffa:	bf00      	nop
 8005ffc:	20000490 	.word	0x20000490

08006000 <__malloc_unlock>:
 8006000:	4801      	ldr	r0, [pc, #4]	@ (8006008 <__malloc_unlock+0x8>)
 8006002:	f7ff bf09 	b.w	8005e18 <__retarget_lock_release_recursive>
 8006006:	bf00      	nop
 8006008:	20000490 	.word	0x20000490

0800600c <__sflush_r>:
 800600c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006010:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006014:	0716      	lsls	r6, r2, #28
 8006016:	4605      	mov	r5, r0
 8006018:	460c      	mov	r4, r1
 800601a:	d454      	bmi.n	80060c6 <__sflush_r+0xba>
 800601c:	684b      	ldr	r3, [r1, #4]
 800601e:	2b00      	cmp	r3, #0
 8006020:	dc02      	bgt.n	8006028 <__sflush_r+0x1c>
 8006022:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006024:	2b00      	cmp	r3, #0
 8006026:	dd48      	ble.n	80060ba <__sflush_r+0xae>
 8006028:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800602a:	2e00      	cmp	r6, #0
 800602c:	d045      	beq.n	80060ba <__sflush_r+0xae>
 800602e:	2300      	movs	r3, #0
 8006030:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006034:	682f      	ldr	r7, [r5, #0]
 8006036:	6a21      	ldr	r1, [r4, #32]
 8006038:	602b      	str	r3, [r5, #0]
 800603a:	d030      	beq.n	800609e <__sflush_r+0x92>
 800603c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800603e:	89a3      	ldrh	r3, [r4, #12]
 8006040:	0759      	lsls	r1, r3, #29
 8006042:	d505      	bpl.n	8006050 <__sflush_r+0x44>
 8006044:	6863      	ldr	r3, [r4, #4]
 8006046:	1ad2      	subs	r2, r2, r3
 8006048:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800604a:	b10b      	cbz	r3, 8006050 <__sflush_r+0x44>
 800604c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800604e:	1ad2      	subs	r2, r2, r3
 8006050:	2300      	movs	r3, #0
 8006052:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006054:	6a21      	ldr	r1, [r4, #32]
 8006056:	4628      	mov	r0, r5
 8006058:	47b0      	blx	r6
 800605a:	1c43      	adds	r3, r0, #1
 800605c:	89a3      	ldrh	r3, [r4, #12]
 800605e:	d106      	bne.n	800606e <__sflush_r+0x62>
 8006060:	6829      	ldr	r1, [r5, #0]
 8006062:	291d      	cmp	r1, #29
 8006064:	d82b      	bhi.n	80060be <__sflush_r+0xb2>
 8006066:	4a2a      	ldr	r2, [pc, #168]	@ (8006110 <__sflush_r+0x104>)
 8006068:	410a      	asrs	r2, r1
 800606a:	07d6      	lsls	r6, r2, #31
 800606c:	d427      	bmi.n	80060be <__sflush_r+0xb2>
 800606e:	2200      	movs	r2, #0
 8006070:	6062      	str	r2, [r4, #4]
 8006072:	04d9      	lsls	r1, r3, #19
 8006074:	6922      	ldr	r2, [r4, #16]
 8006076:	6022      	str	r2, [r4, #0]
 8006078:	d504      	bpl.n	8006084 <__sflush_r+0x78>
 800607a:	1c42      	adds	r2, r0, #1
 800607c:	d101      	bne.n	8006082 <__sflush_r+0x76>
 800607e:	682b      	ldr	r3, [r5, #0]
 8006080:	b903      	cbnz	r3, 8006084 <__sflush_r+0x78>
 8006082:	6560      	str	r0, [r4, #84]	@ 0x54
 8006084:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006086:	602f      	str	r7, [r5, #0]
 8006088:	b1b9      	cbz	r1, 80060ba <__sflush_r+0xae>
 800608a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800608e:	4299      	cmp	r1, r3
 8006090:	d002      	beq.n	8006098 <__sflush_r+0x8c>
 8006092:	4628      	mov	r0, r5
 8006094:	f7ff fec2 	bl	8005e1c <_free_r>
 8006098:	2300      	movs	r3, #0
 800609a:	6363      	str	r3, [r4, #52]	@ 0x34
 800609c:	e00d      	b.n	80060ba <__sflush_r+0xae>
 800609e:	2301      	movs	r3, #1
 80060a0:	4628      	mov	r0, r5
 80060a2:	47b0      	blx	r6
 80060a4:	4602      	mov	r2, r0
 80060a6:	1c50      	adds	r0, r2, #1
 80060a8:	d1c9      	bne.n	800603e <__sflush_r+0x32>
 80060aa:	682b      	ldr	r3, [r5, #0]
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d0c6      	beq.n	800603e <__sflush_r+0x32>
 80060b0:	2b1d      	cmp	r3, #29
 80060b2:	d001      	beq.n	80060b8 <__sflush_r+0xac>
 80060b4:	2b16      	cmp	r3, #22
 80060b6:	d11e      	bne.n	80060f6 <__sflush_r+0xea>
 80060b8:	602f      	str	r7, [r5, #0]
 80060ba:	2000      	movs	r0, #0
 80060bc:	e022      	b.n	8006104 <__sflush_r+0xf8>
 80060be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80060c2:	b21b      	sxth	r3, r3
 80060c4:	e01b      	b.n	80060fe <__sflush_r+0xf2>
 80060c6:	690f      	ldr	r7, [r1, #16]
 80060c8:	2f00      	cmp	r7, #0
 80060ca:	d0f6      	beq.n	80060ba <__sflush_r+0xae>
 80060cc:	0793      	lsls	r3, r2, #30
 80060ce:	680e      	ldr	r6, [r1, #0]
 80060d0:	bf08      	it	eq
 80060d2:	694b      	ldreq	r3, [r1, #20]
 80060d4:	600f      	str	r7, [r1, #0]
 80060d6:	bf18      	it	ne
 80060d8:	2300      	movne	r3, #0
 80060da:	eba6 0807 	sub.w	r8, r6, r7
 80060de:	608b      	str	r3, [r1, #8]
 80060e0:	f1b8 0f00 	cmp.w	r8, #0
 80060e4:	dde9      	ble.n	80060ba <__sflush_r+0xae>
 80060e6:	6a21      	ldr	r1, [r4, #32]
 80060e8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80060ea:	4643      	mov	r3, r8
 80060ec:	463a      	mov	r2, r7
 80060ee:	4628      	mov	r0, r5
 80060f0:	47b0      	blx	r6
 80060f2:	2800      	cmp	r0, #0
 80060f4:	dc08      	bgt.n	8006108 <__sflush_r+0xfc>
 80060f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80060fa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80060fe:	81a3      	strh	r3, [r4, #12]
 8006100:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006104:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006108:	4407      	add	r7, r0
 800610a:	eba8 0800 	sub.w	r8, r8, r0
 800610e:	e7e7      	b.n	80060e0 <__sflush_r+0xd4>
 8006110:	dfbffffe 	.word	0xdfbffffe

08006114 <_fflush_r>:
 8006114:	b538      	push	{r3, r4, r5, lr}
 8006116:	690b      	ldr	r3, [r1, #16]
 8006118:	4605      	mov	r5, r0
 800611a:	460c      	mov	r4, r1
 800611c:	b913      	cbnz	r3, 8006124 <_fflush_r+0x10>
 800611e:	2500      	movs	r5, #0
 8006120:	4628      	mov	r0, r5
 8006122:	bd38      	pop	{r3, r4, r5, pc}
 8006124:	b118      	cbz	r0, 800612e <_fflush_r+0x1a>
 8006126:	6a03      	ldr	r3, [r0, #32]
 8006128:	b90b      	cbnz	r3, 800612e <_fflush_r+0x1a>
 800612a:	f7ff fc8f 	bl	8005a4c <__sinit>
 800612e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006132:	2b00      	cmp	r3, #0
 8006134:	d0f3      	beq.n	800611e <_fflush_r+0xa>
 8006136:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006138:	07d0      	lsls	r0, r2, #31
 800613a:	d404      	bmi.n	8006146 <_fflush_r+0x32>
 800613c:	0599      	lsls	r1, r3, #22
 800613e:	d402      	bmi.n	8006146 <_fflush_r+0x32>
 8006140:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006142:	f7ff fe68 	bl	8005e16 <__retarget_lock_acquire_recursive>
 8006146:	4628      	mov	r0, r5
 8006148:	4621      	mov	r1, r4
 800614a:	f7ff ff5f 	bl	800600c <__sflush_r>
 800614e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006150:	07da      	lsls	r2, r3, #31
 8006152:	4605      	mov	r5, r0
 8006154:	d4e4      	bmi.n	8006120 <_fflush_r+0xc>
 8006156:	89a3      	ldrh	r3, [r4, #12]
 8006158:	059b      	lsls	r3, r3, #22
 800615a:	d4e1      	bmi.n	8006120 <_fflush_r+0xc>
 800615c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800615e:	f7ff fe5b 	bl	8005e18 <__retarget_lock_release_recursive>
 8006162:	e7dd      	b.n	8006120 <_fflush_r+0xc>

08006164 <__swhatbuf_r>:
 8006164:	b570      	push	{r4, r5, r6, lr}
 8006166:	460c      	mov	r4, r1
 8006168:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800616c:	2900      	cmp	r1, #0
 800616e:	b096      	sub	sp, #88	@ 0x58
 8006170:	4615      	mov	r5, r2
 8006172:	461e      	mov	r6, r3
 8006174:	da0d      	bge.n	8006192 <__swhatbuf_r+0x2e>
 8006176:	89a3      	ldrh	r3, [r4, #12]
 8006178:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800617c:	f04f 0100 	mov.w	r1, #0
 8006180:	bf14      	ite	ne
 8006182:	2340      	movne	r3, #64	@ 0x40
 8006184:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006188:	2000      	movs	r0, #0
 800618a:	6031      	str	r1, [r6, #0]
 800618c:	602b      	str	r3, [r5, #0]
 800618e:	b016      	add	sp, #88	@ 0x58
 8006190:	bd70      	pop	{r4, r5, r6, pc}
 8006192:	466a      	mov	r2, sp
 8006194:	f000 f848 	bl	8006228 <_fstat_r>
 8006198:	2800      	cmp	r0, #0
 800619a:	dbec      	blt.n	8006176 <__swhatbuf_r+0x12>
 800619c:	9901      	ldr	r1, [sp, #4]
 800619e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80061a2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80061a6:	4259      	negs	r1, r3
 80061a8:	4159      	adcs	r1, r3
 80061aa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80061ae:	e7eb      	b.n	8006188 <__swhatbuf_r+0x24>

080061b0 <__smakebuf_r>:
 80061b0:	898b      	ldrh	r3, [r1, #12]
 80061b2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80061b4:	079d      	lsls	r5, r3, #30
 80061b6:	4606      	mov	r6, r0
 80061b8:	460c      	mov	r4, r1
 80061ba:	d507      	bpl.n	80061cc <__smakebuf_r+0x1c>
 80061bc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80061c0:	6023      	str	r3, [r4, #0]
 80061c2:	6123      	str	r3, [r4, #16]
 80061c4:	2301      	movs	r3, #1
 80061c6:	6163      	str	r3, [r4, #20]
 80061c8:	b003      	add	sp, #12
 80061ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80061cc:	ab01      	add	r3, sp, #4
 80061ce:	466a      	mov	r2, sp
 80061d0:	f7ff ffc8 	bl	8006164 <__swhatbuf_r>
 80061d4:	9f00      	ldr	r7, [sp, #0]
 80061d6:	4605      	mov	r5, r0
 80061d8:	4639      	mov	r1, r7
 80061da:	4630      	mov	r0, r6
 80061dc:	f7ff fe8a 	bl	8005ef4 <_malloc_r>
 80061e0:	b948      	cbnz	r0, 80061f6 <__smakebuf_r+0x46>
 80061e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80061e6:	059a      	lsls	r2, r3, #22
 80061e8:	d4ee      	bmi.n	80061c8 <__smakebuf_r+0x18>
 80061ea:	f023 0303 	bic.w	r3, r3, #3
 80061ee:	f043 0302 	orr.w	r3, r3, #2
 80061f2:	81a3      	strh	r3, [r4, #12]
 80061f4:	e7e2      	b.n	80061bc <__smakebuf_r+0xc>
 80061f6:	89a3      	ldrh	r3, [r4, #12]
 80061f8:	6020      	str	r0, [r4, #0]
 80061fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80061fe:	81a3      	strh	r3, [r4, #12]
 8006200:	9b01      	ldr	r3, [sp, #4]
 8006202:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8006206:	b15b      	cbz	r3, 8006220 <__smakebuf_r+0x70>
 8006208:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800620c:	4630      	mov	r0, r6
 800620e:	f000 f81d 	bl	800624c <_isatty_r>
 8006212:	b128      	cbz	r0, 8006220 <__smakebuf_r+0x70>
 8006214:	89a3      	ldrh	r3, [r4, #12]
 8006216:	f023 0303 	bic.w	r3, r3, #3
 800621a:	f043 0301 	orr.w	r3, r3, #1
 800621e:	81a3      	strh	r3, [r4, #12]
 8006220:	89a3      	ldrh	r3, [r4, #12]
 8006222:	431d      	orrs	r5, r3
 8006224:	81a5      	strh	r5, [r4, #12]
 8006226:	e7cf      	b.n	80061c8 <__smakebuf_r+0x18>

08006228 <_fstat_r>:
 8006228:	b538      	push	{r3, r4, r5, lr}
 800622a:	4d07      	ldr	r5, [pc, #28]	@ (8006248 <_fstat_r+0x20>)
 800622c:	2300      	movs	r3, #0
 800622e:	4604      	mov	r4, r0
 8006230:	4608      	mov	r0, r1
 8006232:	4611      	mov	r1, r2
 8006234:	602b      	str	r3, [r5, #0]
 8006236:	f7fa fe1a 	bl	8000e6e <_fstat>
 800623a:	1c43      	adds	r3, r0, #1
 800623c:	d102      	bne.n	8006244 <_fstat_r+0x1c>
 800623e:	682b      	ldr	r3, [r5, #0]
 8006240:	b103      	cbz	r3, 8006244 <_fstat_r+0x1c>
 8006242:	6023      	str	r3, [r4, #0]
 8006244:	bd38      	pop	{r3, r4, r5, pc}
 8006246:	bf00      	nop
 8006248:	2000048c 	.word	0x2000048c

0800624c <_isatty_r>:
 800624c:	b538      	push	{r3, r4, r5, lr}
 800624e:	4d06      	ldr	r5, [pc, #24]	@ (8006268 <_isatty_r+0x1c>)
 8006250:	2300      	movs	r3, #0
 8006252:	4604      	mov	r4, r0
 8006254:	4608      	mov	r0, r1
 8006256:	602b      	str	r3, [r5, #0]
 8006258:	f7fa fe19 	bl	8000e8e <_isatty>
 800625c:	1c43      	adds	r3, r0, #1
 800625e:	d102      	bne.n	8006266 <_isatty_r+0x1a>
 8006260:	682b      	ldr	r3, [r5, #0]
 8006262:	b103      	cbz	r3, 8006266 <_isatty_r+0x1a>
 8006264:	6023      	str	r3, [r4, #0]
 8006266:	bd38      	pop	{r3, r4, r5, pc}
 8006268:	2000048c 	.word	0x2000048c

0800626c <_sbrk_r>:
 800626c:	b538      	push	{r3, r4, r5, lr}
 800626e:	4d06      	ldr	r5, [pc, #24]	@ (8006288 <_sbrk_r+0x1c>)
 8006270:	2300      	movs	r3, #0
 8006272:	4604      	mov	r4, r0
 8006274:	4608      	mov	r0, r1
 8006276:	602b      	str	r3, [r5, #0]
 8006278:	f7fa fe22 	bl	8000ec0 <_sbrk>
 800627c:	1c43      	adds	r3, r0, #1
 800627e:	d102      	bne.n	8006286 <_sbrk_r+0x1a>
 8006280:	682b      	ldr	r3, [r5, #0]
 8006282:	b103      	cbz	r3, 8006286 <_sbrk_r+0x1a>
 8006284:	6023      	str	r3, [r4, #0]
 8006286:	bd38      	pop	{r3, r4, r5, pc}
 8006288:	2000048c 	.word	0x2000048c

0800628c <_init>:
 800628c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800628e:	bf00      	nop
 8006290:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006292:	bc08      	pop	{r3}
 8006294:	469e      	mov	lr, r3
 8006296:	4770      	bx	lr

08006298 <_fini>:
 8006298:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800629a:	bf00      	nop
 800629c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800629e:	bc08      	pop	{r3}
 80062a0:	469e      	mov	lr, r3
 80062a2:	4770      	bx	lr
