# single_cycle_processor_verilog

I referenced "COMPUTER ORGANIAZATION AND DESIGN RISC-V EDITION"

I focused on decoding all command combinations in the risc-v instruction set

<img width="613" alt="riscv_card1" src="https://user-images.githubusercontent.com/76850241/232859970-33e4d4c2-6388-4bc9-acb0-06649b08ce78.png">

![scp](https://user-images.githubusercontent.com/76850241/232861041-722df8a0-64ed-431e-aafd-448332b5bc41.png)
