Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.3 (lin64) Build 3173277 Wed Apr  7 05:07:21 MDT 2021
| Date         : Tue Jun 22 21:49:17 2021
| Host         : localhost.localdomain running 64-bit unknown
| Command      : report_methodology -file alarm_cage_methodology_drc_routed.rpt -pb alarm_cage_methodology_drc_routed.pb -rpx alarm_cage_methodology_drc_routed.rpx
| Design       : alarm_cage
| Device       : xcvc1802-viva1596-3HP-e-S
| Speed File   : -3HP
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 0
+------+----------+-------------+------------+
| Rule | Severity | Description | Violations |
+------+----------+-------------+------------+
+------+----------+-------------+------------+

2. REPORT DETAILS
-----------------

