{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1605508499945 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605508499952 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 16 14:34:59 2020 " "Processing started: Mon Nov 16 14:34:59 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605508499952 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605508499952 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off diyphoto -c diyphoto " "Command: quartus_map --read_settings_files=on --write_settings_files=off diyphoto -c diyphoto" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605508499952 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1605508500738 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1605508500738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myrom.v 1 1 " "Found 1 design units, including 1 entities, in source file myrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 myrom " "Found entity 1: myrom" {  } { { "myrom.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/myrom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605508513021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605508513021 ""}
{ "Warning" "WSGN_SEARCH_FILE" "diyphoto.v 1 1 " "Using design file diyphoto.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 diyphoto " "Found entity 1: diyphoto" {  } { { "diyphoto.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605508513213 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1605508513213 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "diyphoto.v(47) " "Verilog HDL Instantiation warning at diyphoto.v(47): instance has no name" {  } { { "diyphoto.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.v" 47 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1605508513215 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "diyphoto " "Elaborating entity \"diyphoto\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1605508513217 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clkgen.v 1 1 " "Using design file clkgen.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clkgen " "Found entity 1: clkgen" {  } { { "clkgen.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/clkgen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605508513254 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1605508513254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkgen clkgen:my_vgaclk " "Elaborating entity \"clkgen\" for hierarchy \"clkgen:my_vgaclk\"" {  } { { "diyphoto.v" "my_vgaclk" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605508513255 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga_ctrl.v 1 1 " "Using design file vga_ctrl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_ctrl " "Found entity 1: vga_ctrl" {  } { { "vga_ctrl.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/vga_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605508513284 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1605508513284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_ctrl vga_ctrl:my_ctrl " "Elaborating entity \"vga_ctrl\" for hierarchy \"vga_ctrl:my_ctrl\"" {  } { { "diyphoto.v" "my_ctrl" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605508513285 ""}
{ "Warning" "WSGN_SEARCH_FILE" "getcolor.v 1 1 " "Using design file getcolor.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 getcolor " "Found entity 1: getcolor" {  } { { "getcolor.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/getcolor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605508513312 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1605508513312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getcolor getcolor:comb_4 " "Elaborating entity \"getcolor\" for hierarchy \"getcolor:comb_4\"" {  } { { "diyphoto.v" "comb_4" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605508513313 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data getcolor.v(15) " "Verilog HDL Always Construct warning at getcolor.v(15): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "getcolor.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/getcolor.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1605508513328 "|diyphoto|getcolor:comb_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myrom getcolor:comb_4\|myrom:rom " "Elaborating entity \"myrom\" for hierarchy \"getcolor:comb_4\|myrom:rom\"" {  } { { "getcolor.v" "rom" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/getcolor.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605508513337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram getcolor:comb_4\|myrom:rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"getcolor:comb_4\|myrom:rom\|altsyncram:altsyncram_component\"" {  } { { "myrom.v" "altsyncram_component" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/myrom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605508513539 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "getcolor:comb_4\|myrom:rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"getcolor:comb_4\|myrom:rom\|altsyncram:altsyncram_component\"" {  } { { "myrom.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/myrom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605508513552 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "getcolor:comb_4\|myrom:rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"getcolor:comb_4\|myrom:rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605508513554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605508513554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605508513554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file data.mif " "Parameter \"init_file\" = \"data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605508513554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605508513554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605508513554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605508513554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 327679 " "Parameter \"numwords_a\" = \"327679\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605508513554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605508513554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605508513554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605508513554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605508513554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605508513554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605508513554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605508513554 ""}  } { { "myrom.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/myrom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605508513554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hch1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hch1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hch1 " "Found entity 1: altsyncram_hch1" {  } { { "db/altsyncram_hch1.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/db/altsyncram_hch1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605508513747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605508513747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hch1 getcolor:comb_4\|myrom:rom\|altsyncram:altsyncram_component\|altsyncram_hch1:auto_generated " "Elaborating entity \"altsyncram_hch1\" for hierarchy \"getcolor:comb_4\|myrom:rom\|altsyncram:altsyncram_component\|altsyncram_hch1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605508513748 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "327679 327680 D:/data/Homework/FPGA/Exp/Exp9/diyphoto/data.mif " "Memory depth (327679) in the design file differs from memory depth (327680) in the Memory Initialization File \"D:/data/Homework/FPGA/Exp/Exp9/diyphoto/data.mif\" -- truncated remaining initial content value to fit RAM" {  } { { "myrom.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/myrom.v" 81 0 0 } }  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "Analysis & Synthesis" 0 -1 1605508515257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_l2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_l2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_l2a " "Found entity 1: decode_l2a" {  } { { "db/decode_l2a.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/db/decode_l2a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605508516539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605508516539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_l2a getcolor:comb_4\|myrom:rom\|altsyncram:altsyncram_component\|altsyncram_hch1:auto_generated\|decode_l2a:rden_decode " "Elaborating entity \"decode_l2a\" for hierarchy \"getcolor:comb_4\|myrom:rom\|altsyncram:altsyncram_component\|altsyncram_hch1:auto_generated\|decode_l2a:rden_decode\"" {  } { { "db/altsyncram_hch1.tdf" "rden_decode" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/db/altsyncram_hch1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605508516539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_nib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_nib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_nib " "Found entity 1: mux_nib" {  } { { "db/mux_nib.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/db/mux_nib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605508516642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605508516642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_nib getcolor:comb_4\|myrom:rom\|altsyncram:altsyncram_component\|altsyncram_hch1:auto_generated\|mux_nib:mux2 " "Elaborating entity \"mux_nib\" for hierarchy \"getcolor:comb_4\|myrom:rom\|altsyncram:altsyncram_component\|altsyncram_hch1:auto_generated\|mux_nib:mux2\"" {  } { { "db/altsyncram_hch1.tdf" "mux2" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/db/altsyncram_hch1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605508516643 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "diyphoto.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605508518329 "|diyphoto|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "diyphoto.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605508518329 "|diyphoto|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "diyphoto.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605508518329 "|diyphoto|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "diyphoto.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605508518329 "|diyphoto|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "diyphoto.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605508518329 "|diyphoto|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "diyphoto.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605508518329 "|diyphoto|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "diyphoto.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605508518329 "|diyphoto|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "diyphoto.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605508518329 "|diyphoto|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "diyphoto.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605508518329 "|diyphoto|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "diyphoto.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605508518329 "|diyphoto|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "diyphoto.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605508518329 "|diyphoto|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "diyphoto.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605508518329 "|diyphoto|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "diyphoto.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605508518329 "|diyphoto|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1605508518329 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1605508518469 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1605508519646 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605508519646 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "diyphoto.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605508520192 "|diyphoto|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "diyphoto.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605508520192 "|diyphoto|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "diyphoto.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605508520192 "|diyphoto|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "diyphoto.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605508520192 "|diyphoto|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "diyphoto.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605508520192 "|diyphoto|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "diyphoto.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605508520192 "|diyphoto|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "diyphoto.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605508520192 "|diyphoto|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "diyphoto.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605508520192 "|diyphoto|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "diyphoto.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605508520192 "|diyphoto|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "diyphoto.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605508520192 "|diyphoto|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "diyphoto.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605508520192 "|diyphoto|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "diyphoto.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605508520192 "|diyphoto|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "diyphoto.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605508520192 "|diyphoto|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1605508520192 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "895 " "Implemented 895 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1605508520196 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1605508520196 ""} { "Info" "ICUT_CUT_TM_LCELLS" "372 " "Implemented 372 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1605508520196 ""} { "Info" "ICUT_CUT_TM_RAMS" "480 " "Implemented 480 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1605508520196 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1605508520196 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4937 " "Peak virtual memory: 4937 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605508520249 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 16 14:35:20 2020 " "Processing ended: Mon Nov 16 14:35:20 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605508520249 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605508520249 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605508520249 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1605508520249 ""}
