
*** Running vivado
    with args -log high_level.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source high_level.tcl

!! WARNING !!
"PYTHONPATH" variable is set greater than default max string limit of "519" characters.
Please ignore this, if you have already made changes to your system registry to accept more than
default limit of 519 characters.
!! WARNING !!


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source high_level.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental {C:/Backup/Less Important/My programs/Git/MIREA/InfAndCompTechnology/Bachelor/2 course/2 Term/CircuitDesign/lab_2/lab_2.srcs/utils_1/imports/synth_1/sorter.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Backup/Less Important/My programs/Git/MIREA/InfAndCompTechnology/Bachelor/2 course/2 Term/CircuitDesign/lab_2/lab_2.srcs/utils_1/imports/synth_1/sorter.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top high_level -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17308
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Users/vav11/Downloads/Xilinx_Windows_Unpacked_2022_2/Xilinx_Windows_Unpacked_2022_2/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1208.578 ; gain = 408.648
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'high_level' [C:/Backup/Less Important/My programs/Git/MIREA/InfAndCompTechnology/Bachelor/2 course/2 Term/CircuitDesign/lab_2/lab_2.srcs/sources_1/new/high_level.v:2]
INFO: [Synth 8-6157] synthesizing module 'sorter' [C:/Backup/Less Important/My programs/Git/MIREA/InfAndCompTechnology/Bachelor/2 course/2 Term/CircuitDesign/lab_2/lab_2.srcs/sources_1/new/sorter.v:2]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Backup/Less Important/My programs/Git/MIREA/InfAndCompTechnology/Bachelor/2 course/2 Term/CircuitDesign/lab_2/lab_2.srcs/sources_1/new/sorter.v:31]
WARNING: [Synth 8-567] referenced signal 'rin' should be on the sensitivity list [C:/Backup/Less Important/My programs/Git/MIREA/InfAndCompTechnology/Bachelor/2 course/2 Term/CircuitDesign/lab_2/lab_2.srcs/sources_1/new/sorter.v:19]
WARNING: [Synth 8-567] referenced signal 'in' should be on the sensitivity list [C:/Backup/Less Important/My programs/Git/MIREA/InfAndCompTechnology/Bachelor/2 course/2 Term/CircuitDesign/lab_2/lab_2.srcs/sources_1/new/sorter.v:19]
WARNING: [Synth 8-567] referenced signal 'state' should be on the sensitivity list [C:/Backup/Less Important/My programs/Git/MIREA/InfAndCompTechnology/Bachelor/2 course/2 Term/CircuitDesign/lab_2/lab_2.srcs/sources_1/new/sorter.v:19]
WARNING: [Synth 8-567] referenced signal 'out_i' should be on the sensitivity list [C:/Backup/Less Important/My programs/Git/MIREA/InfAndCompTechnology/Bachelor/2 course/2 Term/CircuitDesign/lab_2/lab_2.srcs/sources_1/new/sorter.v:19]
WARNING: [Synth 8-567] referenced signal 'input_i' should be on the sensitivity list [C:/Backup/Less Important/My programs/Git/MIREA/InfAndCompTechnology/Bachelor/2 course/2 Term/CircuitDesign/lab_2/lab_2.srcs/sources_1/new/sorter.v:19]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Backup/Less Important/My programs/Git/MIREA/InfAndCompTechnology/Bachelor/2 course/2 Term/CircuitDesign/lab_2/lab_2.srcs/sources_1/new/sorter.v:46]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Backup/Less Important/My programs/Git/MIREA/InfAndCompTechnology/Bachelor/2 course/2 Term/CircuitDesign/lab_2/lab_2.srcs/sources_1/new/sorter.v:52]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Backup/Less Important/My programs/Git/MIREA/InfAndCompTechnology/Bachelor/2 course/2 Term/CircuitDesign/lab_2/lab_2.srcs/sources_1/new/sorter.v:99]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Backup/Less Important/My programs/Git/MIREA/InfAndCompTechnology/Bachelor/2 course/2 Term/CircuitDesign/lab_2/lab_2.srcs/sources_1/new/sorter.v:118]
WARNING: [Synth 8-567] referenced signal 'sort_i' should be on the sensitivity list [C:/Backup/Less Important/My programs/Git/MIREA/InfAndCompTechnology/Bachelor/2 course/2 Term/CircuitDesign/lab_2/lab_2.srcs/sources_1/new/sorter.v:116]
WARNING: [Synth 8-567] referenced signal 'sort_j' should be on the sensitivity list [C:/Backup/Less Important/My programs/Git/MIREA/InfAndCompTechnology/Bachelor/2 course/2 Term/CircuitDesign/lab_2/lab_2.srcs/sources_1/new/sorter.v:116]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Backup/Less Important/My programs/Git/MIREA/InfAndCompTechnology/Bachelor/2 course/2 Term/CircuitDesign/lab_2/lab_2.srcs/sources_1/new/sorter.v:127]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Backup/Less Important/My programs/Git/MIREA/InfAndCompTechnology/Bachelor/2 course/2 Term/CircuitDesign/lab_2/lab_2.srcs/sources_1/new/sorter.v:134]
INFO: [Synth 8-6155] done synthesizing module 'sorter' (0#1) [C:/Backup/Less Important/My programs/Git/MIREA/InfAndCompTechnology/Bachelor/2 course/2 Term/CircuitDesign/lab_2/lab_2.srcs/sources_1/new/sorter.v:2]
INFO: [Synth 8-6155] done synthesizing module 'high_level' (0#1) [C:/Backup/Less Important/My programs/Git/MIREA/InfAndCompTechnology/Bachelor/2 course/2 Term/CircuitDesign/lab_2/lab_2.srcs/sources_1/new/high_level.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1301.805 ; gain = 501.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1301.805 ; gain = 501.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1301.805 ; gain = 501.875
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1301.805 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Backup/Less Important/My programs/Git/MIREA/InfAndCompTechnology/Bachelor/2 course/2 Term/CircuitDesign/lab_2/lab_2.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Backup/Less Important/My programs/Git/MIREA/InfAndCompTechnology/Bachelor/2 course/2 Term/CircuitDesign/lab_2/lab_2.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Backup/Less Important/My programs/Git/MIREA/InfAndCompTechnology/Bachelor/2 course/2 Term/CircuitDesign/lab_2/lab_2.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/high_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/high_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1398.367 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1398.367 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Users/vav11/Downloads/Xilinx_Windows_Unpacked_2022_2/Xilinx_Windows_Unpacked_2022_2/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1398.367 ; gain = 598.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1398.367 ; gain = 598.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1398.367 ; gain = 598.438
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'next_state_reg' in module 'sorter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE9 |                            00000 |                            00000
                 iSTATE7 |                            00001 |                            00001
                 iSTATE5 |                            00010 |                            00010
                 iSTATE3 |                            00011 |                            00011
                iSTATE17 |                            00100 |                            00100
                iSTATE15 |                            00101 |                            00101
                iSTATE12 |                            00110 |                            00110
                iSTATE13 |                            00111 |                            01001
                iSTATE10 |                            01000 |                            01010
                 iSTATE8 |                            01001 |                            01011
                 iSTATE1 |                            01010 |                            01100
                 iSTATE0 |                            01011 |                            01101
                  iSTATE |                            01100 |                            01110
                iSTATE16 |                            01101 |                            01111
                 iSTATE6 |                            01110 |                            10000
                 iSTATE4 |                            01111 |                            10001
                iSTATE11 |                            10000 |                            00111
                iSTATE14 |                            10001 |                            01000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'next_state_reg' using encoding 'sequential' in module 'sorter'
WARNING: [Synth 8-327] inferring latch for variable 'out_i_reg' [C:/Backup/Less Important/My programs/Git/MIREA/InfAndCompTechnology/Bachelor/2 course/2 Term/CircuitDesign/lab_2/lab_2.srcs/sources_1/new/sorter.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'n_reg' [C:/Backup/Less Important/My programs/Git/MIREA/InfAndCompTechnology/Bachelor/2 course/2 Term/CircuitDesign/lab_2/lab_2.srcs/sources_1/new/sorter.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'i_reg' [C:/Backup/Less Important/My programs/Git/MIREA/InfAndCompTechnology/Bachelor/2 course/2 Term/CircuitDesign/lab_2/lab_2.srcs/sources_1/new/sorter.v:135]
WARNING: [Synth 8-327] inferring latch for variable 'arr_reg[0]' [C:/Backup/Less Important/My programs/Git/MIREA/InfAndCompTechnology/Bachelor/2 course/2 Term/CircuitDesign/lab_2/lab_2.srcs/sources_1/new/sorter.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'arr_reg[1]' [C:/Backup/Less Important/My programs/Git/MIREA/InfAndCompTechnology/Bachelor/2 course/2 Term/CircuitDesign/lab_2/lab_2.srcs/sources_1/new/sorter.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'arr_reg[2]' [C:/Backup/Less Important/My programs/Git/MIREA/InfAndCompTechnology/Bachelor/2 course/2 Term/CircuitDesign/lab_2/lab_2.srcs/sources_1/new/sorter.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'arr_reg[3]' [C:/Backup/Less Important/My programs/Git/MIREA/InfAndCompTechnology/Bachelor/2 course/2 Term/CircuitDesign/lab_2/lab_2.srcs/sources_1/new/sorter.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'arr_reg[4]' [C:/Backup/Less Important/My programs/Git/MIREA/InfAndCompTechnology/Bachelor/2 course/2 Term/CircuitDesign/lab_2/lab_2.srcs/sources_1/new/sorter.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'arr_reg[5]' [C:/Backup/Less Important/My programs/Git/MIREA/InfAndCompTechnology/Bachelor/2 course/2 Term/CircuitDesign/lab_2/lab_2.srcs/sources_1/new/sorter.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'arr_reg[6]' [C:/Backup/Less Important/My programs/Git/MIREA/InfAndCompTechnology/Bachelor/2 course/2 Term/CircuitDesign/lab_2/lab_2.srcs/sources_1/new/sorter.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'arr_reg[7]' [C:/Backup/Less Important/My programs/Git/MIREA/InfAndCompTechnology/Bachelor/2 course/2 Term/CircuitDesign/lab_2/lab_2.srcs/sources_1/new/sorter.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'arr_reg[8]' [C:/Backup/Less Important/My programs/Git/MIREA/InfAndCompTechnology/Bachelor/2 course/2 Term/CircuitDesign/lab_2/lab_2.srcs/sources_1/new/sorter.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'arr_reg[9]' [C:/Backup/Less Important/My programs/Git/MIREA/InfAndCompTechnology/Bachelor/2 course/2 Term/CircuitDesign/lab_2/lab_2.srcs/sources_1/new/sorter.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'arr_reg[10]' [C:/Backup/Less Important/My programs/Git/MIREA/InfAndCompTechnology/Bachelor/2 course/2 Term/CircuitDesign/lab_2/lab_2.srcs/sources_1/new/sorter.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'arr_reg[11]' [C:/Backup/Less Important/My programs/Git/MIREA/InfAndCompTechnology/Bachelor/2 course/2 Term/CircuitDesign/lab_2/lab_2.srcs/sources_1/new/sorter.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'arr_reg[12]' [C:/Backup/Less Important/My programs/Git/MIREA/InfAndCompTechnology/Bachelor/2 course/2 Term/CircuitDesign/lab_2/lab_2.srcs/sources_1/new/sorter.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'arr_reg[13]' [C:/Backup/Less Important/My programs/Git/MIREA/InfAndCompTechnology/Bachelor/2 course/2 Term/CircuitDesign/lab_2/lab_2.srcs/sources_1/new/sorter.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'arr_reg[14]' [C:/Backup/Less Important/My programs/Git/MIREA/InfAndCompTechnology/Bachelor/2 course/2 Term/CircuitDesign/lab_2/lab_2.srcs/sources_1/new/sorter.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'arr_reg[15]' [C:/Backup/Less Important/My programs/Git/MIREA/InfAndCompTechnology/Bachelor/2 course/2 Term/CircuitDesign/lab_2/lab_2.srcs/sources_1/new/sorter.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'reg_in_reg' [C:/Backup/Less Important/My programs/Git/MIREA/InfAndCompTechnology/Bachelor/2 course/2 Term/CircuitDesign/lab_2/lab_2.srcs/sources_1/new/sorter.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'y_reg' [C:/Backup/Less Important/My programs/Git/MIREA/InfAndCompTechnology/Bachelor/2 course/2 Term/CircuitDesign/lab_2/lab_2.srcs/sources_1/new/sorter.v:129]
WARNING: [Synth 8-327] inferring latch for variable 'x_reg' [C:/Backup/Less Important/My programs/Git/MIREA/InfAndCompTechnology/Bachelor/2 course/2 Term/CircuitDesign/lab_2/lab_2.srcs/sources_1/new/sorter.v:128]
WARNING: [Synth 8-327] inferring latch for variable 'j_reg' [C:/Backup/Less Important/My programs/Git/MIREA/InfAndCompTechnology/Bachelor/2 course/2 Term/CircuitDesign/lab_2/lab_2.srcs/sources_1/new/sorter.v:140]
WARNING: [Synth 8-327] inferring latch for variable 'input_i_reg' [C:/Backup/Less Important/My programs/Git/MIREA/InfAndCompTechnology/Bachelor/2 course/2 Term/CircuitDesign/lab_2/lab_2.srcs/sources_1/new/sorter.v:32]
WARNING: [Synth 8-327] inferring latch for variable 'sort_i_reg' [C:/Backup/Less Important/My programs/Git/MIREA/InfAndCompTechnology/Bachelor/2 course/2 Term/CircuitDesign/lab_2/lab_2.srcs/sources_1/new/sorter.v:119]
WARNING: [Synth 8-327] inferring latch for variable 'sort_j_reg' [C:/Backup/Less Important/My programs/Git/MIREA/InfAndCompTechnology/Bachelor/2 course/2 Term/CircuitDesign/lab_2/lab_2.srcs/sources_1/new/sorter.v:120]
WARNING: [Synth 8-327] inferring latch for variable 'err_reg' [C:/Backup/Less Important/My programs/Git/MIREA/InfAndCompTechnology/Bachelor/2 course/2 Term/CircuitDesign/lab_2/lab_2.srcs/sources_1/new/sorter.v:100]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1398.367 ; gain = 598.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 4     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 2     
	   4 Input   16 Bit        Muxes := 1     
	  18 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 6     
	   2 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 2     
	   9 Input    4 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 36    
	   4 Input    1 Bit        Muxes := 17    
	   3 Input    1 Bit        Muxes := 3     
	  18 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 2     
	   9 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-264] enable of latch \sort/reg_in_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \sort/reg_in_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \sort/reg_in_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \sort/reg_in_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \sort/reg_in_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \sort/reg_in_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \sort/reg_in_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \sort/reg_in_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \sort/reg_in_reg[8]  is always disabled
WARNING: [Synth 8-264] enable of latch \sort/reg_in_reg[8]  is always disabled
WARNING: [Synth 8-264] enable of latch \sort/reg_in_reg[9]  is always disabled
WARNING: [Synth 8-264] enable of latch \sort/reg_in_reg[9]  is always disabled
WARNING: [Synth 8-264] enable of latch \sort/reg_in_reg[10]  is always disabled
WARNING: [Synth 8-264] enable of latch \sort/reg_in_reg[10]  is always disabled
WARNING: [Synth 8-264] enable of latch \sort/reg_in_reg[11]  is always disabled
WARNING: [Synth 8-264] enable of latch \sort/reg_in_reg[11]  is always disabled
WARNING: [Synth 8-264] enable of latch \sort/reg_in_reg[12]  is always disabled
WARNING: [Synth 8-264] enable of latch \sort/reg_in_reg[12]  is always disabled
WARNING: [Synth 8-264] enable of latch \sort/reg_in_reg[13]  is always disabled
WARNING: [Synth 8-264] enable of latch \sort/reg_in_reg[13]  is always disabled
WARNING: [Synth 8-264] enable of latch \sort/reg_in_reg[14]  is always disabled
WARNING: [Synth 8-264] enable of latch \sort/reg_in_reg[14]  is always disabled
WARNING: [Synth 8-264] enable of latch \sort/reg_in_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \sort/reg_in_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \sort/reg_in_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \sort/reg_in_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \sort/reg_in_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \sort/reg_in_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \sort/reg_in_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \sort/reg_in_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \sort/reg_in_reg[15]  is always disabled
WARNING: [Synth 8-264] enable of latch \sort/reg_in_reg[15]  is always disabled
WARNING: [Synth 8-264] enable of latch \sort/out_i_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \sort/out_i_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \sort/input_i_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \sort/input_i_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \sort/out_i_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \sort/out_i_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \sort/input_i_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \sort/input_i_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \sort/out_i_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \sort/out_i_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \sort/input_i_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \sort/input_i_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \sort/out_i_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \sort/out_i_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \sort/input_i_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \sort/input_i_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \sort/reg_in_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \sort/reg_in_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \sort/reg_in_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \sort/reg_in_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \sort/reg_in_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \sort/reg_in_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \sort/reg_in_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \sort/reg_in_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \sort/reg_in_reg[8]  is always disabled
WARNING: [Synth 8-264] enable of latch \sort/reg_in_reg[8]  is always disabled
WARNING: [Synth 8-264] enable of latch \sort/reg_in_reg[9]  is always disabled
WARNING: [Synth 8-264] enable of latch \sort/reg_in_reg[9]  is always disabled
WARNING: [Synth 8-264] enable of latch \sort/reg_in_reg[10]  is always disabled
WARNING: [Synth 8-264] enable of latch \sort/reg_in_reg[10]  is always disabled
WARNING: [Synth 8-264] enable of latch \sort/reg_in_reg[11]  is always disabled
WARNING: [Synth 8-264] enable of latch \sort/reg_in_reg[11]  is always disabled
WARNING: [Synth 8-264] enable of latch \sort/reg_in_reg[12]  is always disabled
WARNING: [Synth 8-264] enable of latch \sort/reg_in_reg[12]  is always disabled
WARNING: [Synth 8-264] enable of latch \sort/reg_in_reg[13]  is always disabled
WARNING: [Synth 8-264] enable of latch \sort/reg_in_reg[13]  is always disabled
WARNING: [Synth 8-264] enable of latch \sort/reg_in_reg[14]  is always disabled
WARNING: [Synth 8-264] enable of latch \sort/reg_in_reg[14]  is always disabled
WARNING: [Synth 8-264] enable of latch \sort/reg_in_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \sort/reg_in_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \sort/reg_in_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \sort/reg_in_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \sort/reg_in_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \sort/reg_in_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \sort/reg_in_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \sort/reg_in_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \sort/reg_in_reg[15]  is always disabled
WARNING: [Synth 8-264] enable of latch \sort/reg_in_reg[15]  is always disabled
WARNING: [Synth 8-264] enable of latch \sort/out_i_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \sort/out_i_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \sort/input_i_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \sort/input_i_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \sort/out_i_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \sort/out_i_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \sort/input_i_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \sort/input_i_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \sort/out_i_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \sort/out_i_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \sort/input_i_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \sort/input_i_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \sort/out_i_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \sort/out_i_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \sort/input_i_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \sort/input_i_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \sort/reg_in_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \sort/reg_in_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \sort/reg_in_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \sort/reg_in_reg[5]  is always disabled
INFO: [Common 17-14] Message 'Synth 8-264' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1398.367 ; gain = 598.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1398.367 ; gain = 598.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1398.367 ; gain = 598.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (sort/FSM_sequential_next_state_reg[4]) is unused and will be removed from module high_level.
WARNING: [Synth 8-3332] Sequential element (sort/FSM_sequential_next_state_reg[3]) is unused and will be removed from module high_level.
WARNING: [Synth 8-3332] Sequential element (sort/FSM_sequential_next_state_reg[2]) is unused and will be removed from module high_level.
WARNING: [Synth 8-3332] Sequential element (sort/FSM_sequential_next_state_reg[1]) is unused and will be removed from module high_level.
WARNING: [Synth 8-3332] Sequential element (sort/FSM_sequential_next_state_reg[0]) is unused and will be removed from module high_level.
WARNING: [Synth 8-3332] Sequential element (sort/out_i_reg[3]) is unused and will be removed from module high_level.
WARNING: [Synth 8-3332] Sequential element (sort/out_i_reg[2]) is unused and will be removed from module high_level.
WARNING: [Synth 8-3332] Sequential element (sort/out_i_reg[1]) is unused and will be removed from module high_level.
WARNING: [Synth 8-3332] Sequential element (sort/out_i_reg[0]) is unused and will be removed from module high_level.
WARNING: [Synth 8-3332] Sequential element (sort/n_reg[3]) is unused and will be removed from module high_level.
WARNING: [Synth 8-3332] Sequential element (sort/n_reg[2]) is unused and will be removed from module high_level.
WARNING: [Synth 8-3332] Sequential element (sort/n_reg[1]) is unused and will be removed from module high_level.
WARNING: [Synth 8-3332] Sequential element (sort/n_reg[0]) is unused and will be removed from module high_level.
WARNING: [Synth 8-3332] Sequential element (sort/i_reg[3]) is unused and will be removed from module high_level.
WARNING: [Synth 8-3332] Sequential element (sort/i_reg[2]) is unused and will be removed from module high_level.
WARNING: [Synth 8-3332] Sequential element (sort/i_reg[1]) is unused and will be removed from module high_level.
WARNING: [Synth 8-3332] Sequential element (sort/i_reg[0]) is unused and will be removed from module high_level.
WARNING: [Synth 8-3332] Sequential element (sort/arr_reg[0][15]) is unused and will be removed from module high_level.
WARNING: [Synth 8-3332] Sequential element (sort/arr_reg[0][14]) is unused and will be removed from module high_level.
WARNING: [Synth 8-3332] Sequential element (sort/arr_reg[0][13]) is unused and will be removed from module high_level.
WARNING: [Synth 8-3332] Sequential element (sort/arr_reg[0][12]) is unused and will be removed from module high_level.
WARNING: [Synth 8-3332] Sequential element (sort/arr_reg[0][11]) is unused and will be removed from module high_level.
WARNING: [Synth 8-3332] Sequential element (sort/arr_reg[0][10]) is unused and will be removed from module high_level.
WARNING: [Synth 8-3332] Sequential element (sort/arr_reg[0][9]) is unused and will be removed from module high_level.
WARNING: [Synth 8-3332] Sequential element (sort/arr_reg[0][8]) is unused and will be removed from module high_level.
WARNING: [Synth 8-3332] Sequential element (sort/arr_reg[0][7]) is unused and will be removed from module high_level.
WARNING: [Synth 8-3332] Sequential element (sort/arr_reg[0][6]) is unused and will be removed from module high_level.
WARNING: [Synth 8-3332] Sequential element (sort/arr_reg[0][5]) is unused and will be removed from module high_level.
WARNING: [Synth 8-3332] Sequential element (sort/arr_reg[0][4]) is unused and will be removed from module high_level.
WARNING: [Synth 8-3332] Sequential element (sort/arr_reg[0][3]) is unused and will be removed from module high_level.
WARNING: [Synth 8-3332] Sequential element (sort/arr_reg[0][2]) is unused and will be removed from module high_level.
WARNING: [Synth 8-3332] Sequential element (sort/arr_reg[0][1]) is unused and will be removed from module high_level.
WARNING: [Synth 8-3332] Sequential element (sort/arr_reg[0][0]) is unused and will be removed from module high_level.
WARNING: [Synth 8-3332] Sequential element (sort/arr_reg[1][15]) is unused and will be removed from module high_level.
WARNING: [Synth 8-3332] Sequential element (sort/arr_reg[1][14]) is unused and will be removed from module high_level.
WARNING: [Synth 8-3332] Sequential element (sort/arr_reg[1][13]) is unused and will be removed from module high_level.
WARNING: [Synth 8-3332] Sequential element (sort/arr_reg[1][12]) is unused and will be removed from module high_level.
WARNING: [Synth 8-3332] Sequential element (sort/arr_reg[1][11]) is unused and will be removed from module high_level.
WARNING: [Synth 8-3332] Sequential element (sort/arr_reg[1][10]) is unused and will be removed from module high_level.
WARNING: [Synth 8-3332] Sequential element (sort/arr_reg[1][9]) is unused and will be removed from module high_level.
WARNING: [Synth 8-3332] Sequential element (sort/arr_reg[1][8]) is unused and will be removed from module high_level.
WARNING: [Synth 8-3332] Sequential element (sort/arr_reg[1][7]) is unused and will be removed from module high_level.
WARNING: [Synth 8-3332] Sequential element (sort/arr_reg[1][6]) is unused and will be removed from module high_level.
WARNING: [Synth 8-3332] Sequential element (sort/arr_reg[1][5]) is unused and will be removed from module high_level.
WARNING: [Synth 8-3332] Sequential element (sort/arr_reg[1][4]) is unused and will be removed from module high_level.
WARNING: [Synth 8-3332] Sequential element (sort/arr_reg[1][3]) is unused and will be removed from module high_level.
WARNING: [Synth 8-3332] Sequential element (sort/arr_reg[1][2]) is unused and will be removed from module high_level.
WARNING: [Synth 8-3332] Sequential element (sort/arr_reg[1][1]) is unused and will be removed from module high_level.
WARNING: [Synth 8-3332] Sequential element (sort/arr_reg[1][0]) is unused and will be removed from module high_level.
WARNING: [Synth 8-3332] Sequential element (sort/arr_reg[2][15]) is unused and will be removed from module high_level.
WARNING: [Synth 8-3332] Sequential element (sort/arr_reg[2][14]) is unused and will be removed from module high_level.
WARNING: [Synth 8-3332] Sequential element (sort/arr_reg[2][13]) is unused and will be removed from module high_level.
WARNING: [Synth 8-3332] Sequential element (sort/arr_reg[2][12]) is unused and will be removed from module high_level.
WARNING: [Synth 8-3332] Sequential element (sort/arr_reg[2][11]) is unused and will be removed from module high_level.
WARNING: [Synth 8-3332] Sequential element (sort/arr_reg[2][10]) is unused and will be removed from module high_level.
WARNING: [Synth 8-3332] Sequential element (sort/arr_reg[2][9]) is unused and will be removed from module high_level.
WARNING: [Synth 8-3332] Sequential element (sort/arr_reg[2][8]) is unused and will be removed from module high_level.
WARNING: [Synth 8-3332] Sequential element (sort/arr_reg[2][7]) is unused and will be removed from module high_level.
WARNING: [Synth 8-3332] Sequential element (sort/arr_reg[2][6]) is unused and will be removed from module high_level.
WARNING: [Synth 8-3332] Sequential element (sort/arr_reg[2][5]) is unused and will be removed from module high_level.
WARNING: [Synth 8-3332] Sequential element (sort/arr_reg[2][4]) is unused and will be removed from module high_level.
WARNING: [Synth 8-3332] Sequential element (sort/arr_reg[2][3]) is unused and will be removed from module high_level.
WARNING: [Synth 8-3332] Sequential element (sort/arr_reg[2][2]) is unused and will be removed from module high_level.
WARNING: [Synth 8-3332] Sequential element (sort/arr_reg[2][1]) is unused and will be removed from module high_level.
WARNING: [Synth 8-3332] Sequential element (sort/arr_reg[2][0]) is unused and will be removed from module high_level.
WARNING: [Synth 8-3332] Sequential element (sort/arr_reg[3][15]) is unused and will be removed from module high_level.
WARNING: [Synth 8-3332] Sequential element (sort/arr_reg[3][14]) is unused and will be removed from module high_level.
WARNING: [Synth 8-3332] Sequential element (sort/arr_reg[3][13]) is unused and will be removed from module high_level.
WARNING: [Synth 8-3332] Sequential element (sort/arr_reg[3][12]) is unused and will be removed from module high_level.
WARNING: [Synth 8-3332] Sequential element (sort/arr_reg[3][11]) is unused and will be removed from module high_level.
WARNING: [Synth 8-3332] Sequential element (sort/arr_reg[3][10]) is unused and will be removed from module high_level.
WARNING: [Synth 8-3332] Sequential element (sort/arr_reg[3][9]) is unused and will be removed from module high_level.
WARNING: [Synth 8-3332] Sequential element (sort/arr_reg[3][8]) is unused and will be removed from module high_level.
WARNING: [Synth 8-3332] Sequential element (sort/arr_reg[3][7]) is unused and will be removed from module high_level.
WARNING: [Synth 8-3332] Sequential element (sort/arr_reg[3][6]) is unused and will be removed from module high_level.
WARNING: [Synth 8-3332] Sequential element (sort/arr_reg[3][5]) is unused and will be removed from module high_level.
WARNING: [Synth 8-3332] Sequential element (sort/arr_reg[3][4]) is unused and will be removed from module high_level.
WARNING: [Synth 8-3332] Sequential element (sort/arr_reg[3][3]) is unused and will be removed from module high_level.
WARNING: [Synth 8-3332] Sequential element (sort/arr_reg[3][2]) is unused and will be removed from module high_level.
WARNING: [Synth 8-3332] Sequential element (sort/arr_reg[3][1]) is unused and will be removed from module high_level.
WARNING: [Synth 8-3332] Sequential element (sort/arr_reg[3][0]) is unused and will be removed from module high_level.
WARNING: [Synth 8-3332] Sequential element (sort/arr_reg[4][15]) is unused and will be removed from module high_level.
WARNING: [Synth 8-3332] Sequential element (sort/arr_reg[4][14]) is unused and will be removed from module high_level.
WARNING: [Synth 8-3332] Sequential element (sort/arr_reg[4][13]) is unused and will be removed from module high_level.
WARNING: [Synth 8-3332] Sequential element (sort/arr_reg[4][12]) is unused and will be removed from module high_level.
WARNING: [Synth 8-3332] Sequential element (sort/arr_reg[4][11]) is unused and will be removed from module high_level.
WARNING: [Synth 8-3332] Sequential element (sort/arr_reg[4][10]) is unused and will be removed from module high_level.
WARNING: [Synth 8-3332] Sequential element (sort/arr_reg[4][9]) is unused and will be removed from module high_level.
WARNING: [Synth 8-3332] Sequential element (sort/arr_reg[4][8]) is unused and will be removed from module high_level.
WARNING: [Synth 8-3332] Sequential element (sort/arr_reg[4][7]) is unused and will be removed from module high_level.
WARNING: [Synth 8-3332] Sequential element (sort/arr_reg[4][6]) is unused and will be removed from module high_level.
WARNING: [Synth 8-3332] Sequential element (sort/arr_reg[4][5]) is unused and will be removed from module high_level.
WARNING: [Synth 8-3332] Sequential element (sort/arr_reg[4][4]) is unused and will be removed from module high_level.
WARNING: [Synth 8-3332] Sequential element (sort/arr_reg[4][3]) is unused and will be removed from module high_level.
WARNING: [Synth 8-3332] Sequential element (sort/arr_reg[4][2]) is unused and will be removed from module high_level.
WARNING: [Synth 8-3332] Sequential element (sort/arr_reg[4][1]) is unused and will be removed from module high_level.
WARNING: [Synth 8-3332] Sequential element (sort/arr_reg[4][0]) is unused and will be removed from module high_level.
WARNING: [Synth 8-3332] Sequential element (sort/arr_reg[5][15]) is unused and will be removed from module high_level.
WARNING: [Synth 8-3332] Sequential element (sort/arr_reg[5][14]) is unused and will be removed from module high_level.
WARNING: [Synth 8-3332] Sequential element (sort/arr_reg[5][13]) is unused and will be removed from module high_level.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1398.367 ; gain = 598.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1398.367 ; gain = 598.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1398.367 ; gain = 598.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1398.367 ; gain = 598.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1398.367 ; gain = 598.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1398.367 ; gain = 598.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1398.367 ; gain = 598.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |OBUF |    16|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1398.367 ; gain = 598.438
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 607 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 1398.367 ; gain = 501.875
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1398.367 ; gain = 598.438
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1398.367 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1399.395 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: db20bc9d
INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 235 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1399.395 ; gain = 996.156
INFO: [Common 17-1381] The checkpoint 'C:/Backup/Less Important/My programs/Git/MIREA/InfAndCompTechnology/Bachelor/2 course/2 Term/CircuitDesign/lab_2/lab_2.runs/synth_1/high_level.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file high_level_utilization_synth.rpt -pb high_level_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Mar 28 11:53:19 2025...
