
---------- Begin Simulation Statistics ----------
final_tick                                 7351925000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    297                       # Simulator instruction rate (inst/s)
host_mem_usage                                7912364                       # Number of bytes of host memory used
host_op_rate                                      305                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 22797.59                       # Real time elapsed on the host
host_tick_rate                                 163020                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6774270                       # Number of instructions simulated
sim_ops                                       6948186                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003716                       # Number of seconds simulated
sim_ticks                                  3716465000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.531644                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  169305                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               177224                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                189                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3476                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            177629                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2613                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3212                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              599                       # Number of indirect misses.
system.cpu.branchPred.lookups                  204524                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    9268                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          664                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1204612                       # Number of instructions committed
system.cpu.committedOps                       1229818                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.276139                       # CPI: cycles per instruction
system.cpu.discardedOps                          8921                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             671572                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             69310                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           314168                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1411769                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.305237                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      139                       # number of quiesce instructions executed
system.cpu.numCycles                          3946476                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       139                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  833764     67.80%     67.80% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1235      0.10%     67.90% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::MemRead                  69287      5.63%     73.53% # Class of committed instruction
system.cpu.op_class_0::MemWrite                325532     26.47%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1229818                       # Class of committed instruction
system.cpu.quiesceCycles                      1999868                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         2534707                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          309                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         2950                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        286423                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED   7351925000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   7351925000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   7351925000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   7351925000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              107847                       # Transaction distribution
system.membus.trans_dist::ReadResp             110728                       # Transaction distribution
system.membus.trans_dist::WriteReq              35816                       # Transaction distribution
system.membus.trans_dist::WriteResp             35816                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          336                       # Transaction distribution
system.membus.trans_dist::WriteClean              106                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2494                       # Transaction distribution
system.membus.trans_dist::ReadExReq               129                       # Transaction distribution
system.membus.trans_dist::ReadExResp              130                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2563                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           318                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       140288                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        140288                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         7509                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         7509                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           31                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1308                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       281993                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5442                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       288774                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       280576                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       280576                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 576859                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       164032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       164032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port          960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        56000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7194                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        66770                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      8978432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total      8978432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 9209234                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            427313                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000756                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.027483                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  426990     99.92%     99.92% # Request fanout histogram
system.membus.snoop_fanout::1                     323      0.08%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              427313                       # Request fanout histogram
system.membus.reqLayer6.occupancy           674113199                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.1                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             6891000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             7272093                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1292500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   7351925000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            6231620                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy          626708485                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             16.9                       # Layer utilization (%)
system.membus.respLayer3.occupancy           13047500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.4                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   7351925000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED   7351925000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix0_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2.system.acctest.elem_matrix2      3670016                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::total      4194304                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2.system.acctest.elem_matrix2      2097152                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2_dma      2097152                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::total      4194304                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2.system.acctest.elem_matrix2       917504                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::total       933888                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2.system.acctest.elem_matrix2       524288                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2_dma        65536                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::total       589824                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix0_dma    141071690                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2.system.acctest.elem_matrix2    987501833                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::total   1128573523                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2.system.acctest.elem_matrix2    564286762                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2_dma    564286762                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::total   1128573523                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix0_dma    141071690                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2.system.acctest.elem_matrix2   1551788595                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2_dma    564286762                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::total   2257147047                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED   7351925000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3.system.acctest.elem_matrix3      2621440                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::total      3145728                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3.system.acctest.elem_matrix3      1572864                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3_dma      1572864                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::total      3145728                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3.system.acctest.elem_matrix3       655360                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::total       671744                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3.system.acctest.elem_matrix3       393216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3_dma        49152                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::total       442368                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3.system.acctest.elem_matrix3    705358452                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3_dma    141071690                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::total    846430143                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3.system.acctest.elem_matrix3    423215071                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3_dma    423215071                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::total    846430143                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3.system.acctest.elem_matrix3   1128573523                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3_dma    564286762                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::total   1692860285                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   7351925000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       159744                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       159744                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       311969                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       311969                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         1140                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         1120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio          620                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio          546                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio          640                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio          448                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio          480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio          448                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         5442                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       327680                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix1_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix2_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       389120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port       159744                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::total       221184                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port       131072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::total       163840                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port       131072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::total       163840                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       943426                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         1254                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         1760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio          682                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio          858                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio          704                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio          704                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio          528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio          704                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         7194                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      5242880                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix1_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix2_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total      6225920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port      2555904                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::total      3538944                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port      2097152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::total      2621440                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port      2097152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::total      2621440                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     15014938                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1439834250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             38.7                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1259393742                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         33.9                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    791201000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         21.3                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED   7351925000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED   7351925000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED   7351925000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED   7351925000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   7351925000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED   7351925000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED   7351925000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED   7351925000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED   7351925000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED   7351925000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   7351925000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       107520                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       107520                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        32768                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        32768                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       133120                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]        49152                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]        49152                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]        49152                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       280576                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      4259840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]      1572864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]      1572864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]      1572864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total      8978432                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       179960                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       179960    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       179960                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    357778000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          9.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    570368000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         15.3                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED   7351925000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED   7351925000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED   7351925000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED   7351925000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED   7351925000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0      6881280                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      1048576                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix1_dma       983040                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix2_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix3_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total      9961472                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      3735552                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      4194304                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total      7929856                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      1720320                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        32768                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix1_dma        30720                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix2_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix3_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      1816576                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0       933888                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       131072                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      1064960                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1851565937                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    282143381                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix1_dma    264509420                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix2_dma    141071690                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix3_dma    141071690                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2680362118                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1005135794                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1128573523                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2133709318                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2856701731                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1410716904                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix1_dma    264509420                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix2_dma    141071690                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix3_dma    141071690                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4814071436                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED   7351925000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED   7351925000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED   7351925000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED   7351925000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   7351925000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   7351925000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED   7351925000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED   7351925000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix0_dma       458752                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1.system.acctest.elem_matrix1      3080192                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::total      4063232                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1.system.acctest.elem_matrix1      2031616                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1_dma      2031616                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::total      4063232                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1.system.acctest.elem_matrix1       770048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::total       800768                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1.system.acctest.elem_matrix1       507904                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1_dma        63488                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::total       571392                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix0_dma    123437729                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1.system.acctest.elem_matrix1    828796181                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1_dma    141071690                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::total   1093305601                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1.system.acctest.elem_matrix1    546652800                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1_dma    546652800                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::total   1093305601                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix0_dma    123437729                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1.system.acctest.elem_matrix1   1375448982                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1_dma    687724491                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::total   2186611202                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED   7351925000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED   7351925000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED   7351925000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   7351925000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED   7351925000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED   7351925000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED   7351925000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED   7351925000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   7351925000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   7351925000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   7351925000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       164032                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data          960                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       164992                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       164032                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       164032                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         2563                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           15                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         2578                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     44136565                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       258310                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       44394875                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     44136565                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     44136565                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     44136565                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       258310                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      44394875                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   7351925000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   7351925000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   7351925000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   7351925000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   7351925000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   7351925000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   7351925000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   7351925000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   7351925000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   7351925000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   7351925000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   7351925000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   7351925000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   7351925000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      3211264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix1_dma      1048576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix2_dma      1572864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix3_dma      1048576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          27712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6908992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        28288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      1048576                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix1_dma       524288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix3_dma       524288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2125440                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma        50176                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix1_dma        16384                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix2_dma        24576                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix3_dma        16384                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             433                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              107953                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          442                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        16384                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix1_dma         8192                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix3_dma         8192                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              33210                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    864064104                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix1_dma    282143381                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix2_dma    423215071                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix3_dma    282143381                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           7456548                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1859022485                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        7611534                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    282143381                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix1_dma    141071690                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix3_dma    141071690                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            571898296                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        7611534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1146207485                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix1_dma    423215071                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix2_dma    423215071                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix3_dma    423215071                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          7456548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2430920781                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       442.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples     66490.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix1_dma::samples     24576.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix2_dma::samples     24443.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix3_dma::samples     24576.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       428.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000655283250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          345                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          345                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              199570                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              34510                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      107952                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      33210                       # Number of write requests accepted
system.mem_ctrls.readBursts                    107952                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    33210                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    207                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6755                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6753                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6743                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6750                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6740                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6738                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6734                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             6733                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             6729                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             6738                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2085                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2079                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2081                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2075                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2066                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2066                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2069                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.46                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.98                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3340888220                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  538725000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              6169194470                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31007.36                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                57257.36                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        57                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   100385                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   30735                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.17                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.55                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                107952                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                33210                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     454                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    5365                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     776                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     522                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   89368                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4035                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    3620                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    3574                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    131                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         9849                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    916.007717                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   813.891972                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   267.750193                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          347      3.52%      3.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          373      3.79%      7.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          167      1.70%      9.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          164      1.67%     10.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          180      1.83%     12.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          143      1.45%     13.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          132      1.34%     15.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          181      1.84%     17.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         8162     82.87%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         9849                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          345                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     312.350725                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1335.761209                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           311     90.14%     90.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            9      2.61%     92.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            8      2.32%     95.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            2      0.58%     95.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            3      0.87%     96.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            1      0.29%     96.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            1      0.29%     97.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            2      0.58%     97.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.29%     97.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7423            3      0.87%     98.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8447            1      0.29%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-9471            2      0.58%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11519            1      0.29%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           345                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          345                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      96.295652                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     49.847315                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    173.568479                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            196     56.81%     56.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            18      5.22%     62.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            53     15.36%     77.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           29      8.41%     85.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      0.58%     86.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            2      0.58%     86.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            7      2.03%     88.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            8      2.32%     91.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            9      2.61%     93.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            3      0.87%     94.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            2      0.58%     95.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            3      0.87%     96.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            2      0.58%     96.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      0.29%     97.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.29%     97.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            1      0.29%     97.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055            8      2.32%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           345                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6895680                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   13248                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2126208                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6908928                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2125440                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1855.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       572.10                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1859.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    571.90                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        18.97                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    14.50                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.47                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    3716321500                       # Total gap between requests
system.mem_ctrls.avgGap                      26326.64                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      3206784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix1_dma      1048576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix2_dma      1564352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix3_dma      1048576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        27392                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        30144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      1047488                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix1_dma       524288                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix3_dma       524288                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 862858657.353156805038                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix1_dma 282143380.874029517174                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix2_dma 420924722.821283161640                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix3_dma 282143380.874029517174                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 7370444.764043251052                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 8110933.373514886014                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 281850629.563308119774                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix1_dma 141071690.437014758587                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix3_dma 141071690.437014758587                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma        50176                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix1_dma        16384                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix2_dma        24576                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix3_dma        16384                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          432                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          442                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        16384                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix1_dma         8192                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix3_dma         8192                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   2801858360                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix1_dma    956007065                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix2_dma   1429652680                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix3_dma    957457110                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     24219255                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  36630377810                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  32544133505                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix1_dma   5213987000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix3_dma  11969361125                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     55840.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix1_dma     58350.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix2_dma     58172.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix3_dma     58438.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     56063.09                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  82874157.94                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1986336.27                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix1_dma    636473.02                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix3_dma   1461103.65                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.02                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1576915875                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    200970000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1940259125                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   7351925000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 278                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           139                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     8992607.014388                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    3611462.899203                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          139    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1075500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     16302875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             139                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6101952625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   1249972375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   7351925000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       567061                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           567061                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       567061                       # number of overall hits
system.cpu.icache.overall_hits::total          567061                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2563                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2563                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2563                       # number of overall misses
system.cpu.icache.overall_misses::total          2563                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    111461250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    111461250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    111461250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    111461250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       569624                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       569624                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       569624                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       569624                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004499                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004499                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004499                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004499                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43488.587593                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43488.587593                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43488.587593                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43488.587593                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         2563                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2563                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2563                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2563                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    107526375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    107526375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    107526375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    107526375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004499                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004499                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004499                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004499                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41953.326180                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41953.326180                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41953.326180                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41953.326180                       # average overall mshr miss latency
system.cpu.icache.replacements                   2383                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       567061                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          567061                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2563                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2563                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    111461250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    111461250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       569624                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       569624                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004499                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004499                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43488.587593                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43488.587593                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2563                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2563                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    107526375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    107526375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004499                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004499                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41953.326180                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41953.326180                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   7351925000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           335.087521                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              872642                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2383                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            366.194713                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   335.087521                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.654468                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.654468                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          340                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          321                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.664062                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1141811                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1141811                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   7351925000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   7351925000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   7351925000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       110550                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           110550                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       110550                       # number of overall hits
system.cpu.dcache.overall_hits::total          110550                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          577                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            577                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          577                       # number of overall misses
system.cpu.dcache.overall_misses::total           577                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     51453125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     51453125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     51453125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     51453125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       111127                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       111127                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       111127                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       111127                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005192                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005192                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005192                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005192                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 89173.526863                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 89173.526863                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 89173.526863                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 89173.526863                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          336                       # number of writebacks
system.cpu.dcache.writebacks::total               336                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          130                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          130                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          130                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          130                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          447                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          447                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          447                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          447                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3375                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3375                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     39183000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     39183000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     39183000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     39183000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      7090875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      7090875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004022                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004022                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004022                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004022                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 87657.718121                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 87657.718121                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 87657.718121                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 87657.718121                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data         2101                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total         2101                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    447                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        69367                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           69367                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          331                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           331                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     29248250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     29248250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        69698                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        69698                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004749                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004749                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 88363.293051                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 88363.293051                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           13                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          318                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          318                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          327                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          327                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     27728250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     27728250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      7090875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      7090875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004563                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004563                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 87195.754717                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 87195.754717                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21684.633028                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21684.633028                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        41183                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          41183                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          246                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          246                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     22204875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     22204875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        41429                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        41429                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005938                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005938                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 90263.719512                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 90263.719512                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          117                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          117                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          129                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          129                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3048                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3048                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     11454750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     11454750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003114                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003114                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 88796.511628                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 88796.511628                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       140288                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       140288                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   1455156375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   1455156375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10372.636113                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10372.636113                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        61374                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        61374                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data        78914                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total        78914                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   1436017699                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   1436017699                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 18197.248891                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 18197.248891                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   7351925000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           499.819304                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                8037                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               553                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.533454                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   499.819304                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.976210                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.976210                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          407                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          111                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          291                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.794922                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1567260                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1567260                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   7351925000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   7351925000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 7351948750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    297                       # Simulator instruction rate (inst/s)
host_mem_usage                                7912364                       # Number of bytes of host memory used
host_op_rate                                      305                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 22797.68                       # Real time elapsed on the host
host_tick_rate                                 163020                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6774279                       # Number of instructions simulated
sim_ops                                       6948201                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003716                       # Number of seconds simulated
sim_ticks                                  3716488750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.528435                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  169306                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               177231                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                190                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3478                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            177629                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2613                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3212                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              599                       # Number of indirect misses.
system.cpu.branchPred.lookups                  204533                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    9270                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          664                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1204621                       # Number of instructions committed
system.cpu.committedOps                       1229833                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.276146                       # CPI: cycles per instruction
system.cpu.discardedOps                          8928                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             671596                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             69310                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           314168                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1411770                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.305237                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      139                       # number of quiesce instructions executed
system.cpu.numCycles                          3946514                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       139                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  833772     67.80%     67.80% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1235      0.10%     67.90% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::MemRead                  69293      5.63%     73.53% # Class of committed instruction
system.cpu.op_class_0::MemWrite                325532     26.47%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1229833                       # Class of committed instruction
system.cpu.quiesceCycles                      1999868                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         2534744                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          309                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         2950                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        286423                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED   7351948750                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   7351948750                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   7351948750                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   7351948750                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              107847                       # Transaction distribution
system.membus.trans_dist::ReadResp             110728                       # Transaction distribution
system.membus.trans_dist::WriteReq              35816                       # Transaction distribution
system.membus.trans_dist::WriteResp             35816                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          336                       # Transaction distribution
system.membus.trans_dist::WriteClean              106                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2494                       # Transaction distribution
system.membus.trans_dist::ReadExReq               129                       # Transaction distribution
system.membus.trans_dist::ReadExResp              130                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2563                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           318                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       140288                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        140288                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         7509                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         7509                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           31                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1308                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       281993                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5442                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       288774                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       280576                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       280576                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 576859                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       164032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       164032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port          960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        56000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7194                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        66770                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      8978432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total      8978432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 9209234                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            427313                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000756                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.027483                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  426990     99.92%     99.92% # Request fanout histogram
system.membus.snoop_fanout::1                     323      0.08%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              427313                       # Request fanout histogram
system.membus.reqLayer6.occupancy           674113199                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.1                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             6891000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             7272093                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1292500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   7351948750                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            6231620                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy          626708485                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             16.9                       # Layer utilization (%)
system.membus.respLayer3.occupancy           13047500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.4                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   7351948750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED   7351948750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix0_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2.system.acctest.elem_matrix2      3670016                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::total      4194304                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2.system.acctest.elem_matrix2      2097152                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2_dma      2097152                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::total      4194304                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2.system.acctest.elem_matrix2       917504                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::total       933888                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2.system.acctest.elem_matrix2       524288                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2_dma        65536                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::total       589824                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix0_dma    141070789                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2.system.acctest.elem_matrix2    987495522                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::total   1128566311                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2.system.acctest.elem_matrix2    564283156                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2_dma    564283156                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::total   1128566311                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix0_dma    141070789                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2.system.acctest.elem_matrix2   1551778678                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2_dma    564283156                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::total   2257132623                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED   7351948750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3.system.acctest.elem_matrix3      2621440                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::total      3145728                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3.system.acctest.elem_matrix3      1572864                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3_dma      1572864                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::total      3145728                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3.system.acctest.elem_matrix3       655360                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::total       671744                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3.system.acctest.elem_matrix3       393216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3_dma        49152                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::total       442368                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3.system.acctest.elem_matrix3    705353945                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3_dma    141070789                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::total    846424734                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3.system.acctest.elem_matrix3    423212367                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3_dma    423212367                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::total    846424734                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3.system.acctest.elem_matrix3   1128566311                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3_dma    564283156                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::total   1692849467                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   7351948750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       159744                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       159744                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       311969                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       311969                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         1140                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         1120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio          620                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio          546                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio          640                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio          448                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio          480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio          448                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         5442                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       327680                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix1_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix2_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       389120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port       159744                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::total       221184                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port       131072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::total       163840                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port       131072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::total       163840                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       943426                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         1254                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         1760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio          682                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio          858                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio          704                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio          704                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio          528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio          704                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         7194                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      5242880                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix1_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix2_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total      6225920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port      2555904                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::total      3538944                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port      2097152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::total      2621440                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port      2097152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::total      2621440                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     15014938                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1439834250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             38.7                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1259393742                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         33.9                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    791201000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         21.3                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED   7351948750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED   7351948750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED   7351948750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED   7351948750                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   7351948750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED   7351948750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED   7351948750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED   7351948750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED   7351948750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED   7351948750                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   7351948750                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       107520                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       107520                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        32768                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        32768                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       133120                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]        49152                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]        49152                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]        49152                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       280576                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      4259840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]      1572864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]      1572864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]      1572864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total      8978432                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       179960                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       179960    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       179960                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    357778000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          9.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    570368000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         15.3                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED   7351948750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED   7351948750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED   7351948750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED   7351948750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED   7351948750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0      6881280                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      1048576                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix1_dma       983040                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix2_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix3_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total      9961472                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      3735552                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      4194304                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total      7929856                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      1720320                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        32768                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix1_dma        30720                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix2_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix3_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      1816576                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0       933888                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       131072                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      1064960                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1851554105                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    282141578                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix1_dma    264507729                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix2_dma    141070789                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix3_dma    141070789                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2680344990                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1005129371                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1128566311                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2133695683                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2856683476                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1410707889                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix1_dma    264507729                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix2_dma    141070789                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix3_dma    141070789                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4814040672                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED   7351948750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED   7351948750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED   7351948750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED   7351948750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   7351948750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   7351948750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED   7351948750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED   7351948750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix0_dma       458752                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1.system.acctest.elem_matrix1      3080192                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::total      4063232                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1.system.acctest.elem_matrix1      2031616                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1_dma      2031616                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::total      4063232                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1.system.acctest.elem_matrix1       770048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::total       800768                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1.system.acctest.elem_matrix1       507904                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1_dma        63488                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::total       571392                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix0_dma    123436940                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1.system.acctest.elem_matrix1    828790885                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1_dma    141070789                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::total   1093298614                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1.system.acctest.elem_matrix1    546649307                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1_dma    546649307                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::total   1093298614                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix0_dma    123436940                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1.system.acctest.elem_matrix1   1375440192                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1_dma    687720096                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::total   2186597228                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED   7351948750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED   7351948750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED   7351948750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   7351948750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED   7351948750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED   7351948750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED   7351948750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED   7351948750                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   7351948750                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   7351948750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   7351948750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       164032                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data          960                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       164992                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       164032                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       164032                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         2563                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           15                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         2578                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     44136283                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       258308                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       44394592                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     44136283                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     44136283                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     44136283                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       258308                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      44394592                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   7351948750                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   7351948750                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   7351948750                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   7351948750                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   7351948750                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   7351948750                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   7351948750                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   7351948750                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   7351948750                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   7351948750                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   7351948750                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   7351948750                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   7351948750                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   7351948750                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      3211264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix1_dma      1048576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix2_dma      1572864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix3_dma      1048576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          27712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6908992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        28288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      1048576                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix1_dma       524288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix3_dma       524288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2125440                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma        50176                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix1_dma        16384                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix2_dma        24576                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix3_dma        16384                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             433                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              107953                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          442                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        16384                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix1_dma         8192                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix3_dma         8192                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              33210                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    864058582                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix1_dma    282141578                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix2_dma    423212367                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix3_dma    282141578                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           7456500                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1859010605                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        7611485                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    282141578                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix1_dma    141070789                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix3_dma    141070789                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            571894641                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        7611485                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1146200160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix1_dma    423212367                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix2_dma    423212367                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix3_dma    423212367                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          7456500                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2430905246                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       442.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples     66490.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix1_dma::samples     24576.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix2_dma::samples     24443.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix3_dma::samples     24576.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       428.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000655283250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          345                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          345                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              199570                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              34510                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      107952                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      33210                       # Number of write requests accepted
system.mem_ctrls.readBursts                    107952                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    33210                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    207                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6755                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6753                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6743                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6750                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6740                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6738                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6734                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             6733                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             6729                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             6738                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2085                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2079                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2081                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2075                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2066                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2066                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2069                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.46                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.98                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3340888220                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  538725000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              6169194470                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31007.36                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                57257.36                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        57                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   100385                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   30735                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.17                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.55                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                107952                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                33210                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     454                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    5365                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     776                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     522                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   89368                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4035                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    3620                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    3574                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    131                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         9849                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    916.007717                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   813.891972                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   267.750193                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          347      3.52%      3.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          373      3.79%      7.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          167      1.70%      9.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          164      1.67%     10.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          180      1.83%     12.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          143      1.45%     13.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          132      1.34%     15.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          181      1.84%     17.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         8162     82.87%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         9849                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          345                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     312.350725                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1335.761209                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           311     90.14%     90.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            9      2.61%     92.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            8      2.32%     95.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            2      0.58%     95.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            3      0.87%     96.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            1      0.29%     96.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            1      0.29%     97.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            2      0.58%     97.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.29%     97.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7423            3      0.87%     98.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8447            1      0.29%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-9471            2      0.58%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11519            1      0.29%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           345                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          345                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      96.295652                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     49.847315                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    173.568479                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            196     56.81%     56.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            18      5.22%     62.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            53     15.36%     77.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           29      8.41%     85.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      0.58%     86.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            2      0.58%     86.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            7      2.03%     88.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            8      2.32%     91.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            9      2.61%     93.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            3      0.87%     94.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            2      0.58%     95.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            3      0.87%     96.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            2      0.58%     96.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      0.29%     97.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.29%     97.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            1      0.29%     97.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055            8      2.32%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           345                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6895680                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   13248                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2126208                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6908928                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2125440                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1855.43                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       572.10                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1858.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    571.89                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        18.97                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    14.50                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.47                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    3716321500                       # Total gap between requests
system.mem_ctrls.avgGap                      26326.64                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      3206784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix1_dma      1048576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix2_dma      1564352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix3_dma      1048576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        27392                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        30144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      1047488                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix1_dma       524288                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix3_dma       524288                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 862853143.306299567223                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix1_dma 282141577.853558659554                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix2_dma 420922032.926912546158                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix3_dma 282141577.853558659554                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 7370397.663654975593                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 8110881.541078255512                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 281848828.413647174835                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix1_dma 141070788.926779329777                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix3_dma 141070788.926779329777                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma        50176                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix1_dma        16384                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix2_dma        24576                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix3_dma        16384                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          432                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          442                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        16384                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix1_dma         8192                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix3_dma         8192                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   2801858360                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix1_dma    956007065                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix2_dma   1429652680                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix3_dma    957457110                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     24219255                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  36630377810                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  32544133505                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix1_dma   5213987000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix3_dma  11969361125                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     55840.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix1_dma     58350.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix2_dma     58172.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix3_dma     58438.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     56063.09                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  82874157.94                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1986336.27                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix1_dma    636473.02                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix3_dma   1461103.65                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.02                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1576915875                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    200970000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1940282875                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   7351948750                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 278                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           139                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     8992607.014388                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    3611462.899203                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          139    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1075500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     16302875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             139                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6101976375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   1249972375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   7351948750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       567073                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           567073                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       567073                       # number of overall hits
system.cpu.icache.overall_hits::total          567073                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2563                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2563                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2563                       # number of overall misses
system.cpu.icache.overall_misses::total          2563                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    111461250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    111461250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    111461250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    111461250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       569636                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       569636                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       569636                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       569636                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004499                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004499                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004499                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004499                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43488.587593                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43488.587593                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43488.587593                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43488.587593                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         2563                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2563                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2563                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2563                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    107526375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    107526375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    107526375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    107526375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004499                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004499                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004499                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004499                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41953.326180                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41953.326180                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41953.326180                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41953.326180                       # average overall mshr miss latency
system.cpu.icache.replacements                   2383                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       567073                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          567073                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2563                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2563                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    111461250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    111461250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       569636                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       569636                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004499                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004499                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43488.587593                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43488.587593                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2563                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2563                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    107526375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    107526375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004499                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004499                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41953.326180                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41953.326180                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   7351948750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           335.087552                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2165529                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2723                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            795.273228                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   335.087552                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.654468                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.654468                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          340                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          321                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.664062                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1141835                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1141835                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   7351948750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   7351948750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   7351948750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       110556                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           110556                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       110556                       # number of overall hits
system.cpu.dcache.overall_hits::total          110556                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          577                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            577                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          577                       # number of overall misses
system.cpu.dcache.overall_misses::total           577                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     51453125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     51453125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     51453125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     51453125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       111133                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       111133                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       111133                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       111133                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005192                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005192                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005192                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005192                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 89173.526863                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 89173.526863                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 89173.526863                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 89173.526863                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          336                       # number of writebacks
system.cpu.dcache.writebacks::total               336                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          130                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          130                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          130                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          130                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          447                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          447                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          447                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          447                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3375                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3375                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     39183000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     39183000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     39183000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     39183000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      7090875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      7090875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004022                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004022                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004022                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004022                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 87657.718121                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 87657.718121                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 87657.718121                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 87657.718121                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data         2101                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total         2101                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    447                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        69373                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           69373                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          331                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           331                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     29248250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     29248250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        69704                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        69704                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004749                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004749                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 88363.293051                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 88363.293051                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           13                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          318                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          318                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          327                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          327                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     27728250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     27728250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      7090875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      7090875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004562                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004562                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 87195.754717                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 87195.754717                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21684.633028                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21684.633028                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        41183                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          41183                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          246                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          246                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     22204875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     22204875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        41429                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        41429                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005938                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005938                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 90263.719512                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 90263.719512                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          117                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          117                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          129                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          129                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3048                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3048                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     11454750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     11454750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003114                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003114                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 88796.511628                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 88796.511628                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       140288                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       140288                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   1455156375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   1455156375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10372.636113                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10372.636113                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        61374                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        61374                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data        78914                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total        78914                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   1436017699                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   1436017699                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 18197.248891                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 18197.248891                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   7351948750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           499.818711                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              115007                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               960                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            119.798958                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   499.818711                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.976208                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.976208                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          407                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          111                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          291                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.794922                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1567284                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1567284                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   7351948750                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   7351948750                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
