<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
  <meta http-equiv="Content-Type" content="text/html;charset=utf-8"/>
  <title>ModelSim Coverage Report</title>
  <!-- original name: _tb_top.htm -->
  <link rel="StyleSheet" media="print"  href="../css/ucdb2htmlP.css"/>
  <link rel="StyleSheet" media="screen" href="../css/ucdb2html.css"/>
  <script type="text/javascript" src="../scripts/sort_tables.js"></script>
</head>
<body id="ucdb2html_summary">
  <h1><span class="strip">ModelSim</span> Coverage Summary</h1>
  <h3>Scope: /<a href="z000031.htm">tb_top</a></h3>
  <hr/><h3>Coverage Summary By Instance:</h3>
  <table cellspacing="2" cellpadding="2">
  <tr><th class="odd" colspan="2">Scope</th><th class="even">TOTAL</th><th class="odd">Cvg</th><th class="even">Cover</th><th class="odd">Statement</th><th class="even">Branch</th><th class="odd">UDP<br/>Expression</th><th class="even">UDP<br/>Condition</th><th class="odd">FEC<br/>Expression</th><th class="even">FEC<br/>Condition</th><th class="odd">Toggle</th><th class="even">FSM<br/>State</th><th class="odd">FSM<br/>Trans</th><th class="even">Assertion<br/>Attempted</th><th class="even">Assertion<br/>Passes</th><th class="even">Assertion<br/>Failures</th><th class="even">Assertion<br/>Successes</th></tr>
  <tr><td class="odd" colspan="2">TOTAL</td><td class="bgYellow">69.82%</td><td class="odd" align="center">--</td><td class="even" align="center">--</td><td class="bgGreen">99.60%</td><td class="bgYellow">80.04%</td><td class="odd" align="center">--</td><td class="even" align="center">--</td><td class="bgRed">41.50%</td><td class="bgGreen">93.58%</td><td class="bgRed">34.37%</td><td class="even" align="center">--</td><td class="odd" align="center">--</td><td class="even" align="center">--</td><td class="odd" align="center">--</td><td class="even" align="center">--</td><td class="odd" align="center">--</td></tr>
  <tr><td class="invisible">&nbsp;</td><td class="odd"><a href="z000053.htm">U_FPGA_TOP_SIM</a></td><td class="bgYellow">70.54%</td><td class="odd" align="center">--</td><td class="even" align="center">--</td><td class="bgGreen">99.33%</td><td class="bgYellow">79.82%</td><td class="odd" align="center">--</td><td class="even" align="center">--</td><td class="bgYellow">51.26%</td><td class="bgYellow">88.09%</td><td class="bgRed">34.21%</td><td class="even" align="center">--</td><td class="odd" align="center">--</td><td class="even" align="center">--</td><td class="odd" align="center">--</td><td class="even" align="center">--</td><td class="odd" align="center">--</td></tr>
  <tr><td class="invisible">&nbsp;</td><td class="odd"><a href="z032928.htm">U_FPGA_TOP_SIMA</a></td><td class="bgYellow">66.93%</td><td class="odd" align="center">--</td><td class="even" align="center">--</td><td class="bgGreen">100.00%</td><td class="bgYellow">80.31%</td><td class="odd" align="center">--</td><td class="even" align="center">--</td><td class="bgRed">19.75%</td><td class="bgGreen">100.00%</td><td class="bgRed">34.59%</td><td class="even" align="center">--</td><td class="odd" align="center">--</td><td class="even" align="center">--</td><td class="odd" align="center">--</td><td class="even" align="center">--</td><td class="odd" align="center">--</td></tr>
  </table>
  <hr/><h3>Recursive Hierarchical Coverage Details:</h3>
  <table cellspacing="2" cellpadding="2"><tr><td class="odd" colspan="4">Weighted Average:</td><td class="bgYellow">69.82%</td></tr>
  <tr><th class="odd" align="left">Coverage Type</th><th class="even">Bins</th><th class="odd">Hits</th><th class="odd">Misses</th><th class="even">Coverage (%)</th></tr>
  <tr><td class="odd">Statement</td><td class="even_r">3285</td><td class="odd_r">3272</td><td class="even_r">13</td><td class="bgGreen">99.60%</td></tr>
<tr><td class="odd">Branch</td><td class="even_r">2255</td><td class="odd_r">1805</td><td class="even_r">450</td><td class="bgYellow">80.04%</td></tr>
<tr><td class="odd">FEC Expression</td><td class="even_r">800</td><td class="odd_r">332</td><td class="even_r">468</td><td class="bgRed">41.50%</td></tr>
<tr><td class="odd">FEC Condition</td><td class="even_r">312</td><td class="odd_r">292</td><td class="even_r">20</td><td class="bgGreen">93.58%</td></tr>
<tr><td class="odd">Toggle</td><td class="even_r">64938</td><td class="odd_r">22324</td><td class="even_r">42614</td><td class="bgRed">34.37%</td></tr>
</table>
  
  <hr/><h3>Scope Details:</h3>
  <dl>
  <dt><b>Instance Path:</b></dt><dd>/tb_top</dd>
  <dt><b>Design Unit Name:</b></dt><dd><a href="z000030.htm">work.tb_top</a></dd>
  <dt><b>Language:</b></dt><dd>Verilog</dd>
  <dt><b>Source File:</b></dt><dd><a href="__HDL_srcfile_13.htm#0">D:\1_Project\sim_demo\sim/sim_model/tb_top.v</a></dd>
  </dl>
  
</body>
</html>
