Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Wed Apr 27 13:07:15 2016
| Host         : localhost.localdomain running 64-bit unknown
| Command      : report_timing -file ./reports/timing/22bit_normal_adder_timing.rpt
| Design       : normal_adder
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            s[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.771ns  (logic 4.923ns (29.354%)  route 11.848ns (70.646%))
  Logic Levels:           13  (IBUF=1 LUT3=1 LUT5=9 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
    P15                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  a_IBUF[2]_inst/O
                         net (fo=2, routed)           2.167     3.102    a_IBUF[2]
    SLICE_X43Y23         LUT6 (Prop_lut6_I5_O)        0.124     3.226 r  s_OBUF[4]_inst_i_2/O
                         net (fo=3, routed)           0.847     4.073    c_2
    SLICE_X43Y25         LUT5 (Prop_lut5_I2_O)        0.124     4.197 r  s_OBUF[6]_inst_i_2/O
                         net (fo=3, routed)           0.816     5.013    c_4
    SLICE_X43Y27         LUT5 (Prop_lut5_I2_O)        0.124     5.137 r  s_OBUF[8]_inst_i_2/O
                         net (fo=3, routed)           0.817     5.954    c_6
    SLICE_X43Y29         LUT5 (Prop_lut5_I2_O)        0.124     6.078 r  s_OBUF[10]_inst_i_2/O
                         net (fo=3, routed)           0.452     6.529    c_8
    SLICE_X43Y31         LUT5 (Prop_lut5_I2_O)        0.124     6.653 r  s_OBUF[12]_inst_i_2/O
                         net (fo=3, routed)           0.816     7.469    c_1010_out
    SLICE_X43Y33         LUT5 (Prop_lut5_I2_O)        0.124     7.593 r  s_OBUF[14]_inst_i_2/O
                         net (fo=3, routed)           0.816     8.408    c_12
    SLICE_X43Y35         LUT5 (Prop_lut5_I2_O)        0.124     8.532 r  s_OBUF[16]_inst_i_2/O
                         net (fo=3, routed)           0.816     9.348    c_14
    SLICE_X43Y37         LUT5 (Prop_lut5_I2_O)        0.124     9.472 r  s_OBUF[18]_inst_i_2/O
                         net (fo=3, routed)           0.816    10.288    c_16
    SLICE_X43Y39         LUT5 (Prop_lut5_I2_O)        0.124    10.412 r  s_OBUF[20]_inst_i_2/O
                         net (fo=3, routed)           0.315    10.726    c_18
    SLICE_X43Y41         LUT3 (Prop_lut3_I0_O)        0.124    10.850 r  s_OBUF[21]_inst_i_2/O
                         net (fo=1, routed)           0.667    11.517    c_19
    SLICE_X43Y41         LUT5 (Prop_lut5_I0_O)        0.124    11.641 r  s_OBUF[21]_inst_i_1/O
                         net (fo=1, routed)           2.506    14.148    s_OBUF[21]
    H18                  OBUF (Prop_obuf_I_O)         2.623    16.771 r  s_OBUF[21]_inst/O
                         net (fo=0)                   0.000    16.771    s[21]
    H18                                                               r  s[21] (OUT)
  -------------------------------------------------------------------    -------------------




