{"Source Block": ["hdl/library/axi_ad7616/axi_ad7616_control.v@123:133@HdlIdDef", "  reg     [ 2:0]  chsel_ff = 3'b0;\n\n  wire            up_rst;\n  wire            up_rreq_s;\n  wire            up_wreq_s;\n  wire            end_of_conv_s;\n\n  wire    [31:0]  up_read_data_s;\n  wire            up_read_valid_s;\n\n  // decode block select\n"], "Clone Blocks": [["hdl/library/axi_ad7616/axi_ad7616_control.v@122:132", "  reg             cnvst_pulse = 1'b0;\n  reg     [ 2:0]  chsel_ff = 3'b0;\n\n  wire            up_rst;\n  wire            up_rreq_s;\n  wire            up_wreq_s;\n  wire            end_of_conv_s;\n\n  wire    [31:0]  up_read_data_s;\n  wire            up_read_valid_s;\n\n"], ["hdl/library/axi_ad7616/axi_ad7616_control.v@125:135", "  wire            up_rst;\n  wire            up_rreq_s;\n  wire            up_wreq_s;\n  wire            end_of_conv_s;\n\n  wire    [31:0]  up_read_data_s;\n  wire            up_read_valid_s;\n\n  // decode block select\n\n  assign up_wreq_s = (up_waddr[13:8] == 6'h01) ? up_wreq : 1'b0;\n"], ["hdl/library/axi_ad7616/axi_ad7616_control.v@121:131", "  reg             cnvst_buf = 1'b0;\n  reg             cnvst_pulse = 1'b0;\n  reg     [ 2:0]  chsel_ff = 3'b0;\n\n  wire            up_rst;\n  wire            up_rreq_s;\n  wire            up_wreq_s;\n  wire            end_of_conv_s;\n\n  wire    [31:0]  up_read_data_s;\n  wire            up_read_valid_s;\n"]], "Diff Content": {"Delete": [[128, "  wire            end_of_conv_s;\n"]], "Add": []}}