/*******************************************************************************
 *
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 * Tool: INTERNAL/regs/xgs/generate-pmd.pl
 *
 *
 * Copyright 2018-2025 Broadcom. All rights reserved.
 * The term 'Broadcom' refers to Broadcom Inc. and/or its subsidiaries.
 * 
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License 
 * version 2 as published by the Free Software Foundation.
 * 
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 * 
 * A copy of the GNU General Public License version 2 (GPLv2) can
 * be found in the LICENSES folder.
 *
 * This file provides PMD field defines for BCM78920_A0.
 *
 ******************************************************************************/

#ifndef BCM78920_A0_PMD_FIELD_H
#define BCM78920_A0_PMD_FIELD_H

/* RXPMD defines */
#define BCM78920_A0_RXPMD_FLEX_DATA                                  0
#define BCM78920_A0_RXPMD_MPB_FLEX_DATA_TYPE                         1
#define BCM78920_A0_RXPMD_DOP_TRIGGER                                2
#define BCM78920_A0_RXPMD_EPARSE_EXTRACT_OFFSETS_3_0_OR_MIRROR_ENCAP_INDEX 3
#define BCM78920_A0_RXPMD_RX_VPP_PORT                                4
#define BCM78920_A0_RXPMD_INT_CN                                     5
#define BCM78920_A0_RXPMD_CNG                                        6
#define BCM78920_A0_RXPMD_MULTICAST                                  7
#define BCM78920_A0_RXPMD_IP_ROUTED                                  8
#define BCM78920_A0_RXPMD_COPY_TO_CPU                                9
#define BCM78920_A0_RXPMD_RX_CHIP_PORT                               10
#define BCM78920_A0_RXPMD_ARC_ID_LO                                  11
#define BCM78920_A0_RXPMD_ARC_ID_HI                                  12
#define BCM78920_A0_RXPMD_REPLICATION_OR_NHOP_INDEX                  13
#define BCM78920_A0_RXPMD_DMA_HEADER_VERSION                         14
#define BCM78920_A0_RXPMD_QUEUE_NUM                                  15
#define BCM78920_A0_RXPMD_TRUNCATE_CPU_COPY                          16
#define BCM78920_A0_RXPMD_EGR_ZONE_REMAP_CTRL                        17
#define BCM78920_A0_RXPMD_SWITCH                                     18
#define BCM78920_A0_RXPMD_L3ONLY                                     19
#define BCM78920_A0_RXPMD_NONSW_COPY                                 20
#define BCM78920_A0_RXPMD_PKT_LENGTH                                 21
#define BCM78920_A0_RXPMD_COUNT                                      22

/* RXPMD name map */
#define BCM78920_A0_RXPMD_NAME_MAP_INIT \
    {"FLEX_DATA", BCM78920_A0_RXPMD_FLEX_DATA}, \
    {"MPB_FLEX_DATA_TYPE", BCM78920_A0_RXPMD_MPB_FLEX_DATA_TYPE}, \
    {"DOP_TRIGGER", BCM78920_A0_RXPMD_DOP_TRIGGER}, \
    {"EPARSE_EXTRACT_OFFSETS_3_0_OR_MIRROR_ENCAP_INDEX", BCM78920_A0_RXPMD_EPARSE_EXTRACT_OFFSETS_3_0_OR_MIRROR_ENCAP_INDEX}, \
    {"RX_VPP_PORT", BCM78920_A0_RXPMD_RX_VPP_PORT}, \
    {"INT_CN", BCM78920_A0_RXPMD_INT_CN}, \
    {"CNG", BCM78920_A0_RXPMD_CNG}, \
    {"MULTICAST", BCM78920_A0_RXPMD_MULTICAST}, \
    {"IP_ROUTED", BCM78920_A0_RXPMD_IP_ROUTED}, \
    {"COPY_TO_CPU", BCM78920_A0_RXPMD_COPY_TO_CPU}, \
    {"RX_CHIP_PORT", BCM78920_A0_RXPMD_RX_CHIP_PORT}, \
    {"ARC_ID_LO", BCM78920_A0_RXPMD_ARC_ID_LO}, \
    {"ARC_ID_HI", BCM78920_A0_RXPMD_ARC_ID_HI}, \
    {"REPLICATION_OR_NHOP_INDEX", BCM78920_A0_RXPMD_REPLICATION_OR_NHOP_INDEX}, \
    {"DMA_HEADER_VERSION", BCM78920_A0_RXPMD_DMA_HEADER_VERSION}, \
    {"QUEUE_NUM", BCM78920_A0_RXPMD_QUEUE_NUM}, \
    {"TRUNCATE_CPU_COPY", BCM78920_A0_RXPMD_TRUNCATE_CPU_COPY}, \
    {"EGR_ZONE_REMAP_CTRL", BCM78920_A0_RXPMD_EGR_ZONE_REMAP_CTRL}, \
    {"SWITCH", BCM78920_A0_RXPMD_SWITCH}, \
    {"L3ONLY", BCM78920_A0_RXPMD_L3ONLY}, \
    {"NONSW_COPY", BCM78920_A0_RXPMD_NONSW_COPY}, \
    {"PKT_LENGTH", BCM78920_A0_RXPMD_PKT_LENGTH}, \
    {"COUNT", BCM78920_A0_RXPMD_COUNT}

/* TXPMD defines */
#define BCM78920_A0_TXPMD_CPU_TX_INCA_GROUP_ID                       0
#define BCM78920_A0_TXPMD_IEEE1588_INGRESS_TIMESTAMP_SIGN            1
#define BCM78920_A0_TXPMD_IEEE1588_ONE_STEP_ENABLE                   2
#define BCM78920_A0_TXPMD_IEEE1588_REGEN_UDP_CHECKSUM                3
#define BCM78920_A0_TXPMD_IEEE1588_TIMESTAMP_HDR_OFFSET              4
#define BCM78920_A0_TXPMD_AUX_SOBMH_UNICAST                          5
#define BCM78920_A0_TXPMD_AUX_SOBMH_RQE_Q_NUM                        6
#define BCM78920_A0_TXPMD_AUX_SOBMH_TX_CHIP_PORT                     7
#define BCM78920_A0_TXPMD_AUX_SOBMH_RX_CHIP_PORT                     8
#define BCM78920_A0_TXPMD_AUX_SOBMH_HEADER_TYPE                      9
#define BCM78920_A0_TXPMD_AUX_SOBMH_START                            10
#define BCM78920_A0_TXPMD_CPU_TX_AR_GROUP                            11
#define BCM78920_A0_TXPMD_CPU_TX_INCA_INTERNAL_QP_ID                 12
#define BCM78920_A0_TXPMD_CPU_TX_VRF                                 13
#define BCM78920_A0_TXPMD_CPU_TX_INCA_SRC_HOST_PROFILE               14
#define BCM78920_A0_TXPMD_CPU_TX_INCA_FLOW_TYPE                      15
#define BCM78920_A0_TXPMD_CPU_TX_INCA_REPL_REQD                      16
#define BCM78920_A0_TXPMD_CPU_TX_INCA_SECOND_PASS_DEST               17
#define BCM78920_A0_TXPMD_CPU_TX_VLAN_PROFILE                        18
#define BCM78920_A0_TXPMD_CPU_TX_INCA_ICE_DATA_FORMAT                19
#define BCM78920_A0_TXPMD_CPU_TX_FWD_PROFILE                         20
#define BCM78920_A0_TXPMD_CPU_TX_INCA_ICE_DATA_OFFSET                21
#define BCM78920_A0_TXPMD_CPU_TX_VPP_TO_LPP_CLASS_ID                 22
#define BCM78920_A0_TXPMD_CPU_TX_DESTINATION_TYPE                    23
#define BCM78920_A0_TXPMD_CPU_TX_CNG                                 24
#define BCM78920_A0_TXPMD_CPU_TX_INT_CN                              25
#define BCM78920_A0_TXPMD_COOKIE_7_0                                 26
#define BCM78920_A0_TXPMD_CPU_TX_SRC_PORT_NUM                        27
#define BCM78920_A0_TXPMD_COOKIE_8                                   28
#define BCM78920_A0_TXPMD_WRED_RESPONSIVE                            29
#define BCM78920_A0_TXPMD_WRED_MARK_ELIGIBLE                         30
#define BCM78920_A0_TXPMD_SPID_OVERRIDE                              31
#define BCM78920_A0_TXPMD_INPUT_PRI                                  32
#define BCM78920_A0_TXPMD_SWITCH_COPY                                33
#define BCM78920_A0_TXPMD_SWITCH_COPY_TYPE                           34
#define BCM78920_A0_TXPMD_AUX_SOBMH_SOP                              35
#define BCM78920_A0_TXPMD_AUX_SOBMH_PKT_LENGTH                       36
#define BCM78920_A0_TXPMD_AUX_SOBMH_COPY_TO_CPU                      37
#define BCM78920_A0_TXPMD_AUX_SOBMH_COPY_TO_DEBUG                    38
#define BCM78920_A0_TXPMD_AUX_SOBMH_UNICAST_PKT                      39
#define BCM78920_A0_TXPMD_AUX_SOBMH_CELL_ERROR                       40
#define BCM78920_A0_TXPMD_CPU_TX_INCA_COLLECTIVE_ID                  41
#define BCM78920_A0_TXPMD_CPU_TX_COOKIE                              42
#define BCM78920_A0_TXPMD_CPU_TX_DESTINATION                         43
#define BCM78920_A0_TXPMD_CPU_TX_INT_PRI                             44
#define BCM78920_A0_TXPMD_CPU_TX_PKT_CTRL_PROFILE                    45
#define BCM78920_A0_TXPMD_CPU_TX_INPUT_PRI                           46
#define BCM78920_A0_TXPMD_SWITCH_COPY_DEST_PORT                      47
#define BCM78920_A0_TXPMD_CPU_TX_COS_VALID                           48
#define BCM78920_A0_TXPMD_CPU_TX_VRF_VALID                           49
#define BCM78920_A0_TXPMD_CPU_TX_ROUTED_PKT                          50
#define BCM78920_A0_TXPMD_CPU_TX_DOP_TRIGGER                         51
#define BCM78920_A0_TXPMD_HEADER_TYPE                                52
#define BCM78920_A0_TXPMD_START                                      53
#define BCM78920_A0_TXPMD_AUX_SOBMH_CELL_LENGTH                      54
#define BCM78920_A0_TXPMD_AUX_SOBMH_COS                              55
#define BCM78920_A0_TXPMD_AUX_SOBMH_TX_VPP_PORT                      56
#define BCM78920_A0_TXPMD_CPU_TX_INCA_REDN_REQD                      57
#define BCM78920_A0_TXPMD_CPU_TX_INCA_ICE_OPER_TYPE                  58
#define BCM78920_A0_TXPMD_SPID                                       59
#define BCM78920_A0_TXPMD_CPU_TX_INT_PRI_VALID                       60
#define BCM78920_A0_TXPMD_CPU_TX_CNG_VALID                           61
#define BCM78920_A0_TXPMD_CPU_TX_INT_CN_VALID                        62
#define BCM78920_A0_TXPMD_CPU_TX_INPUT_PRI_VALID                     63
#define BCM78920_A0_TXPMD_SWITCH_COPY_COS                            64
#define BCM78920_A0_TXPMD_CPU_TX_CPU_TX_TYPE                         65
#define BCM78920_A0_TXPMD_CNG                                        66
#define BCM78920_A0_TXPMD_CELL_ERROR                                 67
#define BCM78920_A0_TXPMD_AUX_SOBMH_EOP                              68
#define BCM78920_A0_TXPMD_AUX_SOBMH_CNG                              69
#define BCM78920_A0_TXPMD_AUX_SOBMH_SET_L2BM                         70
#define BCM78920_A0_TXPMD_AUX_SOBMH_INPUT_PRI                        71
#define BCM78920_A0_TXPMD_CPU_TX_PACKET_ENTROPY                      72
#define BCM78920_A0_TXPMD_CPU_TX_COS                                 73
#define BCM78920_A0_TXPMD_COUNT                                      74

/* TXPMD name map */
#define BCM78920_A0_TXPMD_NAME_MAP_INIT \
    {"CPU_TX::INCA_GROUP_ID", BCM78920_A0_TXPMD_CPU_TX_INCA_GROUP_ID}, \
    {"IEEE1588_INGRESS_TIMESTAMP_SIGN", BCM78920_A0_TXPMD_IEEE1588_INGRESS_TIMESTAMP_SIGN}, \
    {"IEEE1588_ONE_STEP_ENABLE", BCM78920_A0_TXPMD_IEEE1588_ONE_STEP_ENABLE}, \
    {"IEEE1588_REGEN_UDP_CHECKSUM", BCM78920_A0_TXPMD_IEEE1588_REGEN_UDP_CHECKSUM}, \
    {"IEEE1588_TIMESTAMP_HDR_OFFSET", BCM78920_A0_TXPMD_IEEE1588_TIMESTAMP_HDR_OFFSET}, \
    {"AUX_SOBMH::UNICAST", BCM78920_A0_TXPMD_AUX_SOBMH_UNICAST}, \
    {"AUX_SOBMH::RQE_Q_NUM", BCM78920_A0_TXPMD_AUX_SOBMH_RQE_Q_NUM}, \
    {"AUX_SOBMH::TX_CHIP_PORT", BCM78920_A0_TXPMD_AUX_SOBMH_TX_CHIP_PORT}, \
    {"AUX_SOBMH::RX_CHIP_PORT", BCM78920_A0_TXPMD_AUX_SOBMH_RX_CHIP_PORT}, \
    {"AUX_SOBMH::HEADER_TYPE", BCM78920_A0_TXPMD_AUX_SOBMH_HEADER_TYPE}, \
    {"AUX_SOBMH::START", BCM78920_A0_TXPMD_AUX_SOBMH_START}, \
    {"CPU_TX::AR_GROUP", BCM78920_A0_TXPMD_CPU_TX_AR_GROUP}, \
    {"CPU_TX::INCA_INTERNAL_QP_ID", BCM78920_A0_TXPMD_CPU_TX_INCA_INTERNAL_QP_ID}, \
    {"CPU_TX::VRF", BCM78920_A0_TXPMD_CPU_TX_VRF}, \
    {"CPU_TX::INCA_SRC_HOST_PROFILE", BCM78920_A0_TXPMD_CPU_TX_INCA_SRC_HOST_PROFILE}, \
    {"CPU_TX::INCA_FLOW_TYPE", BCM78920_A0_TXPMD_CPU_TX_INCA_FLOW_TYPE}, \
    {"CPU_TX::INCA_REPL_REQD", BCM78920_A0_TXPMD_CPU_TX_INCA_REPL_REQD}, \
    {"CPU_TX::INCA_SECOND_PASS_DEST", BCM78920_A0_TXPMD_CPU_TX_INCA_SECOND_PASS_DEST}, \
    {"CPU_TX::VLAN_PROFILE", BCM78920_A0_TXPMD_CPU_TX_VLAN_PROFILE}, \
    {"CPU_TX::INCA_ICE_DATA_FORMAT", BCM78920_A0_TXPMD_CPU_TX_INCA_ICE_DATA_FORMAT}, \
    {"CPU_TX::FWD_PROFILE", BCM78920_A0_TXPMD_CPU_TX_FWD_PROFILE}, \
    {"CPU_TX::INCA_ICE_DATA_OFFSET", BCM78920_A0_TXPMD_CPU_TX_INCA_ICE_DATA_OFFSET}, \
    {"CPU_TX::VPP_TO_LPP_CLASS_ID", BCM78920_A0_TXPMD_CPU_TX_VPP_TO_LPP_CLASS_ID}, \
    {"CPU_TX::DESTINATION_TYPE", BCM78920_A0_TXPMD_CPU_TX_DESTINATION_TYPE}, \
    {"CPU_TX::CNG", BCM78920_A0_TXPMD_CPU_TX_CNG}, \
    {"CPU_TX::INT_CN", BCM78920_A0_TXPMD_CPU_TX_INT_CN}, \
    {"COOKIE_7_0", BCM78920_A0_TXPMD_COOKIE_7_0}, \
    {"CPU_TX::SRC_PORT_NUM", BCM78920_A0_TXPMD_CPU_TX_SRC_PORT_NUM}, \
    {"COOKIE_8", BCM78920_A0_TXPMD_COOKIE_8}, \
    {"WRED_RESPONSIVE", BCM78920_A0_TXPMD_WRED_RESPONSIVE}, \
    {"WRED_MARK_ELIGIBLE", BCM78920_A0_TXPMD_WRED_MARK_ELIGIBLE}, \
    {"SPID_OVERRIDE", BCM78920_A0_TXPMD_SPID_OVERRIDE}, \
    {"INPUT_PRI", BCM78920_A0_TXPMD_INPUT_PRI}, \
    {"SWITCH_COPY", BCM78920_A0_TXPMD_SWITCH_COPY}, \
    {"SWITCH_COPY_TYPE", BCM78920_A0_TXPMD_SWITCH_COPY_TYPE}, \
    {"AUX_SOBMH::SOP", BCM78920_A0_TXPMD_AUX_SOBMH_SOP}, \
    {"AUX_SOBMH::PKT_LENGTH", BCM78920_A0_TXPMD_AUX_SOBMH_PKT_LENGTH}, \
    {"AUX_SOBMH::COPY_TO_CPU", BCM78920_A0_TXPMD_AUX_SOBMH_COPY_TO_CPU}, \
    {"AUX_SOBMH::COPY_TO_DEBUG", BCM78920_A0_TXPMD_AUX_SOBMH_COPY_TO_DEBUG}, \
    {"AUX_SOBMH::UNICAST_PKT", BCM78920_A0_TXPMD_AUX_SOBMH_UNICAST_PKT}, \
    {"AUX_SOBMH::CELL_ERROR", BCM78920_A0_TXPMD_AUX_SOBMH_CELL_ERROR}, \
    {"CPU_TX::INCA_COLLECTIVE_ID", BCM78920_A0_TXPMD_CPU_TX_INCA_COLLECTIVE_ID}, \
    {"CPU_TX::COOKIE", BCM78920_A0_TXPMD_CPU_TX_COOKIE}, \
    {"CPU_TX::DESTINATION", BCM78920_A0_TXPMD_CPU_TX_DESTINATION}, \
    {"CPU_TX::INT_PRI", BCM78920_A0_TXPMD_CPU_TX_INT_PRI}, \
    {"CPU_TX::PKT_CTRL_PROFILE", BCM78920_A0_TXPMD_CPU_TX_PKT_CTRL_PROFILE}, \
    {"CPU_TX::INPUT_PRI", BCM78920_A0_TXPMD_CPU_TX_INPUT_PRI}, \
    {"SWITCH_COPY_DEST_PORT", BCM78920_A0_TXPMD_SWITCH_COPY_DEST_PORT}, \
    {"CPU_TX::COS_VALID", BCM78920_A0_TXPMD_CPU_TX_COS_VALID}, \
    {"CPU_TX::VRF_VALID", BCM78920_A0_TXPMD_CPU_TX_VRF_VALID}, \
    {"CPU_TX::ROUTED_PKT", BCM78920_A0_TXPMD_CPU_TX_ROUTED_PKT}, \
    {"CPU_TX::DOP_TRIGGER", BCM78920_A0_TXPMD_CPU_TX_DOP_TRIGGER}, \
    {"HEADER_TYPE", BCM78920_A0_TXPMD_HEADER_TYPE}, \
    {"START", BCM78920_A0_TXPMD_START}, \
    {"AUX_SOBMH::CELL_LENGTH", BCM78920_A0_TXPMD_AUX_SOBMH_CELL_LENGTH}, \
    {"AUX_SOBMH::COS", BCM78920_A0_TXPMD_AUX_SOBMH_COS}, \
    {"AUX_SOBMH::TX_VPP_PORT", BCM78920_A0_TXPMD_AUX_SOBMH_TX_VPP_PORT}, \
    {"CPU_TX::INCA_REDN_REQD", BCM78920_A0_TXPMD_CPU_TX_INCA_REDN_REQD}, \
    {"CPU_TX::INCA_ICE_OPER_TYPE", BCM78920_A0_TXPMD_CPU_TX_INCA_ICE_OPER_TYPE}, \
    {"SPID", BCM78920_A0_TXPMD_SPID}, \
    {"CPU_TX::INT_PRI_VALID", BCM78920_A0_TXPMD_CPU_TX_INT_PRI_VALID}, \
    {"CPU_TX::CNG_VALID", BCM78920_A0_TXPMD_CPU_TX_CNG_VALID}, \
    {"CPU_TX::INT_CN_VALID", BCM78920_A0_TXPMD_CPU_TX_INT_CN_VALID}, \
    {"CPU_TX::INPUT_PRI_VALID", BCM78920_A0_TXPMD_CPU_TX_INPUT_PRI_VALID}, \
    {"SWITCH_COPY_COS", BCM78920_A0_TXPMD_SWITCH_COPY_COS}, \
    {"CPU_TX::CPU_TX_TYPE", BCM78920_A0_TXPMD_CPU_TX_CPU_TX_TYPE}, \
    {"CNG", BCM78920_A0_TXPMD_CNG}, \
    {"CELL_ERROR", BCM78920_A0_TXPMD_CELL_ERROR}, \
    {"AUX_SOBMH::EOP", BCM78920_A0_TXPMD_AUX_SOBMH_EOP}, \
    {"AUX_SOBMH::CNG", BCM78920_A0_TXPMD_AUX_SOBMH_CNG}, \
    {"AUX_SOBMH::SET_L2BM", BCM78920_A0_TXPMD_AUX_SOBMH_SET_L2BM}, \
    {"AUX_SOBMH::INPUT_PRI", BCM78920_A0_TXPMD_AUX_SOBMH_INPUT_PRI}, \
    {"CPU_TX::PACKET_ENTROPY", BCM78920_A0_TXPMD_CPU_TX_PACKET_ENTROPY}, \
    {"CPU_TX::COS", BCM78920_A0_TXPMD_CPU_TX_COS}, \
    {"COUNT", BCM78920_A0_TXPMD_COUNT}

/*!
 * \name BCM78920_A0_TXPMD_AUX_SOBMH_HEADER_TYPE encodings.
 * \anchor BCM78920_A0_TXPMD_AUX_SOBMH_HEADER_TYPE_XXX
 */
/*! \{ */
#define BCM78920_A0_TXPMD_AUX_SOBMH_HEADER_TYPE_RESERVED_0           0
#define BCM78920_A0_TXPMD_AUX_SOBMH_HEADER_TYPE_SOBMH_FROM_INTERNAL_PORT 1
/*! \} */

/*! BCM78920_A0_TXPMD_AUX_SOBMH_HEADER_TYPE encoding name strings maps. */
#define BCM78920_A0_TXPMD_AUX_SOBMH_HEADER_TYPE_NAME_MAP_INIT \
    {"RESERVED_0", BCM78920_A0_TXPMD_AUX_SOBMH_HEADER_TYPE_RESERVED_0},\
    {"SOBMH_FROM_INTERNAL_PORT", BCM78920_A0_TXPMD_AUX_SOBMH_HEADER_TYPE_SOBMH_FROM_INTERNAL_PORT},\
    {NULL, 0}

/*!
 * \name BCM78920_A0_TXPMD_AUX_SOBMH_START encodings.
 * \anchor BCM78920_A0_TXPMD_AUX_SOBMH_START_XXX
 */
/*! \{ */
#define BCM78920_A0_TXPMD_AUX_SOBMH_START_RESERVED_0                 0
#define BCM78920_A0_TXPMD_AUX_SOBMH_START_RESERVED_1                 1
#define BCM78920_A0_TXPMD_AUX_SOBMH_START_INTERNAL_HEADER            2
#define BCM78920_A0_TXPMD_AUX_SOBMH_START_HIGIG                      3
/*! \} */

/*! BCM78920_A0_TXPMD_AUX_SOBMH_START encoding name strings maps. */
#define BCM78920_A0_TXPMD_AUX_SOBMH_START_NAME_MAP_INIT \
    {"RESERVED_0", BCM78920_A0_TXPMD_AUX_SOBMH_START_RESERVED_0},\
    {"RESERVED_1", BCM78920_A0_TXPMD_AUX_SOBMH_START_RESERVED_1},\
    {"INTERNAL_HEADER", BCM78920_A0_TXPMD_AUX_SOBMH_START_INTERNAL_HEADER},\
    {"HIGIG", BCM78920_A0_TXPMD_AUX_SOBMH_START_HIGIG},\
    {NULL, 0}

/*!
 * \name BCM78920_A0_TXPMD_CPU_TX_INCA_ICE_DATA_FORMAT encodings.
 * \anchor BCM78920_A0_TXPMD_CPU_TX_INCA_ICE_DATA_FORMAT_XXX
 */
/*! \{ */
#define BCM78920_A0_TXPMD_CPU_TX_INCA_ICE_DATA_FORMAT_FP32           0
#define BCM78920_A0_TXPMD_CPU_TX_INCA_ICE_DATA_FORMAT_FP16           1
#define BCM78920_A0_TXPMD_CPU_TX_INCA_ICE_DATA_FORMAT_BF16           2
#define BCM78920_A0_TXPMD_CPU_TX_INCA_ICE_DATA_FORMAT_INT32          3
#define BCM78920_A0_TXPMD_CPU_TX_INCA_ICE_DATA_FORMAT_FP8            4
/*! \} */

/*! BCM78920_A0_TXPMD_CPU_TX_INCA_ICE_DATA_FORMAT encoding name strings maps. */
#define BCM78920_A0_TXPMD_CPU_TX_INCA_ICE_DATA_FORMAT_NAME_MAP_INIT \
    {"FP32", BCM78920_A0_TXPMD_CPU_TX_INCA_ICE_DATA_FORMAT_FP32},\
    {"FP16", BCM78920_A0_TXPMD_CPU_TX_INCA_ICE_DATA_FORMAT_FP16},\
    {"BF16", BCM78920_A0_TXPMD_CPU_TX_INCA_ICE_DATA_FORMAT_BF16},\
    {"INT32", BCM78920_A0_TXPMD_CPU_TX_INCA_ICE_DATA_FORMAT_INT32},\
    {"FP8", BCM78920_A0_TXPMD_CPU_TX_INCA_ICE_DATA_FORMAT_FP8},\
    {NULL, 0}

/*!
 * \name BCM78920_A0_TXPMD_CPU_TX_DESTINATION_TYPE encodings.
 * \anchor BCM78920_A0_TXPMD_CPU_TX_DESTINATION_TYPE_XXX
 */
/*! \{ */
#define BCM78920_A0_TXPMD_CPU_TX_DESTINATION_TYPE_NULL               0
#define BCM78920_A0_TXPMD_CPU_TX_DESTINATION_TYPE_DEST_PORT          1
#define BCM78920_A0_TXPMD_CPU_TX_DESTINATION_TYPE_TGID               2
#define BCM78920_A0_TXPMD_CPU_TX_DESTINATION_TYPE_NEXT_HOP           3
#define BCM78920_A0_TXPMD_CPU_TX_DESTINATION_TYPE_ECMP               4
/*! \} */

/*! BCM78920_A0_TXPMD_CPU_TX_DESTINATION_TYPE encoding name strings maps. */
#define BCM78920_A0_TXPMD_CPU_TX_DESTINATION_TYPE_NAME_MAP_INIT \
    {"NULL", BCM78920_A0_TXPMD_CPU_TX_DESTINATION_TYPE_NULL},\
    {"DEST_PORT", BCM78920_A0_TXPMD_CPU_TX_DESTINATION_TYPE_DEST_PORT},\
    {"TGID", BCM78920_A0_TXPMD_CPU_TX_DESTINATION_TYPE_TGID},\
    {"NEXT_HOP", BCM78920_A0_TXPMD_CPU_TX_DESTINATION_TYPE_NEXT_HOP},\
    {"ECMP", BCM78920_A0_TXPMD_CPU_TX_DESTINATION_TYPE_ECMP},\
    {NULL, 0}

/*!
 * \name BCM78920_A0_TXPMD_CPU_TX_INCA_ICE_OPER_TYPE encodings.
 * \anchor BCM78920_A0_TXPMD_CPU_TX_INCA_ICE_OPER_TYPE_XXX
 */
/*! \{ */
#define BCM78920_A0_TXPMD_CPU_TX_INCA_ICE_OPER_TYPE_SUM              0
#define BCM78920_A0_TXPMD_CPU_TX_INCA_ICE_OPER_TYPE_SUM_AND_SCALE    1
/*! \} */

/*! BCM78920_A0_TXPMD_CPU_TX_INCA_ICE_OPER_TYPE encoding name strings maps. */
#define BCM78920_A0_TXPMD_CPU_TX_INCA_ICE_OPER_TYPE_NAME_MAP_INIT \
    {"SUM", BCM78920_A0_TXPMD_CPU_TX_INCA_ICE_OPER_TYPE_SUM},\
    {"SUM_AND_SCALE", BCM78920_A0_TXPMD_CPU_TX_INCA_ICE_OPER_TYPE_SUM_AND_SCALE},\
    {NULL, 0}

#endif /* BCM78920_A0_PMD_FIELD_H */
