{
    "1073816320": {
        "name": "CSR",
        "address": 1073816320,
        "size": 32,
        "access": "read-only",
        "desc": "ADC Common status register",
        "fields": [
            {
                "name": "OVR3",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Overrun flag of ADC3"
            },
            {
                "name": "STRT3",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Regular channel Start flag of ADC\n              3"
            },
            {
                "name": "JSTRT3",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Injected channel Start flag of ADC\n              3"
            },
            {
                "name": "JEOC3",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Injected channel end of conversion of\n              ADC 3"
            },
            {
                "name": "EOC3",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "End of conversion of ADC 3"
            },
            {
                "name": "AWD3",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Analog watchdog flag of ADC\n              3"
            },
            {
                "name": "OVR2",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Overrun flag of ADC 2"
            },
            {
                "name": "STRT2",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Regular channel Start flag of ADC\n              2"
            },
            {
                "name": "JSTRT2",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Injected channel Start flag of ADC\n              2"
            },
            {
                "name": "JEOC2",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Injected channel end of conversion of\n              ADC 2"
            },
            {
                "name": "EOC2",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "End of conversion of ADC 2"
            },
            {
                "name": "AWD2",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Analog watchdog flag of ADC\n              2"
            },
            {
                "name": "OVR1",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Overrun flag of ADC 1"
            },
            {
                "name": "STRT1",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Regular channel Start flag of ADC\n              1"
            },
            {
                "name": "JSTRT1",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Injected channel Start flag of ADC\n              1"
            },
            {
                "name": "JEOC1",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Injected channel end of conversion of\n              ADC 1"
            },
            {
                "name": "EOC1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "End of conversion of ADC 1"
            },
            {
                "name": "AWD1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Analog watchdog flag of ADC\n              1"
            }
        ]
    },
    "1073816324": {
        "name": "CCR",
        "address": 1073816324,
        "size": 32,
        "access": "read-write",
        "desc": "ADC common control register",
        "fields": [
            {
                "name": "TSVREFE",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Temperature sensor and VREFINT\n              enable"
            },
            {
                "name": "VBATE",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "VBAT enable"
            },
            {
                "name": "ADCPRE",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "ADC prescaler"
            },
            {
                "name": "DMA",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Direct memory access mode for multi ADC\n              mode"
            },
            {
                "name": "DDS",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "DMA disable selection for multi-ADC\n              mode"
            },
            {
                "name": "DELAY",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Delay between 2 sampling\n              phases"
            }
        ]
    },
    "1073815552": {
        "name": "SR",
        "address": 1073815552,
        "size": 32,
        "access": "read-write",
        "desc": "status register",
        "fields": [
            {
                "name": "OVR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Overrun"
            },
            {
                "name": "STRT",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Regular channel start flag"
            },
            {
                "name": "JSTRT",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Injected channel start\n              flag"
            },
            {
                "name": "JEOC",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Injected channel end of\n              conversion"
            },
            {
                "name": "EOC",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Regular channel end of\n              conversion"
            },
            {
                "name": "AWD",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Analog watchdog flag"
            }
        ]
    },
    "1073815556": {
        "name": "CR1",
        "address": 1073815556,
        "size": 32,
        "access": "read-write",
        "desc": "control register 1",
        "fields": [
            {
                "name": "OVRIE",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Overrun interrupt enable"
            },
            {
                "name": "RES",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Resolution"
            },
            {
                "name": "AWDEN",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Analog watchdog enable on regular\n              channels"
            },
            {
                "name": "JAWDEN",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Analog watchdog enable on injected\n              channels"
            },
            {
                "name": "DISCNUM",
                "bitOffset": 13,
                "bitWidth": 3,
                "desc": "Discontinuous mode channel\n              count"
            },
            {
                "name": "JDISCEN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Discontinuous mode on injected\n              channels"
            },
            {
                "name": "DISCEN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Discontinuous mode on regular\n              channels"
            },
            {
                "name": "JAUTO",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Automatic injected group\n              conversion"
            },
            {
                "name": "AWDSGL",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Enable the watchdog on a single channel\n              in scan mode"
            },
            {
                "name": "SCAN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Scan mode"
            },
            {
                "name": "JEOCIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Interrupt enable for injected\n              channels"
            },
            {
                "name": "AWDIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Analog watchdog interrupt\n              enable"
            },
            {
                "name": "EOCIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Interrupt enable for EOC"
            },
            {
                "name": "AWDCH",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Analog watchdog channel select\n              bits"
            }
        ]
    },
    "1073815560": {
        "name": "CR2",
        "address": 1073815560,
        "size": 32,
        "access": "read-write",
        "desc": "control register 2",
        "fields": [
            {
                "name": "SWSTART",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Start conversion of regular\n              channels"
            },
            {
                "name": "EXTEN",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "External trigger enable for regular\n              channels"
            },
            {
                "name": "EXTSEL",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "External event select for regular\n              group"
            },
            {
                "name": "JSWSTART",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Start conversion of injected\n              channels"
            },
            {
                "name": "JEXTEN",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "External trigger enable for injected\n              channels"
            },
            {
                "name": "JEXTSEL",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "External event select for injected\n              group"
            },
            {
                "name": "ALIGN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Data alignment"
            },
            {
                "name": "EOCS",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "End of conversion\n              selection"
            },
            {
                "name": "DDS",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "DMA disable selection (for single ADC\n              mode)"
            },
            {
                "name": "DMA",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Direct memory access mode (for single\n              ADC mode)"
            },
            {
                "name": "CONT",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Continuous conversion"
            },
            {
                "name": "ADON",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "A/D Converter ON / OFF"
            }
        ]
    },
    "1073815564": {
        "name": "SMPR1",
        "address": 1073815564,
        "size": 32,
        "access": "read-write",
        "desc": "sample time register 1",
        "fields": [
            {
                "name": "SMPx_x",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Sample time bits"
            }
        ]
    },
    "1073815568": {
        "name": "SMPR2",
        "address": 1073815568,
        "size": 32,
        "access": "read-write",
        "desc": "sample time register 2",
        "fields": [
            {
                "name": "SMPx_x",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Sample time bits"
            }
        ]
    },
    "1073815572": {
        "name": "JOFR1",
        "address": 1073815572,
        "size": 32,
        "access": "read-write",
        "desc": "injected channel data offset register\n          x",
        "fields": [
            {
                "name": "JOFFSET1",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "Data offset for injected channel\n              x"
            }
        ]
    },
    "1073815576": {
        "name": "JOFR2",
        "address": 1073815576,
        "size": 32,
        "access": "read-write",
        "desc": "injected channel data offset register\n          x",
        "fields": [
            {
                "name": "JOFFSET2",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "Data offset for injected channel\n              x"
            }
        ]
    },
    "1073815580": {
        "name": "JOFR3",
        "address": 1073815580,
        "size": 32,
        "access": "read-write",
        "desc": "injected channel data offset register\n          x",
        "fields": [
            {
                "name": "JOFFSET3",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "Data offset for injected channel\n              x"
            }
        ]
    },
    "1073815584": {
        "name": "JOFR4",
        "address": 1073815584,
        "size": 32,
        "access": "read-write",
        "desc": "injected channel data offset register\n          x",
        "fields": [
            {
                "name": "JOFFSET4",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "Data offset for injected channel\n              x"
            }
        ]
    },
    "1073815588": {
        "name": "HTR",
        "address": 1073815588,
        "size": 32,
        "access": "read-write",
        "desc": "watchdog higher threshold\n          register",
        "fields": [
            {
                "name": "HT",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "Analog watchdog higher\n              threshold"
            }
        ]
    },
    "1073815592": {
        "name": "LTR",
        "address": 1073815592,
        "size": 32,
        "access": "read-write",
        "desc": "watchdog lower threshold\n          register",
        "fields": [
            {
                "name": "LT",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "Analog watchdog lower\n              threshold"
            }
        ]
    },
    "1073815596": {
        "name": "SQR1",
        "address": 1073815596,
        "size": 32,
        "access": "read-write",
        "desc": "regular sequence register 1",
        "fields": [
            {
                "name": "L",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Regular channel sequence\n              length"
            },
            {
                "name": "SQ16",
                "bitOffset": 15,
                "bitWidth": 5,
                "desc": "16th conversion in regular\n              sequence"
            },
            {
                "name": "SQ15",
                "bitOffset": 10,
                "bitWidth": 5,
                "desc": "15th conversion in regular\n              sequence"
            },
            {
                "name": "SQ14",
                "bitOffset": 5,
                "bitWidth": 5,
                "desc": "14th conversion in regular\n              sequence"
            },
            {
                "name": "SQ13",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "13th conversion in regular\n              sequence"
            }
        ]
    },
    "1073815600": {
        "name": "SQR2",
        "address": 1073815600,
        "size": 32,
        "access": "read-write",
        "desc": "regular sequence register 2",
        "fields": [
            {
                "name": "SQ12",
                "bitOffset": 25,
                "bitWidth": 5,
                "desc": "12th conversion in regular\n              sequence"
            },
            {
                "name": "SQ11",
                "bitOffset": 20,
                "bitWidth": 5,
                "desc": "11th conversion in regular\n              sequence"
            },
            {
                "name": "SQ10",
                "bitOffset": 15,
                "bitWidth": 5,
                "desc": "10th conversion in regular\n              sequence"
            },
            {
                "name": "SQ9",
                "bitOffset": 10,
                "bitWidth": 5,
                "desc": "9th conversion in regular\n              sequence"
            },
            {
                "name": "SQ8",
                "bitOffset": 5,
                "bitWidth": 5,
                "desc": "8th conversion in regular\n              sequence"
            },
            {
                "name": "SQ7",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "7th conversion in regular\n              sequence"
            }
        ]
    },
    "1073815604": {
        "name": "SQR3",
        "address": 1073815604,
        "size": 32,
        "access": "read-write",
        "desc": "regular sequence register 3",
        "fields": [
            {
                "name": "SQ6",
                "bitOffset": 25,
                "bitWidth": 5,
                "desc": "6th conversion in regular\n              sequence"
            },
            {
                "name": "SQ5",
                "bitOffset": 20,
                "bitWidth": 5,
                "desc": "5th conversion in regular\n              sequence"
            },
            {
                "name": "SQ4",
                "bitOffset": 15,
                "bitWidth": 5,
                "desc": "4th conversion in regular\n              sequence"
            },
            {
                "name": "SQ3",
                "bitOffset": 10,
                "bitWidth": 5,
                "desc": "3rd conversion in regular\n              sequence"
            },
            {
                "name": "SQ2",
                "bitOffset": 5,
                "bitWidth": 5,
                "desc": "2nd conversion in regular\n              sequence"
            },
            {
                "name": "SQ1",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "1st conversion in regular\n              sequence"
            }
        ]
    },
    "1073815608": {
        "name": "JSQR",
        "address": 1073815608,
        "size": 32,
        "access": "read-write",
        "desc": "injected sequence register",
        "fields": [
            {
                "name": "JL",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Injected sequence length"
            },
            {
                "name": "JSQ4",
                "bitOffset": 15,
                "bitWidth": 5,
                "desc": "4th conversion in injected\n              sequence"
            },
            {
                "name": "JSQ3",
                "bitOffset": 10,
                "bitWidth": 5,
                "desc": "3rd conversion in injected\n              sequence"
            },
            {
                "name": "JSQ2",
                "bitOffset": 5,
                "bitWidth": 5,
                "desc": "2nd conversion in injected\n              sequence"
            },
            {
                "name": "JSQ1",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "1st conversion in injected\n              sequence"
            }
        ]
    },
    "1073815612": {
        "name": "JDR1",
        "address": 1073815612,
        "size": 32,
        "access": "read-only",
        "desc": "injected data register x",
        "fields": [
            {
                "name": "JDATA",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Injected data"
            }
        ]
    },
    "1073815616": {
        "name": "JDR2",
        "address": 1073815616,
        "size": 32,
        "access": "read-only",
        "desc": "injected data register x",
        "fields": [
            {
                "name": "JDATA",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Injected data"
            }
        ]
    },
    "1073815620": {
        "name": "JDR3",
        "address": 1073815620,
        "size": 32,
        "access": "read-only",
        "desc": "injected data register x",
        "fields": [
            {
                "name": "JDATA",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Injected data"
            }
        ]
    },
    "1073815624": {
        "name": "JDR4",
        "address": 1073815624,
        "size": 32,
        "access": "read-only",
        "desc": "injected data register x",
        "fields": [
            {
                "name": "JDATA",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Injected data"
            }
        ]
    },
    "1073815628": {
        "name": "DR",
        "address": 1073815628,
        "size": 32,
        "access": "read-only",
        "desc": "regular data register",
        "fields": [
            {
                "name": "DATA",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Regular data"
            }
        ]
    },
    "1073885184": {
        "name": "DR",
        "address": 1073885184,
        "size": 32,
        "access": "read-write",
        "desc": "Data register",
        "fields": [
            {
                "name": "DR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Data Register"
            }
        ]
    },
    "1073885188": {
        "name": "IDR",
        "address": 1073885188,
        "size": 32,
        "access": "read-write",
        "desc": "Independent Data register",
        "fields": [
            {
                "name": "IDR",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Independent Data register"
            }
        ]
    },
    "1073885192": {
        "name": "CR",
        "address": 1073885192,
        "size": 32,
        "access": "write-only",
        "desc": "Control register",
        "fields": [
            {
                "name": "CR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Control regidter"
            }
        ]
    },
    "3758366720": {
        "name": "DBGMCU_IDCODE",
        "address": 3758366720,
        "size": 32,
        "access": "read-only",
        "desc": "IDCODE",
        "fields": [
            {
                "name": "DEV_ID",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "DEV_ID"
            },
            {
                "name": "REV_ID",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "REV_ID"
            }
        ]
    },
    "3758366724": {
        "name": "DBGMCU_CR",
        "address": 3758366724,
        "size": 32,
        "access": "read-write",
        "desc": "Control Register",
        "fields": [
            {
                "name": "DBG_SLEEP",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "DBG_SLEEP"
            },
            {
                "name": "DBG_STOP",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "DBG_STOP"
            },
            {
                "name": "DBG_STANDBY",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "DBG_STANDBY"
            },
            {
                "name": "TRACE_IOEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "TRACE_IOEN"
            },
            {
                "name": "TRACE_MODE",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "TRACE_MODE"
            }
        ]
    },
    "3758366728": {
        "name": "DBGMCU_APB1_FZ",
        "address": 3758366728,
        "size": 32,
        "access": "read-write",
        "desc": "Debug MCU APB1 Freeze registe",
        "fields": [
            {
                "name": "DBG_TIM2_STOP",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "DBG_TIM2_STOP"
            },
            {
                "name": "DBG_TIM3_STOP",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "DBG_TIM3 _STOP"
            },
            {
                "name": "DBG_TIM4_STOP",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "DBG_TIM4_STOP"
            },
            {
                "name": "DBG_TIM5_STOP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "DBG_TIM5_STOP"
            },
            {
                "name": "DBG_RTC_Stop",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "RTC stopped when Core is\n              halted"
            },
            {
                "name": "DBG_WWDG_STOP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "DBG_WWDG_STOP"
            },
            {
                "name": "DBG_IWDEG_STOP",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "DBG_IWDEG_STOP"
            },
            {
                "name": "DBG_I2C1_SMBUS_TIMEOUT",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "DBG_J2C1_SMBUS_TIMEOUT"
            },
            {
                "name": "DBG_I2C2_SMBUS_TIMEOUT",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "DBG_J2C2_SMBUS_TIMEOUT"
            },
            {
                "name": "DBG_I2C3SMBUS_TIMEOUT",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "DBG_J2C3SMBUS_TIMEOUT"
            }
        ]
    },
    "3758366732": {
        "name": "DBGMCU_APB2_FZ",
        "address": 3758366732,
        "size": 32,
        "access": "read-write",
        "desc": "Debug MCU APB2 Freeze registe",
        "fields": [
            {
                "name": "DBG_TIM1_STOP",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TIM1 counter stopped when core is\n              halted"
            },
            {
                "name": "DBG_TIM9_STOP",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "TIM9 counter stopped when core is\n              halted"
            },
            {
                "name": "DBG_TIM10_STOP",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "TIM10 counter stopped when core is\n              halted"
            },
            {
                "name": "DBG_TIM11_STOP",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "TIM11 counter stopped when core is\n              halted"
            }
        ]
    },
    "1073822720": {
        "name": "IMR",
        "address": 1073822720,
        "size": 32,
        "access": "read-write",
        "desc": "Interrupt mask register\n          (EXTI_IMR)",
        "fields": [
            {
                "name": "MR0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 0"
            },
            {
                "name": "MR1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 1"
            },
            {
                "name": "MR2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 2"
            },
            {
                "name": "MR3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 3"
            },
            {
                "name": "MR4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 4"
            },
            {
                "name": "MR5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 5"
            },
            {
                "name": "MR6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 6"
            },
            {
                "name": "MR7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 7"
            },
            {
                "name": "MR8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 8"
            },
            {
                "name": "MR9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 9"
            },
            {
                "name": "MR10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 10"
            },
            {
                "name": "MR11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 11"
            },
            {
                "name": "MR12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 12"
            },
            {
                "name": "MR13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 13"
            },
            {
                "name": "MR14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 14"
            },
            {
                "name": "MR15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 15"
            },
            {
                "name": "MR16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 16"
            },
            {
                "name": "MR17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 17"
            },
            {
                "name": "MR18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 18"
            },
            {
                "name": "MR19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 19"
            },
            {
                "name": "MR20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 20"
            },
            {
                "name": "MR21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 21"
            },
            {
                "name": "MR22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 22"
            }
        ]
    },
    "1073822724": {
        "name": "EMR",
        "address": 1073822724,
        "size": 32,
        "access": "read-write",
        "desc": "Event mask register (EXTI_EMR)",
        "fields": [
            {
                "name": "MR0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Event Mask on line 0"
            },
            {
                "name": "MR1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Event Mask on line 1"
            },
            {
                "name": "MR2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Event Mask on line 2"
            },
            {
                "name": "MR3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Event Mask on line 3"
            },
            {
                "name": "MR4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Event Mask on line 4"
            },
            {
                "name": "MR5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Event Mask on line 5"
            },
            {
                "name": "MR6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Event Mask on line 6"
            },
            {
                "name": "MR7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Event Mask on line 7"
            },
            {
                "name": "MR8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Event Mask on line 8"
            },
            {
                "name": "MR9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Event Mask on line 9"
            },
            {
                "name": "MR10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Event Mask on line 10"
            },
            {
                "name": "MR11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Event Mask on line 11"
            },
            {
                "name": "MR12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Event Mask on line 12"
            },
            {
                "name": "MR13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Event Mask on line 13"
            },
            {
                "name": "MR14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Event Mask on line 14"
            },
            {
                "name": "MR15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Event Mask on line 15"
            },
            {
                "name": "MR16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Event Mask on line 16"
            },
            {
                "name": "MR17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Event Mask on line 17"
            },
            {
                "name": "MR18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Event Mask on line 18"
            },
            {
                "name": "MR19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Event Mask on line 19"
            },
            {
                "name": "MR20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Event Mask on line 20"
            },
            {
                "name": "MR21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Event Mask on line 21"
            },
            {
                "name": "MR22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Event Mask on line 22"
            }
        ]
    },
    "1073822728": {
        "name": "RTSR",
        "address": 1073822728,
        "size": 32,
        "access": "read-write",
        "desc": "Rising Trigger selection register\n          (EXTI_RTSR)",
        "fields": [
            {
                "name": "TR0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration of\n              line 0"
            },
            {
                "name": "TR1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration of\n              line 1"
            },
            {
                "name": "TR2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration of\n              line 2"
            },
            {
                "name": "TR3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration of\n              line 3"
            },
            {
                "name": "TR4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration of\n              line 4"
            },
            {
                "name": "TR5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration of\n              line 5"
            },
            {
                "name": "TR6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration of\n              line 6"
            },
            {
                "name": "TR7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration of\n              line 7"
            },
            {
                "name": "TR8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration of\n              line 8"
            },
            {
                "name": "TR9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration of\n              line 9"
            },
            {
                "name": "TR10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration of\n              line 10"
            },
            {
                "name": "TR11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration of\n              line 11"
            },
            {
                "name": "TR12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration of\n              line 12"
            },
            {
                "name": "TR13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration of\n              line 13"
            },
            {
                "name": "TR14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration of\n              line 14"
            },
            {
                "name": "TR15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration of\n              line 15"
            },
            {
                "name": "TR16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration of\n              line 16"
            },
            {
                "name": "TR17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration of\n              line 17"
            },
            {
                "name": "TR18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration of\n              line 18"
            },
            {
                "name": "TR19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration of\n              line 19"
            },
            {
                "name": "TR20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration of\n              line 20"
            },
            {
                "name": "TR21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration of\n              line 21"
            },
            {
                "name": "TR22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration of\n              line 22"
            }
        ]
    },
    "1073822732": {
        "name": "FTSR",
        "address": 1073822732,
        "size": 32,
        "access": "read-write",
        "desc": "Falling Trigger selection register\n          (EXTI_FTSR)",
        "fields": [
            {
                "name": "TR0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration of\n              line 0"
            },
            {
                "name": "TR1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration of\n              line 1"
            },
            {
                "name": "TR2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration of\n              line 2"
            },
            {
                "name": "TR3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration of\n              line 3"
            },
            {
                "name": "TR4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration of\n              line 4"
            },
            {
                "name": "TR5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration of\n              line 5"
            },
            {
                "name": "TR6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration of\n              line 6"
            },
            {
                "name": "TR7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration of\n              line 7"
            },
            {
                "name": "TR8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration of\n              line 8"
            },
            {
                "name": "TR9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration of\n              line 9"
            },
            {
                "name": "TR10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration of\n              line 10"
            },
            {
                "name": "TR11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration of\n              line 11"
            },
            {
                "name": "TR12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration of\n              line 12"
            },
            {
                "name": "TR13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration of\n              line 13"
            },
            {
                "name": "TR14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration of\n              line 14"
            },
            {
                "name": "TR15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration of\n              line 15"
            },
            {
                "name": "TR16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration of\n              line 16"
            },
            {
                "name": "TR17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration of\n              line 17"
            },
            {
                "name": "TR18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration of\n              line 18"
            },
            {
                "name": "TR19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration of\n              line 19"
            },
            {
                "name": "TR20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration of\n              line 20"
            },
            {
                "name": "TR21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration of\n              line 21"
            },
            {
                "name": "TR22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration of\n              line 22"
            }
        ]
    },
    "1073822736": {
        "name": "SWIER",
        "address": 1073822736,
        "size": 32,
        "access": "read-write",
        "desc": "Software interrupt event register\n          (EXTI_SWIER)",
        "fields": [
            {
                "name": "SWIER0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Software Interrupt on line\n              0"
            },
            {
                "name": "SWIER1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Software Interrupt on line\n              1"
            },
            {
                "name": "SWIER2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Software Interrupt on line\n              2"
            },
            {
                "name": "SWIER3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Software Interrupt on line\n              3"
            },
            {
                "name": "SWIER4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Software Interrupt on line\n              4"
            },
            {
                "name": "SWIER5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Software Interrupt on line\n              5"
            },
            {
                "name": "SWIER6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Software Interrupt on line\n              6"
            },
            {
                "name": "SWIER7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Software Interrupt on line\n              7"
            },
            {
                "name": "SWIER8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Software Interrupt on line\n              8"
            },
            {
                "name": "SWIER9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Software Interrupt on line\n              9"
            },
            {
                "name": "SWIER10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Software Interrupt on line\n              10"
            },
            {
                "name": "SWIER11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Software Interrupt on line\n              11"
            },
            {
                "name": "SWIER12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Software Interrupt on line\n              12"
            },
            {
                "name": "SWIER13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Software Interrupt on line\n              13"
            },
            {
                "name": "SWIER14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Software Interrupt on line\n              14"
            },
            {
                "name": "SWIER15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Software Interrupt on line\n              15"
            },
            {
                "name": "SWIER16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Software Interrupt on line\n              16"
            },
            {
                "name": "SWIER17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Software Interrupt on line\n              17"
            },
            {
                "name": "SWIER18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Software Interrupt on line\n              18"
            },
            {
                "name": "SWIER19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Software Interrupt on line\n              19"
            },
            {
                "name": "SWIER20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Software Interrupt on line\n              20"
            },
            {
                "name": "SWIER21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Software Interrupt on line\n              21"
            },
            {
                "name": "SWIER22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Software Interrupt on line\n              22"
            }
        ]
    },
    "1073822740": {
        "name": "PR",
        "address": 1073822740,
        "size": 32,
        "access": "read-write",
        "desc": "Pending register (EXTI_PR)",
        "fields": [
            {
                "name": "PR0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Pending bit 0"
            },
            {
                "name": "PR1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Pending bit 1"
            },
            {
                "name": "PR2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Pending bit 2"
            },
            {
                "name": "PR3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Pending bit 3"
            },
            {
                "name": "PR4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Pending bit 4"
            },
            {
                "name": "PR5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Pending bit 5"
            },
            {
                "name": "PR6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Pending bit 6"
            },
            {
                "name": "PR7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Pending bit 7"
            },
            {
                "name": "PR8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Pending bit 8"
            },
            {
                "name": "PR9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Pending bit 9"
            },
            {
                "name": "PR10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Pending bit 10"
            },
            {
                "name": "PR11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Pending bit 11"
            },
            {
                "name": "PR12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Pending bit 12"
            },
            {
                "name": "PR13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Pending bit 13"
            },
            {
                "name": "PR14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Pending bit 14"
            },
            {
                "name": "PR15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Pending bit 15"
            },
            {
                "name": "PR16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Pending bit 16"
            },
            {
                "name": "PR17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Pending bit 17"
            },
            {
                "name": "PR18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Pending bit 18"
            },
            {
                "name": "PR19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Pending bit 19"
            },
            {
                "name": "PR20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Pending bit 20"
            },
            {
                "name": "PR21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Pending bit 21"
            },
            {
                "name": "PR22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Pending bit 22"
            }
        ]
    },
    "1073888256": {
        "name": "ACR",
        "address": 1073888256,
        "size": 32,
        "access": "",
        "desc": "Flash access control register",
        "fields": [
            {
                "name": "LATENCY",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Latency"
            },
            {
                "name": "PRFTEN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Prefetch enable"
            },
            {
                "name": "ICEN",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Instruction cache enable"
            },
            {
                "name": "DCEN",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Data cache enable"
            },
            {
                "name": "ICRST",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Instruction cache reset"
            },
            {
                "name": "DCRST",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Data cache reset"
            }
        ]
    },
    "1073888260": {
        "name": "KEYR",
        "address": 1073888260,
        "size": 32,
        "access": "write-only",
        "desc": "Flash key register",
        "fields": [
            {
                "name": "KEY",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "FPEC key"
            }
        ]
    },
    "1073888264": {
        "name": "OPTKEYR",
        "address": 1073888264,
        "size": 32,
        "access": "write-only",
        "desc": "Flash option key register",
        "fields": [
            {
                "name": "OPTKEY",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Option byte key"
            }
        ]
    },
    "1073888268": {
        "name": "SR",
        "address": 1073888268,
        "size": 32,
        "access": "",
        "desc": "Status register",
        "fields": [
            {
                "name": "EOP",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "End of operation"
            },
            {
                "name": "OPERR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Operation error"
            },
            {
                "name": "WRPERR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Write protection error"
            },
            {
                "name": "PGAERR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Programming alignment\n              error"
            },
            {
                "name": "PGPERR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Programming parallelism\n              error"
            },
            {
                "name": "PGSERR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Programming sequence error"
            },
            {
                "name": "BSY",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Busy"
            }
        ]
    },
    "1073888272": {
        "name": "CR",
        "address": 1073888272,
        "size": 32,
        "access": "read-write",
        "desc": "Control register",
        "fields": [
            {
                "name": "PG",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Programming"
            },
            {
                "name": "SER",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Sector Erase"
            },
            {
                "name": "MER",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Mass Erase"
            },
            {
                "name": "SNB",
                "bitOffset": 3,
                "bitWidth": 4,
                "desc": "Sector number"
            },
            {
                "name": "PSIZE",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Program size"
            },
            {
                "name": "STRT",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Start"
            },
            {
                "name": "EOPIE",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "End of operation interrupt\n              enable"
            },
            {
                "name": "ERRIE",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Error interrupt enable"
            },
            {
                "name": "LOCK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Lock"
            }
        ]
    },
    "1073888276": {
        "name": "OPTCR",
        "address": 1073888276,
        "size": 32,
        "access": "read-write",
        "desc": "Flash option control register",
        "fields": [
            {
                "name": "OPTLOCK",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Option lock"
            },
            {
                "name": "OPTSTRT",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Option start"
            },
            {
                "name": "BOR_LEV",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "BOR reset Level"
            },
            {
                "name": "WDG_SW",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "WDG_SW User option bytes"
            },
            {
                "name": "nRST_STOP",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "nRST_STOP User option\n              bytes"
            },
            {
                "name": "nRST_STDBY",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "nRST_STDBY User option\n              bytes"
            },
            {
                "name": "RDP",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Read protect"
            },
            {
                "name": "nWRP",
                "bitOffset": 16,
                "bitWidth": 5,
                "desc": "Not write protect"
            },
            {
                "name": "SPRMOD",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "SPRMOD"
            }
        ]
    },
    "1073754112": {
        "name": "KR",
        "address": 1073754112,
        "size": 32,
        "access": "write-only",
        "desc": "Key register",
        "fields": [
            {
                "name": "KEY",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Key value"
            }
        ]
    },
    "1073754116": {
        "name": "PR",
        "address": 1073754116,
        "size": 32,
        "access": "read-write",
        "desc": "Prescaler register",
        "fields": [
            {
                "name": "PR",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Prescaler divider"
            }
        ]
    },
    "1073754120": {
        "name": "RLR",
        "address": 1073754120,
        "size": 32,
        "access": "read-write",
        "desc": "Reload register",
        "fields": [
            {
                "name": "RL",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "Watchdog counter reload\n              value"
            }
        ]
    },
    "1073754124": {
        "name": "SR",
        "address": 1073754124,
        "size": 32,
        "access": "read-only",
        "desc": "Status register",
        "fields": [
            {
                "name": "RVU",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Watchdog counter reload value\n              update"
            },
            {
                "name": "PVU",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Watchdog prescaler value\n              update"
            }
        ]
    },
    "1073770496": {
        "name": "CR",
        "address": 1073770496,
        "size": 32,
        "access": "read-write",
        "desc": "power control register",
        "fields": [
            {
                "name": "VOS",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Regulator voltage scaling output\n              selection"
            },
            {
                "name": "ADCDC1",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "ADCDC1"
            },
            {
                "name": "FPDS",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Flash power down in Stop\n              mode"
            },
            {
                "name": "DBP",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Disable backup domain write\n              protection"
            },
            {
                "name": "PLS",
                "bitOffset": 5,
                "bitWidth": 3,
                "desc": "PVD level selection"
            },
            {
                "name": "PVDE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Power voltage detector\n              enable"
            },
            {
                "name": "CSBF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Clear standby flag"
            },
            {
                "name": "CWUF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Clear wakeup flag"
            },
            {
                "name": "PDDS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Power down deepsleep"
            },
            {
                "name": "LPDS",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Low-power deep sleep"
            }
        ]
    },
    "1073770500": {
        "name": "CSR",
        "address": 1073770500,
        "size": 32,
        "access": "",
        "desc": "power control/status register",
        "fields": [
            {
                "name": "WUF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Wakeup flag"
            },
            {
                "name": "SBF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Standby flag"
            },
            {
                "name": "PVDO",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "PVD output"
            },
            {
                "name": "BRR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Backup regulator ready"
            },
            {
                "name": "EWUP3",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Enable WKUP3 pin"
            },
            {
                "name": "EWUP2",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Enable WKUP2 pin"
            },
            {
                "name": "EWUP1",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Enable WKUP1 pin"
            },
            {
                "name": "BRE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Backup regulator enable"
            },
            {
                "name": "VOSRDY",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Regulator voltage scaling output\n              selection ready bit"
            }
        ]
    },
    "1073887232": {
        "name": "CR",
        "address": 1073887232,
        "size": 32,
        "access": "",
        "desc": "clock control register",
        "fields": [
            {
                "name": "PLLRDY",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Main PLL (PLL) clock ready\n              flag"
            },
            {
                "name": "PLLON",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Main PLL (PLL) enable"
            },
            {
                "name": "CSSON",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Clock security system\n              enable"
            },
            {
                "name": "HSEBYP",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "HSE clock bypass"
            },
            {
                "name": "HSERDY",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "HSE clock ready flag"
            },
            {
                "name": "HSEON",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "HSE clock enable"
            },
            {
                "name": "HSICAL",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Internal high-speed clock\n              calibration"
            },
            {
                "name": "HSITRIM",
                "bitOffset": 3,
                "bitWidth": 5,
                "desc": "Internal high-speed clock\n              trimming"
            },
            {
                "name": "HSIRDY",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Internal high-speed clock ready\n              flag"
            },
            {
                "name": "HSION",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Internal high-speed clock\n              enable"
            }
        ]
    },
    "1073887236": {
        "name": "PLLCFGR",
        "address": 1073887236,
        "size": 32,
        "access": "read-write",
        "desc": "PLL configuration register",
        "fields": [
            {
                "name": "PLLM0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Division factor for the main PLL (PLL)\n              and audio PLL (PLLI2S) input clock"
            },
            {
                "name": "PLLM1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Division factor for the main PLL (PLL)\n              and audio PLL (PLLI2S) input clock"
            },
            {
                "name": "PLLM2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Division factor for the main PLL (PLL)\n              and audio PLL (PLLI2S) input clock"
            },
            {
                "name": "PLLM3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Division factor for the main PLL (PLL)\n              and audio PLL (PLLI2S) input clock"
            },
            {
                "name": "PLLM4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Division factor for the main PLL (PLL)\n              and audio PLL (PLLI2S) input clock"
            },
            {
                "name": "PLLM5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Division factor for the main PLL (PLL)\n              and audio PLL (PLLI2S) input clock"
            },
            {
                "name": "PLLN0",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Main PLL (PLL) multiplication factor for\n              VCO"
            },
            {
                "name": "PLLN1",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Main PLL (PLL) multiplication factor for\n              VCO"
            },
            {
                "name": "PLLN2",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Main PLL (PLL) multiplication factor for\n              VCO"
            },
            {
                "name": "PLLN3",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Main PLL (PLL) multiplication factor for\n              VCO"
            },
            {
                "name": "PLLN4",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Main PLL (PLL) multiplication factor for\n              VCO"
            },
            {
                "name": "PLLN5",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Main PLL (PLL) multiplication factor for\n              VCO"
            },
            {
                "name": "PLLN6",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Main PLL (PLL) multiplication factor for\n              VCO"
            },
            {
                "name": "PLLN7",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Main PLL (PLL) multiplication factor for\n              VCO"
            },
            {
                "name": "PLLN8",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Main PLL (PLL) multiplication factor for\n              VCO"
            },
            {
                "name": "PLLP0",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Main PLL (PLL) division factor for main\n              system clock"
            },
            {
                "name": "PLLP1",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Main PLL (PLL) division factor for main\n              system clock"
            },
            {
                "name": "PLLSRC",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Main PLL(PLL) and audio PLL (PLLI2S)\n              entry clock source"
            },
            {
                "name": "PLLQ0",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Main PLL (PLL) division factor for USB\n              OTG FS, SDIO and random number generator\n              clocks"
            },
            {
                "name": "PLLQ1",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Main PLL (PLL) division factor for USB\n              OTG FS, SDIO and random number generator\n              clocks"
            },
            {
                "name": "PLLQ2",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Main PLL (PLL) division factor for USB\n              OTG FS, SDIO and random number generator\n              clocks"
            },
            {
                "name": "PLLQ3",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Main PLL (PLL) division factor for USB\n              OTG FS, SDIO and random number generator\n              clocks"
            },
            {
                "name": "PLLR1",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "PLLR1"
            },
            {
                "name": "PLLR2",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "PLLR2"
            },
            {
                "name": "PLLR3",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "PLLR3"
            }
        ]
    },
    "1073887240": {
        "name": "CFGR",
        "address": 1073887240,
        "size": 32,
        "access": "",
        "desc": "clock configuration register",
        "fields": [
            {
                "name": "SW0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "System clock switch"
            },
            {
                "name": "SW1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "System clock switch"
            },
            {
                "name": "SWS0",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "System clock switch status"
            },
            {
                "name": "SWS1",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "System clock switch status"
            },
            {
                "name": "HPRE",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "AHB prescaler"
            },
            {
                "name": "MCO1EN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "MCO output enable"
            },
            {
                "name": "MCO2EN",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "MCO output enable"
            },
            {
                "name": "PPRE1",
                "bitOffset": 10,
                "bitWidth": 3,
                "desc": "APB Low speed prescaler\n              (APB1)"
            },
            {
                "name": "PPRE2",
                "bitOffset": 13,
                "bitWidth": 3,
                "desc": "APB high-speed prescaler\n              (APB2)"
            },
            {
                "name": "RTCPRE",
                "bitOffset": 16,
                "bitWidth": 5,
                "desc": "HSE division factor for RTC\n              clock"
            },
            {
                "name": "MCO1",
                "bitOffset": 21,
                "bitWidth": 2,
                "desc": "Microcontroller clock output\n              1"
            },
            {
                "name": "MCO1PRE",
                "bitOffset": 24,
                "bitWidth": 3,
                "desc": "MCO1 prescaler"
            },
            {
                "name": "MCO2PRE",
                "bitOffset": 27,
                "bitWidth": 3,
                "desc": "MCO2 prescaler"
            },
            {
                "name": "MCO2",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Microcontroller clock output\n              2"
            }
        ]
    },
    "1073887244": {
        "name": "CIR",
        "address": 1073887244,
        "size": 32,
        "access": "",
        "desc": "clock interrupt register",
        "fields": [
            {
                "name": "CSSC",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Clock security system interrupt\n              clear"
            },
            {
                "name": "PLLI2SRDYC",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "PLLI2S ready interrupt\n              clear"
            },
            {
                "name": "PLLRDYC",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Main PLL(PLL) ready interrupt\n              clear"
            },
            {
                "name": "HSERDYC",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "HSE ready interrupt clear"
            },
            {
                "name": "HSIRDYC",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "HSI ready interrupt clear"
            },
            {
                "name": "LSERDYC",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "LSE ready interrupt clear"
            },
            {
                "name": "LSIRDYC",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "LSI ready interrupt clear"
            },
            {
                "name": "PLLRDYIE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Main PLL (PLL) ready interrupt\n              enable"
            },
            {
                "name": "HSERDYIE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "HSE ready interrupt enable"
            },
            {
                "name": "HSIRDYIE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "HSI ready interrupt enable"
            },
            {
                "name": "LSERDYIE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "LSE ready interrupt enable"
            },
            {
                "name": "LSIRDYIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "LSI ready interrupt enable"
            },
            {
                "name": "CSSF",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Clock security system interrupt\n              flag"
            },
            {
                "name": "PLLRDYF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Main PLL (PLL) ready interrupt\n              flag"
            },
            {
                "name": "HSERDYF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "HSE ready interrupt flag"
            },
            {
                "name": "HSIRDYF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "HSI ready interrupt flag"
            },
            {
                "name": "LSERDYF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "LSE ready interrupt flag"
            },
            {
                "name": "LSIRDYF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "LSI ready interrupt flag"
            }
        ]
    },
    "1073887248": {
        "name": "AHB1RSTR",
        "address": 1073887248,
        "size": 32,
        "access": "read-write",
        "desc": "AHB1 peripheral reset register",
        "fields": [
            {
                "name": "GPIOARST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "IO port A reset"
            },
            {
                "name": "GPIOBRST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "IO port B reset"
            },
            {
                "name": "GPIOCRST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "IO port C reset"
            },
            {
                "name": "GPIOHRST",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "IO port H reset"
            },
            {
                "name": "CRCRST",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "CRC reset"
            },
            {
                "name": "DMA1RST",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "DMA2 reset"
            },
            {
                "name": "DMA2RST",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "DMA2 reset"
            },
            {
                "name": "RNGRST",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "RNGRST"
            }
        ]
    },
    "1073887264": {
        "name": "APB1RSTR",
        "address": 1073887264,
        "size": 32,
        "access": "read-write",
        "desc": "APB1 peripheral reset register",
        "fields": [
            {
                "name": "TIM5RST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "TIM5 reset"
            },
            {
                "name": "TIM6RST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "TIM6 reset"
            },
            {
                "name": "LPTIM1RST",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "LPTIM1 reset"
            },
            {
                "name": "WWDGRST",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Window watchdog reset"
            },
            {
                "name": "SPI2RST",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "SPI 2 reset"
            },
            {
                "name": "UART2RST",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "USART 2 reset"
            },
            {
                "name": "I2C1RST",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "I2C 1 reset"
            },
            {
                "name": "I2C2RST",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "I2C 2 reset"
            },
            {
                "name": "I2C4RST",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "I2C4 reset"
            },
            {
                "name": "PWRRST",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Power interface reset"
            },
            {
                "name": "DACRST",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "DAC reset"
            }
        ]
    },
    "1073887268": {
        "name": "APB2RSTR",
        "address": 1073887268,
        "size": 32,
        "access": "read-write",
        "desc": "APB2 peripheral reset register",
        "fields": [
            {
                "name": "TIM11RST",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "TIM11 reset"
            },
            {
                "name": "TIM9RST",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "TIM9 reset"
            },
            {
                "name": "SYSCFGRST",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "System configuration controller\n              reset"
            },
            {
                "name": "SPI1RST",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "SPI 1 reset"
            },
            {
                "name": "ADCRST",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "ADC interface reset (common to all\n              ADCs)"
            },
            {
                "name": "USART6RST",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "USART6 reset"
            },
            {
                "name": "USART1RST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "USART1 reset"
            },
            {
                "name": "TIM1RST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TIM1 reset"
            }
        ]
    },
    "1073887280": {
        "name": "AHB1ENR",
        "address": 1073887280,
        "size": 32,
        "access": "read-write",
        "desc": "AHB1 peripheral clock register",
        "fields": [
            {
                "name": "GPIOAEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "IO port A clock enable"
            },
            {
                "name": "GPIOBEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "IO port B clock enable"
            },
            {
                "name": "GPIOCEN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "IO port C clock enable"
            },
            {
                "name": "GPIOHEN",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "IO port H clock enable"
            },
            {
                "name": "CRCEN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "CRC clock enable"
            },
            {
                "name": "DMA1EN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "DMA1 clock enable"
            },
            {
                "name": "DMA2EN",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "DMA2 clock enable"
            },
            {
                "name": "RNGEN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "RNG clock enable"
            }
        ]
    },
    "1073887296": {
        "name": "APB1ENR",
        "address": 1073887296,
        "size": 32,
        "access": "read-write",
        "desc": "APB1 peripheral clock enable\n          register",
        "fields": [
            {
                "name": "TIM5EN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "TIM5 clock enable"
            },
            {
                "name": "TIM6EN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "TIM6 clock enable"
            },
            {
                "name": "LPTIM1EN",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "LPTIM1 clock enable"
            },
            {
                "name": "RTCAPBEN",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "RTC APB clock enable"
            },
            {
                "name": "WWDGEN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Window watchdog clock\n              enable"
            },
            {
                "name": "SPI2EN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "SPI2 clock enable"
            },
            {
                "name": "USART2EN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "USART 2 clock enable"
            },
            {
                "name": "I2C1EN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "I2C1 clock enable"
            },
            {
                "name": "I2C2EN",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "I2C2 clock enable"
            },
            {
                "name": "I2C4EN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "I2C4 clock enable"
            },
            {
                "name": "PWREN",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Power interface clock\n              enable"
            },
            {
                "name": "DACEN",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "DAC interface clock enable"
            }
        ]
    },
    "1073887300": {
        "name": "APB2ENR",
        "address": 1073887300,
        "size": 32,
        "access": "read-write",
        "desc": "APB2 peripheral clock enable\n          register",
        "fields": [
            {
                "name": "TIM1EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TIM1 clock enable"
            },
            {
                "name": "USART1EN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "USART1 clock enable"
            },
            {
                "name": "USART6EN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "USART6 clock enable"
            },
            {
                "name": "ADC1EN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "ADC1 clock enable"
            },
            {
                "name": "SPI1EN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "SPI1 clock enable"
            },
            {
                "name": "SYSCFGEN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "System configuration controller clock\n              enable"
            },
            {
                "name": "EXTITEN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "EXTI ans external IT clock\n              enable"
            },
            {
                "name": "TIM9EN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "TIM9 clock enable"
            },
            {
                "name": "TIM11EN",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "TIM11 clock enable"
            },
            {
                "name": "SPI5EN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "SPI5 clock enable"
            }
        ]
    },
    "1073887312": {
        "name": "AHB1LPENR",
        "address": 1073887312,
        "size": 32,
        "access": "read-write",
        "desc": "AHB1 peripheral clock enable in low power\n          mode register",
        "fields": [
            {
                "name": "GPIOALPEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "IO port A clock enable during sleep\n              mode"
            },
            {
                "name": "GPIOBLPEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "IO port B clock enable during Sleep\n              mode"
            },
            {
                "name": "GPIOCLPEN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "IO port C clock enable during Sleep\n              mode"
            },
            {
                "name": "GPIOHLPEN",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "IO port H clock enable during Sleep\n              mode"
            },
            {
                "name": "CRCLPEN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "CRC clock enable during Sleep\n              mode"
            },
            {
                "name": "FLITFLPEN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Flash interface clock enable during\n              Sleep mode"
            },
            {
                "name": "SRAM1LPEN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "SRAM 1interface clock enable during\n              Sleep mode"
            },
            {
                "name": "DMA1LPEN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "DMA1 clock enable during Sleep\n              mode"
            },
            {
                "name": "DMA2LPEN",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "DMA2 clock enable during Sleep\n              mode"
            },
            {
                "name": "RNGLPEN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "RNG clock enable during sleep\n              mode"
            }
        ]
    },
    "1073887328": {
        "name": "APB1LPENR",
        "address": 1073887328,
        "size": 32,
        "access": "read-write",
        "desc": "APB1 peripheral clock enable in low power\n          mode register",
        "fields": [
            {
                "name": "TIM5LPEN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "TIM5 clock enable during Sleep\n              mode"
            },
            {
                "name": "TIM6LPEN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "TIM6 clock enable during Sleep\n              mode"
            },
            {
                "name": "LPTIM1LPEN",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "LPTIM1 clock enable during sleep\n              mode"
            },
            {
                "name": "RTCAPBLPEN",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "RTC APB clock enable during sleep\n              mode"
            },
            {
                "name": "WWDGLPEN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Window watchdog clock enable during\n              Sleep mode"
            },
            {
                "name": "SPI2LPEN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "SPI2 clock enable during Sleep\n              mode"
            },
            {
                "name": "USART2LPEN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "USART2 clock enable during Sleep\n              mode"
            },
            {
                "name": "I2C1LPEN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "I2C1 clock enable during Sleep\n              mode"
            },
            {
                "name": "I2C2LPEN",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "I2C2 clock enable during Sleep\n              mode"
            },
            {
                "name": "I2C4LPEN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "I2C4 clock enable during Sleep\n              mode"
            },
            {
                "name": "PWRLPEN",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Power interface clock enable during\n              Sleep mode"
            },
            {
                "name": "DACLPEN",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "DAC interface clock enable during sleep\n              mode"
            }
        ]
    },
    "1073887332": {
        "name": "APB2LPENR",
        "address": 1073887332,
        "size": 32,
        "access": "read-write",
        "desc": "APB2 peripheral clock enabled in low power\n          mode register",
        "fields": [
            {
                "name": "TIM1LPEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TIM1 clock enable during Sleep\n              mode"
            },
            {
                "name": "USART1LPEN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "USART1 clock enable during Sleep\n              mode"
            },
            {
                "name": "USART6LPEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "USART6 clock enable during Sleep\n              mode"
            },
            {
                "name": "ADC1LPEN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "ADC1 clock enable during Sleep\n              mode"
            },
            {
                "name": "SDIOLPEN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "SDIO clock enable during Sleep\n              mode"
            },
            {
                "name": "SPI1LPEN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "SPI 1 clock enable during Sleep\n              mode"
            },
            {
                "name": "SYSCFGLPEN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "System configuration controller clock\n              enable during Sleep mode"
            },
            {
                "name": "EXTITLPEN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "EXTI and External IT clock enable during\n              sleep mode"
            },
            {
                "name": "TIM9LPEN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "TIM9 clock enable during sleep\n              mode"
            },
            {
                "name": "TIM11LPEN",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "TIM11 clock enable during Sleep\n              mode"
            }
        ]
    },
    "1073887344": {
        "name": "BDCR",
        "address": 1073887344,
        "size": 32,
        "access": "",
        "desc": "Backup domain control register",
        "fields": [
            {
                "name": "BDRST",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Backup domain software\n              reset"
            },
            {
                "name": "RTCEN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "RTC clock enable"
            },
            {
                "name": "RTCSEL1",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "RTC clock source selection"
            },
            {
                "name": "RTCSEL0",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "RTC clock source selection"
            },
            {
                "name": "LSEBYP",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "External low-speed oscillator\n              bypass"
            },
            {
                "name": "LSERDY",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "External low-speed oscillator\n              ready"
            },
            {
                "name": "LSEON",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "External low-speed oscillator\n              enable"
            }
        ]
    },
    "1073887348": {
        "name": "CSR",
        "address": 1073887348,
        "size": 32,
        "access": "",
        "desc": "clock control & status\n          register",
        "fields": [
            {
                "name": "LPWRRSTF",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Low-power reset flag"
            },
            {
                "name": "WWDGRSTF",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Window watchdog reset flag"
            },
            {
                "name": "WDGRSTF",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Independent watchdog reset\n              flag"
            },
            {
                "name": "SFTRSTF",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Software reset flag"
            },
            {
                "name": "PORRSTF",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "POR/PDR reset flag"
            },
            {
                "name": "PADRSTF",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "PIN reset flag"
            },
            {
                "name": "BORRSTF",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "BOR reset flag"
            },
            {
                "name": "RMVF",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Remove reset flag"
            },
            {
                "name": "LSIRDY",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Internal low-speed oscillator\n              ready"
            },
            {
                "name": "LSION",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Internal low-speed oscillator\n              enable"
            }
        ]
    },
    "1073887360": {
        "name": "SSCGR",
        "address": 1073887360,
        "size": 32,
        "access": "read-write",
        "desc": "spread spectrum clock generation\n          register",
        "fields": [
            {
                "name": "SSCGEN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Spread spectrum modulation\n              enable"
            },
            {
                "name": "SPREADSEL",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Spread Select"
            },
            {
                "name": "INCSTEP",
                "bitOffset": 13,
                "bitWidth": 15,
                "desc": "Incrementation step"
            },
            {
                "name": "MODPER",
                "bitOffset": 0,
                "bitWidth": 13,
                "desc": "Modulation period"
            }
        ]
    },
    "1073887372": {
        "name": "DCKCFGR",
        "address": 1073887372,
        "size": 32,
        "access": "read-write",
        "desc": "DCKCFGR register",
        "fields": [
            {
                "name": "TIMPRE",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "TIMPRE"
            },
            {
                "name": "I2SSRC",
                "bitOffset": 25,
                "bitWidth": 2,
                "desc": "I2SSRC"
            }
        ]
    },
    "1073887380": {
        "name": "DCKCFGR2",
        "address": 1073887380,
        "size": 32,
        "access": "read-write",
        "desc": "DCKCFGR2 register",
        "fields": [
            {
                "name": "I2C4SEL",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "I2C4SEL"
            },
            {
                "name": "LPTIM1SEL",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "LPTIM1SEL"
            }
        ]
    },
    "1073752064": {
        "name": "TR",
        "address": 1073752064,
        "size": 32,
        "access": "read-write",
        "desc": "time register",
        "fields": [
            {
                "name": "PM",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "AM/PM notation"
            },
            {
                "name": "HT",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Hour tens in BCD format"
            },
            {
                "name": "HU",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Hour units in BCD format"
            },
            {
                "name": "MNT",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "Minute tens in BCD format"
            },
            {
                "name": "MNU",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Minute units in BCD format"
            },
            {
                "name": "ST",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Second tens in BCD format"
            },
            {
                "name": "SU",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Second units in BCD format"
            }
        ]
    },
    "1073752068": {
        "name": "DR",
        "address": 1073752068,
        "size": 32,
        "access": "read-write",
        "desc": "date register",
        "fields": [
            {
                "name": "YT",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Year tens in BCD format"
            },
            {
                "name": "YU",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Year units in BCD format"
            },
            {
                "name": "WDU",
                "bitOffset": 13,
                "bitWidth": 3,
                "desc": "Week day units"
            },
            {
                "name": "MT",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Month tens in BCD format"
            },
            {
                "name": "MU",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Month units in BCD format"
            },
            {
                "name": "DT",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Date tens in BCD format"
            },
            {
                "name": "DU",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Date units in BCD format"
            }
        ]
    },
    "1073752072": {
        "name": "CR",
        "address": 1073752072,
        "size": 32,
        "access": "read-write",
        "desc": "control register",
        "fields": [
            {
                "name": "COE",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Calibration output enable"
            },
            {
                "name": "OSEL",
                "bitOffset": 21,
                "bitWidth": 2,
                "desc": "Output selection"
            },
            {
                "name": "POL",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Output polarity"
            },
            {
                "name": "COSEL",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Calibration Output\n              selection"
            },
            {
                "name": "BKP",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Backup"
            },
            {
                "name": "SUB1H",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Subtract 1 hour (winter time\n              change)"
            },
            {
                "name": "ADD1H",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Add 1 hour (summer time\n              change)"
            },
            {
                "name": "TSIE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Time-stamp interrupt\n              enable"
            },
            {
                "name": "WUTIE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Wakeup timer interrupt\n              enable"
            },
            {
                "name": "ALRBIE",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Alarm B interrupt enable"
            },
            {
                "name": "ALRAIE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Alarm A interrupt enable"
            },
            {
                "name": "TSE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Time stamp enable"
            },
            {
                "name": "WUTE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Wakeup timer enable"
            },
            {
                "name": "ALRBE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Alarm B enable"
            },
            {
                "name": "ALRAE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Alarm A enable"
            },
            {
                "name": "DCE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Coarse digital calibration\n              enable"
            },
            {
                "name": "FMT",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Hour format"
            },
            {
                "name": "BYPSHAD",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Bypass the shadow\n              registers"
            },
            {
                "name": "REFCKON",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Reference clock detection enable (50 or\n              60 Hz)"
            },
            {
                "name": "TSEDGE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Time-stamp event active\n              edge"
            },
            {
                "name": "WCKSEL",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Wakeup clock selection"
            }
        ]
    },
    "1073752076": {
        "name": "ISR",
        "address": 1073752076,
        "size": 32,
        "access": "",
        "desc": "initialization and status\n          register",
        "fields": [
            {
                "name": "ALRAWF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Alarm A write flag"
            },
            {
                "name": "ALRBWF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Alarm B write flag"
            },
            {
                "name": "WUTWF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Wakeup timer write flag"
            },
            {
                "name": "SHPF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Shift operation pending"
            },
            {
                "name": "INITS",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Initialization status flag"
            },
            {
                "name": "RSF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Registers synchronization\n              flag"
            },
            {
                "name": "INITF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Initialization flag"
            },
            {
                "name": "INIT",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Initialization mode"
            },
            {
                "name": "ALRAF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Alarm A flag"
            },
            {
                "name": "ALRBF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Alarm B flag"
            },
            {
                "name": "WUTF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Wakeup timer flag"
            },
            {
                "name": "TSF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Time-stamp flag"
            },
            {
                "name": "TSOVF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Time-stamp overflow flag"
            },
            {
                "name": "TAMP1F",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Tamper detection flag"
            },
            {
                "name": "TAMP2F",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "TAMPER2 detection flag"
            },
            {
                "name": "RECALPF",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Recalibration pending Flag"
            }
        ]
    },
    "1073752080": {
        "name": "PRER",
        "address": 1073752080,
        "size": 32,
        "access": "read-write",
        "desc": "prescaler register",
        "fields": [
            {
                "name": "PREDIV_A",
                "bitOffset": 16,
                "bitWidth": 7,
                "desc": "Asynchronous prescaler\n              factor"
            },
            {
                "name": "PREDIV_S",
                "bitOffset": 0,
                "bitWidth": 15,
                "desc": "Synchronous prescaler\n              factor"
            }
        ]
    },
    "1073752084": {
        "name": "WUTR",
        "address": 1073752084,
        "size": 32,
        "access": "read-write",
        "desc": "wakeup timer register",
        "fields": [
            {
                "name": "WUT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Wakeup auto-reload value\n              bits"
            }
        ]
    },
    "1073752088": {
        "name": "CALIBR",
        "address": 1073752088,
        "size": 32,
        "access": "read-write",
        "desc": "calibration register",
        "fields": [
            {
                "name": "DCS",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Digital calibration sign"
            },
            {
                "name": "DC",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Digital calibration"
            }
        ]
    },
    "1073752092": {
        "name": "ALRMAR",
        "address": 1073752092,
        "size": 32,
        "access": "read-write",
        "desc": "alarm A register",
        "fields": [
            {
                "name": "MSK4",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Alarm A date mask"
            },
            {
                "name": "WDSEL",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Week day selection"
            },
            {
                "name": "DT",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Date tens in BCD format"
            },
            {
                "name": "DU",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Date units or day in BCD\n              format"
            },
            {
                "name": "MSK3",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Alarm A hours mask"
            },
            {
                "name": "PM",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "AM/PM notation"
            },
            {
                "name": "HT",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Hour tens in BCD format"
            },
            {
                "name": "HU",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Hour units in BCD format"
            },
            {
                "name": "MSK2",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Alarm A minutes mask"
            },
            {
                "name": "MNT",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "Minute tens in BCD format"
            },
            {
                "name": "MNU",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Minute units in BCD format"
            },
            {
                "name": "MSK1",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Alarm A seconds mask"
            },
            {
                "name": "ST",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Second tens in BCD format"
            },
            {
                "name": "SU",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Second units in BCD format"
            }
        ]
    },
    "1073752096": {
        "name": "ALRMBR",
        "address": 1073752096,
        "size": 32,
        "access": "read-write",
        "desc": "alarm B register",
        "fields": [
            {
                "name": "MSK4",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Alarm B date mask"
            },
            {
                "name": "WDSEL",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Week day selection"
            },
            {
                "name": "DT",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Date tens in BCD format"
            },
            {
                "name": "DU",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Date units or day in BCD\n              format"
            },
            {
                "name": "MSK3",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Alarm B hours mask"
            },
            {
                "name": "PM",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "AM/PM notation"
            },
            {
                "name": "HT",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Hour tens in BCD format"
            },
            {
                "name": "HU",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Hour units in BCD format"
            },
            {
                "name": "MSK2",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Alarm B minutes mask"
            },
            {
                "name": "MNT",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "Minute tens in BCD format"
            },
            {
                "name": "MNU",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Minute units in BCD format"
            },
            {
                "name": "MSK1",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Alarm B seconds mask"
            },
            {
                "name": "ST",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Second tens in BCD format"
            },
            {
                "name": "SU",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Second units in BCD format"
            }
        ]
    },
    "1073752100": {
        "name": "WPR",
        "address": 1073752100,
        "size": 32,
        "access": "write-only",
        "desc": "write protection register",
        "fields": [
            {
                "name": "KEY",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Write protection key"
            }
        ]
    },
    "1073752104": {
        "name": "SSR",
        "address": 1073752104,
        "size": 32,
        "access": "read-only",
        "desc": "sub second register",
        "fields": [
            {
                "name": "SS",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Sub second value"
            }
        ]
    },
    "1073752108": {
        "name": "SHIFTR",
        "address": 1073752108,
        "size": 32,
        "access": "write-only",
        "desc": "shift control register",
        "fields": [
            {
                "name": "ADD1S",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Add one second"
            },
            {
                "name": "SUBFS",
                "bitOffset": 0,
                "bitWidth": 15,
                "desc": "Subtract a fraction of a\n              second"
            }
        ]
    },
    "1073752112": {
        "name": "TSTR",
        "address": 1073752112,
        "size": 32,
        "access": "read-only",
        "desc": "time stamp time register",
        "fields": [
            {
                "name": "PM",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "AM/PM notation"
            },
            {
                "name": "HT",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Hour tens in BCD format"
            },
            {
                "name": "HU",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Hour units in BCD format"
            },
            {
                "name": "MNT",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "Minute tens in BCD format"
            },
            {
                "name": "MNU",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Minute units in BCD format"
            },
            {
                "name": "ST",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Second tens in BCD format"
            },
            {
                "name": "SU",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Second units in BCD format"
            }
        ]
    },
    "1073752116": {
        "name": "TSDR",
        "address": 1073752116,
        "size": 32,
        "access": "read-only",
        "desc": "time stamp date register",
        "fields": [
            {
                "name": "WDU",
                "bitOffset": 13,
                "bitWidth": 3,
                "desc": "Week day units"
            },
            {
                "name": "MT",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Month tens in BCD format"
            },
            {
                "name": "MU",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Month units in BCD format"
            },
            {
                "name": "DT",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Date tens in BCD format"
            },
            {
                "name": "DU",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Date units in BCD format"
            }
        ]
    },
    "1073752120": {
        "name": "TSSSR",
        "address": 1073752120,
        "size": 32,
        "access": "read-only",
        "desc": "timestamp sub second register",
        "fields": [
            {
                "name": "SS",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Sub second value"
            }
        ]
    },
    "1073752124": {
        "name": "CALR",
        "address": 1073752124,
        "size": 32,
        "access": "read-write",
        "desc": "calibration register",
        "fields": [
            {
                "name": "CALP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Increase frequency of RTC by 488.5\n              ppm"
            },
            {
                "name": "CALW8",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Use an 8-second calibration cycle\n              period"
            },
            {
                "name": "CALW16",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Use a 16-second calibration cycle\n              period"
            },
            {
                "name": "CALM",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "Calibration minus"
            }
        ]
    },
    "1073752128": {
        "name": "TAFCR",
        "address": 1073752128,
        "size": 32,
        "access": "read-write",
        "desc": "tamper and alternate function configuration\n          register",
        "fields": [
            {
                "name": "ALARMOUTTYPE",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "AFO_ALARM output type"
            },
            {
                "name": "TSINSEL",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "TIMESTAMP mapping"
            },
            {
                "name": "TAMP1INSEL",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "TAMPER1 mapping"
            },
            {
                "name": "TAMPPUDIS",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "TAMPER pull-up disable"
            },
            {
                "name": "TAMPPRCH",
                "bitOffset": 13,
                "bitWidth": 2,
                "desc": "Tamper precharge duration"
            },
            {
                "name": "TAMPFLT",
                "bitOffset": 11,
                "bitWidth": 2,
                "desc": "Tamper filter count"
            },
            {
                "name": "TAMPFREQ",
                "bitOffset": 8,
                "bitWidth": 3,
                "desc": "Tamper sampling frequency"
            },
            {
                "name": "TAMPTS",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Activate timestamp on tamper detection\n              event"
            },
            {
                "name": "TAMP2TRG",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Active level for tamper 2"
            },
            {
                "name": "TAMP2E",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Tamper 2 detection enable"
            },
            {
                "name": "TAMPIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Tamper interrupt enable"
            },
            {
                "name": "TAMP1TRG",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Active level for tamper 1"
            },
            {
                "name": "TAMP1E",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Tamper 1 detection enable"
            }
        ]
    },
    "1073752132": {
        "name": "ALRMASSR",
        "address": 1073752132,
        "size": 32,
        "access": "read-write",
        "desc": "alarm A sub second register",
        "fields": [
            {
                "name": "MASKSS",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Mask the most-significant bits starting\n              at this bit"
            },
            {
                "name": "SS",
                "bitOffset": 0,
                "bitWidth": 15,
                "desc": "Sub seconds value"
            }
        ]
    },
    "1073752136": {
        "name": "ALRMBSSR",
        "address": 1073752136,
        "size": 32,
        "access": "read-write",
        "desc": "alarm B sub second register",
        "fields": [
            {
                "name": "MASKSS",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Mask the most-significant bits starting\n              at this bit"
            },
            {
                "name": "SS",
                "bitOffset": 0,
                "bitWidth": 15,
                "desc": "Sub seconds value"
            }
        ]
    },
    "1073752144": {
        "name": "BKP0R",
        "address": 1073752144,
        "size": 32,
        "access": "read-write",
        "desc": "backup register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "BKP"
            }
        ]
    },
    "1073752148": {
        "name": "BKP1R",
        "address": 1073752148,
        "size": 32,
        "access": "read-write",
        "desc": "backup register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "BKP"
            }
        ]
    },
    "1073752152": {
        "name": "BKP2R",
        "address": 1073752152,
        "size": 32,
        "access": "read-write",
        "desc": "backup register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "BKP"
            }
        ]
    },
    "1073752156": {
        "name": "BKP3R",
        "address": 1073752156,
        "size": 32,
        "access": "read-write",
        "desc": "backup register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "BKP"
            }
        ]
    },
    "1073752160": {
        "name": "BKP4R",
        "address": 1073752160,
        "size": 32,
        "access": "read-write",
        "desc": "backup register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "BKP"
            }
        ]
    },
    "1073752164": {
        "name": "BKP5R",
        "address": 1073752164,
        "size": 32,
        "access": "read-write",
        "desc": "backup register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "BKP"
            }
        ]
    },
    "1073752168": {
        "name": "BKP6R",
        "address": 1073752168,
        "size": 32,
        "access": "read-write",
        "desc": "backup register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "BKP"
            }
        ]
    },
    "1073752172": {
        "name": "BKP7R",
        "address": 1073752172,
        "size": 32,
        "access": "read-write",
        "desc": "backup register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "BKP"
            }
        ]
    },
    "1073752176": {
        "name": "BKP8R",
        "address": 1073752176,
        "size": 32,
        "access": "read-write",
        "desc": "backup register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "BKP"
            }
        ]
    },
    "1073752180": {
        "name": "BKP9R",
        "address": 1073752180,
        "size": 32,
        "access": "read-write",
        "desc": "backup register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "BKP"
            }
        ]
    },
    "1073752184": {
        "name": "BKP10R",
        "address": 1073752184,
        "size": 32,
        "access": "read-write",
        "desc": "backup register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "BKP"
            }
        ]
    },
    "1073752188": {
        "name": "BKP11R",
        "address": 1073752188,
        "size": 32,
        "access": "read-write",
        "desc": "backup register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "BKP"
            }
        ]
    },
    "1073752192": {
        "name": "BKP12R",
        "address": 1073752192,
        "size": 32,
        "access": "read-write",
        "desc": "backup register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "BKP"
            }
        ]
    },
    "1073752196": {
        "name": "BKP13R",
        "address": 1073752196,
        "size": 32,
        "access": "read-write",
        "desc": "backup register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "BKP"
            }
        ]
    },
    "1073752200": {
        "name": "BKP14R",
        "address": 1073752200,
        "size": 32,
        "access": "read-write",
        "desc": "backup register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "BKP"
            }
        ]
    },
    "1073752204": {
        "name": "BKP15R",
        "address": 1073752204,
        "size": 32,
        "access": "read-write",
        "desc": "backup register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "BKP"
            }
        ]
    },
    "1073752208": {
        "name": "BKP16R",
        "address": 1073752208,
        "size": 32,
        "access": "read-write",
        "desc": "backup register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "BKP"
            }
        ]
    },
    "1073752212": {
        "name": "BKP17R",
        "address": 1073752212,
        "size": 32,
        "access": "read-write",
        "desc": "backup register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "BKP"
            }
        ]
    },
    "1073752216": {
        "name": "BKP18R",
        "address": 1073752216,
        "size": 32,
        "access": "read-write",
        "desc": "backup register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "BKP"
            }
        ]
    },
    "1073752220": {
        "name": "BKP19R",
        "address": 1073752220,
        "size": 32,
        "access": "read-write",
        "desc": "backup register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "BKP"
            }
        ]
    },
    "1073821696": {
        "name": "MEMRM",
        "address": 1073821696,
        "size": 32,
        "access": "read-write",
        "desc": "memory remap register",
        "fields": [
            {
                "name": "MEM_MODE",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "MEM_MODE"
            }
        ]
    },
    "1073821700": {
        "name": "PMC",
        "address": 1073821700,
        "size": 32,
        "access": "read-write",
        "desc": "peripheral mode configuration\n          register",
        "fields": [
            {
                "name": "ADC1DC2",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "ADC1DC2"
            }
        ]
    },
    "1073821704": {
        "name": "EXTICR1",
        "address": 1073821704,
        "size": 32,
        "access": "read-write",
        "desc": "external interrupt configuration register\n          1",
        "fields": [
            {
                "name": "EXTI3",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "EXTI x configuration (x = 0 to\n              3)"
            },
            {
                "name": "EXTI2",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "EXTI x configuration (x = 0 to\n              3)"
            },
            {
                "name": "EXTI1",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "EXTI x configuration (x = 0 to\n              3)"
            },
            {
                "name": "EXTI0",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "EXTI x configuration (x = 0 to\n              3)"
            }
        ]
    },
    "1073821708": {
        "name": "EXTICR2",
        "address": 1073821708,
        "size": 32,
        "access": "read-write",
        "desc": "external interrupt configuration register\n          2",
        "fields": [
            {
                "name": "EXTI7",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "EXTI x configuration (x = 4 to\n              7)"
            },
            {
                "name": "EXTI6",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "EXTI x configuration (x = 4 to\n              7)"
            },
            {
                "name": "EXTI5",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "EXTI x configuration (x = 4 to\n              7)"
            },
            {
                "name": "EXTI4",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "EXTI x configuration (x = 4 to\n              7)"
            }
        ]
    },
    "1073821712": {
        "name": "EXTICR3",
        "address": 1073821712,
        "size": 32,
        "access": "read-write",
        "desc": "external interrupt configuration register\n          3",
        "fields": [
            {
                "name": "EXTI11",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "EXTI x configuration (x = 8 to\n              11)"
            },
            {
                "name": "EXTI10",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "EXTI10"
            },
            {
                "name": "EXTI9",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "EXTI x configuration (x = 8 to\n              11)"
            },
            {
                "name": "EXTI8",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "EXTI x configuration (x = 8 to\n              11)"
            }
        ]
    },
    "1073821716": {
        "name": "EXTICR4",
        "address": 1073821716,
        "size": 32,
        "access": "read-write",
        "desc": "external interrupt configuration register\n          4",
        "fields": [
            {
                "name": "EXTI15",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "EXTI x configuration (x = 12 to\n              15)"
            },
            {
                "name": "EXTI14",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "EXTI x configuration (x = 12 to\n              15)"
            },
            {
                "name": "EXTI13",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "EXTI x configuration (x = 12 to\n              15)"
            },
            {
                "name": "EXTI12",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "EXTI x configuration (x = 12 to\n              15)"
            }
        ]
    },
    "1073821728": {
        "name": "CMPCR",
        "address": 1073821728,
        "size": 32,
        "access": "read-only",
        "desc": "Compensation cell control\n          register",
        "fields": [
            {
                "name": "READY",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "READY"
            },
            {
                "name": "CMP_PD",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Compensation cell\n              power-down"
            }
        ]
    },
    "1073821740": {
        "name": "CFGR",
        "address": 1073821740,
        "size": 32,
        "access": "read-write",
        "desc": "Configuration register",
        "fields": [
            {
                "name": "FMPI2C1_SCL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "FMPI2C1_SCL"
            },
            {
                "name": "FMPI2C1_SDA",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "FMPI2C1_SDA"
            }
        ]
    },
    "1073807360": {
        "name": "CR1",
        "address": 1073807360,
        "size": 32,
        "access": "read-write",
        "desc": "control register 1",
        "fields": [
            {
                "name": "CKD",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Clock division"
            },
            {
                "name": "ARPE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Auto-reload preload enable"
            },
            {
                "name": "CMS",
                "bitOffset": 5,
                "bitWidth": 2,
                "desc": "Center-aligned mode\n              selection"
            },
            {
                "name": "DIR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Direction"
            },
            {
                "name": "OPM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "One-pulse mode"
            },
            {
                "name": "URS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Update request source"
            },
            {
                "name": "UDIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Update disable"
            },
            {
                "name": "CEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Counter enable"
            }
        ]
    },
    "1073807364": {
        "name": "CR2",
        "address": 1073807364,
        "size": 32,
        "access": "read-write",
        "desc": "control register 2",
        "fields": [
            {
                "name": "OIS4",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Output Idle state 4"
            },
            {
                "name": "OIS3N",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Output Idle state 3"
            },
            {
                "name": "OIS3",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Output Idle state 3"
            },
            {
                "name": "OIS2N",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Output Idle state 2"
            },
            {
                "name": "OIS2",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Output Idle state 2"
            },
            {
                "name": "OIS1N",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Output Idle state 1"
            },
            {
                "name": "OIS1",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Output Idle state 1"
            },
            {
                "name": "TI1S",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "TI1 selection"
            },
            {
                "name": "MMS",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Master mode selection"
            },
            {
                "name": "CCDS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/compare DMA\n              selection"
            },
            {
                "name": "CCUS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/compare control update\n              selection"
            },
            {
                "name": "CCPC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture/compare preloaded\n              control"
            }
        ]
    },
    "1073807368": {
        "name": "SMCR",
        "address": 1073807368,
        "size": 32,
        "access": "read-write",
        "desc": "slave mode control register",
        "fields": [
            {
                "name": "ETP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "External trigger polarity"
            },
            {
                "name": "ECE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "External clock enable"
            },
            {
                "name": "ETPS",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "External trigger prescaler"
            },
            {
                "name": "ETF",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "External trigger filter"
            },
            {
                "name": "MSM",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Master/Slave mode"
            },
            {
                "name": "TS",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Trigger selection"
            },
            {
                "name": "SMS",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Slave mode selection"
            }
        ]
    },
    "1073807372": {
        "name": "DIER",
        "address": 1073807372,
        "size": 32,
        "access": "read-write",
        "desc": "DMA/Interrupt enable register",
        "fields": [
            {
                "name": "TDE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Trigger DMA request enable"
            },
            {
                "name": "COMDE",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "COM DMA request enable"
            },
            {
                "name": "CC4DE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 DMA request\n              enable"
            },
            {
                "name": "CC3DE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 DMA request\n              enable"
            },
            {
                "name": "CC2DE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 DMA request\n              enable"
            },
            {
                "name": "CC1DE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 DMA request\n              enable"
            },
            {
                "name": "UDE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Update DMA request enable"
            },
            {
                "name": "BIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Break interrupt enable"
            },
            {
                "name": "TIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger interrupt enable"
            },
            {
                "name": "COMIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "COM interrupt enable"
            },
            {
                "name": "CC4IE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 interrupt\n              enable"
            },
            {
                "name": "CC3IE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 interrupt\n              enable"
            },
            {
                "name": "CC2IE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 interrupt\n              enable"
            },
            {
                "name": "CC1IE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 interrupt\n              enable"
            },
            {
                "name": "UIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt enable"
            }
        ]
    },
    "1073807376": {
        "name": "SR",
        "address": 1073807376,
        "size": 32,
        "access": "read-write",
        "desc": "status register",
        "fields": [
            {
                "name": "CC4OF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 overcapture\n              flag"
            },
            {
                "name": "CC3OF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 overcapture\n              flag"
            },
            {
                "name": "CC2OF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Capture/compare 2 overcapture\n              flag"
            },
            {
                "name": "CC1OF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 overcapture\n              flag"
            },
            {
                "name": "BIF",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Break interrupt flag"
            },
            {
                "name": "TIF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger interrupt flag"
            },
            {
                "name": "COMIF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "COM interrupt flag"
            },
            {
                "name": "CC4IF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 interrupt\n              flag"
            },
            {
                "name": "CC3IF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 interrupt\n              flag"
            },
            {
                "name": "CC2IF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 interrupt\n              flag"
            },
            {
                "name": "CC1IF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/compare 1 interrupt\n              flag"
            },
            {
                "name": "UIF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt flag"
            }
        ]
    },
    "1073807380": {
        "name": "EGR",
        "address": 1073807380,
        "size": 32,
        "access": "write-only",
        "desc": "event generation register",
        "fields": [
            {
                "name": "BG",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Break generation"
            },
            {
                "name": "TG",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger generation"
            },
            {
                "name": "COMG",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Capture/Compare control update\n              generation"
            },
            {
                "name": "CC4G",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/compare 4\n              generation"
            },
            {
                "name": "CC3G",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/compare 3\n              generation"
            },
            {
                "name": "CC2G",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/compare 2\n              generation"
            },
            {
                "name": "CC1G",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/compare 1\n              generation"
            },
            {
                "name": "UG",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update generation"
            }
        ]
    },
    "1073807384": {
        "name": "CCMR1_Output",
        "address": 1073807384,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare mode register 1 (output\n          mode)",
        "fields": [
            {
                "name": "OC2CE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Output Compare 2 clear\n              enable"
            },
            {
                "name": "OC2M",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "Output Compare 2 mode"
            },
            {
                "name": "OC2PE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Output Compare 2 preload\n              enable"
            },
            {
                "name": "OC2FE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Output Compare 2 fast\n              enable"
            },
            {
                "name": "CC2S",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Capture/Compare 2\n              selection"
            },
            {
                "name": "OC1CE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Output Compare 1 clear\n              enable"
            },
            {
                "name": "OC1M",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Output Compare 1 mode"
            },
            {
                "name": "OC1PE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Output Compare 1 preload\n              enable"
            },
            {
                "name": "OC1FE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Output Compare 1 fast\n              enable"
            },
            {
                "name": "CC1S",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Capture/Compare 1\n              selection"
            }
        ]
    },
    "1073807388": {
        "name": "CCMR2_Output",
        "address": 1073807388,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare mode register 2 (output\n          mode)",
        "fields": [
            {
                "name": "OC4CE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Output compare 4 clear\n              enable"
            },
            {
                "name": "OC4M",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "Output compare 4 mode"
            },
            {
                "name": "OC4PE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Output compare 4 preload\n              enable"
            },
            {
                "name": "OC4FE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Output compare 4 fast\n              enable"
            },
            {
                "name": "CC4S",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Capture/Compare 4\n              selection"
            },
            {
                "name": "OC3CE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Output compare 3 clear\n              enable"
            },
            {
                "name": "OC3M",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Output compare 3 mode"
            },
            {
                "name": "OC3PE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Output compare 3 preload\n              enable"
            },
            {
                "name": "OC3FE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Output compare 3 fast\n              enable"
            },
            {
                "name": "CC3S",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Capture/Compare 3\n              selection"
            }
        ]
    },
    "1073807392": {
        "name": "CCER",
        "address": 1073807392,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare enable\n          register",
        "fields": [
            {
                "name": "CC4P",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 output\n              Polarity"
            },
            {
                "name": "CC4E",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 output\n              enable"
            },
            {
                "name": "CC3NP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 output\n              Polarity"
            },
            {
                "name": "CC3NE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 complementary output\n              enable"
            },
            {
                "name": "CC3P",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 output\n              Polarity"
            },
            {
                "name": "CC3E",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 output\n              enable"
            },
            {
                "name": "CC2NP",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 output\n              Polarity"
            },
            {
                "name": "CC2NE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 complementary output\n              enable"
            },
            {
                "name": "CC2P",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 output\n              Polarity"
            },
            {
                "name": "CC2E",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 output\n              enable"
            },
            {
                "name": "CC1NP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output\n              Polarity"
            },
            {
                "name": "CC1NE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 complementary output\n              enable"
            },
            {
                "name": "CC1P",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output\n              Polarity"
            },
            {
                "name": "CC1E",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output\n              enable"
            }
        ]
    },
    "1073807396": {
        "name": "CNT",
        "address": 1073807396,
        "size": 32,
        "access": "read-write",
        "desc": "counter",
        "fields": [
            {
                "name": "CNT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "counter value"
            }
        ]
    },
    "1073807400": {
        "name": "PSC",
        "address": 1073807400,
        "size": 32,
        "access": "read-write",
        "desc": "prescaler",
        "fields": [
            {
                "name": "PSC",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Prescaler value"
            }
        ]
    },
    "1073807404": {
        "name": "ARR",
        "address": 1073807404,
        "size": 32,
        "access": "read-write",
        "desc": "auto-reload register",
        "fields": [
            {
                "name": "ARR",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Auto-reload value"
            }
        ]
    },
    "1073807412": {
        "name": "CCR1",
        "address": 1073807412,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare register 1",
        "fields": [
            {
                "name": "CCR1",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Capture/Compare 1 value"
            }
        ]
    },
    "1073807416": {
        "name": "CCR2",
        "address": 1073807416,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare register 2",
        "fields": [
            {
                "name": "CCR2",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Capture/Compare 2 value"
            }
        ]
    },
    "1073807420": {
        "name": "CCR3",
        "address": 1073807420,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare register 3",
        "fields": [
            {
                "name": "CCR3",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Capture/Compare value"
            }
        ]
    },
    "1073807424": {
        "name": "CCR4",
        "address": 1073807424,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare register 4",
        "fields": [
            {
                "name": "CCR4",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Capture/Compare value"
            }
        ]
    },
    "1073807432": {
        "name": "DCR",
        "address": 1073807432,
        "size": 32,
        "access": "read-write",
        "desc": "DMA control register",
        "fields": [
            {
                "name": "DBL",
                "bitOffset": 8,
                "bitWidth": 5,
                "desc": "DMA burst length"
            },
            {
                "name": "DBA",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "DMA base address"
            }
        ]
    },
    "1073807436": {
        "name": "DMAR",
        "address": 1073807436,
        "size": 32,
        "access": "read-write",
        "desc": "DMA address for full transfer",
        "fields": [
            {
                "name": "DMAB",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "DMA register for burst\n              accesses"
            }
        ]
    },
    "1073807408": {
        "name": "RCR",
        "address": 1073807408,
        "size": 32,
        "access": "read-write",
        "desc": "repetition counter register",
        "fields": [
            {
                "name": "REP",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Repetition counter value"
            }
        ]
    },
    "1073807428": {
        "name": "BDTR",
        "address": 1073807428,
        "size": 32,
        "access": "read-write",
        "desc": "break and dead-time register",
        "fields": [
            {
                "name": "MOE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Main output enable"
            },
            {
                "name": "AOE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Automatic output enable"
            },
            {
                "name": "BKP",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Break polarity"
            },
            {
                "name": "BKE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Break enable"
            },
            {
                "name": "OSSR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Off-state selection for Run\n              mode"
            },
            {
                "name": "OSSI",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Off-state selection for Idle\n              mode"
            },
            {
                "name": "LOCK",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Lock configuration"
            },
            {
                "name": "DTG",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Dead-time generator setup"
            }
        ]
    },
    "1073825792": {
        "name": "CR1",
        "address": 1073825792,
        "size": 32,
        "access": "read-write",
        "desc": "control register 1",
        "fields": [
            {
                "name": "CKD",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Clock division"
            },
            {
                "name": "ARPE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Auto-reload preload enable"
            },
            {
                "name": "URS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Update request source"
            },
            {
                "name": "UDIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Update disable"
            },
            {
                "name": "CEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Counter enable"
            }
        ]
    },
    "1073825804": {
        "name": "DIER",
        "address": 1073825804,
        "size": 32,
        "access": "read-write",
        "desc": "DMA/Interrupt enable register",
        "fields": [
            {
                "name": "CC1IE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 interrupt\n              enable"
            },
            {
                "name": "UIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt enable"
            }
        ]
    },
    "1073825808": {
        "name": "SR",
        "address": 1073825808,
        "size": 32,
        "access": "read-write",
        "desc": "status register",
        "fields": [
            {
                "name": "CC1OF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 overcapture\n              flag"
            },
            {
                "name": "CC1IF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/compare 1 interrupt\n              flag"
            },
            {
                "name": "UIF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt flag"
            }
        ]
    },
    "1073825812": {
        "name": "EGR",
        "address": 1073825812,
        "size": 32,
        "access": "write-only",
        "desc": "event generation register",
        "fields": [
            {
                "name": "CC1G",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/compare 1\n              generation"
            },
            {
                "name": "UG",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update generation"
            }
        ]
    },
    "1073825816": {
        "name": "CCMR1_Output",
        "address": 1073825816,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare mode register 1 (output\n          mode)",
        "fields": [
            {
                "name": "OC1M",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Output Compare 1 mode"
            },
            {
                "name": "OC1PE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Output Compare 1 preload\n              enable"
            },
            {
                "name": "OC1FE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Output Compare 1 fast\n              enable"
            },
            {
                "name": "CC1S",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Capture/Compare 1\n              selection"
            }
        ]
    },
    "1073825824": {
        "name": "CCER",
        "address": 1073825824,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare enable\n          register",
        "fields": [
            {
                "name": "CC1NP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output\n              Polarity"
            },
            {
                "name": "CC1P",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output\n              Polarity"
            },
            {
                "name": "CC1E",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output\n              enable"
            }
        ]
    },
    "1073825828": {
        "name": "CNT",
        "address": 1073825828,
        "size": 32,
        "access": "read-write",
        "desc": "counter",
        "fields": [
            {
                "name": "CNT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "counter value"
            }
        ]
    },
    "1073825832": {
        "name": "PSC",
        "address": 1073825832,
        "size": 32,
        "access": "read-write",
        "desc": "prescaler",
        "fields": [
            {
                "name": "PSC",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Prescaler value"
            }
        ]
    },
    "1073825836": {
        "name": "ARR",
        "address": 1073825836,
        "size": 32,
        "access": "read-write",
        "desc": "auto-reload register",
        "fields": [
            {
                "name": "ARR",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Auto-reload value"
            }
        ]
    },
    "1073825844": {
        "name": "CCR1",
        "address": 1073825844,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare register 1",
        "fields": [
            {
                "name": "CCR1",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Capture/Compare 1 value"
            }
        ]
    },
    "1073825872": {
        "name": "OR",
        "address": 1073825872,
        "size": 32,
        "access": "read-write",
        "desc": "option register",
        "fields": [
            {
                "name": "RMP",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Input 1 remapping\n              capability"
            }
        ]
    },
    "1073744896": {
        "name": "CR1",
        "address": 1073744896,
        "size": 32,
        "access": "read-write",
        "desc": "control register 1",
        "fields": [
            {
                "name": "CKD",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Clock division"
            },
            {
                "name": "ARPE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Auto-reload preload enable"
            },
            {
                "name": "CMS",
                "bitOffset": 5,
                "bitWidth": 2,
                "desc": "Center-aligned mode\n              selection"
            },
            {
                "name": "DIR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Direction"
            },
            {
                "name": "OPM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "One-pulse mode"
            },
            {
                "name": "URS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Update request source"
            },
            {
                "name": "UDIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Update disable"
            },
            {
                "name": "CEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Counter enable"
            }
        ]
    },
    "1073744900": {
        "name": "CR2",
        "address": 1073744900,
        "size": 32,
        "access": "read-write",
        "desc": "control register 2",
        "fields": [
            {
                "name": "TI1S",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "TI1 selection"
            },
            {
                "name": "MMS",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Master mode selection"
            },
            {
                "name": "CCDS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/compare DMA\n              selection"
            }
        ]
    },
    "1073744904": {
        "name": "SMCR",
        "address": 1073744904,
        "size": 32,
        "access": "read-write",
        "desc": "slave mode control register",
        "fields": [
            {
                "name": "ETP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "External trigger polarity"
            },
            {
                "name": "ECE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "External clock enable"
            },
            {
                "name": "ETPS",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "External trigger prescaler"
            },
            {
                "name": "ETF",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "External trigger filter"
            },
            {
                "name": "MSM",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Master/Slave mode"
            },
            {
                "name": "TS",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Trigger selection"
            },
            {
                "name": "SMS",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Slave mode selection"
            }
        ]
    },
    "1073744908": {
        "name": "DIER",
        "address": 1073744908,
        "size": 32,
        "access": "read-write",
        "desc": "DMA/Interrupt enable register",
        "fields": [
            {
                "name": "TDE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Trigger DMA request enable"
            },
            {
                "name": "CC4DE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 DMA request\n              enable"
            },
            {
                "name": "CC3DE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 DMA request\n              enable"
            },
            {
                "name": "CC2DE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 DMA request\n              enable"
            },
            {
                "name": "CC1DE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 DMA request\n              enable"
            },
            {
                "name": "UDE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Update DMA request enable"
            },
            {
                "name": "TIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger interrupt enable"
            },
            {
                "name": "CC4IE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 interrupt\n              enable"
            },
            {
                "name": "CC3IE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 interrupt\n              enable"
            },
            {
                "name": "CC2IE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 interrupt\n              enable"
            },
            {
                "name": "CC1IE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 interrupt\n              enable"
            },
            {
                "name": "UIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt enable"
            }
        ]
    },
    "1073744912": {
        "name": "SR",
        "address": 1073744912,
        "size": 32,
        "access": "read-write",
        "desc": "status register",
        "fields": [
            {
                "name": "CC4OF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 overcapture\n              flag"
            },
            {
                "name": "CC3OF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 overcapture\n              flag"
            },
            {
                "name": "CC2OF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Capture/compare 2 overcapture\n              flag"
            },
            {
                "name": "CC1OF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 overcapture\n              flag"
            },
            {
                "name": "TIF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger interrupt flag"
            },
            {
                "name": "CC4IF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 interrupt\n              flag"
            },
            {
                "name": "CC3IF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 interrupt\n              flag"
            },
            {
                "name": "CC2IF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 interrupt\n              flag"
            },
            {
                "name": "CC1IF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/compare 1 interrupt\n              flag"
            },
            {
                "name": "UIF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt flag"
            }
        ]
    },
    "1073744916": {
        "name": "EGR",
        "address": 1073744916,
        "size": 32,
        "access": "write-only",
        "desc": "event generation register",
        "fields": [
            {
                "name": "TG",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger generation"
            },
            {
                "name": "CC4G",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/compare 4\n              generation"
            },
            {
                "name": "CC3G",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/compare 3\n              generation"
            },
            {
                "name": "CC2G",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/compare 2\n              generation"
            },
            {
                "name": "CC1G",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/compare 1\n              generation"
            },
            {
                "name": "UG",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update generation"
            }
        ]
    },
    "1073744920": {
        "name": "CCMR1_Output",
        "address": 1073744920,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare mode register 1 (output\n          mode)",
        "fields": [
            {
                "name": "OC2CE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "OC2CE"
            },
            {
                "name": "OC2M",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "OC2M"
            },
            {
                "name": "OC2PE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "OC2PE"
            },
            {
                "name": "OC2FE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "OC2FE"
            },
            {
                "name": "CC2S",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "CC2S"
            },
            {
                "name": "OC1CE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "OC1CE"
            },
            {
                "name": "OC1M",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "OC1M"
            },
            {
                "name": "OC1PE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "OC1PE"
            },
            {
                "name": "OC1FE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "OC1FE"
            },
            {
                "name": "CC1S",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "CC1S"
            }
        ]
    },
    "1073744924": {
        "name": "CCMR2_Output",
        "address": 1073744924,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare mode register 2 (output\n          mode)",
        "fields": [
            {
                "name": "OC4CE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "OC4CE"
            },
            {
                "name": "OC4M",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "OC4M"
            },
            {
                "name": "OC4PE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "OC4PE"
            },
            {
                "name": "OC4FE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "OC4FE"
            },
            {
                "name": "CC4S",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "CC4S"
            },
            {
                "name": "OC3CE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "OC3CE"
            },
            {
                "name": "OC3M",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "OC3M"
            },
            {
                "name": "OC3PE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "OC3PE"
            },
            {
                "name": "OC3FE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "OC3FE"
            },
            {
                "name": "CC3S",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "CC3S"
            }
        ]
    },
    "1073744928": {
        "name": "CCER",
        "address": 1073744928,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare enable\n          register",
        "fields": [
            {
                "name": "CC4NP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 output\n              Polarity"
            },
            {
                "name": "CC4P",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 output\n              Polarity"
            },
            {
                "name": "CC4E",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 output\n              enable"
            },
            {
                "name": "CC3NP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 output\n              Polarity"
            },
            {
                "name": "CC3P",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 output\n              Polarity"
            },
            {
                "name": "CC3E",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 output\n              enable"
            },
            {
                "name": "CC2NP",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 output\n              Polarity"
            },
            {
                "name": "CC2P",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 output\n              Polarity"
            },
            {
                "name": "CC2E",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 output\n              enable"
            },
            {
                "name": "CC1NP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output\n              Polarity"
            },
            {
                "name": "CC1P",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output\n              Polarity"
            },
            {
                "name": "CC1E",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output\n              enable"
            }
        ]
    },
    "1073744932": {
        "name": "CNT",
        "address": 1073744932,
        "size": 32,
        "access": "read-write",
        "desc": "counter",
        "fields": [
            {
                "name": "CNT_H",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "High counter value"
            },
            {
                "name": "CNT_L",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Low counter value"
            }
        ]
    },
    "1073744936": {
        "name": "PSC",
        "address": 1073744936,
        "size": 32,
        "access": "read-write",
        "desc": "prescaler",
        "fields": [
            {
                "name": "PSC",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Prescaler value"
            }
        ]
    },
    "1073744940": {
        "name": "ARR",
        "address": 1073744940,
        "size": 32,
        "access": "read-write",
        "desc": "auto-reload register",
        "fields": [
            {
                "name": "ARR_H",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "High Auto-reload value"
            },
            {
                "name": "ARR_L",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Low Auto-reload value"
            }
        ]
    },
    "1073744948": {
        "name": "CCR1",
        "address": 1073744948,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare register 1",
        "fields": [
            {
                "name": "CCR1_H",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "High Capture/Compare 1\n              value"
            },
            {
                "name": "CCR1_L",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Low Capture/Compare 1\n              value"
            }
        ]
    },
    "1073744952": {
        "name": "CCR2",
        "address": 1073744952,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare register 2",
        "fields": [
            {
                "name": "CCR2_H",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "High Capture/Compare 2\n              value"
            },
            {
                "name": "CCR2_L",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Low Capture/Compare 2\n              value"
            }
        ]
    },
    "1073744956": {
        "name": "CCR3",
        "address": 1073744956,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare register 3",
        "fields": [
            {
                "name": "CCR3_H",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "High Capture/Compare value"
            },
            {
                "name": "CCR3_L",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Low Capture/Compare value"
            }
        ]
    },
    "1073744960": {
        "name": "CCR4",
        "address": 1073744960,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare register 4",
        "fields": [
            {
                "name": "CCR4_H",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "High Capture/Compare value"
            },
            {
                "name": "CCR4_L",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Low Capture/Compare value"
            }
        ]
    },
    "1073744968": {
        "name": "DCR",
        "address": 1073744968,
        "size": 32,
        "access": "read-write",
        "desc": "DMA control register",
        "fields": [
            {
                "name": "DBL",
                "bitOffset": 8,
                "bitWidth": 5,
                "desc": "DMA burst length"
            },
            {
                "name": "DBA",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "DMA base address"
            }
        ]
    },
    "1073744972": {
        "name": "DMAR",
        "address": 1073744972,
        "size": 32,
        "access": "read-write",
        "desc": "DMA address for full transfer",
        "fields": [
            {
                "name": "DMAB",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "DMA register for burst\n              accesses"
            }
        ]
    },
    "1073744976": {
        "name": "OR",
        "address": 1073744976,
        "size": 32,
        "access": "read-write",
        "desc": "TIM5 option register",
        "fields": [
            {
                "name": "IT4_RMP",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Timer Input 4 remap"
            }
        ]
    },
    "1073823744": {
        "name": "CR1",
        "address": 1073823744,
        "size": 32,
        "access": "read-write",
        "desc": "control register 1",
        "fields": [
            {
                "name": "CKD",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Clock division"
            },
            {
                "name": "ARPE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Auto-reload preload enable"
            },
            {
                "name": "OPM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "One-pulse mode"
            },
            {
                "name": "URS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Update request source"
            },
            {
                "name": "UDIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Update disable"
            },
            {
                "name": "CEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Counter enable"
            }
        ]
    },
    "1073823748": {
        "name": "CR2",
        "address": 1073823748,
        "size": 32,
        "access": "read-write",
        "desc": "control register 2",
        "fields": [
            {
                "name": "MMS",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Master mode selection"
            }
        ]
    },
    "1073823752": {
        "name": "SMCR",
        "address": 1073823752,
        "size": 32,
        "access": "read-write",
        "desc": "slave mode control register",
        "fields": [
            {
                "name": "MSM",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Master/Slave mode"
            },
            {
                "name": "TS",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Trigger selection"
            },
            {
                "name": "SMS",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Slave mode selection"
            }
        ]
    },
    "1073823756": {
        "name": "DIER",
        "address": 1073823756,
        "size": 32,
        "access": "read-write",
        "desc": "DMA/Interrupt enable register",
        "fields": [
            {
                "name": "TIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger interrupt enable"
            },
            {
                "name": "CC2IE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 interrupt\n              enable"
            },
            {
                "name": "CC1IE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 interrupt\n              enable"
            },
            {
                "name": "UIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt enable"
            }
        ]
    },
    "1073823760": {
        "name": "SR",
        "address": 1073823760,
        "size": 32,
        "access": "read-write",
        "desc": "status register",
        "fields": [
            {
                "name": "CC2OF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Capture/compare 2 overcapture\n              flag"
            },
            {
                "name": "CC1OF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 overcapture\n              flag"
            },
            {
                "name": "TIF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger interrupt flag"
            },
            {
                "name": "CC2IF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 interrupt\n              flag"
            },
            {
                "name": "CC1IF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/compare 1 interrupt\n              flag"
            },
            {
                "name": "UIF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt flag"
            }
        ]
    },
    "1073823764": {
        "name": "EGR",
        "address": 1073823764,
        "size": 32,
        "access": "write-only",
        "desc": "event generation register",
        "fields": [
            {
                "name": "TG",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger generation"
            },
            {
                "name": "CC2G",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/compare 2\n              generation"
            },
            {
                "name": "CC1G",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/compare 1\n              generation"
            },
            {
                "name": "UG",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update generation"
            }
        ]
    },
    "1073823768": {
        "name": "CCMR1_Output",
        "address": 1073823768,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare mode register 1 (output\n          mode)",
        "fields": [
            {
                "name": "OC2M",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "Output Compare 2 mode"
            },
            {
                "name": "OC2PE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Output Compare 2 preload\n              enable"
            },
            {
                "name": "OC2FE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Output Compare 2 fast\n              enable"
            },
            {
                "name": "CC2S",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Capture/Compare 2\n              selection"
            },
            {
                "name": "OC1M",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Output Compare 1 mode"
            },
            {
                "name": "OC1PE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Output Compare 1 preload\n              enable"
            },
            {
                "name": "OC1FE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Output Compare 1 fast\n              enable"
            },
            {
                "name": "CC1S",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Capture/Compare 1\n              selection"
            }
        ]
    },
    "1073823776": {
        "name": "CCER",
        "address": 1073823776,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare enable\n          register",
        "fields": [
            {
                "name": "CC2NP",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 output\n              Polarity"
            },
            {
                "name": "CC2P",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 output\n              Polarity"
            },
            {
                "name": "CC2E",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 output\n              enable"
            },
            {
                "name": "CC1NP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output\n              Polarity"
            },
            {
                "name": "CC1P",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output\n              Polarity"
            },
            {
                "name": "CC1E",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output\n              enable"
            }
        ]
    },
    "1073823780": {
        "name": "CNT",
        "address": 1073823780,
        "size": 32,
        "access": "read-write",
        "desc": "counter",
        "fields": [
            {
                "name": "CNT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "counter value"
            }
        ]
    },
    "1073823784": {
        "name": "PSC",
        "address": 1073823784,
        "size": 32,
        "access": "read-write",
        "desc": "prescaler",
        "fields": [
            {
                "name": "PSC",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Prescaler value"
            }
        ]
    },
    "1073823788": {
        "name": "ARR",
        "address": 1073823788,
        "size": 32,
        "access": "read-write",
        "desc": "auto-reload register",
        "fields": [
            {
                "name": "ARR",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Auto-reload value"
            }
        ]
    },
    "1073823796": {
        "name": "CCR1",
        "address": 1073823796,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare register 1",
        "fields": [
            {
                "name": "CCR1",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Capture/Compare 1 value"
            }
        ]
    },
    "1073823800": {
        "name": "CCR2",
        "address": 1073823800,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare register 2",
        "fields": [
            {
                "name": "CCR2",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Capture/Compare 2 value"
            }
        ]
    },
    "1073811456": {
        "name": "SR",
        "address": 1073811456,
        "size": 32,
        "access": "",
        "desc": "Status register",
        "fields": [
            {
                "name": "CTS",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CTS flag"
            },
            {
                "name": "LBD",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "LIN break detection flag"
            },
            {
                "name": "TXE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transmit data register\n              empty"
            },
            {
                "name": "TC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Transmission complete"
            },
            {
                "name": "RXNE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Read data register not\n              empty"
            },
            {
                "name": "IDLE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "IDLE line detected"
            },
            {
                "name": "ORE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Overrun error"
            },
            {
                "name": "NF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Noise detected flag"
            },
            {
                "name": "FE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Framing error"
            },
            {
                "name": "PE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Parity error"
            }
        ]
    },
    "1073811460": {
        "name": "DR",
        "address": 1073811460,
        "size": 32,
        "access": "read-write",
        "desc": "Data register",
        "fields": [
            {
                "name": "DR",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "Data value"
            }
        ]
    },
    "1073811464": {
        "name": "BRR",
        "address": 1073811464,
        "size": 32,
        "access": "read-write",
        "desc": "Baud rate register",
        "fields": [
            {
                "name": "DIV_Mantissa",
                "bitOffset": 4,
                "bitWidth": 12,
                "desc": "mantissa of USARTDIV"
            },
            {
                "name": "DIV_Fraction",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "fraction of USARTDIV"
            }
        ]
    },
    "1073811468": {
        "name": "CR1",
        "address": 1073811468,
        "size": 32,
        "access": "read-write",
        "desc": "Control register 1",
        "fields": [
            {
                "name": "OVER8",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Oversampling mode"
            },
            {
                "name": "UE",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "USART enable"
            },
            {
                "name": "M",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Word length"
            },
            {
                "name": "WAKE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Wakeup method"
            },
            {
                "name": "PCE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Parity control enable"
            },
            {
                "name": "PS",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Parity selection"
            },
            {
                "name": "PEIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "PE interrupt enable"
            },
            {
                "name": "TXEIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "TXE interrupt enable"
            },
            {
                "name": "TCIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Transmission complete interrupt\n              enable"
            },
            {
                "name": "RXNEIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "RXNE interrupt enable"
            },
            {
                "name": "IDLEIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "IDLE interrupt enable"
            },
            {
                "name": "TE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Transmitter enable"
            },
            {
                "name": "RE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Receiver enable"
            },
            {
                "name": "RWU",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Receiver wakeup"
            },
            {
                "name": "SBK",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Send break"
            }
        ]
    },
    "1073811472": {
        "name": "CR2",
        "address": 1073811472,
        "size": 32,
        "access": "read-write",
        "desc": "Control register 2",
        "fields": [
            {
                "name": "LINEN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "LIN mode enable"
            },
            {
                "name": "STOP",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "STOP bits"
            },
            {
                "name": "CLKEN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Clock enable"
            },
            {
                "name": "CPOL",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Clock polarity"
            },
            {
                "name": "CPHA",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Clock phase"
            },
            {
                "name": "LBCL",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Last bit clock pulse"
            },
            {
                "name": "LBDIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "LIN break detection interrupt\n              enable"
            },
            {
                "name": "LBDL",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "lin break detection length"
            },
            {
                "name": "ADD",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Address of the USART node"
            }
        ]
    },
    "1073811476": {
        "name": "CR3",
        "address": 1073811476,
        "size": 32,
        "access": "read-write",
        "desc": "Control register 3",
        "fields": [
            {
                "name": "ONEBIT",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "One sample bit method\n              enable"
            },
            {
                "name": "CTSIE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "CTS interrupt enable"
            },
            {
                "name": "CTSE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CTS enable"
            },
            {
                "name": "RTSE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "RTS enable"
            },
            {
                "name": "DMAT",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "DMA enable transmitter"
            },
            {
                "name": "DMAR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "DMA enable receiver"
            },
            {
                "name": "SCEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Smartcard mode enable"
            },
            {
                "name": "NACK",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Smartcard NACK enable"
            },
            {
                "name": "HDSEL",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Half-duplex selection"
            },
            {
                "name": "IRLP",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "IrDA low-power"
            },
            {
                "name": "IREN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "IrDA mode enable"
            },
            {
                "name": "EIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Error interrupt enable"
            }
        ]
    },
    "1073811480": {
        "name": "GTPR",
        "address": 1073811480,
        "size": 32,
        "access": "read-write",
        "desc": "Guard time and prescaler\n          register",
        "fields": [
            {
                "name": "GT",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Guard time value"
            },
            {
                "name": "PSC",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Prescaler value"
            }
        ]
    },
    "1073753088": {
        "name": "CR",
        "address": 1073753088,
        "size": 32,
        "access": "read-write",
        "desc": "Control register",
        "fields": [
            {
                "name": "WDGA",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Activation bit"
            },
            {
                "name": "T",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "7-bit counter (MSB to LSB)"
            }
        ]
    },
    "1073753092": {
        "name": "CFR",
        "address": 1073753092,
        "size": 32,
        "access": "read-write",
        "desc": "Configuration register",
        "fields": [
            {
                "name": "EWI",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Early wakeup interrupt"
            },
            {
                "name": "WDGTB1",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Timer base"
            },
            {
                "name": "WDGTB0",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Timer base"
            },
            {
                "name": "W",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "7-bit window value"
            }
        ]
    },
    "1073753096": {
        "name": "SR",
        "address": 1073753096,
        "size": 32,
        "access": "read-write",
        "desc": "Status register",
        "fields": [
            {
                "name": "EWIF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Early wakeup interrupt\n              flag"
            }
        ]
    },
    "1073898496": {
        "name": "LISR",
        "address": 1073898496,
        "size": 32,
        "access": "read-only",
        "desc": "low interrupt status register",
        "fields": [
            {
                "name": "TCIF3",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Stream x transfer complete interrupt\n              flag (x = 3..0)"
            },
            {
                "name": "HTIF3",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Stream x half transfer interrupt flag\n              (x=3..0)"
            },
            {
                "name": "TEIF3",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Stream x transfer error interrupt flag\n              (x=3..0)"
            },
            {
                "name": "DMEIF3",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Stream x direct mode error interrupt\n              flag (x=3..0)"
            },
            {
                "name": "FEIF3",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Stream x FIFO error interrupt flag\n              (x=3..0)"
            },
            {
                "name": "TCIF2",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Stream x transfer complete interrupt\n              flag (x = 3..0)"
            },
            {
                "name": "HTIF2",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Stream x half transfer interrupt flag\n              (x=3..0)"
            },
            {
                "name": "TEIF2",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Stream x transfer error interrupt flag\n              (x=3..0)"
            },
            {
                "name": "DMEIF2",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Stream x direct mode error interrupt\n              flag (x=3..0)"
            },
            {
                "name": "FEIF2",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Stream x FIFO error interrupt flag\n              (x=3..0)"
            },
            {
                "name": "TCIF1",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Stream x transfer complete interrupt\n              flag (x = 3..0)"
            },
            {
                "name": "HTIF1",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Stream x half transfer interrupt flag\n              (x=3..0)"
            },
            {
                "name": "TEIF1",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Stream x transfer error interrupt flag\n              (x=3..0)"
            },
            {
                "name": "DMEIF1",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Stream x direct mode error interrupt\n              flag (x=3..0)"
            },
            {
                "name": "FEIF1",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Stream x FIFO error interrupt flag\n              (x=3..0)"
            },
            {
                "name": "TCIF0",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Stream x transfer complete interrupt\n              flag (x = 3..0)"
            },
            {
                "name": "HTIF0",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Stream x half transfer interrupt flag\n              (x=3..0)"
            },
            {
                "name": "TEIF0",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Stream x transfer error interrupt flag\n              (x=3..0)"
            },
            {
                "name": "DMEIF0",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Stream x direct mode error interrupt\n              flag (x=3..0)"
            },
            {
                "name": "FEIF0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Stream x FIFO error interrupt flag\n              (x=3..0)"
            }
        ]
    },
    "1073898500": {
        "name": "HISR",
        "address": 1073898500,
        "size": 32,
        "access": "read-only",
        "desc": "high interrupt status register",
        "fields": [
            {
                "name": "TCIF7",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Stream x transfer complete interrupt\n              flag (x=7..4)"
            },
            {
                "name": "HTIF7",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Stream x half transfer interrupt flag\n              (x=7..4)"
            },
            {
                "name": "TEIF7",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Stream x transfer error interrupt flag\n              (x=7..4)"
            },
            {
                "name": "DMEIF7",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Stream x direct mode error interrupt\n              flag (x=7..4)"
            },
            {
                "name": "FEIF7",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Stream x FIFO error interrupt flag\n              (x=7..4)"
            },
            {
                "name": "TCIF6",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Stream x transfer complete interrupt\n              flag (x=7..4)"
            },
            {
                "name": "HTIF6",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Stream x half transfer interrupt flag\n              (x=7..4)"
            },
            {
                "name": "TEIF6",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Stream x transfer error interrupt flag\n              (x=7..4)"
            },
            {
                "name": "DMEIF6",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Stream x direct mode error interrupt\n              flag (x=7..4)"
            },
            {
                "name": "FEIF6",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Stream x FIFO error interrupt flag\n              (x=7..4)"
            },
            {
                "name": "TCIF5",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Stream x transfer complete interrupt\n              flag (x=7..4)"
            },
            {
                "name": "HTIF5",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Stream x half transfer interrupt flag\n              (x=7..4)"
            },
            {
                "name": "TEIF5",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Stream x transfer error interrupt flag\n              (x=7..4)"
            },
            {
                "name": "DMEIF5",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Stream x direct mode error interrupt\n              flag (x=7..4)"
            },
            {
                "name": "FEIF5",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Stream x FIFO error interrupt flag\n              (x=7..4)"
            },
            {
                "name": "TCIF4",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Stream x transfer complete interrupt\n              flag (x=7..4)"
            },
            {
                "name": "HTIF4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Stream x half transfer interrupt flag\n              (x=7..4)"
            },
            {
                "name": "TEIF4",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Stream x transfer error interrupt flag\n              (x=7..4)"
            },
            {
                "name": "DMEIF4",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Stream x direct mode error interrupt\n              flag (x=7..4)"
            },
            {
                "name": "FEIF4",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Stream x FIFO error interrupt flag\n              (x=7..4)"
            }
        ]
    },
    "1073898504": {
        "name": "LIFCR",
        "address": 1073898504,
        "size": 32,
        "access": "write-only",
        "desc": "low interrupt flag clear\n          register",
        "fields": [
            {
                "name": "CTCIF3",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Stream x clear transfer complete\n              interrupt flag (x = 3..0)"
            },
            {
                "name": "CHTIF3",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Stream x clear half transfer interrupt\n              flag (x = 3..0)"
            },
            {
                "name": "CTEIF3",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Stream x clear transfer error interrupt\n              flag (x = 3..0)"
            },
            {
                "name": "CDMEIF3",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Stream x clear direct mode error\n              interrupt flag (x = 3..0)"
            },
            {
                "name": "CFEIF3",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Stream x clear FIFO error interrupt flag\n              (x = 3..0)"
            },
            {
                "name": "CTCIF2",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Stream x clear transfer complete\n              interrupt flag (x = 3..0)"
            },
            {
                "name": "CHTIF2",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Stream x clear half transfer interrupt\n              flag (x = 3..0)"
            },
            {
                "name": "CTEIF2",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Stream x clear transfer error interrupt\n              flag (x = 3..0)"
            },
            {
                "name": "CDMEIF2",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Stream x clear direct mode error\n              interrupt flag (x = 3..0)"
            },
            {
                "name": "CFEIF2",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Stream x clear FIFO error interrupt flag\n              (x = 3..0)"
            },
            {
                "name": "CTCIF1",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Stream x clear transfer complete\n              interrupt flag (x = 3..0)"
            },
            {
                "name": "CHTIF1",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Stream x clear half transfer interrupt\n              flag (x = 3..0)"
            },
            {
                "name": "CTEIF1",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Stream x clear transfer error interrupt\n              flag (x = 3..0)"
            },
            {
                "name": "CDMEIF1",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Stream x clear direct mode error\n              interrupt flag (x = 3..0)"
            },
            {
                "name": "CFEIF1",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Stream x clear FIFO error interrupt flag\n              (x = 3..0)"
            },
            {
                "name": "CTCIF0",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Stream x clear transfer complete\n              interrupt flag (x = 3..0)"
            },
            {
                "name": "CHTIF0",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Stream x clear half transfer interrupt\n              flag (x = 3..0)"
            },
            {
                "name": "CTEIF0",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Stream x clear transfer error interrupt\n              flag (x = 3..0)"
            },
            {
                "name": "CDMEIF0",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Stream x clear direct mode error\n              interrupt flag (x = 3..0)"
            },
            {
                "name": "CFEIF0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Stream x clear FIFO error interrupt flag\n              (x = 3..0)"
            }
        ]
    },
    "1073898508": {
        "name": "HIFCR",
        "address": 1073898508,
        "size": 32,
        "access": "write-only",
        "desc": "high interrupt flag clear\n          register",
        "fields": [
            {
                "name": "CTCIF7",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Stream x clear transfer complete\n              interrupt flag (x = 7..4)"
            },
            {
                "name": "CHTIF7",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Stream x clear half transfer interrupt\n              flag (x = 7..4)"
            },
            {
                "name": "CTEIF7",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Stream x clear transfer error interrupt\n              flag (x = 7..4)"
            },
            {
                "name": "CDMEIF7",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Stream x clear direct mode error\n              interrupt flag (x = 7..4)"
            },
            {
                "name": "CFEIF7",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Stream x clear FIFO error interrupt flag\n              (x = 7..4)"
            },
            {
                "name": "CTCIF6",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Stream x clear transfer complete\n              interrupt flag (x = 7..4)"
            },
            {
                "name": "CHTIF6",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Stream x clear half transfer interrupt\n              flag (x = 7..4)"
            },
            {
                "name": "CTEIF6",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Stream x clear transfer error interrupt\n              flag (x = 7..4)"
            },
            {
                "name": "CDMEIF6",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Stream x clear direct mode error\n              interrupt flag (x = 7..4)"
            },
            {
                "name": "CFEIF6",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Stream x clear FIFO error interrupt flag\n              (x = 7..4)"
            },
            {
                "name": "CTCIF5",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Stream x clear transfer complete\n              interrupt flag (x = 7..4)"
            },
            {
                "name": "CHTIF5",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Stream x clear half transfer interrupt\n              flag (x = 7..4)"
            },
            {
                "name": "CTEIF5",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Stream x clear transfer error interrupt\n              flag (x = 7..4)"
            },
            {
                "name": "CDMEIF5",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Stream x clear direct mode error\n              interrupt flag (x = 7..4)"
            },
            {
                "name": "CFEIF5",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Stream x clear FIFO error interrupt flag\n              (x = 7..4)"
            },
            {
                "name": "CTCIF4",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Stream x clear transfer complete\n              interrupt flag (x = 7..4)"
            },
            {
                "name": "CHTIF4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Stream x clear half transfer interrupt\n              flag (x = 7..4)"
            },
            {
                "name": "CTEIF4",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Stream x clear transfer error interrupt\n              flag (x = 7..4)"
            },
            {
                "name": "CDMEIF4",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Stream x clear direct mode error\n              interrupt flag (x = 7..4)"
            },
            {
                "name": "CFEIF4",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Stream x clear FIFO error interrupt flag\n              (x = 7..4)"
            }
        ]
    },
    "1073898512": {
        "name": "S0CR",
        "address": 1073898512,
        "size": 32,
        "access": "read-write",
        "desc": "stream x configuration\n          register",
        "fields": [
            {
                "name": "CHSEL",
                "bitOffset": 25,
                "bitWidth": 3,
                "desc": "Channel selection"
            },
            {
                "name": "MBURST",
                "bitOffset": 23,
                "bitWidth": 2,
                "desc": "Memory burst transfer\n              configuration"
            },
            {
                "name": "PBURST",
                "bitOffset": 21,
                "bitWidth": 2,
                "desc": "Peripheral burst transfer\n              configuration"
            },
            {
                "name": "CT",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Current target (only in double buffer\n              mode)"
            },
            {
                "name": "DBM",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Double buffer mode"
            },
            {
                "name": "PL",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Priority level"
            },
            {
                "name": "PINCOS",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Peripheral increment offset\n              size"
            },
            {
                "name": "MSIZE",
                "bitOffset": 13,
                "bitWidth": 2,
                "desc": "Memory data size"
            },
            {
                "name": "PSIZE",
                "bitOffset": 11,
                "bitWidth": 2,
                "desc": "Peripheral data size"
            },
            {
                "name": "MINC",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Memory increment mode"
            },
            {
                "name": "PINC",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Peripheral increment mode"
            },
            {
                "name": "CIRC",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Circular mode"
            },
            {
                "name": "DIR",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Data transfer direction"
            },
            {
                "name": "PFCTRL",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Peripheral flow controller"
            },
            {
                "name": "TCIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Transfer complete interrupt\n              enable"
            },
            {
                "name": "HTIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Half transfer interrupt\n              enable"
            },
            {
                "name": "TEIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Transfer error interrupt\n              enable"
            },
            {
                "name": "DMEIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Direct mode error interrupt\n              enable"
            },
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Stream enable / flag stream ready when\n              read low"
            }
        ]
    },
    "1073898516": {
        "name": "S0NDTR",
        "address": 1073898516,
        "size": 32,
        "access": "read-write",
        "desc": "stream x number of data\n          register",
        "fields": [
            {
                "name": "NDT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Number of data items to\n              transfer"
            }
        ]
    },
    "1073898520": {
        "name": "S0PAR",
        "address": 1073898520,
        "size": 32,
        "access": "read-write",
        "desc": "stream x peripheral address\n          register",
        "fields": [
            {
                "name": "PA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Peripheral address"
            }
        ]
    },
    "1073898524": {
        "name": "S0M0AR",
        "address": 1073898524,
        "size": 32,
        "access": "read-write",
        "desc": "stream x memory 0 address\n          register",
        "fields": [
            {
                "name": "M0A",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Memory 0 address"
            }
        ]
    },
    "1073898528": {
        "name": "S0M1AR",
        "address": 1073898528,
        "size": 32,
        "access": "read-write",
        "desc": "stream x memory 1 address\n          register",
        "fields": [
            {
                "name": "M1A",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Memory 1 address (used in case of Double\n              buffer mode)"
            }
        ]
    },
    "1073898532": {
        "name": "S0FCR",
        "address": 1073898532,
        "size": 32,
        "access": "",
        "desc": "stream x FIFO control register",
        "fields": [
            {
                "name": "FEIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "FIFO error interrupt\n              enable"
            },
            {
                "name": "FS",
                "bitOffset": 3,
                "bitWidth": 3,
                "desc": "FIFO status"
            },
            {
                "name": "DMDIS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Direct mode disable"
            },
            {
                "name": "FTH",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "FIFO threshold selection"
            }
        ]
    },
    "1073898536": {
        "name": "S1CR",
        "address": 1073898536,
        "size": 32,
        "access": "read-write",
        "desc": "stream x configuration\n          register",
        "fields": [
            {
                "name": "CHSEL",
                "bitOffset": 25,
                "bitWidth": 3,
                "desc": "Channel selection"
            },
            {
                "name": "MBURST",
                "bitOffset": 23,
                "bitWidth": 2,
                "desc": "Memory burst transfer\n              configuration"
            },
            {
                "name": "PBURST",
                "bitOffset": 21,
                "bitWidth": 2,
                "desc": "Peripheral burst transfer\n              configuration"
            },
            {
                "name": "ACK",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "ACK"
            },
            {
                "name": "CT",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Current target (only in double buffer\n              mode)"
            },
            {
                "name": "DBM",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Double buffer mode"
            },
            {
                "name": "PL",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Priority level"
            },
            {
                "name": "PINCOS",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Peripheral increment offset\n              size"
            },
            {
                "name": "MSIZE",
                "bitOffset": 13,
                "bitWidth": 2,
                "desc": "Memory data size"
            },
            {
                "name": "PSIZE",
                "bitOffset": 11,
                "bitWidth": 2,
                "desc": "Peripheral data size"
            },
            {
                "name": "MINC",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Memory increment mode"
            },
            {
                "name": "PINC",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Peripheral increment mode"
            },
            {
                "name": "CIRC",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Circular mode"
            },
            {
                "name": "DIR",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Data transfer direction"
            },
            {
                "name": "PFCTRL",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Peripheral flow controller"
            },
            {
                "name": "TCIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Transfer complete interrupt\n              enable"
            },
            {
                "name": "HTIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Half transfer interrupt\n              enable"
            },
            {
                "name": "TEIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Transfer error interrupt\n              enable"
            },
            {
                "name": "DMEIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Direct mode error interrupt\n              enable"
            },
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Stream enable / flag stream ready when\n              read low"
            }
        ]
    },
    "1073898540": {
        "name": "S1NDTR",
        "address": 1073898540,
        "size": 32,
        "access": "read-write",
        "desc": "stream x number of data\n          register",
        "fields": [
            {
                "name": "NDT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Number of data items to\n              transfer"
            }
        ]
    },
    "1073898544": {
        "name": "S1PAR",
        "address": 1073898544,
        "size": 32,
        "access": "read-write",
        "desc": "stream x peripheral address\n          register",
        "fields": [
            {
                "name": "PA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Peripheral address"
            }
        ]
    },
    "1073898548": {
        "name": "S1M0AR",
        "address": 1073898548,
        "size": 32,
        "access": "read-write",
        "desc": "stream x memory 0 address\n          register",
        "fields": [
            {
                "name": "M0A",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Memory 0 address"
            }
        ]
    },
    "1073898552": {
        "name": "S1M1AR",
        "address": 1073898552,
        "size": 32,
        "access": "read-write",
        "desc": "stream x memory 1 address\n          register",
        "fields": [
            {
                "name": "M1A",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Memory 1 address (used in case of Double\n              buffer mode)"
            }
        ]
    },
    "1073898556": {
        "name": "S1FCR",
        "address": 1073898556,
        "size": 32,
        "access": "",
        "desc": "stream x FIFO control register",
        "fields": [
            {
                "name": "FEIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "FIFO error interrupt\n              enable"
            },
            {
                "name": "FS",
                "bitOffset": 3,
                "bitWidth": 3,
                "desc": "FIFO status"
            },
            {
                "name": "DMDIS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Direct mode disable"
            },
            {
                "name": "FTH",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "FIFO threshold selection"
            }
        ]
    },
    "1073898560": {
        "name": "S2CR",
        "address": 1073898560,
        "size": 32,
        "access": "read-write",
        "desc": "stream x configuration\n          register",
        "fields": [
            {
                "name": "CHSEL",
                "bitOffset": 25,
                "bitWidth": 3,
                "desc": "Channel selection"
            },
            {
                "name": "MBURST",
                "bitOffset": 23,
                "bitWidth": 2,
                "desc": "Memory burst transfer\n              configuration"
            },
            {
                "name": "PBURST",
                "bitOffset": 21,
                "bitWidth": 2,
                "desc": "Peripheral burst transfer\n              configuration"
            },
            {
                "name": "ACK",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "ACK"
            },
            {
                "name": "CT",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Current target (only in double buffer\n              mode)"
            },
            {
                "name": "DBM",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Double buffer mode"
            },
            {
                "name": "PL",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Priority level"
            },
            {
                "name": "PINCOS",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Peripheral increment offset\n              size"
            },
            {
                "name": "MSIZE",
                "bitOffset": 13,
                "bitWidth": 2,
                "desc": "Memory data size"
            },
            {
                "name": "PSIZE",
                "bitOffset": 11,
                "bitWidth": 2,
                "desc": "Peripheral data size"
            },
            {
                "name": "MINC",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Memory increment mode"
            },
            {
                "name": "PINC",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Peripheral increment mode"
            },
            {
                "name": "CIRC",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Circular mode"
            },
            {
                "name": "DIR",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Data transfer direction"
            },
            {
                "name": "PFCTRL",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Peripheral flow controller"
            },
            {
                "name": "TCIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Transfer complete interrupt\n              enable"
            },
            {
                "name": "HTIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Half transfer interrupt\n              enable"
            },
            {
                "name": "TEIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Transfer error interrupt\n              enable"
            },
            {
                "name": "DMEIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Direct mode error interrupt\n              enable"
            },
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Stream enable / flag stream ready when\n              read low"
            }
        ]
    },
    "1073898564": {
        "name": "S2NDTR",
        "address": 1073898564,
        "size": 32,
        "access": "read-write",
        "desc": "stream x number of data\n          register",
        "fields": [
            {
                "name": "NDT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Number of data items to\n              transfer"
            }
        ]
    },
    "1073898568": {
        "name": "S2PAR",
        "address": 1073898568,
        "size": 32,
        "access": "read-write",
        "desc": "stream x peripheral address\n          register",
        "fields": [
            {
                "name": "PA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Peripheral address"
            }
        ]
    },
    "1073898572": {
        "name": "S2M0AR",
        "address": 1073898572,
        "size": 32,
        "access": "read-write",
        "desc": "stream x memory 0 address\n          register",
        "fields": [
            {
                "name": "M0A",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Memory 0 address"
            }
        ]
    },
    "1073898576": {
        "name": "S2M1AR",
        "address": 1073898576,
        "size": 32,
        "access": "read-write",
        "desc": "stream x memory 1 address\n          register",
        "fields": [
            {
                "name": "M1A",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Memory 1 address (used in case of Double\n              buffer mode)"
            }
        ]
    },
    "1073898580": {
        "name": "S2FCR",
        "address": 1073898580,
        "size": 32,
        "access": "",
        "desc": "stream x FIFO control register",
        "fields": [
            {
                "name": "FEIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "FIFO error interrupt\n              enable"
            },
            {
                "name": "FS",
                "bitOffset": 3,
                "bitWidth": 3,
                "desc": "FIFO status"
            },
            {
                "name": "DMDIS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Direct mode disable"
            },
            {
                "name": "FTH",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "FIFO threshold selection"
            }
        ]
    },
    "1073898584": {
        "name": "S3CR",
        "address": 1073898584,
        "size": 32,
        "access": "read-write",
        "desc": "stream x configuration\n          register",
        "fields": [
            {
                "name": "CHSEL",
                "bitOffset": 25,
                "bitWidth": 3,
                "desc": "Channel selection"
            },
            {
                "name": "MBURST",
                "bitOffset": 23,
                "bitWidth": 2,
                "desc": "Memory burst transfer\n              configuration"
            },
            {
                "name": "PBURST",
                "bitOffset": 21,
                "bitWidth": 2,
                "desc": "Peripheral burst transfer\n              configuration"
            },
            {
                "name": "ACK",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "ACK"
            },
            {
                "name": "CT",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Current target (only in double buffer\n              mode)"
            },
            {
                "name": "DBM",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Double buffer mode"
            },
            {
                "name": "PL",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Priority level"
            },
            {
                "name": "PINCOS",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Peripheral increment offset\n              size"
            },
            {
                "name": "MSIZE",
                "bitOffset": 13,
                "bitWidth": 2,
                "desc": "Memory data size"
            },
            {
                "name": "PSIZE",
                "bitOffset": 11,
                "bitWidth": 2,
                "desc": "Peripheral data size"
            },
            {
                "name": "MINC",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Memory increment mode"
            },
            {
                "name": "PINC",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Peripheral increment mode"
            },
            {
                "name": "CIRC",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Circular mode"
            },
            {
                "name": "DIR",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Data transfer direction"
            },
            {
                "name": "PFCTRL",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Peripheral flow controller"
            },
            {
                "name": "TCIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Transfer complete interrupt\n              enable"
            },
            {
                "name": "HTIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Half transfer interrupt\n              enable"
            },
            {
                "name": "TEIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Transfer error interrupt\n              enable"
            },
            {
                "name": "DMEIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Direct mode error interrupt\n              enable"
            },
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Stream enable / flag stream ready when\n              read low"
            }
        ]
    },
    "1073898588": {
        "name": "S3NDTR",
        "address": 1073898588,
        "size": 32,
        "access": "read-write",
        "desc": "stream x number of data\n          register",
        "fields": [
            {
                "name": "NDT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Number of data items to\n              transfer"
            }
        ]
    },
    "1073898592": {
        "name": "S3PAR",
        "address": 1073898592,
        "size": 32,
        "access": "read-write",
        "desc": "stream x peripheral address\n          register",
        "fields": [
            {
                "name": "PA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Peripheral address"
            }
        ]
    },
    "1073898596": {
        "name": "S3M0AR",
        "address": 1073898596,
        "size": 32,
        "access": "read-write",
        "desc": "stream x memory 0 address\n          register",
        "fields": [
            {
                "name": "M0A",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Memory 0 address"
            }
        ]
    },
    "1073898600": {
        "name": "S3M1AR",
        "address": 1073898600,
        "size": 32,
        "access": "read-write",
        "desc": "stream x memory 1 address\n          register",
        "fields": [
            {
                "name": "M1A",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Memory 1 address (used in case of Double\n              buffer mode)"
            }
        ]
    },
    "1073898604": {
        "name": "S3FCR",
        "address": 1073898604,
        "size": 32,
        "access": "",
        "desc": "stream x FIFO control register",
        "fields": [
            {
                "name": "FEIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "FIFO error interrupt\n              enable"
            },
            {
                "name": "FS",
                "bitOffset": 3,
                "bitWidth": 3,
                "desc": "FIFO status"
            },
            {
                "name": "DMDIS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Direct mode disable"
            },
            {
                "name": "FTH",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "FIFO threshold selection"
            }
        ]
    },
    "1073898608": {
        "name": "S4CR",
        "address": 1073898608,
        "size": 32,
        "access": "read-write",
        "desc": "stream x configuration\n          register",
        "fields": [
            {
                "name": "CHSEL",
                "bitOffset": 25,
                "bitWidth": 3,
                "desc": "Channel selection"
            },
            {
                "name": "MBURST",
                "bitOffset": 23,
                "bitWidth": 2,
                "desc": "Memory burst transfer\n              configuration"
            },
            {
                "name": "PBURST",
                "bitOffset": 21,
                "bitWidth": 2,
                "desc": "Peripheral burst transfer\n              configuration"
            },
            {
                "name": "ACK",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "ACK"
            },
            {
                "name": "CT",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Current target (only in double buffer\n              mode)"
            },
            {
                "name": "DBM",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Double buffer mode"
            },
            {
                "name": "PL",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Priority level"
            },
            {
                "name": "PINCOS",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Peripheral increment offset\n              size"
            },
            {
                "name": "MSIZE",
                "bitOffset": 13,
                "bitWidth": 2,
                "desc": "Memory data size"
            },
            {
                "name": "PSIZE",
                "bitOffset": 11,
                "bitWidth": 2,
                "desc": "Peripheral data size"
            },
            {
                "name": "MINC",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Memory increment mode"
            },
            {
                "name": "PINC",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Peripheral increment mode"
            },
            {
                "name": "CIRC",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Circular mode"
            },
            {
                "name": "DIR",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Data transfer direction"
            },
            {
                "name": "PFCTRL",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Peripheral flow controller"
            },
            {
                "name": "TCIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Transfer complete interrupt\n              enable"
            },
            {
                "name": "HTIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Half transfer interrupt\n              enable"
            },
            {
                "name": "TEIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Transfer error interrupt\n              enable"
            },
            {
                "name": "DMEIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Direct mode error interrupt\n              enable"
            },
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Stream enable / flag stream ready when\n              read low"
            }
        ]
    },
    "1073898612": {
        "name": "S4NDTR",
        "address": 1073898612,
        "size": 32,
        "access": "read-write",
        "desc": "stream x number of data\n          register",
        "fields": [
            {
                "name": "NDT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Number of data items to\n              transfer"
            }
        ]
    },
    "1073898616": {
        "name": "S4PAR",
        "address": 1073898616,
        "size": 32,
        "access": "read-write",
        "desc": "stream x peripheral address\n          register",
        "fields": [
            {
                "name": "PA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Peripheral address"
            }
        ]
    },
    "1073898620": {
        "name": "S4M0AR",
        "address": 1073898620,
        "size": 32,
        "access": "read-write",
        "desc": "stream x memory 0 address\n          register",
        "fields": [
            {
                "name": "M0A",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Memory 0 address"
            }
        ]
    },
    "1073898624": {
        "name": "S4M1AR",
        "address": 1073898624,
        "size": 32,
        "access": "read-write",
        "desc": "stream x memory 1 address\n          register",
        "fields": [
            {
                "name": "M1A",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Memory 1 address (used in case of Double\n              buffer mode)"
            }
        ]
    },
    "1073898628": {
        "name": "S4FCR",
        "address": 1073898628,
        "size": 32,
        "access": "",
        "desc": "stream x FIFO control register",
        "fields": [
            {
                "name": "FEIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "FIFO error interrupt\n              enable"
            },
            {
                "name": "FS",
                "bitOffset": 3,
                "bitWidth": 3,
                "desc": "FIFO status"
            },
            {
                "name": "DMDIS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Direct mode disable"
            },
            {
                "name": "FTH",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "FIFO threshold selection"
            }
        ]
    },
    "1073898632": {
        "name": "S5CR",
        "address": 1073898632,
        "size": 32,
        "access": "read-write",
        "desc": "stream x configuration\n          register",
        "fields": [
            {
                "name": "CHSEL",
                "bitOffset": 25,
                "bitWidth": 3,
                "desc": "Channel selection"
            },
            {
                "name": "MBURST",
                "bitOffset": 23,
                "bitWidth": 2,
                "desc": "Memory burst transfer\n              configuration"
            },
            {
                "name": "PBURST",
                "bitOffset": 21,
                "bitWidth": 2,
                "desc": "Peripheral burst transfer\n              configuration"
            },
            {
                "name": "ACK",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "ACK"
            },
            {
                "name": "CT",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Current target (only in double buffer\n              mode)"
            },
            {
                "name": "DBM",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Double buffer mode"
            },
            {
                "name": "PL",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Priority level"
            },
            {
                "name": "PINCOS",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Peripheral increment offset\n              size"
            },
            {
                "name": "MSIZE",
                "bitOffset": 13,
                "bitWidth": 2,
                "desc": "Memory data size"
            },
            {
                "name": "PSIZE",
                "bitOffset": 11,
                "bitWidth": 2,
                "desc": "Peripheral data size"
            },
            {
                "name": "MINC",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Memory increment mode"
            },
            {
                "name": "PINC",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Peripheral increment mode"
            },
            {
                "name": "CIRC",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Circular mode"
            },
            {
                "name": "DIR",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Data transfer direction"
            },
            {
                "name": "PFCTRL",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Peripheral flow controller"
            },
            {
                "name": "TCIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Transfer complete interrupt\n              enable"
            },
            {
                "name": "HTIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Half transfer interrupt\n              enable"
            },
            {
                "name": "TEIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Transfer error interrupt\n              enable"
            },
            {
                "name": "DMEIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Direct mode error interrupt\n              enable"
            },
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Stream enable / flag stream ready when\n              read low"
            }
        ]
    },
    "1073898636": {
        "name": "S5NDTR",
        "address": 1073898636,
        "size": 32,
        "access": "read-write",
        "desc": "stream x number of data\n          register",
        "fields": [
            {
                "name": "NDT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Number of data items to\n              transfer"
            }
        ]
    },
    "1073898640": {
        "name": "S5PAR",
        "address": 1073898640,
        "size": 32,
        "access": "read-write",
        "desc": "stream x peripheral address\n          register",
        "fields": [
            {
                "name": "PA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Peripheral address"
            }
        ]
    },
    "1073898644": {
        "name": "S5M0AR",
        "address": 1073898644,
        "size": 32,
        "access": "read-write",
        "desc": "stream x memory 0 address\n          register",
        "fields": [
            {
                "name": "M0A",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Memory 0 address"
            }
        ]
    },
    "1073898648": {
        "name": "S5M1AR",
        "address": 1073898648,
        "size": 32,
        "access": "read-write",
        "desc": "stream x memory 1 address\n          register",
        "fields": [
            {
                "name": "M1A",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Memory 1 address (used in case of Double\n              buffer mode)"
            }
        ]
    },
    "1073898652": {
        "name": "S5FCR",
        "address": 1073898652,
        "size": 32,
        "access": "",
        "desc": "stream x FIFO control register",
        "fields": [
            {
                "name": "FEIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "FIFO error interrupt\n              enable"
            },
            {
                "name": "FS",
                "bitOffset": 3,
                "bitWidth": 3,
                "desc": "FIFO status"
            },
            {
                "name": "DMDIS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Direct mode disable"
            },
            {
                "name": "FTH",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "FIFO threshold selection"
            }
        ]
    },
    "1073898656": {
        "name": "S6CR",
        "address": 1073898656,
        "size": 32,
        "access": "read-write",
        "desc": "stream x configuration\n          register",
        "fields": [
            {
                "name": "CHSEL",
                "bitOffset": 25,
                "bitWidth": 3,
                "desc": "Channel selection"
            },
            {
                "name": "MBURST",
                "bitOffset": 23,
                "bitWidth": 2,
                "desc": "Memory burst transfer\n              configuration"
            },
            {
                "name": "PBURST",
                "bitOffset": 21,
                "bitWidth": 2,
                "desc": "Peripheral burst transfer\n              configuration"
            },
            {
                "name": "ACK",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "ACK"
            },
            {
                "name": "CT",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Current target (only in double buffer\n              mode)"
            },
            {
                "name": "DBM",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Double buffer mode"
            },
            {
                "name": "PL",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Priority level"
            },
            {
                "name": "PINCOS",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Peripheral increment offset\n              size"
            },
            {
                "name": "MSIZE",
                "bitOffset": 13,
                "bitWidth": 2,
                "desc": "Memory data size"
            },
            {
                "name": "PSIZE",
                "bitOffset": 11,
                "bitWidth": 2,
                "desc": "Peripheral data size"
            },
            {
                "name": "MINC",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Memory increment mode"
            },
            {
                "name": "PINC",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Peripheral increment mode"
            },
            {
                "name": "CIRC",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Circular mode"
            },
            {
                "name": "DIR",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Data transfer direction"
            },
            {
                "name": "PFCTRL",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Peripheral flow controller"
            },
            {
                "name": "TCIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Transfer complete interrupt\n              enable"
            },
            {
                "name": "HTIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Half transfer interrupt\n              enable"
            },
            {
                "name": "TEIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Transfer error interrupt\n              enable"
            },
            {
                "name": "DMEIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Direct mode error interrupt\n              enable"
            },
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Stream enable / flag stream ready when\n              read low"
            }
        ]
    },
    "1073898660": {
        "name": "S6NDTR",
        "address": 1073898660,
        "size": 32,
        "access": "read-write",
        "desc": "stream x number of data\n          register",
        "fields": [
            {
                "name": "NDT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Number of data items to\n              transfer"
            }
        ]
    },
    "1073898664": {
        "name": "S6PAR",
        "address": 1073898664,
        "size": 32,
        "access": "read-write",
        "desc": "stream x peripheral address\n          register",
        "fields": [
            {
                "name": "PA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Peripheral address"
            }
        ]
    },
    "1073898668": {
        "name": "S6M0AR",
        "address": 1073898668,
        "size": 32,
        "access": "read-write",
        "desc": "stream x memory 0 address\n          register",
        "fields": [
            {
                "name": "M0A",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Memory 0 address"
            }
        ]
    },
    "1073898672": {
        "name": "S6M1AR",
        "address": 1073898672,
        "size": 32,
        "access": "read-write",
        "desc": "stream x memory 1 address\n          register",
        "fields": [
            {
                "name": "M1A",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Memory 1 address (used in case of Double\n              buffer mode)"
            }
        ]
    },
    "1073898676": {
        "name": "S6FCR",
        "address": 1073898676,
        "size": 32,
        "access": "",
        "desc": "stream x FIFO control register",
        "fields": [
            {
                "name": "FEIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "FIFO error interrupt\n              enable"
            },
            {
                "name": "FS",
                "bitOffset": 3,
                "bitWidth": 3,
                "desc": "FIFO status"
            },
            {
                "name": "DMDIS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Direct mode disable"
            },
            {
                "name": "FTH",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "FIFO threshold selection"
            }
        ]
    },
    "1073898680": {
        "name": "S7CR",
        "address": 1073898680,
        "size": 32,
        "access": "read-write",
        "desc": "stream x configuration\n          register",
        "fields": [
            {
                "name": "CHSEL",
                "bitOffset": 25,
                "bitWidth": 3,
                "desc": "Channel selection"
            },
            {
                "name": "MBURST",
                "bitOffset": 23,
                "bitWidth": 2,
                "desc": "Memory burst transfer\n              configuration"
            },
            {
                "name": "PBURST",
                "bitOffset": 21,
                "bitWidth": 2,
                "desc": "Peripheral burst transfer\n              configuration"
            },
            {
                "name": "ACK",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "ACK"
            },
            {
                "name": "CT",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Current target (only in double buffer\n              mode)"
            },
            {
                "name": "DBM",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Double buffer mode"
            },
            {
                "name": "PL",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Priority level"
            },
            {
                "name": "PINCOS",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Peripheral increment offset\n              size"
            },
            {
                "name": "MSIZE",
                "bitOffset": 13,
                "bitWidth": 2,
                "desc": "Memory data size"
            },
            {
                "name": "PSIZE",
                "bitOffset": 11,
                "bitWidth": 2,
                "desc": "Peripheral data size"
            },
            {
                "name": "MINC",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Memory increment mode"
            },
            {
                "name": "PINC",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Peripheral increment mode"
            },
            {
                "name": "CIRC",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Circular mode"
            },
            {
                "name": "DIR",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Data transfer direction"
            },
            {
                "name": "PFCTRL",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Peripheral flow controller"
            },
            {
                "name": "TCIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Transfer complete interrupt\n              enable"
            },
            {
                "name": "HTIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Half transfer interrupt\n              enable"
            },
            {
                "name": "TEIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Transfer error interrupt\n              enable"
            },
            {
                "name": "DMEIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Direct mode error interrupt\n              enable"
            },
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Stream enable / flag stream ready when\n              read low"
            }
        ]
    },
    "1073898684": {
        "name": "S7NDTR",
        "address": 1073898684,
        "size": 32,
        "access": "read-write",
        "desc": "stream x number of data\n          register",
        "fields": [
            {
                "name": "NDT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Number of data items to\n              transfer"
            }
        ]
    },
    "1073898688": {
        "name": "S7PAR",
        "address": 1073898688,
        "size": 32,
        "access": "read-write",
        "desc": "stream x peripheral address\n          register",
        "fields": [
            {
                "name": "PA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Peripheral address"
            }
        ]
    },
    "1073898692": {
        "name": "S7M0AR",
        "address": 1073898692,
        "size": 32,
        "access": "read-write",
        "desc": "stream x memory 0 address\n          register",
        "fields": [
            {
                "name": "M0A",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Memory 0 address"
            }
        ]
    },
    "1073898696": {
        "name": "S7M1AR",
        "address": 1073898696,
        "size": 32,
        "access": "read-write",
        "desc": "stream x memory 1 address\n          register",
        "fields": [
            {
                "name": "M1A",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Memory 1 address (used in case of Double\n              buffer mode)"
            }
        ]
    },
    "1073898700": {
        "name": "S7FCR",
        "address": 1073898700,
        "size": 32,
        "access": "",
        "desc": "stream x FIFO control register",
        "fields": [
            {
                "name": "FEIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "FIFO error interrupt\n              enable"
            },
            {
                "name": "FS",
                "bitOffset": 3,
                "bitWidth": 3,
                "desc": "FIFO status"
            },
            {
                "name": "DMDIS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Direct mode disable"
            },
            {
                "name": "FTH",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "FIFO threshold selection"
            }
        ]
    },
    "1073880064": {
        "name": "MODER",
        "address": 1073880064,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port mode register",
        "fields": [
            {
                "name": "MODER15",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER14",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER13",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER12",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER11",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER10",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER9",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER8",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER7",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER6",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER5",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER4",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            }
        ]
    },
    "1073880068": {
        "name": "OTYPER",
        "address": 1073880068,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port output type register",
        "fields": [
            {
                "name": "OT15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            }
        ]
    },
    "1073880072": {
        "name": "OSPEEDR",
        "address": 1073880072,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port output speed\n          register",
        "fields": [
            {
                "name": "OSPEEDR15",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR14",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR13",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR12",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR11",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR10",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR9",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR8",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR7",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR6",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR5",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR4",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            }
        ]
    },
    "1073880076": {
        "name": "PUPDR",
        "address": 1073880076,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port pull-up/pull-down\n          register",
        "fields": [
            {
                "name": "PUPDR15",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR14",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR13",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR12",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR11",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR10",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR9",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR8",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR7",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR6",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR5",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR4",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            }
        ]
    },
    "1073880080": {
        "name": "IDR",
        "address": 1073880080,
        "size": 32,
        "access": "read-only",
        "desc": "GPIO port input data register",
        "fields": [
            {
                "name": "IDR15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            }
        ]
    },
    "1073880084": {
        "name": "ODR",
        "address": 1073880084,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port output data register",
        "fields": [
            {
                "name": "ODR15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            }
        ]
    },
    "1073880088": {
        "name": "BSRR",
        "address": 1073880088,
        "size": 32,
        "access": "write-only",
        "desc": "GPIO port bit set/reset\n          register",
        "fields": [
            {
                "name": "BR15",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR14",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR13",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR12",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR11",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR10",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR9",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR8",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR7",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR6",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR5",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR4",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR3",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR2",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR1",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR0",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            }
        ]
    },
    "1073880092": {
        "name": "LCKR",
        "address": 1073880092,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port configuration lock\n          register",
        "fields": [
            {
                "name": "LCKK",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            }
        ]
    },
    "1073880096": {
        "name": "AFRL",
        "address": 1073880096,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO alternate function low\n          register",
        "fields": [
            {
                "name": "AFRL7",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
                "name": "AFRL6",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
                "name": "AFRL5",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
                "name": "AFRL4",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
                "name": "AFRL3",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
                "name": "AFRL2",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
                "name": "AFRL1",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
                "name": "AFRL0",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 0..7)"
            }
        ]
    },
    "1073880100": {
        "name": "AFRH",
        "address": 1073880100,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO alternate function high\n          register",
        "fields": [
            {
                "name": "AFRH15",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
                "name": "AFRH14",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
                "name": "AFRH13",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
                "name": "AFRH12",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
                "name": "AFRH11",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
                "name": "AFRH10",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
                "name": "AFRH9",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
                "name": "AFRH8",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 8..15)"
            }
        ]
    },
    "1073873920": {
        "name": "MODER",
        "address": 1073873920,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port mode register",
        "fields": [
            {
                "name": "MODER15",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER14",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER13",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER12",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER11",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER10",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER9",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER8",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER7",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER6",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER5",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER4",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            }
        ]
    },
    "1073873924": {
        "name": "OTYPER",
        "address": 1073873924,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port output type register",
        "fields": [
            {
                "name": "OT15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            }
        ]
    },
    "1073873928": {
        "name": "OSPEEDR",
        "address": 1073873928,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port output speed\n          register",
        "fields": [
            {
                "name": "OSPEEDR15",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR14",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR13",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR12",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR11",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR10",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR9",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR8",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR7",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR6",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR5",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR4",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            }
        ]
    },
    "1073873932": {
        "name": "PUPDR",
        "address": 1073873932,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port pull-up/pull-down\n          register",
        "fields": [
            {
                "name": "PUPDR15",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR14",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR13",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR12",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR11",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR10",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR9",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR8",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR7",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR6",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR5",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR4",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            }
        ]
    },
    "1073873936": {
        "name": "IDR",
        "address": 1073873936,
        "size": 32,
        "access": "read-only",
        "desc": "GPIO port input data register",
        "fields": [
            {
                "name": "IDR15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            }
        ]
    },
    "1073873940": {
        "name": "ODR",
        "address": 1073873940,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port output data register",
        "fields": [
            {
                "name": "ODR15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            }
        ]
    },
    "1073873944": {
        "name": "BSRR",
        "address": 1073873944,
        "size": 32,
        "access": "write-only",
        "desc": "GPIO port bit set/reset\n          register",
        "fields": [
            {
                "name": "BR15",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR14",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR13",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR12",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR11",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR10",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR9",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR8",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR7",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR6",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR5",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR4",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR3",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR2",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR1",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR0",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            }
        ]
    },
    "1073873948": {
        "name": "LCKR",
        "address": 1073873948,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port configuration lock\n          register",
        "fields": [
            {
                "name": "LCKK",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            }
        ]
    },
    "1073873952": {
        "name": "AFRL",
        "address": 1073873952,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO alternate function low\n          register",
        "fields": [
            {
                "name": "AFRL7",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
                "name": "AFRL6",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
                "name": "AFRL5",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
                "name": "AFRL4",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
                "name": "AFRL3",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
                "name": "AFRL2",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
                "name": "AFRL1",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
                "name": "AFRL0",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 0..7)"
            }
        ]
    },
    "1073873956": {
        "name": "AFRH",
        "address": 1073873956,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO alternate function high\n          register",
        "fields": [
            {
                "name": "AFRH15",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
                "name": "AFRH14",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
                "name": "AFRH13",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
                "name": "AFRH12",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
                "name": "AFRH11",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
                "name": "AFRH10",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
                "name": "AFRH9",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
                "name": "AFRH8",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 8..15)"
            }
        ]
    },
    "1073872896": {
        "name": "MODER",
        "address": 1073872896,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port mode register",
        "fields": [
            {
                "name": "MODER15",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER14",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER13",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER12",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER11",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER10",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER9",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER8",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER7",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER6",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER5",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER4",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            }
        ]
    },
    "1073872900": {
        "name": "OTYPER",
        "address": 1073872900,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port output type register",
        "fields": [
            {
                "name": "OT15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            }
        ]
    },
    "1073872904": {
        "name": "OSPEEDR",
        "address": 1073872904,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port output speed\n          register",
        "fields": [
            {
                "name": "OSPEEDR15",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR14",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR13",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR12",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR11",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR10",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR9",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR8",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR7",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR6",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR5",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR4",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            }
        ]
    },
    "1073872908": {
        "name": "PUPDR",
        "address": 1073872908,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port pull-up/pull-down\n          register",
        "fields": [
            {
                "name": "PUPDR15",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR14",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR13",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR12",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR11",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR10",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR9",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR8",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR7",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR6",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR5",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR4",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            }
        ]
    },
    "1073872912": {
        "name": "IDR",
        "address": 1073872912,
        "size": 32,
        "access": "read-only",
        "desc": "GPIO port input data register",
        "fields": [
            {
                "name": "IDR15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            }
        ]
    },
    "1073872916": {
        "name": "ODR",
        "address": 1073872916,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port output data register",
        "fields": [
            {
                "name": "ODR15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            }
        ]
    },
    "1073872920": {
        "name": "BSRR",
        "address": 1073872920,
        "size": 32,
        "access": "write-only",
        "desc": "GPIO port bit set/reset\n          register",
        "fields": [
            {
                "name": "BR15",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR14",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR13",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR12",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR11",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR10",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR9",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR8",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR7",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR6",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR5",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR4",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR3",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR2",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR1",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR0",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            }
        ]
    },
    "1073872924": {
        "name": "LCKR",
        "address": 1073872924,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port configuration lock\n          register",
        "fields": [
            {
                "name": "LCKK",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            }
        ]
    },
    "1073872928": {
        "name": "AFRL",
        "address": 1073872928,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO alternate function low\n          register",
        "fields": [
            {
                "name": "AFRL7",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
                "name": "AFRL6",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
                "name": "AFRL5",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
                "name": "AFRL4",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
                "name": "AFRL3",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
                "name": "AFRL2",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
                "name": "AFRL1",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
                "name": "AFRL0",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 0..7)"
            }
        ]
    },
    "1073872932": {
        "name": "AFRH",
        "address": 1073872932,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO alternate function high\n          register",
        "fields": [
            {
                "name": "AFRH15",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
                "name": "AFRH14",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
                "name": "AFRH13",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
                "name": "AFRH12",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
                "name": "AFRH11",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
                "name": "AFRH10",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
                "name": "AFRH9",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
                "name": "AFRH8",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 8..15)"
            }
        ]
    },
    "1073764352": {
        "name": "CR1",
        "address": 1073764352,
        "size": 32,
        "access": "read-write",
        "desc": "Control register 1",
        "fields": [
            {
                "name": "SWRST",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Software reset"
            },
            {
                "name": "ALERT",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "SMBus alert"
            },
            {
                "name": "PEC",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Packet error checking"
            },
            {
                "name": "POS",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Acknowledge/PEC Position (for data\n              reception)"
            },
            {
                "name": "ACK",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Acknowledge enable"
            },
            {
                "name": "STOP",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Stop generation"
            },
            {
                "name": "START",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Start generation"
            },
            {
                "name": "NOSTRETCH",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Clock stretching disable (Slave\n              mode)"
            },
            {
                "name": "ENGC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "General call enable"
            },
            {
                "name": "ENPEC",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "PEC enable"
            },
            {
                "name": "ENARP",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "ARP enable"
            },
            {
                "name": "SMBTYPE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "SMBus type"
            },
            {
                "name": "SMBUS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "SMBus mode"
            },
            {
                "name": "PE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Peripheral enable"
            }
        ]
    },
    "1073764356": {
        "name": "CR2",
        "address": 1073764356,
        "size": 32,
        "access": "read-write",
        "desc": "Control register 2",
        "fields": [
            {
                "name": "LAST",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "DMA last transfer"
            },
            {
                "name": "DMAEN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "DMA requests enable"
            },
            {
                "name": "ITBUFEN",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Buffer interrupt enable"
            },
            {
                "name": "ITEVTEN",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Event interrupt enable"
            },
            {
                "name": "ITERREN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Error interrupt enable"
            },
            {
                "name": "FREQ",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "Peripheral clock frequency"
            }
        ]
    },
    "1073764360": {
        "name": "OAR1",
        "address": 1073764360,
        "size": 32,
        "access": "read-write",
        "desc": "Own address register 1",
        "fields": [
            {
                "name": "ADDMODE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Addressing mode (slave\n              mode)"
            },
            {
                "name": "ADD10",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Interface address"
            },
            {
                "name": "ADD7",
                "bitOffset": 1,
                "bitWidth": 7,
                "desc": "Interface address"
            },
            {
                "name": "ADD0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Interface address"
            }
        ]
    },
    "1073764364": {
        "name": "OAR2",
        "address": 1073764364,
        "size": 32,
        "access": "read-write",
        "desc": "Own address register 2",
        "fields": [
            {
                "name": "ADD2",
                "bitOffset": 1,
                "bitWidth": 7,
                "desc": "Interface address"
            },
            {
                "name": "ENDUAL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Dual addressing mode\n              enable"
            }
        ]
    },
    "1073764368": {
        "name": "DR",
        "address": 1073764368,
        "size": 32,
        "access": "read-write",
        "desc": "Data register",
        "fields": [
            {
                "name": "DR",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "8-bit data register"
            }
        ]
    },
    "1073764372": {
        "name": "SR1",
        "address": 1073764372,
        "size": 32,
        "access": "",
        "desc": "Status register 1",
        "fields": [
            {
                "name": "SMBALERT",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "SMBus alert"
            },
            {
                "name": "TIMEOUT",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Timeout or Tlow error"
            },
            {
                "name": "PECERR",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "PEC Error in reception"
            },
            {
                "name": "OVR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Overrun/Underrun"
            },
            {
                "name": "AF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Acknowledge failure"
            },
            {
                "name": "ARLO",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Arbitration lost (master\n              mode)"
            },
            {
                "name": "BERR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Bus error"
            },
            {
                "name": "TxE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Data register empty\n              (transmitters)"
            },
            {
                "name": "RxNE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Data register not empty\n              (receivers)"
            },
            {
                "name": "STOPF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Stop detection (slave\n              mode)"
            },
            {
                "name": "ADD10",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "10-bit header sent (Master\n              mode)"
            },
            {
                "name": "BTF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Byte transfer finished"
            },
            {
                "name": "ADDR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Address sent (master mode)/matched\n              (slave mode)"
            },
            {
                "name": "SB",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Start bit (Master mode)"
            }
        ]
    },
    "1073764376": {
        "name": "SR2",
        "address": 1073764376,
        "size": 32,
        "access": "read-only",
        "desc": "Status register 2",
        "fields": [
            {
                "name": "PEC",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "acket error checking\n              register"
            },
            {
                "name": "DUALF",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Dual flag (Slave mode)"
            },
            {
                "name": "SMBHOST",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "SMBus host header (Slave\n              mode)"
            },
            {
                "name": "SMBDEFAULT",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "SMBus device default address (Slave\n              mode)"
            },
            {
                "name": "GENCALL",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "General call address (Slave\n              mode)"
            },
            {
                "name": "TRA",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Transmitter/receiver"
            },
            {
                "name": "BUSY",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Bus busy"
            },
            {
                "name": "MSL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Master/slave"
            }
        ]
    },
    "1073764380": {
        "name": "CCR",
        "address": 1073764380,
        "size": 32,
        "access": "read-write",
        "desc": "Clock control register",
        "fields": [
            {
                "name": "F_S",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "I2C master mode selection"
            },
            {
                "name": "DUTY",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Fast mode duty cycle"
            },
            {
                "name": "CCR",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "Clock control register in Fast/Standard\n              mode (Master mode)"
            }
        ]
    },
    "1073764384": {
        "name": "TRISE",
        "address": 1073764384,
        "size": 32,
        "access": "read-write",
        "desc": "TRISE register",
        "fields": [
            {
                "name": "TRISE",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "Maximum rise time in Fast/Standard mode\n              (Master mode)"
            }
        ]
    },
    "1073819648": {
        "name": "CR1",
        "address": 1073819648,
        "size": 32,
        "access": "read-write",
        "desc": "control register 1",
        "fields": [
            {
                "name": "BIDIMODE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Bidirectional data mode\n              enable"
            },
            {
                "name": "BIDIOE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Output enable in bidirectional\n              mode"
            },
            {
                "name": "CRCEN",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Hardware CRC calculation\n              enable"
            },
            {
                "name": "CRCNEXT",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "CRC transfer next"
            },
            {
                "name": "DFF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Data frame format"
            },
            {
                "name": "RXONLY",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Receive only"
            },
            {
                "name": "SSM",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Software slave management"
            },
            {
                "name": "SSI",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Internal slave select"
            },
            {
                "name": "LSBFIRST",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Frame format"
            },
            {
                "name": "SPE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "SPI enable"
            },
            {
                "name": "BR",
                "bitOffset": 3,
                "bitWidth": 3,
                "desc": "Baud rate control"
            },
            {
                "name": "MSTR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Master selection"
            },
            {
                "name": "CPOL",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Clock polarity"
            },
            {
                "name": "CPHA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Clock phase"
            }
        ]
    },
    "1073819652": {
        "name": "CR2",
        "address": 1073819652,
        "size": 32,
        "access": "read-write",
        "desc": "control register 2",
        "fields": [
            {
                "name": "TXEIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Tx buffer empty interrupt\n              enable"
            },
            {
                "name": "RXNEIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "RX buffer not empty interrupt\n              enable"
            },
            {
                "name": "ERRIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Error interrupt enable"
            },
            {
                "name": "FRF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Frame format"
            },
            {
                "name": "SSOE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "SS output enable"
            },
            {
                "name": "TXDMAEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Tx buffer DMA enable"
            },
            {
                "name": "RXDMAEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Rx buffer DMA enable"
            }
        ]
    },
    "1073819656": {
        "name": "SR",
        "address": 1073819656,
        "size": 32,
        "access": "",
        "desc": "status register",
        "fields": [
            {
                "name": "TIFRFE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "TI frame format error"
            },
            {
                "name": "BSY",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Busy flag"
            },
            {
                "name": "OVR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Overrun flag"
            },
            {
                "name": "MODF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Mode fault"
            },
            {
                "name": "CRCERR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "CRC error flag"
            },
            {
                "name": "UDR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Underrun flag"
            },
            {
                "name": "CHSIDE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Channel side"
            },
            {
                "name": "TXE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Transmit buffer empty"
            },
            {
                "name": "RXNE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Receive buffer not empty"
            }
        ]
    },
    "1073819660": {
        "name": "DR",
        "address": 1073819660,
        "size": 32,
        "access": "read-write",
        "desc": "data register",
        "fields": [
            {
                "name": "DR",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Data register"
            }
        ]
    },
    "1073819664": {
        "name": "CRCPR",
        "address": 1073819664,
        "size": 32,
        "access": "read-write",
        "desc": "CRC polynomial register",
        "fields": [
            {
                "name": "CRCPOLY",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "CRC polynomial register"
            }
        ]
    },
    "1073819668": {
        "name": "RXCRCR",
        "address": 1073819668,
        "size": 32,
        "access": "read-only",
        "desc": "RX CRC register",
        "fields": [
            {
                "name": "RxCRC",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Rx CRC register"
            }
        ]
    },
    "1073819672": {
        "name": "TXCRCR",
        "address": 1073819672,
        "size": 32,
        "access": "read-only",
        "desc": "TX CRC register",
        "fields": [
            {
                "name": "TxCRC",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Tx CRC register"
            }
        ]
    },
    "1073819676": {
        "name": "I2SCFGR",
        "address": 1073819676,
        "size": 32,
        "access": "read-write",
        "desc": "I2S configuration register",
        "fields": [
            {
                "name": "I2SMOD",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "I2S mode selection"
            },
            {
                "name": "I2SE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "I2S Enable"
            },
            {
                "name": "I2SCFG",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "I2S configuration mode"
            },
            {
                "name": "PCMSYNC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "PCM frame synchronization"
            },
            {
                "name": "I2SSTD",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "I2S standard selection"
            },
            {
                "name": "CKPOL",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Steady state clock\n              polarity"
            },
            {
                "name": "DATLEN",
                "bitOffset": 1,
                "bitWidth": 2,
                "desc": "Data length to be\n              transferred"
            },
            {
                "name": "CHLEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Channel length (number of bits per audio\n              channel)"
            }
        ]
    },
    "1073819680": {
        "name": "I2SPR",
        "address": 1073819680,
        "size": 32,
        "access": "read-write",
        "desc": "I2S prescaler register",
        "fields": [
            {
                "name": "MCKOE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Master clock output enable"
            },
            {
                "name": "ODD",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Odd factor for the\n              prescaler"
            },
            {
                "name": "I2SDIV",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "I2S Linear prescaler"
            }
        ]
    },
    "1073745920": {
        "name": "CR1",
        "address": 1073745920,
        "size": 32,
        "access": "read-write",
        "desc": "control register 1",
        "fields": [
            {
                "name": "ARPE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Auto-reload preload enable"
            },
            {
                "name": "OPM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "One-pulse mode"
            },
            {
                "name": "URS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Update request source"
            },
            {
                "name": "UDIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Update disable"
            },
            {
                "name": "CEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Counter enable"
            }
        ]
    },
    "1073745924": {
        "name": "CR2",
        "address": 1073745924,
        "size": 32,
        "access": "read-write",
        "desc": "control register 2",
        "fields": [
            {
                "name": "MMS",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Master mode selection"
            }
        ]
    },
    "1073745932": {
        "name": "DIER",
        "address": 1073745932,
        "size": 32,
        "access": "read-write",
        "desc": "DMA/Interrupt enable register",
        "fields": [
            {
                "name": "UDE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Update DMA request enable"
            },
            {
                "name": "UIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt enable"
            }
        ]
    },
    "1073745936": {
        "name": "SR",
        "address": 1073745936,
        "size": 32,
        "access": "read-write",
        "desc": "status register",
        "fields": [
            {
                "name": "UIF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt flag"
            }
        ]
    },
    "1073745940": {
        "name": "EGR",
        "address": 1073745940,
        "size": 32,
        "access": "write-only",
        "desc": "event generation register",
        "fields": [
            {
                "name": "UG",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update generation"
            }
        ]
    },
    "1073745956": {
        "name": "CNT",
        "address": 1073745956,
        "size": 32,
        "access": "read-write",
        "desc": "counter",
        "fields": [
            {
                "name": "CNT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Low counter value"
            }
        ]
    },
    "1073745960": {
        "name": "PSC",
        "address": 1073745960,
        "size": 32,
        "access": "read-write",
        "desc": "prescaler",
        "fields": [
            {
                "name": "PSC",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Prescaler value"
            }
        ]
    },
    "1073745964": {
        "name": "ARR",
        "address": 1073745964,
        "size": 32,
        "access": "read-write",
        "desc": "auto-reload register",
        "fields": [
            {
                "name": "ARR",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Low Auto-reload value"
            }
        ]
    },
    "1074266112": {
        "name": "CR",
        "address": 1074266112,
        "size": 32,
        "access": "read-write",
        "desc": "control register",
        "fields": [
            {
                "name": "IE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Interrupt enable"
            },
            {
                "name": "RNGEN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Random number generator\n              enable"
            }
        ]
    },
    "1074266116": {
        "name": "SR",
        "address": 1074266116,
        "size": 32,
        "access": "",
        "desc": "status register",
        "fields": [
            {
                "name": "SEIS",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Seed error interrupt\n              status"
            },
            {
                "name": "CEIS",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Clock error interrupt\n              status"
            },
            {
                "name": "SECS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Seed error current status"
            },
            {
                "name": "CECS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Clock error current status"
            },
            {
                "name": "DRDY",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Data ready"
            }
        ]
    },
    "1074266120": {
        "name": "DR",
        "address": 1074266120,
        "size": 32,
        "access": "read-only",
        "desc": "data register",
        "fields": [
            {
                "name": "RNDATA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Random data"
            }
        ]
    },
    "1073771520": {
        "name": "CR",
        "address": 1073771520,
        "size": 32,
        "access": "read-write",
        "desc": "control register",
        "fields": [
            {
                "name": "DMAUDRIE2",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "DAC channel2 DMA underrun interrupt\n              enable"
            },
            {
                "name": "DMAEN2",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "DAC channel2 DMA enable"
            },
            {
                "name": "MAMP2",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "DAC channel2 mask/amplitude\n              selector"
            },
            {
                "name": "WAVE2",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "DAC channel2 noise/triangle wave\n              generation enable"
            },
            {
                "name": "TSEL2",
                "bitOffset": 19,
                "bitWidth": 3,
                "desc": "DAC channel2 trigger\n              selection"
            },
            {
                "name": "TEN2",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "DAC channel2 trigger\n              enable"
            },
            {
                "name": "BOFF2",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "DAC channel2 output buffer\n              disable"
            },
            {
                "name": "EN2",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "DAC channel2 enable"
            },
            {
                "name": "DMAUDRIE1",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "DAC channel1 DMA Underrun Interrupt\n              enable"
            },
            {
                "name": "DMAEN1",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "DAC channel1 DMA enable"
            },
            {
                "name": "MAMP1",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "DAC channel1 mask/amplitude\n              selector"
            },
            {
                "name": "WAVE1",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "DAC channel1 noise/triangle wave\n              generation enable"
            },
            {
                "name": "TSEL1",
                "bitOffset": 3,
                "bitWidth": 3,
                "desc": "DAC channel1 trigger\n              selection"
            },
            {
                "name": "TEN1",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "DAC channel1 trigger\n              enable"
            },
            {
                "name": "BOFF1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "DAC channel1 output buffer\n              disable"
            },
            {
                "name": "EN1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "DAC channel1 enable"
            }
        ]
    },
    "1073771524": {
        "name": "SWTRIGR",
        "address": 1073771524,
        "size": 32,
        "access": "write-only",
        "desc": "software trigger register",
        "fields": [
            {
                "name": "SWTRIG2",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "DAC channel2 software\n              trigger"
            },
            {
                "name": "SWTRIG1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "DAC channel1 software\n              trigger"
            }
        ]
    },
    "1073771528": {
        "name": "DHR12R1",
        "address": 1073771528,
        "size": 32,
        "access": "read-write",
        "desc": "channel1 12-bit right-aligned data holding\n          register",
        "fields": [
            {
                "name": "DACC1DHR",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "DAC channel1 12-bit right-aligned\n              data"
            }
        ]
    },
    "1073771532": {
        "name": "DHR12L1",
        "address": 1073771532,
        "size": 32,
        "access": "read-write",
        "desc": "channel1 12-bit left aligned data holding\n          register",
        "fields": [
            {
                "name": "DACC1DHR",
                "bitOffset": 4,
                "bitWidth": 12,
                "desc": "DAC channel1 12-bit left-aligned\n              data"
            }
        ]
    },
    "1073771536": {
        "name": "DHR8R1",
        "address": 1073771536,
        "size": 32,
        "access": "read-write",
        "desc": "channel1 8-bit right aligned data holding\n          register",
        "fields": [
            {
                "name": "DACC1DHR",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "DAC channel1 8-bit right-aligned\n              data"
            }
        ]
    },
    "1073771540": {
        "name": "DHR12R2",
        "address": 1073771540,
        "size": 32,
        "access": "read-write",
        "desc": "channel2 12-bit right aligned data holding\n          register",
        "fields": [
            {
                "name": "DACC2DHR",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "DAC channel2 12-bit right-aligned\n              data"
            }
        ]
    },
    "1073771544": {
        "name": "DHR12L2",
        "address": 1073771544,
        "size": 32,
        "access": "read-write",
        "desc": "channel2 12-bit left aligned data holding\n          register",
        "fields": [
            {
                "name": "DACC2DHR",
                "bitOffset": 4,
                "bitWidth": 12,
                "desc": "DAC channel2 12-bit left-aligned\n              data"
            }
        ]
    },
    "1073771548": {
        "name": "DHR8R2",
        "address": 1073771548,
        "size": 32,
        "access": "read-write",
        "desc": "channel2 8-bit right-aligned data holding\n          register",
        "fields": [
            {
                "name": "DACC2DHR",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "DAC channel2 8-bit right-aligned\n              data"
            }
        ]
    },
    "1073771552": {
        "name": "DHR12RD",
        "address": 1073771552,
        "size": 32,
        "access": "read-write",
        "desc": "Dual DAC 12-bit right-aligned data holding\n          register",
        "fields": [
            {
                "name": "DACC2DHR",
                "bitOffset": 16,
                "bitWidth": 12,
                "desc": "DAC channel2 12-bit right-aligned\n              data"
            },
            {
                "name": "DACC1DHR",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "DAC channel1 12-bit right-aligned\n              data"
            }
        ]
    },
    "1073771556": {
        "name": "DHR12LD",
        "address": 1073771556,
        "size": 32,
        "access": "read-write",
        "desc": "DUAL DAC 12-bit left aligned data holding\n          register",
        "fields": [
            {
                "name": "DACC2DHR",
                "bitOffset": 20,
                "bitWidth": 12,
                "desc": "DAC channel2 12-bit left-aligned\n              data"
            },
            {
                "name": "DACC1DHR",
                "bitOffset": 4,
                "bitWidth": 12,
                "desc": "DAC channel1 12-bit left-aligned\n              data"
            }
        ]
    },
    "1073771560": {
        "name": "DHR8RD",
        "address": 1073771560,
        "size": 32,
        "access": "read-write",
        "desc": "DUAL DAC 8-bit right aligned data holding\n          register",
        "fields": [
            {
                "name": "DACC2DHR",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "DAC channel2 8-bit right-aligned\n              data"
            },
            {
                "name": "DACC1DHR",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "DAC channel1 8-bit right-aligned\n              data"
            }
        ]
    },
    "1073771564": {
        "name": "DOR1",
        "address": 1073771564,
        "size": 32,
        "access": "read-only",
        "desc": "channel1 data output register",
        "fields": [
            {
                "name": "DACC1DOR",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "DAC channel1 data output"
            }
        ]
    },
    "1073771568": {
        "name": "DOR2",
        "address": 1073771568,
        "size": 32,
        "access": "read-only",
        "desc": "channel2 data output register",
        "fields": [
            {
                "name": "DACC2DOR",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "DAC channel2 data output"
            }
        ]
    },
    "1073771572": {
        "name": "SR",
        "address": 1073771572,
        "size": 32,
        "access": "read-write",
        "desc": "status register",
        "fields": [
            {
                "name": "DMAUDR2",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "DAC channel2 DMA underrun\n              flag"
            },
            {
                "name": "DMAUDR1",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "DAC channel1 DMA underrun\n              flag"
            }
        ]
    },
    "1073751040": {
        "name": "ISR",
        "address": 1073751040,
        "size": 32,
        "access": "read-only",
        "desc": "Interrupt and Status Register",
        "fields": [
            {
                "name": "DOWN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Counter direction change up to\n              down"
            },
            {
                "name": "UP",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Counter direction change down to\n              up"
            },
            {
                "name": "ARROK",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Autoreload register update\n              OK"
            },
            {
                "name": "CMPOK",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Compare register update OK"
            },
            {
                "name": "EXTTRIG",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "External trigger edge\n              event"
            },
            {
                "name": "ARRM",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Autoreload match"
            },
            {
                "name": "CMPM",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Compare match"
            }
        ]
    },
    "1073751044": {
        "name": "ICR",
        "address": 1073751044,
        "size": 32,
        "access": "write-only",
        "desc": "Interrupt Clear Register",
        "fields": [
            {
                "name": "DOWNCF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Direction change to down Clear\n              Flag"
            },
            {
                "name": "UPCF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Direction change to UP Clear\n              Flag"
            },
            {
                "name": "ARROKCF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Autoreload register update OK Clear\n              Flag"
            },
            {
                "name": "CMPOKCF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Compare register update OK Clear\n              Flag"
            },
            {
                "name": "EXTTRIGCF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "External trigger valid edge Clear\n              Flag"
            },
            {
                "name": "ARRMCF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Autoreload match Clear\n              Flag"
            },
            {
                "name": "CMPMCF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "compare match Clear Flag"
            }
        ]
    },
    "1073751048": {
        "name": "IER",
        "address": 1073751048,
        "size": 32,
        "access": "read-write",
        "desc": "Interrupt Enable Register",
        "fields": [
            {
                "name": "DOWNIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Direction change to down Interrupt\n              Enable"
            },
            {
                "name": "UPIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Direction change to UP Interrupt\n              Enable"
            },
            {
                "name": "ARROKIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Autoreload register update OK Interrupt\n              Enable"
            },
            {
                "name": "CMPOKIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Compare register update OK Interrupt\n              Enable"
            },
            {
                "name": "EXTTRIGIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "External trigger valid edge Interrupt\n              Enable"
            },
            {
                "name": "ARRMIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Autoreload match Interrupt\n              Enable"
            },
            {
                "name": "CMPMIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Compare match Interrupt\n              Enable"
            }
        ]
    },
    "1073751052": {
        "name": "CFGR",
        "address": 1073751052,
        "size": 32,
        "access": "read-write",
        "desc": "Configuration Register",
        "fields": [
            {
                "name": "ENC",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Encoder mode enable"
            },
            {
                "name": "COUNTMODE",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "counter mode enabled"
            },
            {
                "name": "PRELOAD",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Registers update mode"
            },
            {
                "name": "WAVPOL",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Waveform shape polarity"
            },
            {
                "name": "WAVE",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Waveform shape"
            },
            {
                "name": "TIMOUT",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Timeout enable"
            },
            {
                "name": "TRIGEN",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "Trigger enable and\n              polarity"
            },
            {
                "name": "TRIGSEL",
                "bitOffset": 13,
                "bitWidth": 3,
                "desc": "Trigger selector"
            },
            {
                "name": "PRESC",
                "bitOffset": 9,
                "bitWidth": 3,
                "desc": "Clock prescaler"
            },
            {
                "name": "TRGFLT",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Configurable digital filter for\n              trigger"
            },
            {
                "name": "CKFLT",
                "bitOffset": 3,
                "bitWidth": 2,
                "desc": "Configurable digital filter for external\n              clock"
            },
            {
                "name": "CKPOL",
                "bitOffset": 1,
                "bitWidth": 2,
                "desc": "Clock Polarity"
            },
            {
                "name": "CKSEL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Clock selector"
            }
        ]
    },
    "1073751056": {
        "name": "CR",
        "address": 1073751056,
        "size": 32,
        "access": "read-write",
        "desc": "Control Register",
        "fields": [
            {
                "name": "CNTSTRT",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Timer start in continuous\n              mode"
            },
            {
                "name": "SNGSTRT",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "LPTIM start in single mode"
            },
            {
                "name": "ENABLE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "LPTIM Enable"
            }
        ]
    },
    "1073751060": {
        "name": "CMP",
        "address": 1073751060,
        "size": 32,
        "access": "read-write",
        "desc": "Compare Register",
        "fields": [
            {
                "name": "CMP",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Compare value"
            }
        ]
    },
    "1073751064": {
        "name": "ARR",
        "address": 1073751064,
        "size": 32,
        "access": "read-write",
        "desc": "Autoreload Register",
        "fields": [
            {
                "name": "ARR",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Auto reload value"
            }
        ]
    },
    "1073751068": {
        "name": "CNT",
        "address": 1073751068,
        "size": 32,
        "access": "read-only",
        "desc": "Counter Register",
        "fields": [
            {
                "name": "CNT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Counter value"
            }
        ]
    },
    "1073751072": {
        "name": "OPTR",
        "address": 1073751072,
        "size": 32,
        "access": "read-write",
        "desc": "Option Register",
        "fields": [
            {
                "name": "OR",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "OR"
            }
        ]
    },
    "1073766400": {
        "name": "CR1",
        "address": 1073766400,
        "size": 32,
        "access": "read-write",
        "desc": "Control register 1",
        "fields": [
            {
                "name": "PE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Peripheral enable"
            },
            {
                "name": "TXIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TX Interrupt enable"
            },
            {
                "name": "RXIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "RX Interrupt enable"
            },
            {
                "name": "ADDRIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Address match interrupt enable (slave\n              only)"
            },
            {
                "name": "NACKIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Not acknowledge received interrupt\n              enable"
            },
            {
                "name": "STOPIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "STOP detection Interrupt\n              enable"
            },
            {
                "name": "TCIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Transfer Complete interrupt\n              enable"
            },
            {
                "name": "ERRIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Error interrupts enable"
            },
            {
                "name": "DNF",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Digital noise filter"
            },
            {
                "name": "ANFOFF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Analog noise filter OFF"
            },
            {
                "name": "TXDMAEN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "DMA transmission requests\n              enable"
            },
            {
                "name": "RXDMAEN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "DMA reception requests\n              enable"
            },
            {
                "name": "SBC",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Slave byte control"
            },
            {
                "name": "NOSTRETCH",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Clock stretching disable"
            },
            {
                "name": "WUPEN",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Wakeup from STOP enable"
            },
            {
                "name": "GCEN",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "General call enable"
            },
            {
                "name": "SMBHEN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "SMBus Host address enable"
            },
            {
                "name": "SMBDEN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "SMBus Device Default address\n              enable"
            },
            {
                "name": "ALERTEN",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "SMBUS alert enable"
            },
            {
                "name": "PECEN",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "PEC enable"
            }
        ]
    },
    "1073766404": {
        "name": "CR2",
        "address": 1073766404,
        "size": 32,
        "access": "read-write",
        "desc": "Control register 2",
        "fields": [
            {
                "name": "PECBYTE",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Packet error checking byte"
            },
            {
                "name": "AUTOEND",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Automatic end mode (master\n              mode)"
            },
            {
                "name": "RELOAD",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "NBYTES reload mode"
            },
            {
                "name": "NBYTES",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Number of bytes"
            },
            {
                "name": "NACK",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "NACK generation (slave\n              mode)"
            },
            {
                "name": "STOP",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Stop generation (master\n              mode)"
            },
            {
                "name": "START",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Start generation"
            },
            {
                "name": "HEAD10R",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "10-bit address header only read\n              direction (master receiver mode)"
            },
            {
                "name": "ADD10",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "10-bit addressing mode (master\n              mode)"
            },
            {
                "name": "RD_WRN",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Transfer direction (master\n              mode)"
            },
            {
                "name": "SADD",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "Slave address bit (master\n              mode)"
            }
        ]
    },
    "1073766408": {
        "name": "OAR1",
        "address": 1073766408,
        "size": 32,
        "access": "read-write",
        "desc": "Own address register 1",
        "fields": [
            {
                "name": "OA1",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "Interface address"
            },
            {
                "name": "OA1MODE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Own Address 1 10-bit mode"
            },
            {
                "name": "OA1EN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Own Address 1 enable"
            }
        ]
    },
    "1073766412": {
        "name": "OAR2",
        "address": 1073766412,
        "size": 32,
        "access": "read-write",
        "desc": "Own address register 2",
        "fields": [
            {
                "name": "OA2",
                "bitOffset": 1,
                "bitWidth": 7,
                "desc": "Interface address"
            },
            {
                "name": "OA2MSK",
                "bitOffset": 8,
                "bitWidth": 3,
                "desc": "Own Address 2 masks"
            },
            {
                "name": "OA2EN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Own Address 2 enable"
            }
        ]
    },
    "1073766416": {
        "name": "TIMINGR",
        "address": 1073766416,
        "size": 32,
        "access": "read-write",
        "desc": "Timing register",
        "fields": [
            {
                "name": "SCLL",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "SCL low period (master\n              mode)"
            },
            {
                "name": "SCLH",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "SCL high period (master\n              mode)"
            },
            {
                "name": "SDADEL",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Data hold time"
            },
            {
                "name": "SCLDEL",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Data setup time"
            },
            {
                "name": "PRESC",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "Timing prescaler"
            }
        ]
    },
    "1073766420": {
        "name": "TIMEOUTR",
        "address": 1073766420,
        "size": 32,
        "access": "read-write",
        "desc": "Status register 1",
        "fields": [
            {
                "name": "TIMEOUTA",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "Bus timeout A"
            },
            {
                "name": "TIDLE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Idle clock timeout\n              detection"
            },
            {
                "name": "TIMOUTEN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Clock timeout enable"
            },
            {
                "name": "TIMEOUTB",
                "bitOffset": 16,
                "bitWidth": 12,
                "desc": "Bus timeout B"
            },
            {
                "name": "TEXTEN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Extended clock timeout\n              enable"
            }
        ]
    },
    "1073766424": {
        "name": "ISR",
        "address": 1073766424,
        "size": 32,
        "access": "",
        "desc": "Interrupt and Status register",
        "fields": [
            {
                "name": "ADDCODE",
                "bitOffset": 17,
                "bitWidth": 7,
                "desc": "Address match code (Slave\n              mode)"
            },
            {
                "name": "DIR",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Transfer direction (Slave\n              mode)"
            },
            {
                "name": "BUSY",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Bus busy"
            },
            {
                "name": "ALERT",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "SMBus alert"
            },
            {
                "name": "TIMEOUT",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Timeout or t_low detection\n              flag"
            },
            {
                "name": "PECERR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "PEC Error in reception"
            },
            {
                "name": "OVR",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Overrun/Underrun (slave\n              mode)"
            },
            {
                "name": "ARLO",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Arbitration lost"
            },
            {
                "name": "BERR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Bus error"
            },
            {
                "name": "TCR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transfer Complete Reload"
            },
            {
                "name": "TC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Transfer Complete (master\n              mode)"
            },
            {
                "name": "STOPF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Stop detection flag"
            },
            {
                "name": "NACKF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Not acknowledge received\n              flag"
            },
            {
                "name": "ADDR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Address matched (slave\n              mode)"
            },
            {
                "name": "RXNE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Receive data register not empty\n              (receivers)"
            },
            {
                "name": "TXIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Transmit interrupt status\n              (transmitters)"
            },
            {
                "name": "TXE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Transmit data register empty\n              (transmitters)"
            }
        ]
    },
    "1073766428": {
        "name": "ICR",
        "address": 1073766428,
        "size": 32,
        "access": "write-only",
        "desc": "Interrupt clear register",
        "fields": [
            {
                "name": "ALERTCF",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Alert flag clear"
            },
            {
                "name": "TIMOUTCF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Timeout detection flag\n              clear"
            },
            {
                "name": "PECCF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "PEC Error flag clear"
            },
            {
                "name": "OVRCF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Overrun/Underrun flag\n              clear"
            },
            {
                "name": "ARLOCF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Arbitration lost flag\n              clear"
            },
            {
                "name": "BERRCF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Bus error flag clear"
            },
            {
                "name": "STOPCF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Stop detection flag clear"
            },
            {
                "name": "NACKCF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Not Acknowledge flag clear"
            },
            {
                "name": "ADDRCF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Address Matched flag clear"
            }
        ]
    },
    "1073766432": {
        "name": "PECR",
        "address": 1073766432,
        "size": 32,
        "access": "read-only",
        "desc": "PEC register",
        "fields": [
            {
                "name": "PEC",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Packet error checking\n              register"
            }
        ]
    },
    "1073766436": {
        "name": "RXDR",
        "address": 1073766436,
        "size": 32,
        "access": "read-only",
        "desc": "Receive data register",
        "fields": [
            {
                "name": "RXDATA",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "8-bit receive data"
            }
        ]
    },
    "1073766440": {
        "name": "TXDR",
        "address": 1073766440,
        "size": 32,
        "access": "read-write",
        "desc": "Transmit data register",
        "fields": [
            {
                "name": "TXDATA",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "8-bit transmit data"
            }
        ]
    }
}