/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 376 288)
	(text "sdram_controller" (rect 5 0 72 12)(font "Arial" ))
	(text "inst" (rect 8 256 20 268)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "wr_addr[HADDR_WIDTH-1..0]" (rect 0 0 130 12)(font "Arial" ))
		(text "wr_addr[HADDR_WIDTH-1..0]" (rect 21 27 151 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "wr_data[15..0]" (rect 0 0 55 12)(font "Arial" ))
		(text "wr_data[15..0]" (rect 21 43 76 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "wr_enable" (rect 0 0 40 12)(font "Arial" ))
		(text "wr_enable" (rect 21 59 61 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 1))
	)
	(port
		(pt 0 80)
		(input)
		(text "rd_addr[HADDR_WIDTH-1..0]" (rect 0 0 129 12)(font "Arial" ))
		(text "rd_addr[HADDR_WIDTH-1..0]" (rect 21 75 150 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80)(line_width 3))
	)
	(port
		(pt 0 96)
		(input)
		(text "rd_enable" (rect 0 0 38 12)(font "Arial" ))
		(text "rd_enable" (rect 21 91 59 103)(font "Arial" ))
		(line (pt 0 96)(pt 16 96)(line_width 1))
	)
	(port
		(pt 0 112)
		(input)
		(text "rst_n" (rect 0 0 21 12)(font "Arial" ))
		(text "rst_n" (rect 21 107 42 119)(font "Arial" ))
		(line (pt 0 112)(pt 16 112)(line_width 1))
	)
	(port
		(pt 0 128)
		(input)
		(text "clk" (rect 0 0 10 12)(font "Arial" ))
		(text "clk" (rect 21 123 31 135)(font "Arial" ))
		(line (pt 0 128)(pt 16 128)(line_width 1))
	)
	(port
		(pt 360 32)
		(output)
		(text "rd_data[15..0]" (rect 0 0 54 12)(font "Arial" ))
		(text "rd_data[15..0]" (rect 285 27 339 39)(font "Arial" ))
		(line (pt 360 32)(pt 344 32)(line_width 3))
	)
	(port
		(pt 360 48)
		(output)
		(text "rd_ready" (rect 0 0 37 12)(font "Arial" ))
		(text "rd_ready" (rect 302 43 339 55)(font "Arial" ))
		(line (pt 360 48)(pt 344 48)(line_width 1))
	)
	(port
		(pt 360 64)
		(output)
		(text "busy" (rect 0 0 20 12)(font "Arial" ))
		(text "busy" (rect 319 59 339 71)(font "Arial" ))
		(line (pt 360 64)(pt 344 64)(line_width 1))
	)
	(port
		(pt 360 80)
		(output)
		(text "addr[SDRADDR_WIDTH-1..0]" (rect 0 0 129 12)(font "Arial" ))
		(text "addr[SDRADDR_WIDTH-1..0]" (rect 210 75 339 87)(font "Arial" ))
		(line (pt 360 80)(pt 344 80)(line_width 3))
	)
	(port
		(pt 360 96)
		(output)
		(text "bank_addr[BANK_WIDTH-1..0]" (rect 0 0 130 12)(font "Arial" ))
		(text "bank_addr[BANK_WIDTH-1..0]" (rect 209 91 339 103)(font "Arial" ))
		(line (pt 360 96)(pt 344 96)(line_width 3))
	)
	(port
		(pt 360 128)
		(output)
		(text "clock_enable" (rect 0 0 50 12)(font "Arial" ))
		(text "clock_enable" (rect 289 123 339 135)(font "Arial" ))
		(line (pt 360 128)(pt 344 128)(line_width 1))
	)
	(port
		(pt 360 144)
		(output)
		(text "cs_n" (rect 0 0 20 12)(font "Arial" ))
		(text "cs_n" (rect 319 139 339 151)(font "Arial" ))
		(line (pt 360 144)(pt 344 144)(line_width 1))
	)
	(port
		(pt 360 160)
		(output)
		(text "ras_n" (rect 0 0 23 12)(font "Arial" ))
		(text "ras_n" (rect 316 155 339 167)(font "Arial" ))
		(line (pt 360 160)(pt 344 160)(line_width 1))
	)
	(port
		(pt 360 176)
		(output)
		(text "cas_n" (rect 0 0 24 12)(font "Arial" ))
		(text "cas_n" (rect 315 171 339 183)(font "Arial" ))
		(line (pt 360 176)(pt 344 176)(line_width 1))
	)
	(port
		(pt 360 192)
		(output)
		(text "we_n" (rect 0 0 21 12)(font "Arial" ))
		(text "we_n" (rect 318 187 339 199)(font "Arial" ))
		(line (pt 360 192)(pt 344 192)(line_width 1))
	)
	(port
		(pt 360 208)
		(output)
		(text "data_mask_low" (rect 0 0 62 12)(font "Arial" ))
		(text "data_mask_low" (rect 277 203 339 215)(font "Arial" ))
		(line (pt 360 208)(pt 344 208)(line_width 1))
	)
	(port
		(pt 360 224)
		(output)
		(text "data_mask_high" (rect 0 0 66 12)(font "Arial" ))
		(text "data_mask_high" (rect 273 219 339 231)(font "Arial" ))
		(line (pt 360 224)(pt 344 224)(line_width 1))
	)
	(port
		(pt 360 112)
		(bidir)
		(text "data[15..0]" (rect 0 0 40 12)(font "Arial" ))
		(text "data[15..0]" (rect 299 107 339 119)(font "Arial" ))
		(line (pt 360 112)(pt 344 112)(line_width 3))
	)
	(parameter
		"ROW_WIDTH"
		"13"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"COL_WIDTH"
		"9"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"BANK_WIDTH"
		"2"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"SDRADDR_WIDTH"
		""
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"HADDR_WIDTH"
		""
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"CLK_FREQUENCY"
		"48"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"REFRESH_TIME"
		"64"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"REFRESH_COUNT"
		"8192"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(drawing
		(rectangle (rect 16 16 344 256)(line_width 1))
	)
	(annotation_block (parameter)(rect 376 -64 476 16))
)
