Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun Jun 25 13:48:43 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_design_analysis -file ./report/loop_imperfect_design_analysis_routed.rpt
| Design       : bd_0_wrapper
| Device       : xc7k160t
| Design State : Physopt postRoute
-------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. Initial Estimated Router Congestion Reporting
5. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+---------------------------------------------+
|      Characteristics      |                   Path #1                   |
+---------------------------+---------------------------------------------+
| Requirement               |                                       4.000 |
| Path Delay                |                                       2.861 |
| Logic Delay               | 0.987(35%)                                  |
| Net Delay                 | 1.874(65%)                                  |
| Clock Skew                |                                      -0.034 |
| Slack                     |                                       0.587 |
| Clock Relationship        | Safely Timed                                |
| Logic Levels              |                                           4 |
| Routes                    |                                           0 |
| Logical Path              | DSP48E1 CARRY4 CARRY4 CARRY4 CARRY4 DSP48E1 |
| Start Point Clock         | ap_clk                                      |
| End Point Clock           | ap_clk                                      |
| DSP Block                 | Seq                                         |
| BRAM                      | None                                        |
| IO Crossings              |                                           0 |
| Config Crossings          |                                           0 |
| SLR Crossings             |                                           0 |
| PBlocks                   |                                           0 |
| High Fanout               |                                           1 |
| Dont Touch                |                                           0 |
| Mark Debug                |                                           0 |
| Start Point Pin Primitive | DSP48E1/CLK                                 |
| End Point Pin Primitive   | DSP48E1/B[13]                               |
| Start Point Pin           | buff2_reg/CLK                               |
| End Point Pin             | buff1_reg/B[13]                             |
+---------------------------+---------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (308, 500)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+----+----+----+----+----+---+---+---+---+
| End Point Clock | Requirement |  0  |  1 |  2 |  3 |  4 |  5 | 6 | 7 | 8 | 9 |
+-----------------+-------------+-----+----+----+----+----+----+---+---+---+---+
| ap_clk          | 4.000ns     | 680 | 50 | 78 | 79 | 68 | 23 | 8 | 4 | 4 | 6 |
+-----------------+-------------+-----+----+----+----+----+----+---+---+---+---+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No congestion windows are found above level 5


4. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Percentage Tiles | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+


5. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


