Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Sep 19 09:31:15 2022
| Host         : LAPTOP-GQ2R1443 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file cronometro_control_sets_placed.rpt
| Design       : cronometro
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    17 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              63 |           26 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               8 |            4 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------+---------------+-----------------------+------------------+----------------+
|   Clock Signal  | Enable Signal |    Set/Reset Signal   | Slice Load Count | Bel Load Count |
+-----------------+---------------+-----------------------+------------------+----------------+
|  to_stop_reg/G0 |               |                       |                1 |              1 |
|  clk_IBUF_BUFG  |               | var_min[3]_i_1_n_0    |                2 |              4 |
|  clk_IBUF_BUFG  |               | var_un_sec[3]_i_1_n_0 |                2 |              4 |
|  print          |               |                       |                6 |             14 |
|  clk_IBUF_BUFG  |               |                       |               19 |             48 |
+-----------------+---------------+-----------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 4      |                     2 |
| 14     |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


