$date
    Dec  3, 2025  18:58:34
$end
$version
    TOOL:	ncsim(64)	15.20-s079
$end
$timescale
    1 ps
$end

$scope module tb_cardinal_router $end
$var reg       1 !    clk  $end
$var reg       1 "    reset  $end
$var reg       1 #    up_si  $end
$var reg       1 $    down_si  $end
$var reg       1 %    left_si  $end
$var reg       1 &    right_si  $end
$var reg       1 '    NIC_si  $end
$var reg      64 (    up_di [63:0] $end
$var reg      64 )    down_di [63:0] $end
$var reg      64 *    left_di [63:0] $end
$var reg      64 +    right_di [63:0] $end
$var reg      64 ,    NIC_di [63:0] $end
$var wire      1 -    up_ri  $end
$var wire      1 .    down_ri  $end
$var wire      1 /    left_ri  $end
$var wire      1 0    right_ri  $end
$var wire      1 1    NIC_ri  $end
$var wire      1 2    up_so  $end
$var wire      1 3    down_so  $end
$var wire      1 4    left_so  $end
$var wire      1 5    right_so  $end
$var wire      1 6    NIC_so  $end
$var wire     64 7    up_do [63:0] $end
$var wire     64 8    down_do [63:0] $end
$var wire     64 9    left_do [63:0] $end
$var wire     64 :    right_do [63:0] $end
$var wire     64 ;    NIC_do [63:0] $end
$var reg       1 <    up_ro  $end
$var reg       1 =    down_ro  $end
$var reg       1 >    left_ro  $end
$var reg       1 ?    right_ro  $end
$var reg       1 @    NIC_ro  $end
$var wire      1 A    polarity_to_NIC  $end
$var reg      64 B    flit_s [63:0] $end
$var reg      64 C    flit_n [63:0] $end
$var reg      64 D    flit_w [63:0] $end
$var reg      64 E    flit_e [63:0] $end
$var reg      64 F    flit_nic [63:0] $end
$var reg      64 G    flit_local [63:0] $end

$scope module uut $end
$var wire      1 H    clk  $end
$var wire      1 I    reset  $end
$var wire      1 J    up_si  $end
$var wire      1 K    down_si  $end
$var wire      1 L    left_si  $end
$var wire      1 M    right_si  $end
$var wire      1 N    NIC_si  $end
$var wire     64 O    up_di [63:0] $end
$var wire     64 P    down_di [63:0] $end
$var wire     64 Q    left_di [63:0] $end
$var wire     64 R    right_di [63:0] $end
$var wire     64 S    NIC_di [63:0] $end
$var wire      1 -    up_ri  $end
$var wire      1 .    down_ri  $end
$var wire      1 /    left_ri  $end
$var wire      1 0    right_ri  $end
$var wire      1 1    NIC_ri  $end
$var wire      1 2    up_so  $end
$var wire      1 3    down_so  $end
$var wire      1 4    left_so  $end
$var wire      1 5    right_so  $end
$var wire      1 6    NIC_so  $end
$var wire     64 7    up_do [63:0] $end
$var wire     64 8    down_do [63:0] $end
$var wire     64 9    left_do [63:0] $end
$var wire     64 :    right_do [63:0] $end
$var wire     64 ;    NIC_do [63:0] $end
$var wire      1 T    up_ro  $end
$var wire      1 U    down_ro  $end
$var wire      1 V    left_ro  $end
$var wire      1 W    right_ro  $end
$var wire      1 X    NIC_ro  $end
$var wire      1 A    polarity_to_NIC  $end
$var reg       1 Y    polarity  $end
$var wire      1 Z    U2L_si  $end
$var wire      1 [    U2R_si  $end
$var wire      1 \    U2D_si  $end
$var wire      1 ]    U2N_si  $end
$var wire     64 ^    U2L_di [63:0] $end
$var wire     64 _    U2R_di [63:0] $end
$var wire     64 `    U2D_di [63:0] $end
$var wire     64 a    U2N_di [63:0] $end
$var wire      1 b    U2L_ri  $end
$var wire      1 c    U2R_ri  $end
$var wire      1 d    U2D_ri  $end
$var wire      1 e    U2N_ri  $end
$var wire      1 f    D2L_si  $end
$var wire      1 g    D2R_si  $end
$var wire      1 h    D2U_si  $end
$var wire      1 i    D2N_si  $end
$var wire     64 j    D2L_di [63:0] $end
$var wire     64 k    D2R_di [63:0] $end
$var wire     64 l    D2U_di [63:0] $end
$var wire     64 m    D2N_di [63:0] $end
$var wire      1 n    D2L_ri  $end
$var wire      1 o    D2R_ri  $end
$var wire      1 p    D2U_ri  $end
$var wire      1 q    D2N_ri  $end
$var wire      1 r    L2U_si  $end
$var wire      1 s    L2D_si  $end
$var wire      1 t    L2R_si  $end
$var wire      1 u    L2N_si  $end
$var wire     64 v    L2U_di [63:0] $end
$var wire     64 w    L2D_di [63:0] $end
$var wire     64 x    L2R_di [63:0] $end
$var wire     64 y    L2N_di [63:0] $end
$var wire      1 z    L2U_ri  $end
$var wire      1 {    L2D_ri  $end
$var wire      1 |    L2R_ri  $end
$var wire      1 }    L2N_ri  $end
$var wire      1 ~    R2U_si  $end
$var wire      1 !!   R2D_si  $end
$var wire      1 "!   R2L_si  $end
$var wire      1 #!   R2N_si  $end
$var wire     64 $!   R2U_di [63:0] $end
$var wire     64 %!   R2D_di [63:0] $end
$var wire     64 &!   R2L_di [63:0] $end
$var wire     64 '!   R2N_di [63:0] $end
$var wire      1 (!   R2U_ri  $end
$var wire      1 )!   R2D_ri  $end
$var wire      1 *!   R2L_ri  $end
$var wire      1 +!   R2N_ri  $end
$var wire      1 ,!   N2U_si  $end
$var wire      1 -!   N2D_si  $end
$var wire      1 .!   N2L_si  $end
$var wire      1 /!   N2R_si  $end
$var wire     64 0!   N2U_di [63:0] $end
$var wire     64 1!   N2D_di [63:0] $end
$var wire     64 2!   N2L_di [63:0] $end
$var wire     64 3!   N2R_di [63:0] $end
$var wire      1 4!   N2U_ri  $end
$var wire      1 5!   N2D_ri  $end
$var wire      1 6!   N2L_ri  $end
$var wire      1 7!   N2R_ri  $end

$scope module OC_UP $end
$var wire      1 H    clk  $end
$var wire      1 I    reset  $end
$var wire      1 8!   polarity  $end
$var wire      1 2    output_so  $end
$var wire     64 7    output_do [63:0] $end
$var wire      1 T    output_ro  $end
$var wire      1 r    in0_si  $end
$var wire     64 v    in0_di [63:0] $end
$var wire      1 z    in0_ri  $end
$var wire      1 ~    in1_si  $end
$var wire     64 $!   in1_di [63:0] $end
$var wire      1 (!   in1_ri  $end
$var wire      1 h    in2_si  $end
$var wire     64 l    in2_di [63:0] $end
$var wire      1 p    in2_ri  $end
$var wire      1 ,!   in3_si  $end
$var wire     64 0!   in3_di [63:0] $end
$var wire      1 4!   in3_ri  $end
$var wire      4 9!   req [3:0] $end
$var wire      4 :!   grant [3:0] $end
$var wire     64 ;!   sel_data [63:0] $end
$var wire      1 <!   vc_match  $end
$var wire      1 =!   buf_ri  $end
$var wire      1 >!   buf_so  $end
$var wire     64 ?!   buf_do [63:0] $end
$var wire      1 @!   push_to_buf  $end

$scope module ARB $end
$var wire      1 H    clk  $end
$var wire      1 I    reset  $end
$var wire      4 9!   request [3:0] $end
$var wire      1 @!   advance  $end
$var reg       4 A!   grant [3:0] $end
$var reg       4 B!   ptr [3:0] $end
$var integer  32 C!   i  $end
$upscope $end


$scope module OB $end
$var wire      1 H    clk  $end
$var wire      1 I    reset  $end
$var wire      1 D!   buffer_en  $end
$var wire     64 ;!   buffer_di [63:0] $end
$var wire      1 @!   buffer_si  $end
$var wire      1 =!   buffer_ri  $end
$var wire      1 T    buffer_ro  $end
$var wire      1 >!   buffer_so  $end
$var wire     64 ?!   buffer_do [63:0] $end
$var reg       1 E!   full  $end
$var reg      64 F!   data_q [63:0] $end
$var wire      1 G!   will_pop  $end
$var wire      1 H!   will_push  $end
$upscope $end

$upscope $end


$scope module OC_DOWN $end
$var wire      1 H    clk  $end
$var wire      1 I    reset  $end
$var wire      1 I!   polarity  $end
$var wire      1 3    output_so  $end
$var wire     64 8    output_do [63:0] $end
$var wire      1 U    output_ro  $end
$var wire      1 s    in0_si  $end
$var wire     64 w    in0_di [63:0] $end
$var wire      1 {    in0_ri  $end
$var wire      1 !!   in1_si  $end
$var wire     64 %!   in1_di [63:0] $end
$var wire      1 )!   in1_ri  $end
$var wire      1 \    in2_si  $end
$var wire     64 `    in2_di [63:0] $end
$var wire      1 d    in2_ri  $end
$var wire      1 -!   in3_si  $end
$var wire     64 1!   in3_di [63:0] $end
$var wire      1 5!   in3_ri  $end
$var wire      4 J!   req [3:0] $end
$var wire      4 K!   grant [3:0] $end
$var wire     64 L!   sel_data [63:0] $end
$var wire      1 M!   vc_match  $end
$var wire      1 N!   buf_ri  $end
$var wire      1 O!   buf_so  $end
$var wire     64 P!   buf_do [63:0] $end
$var wire      1 Q!   push_to_buf  $end

$scope module ARB $end
$var wire      1 H    clk  $end
$var wire      1 I    reset  $end
$var wire      4 J!   request [3:0] $end
$var wire      1 Q!   advance  $end
$var reg       4 R!   grant [3:0] $end
$var reg       4 S!   ptr [3:0] $end
$var integer  32 T!   i  $end
$upscope $end


$scope module OB $end
$var wire      1 H    clk  $end
$var wire      1 I    reset  $end
$var wire      1 U!   buffer_en  $end
$var wire     64 L!   buffer_di [63:0] $end
$var wire      1 Q!   buffer_si  $end
$var wire      1 N!   buffer_ri  $end
$var wire      1 U    buffer_ro  $end
$var wire      1 O!   buffer_so  $end
$var wire     64 P!   buffer_do [63:0] $end
$var reg       1 V!   full  $end
$var reg      64 W!   data_q [63:0] $end
$var wire      1 X!   will_pop  $end
$var wire      1 Y!   will_push  $end
$upscope $end

$upscope $end


$scope module OC_LEFT $end
$var wire      1 H    clk  $end
$var wire      1 I    reset  $end
$var wire      1 Z!   polarity  $end
$var wire      1 4    output_so  $end
$var wire     64 9    output_do [63:0] $end
$var wire      1 V    output_ro  $end
$var wire      1 Z    in0_si  $end
$var wire     64 ^    in0_di [63:0] $end
$var wire      1 b    in0_ri  $end
$var wire      1 f    in1_si  $end
$var wire     64 j    in1_di [63:0] $end
$var wire      1 n    in1_ri  $end
$var wire      1 "!   in2_si  $end
$var wire     64 &!   in2_di [63:0] $end
$var wire      1 *!   in2_ri  $end
$var wire      1 .!   in3_si  $end
$var wire     64 2!   in3_di [63:0] $end
$var wire      1 6!   in3_ri  $end
$var wire      4 [!   req [3:0] $end
$var wire      4 \!   grant [3:0] $end
$var wire     64 ]!   sel_data [63:0] $end
$var wire      1 ^!   vc_match  $end
$var wire      1 _!   buf_ri  $end
$var wire      1 `!   buf_so  $end
$var wire     64 a!   buf_do [63:0] $end
$var wire      1 b!   push_to_buf  $end

$scope module ARB $end
$var wire      1 H    clk  $end
$var wire      1 I    reset  $end
$var wire      4 [!   request [3:0] $end
$var wire      1 b!   advance  $end
$var reg       4 c!   grant [3:0] $end
$var reg       4 d!   ptr [3:0] $end
$var integer  32 e!   i  $end
$upscope $end


$scope module OB $end
$var wire      1 H    clk  $end
$var wire      1 I    reset  $end
$var wire      1 f!   buffer_en  $end
$var wire     64 ]!   buffer_di [63:0] $end
$var wire      1 b!   buffer_si  $end
$var wire      1 _!   buffer_ri  $end
$var wire      1 V    buffer_ro  $end
$var wire      1 `!   buffer_so  $end
$var wire     64 a!   buffer_do [63:0] $end
$var reg       1 g!   full  $end
$var reg      64 h!   data_q [63:0] $end
$var wire      1 i!   will_pop  $end
$var wire      1 j!   will_push  $end
$upscope $end

$upscope $end


$scope module OC_RIGHT $end
$var wire      1 H    clk  $end
$var wire      1 I    reset  $end
$var wire      1 k!   polarity  $end
$var wire      1 5    output_so  $end
$var wire     64 :    output_do [63:0] $end
$var wire      1 W    output_ro  $end
$var wire      1 [    in0_si  $end
$var wire     64 _    in0_di [63:0] $end
$var wire      1 c    in0_ri  $end
$var wire      1 g    in1_si  $end
$var wire     64 k    in1_di [63:0] $end
$var wire      1 o    in1_ri  $end
$var wire      1 t    in2_si  $end
$var wire     64 x    in2_di [63:0] $end
$var wire      1 |    in2_ri  $end
$var wire      1 /!   in3_si  $end
$var wire     64 3!   in3_di [63:0] $end
$var wire      1 7!   in3_ri  $end
$var wire      4 l!   req [3:0] $end
$var wire      4 m!   grant [3:0] $end
$var wire     64 n!   sel_data [63:0] $end
$var wire      1 o!   vc_match  $end
$var wire      1 p!   buf_ri  $end
$var wire      1 q!   buf_so  $end
$var wire     64 r!   buf_do [63:0] $end
$var wire      1 s!   push_to_buf  $end

$scope module ARB $end
$var wire      1 H    clk  $end
$var wire      1 I    reset  $end
$var wire      4 l!   request [3:0] $end
$var wire      1 s!   advance  $end
$var reg       4 t!   grant [3:0] $end
$var reg       4 u!   ptr [3:0] $end
$var integer  32 v!   i  $end
$upscope $end


$scope module OB $end
$var wire      1 H    clk  $end
$var wire      1 I    reset  $end
$var wire      1 w!   buffer_en  $end
$var wire     64 n!   buffer_di [63:0] $end
$var wire      1 s!   buffer_si  $end
$var wire      1 p!   buffer_ri  $end
$var wire      1 W    buffer_ro  $end
$var wire      1 q!   buffer_so  $end
$var wire     64 r!   buffer_do [63:0] $end
$var reg       1 x!   full  $end
$var reg      64 y!   data_q [63:0] $end
$var wire      1 z!   will_pop  $end
$var wire      1 {!   will_push  $end
$upscope $end

$upscope $end


$scope module OC_NIC $end
$var wire      1 H    clk  $end
$var wire      1 I    reset  $end
$var wire      1 |!   polarity  $end
$var wire      1 6    output_so  $end
$var wire     64 ;    output_do [63:0] $end
$var wire      1 X    output_ro  $end
$var wire      1 ]    in0_si  $end
$var wire     64 a    in0_di [63:0] $end
$var wire      1 e    in0_ri  $end
$var wire      1 i    in1_si  $end
$var wire     64 m    in1_di [63:0] $end
$var wire      1 q    in1_ri  $end
$var wire      1 u    in2_si  $end
$var wire     64 y    in2_di [63:0] $end
$var wire      1 }    in2_ri  $end
$var wire      1 #!   in3_si  $end
$var wire     64 '!   in3_di [63:0] $end
$var wire      1 +!   in3_ri  $end
$var wire      4 }!   req [3:0] $end
$var wire      4 ~!   grant [3:0] $end
$var wire     64 !"   sel_data [63:0] $end
$var wire      1 ""   vc_match  $end
$var wire      1 #"   buf_ri  $end
$var wire      1 $"   buf_so  $end
$var wire     64 %"   buf_do [63:0] $end
$var wire      1 &"   push_to_buf  $end

$scope module ARB $end
$var wire      1 H    clk  $end
$var wire      1 I    reset  $end
$var wire      4 }!   request [3:0] $end
$var wire      1 &"   advance  $end
$var reg       4 '"   grant [3:0] $end
$var reg       4 ("   ptr [3:0] $end
$var integer  32 )"   i  $end
$upscope $end


$scope module OB $end
$var wire      1 H    clk  $end
$var wire      1 I    reset  $end
$var wire      1 *"   buffer_en  $end
$var wire     64 !"   buffer_di [63:0] $end
$var wire      1 &"   buffer_si  $end
$var wire      1 #"   buffer_ri  $end
$var wire      1 X    buffer_ro  $end
$var wire      1 $"   buffer_so  $end
$var wire     64 %"   buffer_do [63:0] $end
$var reg       1 +"   full  $end
$var reg      64 ,"   data_q [63:0] $end
$var wire      1 -"   will_pop  $end
$var wire      1 ."   will_push  $end
$upscope $end

$upscope $end


$scope module IC_UP $end
$var parameter 32 /"   IDX_W  $end
$var parameter 32 0"   IDX_E  $end
$var parameter 32 1"   IDX_S  $end
$var parameter 32 2"   IDX_NIC  $end
$var parameter 32 3"   IDX_U  $end
$var wire      1 H    clk  $end
$var wire      1 I    reset  $end
$var wire      1 4"   polarity  $end
$var wire      1 J    upstream_si  $end
$var wire     64 O    upstream_di [63:0] $end
$var wire      1 -    upstream_ri  $end
$var wire      1 b    out_ready0  $end
$var wire      1 c    out_ready1  $end
$var wire      1 d    out_ready2  $end
$var wire      1 e    out_ready3  $end
$var wire      1 Z    out_valid0  $end
$var wire      1 [    out_valid1  $end
$var wire      1 \    out_valid2  $end
$var wire      1 ]    out_valid3  $end
$var wire     64 ^    out_data0 [63:0] $end
$var wire     64 _    out_data1 [63:0] $end
$var wire     64 `    out_data2 [63:0] $end
$var wire     64 a    out_data3 [63:0] $end
$var wire      1 5"   vc_ok  $end
$var wire      1 6"   ib_so  $end
$var wire     64 7"   ib_do [63:0] $end
$var reg       1 8"   ib_en  $end
$var wire      1 9"   x_dir  $end
$var wire      1 :"   y_dir  $end
$var wire      4 ;"   hopX [3:0] $end
$var wire      4 <"   hopY [3:0] $end
$var reg       4 ="   sel [3:0] $end
$var reg      64 >"   next_flit [63:0] $end
$var wire      1 ?"   chosen_ready  $end

$scope module INBUF $end
$var wire      1 H    clk  $end
$var wire      1 I    reset  $end
$var wire      1 @"   buffer_en  $end
$var wire     64 O    buffer_di [63:0] $end
$var wire      1 J    buffer_si  $end
$var wire      1 -    buffer_ri  $end
$var wire      1 5"   buffer_ro  $end
$var wire      1 6"   buffer_so  $end
$var wire     64 7"   buffer_do [63:0] $end
$var reg       1 A"   full  $end
$var reg      64 B"   data_q [63:0] $end
$var wire      1 C"   will_pop  $end
$var wire      1 D"   will_push  $end
$upscope $end

$upscope $end


$scope module IC_DOWN $end
$var parameter 32 E"   IDX_W  $end
$var parameter 32 F"   IDX_E  $end
$var parameter 32 G"   IDX_S  $end
$var parameter 32 H"   IDX_NIC  $end
$var parameter 32 I"   IDX_U  $end
$var wire      1 H    clk  $end
$var wire      1 I    reset  $end
$var wire      1 J"   polarity  $end
$var wire      1 K    upstream_si  $end
$var wire     64 P    upstream_di [63:0] $end
$var wire      1 .    upstream_ri  $end
$var wire      1 n    out_ready0  $end
$var wire      1 o    out_ready1  $end
$var wire      1 p    out_ready2  $end
$var wire      1 q    out_ready3  $end
$var wire      1 f    out_valid0  $end
$var wire      1 g    out_valid1  $end
$var wire      1 h    out_valid2  $end
$var wire      1 i    out_valid3  $end
$var wire     64 j    out_data0 [63:0] $end
$var wire     64 k    out_data1 [63:0] $end
$var wire     64 l    out_data2 [63:0] $end
$var wire     64 m    out_data3 [63:0] $end
$var wire      1 K"   vc_ok  $end
$var wire      1 L"   ib_so  $end
$var wire     64 M"   ib_do [63:0] $end
$var reg       1 N"   ib_en  $end
$var wire      1 O"   x_dir  $end
$var wire      1 P"   y_dir  $end
$var wire      4 Q"   hopX [3:0] $end
$var wire      4 R"   hopY [3:0] $end
$var reg       4 S"   sel [3:0] $end
$var reg      64 T"   next_flit [63:0] $end
$var wire      1 U"   chosen_ready  $end

$scope module INBUF $end
$var wire      1 H    clk  $end
$var wire      1 I    reset  $end
$var wire      1 V"   buffer_en  $end
$var wire     64 P    buffer_di [63:0] $end
$var wire      1 K    buffer_si  $end
$var wire      1 .    buffer_ri  $end
$var wire      1 K"   buffer_ro  $end
$var wire      1 L"   buffer_so  $end
$var wire     64 M"   buffer_do [63:0] $end
$var reg       1 W"   full  $end
$var reg      64 X"   data_q [63:0] $end
$var wire      1 Y"   will_pop  $end
$var wire      1 Z"   will_push  $end
$upscope $end

$upscope $end


$scope module IC_LEFT $end
$var parameter 32 ["   IDX_W  $end
$var parameter 32 \"   IDX_E  $end
$var parameter 32 ]"   IDX_S  $end
$var parameter 32 ^"   IDX_NIC  $end
$var parameter 32 _"   IDX_U  $end
$var wire      1 H    clk  $end
$var wire      1 I    reset  $end
$var wire      1 `"   polarity  $end
$var wire      1 L    upstream_si  $end
$var wire     64 Q    upstream_di [63:0] $end
$var wire      1 /    upstream_ri  $end
$var wire      1 z    out_ready0  $end
$var wire      1 {    out_ready1  $end
$var wire      1 |    out_ready2  $end
$var wire      1 }    out_ready3  $end
$var wire      1 r    out_valid0  $end
$var wire      1 s    out_valid1  $end
$var wire      1 t    out_valid2  $end
$var wire      1 u    out_valid3  $end
$var wire     64 v    out_data0 [63:0] $end
$var wire     64 w    out_data1 [63:0] $end
$var wire     64 x    out_data2 [63:0] $end
$var wire     64 y    out_data3 [63:0] $end
$var wire      1 a"   vc_ok  $end
$var wire      1 b"   ib_so  $end
$var wire     64 c"   ib_do [63:0] $end
$var reg       1 d"   ib_en  $end
$var wire      1 e"   x_dir  $end
$var wire      1 f"   y_dir  $end
$var wire      4 g"   hopX [3:0] $end
$var wire      4 h"   hopY [3:0] $end
$var reg       4 i"   sel [3:0] $end
$var reg      64 j"   next_flit [63:0] $end
$var wire      1 k"   chosen_ready  $end

$scope module INBUF $end
$var wire      1 H    clk  $end
$var wire      1 I    reset  $end
$var wire      1 l"   buffer_en  $end
$var wire     64 Q    buffer_di [63:0] $end
$var wire      1 L    buffer_si  $end
$var wire      1 /    buffer_ri  $end
$var wire      1 a"   buffer_ro  $end
$var wire      1 b"   buffer_so  $end
$var wire     64 c"   buffer_do [63:0] $end
$var reg       1 m"   full  $end
$var reg      64 n"   data_q [63:0] $end
$var wire      1 o"   will_pop  $end
$var wire      1 p"   will_push  $end
$upscope $end

$upscope $end


$scope module IC_RIGHT $end
$var parameter 32 q"   IDX_W  $end
$var parameter 32 r"   IDX_E  $end
$var parameter 32 s"   IDX_S  $end
$var parameter 32 t"   IDX_NIC  $end
$var parameter 32 u"   IDX_U  $end
$var wire      1 H    clk  $end
$var wire      1 I    reset  $end
$var wire      1 v"   polarity  $end
$var wire      1 M    upstream_si  $end
$var wire     64 R    upstream_di [63:0] $end
$var wire      1 0    upstream_ri  $end
$var wire      1 (!   out_ready0  $end
$var wire      1 )!   out_ready1  $end
$var wire      1 *!   out_ready2  $end
$var wire      1 +!   out_ready3  $end
$var wire      1 ~    out_valid0  $end
$var wire      1 !!   out_valid1  $end
$var wire      1 "!   out_valid2  $end
$var wire      1 #!   out_valid3  $end
$var wire     64 $!   out_data0 [63:0] $end
$var wire     64 %!   out_data1 [63:0] $end
$var wire     64 &!   out_data2 [63:0] $end
$var wire     64 '!   out_data3 [63:0] $end
$var wire      1 w"   vc_ok  $end
$var wire      1 x"   ib_so  $end
$var wire     64 y"   ib_do [63:0] $end
$var reg       1 z"   ib_en  $end
$var wire      1 {"   x_dir  $end
$var wire      1 |"   y_dir  $end
$var wire      4 }"   hopX [3:0] $end
$var wire      4 ~"   hopY [3:0] $end
$var reg       4 !#   sel [3:0] $end
$var reg      64 "#   next_flit [63:0] $end
$var wire      1 ##   chosen_ready  $end

$scope module INBUF $end
$var wire      1 H    clk  $end
$var wire      1 I    reset  $end
$var wire      1 $#   buffer_en  $end
$var wire     64 R    buffer_di [63:0] $end
$var wire      1 M    buffer_si  $end
$var wire      1 0    buffer_ri  $end
$var wire      1 w"   buffer_ro  $end
$var wire      1 x"   buffer_so  $end
$var wire     64 y"   buffer_do [63:0] $end
$var reg       1 %#   full  $end
$var reg      64 &#   data_q [63:0] $end
$var wire      1 '#   will_pop  $end
$var wire      1 (#   will_push  $end
$upscope $end

$upscope $end


$scope module IC_NIC $end
$var parameter 32 )#   IDX_W  $end
$var parameter 32 *#   IDX_E  $end
$var parameter 32 +#   IDX_S  $end
$var parameter 32 ,#   IDX_NIC  $end
$var parameter 32 -#   IDX_U  $end
$var wire      1 H    clk  $end
$var wire      1 I    reset  $end
$var wire      1 .#   polarity  $end
$var wire      1 N    upstream_si  $end
$var wire     64 S    upstream_di [63:0] $end
$var wire      1 1    upstream_ri  $end
$var wire      1 4!   out_ready0  $end
$var wire      1 5!   out_ready1  $end
$var wire      1 6!   out_ready2  $end
$var wire      1 7!   out_ready3  $end
$var wire      1 ,!   out_valid0  $end
$var wire      1 -!   out_valid1  $end
$var wire      1 .!   out_valid2  $end
$var wire      1 /!   out_valid3  $end
$var wire     64 0!   out_data0 [63:0] $end
$var wire     64 1!   out_data1 [63:0] $end
$var wire     64 2!   out_data2 [63:0] $end
$var wire     64 3!   out_data3 [63:0] $end
$var wire      1 /#   vc_ok  $end
$var wire      1 0#   ib_so  $end
$var wire     64 1#   ib_do [63:0] $end
$var reg       1 2#   ib_en  $end
$var wire      1 3#   x_dir  $end
$var wire      1 4#   y_dir  $end
$var wire      4 5#   hopX [3:0] $end
$var wire      4 6#   hopY [3:0] $end
$var reg       4 7#   sel [3:0] $end
$var reg      64 8#   next_flit [63:0] $end
$var wire      1 9#   chosen_ready  $end

$scope module INBUF $end
$var wire      1 H    clk  $end
$var wire      1 I    reset  $end
$var wire      1 :#   buffer_en  $end
$var wire     64 S    buffer_di [63:0] $end
$var wire      1 N    buffer_si  $end
$var wire      1 1    buffer_ri  $end
$var wire      1 /#   buffer_ro  $end
$var wire      1 0#   buffer_so  $end
$var wire     64 1#   buffer_do [63:0] $end
$var reg       1 ;#   full  $end
$var reg      64 <#   data_q [63:0] $end
$var wire      1 =#   will_pop  $end
$var wire      1 >#   will_push  $end
$upscope $end

$upscope $end

$upscope $end


$scope function FLIT $end
$var reg      64 ?#   FLIT [63:0] $end
$var reg       1 @#   vc  $end
$var reg       1 A#   xdir  $end
$var reg       1 B#   ydir  $end
$var reg       4 C#   hopX [3:0] $end
$var reg       4 D#   hopY [3:0] $end
$var reg      48 E#   payload [47:0] $end
$upscope $end


$scope task send_on $end
$var reg       3 F#   which [2:0] $end
$var reg      64 G#   data [63:0] $end
$upscope $end


$scope task expect_on $end
$var reg       3 H#   which [2:0] $end
$var reg      64 I#   exp [63:0] $end
$var reg      64 J#   observed [63:0] $end
$upscope $end

$upscope $end

$enddefinitions $end
$dumpvars
b0 -#
b11 ,#
b1 +#
b11 *#
b10 )#
b0 u"
b11 t"
b1 s"
b1 r"
b10 q"
b0 _"
b11 ^"
b1 ]"
b10 \"
b0 ["
b10 I"
b11 H"
b10 G"
b1 F"
b0 E"
b10 3"
b11 2"
b10 1"
b1 0"
b0 /"
0!
1"
0#
0$
0%
0&
0'
b0 (
b0 )
b0 *
b0 +
b0 ,
1-
1.
1/
10
11
02
03
04
05
06
b0 7
b0 8
b0 9
b0 :
b0 ;
1<
1=
1>
1?
1@
xA
bx B
bx C
bx D
bx E
bx F
bx G
0H
1I
0J
0K
0L
0M
0N
b0 O
b0 P
b0 Q
b0 R
b0 S
1T
1U
1V
1W
1X
xY
0Z
0[
0\
0]
b0 ^
b0 _
b0 `
b0 a
0b
0c
0d
0e
0f
0g
0h
0i
b0 j
b0 k
b0 l
b0 m
0n
0o
0p
0q
0r
0s
0t
0u
b0 v
b0 w
b0 x
b0 y
0z
0{
0|
0}
0~
0!!
0"!
0#!
b0 $!
b0 %!
b0 &!
b0 '!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
b0 0!
b0 1!
b0 2!
b0 3!
04!
05!
06!
07!
x8!
b0 9!
b0 :!
b0 ;!
1<!
1=!
0>!
b0 ?!
0@!
b0 A!
b1 B!
b100 C!
1D!
0E!
b0 F!
0G!
0H!
xI!
b0 J!
b0 K!
b0 L!
1M!
1N!
0O!
b0 P!
0Q!
b0 R!
b1 S!
b100 T!
1U!
0V!
b0 W!
0X!
0Y!
xZ!
b0 [!
b0 \!
b0 ]!
1^!
1_!
0`!
b0 a!
0b!
b0 c!
b1 d!
b100 e!
1f!
0g!
b0 h!
0i!
0j!
xk!
b0 l!
b0 m!
b0 n!
1o!
1p!
0q!
b0 r!
0s!
b0 t!
b1 u!
b100 v!
1w!
0x!
b0 y!
0z!
0{!
x|!
b0 }!
b0 ~!
b0 !"
1""
1#"
0$"
b0 %"
0&"
b0 '"
b1 ("
b100 )"
1*"
0+"
b0 ,"
0-"
0."
x4"
15"
06"
b0 7"
08"
09"
0:"
b0 ;"
b0 <"
b0 ="
b0 >"
0?"
0@"
0A"
b0 B"
0C"
0D"
xJ"
1K"
0L"
b0 M"
0N"
0O"
0P"
b0 Q"
b0 R"
b0 S"
b0 T"
0U"
0V"
0W"
b0 X"
0Y"
0Z"
x`"
1a"
0b"
b0 c"
0d"
0e"
0f"
b0 g"
b0 h"
b0 i"
b0 j"
0k"
0l"
0m"
b0 n"
0o"
0p"
xv"
1w"
0x"
b0 y"
0z"
0{"
0|"
b0 }"
b0 ~"
b0 !#
b0 "#
0##
0$#
0%#
b0 &#
0'#
0(#
x.#
1/#
00#
b0 1#
02#
03#
04#
b0 5#
b0 6#
b0 7#
b0 8#
09#
0:#
0;#
b0 <#
0=#
0>#
bx ?#
x@#
xA#
xB#
bx C#
bx D#
bx E#
bx F#
bx G#
bx H#
bx I#
bx J#
$end
#2000
1!
1H
0Y
0.#
0v"
0`"
0J"
04"
0|!
0k!
0Z!
0I!
08!
0A
#4000
0!
0H
#6000
1!
1H
#8000
0!
0H
#10000
1!
1H
#12000
0!
0H
#14000
1!
0"
1@#
0A#
0B#
b0 C#
b10 D#
b1 E#
b1000000000000010000000000000000000000000000000000000000000000001 ?#
b1000000000000010000000000000000000000000000000000000000000000001 B
b1 F#
b1000000000000010000000000000000000000000000000000000000000000001 G#
b0 H#
b1 D#
b1000000000000001000000000000000000000000000000000000000000000001 ?#
b1000000000000001000000000000000000000000000000000000000000000001 I#
0I
1H
1Y
1.#
1v"
1`"
1J"
14"
1|!
1k!
1Z!
1I!
18!
1A
#16000
0!
b1000000000000010000000000000000000000000000000000000000000000001 )
1$
1K
b1000000000000010000000000000000000000000000000000000000000000001 P
0H
1Z"
#18000
1!
1H
0$
b1000000000000010000000000000000000000000000000000000000000000001 X"
1W"
0Y
0.#
0v"
0`"
0J"
04"
0|!
0k!
0Z!
0I!
08!
0.
0K
0A
1L"
b1000000000000010000000000000000000000000000000000000000000000001 M"
0Z"
b1000000000000010000000000000000000000000000000000000000000000001 T"
b1000 S"
1i
b10 R"
b1000000000000010000000000000000000000000000000000000000000000001 m
b1000000000000010000000000000000000000000000000000000000000000001 l
b1000000000000010000000000000000000000000000000000000000000000001 k
b1000000000000010000000000000000000000000000000000000000000000001 j
b10 }!
b0 S"
b100 S"
b1000000000000001000000000000000000000000000000000000000000000001 T"
b0 )"
b10 '"
b1 )"
b10 )"
b11 )"
b100 )"
0i
1h
b10 ~!
b1000000000000001000000000000000000000000000000000000000000000001 m
b1000000000000001000000000000000000000000000000000000000000000001 l
b1000000000000001000000000000000000000000000000000000000000000001 k
b1000000000000001000000000000000000000000000000000000000000000001 j
b100 9!
b0 }!
b0 C!
b100 A!
b1 C!
b10 C!
b11 C!
b100 C!
b0 '"
b0 )"
b1 )"
b10 )"
b11 )"
b100 )"
b0 ~!
b100 :!
b1000000000000001000000000000000000000000000000000000000000000001 !"
1q
1&"
1."
b1000000000000001000000000000000000000000000000000000000000000001 ;!
1p
1@!
b0 !"
0q
0&"
0."
1H!
1U"
1N"
1V"
1Y"
1.
#20000
0!
0H
#22000
1!
1H
0W"
b1000000000000001000000000000000000000000000000000000000000000001 F!
1E!
b1000 B!
1Y
b0 A!
b0 C!
b1 C!
b10 C!
b11 C!
b100 A!
b100 C!
1.#
1v"
1`"
1J"
14"
1|!
1k!
1Z!
1I!
18!
0=!
1G!
0Y"
1A
1>!
b1000000000000001000000000000000000000000000000000000000000000001 ?!
0L"
12
0H!
b0 S"
b1000000000000010000000000000000000000000000000000000000000000001 T"
b0 J#
