
06.PWM_DCMOTOR_SERVOMOTOR.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009520  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002ac  080096d0  080096d0  000196d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800997c  0800997c  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  0800997c  0800997c  0001997c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009984  08009984  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009984  08009984  00019984  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009988  08009988  00019988  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  0800998c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020078  2**0
                  CONTENTS
 10 .bss          00000a44  20000078  20000078  00020078  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000abc  20000abc  00020078  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001b604  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003733  00000000  00000000  0003b6ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000016f0  00000000  00000000  0003ede0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001590  00000000  00000000  000404d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000279b3  00000000  00000000  00041a60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001bdfb  00000000  00000000  00069413  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e7332  00000000  00000000  0008520e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0016c540  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006c5c  00000000  00000000  0016c590  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000078 	.word	0x20000078
 80001cc:	00000000 	.word	0x00000000
 80001d0:	080096b8 	.word	0x080096b8

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	2000007c 	.word	0x2000007c
 80001ec:	080096b8 	.word	0x080096b8

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__aeabi_d2iz>:
 8000a2c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a30:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a34:	d215      	bcs.n	8000a62 <__aeabi_d2iz+0x36>
 8000a36:	d511      	bpl.n	8000a5c <__aeabi_d2iz+0x30>
 8000a38:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a3c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a40:	d912      	bls.n	8000a68 <__aeabi_d2iz+0x3c>
 8000a42:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a46:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a4a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a4e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a52:	fa23 f002 	lsr.w	r0, r3, r2
 8000a56:	bf18      	it	ne
 8000a58:	4240      	negne	r0, r0
 8000a5a:	4770      	bx	lr
 8000a5c:	f04f 0000 	mov.w	r0, #0
 8000a60:	4770      	bx	lr
 8000a62:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a66:	d105      	bne.n	8000a74 <__aeabi_d2iz+0x48>
 8000a68:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a6c:	bf08      	it	eq
 8000a6e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a72:	4770      	bx	lr
 8000a74:	f04f 0000 	mov.w	r0, #0
 8000a78:	4770      	bx	lr
 8000a7a:	bf00      	nop

08000a7c <__aeabi_uldivmod>:
 8000a7c:	b953      	cbnz	r3, 8000a94 <__aeabi_uldivmod+0x18>
 8000a7e:	b94a      	cbnz	r2, 8000a94 <__aeabi_uldivmod+0x18>
 8000a80:	2900      	cmp	r1, #0
 8000a82:	bf08      	it	eq
 8000a84:	2800      	cmpeq	r0, #0
 8000a86:	bf1c      	itt	ne
 8000a88:	f04f 31ff 	movne.w	r1, #4294967295
 8000a8c:	f04f 30ff 	movne.w	r0, #4294967295
 8000a90:	f000 b974 	b.w	8000d7c <__aeabi_idiv0>
 8000a94:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a98:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a9c:	f000 f806 	bl	8000aac <__udivmoddi4>
 8000aa0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000aa4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000aa8:	b004      	add	sp, #16
 8000aaa:	4770      	bx	lr

08000aac <__udivmoddi4>:
 8000aac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ab0:	9d08      	ldr	r5, [sp, #32]
 8000ab2:	4604      	mov	r4, r0
 8000ab4:	468e      	mov	lr, r1
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	d14d      	bne.n	8000b56 <__udivmoddi4+0xaa>
 8000aba:	428a      	cmp	r2, r1
 8000abc:	4694      	mov	ip, r2
 8000abe:	d969      	bls.n	8000b94 <__udivmoddi4+0xe8>
 8000ac0:	fab2 f282 	clz	r2, r2
 8000ac4:	b152      	cbz	r2, 8000adc <__udivmoddi4+0x30>
 8000ac6:	fa01 f302 	lsl.w	r3, r1, r2
 8000aca:	f1c2 0120 	rsb	r1, r2, #32
 8000ace:	fa20 f101 	lsr.w	r1, r0, r1
 8000ad2:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ad6:	ea41 0e03 	orr.w	lr, r1, r3
 8000ada:	4094      	lsls	r4, r2
 8000adc:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ae0:	0c21      	lsrs	r1, r4, #16
 8000ae2:	fbbe f6f8 	udiv	r6, lr, r8
 8000ae6:	fa1f f78c 	uxth.w	r7, ip
 8000aea:	fb08 e316 	mls	r3, r8, r6, lr
 8000aee:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000af2:	fb06 f107 	mul.w	r1, r6, r7
 8000af6:	4299      	cmp	r1, r3
 8000af8:	d90a      	bls.n	8000b10 <__udivmoddi4+0x64>
 8000afa:	eb1c 0303 	adds.w	r3, ip, r3
 8000afe:	f106 30ff 	add.w	r0, r6, #4294967295
 8000b02:	f080 811f 	bcs.w	8000d44 <__udivmoddi4+0x298>
 8000b06:	4299      	cmp	r1, r3
 8000b08:	f240 811c 	bls.w	8000d44 <__udivmoddi4+0x298>
 8000b0c:	3e02      	subs	r6, #2
 8000b0e:	4463      	add	r3, ip
 8000b10:	1a5b      	subs	r3, r3, r1
 8000b12:	b2a4      	uxth	r4, r4
 8000b14:	fbb3 f0f8 	udiv	r0, r3, r8
 8000b18:	fb08 3310 	mls	r3, r8, r0, r3
 8000b1c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000b20:	fb00 f707 	mul.w	r7, r0, r7
 8000b24:	42a7      	cmp	r7, r4
 8000b26:	d90a      	bls.n	8000b3e <__udivmoddi4+0x92>
 8000b28:	eb1c 0404 	adds.w	r4, ip, r4
 8000b2c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b30:	f080 810a 	bcs.w	8000d48 <__udivmoddi4+0x29c>
 8000b34:	42a7      	cmp	r7, r4
 8000b36:	f240 8107 	bls.w	8000d48 <__udivmoddi4+0x29c>
 8000b3a:	4464      	add	r4, ip
 8000b3c:	3802      	subs	r0, #2
 8000b3e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000b42:	1be4      	subs	r4, r4, r7
 8000b44:	2600      	movs	r6, #0
 8000b46:	b11d      	cbz	r5, 8000b50 <__udivmoddi4+0xa4>
 8000b48:	40d4      	lsrs	r4, r2
 8000b4a:	2300      	movs	r3, #0
 8000b4c:	e9c5 4300 	strd	r4, r3, [r5]
 8000b50:	4631      	mov	r1, r6
 8000b52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b56:	428b      	cmp	r3, r1
 8000b58:	d909      	bls.n	8000b6e <__udivmoddi4+0xc2>
 8000b5a:	2d00      	cmp	r5, #0
 8000b5c:	f000 80ef 	beq.w	8000d3e <__udivmoddi4+0x292>
 8000b60:	2600      	movs	r6, #0
 8000b62:	e9c5 0100 	strd	r0, r1, [r5]
 8000b66:	4630      	mov	r0, r6
 8000b68:	4631      	mov	r1, r6
 8000b6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b6e:	fab3 f683 	clz	r6, r3
 8000b72:	2e00      	cmp	r6, #0
 8000b74:	d14a      	bne.n	8000c0c <__udivmoddi4+0x160>
 8000b76:	428b      	cmp	r3, r1
 8000b78:	d302      	bcc.n	8000b80 <__udivmoddi4+0xd4>
 8000b7a:	4282      	cmp	r2, r0
 8000b7c:	f200 80f9 	bhi.w	8000d72 <__udivmoddi4+0x2c6>
 8000b80:	1a84      	subs	r4, r0, r2
 8000b82:	eb61 0303 	sbc.w	r3, r1, r3
 8000b86:	2001      	movs	r0, #1
 8000b88:	469e      	mov	lr, r3
 8000b8a:	2d00      	cmp	r5, #0
 8000b8c:	d0e0      	beq.n	8000b50 <__udivmoddi4+0xa4>
 8000b8e:	e9c5 4e00 	strd	r4, lr, [r5]
 8000b92:	e7dd      	b.n	8000b50 <__udivmoddi4+0xa4>
 8000b94:	b902      	cbnz	r2, 8000b98 <__udivmoddi4+0xec>
 8000b96:	deff      	udf	#255	; 0xff
 8000b98:	fab2 f282 	clz	r2, r2
 8000b9c:	2a00      	cmp	r2, #0
 8000b9e:	f040 8092 	bne.w	8000cc6 <__udivmoddi4+0x21a>
 8000ba2:	eba1 010c 	sub.w	r1, r1, ip
 8000ba6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000baa:	fa1f fe8c 	uxth.w	lr, ip
 8000bae:	2601      	movs	r6, #1
 8000bb0:	0c20      	lsrs	r0, r4, #16
 8000bb2:	fbb1 f3f7 	udiv	r3, r1, r7
 8000bb6:	fb07 1113 	mls	r1, r7, r3, r1
 8000bba:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000bbe:	fb0e f003 	mul.w	r0, lr, r3
 8000bc2:	4288      	cmp	r0, r1
 8000bc4:	d908      	bls.n	8000bd8 <__udivmoddi4+0x12c>
 8000bc6:	eb1c 0101 	adds.w	r1, ip, r1
 8000bca:	f103 38ff 	add.w	r8, r3, #4294967295
 8000bce:	d202      	bcs.n	8000bd6 <__udivmoddi4+0x12a>
 8000bd0:	4288      	cmp	r0, r1
 8000bd2:	f200 80cb 	bhi.w	8000d6c <__udivmoddi4+0x2c0>
 8000bd6:	4643      	mov	r3, r8
 8000bd8:	1a09      	subs	r1, r1, r0
 8000bda:	b2a4      	uxth	r4, r4
 8000bdc:	fbb1 f0f7 	udiv	r0, r1, r7
 8000be0:	fb07 1110 	mls	r1, r7, r0, r1
 8000be4:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000be8:	fb0e fe00 	mul.w	lr, lr, r0
 8000bec:	45a6      	cmp	lr, r4
 8000bee:	d908      	bls.n	8000c02 <__udivmoddi4+0x156>
 8000bf0:	eb1c 0404 	adds.w	r4, ip, r4
 8000bf4:	f100 31ff 	add.w	r1, r0, #4294967295
 8000bf8:	d202      	bcs.n	8000c00 <__udivmoddi4+0x154>
 8000bfa:	45a6      	cmp	lr, r4
 8000bfc:	f200 80bb 	bhi.w	8000d76 <__udivmoddi4+0x2ca>
 8000c00:	4608      	mov	r0, r1
 8000c02:	eba4 040e 	sub.w	r4, r4, lr
 8000c06:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000c0a:	e79c      	b.n	8000b46 <__udivmoddi4+0x9a>
 8000c0c:	f1c6 0720 	rsb	r7, r6, #32
 8000c10:	40b3      	lsls	r3, r6
 8000c12:	fa22 fc07 	lsr.w	ip, r2, r7
 8000c16:	ea4c 0c03 	orr.w	ip, ip, r3
 8000c1a:	fa20 f407 	lsr.w	r4, r0, r7
 8000c1e:	fa01 f306 	lsl.w	r3, r1, r6
 8000c22:	431c      	orrs	r4, r3
 8000c24:	40f9      	lsrs	r1, r7
 8000c26:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000c2a:	fa00 f306 	lsl.w	r3, r0, r6
 8000c2e:	fbb1 f8f9 	udiv	r8, r1, r9
 8000c32:	0c20      	lsrs	r0, r4, #16
 8000c34:	fa1f fe8c 	uxth.w	lr, ip
 8000c38:	fb09 1118 	mls	r1, r9, r8, r1
 8000c3c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000c40:	fb08 f00e 	mul.w	r0, r8, lr
 8000c44:	4288      	cmp	r0, r1
 8000c46:	fa02 f206 	lsl.w	r2, r2, r6
 8000c4a:	d90b      	bls.n	8000c64 <__udivmoddi4+0x1b8>
 8000c4c:	eb1c 0101 	adds.w	r1, ip, r1
 8000c50:	f108 3aff 	add.w	sl, r8, #4294967295
 8000c54:	f080 8088 	bcs.w	8000d68 <__udivmoddi4+0x2bc>
 8000c58:	4288      	cmp	r0, r1
 8000c5a:	f240 8085 	bls.w	8000d68 <__udivmoddi4+0x2bc>
 8000c5e:	f1a8 0802 	sub.w	r8, r8, #2
 8000c62:	4461      	add	r1, ip
 8000c64:	1a09      	subs	r1, r1, r0
 8000c66:	b2a4      	uxth	r4, r4
 8000c68:	fbb1 f0f9 	udiv	r0, r1, r9
 8000c6c:	fb09 1110 	mls	r1, r9, r0, r1
 8000c70:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000c74:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c78:	458e      	cmp	lr, r1
 8000c7a:	d908      	bls.n	8000c8e <__udivmoddi4+0x1e2>
 8000c7c:	eb1c 0101 	adds.w	r1, ip, r1
 8000c80:	f100 34ff 	add.w	r4, r0, #4294967295
 8000c84:	d26c      	bcs.n	8000d60 <__udivmoddi4+0x2b4>
 8000c86:	458e      	cmp	lr, r1
 8000c88:	d96a      	bls.n	8000d60 <__udivmoddi4+0x2b4>
 8000c8a:	3802      	subs	r0, #2
 8000c8c:	4461      	add	r1, ip
 8000c8e:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000c92:	fba0 9402 	umull	r9, r4, r0, r2
 8000c96:	eba1 010e 	sub.w	r1, r1, lr
 8000c9a:	42a1      	cmp	r1, r4
 8000c9c:	46c8      	mov	r8, r9
 8000c9e:	46a6      	mov	lr, r4
 8000ca0:	d356      	bcc.n	8000d50 <__udivmoddi4+0x2a4>
 8000ca2:	d053      	beq.n	8000d4c <__udivmoddi4+0x2a0>
 8000ca4:	b15d      	cbz	r5, 8000cbe <__udivmoddi4+0x212>
 8000ca6:	ebb3 0208 	subs.w	r2, r3, r8
 8000caa:	eb61 010e 	sbc.w	r1, r1, lr
 8000cae:	fa01 f707 	lsl.w	r7, r1, r7
 8000cb2:	fa22 f306 	lsr.w	r3, r2, r6
 8000cb6:	40f1      	lsrs	r1, r6
 8000cb8:	431f      	orrs	r7, r3
 8000cba:	e9c5 7100 	strd	r7, r1, [r5]
 8000cbe:	2600      	movs	r6, #0
 8000cc0:	4631      	mov	r1, r6
 8000cc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc6:	f1c2 0320 	rsb	r3, r2, #32
 8000cca:	40d8      	lsrs	r0, r3
 8000ccc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cd0:	fa21 f303 	lsr.w	r3, r1, r3
 8000cd4:	4091      	lsls	r1, r2
 8000cd6:	4301      	orrs	r1, r0
 8000cd8:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cdc:	fa1f fe8c 	uxth.w	lr, ip
 8000ce0:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ce4:	fb07 3610 	mls	r6, r7, r0, r3
 8000ce8:	0c0b      	lsrs	r3, r1, #16
 8000cea:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000cee:	fb00 f60e 	mul.w	r6, r0, lr
 8000cf2:	429e      	cmp	r6, r3
 8000cf4:	fa04 f402 	lsl.w	r4, r4, r2
 8000cf8:	d908      	bls.n	8000d0c <__udivmoddi4+0x260>
 8000cfa:	eb1c 0303 	adds.w	r3, ip, r3
 8000cfe:	f100 38ff 	add.w	r8, r0, #4294967295
 8000d02:	d22f      	bcs.n	8000d64 <__udivmoddi4+0x2b8>
 8000d04:	429e      	cmp	r6, r3
 8000d06:	d92d      	bls.n	8000d64 <__udivmoddi4+0x2b8>
 8000d08:	3802      	subs	r0, #2
 8000d0a:	4463      	add	r3, ip
 8000d0c:	1b9b      	subs	r3, r3, r6
 8000d0e:	b289      	uxth	r1, r1
 8000d10:	fbb3 f6f7 	udiv	r6, r3, r7
 8000d14:	fb07 3316 	mls	r3, r7, r6, r3
 8000d18:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d1c:	fb06 f30e 	mul.w	r3, r6, lr
 8000d20:	428b      	cmp	r3, r1
 8000d22:	d908      	bls.n	8000d36 <__udivmoddi4+0x28a>
 8000d24:	eb1c 0101 	adds.w	r1, ip, r1
 8000d28:	f106 38ff 	add.w	r8, r6, #4294967295
 8000d2c:	d216      	bcs.n	8000d5c <__udivmoddi4+0x2b0>
 8000d2e:	428b      	cmp	r3, r1
 8000d30:	d914      	bls.n	8000d5c <__udivmoddi4+0x2b0>
 8000d32:	3e02      	subs	r6, #2
 8000d34:	4461      	add	r1, ip
 8000d36:	1ac9      	subs	r1, r1, r3
 8000d38:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000d3c:	e738      	b.n	8000bb0 <__udivmoddi4+0x104>
 8000d3e:	462e      	mov	r6, r5
 8000d40:	4628      	mov	r0, r5
 8000d42:	e705      	b.n	8000b50 <__udivmoddi4+0xa4>
 8000d44:	4606      	mov	r6, r0
 8000d46:	e6e3      	b.n	8000b10 <__udivmoddi4+0x64>
 8000d48:	4618      	mov	r0, r3
 8000d4a:	e6f8      	b.n	8000b3e <__udivmoddi4+0x92>
 8000d4c:	454b      	cmp	r3, r9
 8000d4e:	d2a9      	bcs.n	8000ca4 <__udivmoddi4+0x1f8>
 8000d50:	ebb9 0802 	subs.w	r8, r9, r2
 8000d54:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000d58:	3801      	subs	r0, #1
 8000d5a:	e7a3      	b.n	8000ca4 <__udivmoddi4+0x1f8>
 8000d5c:	4646      	mov	r6, r8
 8000d5e:	e7ea      	b.n	8000d36 <__udivmoddi4+0x28a>
 8000d60:	4620      	mov	r0, r4
 8000d62:	e794      	b.n	8000c8e <__udivmoddi4+0x1e2>
 8000d64:	4640      	mov	r0, r8
 8000d66:	e7d1      	b.n	8000d0c <__udivmoddi4+0x260>
 8000d68:	46d0      	mov	r8, sl
 8000d6a:	e77b      	b.n	8000c64 <__udivmoddi4+0x1b8>
 8000d6c:	3b02      	subs	r3, #2
 8000d6e:	4461      	add	r1, ip
 8000d70:	e732      	b.n	8000bd8 <__udivmoddi4+0x12c>
 8000d72:	4630      	mov	r0, r6
 8000d74:	e709      	b.n	8000b8a <__udivmoddi4+0xde>
 8000d76:	4464      	add	r4, ip
 8000d78:	3802      	subs	r0, #2
 8000d7a:	e742      	b.n	8000c02 <__udivmoddi4+0x156>

08000d7c <__aeabi_idiv0>:
 8000d7c:	4770      	bx	lr
 8000d7e:	bf00      	nop

08000d80 <DHT11_processing>:
	
}

int dht11time=150;
void DHT11_processing(void)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	b086      	sub	sp, #24
 8000d84:	af00      	add	r7, sp, #0
	uint8_t i_RH, d_RH, i_Tmp, d_Tmp;
	char lcd_buff[20];

	if (TIM10_10ms_counter >= dht11time)  //1500ms
 8000d86:	4b21      	ldr	r3, [pc, #132]	; (8000e0c <DHT11_processing+0x8c>)
 8000d88:	681a      	ldr	r2, [r3, #0]
 8000d8a:	4b21      	ldr	r3, [pc, #132]	; (8000e10 <DHT11_processing+0x90>)
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	429a      	cmp	r2, r3
 8000d90:	db37      	blt.n	8000e02 <DHT11_processing+0x82>
	{
		TIM10_10ms_counter=0;
 8000d92:	4b1e      	ldr	r3, [pc, #120]	; (8000e0c <DHT11_processing+0x8c>)
 8000d94:	2200      	movs	r2, #0
 8000d96:	601a      	str	r2, [r3, #0]
		DHT11_trriger();
 8000d98:	f000 f854 	bl	8000e44 <DHT11_trriger>
		DHT11_DataLine_Input();
 8000d9c:	f000 f868 	bl	8000e70 <DHT11_DataLine_Input>
		DHT11_dumi_read();
 8000da0:	f000 f8d6 	bl	8000f50 <DHT11_dumi_read>

		i_RH = DHT11_rx_Data();
 8000da4:	f000 f89e 	bl	8000ee4 <DHT11_rx_Data>
 8000da8:	4603      	mov	r3, r0
 8000daa:	75fb      	strb	r3, [r7, #23]
		d_RH = DHT11_rx_Data();
 8000dac:	f000 f89a 	bl	8000ee4 <DHT11_rx_Data>
 8000db0:	4603      	mov	r3, r0
 8000db2:	75bb      	strb	r3, [r7, #22]
		i_Tmp = DHT11_rx_Data();
 8000db4:	f000 f896 	bl	8000ee4 <DHT11_rx_Data>
 8000db8:	4603      	mov	r3, r0
 8000dba:	757b      	strb	r3, [r7, #21]
		d_Tmp = DHT11_rx_Data();
 8000dbc:	f000 f892 	bl	8000ee4 <DHT11_rx_Data>
 8000dc0:	4603      	mov	r3, r0
 8000dc2:	753b      	strb	r3, [r7, #20]

		DHT11_DataLine_Output();
 8000dc4:	f000 f870 	bl	8000ea8 <DHT11_DataLine_Output>
		HAL_GPIO_WritePin(DHT11_PORT, DHT11_DATA_RIN, GPIO_PIN_SET);
 8000dc8:	2201      	movs	r2, #1
 8000dca:	2101      	movs	r1, #1
 8000dcc:	4811      	ldr	r0, [pc, #68]	; (8000e14 <DHT11_processing+0x94>)
 8000dce:	f002 fe63 	bl	8003a98 <HAL_GPIO_WritePin>
		printf("[Tmp]%d\n",(int)i_Tmp);
 8000dd2:	7d7b      	ldrb	r3, [r7, #21]
 8000dd4:	4619      	mov	r1, r3
 8000dd6:	4810      	ldr	r0, [pc, #64]	; (8000e18 <DHT11_processing+0x98>)
 8000dd8:	f007 f9ee 	bl	80081b8 <iprintf>
		printf("[Wet]%d\n",(int)i_RH);
 8000ddc:	7dfb      	ldrb	r3, [r7, #23]
 8000dde:	4619      	mov	r1, r3
 8000de0:	480e      	ldr	r0, [pc, #56]	; (8000e1c <DHT11_processing+0x9c>)
 8000de2:	f007 f9e9 	bl	80081b8 <iprintf>
		sprintf(lcd_buff,"Tmp:%d Wet:%d", (int)i_Tmp, (int)i_RH);
 8000de6:	7d7a      	ldrb	r2, [r7, #21]
 8000de8:	7dfb      	ldrb	r3, [r7, #23]
 8000dea:	4638      	mov	r0, r7
 8000dec:	490c      	ldr	r1, [pc, #48]	; (8000e20 <DHT11_processing+0xa0>)
 8000dee:	f007 fa71 	bl	80082d4 <siprintf>
		move_cursor(0,0);
 8000df2:	2100      	movs	r1, #0
 8000df4:	2000      	movs	r0, #0
 8000df6:	f000 fa4d 	bl	8001294 <move_cursor>
		lcd_string(lcd_buff);
 8000dfa:	463b      	mov	r3, r7
 8000dfc:	4618      	mov	r0, r3
 8000dfe:	f000 fa34 	bl	800126a <lcd_string>
	}
}
 8000e02:	bf00      	nop
 8000e04:	3718      	adds	r7, #24
 8000e06:	46bd      	mov	sp, r7
 8000e08:	bd80      	pop	{r7, pc}
 8000e0a:	bf00      	nop
 8000e0c:	20000a24 	.word	0x20000a24
 8000e10:	20000000 	.word	0x20000000
 8000e14:	40020000 	.word	0x40020000
 8000e18:	080096e0 	.word	0x080096e0
 8000e1c:	080096ec 	.word	0x080096ec
 8000e20:	080096f8 	.word	0x080096f8

08000e24 <DHT11_Init>:

void DHT11_Init(void)
{
 8000e24:	b580      	push	{r7, lr}
 8000e26:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(DHT11_PORT, DHT11_DATA_RIN, GPIO_PIN_SET);
 8000e28:	2201      	movs	r2, #1
 8000e2a:	2101      	movs	r1, #1
 8000e2c:	4804      	ldr	r0, [pc, #16]	; (8000e40 <DHT11_Init+0x1c>)
 8000e2e:	f002 fe33 	bl	8003a98 <HAL_GPIO_WritePin>
	HAL_Delay(3000);
 8000e32:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8000e36:	f001 ff7b 	bl	8002d30 <HAL_Delay>
	return;
 8000e3a:	bf00      	nop
}
 8000e3c:	bd80      	pop	{r7, pc}
 8000e3e:	bf00      	nop
 8000e40:	40020000 	.word	0x40020000

08000e44 <DHT11_trriger>:


void DHT11_trriger(void)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(DHT11_PORT, DHT11_DATA_RIN, GPIO_PIN_RESET);
 8000e48:	2200      	movs	r2, #0
 8000e4a:	2101      	movs	r1, #1
 8000e4c:	4807      	ldr	r0, [pc, #28]	; (8000e6c <DHT11_trriger+0x28>)
 8000e4e:	f002 fe23 	bl	8003a98 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 8000e52:	2014      	movs	r0, #20
 8000e54:	f001 ff6c 	bl	8002d30 <HAL_Delay>
	
	HAL_GPIO_WritePin(DHT11_PORT, DHT11_DATA_RIN, GPIO_PIN_SET);
 8000e58:	2201      	movs	r2, #1
 8000e5a:	2101      	movs	r1, #1
 8000e5c:	4803      	ldr	r0, [pc, #12]	; (8000e6c <DHT11_trriger+0x28>)
 8000e5e:	f002 fe1b 	bl	8003a98 <HAL_GPIO_WritePin>
	delay_us(7);
 8000e62:	2007      	movs	r0, #7
 8000e64:	f000 fb86 	bl	8001574 <delay_us>
	return;
 8000e68:	bf00      	nop
}
 8000e6a:	bd80      	pop	{r7, pc}
 8000e6c:	40020000 	.word	0x40020000

08000e70 <DHT11_DataLine_Input>:


void DHT11_DataLine_Input(void)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	b086      	sub	sp, #24
 8000e74:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e76:	1d3b      	adds	r3, r7, #4
 8000e78:	2200      	movs	r2, #0
 8000e7a:	601a      	str	r2, [r3, #0]
 8000e7c:	605a      	str	r2, [r3, #4]
 8000e7e:	609a      	str	r2, [r3, #8]
 8000e80:	60da      	str	r2, [r3, #12]
 8000e82:	611a      	str	r2, [r3, #16]
	
	/*Configure GPIO pin : PH0 */
  GPIO_InitStruct.Pin = DHT11_DATA_RIN;
 8000e84:	2301      	movs	r3, #1
 8000e86:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;			//Change Output to Input
 8000e88:	2300      	movs	r3, #0
 8000e8a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e8c:	2300      	movs	r3, #0
 8000e8e:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStruct);
 8000e90:	1d3b      	adds	r3, r7, #4
 8000e92:	4619      	mov	r1, r3
 8000e94:	4803      	ldr	r0, [pc, #12]	; (8000ea4 <DHT11_DataLine_Input+0x34>)
 8000e96:	f002 fc3b 	bl	8003710 <HAL_GPIO_Init>
	
	return;
 8000e9a:	bf00      	nop
}
 8000e9c:	3718      	adds	r7, #24
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	bd80      	pop	{r7, pc}
 8000ea2:	bf00      	nop
 8000ea4:	40020000 	.word	0x40020000

08000ea8 <DHT11_DataLine_Output>:


void DHT11_DataLine_Output(void)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b086      	sub	sp, #24
 8000eac:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eae:	1d3b      	adds	r3, r7, #4
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	601a      	str	r2, [r3, #0]
 8000eb4:	605a      	str	r2, [r3, #4]
 8000eb6:	609a      	str	r2, [r3, #8]
 8000eb8:	60da      	str	r2, [r3, #12]
 8000eba:	611a      	str	r2, [r3, #16]
	
	/*Configure GPIO pin : PH0 */
  GPIO_InitStruct.Pin = DHT11_DATA_RIN;
 8000ebc:	2301      	movs	r3, #1
 8000ebe:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;			//Change Input to Output 
 8000ec0:	2301      	movs	r3, #1
 8000ec2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ec8:	2300      	movs	r3, #0
 8000eca:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStruct);
 8000ecc:	1d3b      	adds	r3, r7, #4
 8000ece:	4619      	mov	r1, r3
 8000ed0:	4803      	ldr	r0, [pc, #12]	; (8000ee0 <DHT11_DataLine_Output+0x38>)
 8000ed2:	f002 fc1d 	bl	8003710 <HAL_GPIO_Init>
	
	return;
 8000ed6:	bf00      	nop
}
 8000ed8:	3718      	adds	r7, #24
 8000eda:	46bd      	mov	sp, r7
 8000edc:	bd80      	pop	{r7, pc}
 8000ede:	bf00      	nop
 8000ee0:	40020000 	.word	0x40020000

08000ee4 <DHT11_rx_Data>:


uint8_t DHT11_rx_Data(void)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b082      	sub	sp, #8
 8000ee8:	af00      	add	r7, sp, #0
	uint8_t rx_data = 0;
 8000eea:	2300      	movs	r3, #0
 8000eec:	71fb      	strb	r3, [r7, #7]
	
	for(int i = 0; i < 8; i++)
 8000eee:	2300      	movs	r3, #0
 8000ef0:	603b      	str	r3, [r7, #0]
 8000ef2:	e023      	b.n	8000f3c <DHT11_rx_Data+0x58>
	{
		//when Input Data == 0
		while( 0 == HAL_GPIO_ReadPin(DHT11_PORT, DHT11_DATA_RIN) );
 8000ef4:	bf00      	nop
 8000ef6:	2101      	movs	r1, #1
 8000ef8:	4814      	ldr	r0, [pc, #80]	; (8000f4c <DHT11_rx_Data+0x68>)
 8000efa:	f002 fdb5 	bl	8003a68 <HAL_GPIO_ReadPin>
 8000efe:	4603      	mov	r3, r0
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d0f8      	beq.n	8000ef6 <DHT11_rx_Data+0x12>
#if 1
		delay_us(40);
 8000f04:	2028      	movs	r0, #40	; 0x28
 8000f06:	f000 fb35 	bl	8001574 <delay_us>
#else  // org
		delay_us(16);
#endif
		rx_data<<=1;
 8000f0a:	79fb      	ldrb	r3, [r7, #7]
 8000f0c:	005b      	lsls	r3, r3, #1
 8000f0e:	71fb      	strb	r3, [r7, #7]
		
		//when Input Data == 1
		if(HAL_GPIO_ReadPin(DHT11_PORT, DHT11_DATA_RIN))
 8000f10:	2101      	movs	r1, #1
 8000f12:	480e      	ldr	r0, [pc, #56]	; (8000f4c <DHT11_rx_Data+0x68>)
 8000f14:	f002 fda8 	bl	8003a68 <HAL_GPIO_ReadPin>
 8000f18:	4603      	mov	r3, r0
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d003      	beq.n	8000f26 <DHT11_rx_Data+0x42>
		{
			rx_data |= 1;
 8000f1e:	79fb      	ldrb	r3, [r7, #7]
 8000f20:	f043 0301 	orr.w	r3, r3, #1
 8000f24:	71fb      	strb	r3, [r7, #7]
		}
		while( 1 == HAL_GPIO_ReadPin(DHT11_PORT, DHT11_DATA_RIN) );
 8000f26:	bf00      	nop
 8000f28:	2101      	movs	r1, #1
 8000f2a:	4808      	ldr	r0, [pc, #32]	; (8000f4c <DHT11_rx_Data+0x68>)
 8000f2c:	f002 fd9c 	bl	8003a68 <HAL_GPIO_ReadPin>
 8000f30:	4603      	mov	r3, r0
 8000f32:	2b01      	cmp	r3, #1
 8000f34:	d0f8      	beq.n	8000f28 <DHT11_rx_Data+0x44>
	for(int i = 0; i < 8; i++)
 8000f36:	683b      	ldr	r3, [r7, #0]
 8000f38:	3301      	adds	r3, #1
 8000f3a:	603b      	str	r3, [r7, #0]
 8000f3c:	683b      	ldr	r3, [r7, #0]
 8000f3e:	2b07      	cmp	r3, #7
 8000f40:	ddd8      	ble.n	8000ef4 <DHT11_rx_Data+0x10>
	}
	return rx_data;
 8000f42:	79fb      	ldrb	r3, [r7, #7]
}
 8000f44:	4618      	mov	r0, r3
 8000f46:	3708      	adds	r7, #8
 8000f48:	46bd      	mov	sp, r7
 8000f4a:	bd80      	pop	{r7, pc}
 8000f4c:	40020000 	.word	0x40020000

08000f50 <DHT11_dumi_read>:


void DHT11_dumi_read(void)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	af00      	add	r7, sp, #0
	while( 1 == HAL_GPIO_ReadPin(DHT11_PORT, DHT11_DATA_RIN) );
 8000f54:	bf00      	nop
 8000f56:	2101      	movs	r1, #1
 8000f58:	480b      	ldr	r0, [pc, #44]	; (8000f88 <DHT11_dumi_read+0x38>)
 8000f5a:	f002 fd85 	bl	8003a68 <HAL_GPIO_ReadPin>
 8000f5e:	4603      	mov	r3, r0
 8000f60:	2b01      	cmp	r3, #1
 8000f62:	d0f8      	beq.n	8000f56 <DHT11_dumi_read+0x6>
	while( 0 == HAL_GPIO_ReadPin(DHT11_PORT, DHT11_DATA_RIN) );
 8000f64:	bf00      	nop
 8000f66:	2101      	movs	r1, #1
 8000f68:	4807      	ldr	r0, [pc, #28]	; (8000f88 <DHT11_dumi_read+0x38>)
 8000f6a:	f002 fd7d 	bl	8003a68 <HAL_GPIO_ReadPin>
 8000f6e:	4603      	mov	r3, r0
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d0f8      	beq.n	8000f66 <DHT11_dumi_read+0x16>
	while( 1 == HAL_GPIO_ReadPin(DHT11_PORT, DHT11_DATA_RIN) );
 8000f74:	bf00      	nop
 8000f76:	2101      	movs	r1, #1
 8000f78:	4803      	ldr	r0, [pc, #12]	; (8000f88 <DHT11_dumi_read+0x38>)
 8000f7a:	f002 fd75 	bl	8003a68 <HAL_GPIO_ReadPin>
 8000f7e:	4603      	mov	r3, r0
 8000f80:	2b01      	cmp	r3, #1
 8000f82:	d0f8      	beq.n	8000f76 <DHT11_dumi_read+0x26>
	return;
 8000f84:	bf00      	nop
}
 8000f86:	bd80      	pop	{r7, pc}
 8000f88:	40020000 	.word	0x40020000

08000f8c <get_button>:
{BUTTON_RELEASE,BUTTON_RELEASE,BUTTON_RELEASE,BUTTON_RELEASE};

// get_button(gpio, pin, button)
//    BUTTON_RELEASE(1)  return
int get_button(GPIO_TypeDef *GPIO, uint16_t GPIO_PIN, uint8_t button_number)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b084      	sub	sp, #16
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
 8000f94:	460b      	mov	r3, r1
 8000f96:	807b      	strh	r3, [r7, #2]
 8000f98:	4613      	mov	r3, r2
 8000f9a:	707b      	strb	r3, [r7, #1]
	unsigned char curr_state;

	curr_state=HAL_GPIO_ReadPin(GPIO, GPIO_PIN);  // 0, 1
 8000f9c:	887b      	ldrh	r3, [r7, #2]
 8000f9e:	4619      	mov	r1, r3
 8000fa0:	6878      	ldr	r0, [r7, #4]
 8000fa2:	f002 fd61 	bl	8003a68 <HAL_GPIO_ReadPin>
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	73fb      	strb	r3, [r7, #15]
	//    
	if (curr_state == BUTTON_PRESS && button_status[button_number]==BUTTON_RELEASE)
 8000faa:	7bfb      	ldrb	r3, [r7, #15]
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d10d      	bne.n	8000fcc <get_button+0x40>
 8000fb0:	787b      	ldrb	r3, [r7, #1]
 8000fb2:	4a11      	ldr	r2, [pc, #68]	; (8000ff8 <get_button+0x6c>)
 8000fb4:	5cd3      	ldrb	r3, [r2, r3]
 8000fb6:	2b01      	cmp	r3, #1
 8000fb8:	d108      	bne.n	8000fcc <get_button+0x40>
	{
		HAL_Delay(80);  // noise  .
 8000fba:	2050      	movs	r0, #80	; 0x50
 8000fbc:	f001 feb8 	bl	8002d30 <HAL_Delay>
		button_status[button_number]=BUTTON_PRESS;   //    
 8000fc0:	787b      	ldrb	r3, [r7, #1]
 8000fc2:	4a0d      	ldr	r2, [pc, #52]	; (8000ff8 <get_button+0x6c>)
 8000fc4:	2100      	movs	r1, #0
 8000fc6:	54d1      	strb	r1, [r2, r3]
		return BUTTON_RELEASE;  //     noise 
 8000fc8:	2301      	movs	r3, #1
 8000fca:	e011      	b.n	8000ff0 <get_button+0x64>
	}
	else if (curr_state == BUTTON_RELEASE && button_status[button_number]==BUTTON_PRESS)
 8000fcc:	7bfb      	ldrb	r3, [r7, #15]
 8000fce:	2b01      	cmp	r3, #1
 8000fd0:	d10d      	bne.n	8000fee <get_button+0x62>
 8000fd2:	787b      	ldrb	r3, [r7, #1]
 8000fd4:	4a08      	ldr	r2, [pc, #32]	; (8000ff8 <get_button+0x6c>)
 8000fd6:	5cd3      	ldrb	r3, [r2, r3]
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d108      	bne.n	8000fee <get_button+0x62>
	{     // 1.         
		HAL_Delay(30);  // noise  .
 8000fdc:	201e      	movs	r0, #30
 8000fde:	f001 fea7 	bl	8002d30 <HAL_Delay>
		button_status[button_number]=BUTTON_RELEASE;  // 2. button_status table  
 8000fe2:	787b      	ldrb	r3, [r7, #1]
 8000fe4:	4a04      	ldr	r2, [pc, #16]	; (8000ff8 <get_button+0x6c>)
 8000fe6:	2101      	movs	r1, #1
 8000fe8:	54d1      	strb	r1, [r2, r3]
		return BUTTON_PRESS;   // 3.  1    .
 8000fea:	2300      	movs	r3, #0
 8000fec:	e000      	b.n	8000ff0 <get_button+0x64>
	}
	return BUTTON_RELEASE;
 8000fee:	2301      	movs	r3, #1
}
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	3710      	adds	r7, #16
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	bd80      	pop	{r7, pc}
 8000ff8:	20000004 	.word	0x20000004

08000ffc <dcmotor_pwm_control>:
uint16_t CCR_UP_Value = 0;	// PWM UP control
uint16_t CCR_DOWN_Value = 0;	// PWM DOWN control
uint16_t forward_back_dcmotor = 0;	//

void dcmotor_pwm_control(void)
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	af00      	add	r7, sp, #0
	// start/stop : button0
	if (get_button(BUTTON0_GPIO_Port, BUTTON0_Pin, 0) == BUTTON_PRESS)
 8001000:	2200      	movs	r2, #0
 8001002:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001006:	4851      	ldr	r0, [pc, #324]	; (800114c <dcmotor_pwm_control+0x150>)
 8001008:	f7ff ffc0 	bl	8000f8c <get_button>
 800100c:	4603      	mov	r3, r0
 800100e:	2b00      	cmp	r3, #0
 8001010:	d122      	bne.n	8001058 <dcmotor_pwm_control+0x5c>
	{

		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);	// LD1
 8001012:	2101      	movs	r1, #1
 8001014:	484e      	ldr	r0, [pc, #312]	; (8001150 <dcmotor_pwm_control+0x154>)
 8001016:	f002 fd58 	bl	8003aca <HAL_GPIO_TogglePin>
		HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8, 1);
 800101a:	2201      	movs	r2, #1
 800101c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001020:	484a      	ldr	r0, [pc, #296]	; (800114c <dcmotor_pwm_control+0x150>)
 8001022:	f002 fd39 	bl	8003a98 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOE, GPIO_PIN_9, 0);
 8001026:	2200      	movs	r2, #0
 8001028:	f44f 7100 	mov.w	r1, #512	; 0x200
 800102c:	4847      	ldr	r0, [pc, #284]	; (800114c <dcmotor_pwm_control+0x150>)
 800102e:	f002 fd33 	bl	8003a98 <HAL_GPIO_WritePin>

		if (!pwm_start_flag)
 8001032:	4b48      	ldr	r3, [pc, #288]	; (8001154 <dcmotor_pwm_control+0x158>)
 8001034:	781b      	ldrb	r3, [r3, #0]
 8001036:	2b00      	cmp	r3, #0
 8001038:	d107      	bne.n	800104a <dcmotor_pwm_control+0x4e>
		{
			pwm_start_flag = 1;
 800103a:	4b46      	ldr	r3, [pc, #280]	; (8001154 <dcmotor_pwm_control+0x158>)
 800103c:	2201      	movs	r2, #1
 800103e:	701a      	strb	r2, [r3, #0]
			HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8001040:	2100      	movs	r1, #0
 8001042:	4845      	ldr	r0, [pc, #276]	; (8001158 <dcmotor_pwm_control+0x15c>)
 8001044:	f004 f8e8 	bl	8005218 <HAL_TIM_PWM_Start>
 8001048:	e006      	b.n	8001058 <dcmotor_pwm_control+0x5c>
		}
		else
		{
			pwm_start_flag = 0;
 800104a:	4b42      	ldr	r3, [pc, #264]	; (8001154 <dcmotor_pwm_control+0x158>)
 800104c:	2200      	movs	r2, #0
 800104e:	701a      	strb	r2, [r3, #0]
			HAL_TIM_PWM_Stop(&htim4, TIM_CHANNEL_1);
 8001050:	2100      	movs	r1, #0
 8001052:	4841      	ldr	r0, [pc, #260]	; (8001158 <dcmotor_pwm_control+0x15c>)
 8001054:	f004 f9a8 	bl	80053a8 <HAL_TIM_PWM_Stop>
		}

	}
	// speed-up : button1
	if (get_button(BUTTON1_GPIO_Port, BUTTON1_Pin, 1) == BUTTON_PRESS)
 8001058:	2201      	movs	r2, #1
 800105a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800105e:	483b      	ldr	r0, [pc, #236]	; (800114c <dcmotor_pwm_control+0x150>)
 8001060:	f7ff ff94 	bl	8000f8c <get_button>
 8001064:	4603      	mov	r3, r0
 8001066:	2b00      	cmp	r3, #0
 8001068:	d11b      	bne.n	80010a2 <dcmotor_pwm_control+0xa6>
	{

		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_7);	// LED2
 800106a:	2180      	movs	r1, #128	; 0x80
 800106c:	4838      	ldr	r0, [pc, #224]	; (8001150 <dcmotor_pwm_control+0x154>)
 800106e:	f002 fd2c 	bl	8003aca <HAL_GPIO_TogglePin>
		CCR_UP_Value = __HAL_TIM_GET_COMPARE(&htim4,TIM_CHANNEL_1);
 8001072:	4b39      	ldr	r3, [pc, #228]	; (8001158 <dcmotor_pwm_control+0x15c>)
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001078:	b29a      	uxth	r2, r3
 800107a:	4b38      	ldr	r3, [pc, #224]	; (800115c <dcmotor_pwm_control+0x160>)
 800107c:	801a      	strh	r2, [r3, #0]
		CCR_UP_Value += 10;
 800107e:	4b37      	ldr	r3, [pc, #220]	; (800115c <dcmotor_pwm_control+0x160>)
 8001080:	881b      	ldrh	r3, [r3, #0]
 8001082:	330a      	adds	r3, #10
 8001084:	b29a      	uxth	r2, r3
 8001086:	4b35      	ldr	r3, [pc, #212]	; (800115c <dcmotor_pwm_control+0x160>)
 8001088:	801a      	strh	r2, [r3, #0]
		if (CCR_UP_Value > 100) CCR_UP_Value = 100;
 800108a:	4b34      	ldr	r3, [pc, #208]	; (800115c <dcmotor_pwm_control+0x160>)
 800108c:	881b      	ldrh	r3, [r3, #0]
 800108e:	2b64      	cmp	r3, #100	; 0x64
 8001090:	d902      	bls.n	8001098 <dcmotor_pwm_control+0x9c>
 8001092:	4b32      	ldr	r3, [pc, #200]	; (800115c <dcmotor_pwm_control+0x160>)
 8001094:	2264      	movs	r2, #100	; 0x64
 8001096:	801a      	strh	r2, [r3, #0]
		__HAL_TIM_SET_COMPARE(&htim4,TIM_CHANNEL_1,CCR_UP_Value);
 8001098:	4b30      	ldr	r3, [pc, #192]	; (800115c <dcmotor_pwm_control+0x160>)
 800109a:	881a      	ldrh	r2, [r3, #0]
 800109c:	4b2e      	ldr	r3, [pc, #184]	; (8001158 <dcmotor_pwm_control+0x15c>)
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	635a      	str	r2, [r3, #52]	; 0x34

	}

	// speed-down : button1
	if (get_button(BUTTON2_GPIO_Port, BUTTON2_Pin, 2) == BUTTON_PRESS)
 80010a2:	2202      	movs	r2, #2
 80010a4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80010a8:	4828      	ldr	r0, [pc, #160]	; (800114c <dcmotor_pwm_control+0x150>)
 80010aa:	f7ff ff6f 	bl	8000f8c <get_button>
 80010ae:	4603      	mov	r3, r0
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d11c      	bne.n	80010ee <dcmotor_pwm_control+0xf2>
	{

		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14);	// LED14
 80010b4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80010b8:	4825      	ldr	r0, [pc, #148]	; (8001150 <dcmotor_pwm_control+0x154>)
 80010ba:	f002 fd06 	bl	8003aca <HAL_GPIO_TogglePin>
		CCR_DOWN_Value = __HAL_TIM_GET_COMPARE(&htim4,TIM_CHANNEL_1);
 80010be:	4b26      	ldr	r3, [pc, #152]	; (8001158 <dcmotor_pwm_control+0x15c>)
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80010c4:	b29a      	uxth	r2, r3
 80010c6:	4b26      	ldr	r3, [pc, #152]	; (8001160 <dcmotor_pwm_control+0x164>)
 80010c8:	801a      	strh	r2, [r3, #0]
		CCR_DOWN_Value -= 10;
 80010ca:	4b25      	ldr	r3, [pc, #148]	; (8001160 <dcmotor_pwm_control+0x164>)
 80010cc:	881b      	ldrh	r3, [r3, #0]
 80010ce:	3b0a      	subs	r3, #10
 80010d0:	b29a      	uxth	r2, r3
 80010d2:	4b23      	ldr	r3, [pc, #140]	; (8001160 <dcmotor_pwm_control+0x164>)
 80010d4:	801a      	strh	r2, [r3, #0]
		if (CCR_DOWN_Value < 60) CCR_DOWN_Value = 60;
 80010d6:	4b22      	ldr	r3, [pc, #136]	; (8001160 <dcmotor_pwm_control+0x164>)
 80010d8:	881b      	ldrh	r3, [r3, #0]
 80010da:	2b3b      	cmp	r3, #59	; 0x3b
 80010dc:	d802      	bhi.n	80010e4 <dcmotor_pwm_control+0xe8>
 80010de:	4b20      	ldr	r3, [pc, #128]	; (8001160 <dcmotor_pwm_control+0x164>)
 80010e0:	223c      	movs	r2, #60	; 0x3c
 80010e2:	801a      	strh	r2, [r3, #0]
		__HAL_TIM_SET_COMPARE(&htim4,TIM_CHANNEL_1,CCR_DOWN_Value);
 80010e4:	4b1e      	ldr	r3, [pc, #120]	; (8001160 <dcmotor_pwm_control+0x164>)
 80010e6:	881a      	ldrh	r2, [r3, #0]
 80010e8:	4b1b      	ldr	r3, [pc, #108]	; (8001158 <dcmotor_pwm_control+0x15c>)
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	635a      	str	r2, [r3, #52]	; 0x34

	}

	// forward_back : button3
	if (get_button(BUTTON3_GPIO_Port, BUTTON3_Pin, 3) == BUTTON_PRESS)
 80010ee:	2203      	movs	r2, #3
 80010f0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80010f4:	4815      	ldr	r0, [pc, #84]	; (800114c <dcmotor_pwm_control+0x150>)
 80010f6:	f7ff ff49 	bl	8000f8c <get_button>
 80010fa:	4603      	mov	r3, r0
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d122      	bne.n	8001146 <dcmotor_pwm_control+0x14a>
	{
		if(!forward_back_dcmotor)
 8001100:	4b18      	ldr	r3, [pc, #96]	; (8001164 <dcmotor_pwm_control+0x168>)
 8001102:	881b      	ldrh	r3, [r3, #0]
 8001104:	2b00      	cmp	r3, #0
 8001106:	d10f      	bne.n	8001128 <dcmotor_pwm_control+0x12c>
		{
			HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8, 1);
 8001108:	2201      	movs	r2, #1
 800110a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800110e:	480f      	ldr	r0, [pc, #60]	; (800114c <dcmotor_pwm_control+0x150>)
 8001110:	f002 fcc2 	bl	8003a98 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOE, GPIO_PIN_9, 0);
 8001114:	2200      	movs	r2, #0
 8001116:	f44f 7100 	mov.w	r1, #512	; 0x200
 800111a:	480c      	ldr	r0, [pc, #48]	; (800114c <dcmotor_pwm_control+0x150>)
 800111c:	f002 fcbc 	bl	8003a98 <HAL_GPIO_WritePin>
			forward_back_dcmotor = 1;
 8001120:	4b10      	ldr	r3, [pc, #64]	; (8001164 <dcmotor_pwm_control+0x168>)
 8001122:	2201      	movs	r2, #1
 8001124:	801a      	strh	r2, [r3, #0]
			HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8, 0);
			HAL_GPIO_WritePin(GPIOE, GPIO_PIN_9, 1);
			forward_back_dcmotor = 0;
		}
	}
}
 8001126:	e00e      	b.n	8001146 <dcmotor_pwm_control+0x14a>
			HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8, 0);
 8001128:	2200      	movs	r2, #0
 800112a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800112e:	4807      	ldr	r0, [pc, #28]	; (800114c <dcmotor_pwm_control+0x150>)
 8001130:	f002 fcb2 	bl	8003a98 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOE, GPIO_PIN_9, 1);
 8001134:	2201      	movs	r2, #1
 8001136:	f44f 7100 	mov.w	r1, #512	; 0x200
 800113a:	4804      	ldr	r0, [pc, #16]	; (800114c <dcmotor_pwm_control+0x150>)
 800113c:	f002 fcac 	bl	8003a98 <HAL_GPIO_WritePin>
			forward_back_dcmotor = 0;
 8001140:	4b08      	ldr	r3, [pc, #32]	; (8001164 <dcmotor_pwm_control+0x168>)
 8001142:	2200      	movs	r2, #0
 8001144:	801a      	strh	r2, [r3, #0]
}
 8001146:	bf00      	nop
 8001148:	bd80      	pop	{r7, pc}
 800114a:	bf00      	nop
 800114c:	40021000 	.word	0x40021000
 8001150:	40020400 	.word	0x40020400
 8001154:	20000094 	.word	0x20000094
 8001158:	200003b4 	.word	0x200003b4
 800115c:	20000096 	.word	0x20000096
 8001160:	20000098 	.word	0x20000098
 8001164:	2000009a 	.word	0x2000009a

08001168 <lcd_command>:
		HAL_Delay(500);
	}
}

void lcd_command(uint8_t command)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b086      	sub	sp, #24
 800116c:	af02      	add	r7, sp, #8
 800116e:	4603      	mov	r3, r0
 8001170:	71fb      	strb	r3, [r7, #7]

	uint8_t high_nibble, low_nibble;
	uint8_t i2c_buffer[4];
	high_nibble = command & 0xf0;
 8001172:	79fb      	ldrb	r3, [r7, #7]
 8001174:	f023 030f 	bic.w	r3, r3, #15
 8001178:	73fb      	strb	r3, [r7, #15]
	low_nibble = (command<<4) & 0xf0;
 800117a:	79fb      	ldrb	r3, [r7, #7]
 800117c:	011b      	lsls	r3, r3, #4
 800117e:	73bb      	strb	r3, [r7, #14]
	i2c_buffer[0] = high_nibble | 0x04 | 0x08; //en=1, rs=0, rw=0, backlight=1
 8001180:	7bfb      	ldrb	r3, [r7, #15]
 8001182:	f043 030c 	orr.w	r3, r3, #12
 8001186:	b2db      	uxtb	r3, r3
 8001188:	723b      	strb	r3, [r7, #8]
	i2c_buffer[1] = high_nibble | 0x00 | 0x08; //en=0, rs=0, rw=0, backlight=1
 800118a:	7bfb      	ldrb	r3, [r7, #15]
 800118c:	f043 0308 	orr.w	r3, r3, #8
 8001190:	b2db      	uxtb	r3, r3
 8001192:	727b      	strb	r3, [r7, #9]
	i2c_buffer[2] = low_nibble  | 0x04 | 0x08; //en=1, rs=0, rw=0, backlight=1
 8001194:	7bbb      	ldrb	r3, [r7, #14]
 8001196:	f043 030c 	orr.w	r3, r3, #12
 800119a:	b2db      	uxtb	r3, r3
 800119c:	72bb      	strb	r3, [r7, #10]
	i2c_buffer[3] = low_nibble  | 0x00 | 0x08; //en=0, rs=0, rw=0, backlight=1
 800119e:	7bbb      	ldrb	r3, [r7, #14]
 80011a0:	f043 0308 	orr.w	r3, r3, #8
 80011a4:	b2db      	uxtb	r3, r3
 80011a6:	72fb      	strb	r3, [r7, #11]
	while(HAL_I2C_Master_Transmit(&hi2c1, I2C_LCD_ADDRESS,
 80011a8:	bf00      	nop
 80011aa:	f107 0208 	add.w	r2, r7, #8
 80011ae:	2364      	movs	r3, #100	; 0x64
 80011b0:	9300      	str	r3, [sp, #0]
 80011b2:	2304      	movs	r3, #4
 80011b4:	214e      	movs	r1, #78	; 0x4e
 80011b6:	4805      	ldr	r0, [pc, #20]	; (80011cc <lcd_command+0x64>)
 80011b8:	f002 fde6 	bl	8003d88 <HAL_I2C_Master_Transmit>
 80011bc:	4603      	mov	r3, r0
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d1f3      	bne.n	80011aa <lcd_command+0x42>
			i2c_buffer, 4, 100)!=HAL_OK){
		//HAL_Delay(1);
	}
	return;
 80011c2:	bf00      	nop
}
 80011c4:	3710      	adds	r7, #16
 80011c6:	46bd      	mov	sp, r7
 80011c8:	bd80      	pop	{r7, pc}
 80011ca:	bf00      	nop
 80011cc:	200002d0 	.word	0x200002d0

080011d0 <lcd_data>:

// 1 byte write
void lcd_data(uint8_t data)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b086      	sub	sp, #24
 80011d4:	af02      	add	r7, sp, #8
 80011d6:	4603      	mov	r3, r0
 80011d8:	71fb      	strb	r3, [r7, #7]

	uint8_t high_nibble, low_nibble;
	uint8_t i2c_buffer[4];
	high_nibble = data & 0xf0;
 80011da:	79fb      	ldrb	r3, [r7, #7]
 80011dc:	f023 030f 	bic.w	r3, r3, #15
 80011e0:	73fb      	strb	r3, [r7, #15]
	low_nibble = (data<<4) & 0xf0;
 80011e2:	79fb      	ldrb	r3, [r7, #7]
 80011e4:	011b      	lsls	r3, r3, #4
 80011e6:	73bb      	strb	r3, [r7, #14]
	i2c_buffer[0] = high_nibble | 0x05 | 0x08; //en=1, rs=1, rw=0, backlight=1
 80011e8:	7bfb      	ldrb	r3, [r7, #15]
 80011ea:	f043 030d 	orr.w	r3, r3, #13
 80011ee:	b2db      	uxtb	r3, r3
 80011f0:	723b      	strb	r3, [r7, #8]
	i2c_buffer[1] = high_nibble | 0x01 | 0x08; //en=0, rs=1, rw=0, backlight=1
 80011f2:	7bfb      	ldrb	r3, [r7, #15]
 80011f4:	f043 0309 	orr.w	r3, r3, #9
 80011f8:	b2db      	uxtb	r3, r3
 80011fa:	727b      	strb	r3, [r7, #9]
	i2c_buffer[2] = low_nibble  | 0x05 | 0x08; //en=1, rs=1, rw=0, backlight=1
 80011fc:	7bbb      	ldrb	r3, [r7, #14]
 80011fe:	f043 030d 	orr.w	r3, r3, #13
 8001202:	b2db      	uxtb	r3, r3
 8001204:	72bb      	strb	r3, [r7, #10]
	i2c_buffer[3] = low_nibble  | 0x01 | 0x08; //en=0, rs=1, rw=0, backlight=1
 8001206:	7bbb      	ldrb	r3, [r7, #14]
 8001208:	f043 0309 	orr.w	r3, r3, #9
 800120c:	b2db      	uxtb	r3, r3
 800120e:	72fb      	strb	r3, [r7, #11]
	while(HAL_I2C_Master_Transmit(&hi2c1, I2C_LCD_ADDRESS,
 8001210:	bf00      	nop
 8001212:	f107 0208 	add.w	r2, r7, #8
 8001216:	2364      	movs	r3, #100	; 0x64
 8001218:	9300      	str	r3, [sp, #0]
 800121a:	2304      	movs	r3, #4
 800121c:	214e      	movs	r1, #78	; 0x4e
 800121e:	4805      	ldr	r0, [pc, #20]	; (8001234 <lcd_data+0x64>)
 8001220:	f002 fdb2 	bl	8003d88 <HAL_I2C_Master_Transmit>
 8001224:	4603      	mov	r3, r0
 8001226:	2b00      	cmp	r3, #0
 8001228:	d1f3      	bne.n	8001212 <lcd_data+0x42>
			i2c_buffer, 4, 100)!=HAL_OK){
		//HAL_Delay(1);
	}
	return;
 800122a:	bf00      	nop
}
 800122c:	3710      	adds	r7, #16
 800122e:	46bd      	mov	sp, r7
 8001230:	bd80      	pop	{r7, pc}
 8001232:	bf00      	nop
 8001234:	200002d0 	.word	0x200002d0

08001238 <i2c_lcd_init>:
// lcd 
void i2c_lcd_init(void)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	af00      	add	r7, sp, #0

	lcd_command(0x33);
 800123c:	2033      	movs	r0, #51	; 0x33
 800123e:	f7ff ff93 	bl	8001168 <lcd_command>
	lcd_command(0x32);
 8001242:	2032      	movs	r0, #50	; 0x32
 8001244:	f7ff ff90 	bl	8001168 <lcd_command>
	lcd_command(0x28);	//Function Set 4-bit mode
 8001248:	2028      	movs	r0, #40	; 0x28
 800124a:	f7ff ff8d 	bl	8001168 <lcd_command>
	lcd_command(DISPLAY_ON);
 800124e:	200c      	movs	r0, #12
 8001250:	f7ff ff8a 	bl	8001168 <lcd_command>
	lcd_command(0x06);	//Entry mode set
 8001254:	2006      	movs	r0, #6
 8001256:	f7ff ff87 	bl	8001168 <lcd_command>
	lcd_command(CLEAR_DISPLAY);
 800125a:	2001      	movs	r0, #1
 800125c:	f7ff ff84 	bl	8001168 <lcd_command>
	HAL_Delay(2);
 8001260:	2002      	movs	r0, #2
 8001262:	f001 fd65 	bl	8002d30 <HAL_Delay>
}
 8001266:	bf00      	nop
 8001268:	bd80      	pop	{r7, pc}

0800126a <lcd_string>:

// null   string LCD 
void lcd_string(uint8_t *str)
{
 800126a:	b580      	push	{r7, lr}
 800126c:	b082      	sub	sp, #8
 800126e:	af00      	add	r7, sp, #0
 8001270:	6078      	str	r0, [r7, #4]
	while(*str)
 8001272:	e006      	b.n	8001282 <lcd_string+0x18>
	{
		lcd_data(*str++);
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	1c5a      	adds	r2, r3, #1
 8001278:	607a      	str	r2, [r7, #4]
 800127a:	781b      	ldrb	r3, [r3, #0]
 800127c:	4618      	mov	r0, r3
 800127e:	f7ff ffa7 	bl	80011d0 <lcd_data>
	while(*str)
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	781b      	ldrb	r3, [r3, #0]
 8001286:	2b00      	cmp	r3, #0
 8001288:	d1f4      	bne.n	8001274 <lcd_string+0xa>
	}
}
 800128a:	bf00      	nop
 800128c:	bf00      	nop
 800128e:	3708      	adds	r7, #8
 8001290:	46bd      	mov	sp, r7
 8001292:	bd80      	pop	{r7, pc}

08001294 <move_cursor>:

//  ,col   
void move_cursor(uint8_t row, uint8_t column)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	b082      	sub	sp, #8
 8001298:	af00      	add	r7, sp, #0
 800129a:	4603      	mov	r3, r0
 800129c:	460a      	mov	r2, r1
 800129e:	71fb      	strb	r3, [r7, #7]
 80012a0:	4613      	mov	r3, r2
 80012a2:	71bb      	strb	r3, [r7, #6]
	lcd_command(0x80 | row<<6 | column);
 80012a4:	79fb      	ldrb	r3, [r7, #7]
 80012a6:	019b      	lsls	r3, r3, #6
 80012a8:	b2da      	uxtb	r2, r3
 80012aa:	79bb      	ldrb	r3, [r7, #6]
 80012ac:	4313      	orrs	r3, r2
 80012ae:	b2db      	uxtb	r3, r3
 80012b0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80012b4:	b2db      	uxtb	r3, r3
 80012b6:	4618      	mov	r0, r3
 80012b8:	f7ff ff56 	bl	8001168 <lcd_command>
	return;
 80012bc:	bf00      	nop
}
 80012be:	3708      	adds	r7, #8
 80012c0:	46bd      	mov	sp, r7
 80012c2:	bd80      	pop	{r7, pc}

080012c4 <flower_on>:
#endif
	}
}

void flower_on()
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b082      	sub	sp, #8
 80012c8:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOD, 0xff, GPIO_PIN_RESET);
 80012ca:	2200      	movs	r2, #0
 80012cc:	21ff      	movs	r1, #255	; 0xff
 80012ce:	4814      	ldr	r0, [pc, #80]	; (8001320 <flower_on+0x5c>)
 80012d0:	f002 fbe2 	bl	8003a98 <HAL_GPIO_WritePin>

	for(int i=0; i < 4 ; i++)
 80012d4:	2300      	movs	r3, #0
 80012d6:	607b      	str	r3, [r7, #4]
 80012d8:	e01a      	b.n	8001310 <flower_on+0x4c>
	{
		HAL_GPIO_WritePin(GPIOD, 0x10 << i, GPIO_PIN_SET);
 80012da:	2210      	movs	r2, #16
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	fa02 f303 	lsl.w	r3, r2, r3
 80012e2:	b29b      	uxth	r3, r3
 80012e4:	2201      	movs	r2, #1
 80012e6:	4619      	mov	r1, r3
 80012e8:	480d      	ldr	r0, [pc, #52]	; (8001320 <flower_on+0x5c>)
 80012ea:	f002 fbd5 	bl	8003a98 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, 0x08 >> i, GPIO_PIN_SET);
 80012ee:	2208      	movs	r2, #8
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	fa42 f303 	asr.w	r3, r2, r3
 80012f6:	b29b      	uxth	r3, r3
 80012f8:	2201      	movs	r2, #1
 80012fa:	4619      	mov	r1, r3
 80012fc:	4808      	ldr	r0, [pc, #32]	; (8001320 <flower_on+0x5c>)
 80012fe:	f002 fbcb 	bl	8003a98 <HAL_GPIO_WritePin>
		HAL_Delay(300);
 8001302:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8001306:	f001 fd13 	bl	8002d30 <HAL_Delay>
	for(int i=0; i < 4 ; i++)
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	3301      	adds	r3, #1
 800130e:	607b      	str	r3, [r7, #4]
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	2b03      	cmp	r3, #3
 8001314:	dde1      	ble.n	80012da <flower_on+0x16>
	}
}
 8001316:	bf00      	nop
 8001318:	bf00      	nop
 800131a:	3708      	adds	r7, #8
 800131c:	46bd      	mov	sp, r7
 800131e:	bd80      	pop	{r7, pc}
 8001320:	40020c00 	.word	0x40020c00

08001324 <flower_off>:


void flower_off()
{
 8001324:	b580      	push	{r7, lr}
 8001326:	b082      	sub	sp, #8
 8001328:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOD, 0xff, GPIO_PIN_SET);
 800132a:	2201      	movs	r2, #1
 800132c:	21ff      	movs	r1, #255	; 0xff
 800132e:	4814      	ldr	r0, [pc, #80]	; (8001380 <flower_off+0x5c>)
 8001330:	f002 fbb2 	bl	8003a98 <HAL_GPIO_WritePin>


	for(int i=0; i < 4 ; i++)
 8001334:	2300      	movs	r3, #0
 8001336:	607b      	str	r3, [r7, #4]
 8001338:	e01a      	b.n	8001370 <flower_off+0x4c>
	{
		HAL_GPIO_WritePin(GPIOD, 0x80 >> i, GPIO_PIN_RESET);
 800133a:	2280      	movs	r2, #128	; 0x80
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	fa42 f303 	asr.w	r3, r2, r3
 8001342:	b29b      	uxth	r3, r3
 8001344:	2200      	movs	r2, #0
 8001346:	4619      	mov	r1, r3
 8001348:	480d      	ldr	r0, [pc, #52]	; (8001380 <flower_off+0x5c>)
 800134a:	f002 fba5 	bl	8003a98 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, 0x01 << i, GPIO_PIN_RESET);
 800134e:	2201      	movs	r2, #1
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	fa02 f303 	lsl.w	r3, r2, r3
 8001356:	b29b      	uxth	r3, r3
 8001358:	2200      	movs	r2, #0
 800135a:	4619      	mov	r1, r3
 800135c:	4808      	ldr	r0, [pc, #32]	; (8001380 <flower_off+0x5c>)
 800135e:	f002 fb9b 	bl	8003a98 <HAL_GPIO_WritePin>
		HAL_Delay(300);
 8001362:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8001366:	f001 fce3 	bl	8002d30 <HAL_Delay>
	for(int i=0; i < 4 ; i++)
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	3301      	adds	r3, #1
 800136e:	607b      	str	r3, [r7, #4]
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	2b03      	cmp	r3, #3
 8001374:	dde1      	ble.n	800133a <flower_off+0x16>
	}
}
 8001376:	bf00      	nop
 8001378:	bf00      	nop
 800137a:	3708      	adds	r7, #8
 800137c:	46bd      	mov	sp, r7
 800137e:	bd80      	pop	{r7, pc}
 8001380:	40020c00 	.word	0x40020c00

08001384 <led_keepon_up>:

void led_keepon_up()
{
 8001384:	b580      	push	{r7, lr}
 8001386:	b082      	sub	sp, #8
 8001388:	af00      	add	r7, sp, #0
	for (int i=0; i < 8; i++)
 800138a:	2300      	movs	r3, #0
 800138c:	607b      	str	r3, [r7, #4]
 800138e:	e00f      	b.n	80013b0 <led_keepon_up+0x2c>
	{
		HAL_GPIO_WritePin(GPIOD, 0x01 << i, 1);
 8001390:	2201      	movs	r2, #1
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	fa02 f303 	lsl.w	r3, r2, r3
 8001398:	b29b      	uxth	r3, r3
 800139a:	2201      	movs	r2, #1
 800139c:	4619      	mov	r1, r3
 800139e:	4808      	ldr	r0, [pc, #32]	; (80013c0 <led_keepon_up+0x3c>)
 80013a0:	f002 fb7a 	bl	8003a98 <HAL_GPIO_WritePin>
		HAL_Delay(200);
 80013a4:	20c8      	movs	r0, #200	; 0xc8
 80013a6:	f001 fcc3 	bl	8002d30 <HAL_Delay>
	for (int i=0; i < 8; i++)
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	3301      	adds	r3, #1
 80013ae:	607b      	str	r3, [r7, #4]
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	2b07      	cmp	r3, #7
 80013b4:	ddec      	ble.n	8001390 <led_keepon_up+0xc>
	}
}
 80013b6:	bf00      	nop
 80013b8:	bf00      	nop
 80013ba:	3708      	adds	r7, #8
 80013bc:	46bd      	mov	sp, r7
 80013be:	bd80      	pop	{r7, pc}
 80013c0:	40020c00 	.word	0x40020c00

080013c4 <led_keepon_down>:

void led_keepon_down()
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b082      	sub	sp, #8
 80013c8:	af00      	add	r7, sp, #0
	for (int i=0; i < 8; i++)
 80013ca:	2300      	movs	r3, #0
 80013cc:	607b      	str	r3, [r7, #4]
 80013ce:	e00f      	b.n	80013f0 <led_keepon_down+0x2c>
	{
		HAL_GPIO_WritePin(GPIOD, 0x80 >> i, 1);
 80013d0:	2280      	movs	r2, #128	; 0x80
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	fa42 f303 	asr.w	r3, r2, r3
 80013d8:	b29b      	uxth	r3, r3
 80013da:	2201      	movs	r2, #1
 80013dc:	4619      	mov	r1, r3
 80013de:	4808      	ldr	r0, [pc, #32]	; (8001400 <led_keepon_down+0x3c>)
 80013e0:	f002 fb5a 	bl	8003a98 <HAL_GPIO_WritePin>
		HAL_Delay(200);
 80013e4:	20c8      	movs	r0, #200	; 0xc8
 80013e6:	f001 fca3 	bl	8002d30 <HAL_Delay>
	for (int i=0; i < 8; i++)
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	3301      	adds	r3, #1
 80013ee:	607b      	str	r3, [r7, #4]
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	2b07      	cmp	r3, #7
 80013f4:	ddec      	ble.n	80013d0 <led_keepon_down+0xc>
	}
}
 80013f6:	bf00      	nop
 80013f8:	bf00      	nop
 80013fa:	3708      	adds	r7, #8
 80013fc:	46bd      	mov	sp, r7
 80013fe:	bd80      	pop	{r7, pc}
 8001400:	40020c00 	.word	0x40020c00

08001404 <led_on_up>:

// 0->1->2->3->4->5->6->7
//   bit LED ON
void led_on_up()
{
 8001404:	b580      	push	{r7, lr}
 8001406:	af00      	add	r7, sp, #0
	static int i=0;

#if 1
	if (t1ms_counter >= 200)
 8001408:	4b12      	ldr	r3, [pc, #72]	; (8001454 <led_on_up+0x50>)
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	2bc7      	cmp	r3, #199	; 0xc7
 800140e:	dd1e      	ble.n	800144e <led_on_up+0x4a>
	{
		t1ms_counter=0;
 8001410:	4b10      	ldr	r3, [pc, #64]	; (8001454 <led_on_up+0x50>)
 8001412:	2200      	movs	r2, #0
 8001414:	601a      	str	r2, [r3, #0]
		led_all_off();
 8001416:	f000 f861 	bl	80014dc <led_all_off>
		HAL_GPIO_WritePin(GPIOD, 0x01 << i, 1);
 800141a:	4b0f      	ldr	r3, [pc, #60]	; (8001458 <led_on_up+0x54>)
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	2201      	movs	r2, #1
 8001420:	fa02 f303 	lsl.w	r3, r2, r3
 8001424:	b29b      	uxth	r3, r3
 8001426:	2201      	movs	r2, #1
 8001428:	4619      	mov	r1, r3
 800142a:	480c      	ldr	r0, [pc, #48]	; (800145c <led_on_up+0x58>)
 800142c:	f002 fb34 	bl	8003a98 <HAL_GPIO_WritePin>
		i++;
 8001430:	4b09      	ldr	r3, [pc, #36]	; (8001458 <led_on_up+0x54>)
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	3301      	adds	r3, #1
 8001436:	4a08      	ldr	r2, [pc, #32]	; (8001458 <led_on_up+0x54>)
 8001438:	6013      	str	r3, [r2, #0]
		if (i >= 8)
 800143a:	4b07      	ldr	r3, [pc, #28]	; (8001458 <led_on_up+0x54>)
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	2b07      	cmp	r3, #7
 8001440:	dd05      	ble.n	800144e <led_on_up+0x4a>
		{
			i=0;
 8001442:	4b05      	ldr	r3, [pc, #20]	; (8001458 <led_on_up+0x54>)
 8001444:	2200      	movs	r2, #0
 8001446:	601a      	str	r2, [r3, #0]
			func_index=LED_ON_DOWN;
 8001448:	4b05      	ldr	r3, [pc, #20]	; (8001460 <led_on_up+0x5c>)
 800144a:	2201      	movs	r2, #1
 800144c:	601a      	str	r2, [r3, #0]
		led_all_off();
		HAL_GPIO_WritePin(GPIOD, 0x01 << i, 1);
		HAL_Delay(200);
	}
#endif
}
 800144e:	bf00      	nop
 8001450:	bd80      	pop	{r7, pc}
 8001452:	bf00      	nop
 8001454:	20000a2c 	.word	0x20000a2c
 8001458:	200000a0 	.word	0x200000a0
 800145c:	40020c00 	.word	0x40020c00
 8001460:	2000009c 	.word	0x2000009c

08001464 <led_on_down>:

// 7->6->5->4->3->2->1->0
void led_on_down()
{
 8001464:	b580      	push	{r7, lr}
 8001466:	af00      	add	r7, sp, #0
	static int i=0;
#if 1
	if (t1ms_counter >= 200)
 8001468:	4b12      	ldr	r3, [pc, #72]	; (80014b4 <led_on_down+0x50>)
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	2bc7      	cmp	r3, #199	; 0xc7
 800146e:	dd1e      	ble.n	80014ae <led_on_down+0x4a>
	{
		t1ms_counter=0;
 8001470:	4b10      	ldr	r3, [pc, #64]	; (80014b4 <led_on_down+0x50>)
 8001472:	2200      	movs	r2, #0
 8001474:	601a      	str	r2, [r3, #0]
		led_all_off();
 8001476:	f000 f831 	bl	80014dc <led_all_off>
		HAL_GPIO_WritePin(GPIOD, 0x80 >> i, 1);
 800147a:	4b0f      	ldr	r3, [pc, #60]	; (80014b8 <led_on_down+0x54>)
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	2280      	movs	r2, #128	; 0x80
 8001480:	fa42 f303 	asr.w	r3, r2, r3
 8001484:	b29b      	uxth	r3, r3
 8001486:	2201      	movs	r2, #1
 8001488:	4619      	mov	r1, r3
 800148a:	480c      	ldr	r0, [pc, #48]	; (80014bc <led_on_down+0x58>)
 800148c:	f002 fb04 	bl	8003a98 <HAL_GPIO_WritePin>
		i++;
 8001490:	4b09      	ldr	r3, [pc, #36]	; (80014b8 <led_on_down+0x54>)
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	3301      	adds	r3, #1
 8001496:	4a08      	ldr	r2, [pc, #32]	; (80014b8 <led_on_down+0x54>)
 8001498:	6013      	str	r3, [r2, #0]
		if (i >= 8)
 800149a:	4b07      	ldr	r3, [pc, #28]	; (80014b8 <led_on_down+0x54>)
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	2b07      	cmp	r3, #7
 80014a0:	dd05      	ble.n	80014ae <led_on_down+0x4a>
		{
			i=0;
 80014a2:	4b05      	ldr	r3, [pc, #20]	; (80014b8 <led_on_down+0x54>)
 80014a4:	2200      	movs	r2, #0
 80014a6:	601a      	str	r2, [r3, #0]
			func_index=LED_ON_UP;
 80014a8:	4b05      	ldr	r3, [pc, #20]	; (80014c0 <led_on_down+0x5c>)
 80014aa:	2200      	movs	r2, #0
 80014ac:	601a      	str	r2, [r3, #0]
		led_all_off();
		HAL_GPIO_WritePin(GPIOD, 0x80 >> i, 1);
		HAL_Delay(200);
	}
#endif
}
 80014ae:	bf00      	nop
 80014b0:	bd80      	pop	{r7, pc}
 80014b2:	bf00      	nop
 80014b4:	20000a2c 	.word	0x20000a2c
 80014b8:	200000a4 	.word	0x200000a4
 80014bc:	40020c00 	.word	0x40020c00
 80014c0:	2000009c 	.word	0x2000009c

080014c4 <led_all_on>:

void led_all_on(void)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	af00      	add	r7, sp, #0
//	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|
//			GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, 1);
	HAL_GPIO_WritePin(GPIOD, 0xff, 1);
 80014c8:	2201      	movs	r2, #1
 80014ca:	21ff      	movs	r1, #255	; 0xff
 80014cc:	4802      	ldr	r0, [pc, #8]	; (80014d8 <led_all_on+0x14>)
 80014ce:	f002 fae3 	bl	8003a98 <HAL_GPIO_WritePin>
}
 80014d2:	bf00      	nop
 80014d4:	bd80      	pop	{r7, pc}
 80014d6:	bf00      	nop
 80014d8:	40020c00 	.word	0x40020c00

080014dc <led_all_off>:

void led_all_off(void)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	af00      	add	r7, sp, #0
//	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|
//			GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, 0);
	HAL_GPIO_WritePin(GPIOD, 0xff, 0);
 80014e0:	2200      	movs	r2, #0
 80014e2:	21ff      	movs	r1, #255	; 0xff
 80014e4:	4802      	ldr	r0, [pc, #8]	; (80014f0 <led_all_off+0x14>)
 80014e6:	f002 fad7 	bl	8003a98 <HAL_GPIO_WritePin>
}
 80014ea:	bf00      	nop
 80014ec:	bd80      	pop	{r7, pc}
 80014ee:	bf00      	nop
 80014f0:	40020c00 	.word	0x40020c00

080014f4 <HAL_SYSTICK_Handler>:
// call by SysTick_Handler of stm32f4xx_it.c
// ARM default timer
// enter here every 1ms
volatile int t1ms_counter=0;  // volatile : for disable optimize
void HAL_SYSTICK_Handler(void)
{
 80014f4:	b480      	push	{r7}
 80014f6:	af00      	add	r7, sp, #0
	t1ms_counter++;   // 1ms timer
 80014f8:	4b04      	ldr	r3, [pc, #16]	; (800150c <HAL_SYSTICK_Handler+0x18>)
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	3301      	adds	r3, #1
 80014fe:	4a03      	ldr	r2, [pc, #12]	; (800150c <HAL_SYSTICK_Handler+0x18>)
 8001500:	6013      	str	r3, [r2, #0]
}
 8001502:	bf00      	nop
 8001504:	46bd      	mov	sp, r7
 8001506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150a:	4770      	bx	lr
 800150c:	20000a2c 	.word	0x20000a2c

08001510 <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE   // Add for printf
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b082      	sub	sp, #8
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART3 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, 0xFFFF);
 8001518:	1d39      	adds	r1, r7, #4
 800151a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800151e:	2201      	movs	r2, #1
 8001520:	4803      	ldr	r0, [pc, #12]	; (8001530 <__io_putchar+0x20>)
 8001522:	f005 fae6 	bl	8006af2 <HAL_UART_Transmit>

  return ch;
 8001526:	687b      	ldr	r3, [r7, #4]
}
 8001528:	4618      	mov	r0, r3
 800152a:	3708      	adds	r7, #8
 800152c:	46bd      	mov	sp, r7
 800152e:	bd80      	pop	{r7, pc}
 8001530:	2000048c 	.word	0x2000048c

08001534 <HAL_TIM_PeriodElapsedCallback>:

// move from Driver/STM32F4xx_HAL_Driver/stm32f4xx_hal_tim.c to here
// enter here when every timer INT occurs

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001534:	b480      	push	{r7}
 8001536:	b083      	sub	sp, #12
 8001538:	af00      	add	r7, sp, #0
 800153a:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM10)
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	4a09      	ldr	r2, [pc, #36]	; (8001568 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8001542:	4293      	cmp	r3, r2
 8001544:	d109      	bne.n	800155a <HAL_TIM_PeriodElapsedCallback+0x26>
	{
		TIM10_10ms_counter++;  // 10ms timer counter
 8001546:	4b09      	ldr	r3, [pc, #36]	; (800156c <HAL_TIM_PeriodElapsedCallback+0x38>)
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	3301      	adds	r3, #1
 800154c:	4a07      	ldr	r2, [pc, #28]	; (800156c <HAL_TIM_PeriodElapsedCallback+0x38>)
 800154e:	6013      	str	r3, [r2, #0]
		TIM10_10ms_ultrasonic++;  // ultrasonic trigger timer
 8001550:	4b07      	ldr	r3, [pc, #28]	; (8001570 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	3301      	adds	r3, #1
 8001556:	4a06      	ldr	r2, [pc, #24]	; (8001570 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8001558:	6013      	str	r3, [r2, #0]
	}
}
 800155a:	bf00      	nop
 800155c:	370c      	adds	r7, #12
 800155e:	46bd      	mov	sp, r7
 8001560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001564:	4770      	bx	lr
 8001566:	bf00      	nop
 8001568:	40014400 	.word	0x40014400
 800156c:	20000a24 	.word	0x20000a24
 8001570:	20000a28 	.word	0x20000a28

08001574 <delay_us>:

void delay_us(unsigned long us)
{
 8001574:	b480      	push	{r7}
 8001576:	b083      	sub	sp, #12
 8001578:	af00      	add	r7, sp, #0
 800157a:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SET_COUNTER(&htim11,0);   // tim11 clear
 800157c:	4b08      	ldr	r3, [pc, #32]	; (80015a0 <delay_us+0x2c>)
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	2200      	movs	r2, #0
 8001582:	625a      	str	r2, [r3, #36]	; 0x24
	while(__HAL_TIM_GET_COUNTER(&htim11) < us)
 8001584:	bf00      	nop
 8001586:	4b06      	ldr	r3, [pc, #24]	; (80015a0 <delay_us+0x2c>)
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800158c:	687a      	ldr	r2, [r7, #4]
 800158e:	429a      	cmp	r2, r3
 8001590:	d8f9      	bhi.n	8001586 <delay_us+0x12>
		;
}
 8001592:	bf00      	nop
 8001594:	bf00      	nop
 8001596:	370c      	adds	r7, #12
 8001598:	46bd      	mov	sp, r7
 800159a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159e:	4770      	bx	lr
 80015a0:	20000444 	.word	0x20000444

080015a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80015a8:	f001 fb50 	bl	8002c4c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80015ac:	f000 f852 	bl	8001654 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80015b0:	f000 fb36 	bl	8001c20 <MX_GPIO_Init>
  MX_ETH_Init();
 80015b4:	f000 f8b8 	bl	8001728 <MX_ETH_Init>
  MX_USART3_UART_Init();
 80015b8:	f000 fab0 	bl	8001b1c <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 80015bc:	f000 fb02 	bl	8001bc4 <MX_USB_OTG_FS_PCD_Init>
  MX_USART6_UART_Init();
 80015c0:	f000 fad6 	bl	8001b70 <MX_USART6_UART_Init>
  MX_TIM10_Init();
 80015c4:	f000 fa62 	bl	8001a8c <MX_TIM10_Init>
  MX_TIM11_Init();
 80015c8:	f000 fa84 	bl	8001ad4 <MX_TIM11_Init>
  MX_TIM3_Init();
 80015cc:	f000 f994 	bl	80018f8 <MX_TIM3_Init>
  MX_I2C1_Init();
 80015d0:	f000 f8f8 	bl	80017c4 <MX_I2C1_Init>
  MX_TIM4_Init();
 80015d4:	f000 f9e4 	bl	80019a0 <MX_TIM4_Init>
  MX_TIM2_Init();
 80015d8:	f000 f934 	bl	8001844 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart3, &rx_data, 1);   // assing to RX INT
 80015dc:	2201      	movs	r2, #1
 80015de:	4914      	ldr	r1, [pc, #80]	; (8001630 <main+0x8c>)
 80015e0:	4814      	ldr	r0, [pc, #80]	; (8001634 <main+0x90>)
 80015e2:	f005 fb18 	bl	8006c16 <HAL_UART_Receive_IT>
  HAL_UART_Receive_IT(&huart6, &bt_rx_data, 1);   // for BT assing to RX INT
 80015e6:	2201      	movs	r2, #1
 80015e8:	4913      	ldr	r1, [pc, #76]	; (8001638 <main+0x94>)
 80015ea:	4814      	ldr	r0, [pc, #80]	; (800163c <main+0x98>)
 80015ec:	f005 fb13 	bl	8006c16 <HAL_UART_Receive_IT>
  HAL_TIM_Base_Start_IT(&htim10);   // ADD_SIKWON_1011
 80015f0:	4813      	ldr	r0, [pc, #76]	; (8001640 <main+0x9c>)
 80015f2:	f003 fd51 	bl	8005098 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim11);   // ADD_SIKWON_1011
 80015f6:	4813      	ldr	r0, [pc, #76]	; (8001644 <main+0xa0>)
 80015f8:	f003 fd4e 	bl	8005098 <HAL_TIM_Base_Start_IT>
  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_1);   // for count pulse(rising edge & falling edge)
 80015fc:	2100      	movs	r1, #0
 80015fe:	4812      	ldr	r0, [pc, #72]	; (8001648 <main+0xa4>)
 8001600:	f004 f8a8 	bl	8005754 <HAL_TIM_IC_Start_IT>
  HAL_TIM_PWM_Start_IT(&htim4, TIM_CHANNEL_1);	// for DC motor PWM cont
 8001604:	2100      	movs	r1, #0
 8001606:	4811      	ldr	r0, [pc, #68]	; (800164c <main+0xa8>)
 8001608:	f003 ff3e 	bl	8005488 <HAL_TIM_PWM_Start_IT>
 // HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);

  DHT11_Init();
 800160c:	f7ff fc0a 	bl	8000e24 <DHT11_Init>
  i2c_lcd_init();
 8001610:	f7ff fe12 	bl	8001238 <i2c_lcd_init>

  TIM10_10ms_counter=0;
 8001614:	4b0e      	ldr	r3, [pc, #56]	; (8001650 <main+0xac>)
 8001616:	2200      	movs	r2, #0
 8001618:	601a      	str	r2, [r3, #0]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	DHT11_processing();
 800161a:	f7ff fbb1 	bl	8000d80 <DHT11_processing>
 	pc_command_processing();
 800161e:	f001 f935 	bl	800288c <pc_command_processing>
 	bt_command_processing();
 8001622:	f001 f9c3 	bl	80029ac <bt_command_processing>
 	ultrasonic_processing();
 8001626:	f001 fa73 	bl	8002b10 <ultrasonic_processing>
 	dcmotor_pwm_control();
 800162a:	f7ff fce7 	bl	8000ffc <dcmotor_pwm_control>
	DHT11_processing();
 800162e:	e7f4      	b.n	800161a <main+0x76>
 8001630:	20000a20 	.word	0x20000a20
 8001634:	2000048c 	.word	0x2000048c
 8001638:	20000a21 	.word	0x20000a21
 800163c:	200004d0 	.word	0x200004d0
 8001640:	200003fc 	.word	0x200003fc
 8001644:	20000444 	.word	0x20000444
 8001648:	2000036c 	.word	0x2000036c
 800164c:	200003b4 	.word	0x200003b4
 8001650:	20000a24 	.word	0x20000a24

08001654 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	b094      	sub	sp, #80	; 0x50
 8001658:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800165a:	f107 0320 	add.w	r3, r7, #32
 800165e:	2230      	movs	r2, #48	; 0x30
 8001660:	2100      	movs	r1, #0
 8001662:	4618      	mov	r0, r3
 8001664:	f006 fda0 	bl	80081a8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001668:	f107 030c 	add.w	r3, r7, #12
 800166c:	2200      	movs	r2, #0
 800166e:	601a      	str	r2, [r3, #0]
 8001670:	605a      	str	r2, [r3, #4]
 8001672:	609a      	str	r2, [r3, #8]
 8001674:	60da      	str	r2, [r3, #12]
 8001676:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001678:	2300      	movs	r3, #0
 800167a:	60bb      	str	r3, [r7, #8]
 800167c:	4b28      	ldr	r3, [pc, #160]	; (8001720 <SystemClock_Config+0xcc>)
 800167e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001680:	4a27      	ldr	r2, [pc, #156]	; (8001720 <SystemClock_Config+0xcc>)
 8001682:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001686:	6413      	str	r3, [r2, #64]	; 0x40
 8001688:	4b25      	ldr	r3, [pc, #148]	; (8001720 <SystemClock_Config+0xcc>)
 800168a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800168c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001690:	60bb      	str	r3, [r7, #8]
 8001692:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001694:	2300      	movs	r3, #0
 8001696:	607b      	str	r3, [r7, #4]
 8001698:	4b22      	ldr	r3, [pc, #136]	; (8001724 <SystemClock_Config+0xd0>)
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	4a21      	ldr	r2, [pc, #132]	; (8001724 <SystemClock_Config+0xd0>)
 800169e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80016a2:	6013      	str	r3, [r2, #0]
 80016a4:	4b1f      	ldr	r3, [pc, #124]	; (8001724 <SystemClock_Config+0xd0>)
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80016ac:	607b      	str	r3, [r7, #4]
 80016ae:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80016b0:	2301      	movs	r3, #1
 80016b2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80016b4:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 80016b8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80016ba:	2302      	movs	r3, #2
 80016bc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80016be:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80016c2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80016c4:	2304      	movs	r3, #4
 80016c6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80016c8:	23a8      	movs	r3, #168	; 0xa8
 80016ca:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80016cc:	2302      	movs	r3, #2
 80016ce:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80016d0:	2307      	movs	r3, #7
 80016d2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80016d4:	f107 0320 	add.w	r3, r7, #32
 80016d8:	4618      	mov	r0, r3
 80016da:	f002 fff5 	bl	80046c8 <HAL_RCC_OscConfig>
 80016de:	4603      	mov	r3, r0
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d001      	beq.n	80016e8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80016e4:	f000 fbca 	bl	8001e7c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80016e8:	230f      	movs	r3, #15
 80016ea:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80016ec:	2302      	movs	r3, #2
 80016ee:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80016f0:	2300      	movs	r3, #0
 80016f2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80016f4:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80016f8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80016fa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80016fe:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001700:	f107 030c 	add.w	r3, r7, #12
 8001704:	2105      	movs	r1, #5
 8001706:	4618      	mov	r0, r3
 8001708:	f003 fa56 	bl	8004bb8 <HAL_RCC_ClockConfig>
 800170c:	4603      	mov	r3, r0
 800170e:	2b00      	cmp	r3, #0
 8001710:	d001      	beq.n	8001716 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001712:	f000 fbb3 	bl	8001e7c <Error_Handler>
  }
}
 8001716:	bf00      	nop
 8001718:	3750      	adds	r7, #80	; 0x50
 800171a:	46bd      	mov	sp, r7
 800171c:	bd80      	pop	{r7, pc}
 800171e:	bf00      	nop
 8001720:	40023800 	.word	0x40023800
 8001724:	40007000 	.word	0x40007000

08001728 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 800172c:	4b1f      	ldr	r3, [pc, #124]	; (80017ac <MX_ETH_Init+0x84>)
 800172e:	4a20      	ldr	r2, [pc, #128]	; (80017b0 <MX_ETH_Init+0x88>)
 8001730:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8001732:	4b20      	ldr	r3, [pc, #128]	; (80017b4 <MX_ETH_Init+0x8c>)
 8001734:	2200      	movs	r2, #0
 8001736:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8001738:	4b1e      	ldr	r3, [pc, #120]	; (80017b4 <MX_ETH_Init+0x8c>)
 800173a:	2280      	movs	r2, #128	; 0x80
 800173c:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 800173e:	4b1d      	ldr	r3, [pc, #116]	; (80017b4 <MX_ETH_Init+0x8c>)
 8001740:	22e1      	movs	r2, #225	; 0xe1
 8001742:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8001744:	4b1b      	ldr	r3, [pc, #108]	; (80017b4 <MX_ETH_Init+0x8c>)
 8001746:	2200      	movs	r2, #0
 8001748:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 800174a:	4b1a      	ldr	r3, [pc, #104]	; (80017b4 <MX_ETH_Init+0x8c>)
 800174c:	2200      	movs	r2, #0
 800174e:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8001750:	4b18      	ldr	r3, [pc, #96]	; (80017b4 <MX_ETH_Init+0x8c>)
 8001752:	2200      	movs	r2, #0
 8001754:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 8001756:	4b15      	ldr	r3, [pc, #84]	; (80017ac <MX_ETH_Init+0x84>)
 8001758:	4a16      	ldr	r2, [pc, #88]	; (80017b4 <MX_ETH_Init+0x8c>)
 800175a:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 800175c:	4b13      	ldr	r3, [pc, #76]	; (80017ac <MX_ETH_Init+0x84>)
 800175e:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8001762:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8001764:	4b11      	ldr	r3, [pc, #68]	; (80017ac <MX_ETH_Init+0x84>)
 8001766:	4a14      	ldr	r2, [pc, #80]	; (80017b8 <MX_ETH_Init+0x90>)
 8001768:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 800176a:	4b10      	ldr	r3, [pc, #64]	; (80017ac <MX_ETH_Init+0x84>)
 800176c:	4a13      	ldr	r2, [pc, #76]	; (80017bc <MX_ETH_Init+0x94>)
 800176e:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8001770:	4b0e      	ldr	r3, [pc, #56]	; (80017ac <MX_ETH_Init+0x84>)
 8001772:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8001776:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8001778:	480c      	ldr	r0, [pc, #48]	; (80017ac <MX_ETH_Init+0x84>)
 800177a:	f001 fca1 	bl	80030c0 <HAL_ETH_Init>
 800177e:	4603      	mov	r3, r0
 8001780:	2b00      	cmp	r3, #0
 8001782:	d001      	beq.n	8001788 <MX_ETH_Init+0x60>
  {
    Error_Handler();
 8001784:	f000 fb7a 	bl	8001e7c <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8001788:	2238      	movs	r2, #56	; 0x38
 800178a:	2100      	movs	r1, #0
 800178c:	480c      	ldr	r0, [pc, #48]	; (80017c0 <MX_ETH_Init+0x98>)
 800178e:	f006 fd0b 	bl	80081a8 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8001792:	4b0b      	ldr	r3, [pc, #44]	; (80017c0 <MX_ETH_Init+0x98>)
 8001794:	2221      	movs	r2, #33	; 0x21
 8001796:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8001798:	4b09      	ldr	r3, [pc, #36]	; (80017c0 <MX_ETH_Init+0x98>)
 800179a:	f44f 0240 	mov.w	r2, #12582912	; 0xc00000
 800179e:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 80017a0:	4b07      	ldr	r3, [pc, #28]	; (80017c0 <MX_ETH_Init+0x98>)
 80017a2:	2200      	movs	r2, #0
 80017a4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 80017a6:	bf00      	nop
 80017a8:	bd80      	pop	{r7, pc}
 80017aa:	bf00      	nop
 80017ac:	20000220 	.word	0x20000220
 80017b0:	40028000 	.word	0x40028000
 80017b4:	20000a30 	.word	0x20000a30
 80017b8:	20000180 	.word	0x20000180
 80017bc:	200000e0 	.word	0x200000e0
 80017c0:	200000a8 	.word	0x200000a8

080017c4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80017c8:	4b1b      	ldr	r3, [pc, #108]	; (8001838 <MX_I2C1_Init+0x74>)
 80017ca:	4a1c      	ldr	r2, [pc, #112]	; (800183c <MX_I2C1_Init+0x78>)
 80017cc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80017ce:	4b1a      	ldr	r3, [pc, #104]	; (8001838 <MX_I2C1_Init+0x74>)
 80017d0:	4a1b      	ldr	r2, [pc, #108]	; (8001840 <MX_I2C1_Init+0x7c>)
 80017d2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80017d4:	4b18      	ldr	r3, [pc, #96]	; (8001838 <MX_I2C1_Init+0x74>)
 80017d6:	2200      	movs	r2, #0
 80017d8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80017da:	4b17      	ldr	r3, [pc, #92]	; (8001838 <MX_I2C1_Init+0x74>)
 80017dc:	2200      	movs	r2, #0
 80017de:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80017e0:	4b15      	ldr	r3, [pc, #84]	; (8001838 <MX_I2C1_Init+0x74>)
 80017e2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80017e6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80017e8:	4b13      	ldr	r3, [pc, #76]	; (8001838 <MX_I2C1_Init+0x74>)
 80017ea:	2200      	movs	r2, #0
 80017ec:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80017ee:	4b12      	ldr	r3, [pc, #72]	; (8001838 <MX_I2C1_Init+0x74>)
 80017f0:	2200      	movs	r2, #0
 80017f2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80017f4:	4b10      	ldr	r3, [pc, #64]	; (8001838 <MX_I2C1_Init+0x74>)
 80017f6:	2200      	movs	r2, #0
 80017f8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80017fa:	4b0f      	ldr	r3, [pc, #60]	; (8001838 <MX_I2C1_Init+0x74>)
 80017fc:	2200      	movs	r2, #0
 80017fe:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001800:	480d      	ldr	r0, [pc, #52]	; (8001838 <MX_I2C1_Init+0x74>)
 8001802:	f002 f97d 	bl	8003b00 <HAL_I2C_Init>
 8001806:	4603      	mov	r3, r0
 8001808:	2b00      	cmp	r3, #0
 800180a:	d001      	beq.n	8001810 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800180c:	f000 fb36 	bl	8001e7c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001810:	2100      	movs	r1, #0
 8001812:	4809      	ldr	r0, [pc, #36]	; (8001838 <MX_I2C1_Init+0x74>)
 8001814:	f002 fdbf 	bl	8004396 <HAL_I2CEx_ConfigAnalogFilter>
 8001818:	4603      	mov	r3, r0
 800181a:	2b00      	cmp	r3, #0
 800181c:	d001      	beq.n	8001822 <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 800181e:	f000 fb2d 	bl	8001e7c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001822:	2100      	movs	r1, #0
 8001824:	4804      	ldr	r0, [pc, #16]	; (8001838 <MX_I2C1_Init+0x74>)
 8001826:	f002 fdf2 	bl	800440e <HAL_I2CEx_ConfigDigitalFilter>
 800182a:	4603      	mov	r3, r0
 800182c:	2b00      	cmp	r3, #0
 800182e:	d001      	beq.n	8001834 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8001830:	f000 fb24 	bl	8001e7c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001834:	bf00      	nop
 8001836:	bd80      	pop	{r7, pc}
 8001838:	200002d0 	.word	0x200002d0
 800183c:	40005400 	.word	0x40005400
 8001840:	000186a0 	.word	0x000186a0

08001844 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	b08a      	sub	sp, #40	; 0x28
 8001848:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800184a:	f107 0320 	add.w	r3, r7, #32
 800184e:	2200      	movs	r2, #0
 8001850:	601a      	str	r2, [r3, #0]
 8001852:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001854:	1d3b      	adds	r3, r7, #4
 8001856:	2200      	movs	r2, #0
 8001858:	601a      	str	r2, [r3, #0]
 800185a:	605a      	str	r2, [r3, #4]
 800185c:	609a      	str	r2, [r3, #8]
 800185e:	60da      	str	r2, [r3, #12]
 8001860:	611a      	str	r2, [r3, #16]
 8001862:	615a      	str	r2, [r3, #20]
 8001864:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001866:	4b23      	ldr	r3, [pc, #140]	; (80018f4 <MX_TIM2_Init+0xb0>)
 8001868:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800186c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1680-1;
 800186e:	4b21      	ldr	r3, [pc, #132]	; (80018f4 <MX_TIM2_Init+0xb0>)
 8001870:	f240 628f 	movw	r2, #1679	; 0x68f
 8001874:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001876:	4b1f      	ldr	r3, [pc, #124]	; (80018f4 <MX_TIM2_Init+0xb0>)
 8001878:	2200      	movs	r2, #0
 800187a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 800187c:	4b1d      	ldr	r3, [pc, #116]	; (80018f4 <MX_TIM2_Init+0xb0>)
 800187e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001882:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001884:	4b1b      	ldr	r3, [pc, #108]	; (80018f4 <MX_TIM2_Init+0xb0>)
 8001886:	2200      	movs	r2, #0
 8001888:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800188a:	4b1a      	ldr	r3, [pc, #104]	; (80018f4 <MX_TIM2_Init+0xb0>)
 800188c:	2200      	movs	r2, #0
 800188e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001890:	4818      	ldr	r0, [pc, #96]	; (80018f4 <MX_TIM2_Init+0xb0>)
 8001892:	f003 fc71 	bl	8005178 <HAL_TIM_PWM_Init>
 8001896:	4603      	mov	r3, r0
 8001898:	2b00      	cmp	r3, #0
 800189a:	d001      	beq.n	80018a0 <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 800189c:	f000 faee 	bl	8001e7c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80018a0:	2300      	movs	r3, #0
 80018a2:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018a4:	2300      	movs	r3, #0
 80018a6:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80018a8:	f107 0320 	add.w	r3, r7, #32
 80018ac:	4619      	mov	r1, r3
 80018ae:	4811      	ldr	r0, [pc, #68]	; (80018f4 <MX_TIM2_Init+0xb0>)
 80018b0:	f005 f842 	bl	8006938 <HAL_TIMEx_MasterConfigSynchronization>
 80018b4:	4603      	mov	r3, r0
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d001      	beq.n	80018be <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 80018ba:	f000 fadf 	bl	8001e7c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80018be:	2360      	movs	r3, #96	; 0x60
 80018c0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 500;
 80018c2:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80018c6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80018c8:	2300      	movs	r3, #0
 80018ca:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80018cc:	2300      	movs	r3, #0
 80018ce:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80018d0:	1d3b      	adds	r3, r7, #4
 80018d2:	2200      	movs	r2, #0
 80018d4:	4619      	mov	r1, r3
 80018d6:	4807      	ldr	r0, [pc, #28]	; (80018f4 <MX_TIM2_Init+0xb0>)
 80018d8:	f004 fa08 	bl	8005cec <HAL_TIM_PWM_ConfigChannel>
 80018dc:	4603      	mov	r3, r0
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d001      	beq.n	80018e6 <MX_TIM2_Init+0xa2>
  {
    Error_Handler();
 80018e2:	f000 facb 	bl	8001e7c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80018e6:	4803      	ldr	r0, [pc, #12]	; (80018f4 <MX_TIM2_Init+0xb0>)
 80018e8:	f000 fcde 	bl	80022a8 <HAL_TIM_MspPostInit>

}
 80018ec:	bf00      	nop
 80018ee:	3728      	adds	r7, #40	; 0x28
 80018f0:	46bd      	mov	sp, r7
 80018f2:	bd80      	pop	{r7, pc}
 80018f4:	20000324 	.word	0x20000324

080018f8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b086      	sub	sp, #24
 80018fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018fe:	f107 0310 	add.w	r3, r7, #16
 8001902:	2200      	movs	r2, #0
 8001904:	601a      	str	r2, [r3, #0]
 8001906:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001908:	463b      	mov	r3, r7
 800190a:	2200      	movs	r2, #0
 800190c:	601a      	str	r2, [r3, #0]
 800190e:	605a      	str	r2, [r3, #4]
 8001910:	609a      	str	r2, [r3, #8]
 8001912:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001914:	4b20      	ldr	r3, [pc, #128]	; (8001998 <MX_TIM3_Init+0xa0>)
 8001916:	4a21      	ldr	r2, [pc, #132]	; (800199c <MX_TIM3_Init+0xa4>)
 8001918:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 84-1;
 800191a:	4b1f      	ldr	r3, [pc, #124]	; (8001998 <MX_TIM3_Init+0xa0>)
 800191c:	2253      	movs	r2, #83	; 0x53
 800191e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001920:	4b1d      	ldr	r3, [pc, #116]	; (8001998 <MX_TIM3_Init+0xa0>)
 8001922:	2200      	movs	r2, #0
 8001924:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001926:	4b1c      	ldr	r3, [pc, #112]	; (8001998 <MX_TIM3_Init+0xa0>)
 8001928:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800192c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800192e:	4b1a      	ldr	r3, [pc, #104]	; (8001998 <MX_TIM3_Init+0xa0>)
 8001930:	2200      	movs	r2, #0
 8001932:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001934:	4b18      	ldr	r3, [pc, #96]	; (8001998 <MX_TIM3_Init+0xa0>)
 8001936:	2200      	movs	r2, #0
 8001938:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 800193a:	4817      	ldr	r0, [pc, #92]	; (8001998 <MX_TIM3_Init+0xa0>)
 800193c:	f003 feba 	bl	80056b4 <HAL_TIM_IC_Init>
 8001940:	4603      	mov	r3, r0
 8001942:	2b00      	cmp	r3, #0
 8001944:	d001      	beq.n	800194a <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8001946:	f000 fa99 	bl	8001e7c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800194a:	2300      	movs	r3, #0
 800194c:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800194e:	2300      	movs	r3, #0
 8001950:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001952:	f107 0310 	add.w	r3, r7, #16
 8001956:	4619      	mov	r1, r3
 8001958:	480f      	ldr	r0, [pc, #60]	; (8001998 <MX_TIM3_Init+0xa0>)
 800195a:	f004 ffed 	bl	8006938 <HAL_TIMEx_MasterConfigSynchronization>
 800195e:	4603      	mov	r3, r0
 8001960:	2b00      	cmp	r3, #0
 8001962:	d001      	beq.n	8001968 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8001964:	f000 fa8a 	bl	8001e7c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 8001968:	230a      	movs	r3, #10
 800196a:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800196c:	2301      	movs	r3, #1
 800196e:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001970:	2300      	movs	r3, #0
 8001972:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001974:	2300      	movs	r3, #0
 8001976:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001978:	463b      	mov	r3, r7
 800197a:	2200      	movs	r2, #0
 800197c:	4619      	mov	r1, r3
 800197e:	4806      	ldr	r0, [pc, #24]	; (8001998 <MX_TIM3_Init+0xa0>)
 8001980:	f004 f918 	bl	8005bb4 <HAL_TIM_IC_ConfigChannel>
 8001984:	4603      	mov	r3, r0
 8001986:	2b00      	cmp	r3, #0
 8001988:	d001      	beq.n	800198e <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 800198a:	f000 fa77 	bl	8001e7c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800198e:	bf00      	nop
 8001990:	3718      	adds	r7, #24
 8001992:	46bd      	mov	sp, r7
 8001994:	bd80      	pop	{r7, pc}
 8001996:	bf00      	nop
 8001998:	2000036c 	.word	0x2000036c
 800199c:	40000400 	.word	0x40000400

080019a0 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b08e      	sub	sp, #56	; 0x38
 80019a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80019a6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80019aa:	2200      	movs	r2, #0
 80019ac:	601a      	str	r2, [r3, #0]
 80019ae:	605a      	str	r2, [r3, #4]
 80019b0:	609a      	str	r2, [r3, #8]
 80019b2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019b4:	f107 0320 	add.w	r3, r7, #32
 80019b8:	2200      	movs	r2, #0
 80019ba:	601a      	str	r2, [r3, #0]
 80019bc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80019be:	1d3b      	adds	r3, r7, #4
 80019c0:	2200      	movs	r2, #0
 80019c2:	601a      	str	r2, [r3, #0]
 80019c4:	605a      	str	r2, [r3, #4]
 80019c6:	609a      	str	r2, [r3, #8]
 80019c8:	60da      	str	r2, [r3, #12]
 80019ca:	611a      	str	r2, [r3, #16]
 80019cc:	615a      	str	r2, [r3, #20]
 80019ce:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80019d0:	4b2c      	ldr	r3, [pc, #176]	; (8001a84 <MX_TIM4_Init+0xe4>)
 80019d2:	4a2d      	ldr	r2, [pc, #180]	; (8001a88 <MX_TIM4_Init+0xe8>)
 80019d4:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 840-1;
 80019d6:	4b2b      	ldr	r3, [pc, #172]	; (8001a84 <MX_TIM4_Init+0xe4>)
 80019d8:	f240 3247 	movw	r2, #839	; 0x347
 80019dc:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019de:	4b29      	ldr	r3, [pc, #164]	; (8001a84 <MX_TIM4_Init+0xe4>)
 80019e0:	2200      	movs	r2, #0
 80019e2:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 100-1;
 80019e4:	4b27      	ldr	r3, [pc, #156]	; (8001a84 <MX_TIM4_Init+0xe4>)
 80019e6:	2263      	movs	r2, #99	; 0x63
 80019e8:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019ea:	4b26      	ldr	r3, [pc, #152]	; (8001a84 <MX_TIM4_Init+0xe4>)
 80019ec:	2200      	movs	r2, #0
 80019ee:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019f0:	4b24      	ldr	r3, [pc, #144]	; (8001a84 <MX_TIM4_Init+0xe4>)
 80019f2:	2200      	movs	r2, #0
 80019f4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80019f6:	4823      	ldr	r0, [pc, #140]	; (8001a84 <MX_TIM4_Init+0xe4>)
 80019f8:	f003 fafe 	bl	8004ff8 <HAL_TIM_Base_Init>
 80019fc:	4603      	mov	r3, r0
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d001      	beq.n	8001a06 <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8001a02:	f000 fa3b 	bl	8001e7c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a06:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a0a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001a0c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001a10:	4619      	mov	r1, r3
 8001a12:	481c      	ldr	r0, [pc, #112]	; (8001a84 <MX_TIM4_Init+0xe4>)
 8001a14:	f004 fa2c 	bl	8005e70 <HAL_TIM_ConfigClockSource>
 8001a18:	4603      	mov	r3, r0
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d001      	beq.n	8001a22 <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8001a1e:	f000 fa2d 	bl	8001e7c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001a22:	4818      	ldr	r0, [pc, #96]	; (8001a84 <MX_TIM4_Init+0xe4>)
 8001a24:	f003 fba8 	bl	8005178 <HAL_TIM_PWM_Init>
 8001a28:	4603      	mov	r3, r0
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d001      	beq.n	8001a32 <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8001a2e:	f000 fa25 	bl	8001e7c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a32:	2300      	movs	r3, #0
 8001a34:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a36:	2300      	movs	r3, #0
 8001a38:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001a3a:	f107 0320 	add.w	r3, r7, #32
 8001a3e:	4619      	mov	r1, r3
 8001a40:	4810      	ldr	r0, [pc, #64]	; (8001a84 <MX_TIM4_Init+0xe4>)
 8001a42:	f004 ff79 	bl	8006938 <HAL_TIMEx_MasterConfigSynchronization>
 8001a46:	4603      	mov	r3, r0
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d001      	beq.n	8001a50 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8001a4c:	f000 fa16 	bl	8001e7c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001a50:	2360      	movs	r3, #96	; 0x60
 8001a52:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 70-1;
 8001a54:	2345      	movs	r3, #69	; 0x45
 8001a56:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001a58:	2300      	movs	r3, #0
 8001a5a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8001a5c:	2304      	movs	r3, #4
 8001a5e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001a60:	1d3b      	adds	r3, r7, #4
 8001a62:	2200      	movs	r2, #0
 8001a64:	4619      	mov	r1, r3
 8001a66:	4807      	ldr	r0, [pc, #28]	; (8001a84 <MX_TIM4_Init+0xe4>)
 8001a68:	f004 f940 	bl	8005cec <HAL_TIM_PWM_ConfigChannel>
 8001a6c:	4603      	mov	r3, r0
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d001      	beq.n	8001a76 <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8001a72:	f000 fa03 	bl	8001e7c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001a76:	4803      	ldr	r0, [pc, #12]	; (8001a84 <MX_TIM4_Init+0xe4>)
 8001a78:	f000 fc16 	bl	80022a8 <HAL_TIM_MspPostInit>

}
 8001a7c:	bf00      	nop
 8001a7e:	3738      	adds	r7, #56	; 0x38
 8001a80:	46bd      	mov	sp, r7
 8001a82:	bd80      	pop	{r7, pc}
 8001a84:	200003b4 	.word	0x200003b4
 8001a88:	40000800 	.word	0x40000800

08001a8c <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8001a90:	4b0e      	ldr	r3, [pc, #56]	; (8001acc <MX_TIM10_Init+0x40>)
 8001a92:	4a0f      	ldr	r2, [pc, #60]	; (8001ad0 <MX_TIM10_Init+0x44>)
 8001a94:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 168-1;
 8001a96:	4b0d      	ldr	r3, [pc, #52]	; (8001acc <MX_TIM10_Init+0x40>)
 8001a98:	22a7      	movs	r2, #167	; 0xa7
 8001a9a:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a9c:	4b0b      	ldr	r3, [pc, #44]	; (8001acc <MX_TIM10_Init+0x40>)
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 10000-1;
 8001aa2:	4b0a      	ldr	r3, [pc, #40]	; (8001acc <MX_TIM10_Init+0x40>)
 8001aa4:	f242 720f 	movw	r2, #9999	; 0x270f
 8001aa8:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001aaa:	4b08      	ldr	r3, [pc, #32]	; (8001acc <MX_TIM10_Init+0x40>)
 8001aac:	2200      	movs	r2, #0
 8001aae:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ab0:	4b06      	ldr	r3, [pc, #24]	; (8001acc <MX_TIM10_Init+0x40>)
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8001ab6:	4805      	ldr	r0, [pc, #20]	; (8001acc <MX_TIM10_Init+0x40>)
 8001ab8:	f003 fa9e 	bl	8004ff8 <HAL_TIM_Base_Init>
 8001abc:	4603      	mov	r3, r0
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d001      	beq.n	8001ac6 <MX_TIM10_Init+0x3a>
  {
    Error_Handler();
 8001ac2:	f000 f9db 	bl	8001e7c <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 8001ac6:	bf00      	nop
 8001ac8:	bd80      	pop	{r7, pc}
 8001aca:	bf00      	nop
 8001acc:	200003fc 	.word	0x200003fc
 8001ad0:	40014400 	.word	0x40014400

08001ad4 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8001ad8:	4b0e      	ldr	r3, [pc, #56]	; (8001b14 <MX_TIM11_Init+0x40>)
 8001ada:	4a0f      	ldr	r2, [pc, #60]	; (8001b18 <MX_TIM11_Init+0x44>)
 8001adc:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 168-1;
 8001ade:	4b0d      	ldr	r3, [pc, #52]	; (8001b14 <MX_TIM11_Init+0x40>)
 8001ae0:	22a7      	movs	r2, #167	; 0xa7
 8001ae2:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ae4:	4b0b      	ldr	r3, [pc, #44]	; (8001b14 <MX_TIM11_Init+0x40>)
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 65535;
 8001aea:	4b0a      	ldr	r3, [pc, #40]	; (8001b14 <MX_TIM11_Init+0x40>)
 8001aec:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001af0:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001af2:	4b08      	ldr	r3, [pc, #32]	; (8001b14 <MX_TIM11_Init+0x40>)
 8001af4:	2200      	movs	r2, #0
 8001af6:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001af8:	4b06      	ldr	r3, [pc, #24]	; (8001b14 <MX_TIM11_Init+0x40>)
 8001afa:	2200      	movs	r2, #0
 8001afc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8001afe:	4805      	ldr	r0, [pc, #20]	; (8001b14 <MX_TIM11_Init+0x40>)
 8001b00:	f003 fa7a 	bl	8004ff8 <HAL_TIM_Base_Init>
 8001b04:	4603      	mov	r3, r0
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d001      	beq.n	8001b0e <MX_TIM11_Init+0x3a>
  {
    Error_Handler();
 8001b0a:	f000 f9b7 	bl	8001e7c <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 8001b0e:	bf00      	nop
 8001b10:	bd80      	pop	{r7, pc}
 8001b12:	bf00      	nop
 8001b14:	20000444 	.word	0x20000444
 8001b18:	40014800 	.word	0x40014800

08001b1c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001b20:	4b11      	ldr	r3, [pc, #68]	; (8001b68 <MX_USART3_UART_Init+0x4c>)
 8001b22:	4a12      	ldr	r2, [pc, #72]	; (8001b6c <MX_USART3_UART_Init+0x50>)
 8001b24:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8001b26:	4b10      	ldr	r3, [pc, #64]	; (8001b68 <MX_USART3_UART_Init+0x4c>)
 8001b28:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001b2c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001b2e:	4b0e      	ldr	r3, [pc, #56]	; (8001b68 <MX_USART3_UART_Init+0x4c>)
 8001b30:	2200      	movs	r2, #0
 8001b32:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001b34:	4b0c      	ldr	r3, [pc, #48]	; (8001b68 <MX_USART3_UART_Init+0x4c>)
 8001b36:	2200      	movs	r2, #0
 8001b38:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001b3a:	4b0b      	ldr	r3, [pc, #44]	; (8001b68 <MX_USART3_UART_Init+0x4c>)
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001b40:	4b09      	ldr	r3, [pc, #36]	; (8001b68 <MX_USART3_UART_Init+0x4c>)
 8001b42:	220c      	movs	r2, #12
 8001b44:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b46:	4b08      	ldr	r3, [pc, #32]	; (8001b68 <MX_USART3_UART_Init+0x4c>)
 8001b48:	2200      	movs	r2, #0
 8001b4a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b4c:	4b06      	ldr	r3, [pc, #24]	; (8001b68 <MX_USART3_UART_Init+0x4c>)
 8001b4e:	2200      	movs	r2, #0
 8001b50:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001b52:	4805      	ldr	r0, [pc, #20]	; (8001b68 <MX_USART3_UART_Init+0x4c>)
 8001b54:	f004 ff80 	bl	8006a58 <HAL_UART_Init>
 8001b58:	4603      	mov	r3, r0
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d001      	beq.n	8001b62 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001b5e:	f000 f98d 	bl	8001e7c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001b62:	bf00      	nop
 8001b64:	bd80      	pop	{r7, pc}
 8001b66:	bf00      	nop
 8001b68:	2000048c 	.word	0x2000048c
 8001b6c:	40004800 	.word	0x40004800

08001b70 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001b74:	4b11      	ldr	r3, [pc, #68]	; (8001bbc <MX_USART6_UART_Init+0x4c>)
 8001b76:	4a12      	ldr	r2, [pc, #72]	; (8001bc0 <MX_USART6_UART_Init+0x50>)
 8001b78:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 8001b7a:	4b10      	ldr	r3, [pc, #64]	; (8001bbc <MX_USART6_UART_Init+0x4c>)
 8001b7c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001b80:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001b82:	4b0e      	ldr	r3, [pc, #56]	; (8001bbc <MX_USART6_UART_Init+0x4c>)
 8001b84:	2200      	movs	r2, #0
 8001b86:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001b88:	4b0c      	ldr	r3, [pc, #48]	; (8001bbc <MX_USART6_UART_Init+0x4c>)
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8001b8e:	4b0b      	ldr	r3, [pc, #44]	; (8001bbc <MX_USART6_UART_Init+0x4c>)
 8001b90:	2200      	movs	r2, #0
 8001b92:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001b94:	4b09      	ldr	r3, [pc, #36]	; (8001bbc <MX_USART6_UART_Init+0x4c>)
 8001b96:	220c      	movs	r2, #12
 8001b98:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b9a:	4b08      	ldr	r3, [pc, #32]	; (8001bbc <MX_USART6_UART_Init+0x4c>)
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ba0:	4b06      	ldr	r3, [pc, #24]	; (8001bbc <MX_USART6_UART_Init+0x4c>)
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001ba6:	4805      	ldr	r0, [pc, #20]	; (8001bbc <MX_USART6_UART_Init+0x4c>)
 8001ba8:	f004 ff56 	bl	8006a58 <HAL_UART_Init>
 8001bac:	4603      	mov	r3, r0
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d001      	beq.n	8001bb6 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8001bb2:	f000 f963 	bl	8001e7c <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8001bb6:	bf00      	nop
 8001bb8:	bd80      	pop	{r7, pc}
 8001bba:	bf00      	nop
 8001bbc:	200004d0 	.word	0x200004d0
 8001bc0:	40011400 	.word	0x40011400

08001bc4 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8001bc8:	4b14      	ldr	r3, [pc, #80]	; (8001c1c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001bca:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8001bce:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8001bd0:	4b12      	ldr	r3, [pc, #72]	; (8001c1c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001bd2:	2204      	movs	r2, #4
 8001bd4:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8001bd6:	4b11      	ldr	r3, [pc, #68]	; (8001c1c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001bd8:	2202      	movs	r2, #2
 8001bda:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8001bdc:	4b0f      	ldr	r3, [pc, #60]	; (8001c1c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001bde:	2200      	movs	r2, #0
 8001be0:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001be2:	4b0e      	ldr	r3, [pc, #56]	; (8001c1c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001be4:	2202      	movs	r2, #2
 8001be6:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8001be8:	4b0c      	ldr	r3, [pc, #48]	; (8001c1c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001bea:	2201      	movs	r2, #1
 8001bec:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8001bee:	4b0b      	ldr	r3, [pc, #44]	; (8001c1c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8001bf4:	4b09      	ldr	r3, [pc, #36]	; (8001c1c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8001bfa:	4b08      	ldr	r3, [pc, #32]	; (8001c1c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001bfc:	2201      	movs	r2, #1
 8001bfe:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8001c00:	4b06      	ldr	r3, [pc, #24]	; (8001c1c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001c02:	2200      	movs	r2, #0
 8001c04:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8001c06:	4805      	ldr	r0, [pc, #20]	; (8001c1c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001c08:	f002 fc40 	bl	800448c <HAL_PCD_Init>
 8001c0c:	4603      	mov	r3, r0
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d001      	beq.n	8001c16 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8001c12:	f000 f933 	bl	8001e7c <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8001c16:	bf00      	nop
 8001c18:	bd80      	pop	{r7, pc}
 8001c1a:	bf00      	nop
 8001c1c:	20000514 	.word	0x20000514

08001c20 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b08e      	sub	sp, #56	; 0x38
 8001c24:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c26:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	601a      	str	r2, [r3, #0]
 8001c2e:	605a      	str	r2, [r3, #4]
 8001c30:	609a      	str	r2, [r3, #8]
 8001c32:	60da      	str	r2, [r3, #12]
 8001c34:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c36:	2300      	movs	r3, #0
 8001c38:	623b      	str	r3, [r7, #32]
 8001c3a:	4b88      	ldr	r3, [pc, #544]	; (8001e5c <MX_GPIO_Init+0x23c>)
 8001c3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c3e:	4a87      	ldr	r2, [pc, #540]	; (8001e5c <MX_GPIO_Init+0x23c>)
 8001c40:	f043 0304 	orr.w	r3, r3, #4
 8001c44:	6313      	str	r3, [r2, #48]	; 0x30
 8001c46:	4b85      	ldr	r3, [pc, #532]	; (8001e5c <MX_GPIO_Init+0x23c>)
 8001c48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c4a:	f003 0304 	and.w	r3, r3, #4
 8001c4e:	623b      	str	r3, [r7, #32]
 8001c50:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001c52:	2300      	movs	r3, #0
 8001c54:	61fb      	str	r3, [r7, #28]
 8001c56:	4b81      	ldr	r3, [pc, #516]	; (8001e5c <MX_GPIO_Init+0x23c>)
 8001c58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c5a:	4a80      	ldr	r2, [pc, #512]	; (8001e5c <MX_GPIO_Init+0x23c>)
 8001c5c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001c60:	6313      	str	r3, [r2, #48]	; 0x30
 8001c62:	4b7e      	ldr	r3, [pc, #504]	; (8001e5c <MX_GPIO_Init+0x23c>)
 8001c64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c66:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001c6a:	61fb      	str	r3, [r7, #28]
 8001c6c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c6e:	2300      	movs	r3, #0
 8001c70:	61bb      	str	r3, [r7, #24]
 8001c72:	4b7a      	ldr	r3, [pc, #488]	; (8001e5c <MX_GPIO_Init+0x23c>)
 8001c74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c76:	4a79      	ldr	r2, [pc, #484]	; (8001e5c <MX_GPIO_Init+0x23c>)
 8001c78:	f043 0301 	orr.w	r3, r3, #1
 8001c7c:	6313      	str	r3, [r2, #48]	; 0x30
 8001c7e:	4b77      	ldr	r3, [pc, #476]	; (8001e5c <MX_GPIO_Init+0x23c>)
 8001c80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c82:	f003 0301 	and.w	r3, r3, #1
 8001c86:	61bb      	str	r3, [r7, #24]
 8001c88:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	617b      	str	r3, [r7, #20]
 8001c8e:	4b73      	ldr	r3, [pc, #460]	; (8001e5c <MX_GPIO_Init+0x23c>)
 8001c90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c92:	4a72      	ldr	r2, [pc, #456]	; (8001e5c <MX_GPIO_Init+0x23c>)
 8001c94:	f043 0302 	orr.w	r3, r3, #2
 8001c98:	6313      	str	r3, [r2, #48]	; 0x30
 8001c9a:	4b70      	ldr	r3, [pc, #448]	; (8001e5c <MX_GPIO_Init+0x23c>)
 8001c9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c9e:	f003 0302 	and.w	r3, r3, #2
 8001ca2:	617b      	str	r3, [r7, #20]
 8001ca4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	613b      	str	r3, [r7, #16]
 8001caa:	4b6c      	ldr	r3, [pc, #432]	; (8001e5c <MX_GPIO_Init+0x23c>)
 8001cac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cae:	4a6b      	ldr	r2, [pc, #428]	; (8001e5c <MX_GPIO_Init+0x23c>)
 8001cb0:	f043 0320 	orr.w	r3, r3, #32
 8001cb4:	6313      	str	r3, [r2, #48]	; 0x30
 8001cb6:	4b69      	ldr	r3, [pc, #420]	; (8001e5c <MX_GPIO_Init+0x23c>)
 8001cb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cba:	f003 0320 	and.w	r3, r3, #32
 8001cbe:	613b      	str	r3, [r7, #16]
 8001cc0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	60fb      	str	r3, [r7, #12]
 8001cc6:	4b65      	ldr	r3, [pc, #404]	; (8001e5c <MX_GPIO_Init+0x23c>)
 8001cc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cca:	4a64      	ldr	r2, [pc, #400]	; (8001e5c <MX_GPIO_Init+0x23c>)
 8001ccc:	f043 0310 	orr.w	r3, r3, #16
 8001cd0:	6313      	str	r3, [r2, #48]	; 0x30
 8001cd2:	4b62      	ldr	r3, [pc, #392]	; (8001e5c <MX_GPIO_Init+0x23c>)
 8001cd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cd6:	f003 0310 	and.w	r3, r3, #16
 8001cda:	60fb      	str	r3, [r7, #12]
 8001cdc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001cde:	2300      	movs	r3, #0
 8001ce0:	60bb      	str	r3, [r7, #8]
 8001ce2:	4b5e      	ldr	r3, [pc, #376]	; (8001e5c <MX_GPIO_Init+0x23c>)
 8001ce4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ce6:	4a5d      	ldr	r2, [pc, #372]	; (8001e5c <MX_GPIO_Init+0x23c>)
 8001ce8:	f043 0308 	orr.w	r3, r3, #8
 8001cec:	6313      	str	r3, [r2, #48]	; 0x30
 8001cee:	4b5b      	ldr	r3, [pc, #364]	; (8001e5c <MX_GPIO_Init+0x23c>)
 8001cf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cf2:	f003 0308 	and.w	r3, r3, #8
 8001cf6:	60bb      	str	r3, [r7, #8]
 8001cf8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	607b      	str	r3, [r7, #4]
 8001cfe:	4b57      	ldr	r3, [pc, #348]	; (8001e5c <MX_GPIO_Init+0x23c>)
 8001d00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d02:	4a56      	ldr	r2, [pc, #344]	; (8001e5c <MX_GPIO_Init+0x23c>)
 8001d04:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001d08:	6313      	str	r3, [r2, #48]	; 0x30
 8001d0a:	4b54      	ldr	r3, [pc, #336]	; (8001e5c <MX_GPIO_Init+0x23c>)
 8001d0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001d12:	607b      	str	r3, [r7, #4]
 8001d14:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DHT11_GPIO_Port, DHT11_Pin, GPIO_PIN_RESET);
 8001d16:	2200      	movs	r2, #0
 8001d18:	2101      	movs	r1, #1
 8001d1a:	4851      	ldr	r0, [pc, #324]	; (8001e60 <MX_GPIO_Init+0x240>)
 8001d1c:	f001 febc 	bl	8003a98 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8001d20:	2200      	movs	r2, #0
 8001d22:	f244 0181 	movw	r1, #16513	; 0x4081
 8001d26:	484f      	ldr	r0, [pc, #316]	; (8001e64 <MX_GPIO_Init+0x244>)
 8001d28:	f001 feb6 	bl	8003a98 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ULTRASONIC_TRIGGER_GPIO_Port, ULTRASONIC_TRIGGER_Pin, GPIO_PIN_RESET);
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001d32:	484d      	ldr	r0, [pc, #308]	; (8001e68 <MX_GPIO_Init+0x248>)
 8001d34:	f001 feb0 	bl	8003a98 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, IN1_DCMOTOR_Pin|IN2_DCMOTOR_Pin, GPIO_PIN_RESET);
 8001d38:	2200      	movs	r2, #0
 8001d3a:	f44f 7140 	mov.w	r1, #768	; 0x300
 8001d3e:	484b      	ldr	r0, [pc, #300]	; (8001e6c <MX_GPIO_Init+0x24c>)
 8001d40:	f001 feaa 	bl	8003a98 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8001d44:	2200      	movs	r2, #0
 8001d46:	2140      	movs	r1, #64	; 0x40
 8001d48:	4849      	ldr	r0, [pc, #292]	; (8001e70 <MX_GPIO_Init+0x250>)
 8001d4a:	f001 fea5 	bl	8003a98 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001d4e:	2200      	movs	r2, #0
 8001d50:	21ff      	movs	r1, #255	; 0xff
 8001d52:	4848      	ldr	r0, [pc, #288]	; (8001e74 <MX_GPIO_Init+0x254>)
 8001d54:	f001 fea0 	bl	8003a98 <HAL_GPIO_WritePin>
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8001d58:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001d5c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001d5e:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001d62:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d64:	2300      	movs	r3, #0
 8001d66:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8001d68:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d6c:	4619      	mov	r1, r3
 8001d6e:	4842      	ldr	r0, [pc, #264]	; (8001e78 <MX_GPIO_Init+0x258>)
 8001d70:	f001 fcce 	bl	8003710 <HAL_GPIO_Init>

  /*Configure GPIO pin : DHT11_Pin */
  GPIO_InitStruct.Pin = DHT11_Pin;
 8001d74:	2301      	movs	r3, #1
 8001d76:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d78:	2301      	movs	r3, #1
 8001d7a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d80:	2300      	movs	r3, #0
 8001d82:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(DHT11_GPIO_Port, &GPIO_InitStruct);
 8001d84:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d88:	4619      	mov	r1, r3
 8001d8a:	4835      	ldr	r0, [pc, #212]	; (8001e60 <MX_GPIO_Init+0x240>)
 8001d8c:	f001 fcc0 	bl	8003710 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8001d90:	f244 0381 	movw	r3, #16513	; 0x4081
 8001d94:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d96:	2301      	movs	r3, #1
 8001d98:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d9e:	2300      	movs	r3, #0
 8001da0:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001da2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001da6:	4619      	mov	r1, r3
 8001da8:	482e      	ldr	r0, [pc, #184]	; (8001e64 <MX_GPIO_Init+0x244>)
 8001daa:	f001 fcb1 	bl	8003710 <HAL_GPIO_Init>

  /*Configure GPIO pin : ULTRASONIC_TRIGGER_Pin */
  GPIO_InitStruct.Pin = ULTRASONIC_TRIGGER_Pin;
 8001dae:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001db2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001db4:	2301      	movs	r3, #1
 8001db6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001db8:	2300      	movs	r3, #0
 8001dba:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(ULTRASONIC_TRIGGER_GPIO_Port, &GPIO_InitStruct);
 8001dc0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001dc4:	4619      	mov	r1, r3
 8001dc6:	4828      	ldr	r0, [pc, #160]	; (8001e68 <MX_GPIO_Init+0x248>)
 8001dc8:	f001 fca2 	bl	8003710 <HAL_GPIO_Init>

  /*Configure GPIO pins : IN1_DCMOTOR_Pin IN2_DCMOTOR_Pin */
  GPIO_InitStruct.Pin = IN1_DCMOTOR_Pin|IN2_DCMOTOR_Pin;
 8001dcc:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001dd0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001dd2:	2301      	movs	r3, #1
 8001dd4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dda:	2300      	movs	r3, #0
 8001ddc:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001dde:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001de2:	4619      	mov	r1, r3
 8001de4:	4821      	ldr	r0, [pc, #132]	; (8001e6c <MX_GPIO_Init+0x24c>)
 8001de6:	f001 fc93 	bl	8003710 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON3_Pin BUTTON2_Pin BUTTON1_Pin BUTTON0_Pin */
  GPIO_InitStruct.Pin = BUTTON3_Pin|BUTTON2_Pin|BUTTON1_Pin|BUTTON0_Pin;
 8001dea:	f44f 4354 	mov.w	r3, #54272	; 0xd400
 8001dee:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001df0:	2300      	movs	r3, #0
 8001df2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001df4:	2300      	movs	r3, #0
 8001df6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001df8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001dfc:	4619      	mov	r1, r3
 8001dfe:	481b      	ldr	r0, [pc, #108]	; (8001e6c <MX_GPIO_Init+0x24c>)
 8001e00:	f001 fc86 	bl	8003710 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8001e04:	2340      	movs	r3, #64	; 0x40
 8001e06:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e08:	2301      	movs	r3, #1
 8001e0a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e10:	2300      	movs	r3, #0
 8001e12:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001e14:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e18:	4619      	mov	r1, r3
 8001e1a:	4815      	ldr	r0, [pc, #84]	; (8001e70 <MX_GPIO_Init+0x250>)
 8001e1c:	f001 fc78 	bl	8003710 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8001e20:	2380      	movs	r3, #128	; 0x80
 8001e22:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e24:	2300      	movs	r3, #0
 8001e26:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e28:	2300      	movs	r3, #0
 8001e2a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001e2c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e30:	4619      	mov	r1, r3
 8001e32:	480f      	ldr	r0, [pc, #60]	; (8001e70 <MX_GPIO_Init+0x250>)
 8001e34:	f001 fc6c 	bl	8003710 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD0 PD1 PD2 PD3
                           PD4 PD5 PD6 PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001e38:	23ff      	movs	r3, #255	; 0xff
 8001e3a:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e3c:	2301      	movs	r3, #1
 8001e3e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e40:	2300      	movs	r3, #0
 8001e42:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e44:	2300      	movs	r3, #0
 8001e46:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001e48:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e4c:	4619      	mov	r1, r3
 8001e4e:	4809      	ldr	r0, [pc, #36]	; (8001e74 <MX_GPIO_Init+0x254>)
 8001e50:	f001 fc5e 	bl	8003710 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001e54:	bf00      	nop
 8001e56:	3738      	adds	r7, #56	; 0x38
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	bd80      	pop	{r7, pc}
 8001e5c:	40023800 	.word	0x40023800
 8001e60:	40020000 	.word	0x40020000
 8001e64:	40020400 	.word	0x40020400
 8001e68:	40021400 	.word	0x40021400
 8001e6c:	40021000 	.word	0x40021000
 8001e70:	40021800 	.word	0x40021800
 8001e74:	40020c00 	.word	0x40020c00
 8001e78:	40020800 	.word	0x40020800

08001e7c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e7c:	b480      	push	{r7}
 8001e7e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e80:	b672      	cpsid	i
}
 8001e82:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001e84:	e7fe      	b.n	8001e84 <Error_Handler+0x8>
	...

08001e88 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e88:	b480      	push	{r7}
 8001e8a:	b083      	sub	sp, #12
 8001e8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e8e:	2300      	movs	r3, #0
 8001e90:	607b      	str	r3, [r7, #4]
 8001e92:	4b10      	ldr	r3, [pc, #64]	; (8001ed4 <HAL_MspInit+0x4c>)
 8001e94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e96:	4a0f      	ldr	r2, [pc, #60]	; (8001ed4 <HAL_MspInit+0x4c>)
 8001e98:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001e9c:	6453      	str	r3, [r2, #68]	; 0x44
 8001e9e:	4b0d      	ldr	r3, [pc, #52]	; (8001ed4 <HAL_MspInit+0x4c>)
 8001ea0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ea2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001ea6:	607b      	str	r3, [r7, #4]
 8001ea8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001eaa:	2300      	movs	r3, #0
 8001eac:	603b      	str	r3, [r7, #0]
 8001eae:	4b09      	ldr	r3, [pc, #36]	; (8001ed4 <HAL_MspInit+0x4c>)
 8001eb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eb2:	4a08      	ldr	r2, [pc, #32]	; (8001ed4 <HAL_MspInit+0x4c>)
 8001eb4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001eb8:	6413      	str	r3, [r2, #64]	; 0x40
 8001eba:	4b06      	ldr	r3, [pc, #24]	; (8001ed4 <HAL_MspInit+0x4c>)
 8001ebc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ebe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ec2:	603b      	str	r3, [r7, #0]
 8001ec4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ec6:	bf00      	nop
 8001ec8:	370c      	adds	r7, #12
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed0:	4770      	bx	lr
 8001ed2:	bf00      	nop
 8001ed4:	40023800 	.word	0x40023800

08001ed8 <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b08e      	sub	sp, #56	; 0x38
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ee0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	601a      	str	r2, [r3, #0]
 8001ee8:	605a      	str	r2, [r3, #4]
 8001eea:	609a      	str	r2, [r3, #8]
 8001eec:	60da      	str	r2, [r3, #12]
 8001eee:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	4a55      	ldr	r2, [pc, #340]	; (800204c <HAL_ETH_MspInit+0x174>)
 8001ef6:	4293      	cmp	r3, r2
 8001ef8:	f040 80a4 	bne.w	8002044 <HAL_ETH_MspInit+0x16c>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8001efc:	2300      	movs	r3, #0
 8001efe:	623b      	str	r3, [r7, #32]
 8001f00:	4b53      	ldr	r3, [pc, #332]	; (8002050 <HAL_ETH_MspInit+0x178>)
 8001f02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f04:	4a52      	ldr	r2, [pc, #328]	; (8002050 <HAL_ETH_MspInit+0x178>)
 8001f06:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001f0a:	6313      	str	r3, [r2, #48]	; 0x30
 8001f0c:	4b50      	ldr	r3, [pc, #320]	; (8002050 <HAL_ETH_MspInit+0x178>)
 8001f0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f10:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f14:	623b      	str	r3, [r7, #32]
 8001f16:	6a3b      	ldr	r3, [r7, #32]
 8001f18:	2300      	movs	r3, #0
 8001f1a:	61fb      	str	r3, [r7, #28]
 8001f1c:	4b4c      	ldr	r3, [pc, #304]	; (8002050 <HAL_ETH_MspInit+0x178>)
 8001f1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f20:	4a4b      	ldr	r2, [pc, #300]	; (8002050 <HAL_ETH_MspInit+0x178>)
 8001f22:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001f26:	6313      	str	r3, [r2, #48]	; 0x30
 8001f28:	4b49      	ldr	r3, [pc, #292]	; (8002050 <HAL_ETH_MspInit+0x178>)
 8001f2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f2c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001f30:	61fb      	str	r3, [r7, #28]
 8001f32:	69fb      	ldr	r3, [r7, #28]
 8001f34:	2300      	movs	r3, #0
 8001f36:	61bb      	str	r3, [r7, #24]
 8001f38:	4b45      	ldr	r3, [pc, #276]	; (8002050 <HAL_ETH_MspInit+0x178>)
 8001f3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f3c:	4a44      	ldr	r2, [pc, #272]	; (8002050 <HAL_ETH_MspInit+0x178>)
 8001f3e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8001f42:	6313      	str	r3, [r2, #48]	; 0x30
 8001f44:	4b42      	ldr	r3, [pc, #264]	; (8002050 <HAL_ETH_MspInit+0x178>)
 8001f46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f48:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001f4c:	61bb      	str	r3, [r7, #24]
 8001f4e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f50:	2300      	movs	r3, #0
 8001f52:	617b      	str	r3, [r7, #20]
 8001f54:	4b3e      	ldr	r3, [pc, #248]	; (8002050 <HAL_ETH_MspInit+0x178>)
 8001f56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f58:	4a3d      	ldr	r2, [pc, #244]	; (8002050 <HAL_ETH_MspInit+0x178>)
 8001f5a:	f043 0304 	orr.w	r3, r3, #4
 8001f5e:	6313      	str	r3, [r2, #48]	; 0x30
 8001f60:	4b3b      	ldr	r3, [pc, #236]	; (8002050 <HAL_ETH_MspInit+0x178>)
 8001f62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f64:	f003 0304 	and.w	r3, r3, #4
 8001f68:	617b      	str	r3, [r7, #20]
 8001f6a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f6c:	2300      	movs	r3, #0
 8001f6e:	613b      	str	r3, [r7, #16]
 8001f70:	4b37      	ldr	r3, [pc, #220]	; (8002050 <HAL_ETH_MspInit+0x178>)
 8001f72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f74:	4a36      	ldr	r2, [pc, #216]	; (8002050 <HAL_ETH_MspInit+0x178>)
 8001f76:	f043 0301 	orr.w	r3, r3, #1
 8001f7a:	6313      	str	r3, [r2, #48]	; 0x30
 8001f7c:	4b34      	ldr	r3, [pc, #208]	; (8002050 <HAL_ETH_MspInit+0x178>)
 8001f7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f80:	f003 0301 	and.w	r3, r3, #1
 8001f84:	613b      	str	r3, [r7, #16]
 8001f86:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f88:	2300      	movs	r3, #0
 8001f8a:	60fb      	str	r3, [r7, #12]
 8001f8c:	4b30      	ldr	r3, [pc, #192]	; (8002050 <HAL_ETH_MspInit+0x178>)
 8001f8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f90:	4a2f      	ldr	r2, [pc, #188]	; (8002050 <HAL_ETH_MspInit+0x178>)
 8001f92:	f043 0302 	orr.w	r3, r3, #2
 8001f96:	6313      	str	r3, [r2, #48]	; 0x30
 8001f98:	4b2d      	ldr	r3, [pc, #180]	; (8002050 <HAL_ETH_MspInit+0x178>)
 8001f9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f9c:	f003 0302 	and.w	r3, r3, #2
 8001fa0:	60fb      	str	r3, [r7, #12]
 8001fa2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001fa4:	2300      	movs	r3, #0
 8001fa6:	60bb      	str	r3, [r7, #8]
 8001fa8:	4b29      	ldr	r3, [pc, #164]	; (8002050 <HAL_ETH_MspInit+0x178>)
 8001faa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fac:	4a28      	ldr	r2, [pc, #160]	; (8002050 <HAL_ETH_MspInit+0x178>)
 8001fae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001fb2:	6313      	str	r3, [r2, #48]	; 0x30
 8001fb4:	4b26      	ldr	r3, [pc, #152]	; (8002050 <HAL_ETH_MspInit+0x178>)
 8001fb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fb8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001fbc:	60bb      	str	r3, [r7, #8]
 8001fbe:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8001fc0:	2332      	movs	r3, #50	; 0x32
 8001fc2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fc4:	2302      	movs	r3, #2
 8001fc6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fc8:	2300      	movs	r3, #0
 8001fca:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fcc:	2303      	movs	r3, #3
 8001fce:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001fd0:	230b      	movs	r3, #11
 8001fd2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001fd4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001fd8:	4619      	mov	r1, r3
 8001fda:	481e      	ldr	r0, [pc, #120]	; (8002054 <HAL_ETH_MspInit+0x17c>)
 8001fdc:	f001 fb98 	bl	8003710 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8001fe0:	2386      	movs	r3, #134	; 0x86
 8001fe2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fe4:	2302      	movs	r3, #2
 8001fe6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fe8:	2300      	movs	r3, #0
 8001fea:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fec:	2303      	movs	r3, #3
 8001fee:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001ff0:	230b      	movs	r3, #11
 8001ff2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ff4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ff8:	4619      	mov	r1, r3
 8001ffa:	4817      	ldr	r0, [pc, #92]	; (8002058 <HAL_ETH_MspInit+0x180>)
 8001ffc:	f001 fb88 	bl	8003710 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8002000:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002004:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002006:	2302      	movs	r3, #2
 8002008:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800200a:	2300      	movs	r3, #0
 800200c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800200e:	2303      	movs	r3, #3
 8002010:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002012:	230b      	movs	r3, #11
 8002014:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8002016:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800201a:	4619      	mov	r1, r3
 800201c:	480f      	ldr	r0, [pc, #60]	; (800205c <HAL_ETH_MspInit+0x184>)
 800201e:	f001 fb77 	bl	8003710 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8002022:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8002026:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002028:	2302      	movs	r3, #2
 800202a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800202c:	2300      	movs	r3, #0
 800202e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002030:	2303      	movs	r3, #3
 8002032:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002034:	230b      	movs	r3, #11
 8002036:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002038:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800203c:	4619      	mov	r1, r3
 800203e:	4808      	ldr	r0, [pc, #32]	; (8002060 <HAL_ETH_MspInit+0x188>)
 8002040:	f001 fb66 	bl	8003710 <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 8002044:	bf00      	nop
 8002046:	3738      	adds	r7, #56	; 0x38
 8002048:	46bd      	mov	sp, r7
 800204a:	bd80      	pop	{r7, pc}
 800204c:	40028000 	.word	0x40028000
 8002050:	40023800 	.word	0x40023800
 8002054:	40020800 	.word	0x40020800
 8002058:	40020000 	.word	0x40020000
 800205c:	40020400 	.word	0x40020400
 8002060:	40021800 	.word	0x40021800

08002064 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	b08a      	sub	sp, #40	; 0x28
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800206c:	f107 0314 	add.w	r3, r7, #20
 8002070:	2200      	movs	r2, #0
 8002072:	601a      	str	r2, [r3, #0]
 8002074:	605a      	str	r2, [r3, #4]
 8002076:	609a      	str	r2, [r3, #8]
 8002078:	60da      	str	r2, [r3, #12]
 800207a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	4a19      	ldr	r2, [pc, #100]	; (80020e8 <HAL_I2C_MspInit+0x84>)
 8002082:	4293      	cmp	r3, r2
 8002084:	d12c      	bne.n	80020e0 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002086:	2300      	movs	r3, #0
 8002088:	613b      	str	r3, [r7, #16]
 800208a:	4b18      	ldr	r3, [pc, #96]	; (80020ec <HAL_I2C_MspInit+0x88>)
 800208c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800208e:	4a17      	ldr	r2, [pc, #92]	; (80020ec <HAL_I2C_MspInit+0x88>)
 8002090:	f043 0302 	orr.w	r3, r3, #2
 8002094:	6313      	str	r3, [r2, #48]	; 0x30
 8002096:	4b15      	ldr	r3, [pc, #84]	; (80020ec <HAL_I2C_MspInit+0x88>)
 8002098:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800209a:	f003 0302 	and.w	r3, r3, #2
 800209e:	613b      	str	r3, [r7, #16]
 80020a0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80020a2:	f44f 7340 	mov.w	r3, #768	; 0x300
 80020a6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80020a8:	2312      	movs	r3, #18
 80020aa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ac:	2300      	movs	r3, #0
 80020ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020b0:	2303      	movs	r3, #3
 80020b2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80020b4:	2304      	movs	r3, #4
 80020b6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020b8:	f107 0314 	add.w	r3, r7, #20
 80020bc:	4619      	mov	r1, r3
 80020be:	480c      	ldr	r0, [pc, #48]	; (80020f0 <HAL_I2C_MspInit+0x8c>)
 80020c0:	f001 fb26 	bl	8003710 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80020c4:	2300      	movs	r3, #0
 80020c6:	60fb      	str	r3, [r7, #12]
 80020c8:	4b08      	ldr	r3, [pc, #32]	; (80020ec <HAL_I2C_MspInit+0x88>)
 80020ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020cc:	4a07      	ldr	r2, [pc, #28]	; (80020ec <HAL_I2C_MspInit+0x88>)
 80020ce:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80020d2:	6413      	str	r3, [r2, #64]	; 0x40
 80020d4:	4b05      	ldr	r3, [pc, #20]	; (80020ec <HAL_I2C_MspInit+0x88>)
 80020d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020d8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80020dc:	60fb      	str	r3, [r7, #12]
 80020de:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80020e0:	bf00      	nop
 80020e2:	3728      	adds	r7, #40	; 0x28
 80020e4:	46bd      	mov	sp, r7
 80020e6:	bd80      	pop	{r7, pc}
 80020e8:	40005400 	.word	0x40005400
 80020ec:	40023800 	.word	0x40023800
 80020f0:	40020400 	.word	0x40020400

080020f4 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b084      	sub	sp, #16
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002104:	d115      	bne.n	8002132 <HAL_TIM_PWM_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002106:	2300      	movs	r3, #0
 8002108:	60fb      	str	r3, [r7, #12]
 800210a:	4b0c      	ldr	r3, [pc, #48]	; (800213c <HAL_TIM_PWM_MspInit+0x48>)
 800210c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800210e:	4a0b      	ldr	r2, [pc, #44]	; (800213c <HAL_TIM_PWM_MspInit+0x48>)
 8002110:	f043 0301 	orr.w	r3, r3, #1
 8002114:	6413      	str	r3, [r2, #64]	; 0x40
 8002116:	4b09      	ldr	r3, [pc, #36]	; (800213c <HAL_TIM_PWM_MspInit+0x48>)
 8002118:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800211a:	f003 0301 	and.w	r3, r3, #1
 800211e:	60fb      	str	r3, [r7, #12]
 8002120:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002122:	2200      	movs	r2, #0
 8002124:	2100      	movs	r1, #0
 8002126:	201c      	movs	r0, #28
 8002128:	f000 ff01 	bl	8002f2e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800212c:	201c      	movs	r0, #28
 800212e:	f000 ff1a 	bl	8002f66 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002132:	bf00      	nop
 8002134:	3710      	adds	r7, #16
 8002136:	46bd      	mov	sp, r7
 8002138:	bd80      	pop	{r7, pc}
 800213a:	bf00      	nop
 800213c:	40023800 	.word	0x40023800

08002140 <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8002140:	b580      	push	{r7, lr}
 8002142:	b08a      	sub	sp, #40	; 0x28
 8002144:	af00      	add	r7, sp, #0
 8002146:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002148:	f107 0314 	add.w	r3, r7, #20
 800214c:	2200      	movs	r2, #0
 800214e:	601a      	str	r2, [r3, #0]
 8002150:	605a      	str	r2, [r3, #4]
 8002152:	609a      	str	r2, [r3, #8]
 8002154:	60da      	str	r2, [r3, #12]
 8002156:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM3)
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	4a1d      	ldr	r2, [pc, #116]	; (80021d4 <HAL_TIM_IC_MspInit+0x94>)
 800215e:	4293      	cmp	r3, r2
 8002160:	d133      	bne.n	80021ca <HAL_TIM_IC_MspInit+0x8a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002162:	2300      	movs	r3, #0
 8002164:	613b      	str	r3, [r7, #16]
 8002166:	4b1c      	ldr	r3, [pc, #112]	; (80021d8 <HAL_TIM_IC_MspInit+0x98>)
 8002168:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800216a:	4a1b      	ldr	r2, [pc, #108]	; (80021d8 <HAL_TIM_IC_MspInit+0x98>)
 800216c:	f043 0302 	orr.w	r3, r3, #2
 8002170:	6413      	str	r3, [r2, #64]	; 0x40
 8002172:	4b19      	ldr	r3, [pc, #100]	; (80021d8 <HAL_TIM_IC_MspInit+0x98>)
 8002174:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002176:	f003 0302 	and.w	r3, r3, #2
 800217a:	613b      	str	r3, [r7, #16]
 800217c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800217e:	2300      	movs	r3, #0
 8002180:	60fb      	str	r3, [r7, #12]
 8002182:	4b15      	ldr	r3, [pc, #84]	; (80021d8 <HAL_TIM_IC_MspInit+0x98>)
 8002184:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002186:	4a14      	ldr	r2, [pc, #80]	; (80021d8 <HAL_TIM_IC_MspInit+0x98>)
 8002188:	f043 0301 	orr.w	r3, r3, #1
 800218c:	6313      	str	r3, [r2, #48]	; 0x30
 800218e:	4b12      	ldr	r3, [pc, #72]	; (80021d8 <HAL_TIM_IC_MspInit+0x98>)
 8002190:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002192:	f003 0301 	and.w	r3, r3, #1
 8002196:	60fb      	str	r3, [r7, #12]
 8002198:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = ULTRASONIC_TIM3_CH1_Pin;
 800219a:	2340      	movs	r3, #64	; 0x40
 800219c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800219e:	2302      	movs	r3, #2
 80021a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021a2:	2300      	movs	r3, #0
 80021a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021a6:	2300      	movs	r3, #0
 80021a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80021aa:	2302      	movs	r3, #2
 80021ac:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(ULTRASONIC_TIM3_CH1_GPIO_Port, &GPIO_InitStruct);
 80021ae:	f107 0314 	add.w	r3, r7, #20
 80021b2:	4619      	mov	r1, r3
 80021b4:	4809      	ldr	r0, [pc, #36]	; (80021dc <HAL_TIM_IC_MspInit+0x9c>)
 80021b6:	f001 faab 	bl	8003710 <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80021ba:	2200      	movs	r2, #0
 80021bc:	2100      	movs	r1, #0
 80021be:	201d      	movs	r0, #29
 80021c0:	f000 feb5 	bl	8002f2e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80021c4:	201d      	movs	r0, #29
 80021c6:	f000 fece 	bl	8002f66 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80021ca:	bf00      	nop
 80021cc:	3728      	adds	r7, #40	; 0x28
 80021ce:	46bd      	mov	sp, r7
 80021d0:	bd80      	pop	{r7, pc}
 80021d2:	bf00      	nop
 80021d4:	40000400 	.word	0x40000400
 80021d8:	40023800 	.word	0x40023800
 80021dc:	40020000 	.word	0x40020000

080021e0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	b086      	sub	sp, #24
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	4a2a      	ldr	r2, [pc, #168]	; (8002298 <HAL_TIM_Base_MspInit+0xb8>)
 80021ee:	4293      	cmp	r3, r2
 80021f0:	d116      	bne.n	8002220 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 80021f2:	2300      	movs	r3, #0
 80021f4:	617b      	str	r3, [r7, #20]
 80021f6:	4b29      	ldr	r3, [pc, #164]	; (800229c <HAL_TIM_Base_MspInit+0xbc>)
 80021f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021fa:	4a28      	ldr	r2, [pc, #160]	; (800229c <HAL_TIM_Base_MspInit+0xbc>)
 80021fc:	f043 0304 	orr.w	r3, r3, #4
 8002200:	6413      	str	r3, [r2, #64]	; 0x40
 8002202:	4b26      	ldr	r3, [pc, #152]	; (800229c <HAL_TIM_Base_MspInit+0xbc>)
 8002204:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002206:	f003 0304 	and.w	r3, r3, #4
 800220a:	617b      	str	r3, [r7, #20]
 800220c:	697b      	ldr	r3, [r7, #20]
    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 800220e:	2200      	movs	r2, #0
 8002210:	2100      	movs	r1, #0
 8002212:	201e      	movs	r0, #30
 8002214:	f000 fe8b 	bl	8002f2e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002218:	201e      	movs	r0, #30
 800221a:	f000 fea4 	bl	8002f66 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 800221e:	e036      	b.n	800228e <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM10)
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	4a1e      	ldr	r2, [pc, #120]	; (80022a0 <HAL_TIM_Base_MspInit+0xc0>)
 8002226:	4293      	cmp	r3, r2
 8002228:	d116      	bne.n	8002258 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM10_CLK_ENABLE();
 800222a:	2300      	movs	r3, #0
 800222c:	613b      	str	r3, [r7, #16]
 800222e:	4b1b      	ldr	r3, [pc, #108]	; (800229c <HAL_TIM_Base_MspInit+0xbc>)
 8002230:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002232:	4a1a      	ldr	r2, [pc, #104]	; (800229c <HAL_TIM_Base_MspInit+0xbc>)
 8002234:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002238:	6453      	str	r3, [r2, #68]	; 0x44
 800223a:	4b18      	ldr	r3, [pc, #96]	; (800229c <HAL_TIM_Base_MspInit+0xbc>)
 800223c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800223e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002242:	613b      	str	r3, [r7, #16]
 8002244:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8002246:	2200      	movs	r2, #0
 8002248:	2100      	movs	r1, #0
 800224a:	2019      	movs	r0, #25
 800224c:	f000 fe6f 	bl	8002f2e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002250:	2019      	movs	r0, #25
 8002252:	f000 fe88 	bl	8002f66 <HAL_NVIC_EnableIRQ>
}
 8002256:	e01a      	b.n	800228e <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM11)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	4a11      	ldr	r2, [pc, #68]	; (80022a4 <HAL_TIM_Base_MspInit+0xc4>)
 800225e:	4293      	cmp	r3, r2
 8002260:	d115      	bne.n	800228e <HAL_TIM_Base_MspInit+0xae>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8002262:	2300      	movs	r3, #0
 8002264:	60fb      	str	r3, [r7, #12]
 8002266:	4b0d      	ldr	r3, [pc, #52]	; (800229c <HAL_TIM_Base_MspInit+0xbc>)
 8002268:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800226a:	4a0c      	ldr	r2, [pc, #48]	; (800229c <HAL_TIM_Base_MspInit+0xbc>)
 800226c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002270:	6453      	str	r3, [r2, #68]	; 0x44
 8002272:	4b0a      	ldr	r3, [pc, #40]	; (800229c <HAL_TIM_Base_MspInit+0xbc>)
 8002274:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002276:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800227a:	60fb      	str	r3, [r7, #12]
 800227c:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 800227e:	2200      	movs	r2, #0
 8002280:	2100      	movs	r1, #0
 8002282:	201a      	movs	r0, #26
 8002284:	f000 fe53 	bl	8002f2e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8002288:	201a      	movs	r0, #26
 800228a:	f000 fe6c 	bl	8002f66 <HAL_NVIC_EnableIRQ>
}
 800228e:	bf00      	nop
 8002290:	3718      	adds	r7, #24
 8002292:	46bd      	mov	sp, r7
 8002294:	bd80      	pop	{r7, pc}
 8002296:	bf00      	nop
 8002298:	40000800 	.word	0x40000800
 800229c:	40023800 	.word	0x40023800
 80022a0:	40014400 	.word	0x40014400
 80022a4:	40014800 	.word	0x40014800

080022a8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	b08a      	sub	sp, #40	; 0x28
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022b0:	f107 0314 	add.w	r3, r7, #20
 80022b4:	2200      	movs	r2, #0
 80022b6:	601a      	str	r2, [r3, #0]
 80022b8:	605a      	str	r2, [r3, #4]
 80022ba:	609a      	str	r2, [r3, #8]
 80022bc:	60da      	str	r2, [r3, #12]
 80022be:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80022c8:	d11e      	bne.n	8002308 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022ca:	2300      	movs	r3, #0
 80022cc:	613b      	str	r3, [r7, #16]
 80022ce:	4b22      	ldr	r3, [pc, #136]	; (8002358 <HAL_TIM_MspPostInit+0xb0>)
 80022d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022d2:	4a21      	ldr	r2, [pc, #132]	; (8002358 <HAL_TIM_MspPostInit+0xb0>)
 80022d4:	f043 0301 	orr.w	r3, r3, #1
 80022d8:	6313      	str	r3, [r2, #48]	; 0x30
 80022da:	4b1f      	ldr	r3, [pc, #124]	; (8002358 <HAL_TIM_MspPostInit+0xb0>)
 80022dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022de:	f003 0301 	and.w	r3, r3, #1
 80022e2:	613b      	str	r3, [r7, #16]
 80022e4:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = TIM2_CH1_SERVO_Pin;
 80022e6:	2320      	movs	r3, #32
 80022e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022ea:	2302      	movs	r3, #2
 80022ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022ee:	2300      	movs	r3, #0
 80022f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022f2:	2300      	movs	r3, #0
 80022f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80022f6:	2301      	movs	r3, #1
 80022f8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(TIM2_CH1_SERVO_GPIO_Port, &GPIO_InitStruct);
 80022fa:	f107 0314 	add.w	r3, r7, #20
 80022fe:	4619      	mov	r1, r3
 8002300:	4816      	ldr	r0, [pc, #88]	; (800235c <HAL_TIM_MspPostInit+0xb4>)
 8002302:	f001 fa05 	bl	8003710 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8002306:	e023      	b.n	8002350 <HAL_TIM_MspPostInit+0xa8>
  else if(htim->Instance==TIM4)
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	4a14      	ldr	r2, [pc, #80]	; (8002360 <HAL_TIM_MspPostInit+0xb8>)
 800230e:	4293      	cmp	r3, r2
 8002310:	d11e      	bne.n	8002350 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002312:	2300      	movs	r3, #0
 8002314:	60fb      	str	r3, [r7, #12]
 8002316:	4b10      	ldr	r3, [pc, #64]	; (8002358 <HAL_TIM_MspPostInit+0xb0>)
 8002318:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800231a:	4a0f      	ldr	r2, [pc, #60]	; (8002358 <HAL_TIM_MspPostInit+0xb0>)
 800231c:	f043 0308 	orr.w	r3, r3, #8
 8002320:	6313      	str	r3, [r2, #48]	; 0x30
 8002322:	4b0d      	ldr	r3, [pc, #52]	; (8002358 <HAL_TIM_MspPostInit+0xb0>)
 8002324:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002326:	f003 0308 	and.w	r3, r3, #8
 800232a:	60fb      	str	r3, [r7, #12]
 800232c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800232e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002332:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002334:	2302      	movs	r3, #2
 8002336:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002338:	2300      	movs	r3, #0
 800233a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800233c:	2300      	movs	r3, #0
 800233e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002340:	2302      	movs	r3, #2
 8002342:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002344:	f107 0314 	add.w	r3, r7, #20
 8002348:	4619      	mov	r1, r3
 800234a:	4806      	ldr	r0, [pc, #24]	; (8002364 <HAL_TIM_MspPostInit+0xbc>)
 800234c:	f001 f9e0 	bl	8003710 <HAL_GPIO_Init>
}
 8002350:	bf00      	nop
 8002352:	3728      	adds	r7, #40	; 0x28
 8002354:	46bd      	mov	sp, r7
 8002356:	bd80      	pop	{r7, pc}
 8002358:	40023800 	.word	0x40023800
 800235c:	40020000 	.word	0x40020000
 8002360:	40000800 	.word	0x40000800
 8002364:	40020c00 	.word	0x40020c00

08002368 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	b08c      	sub	sp, #48	; 0x30
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002370:	f107 031c 	add.w	r3, r7, #28
 8002374:	2200      	movs	r2, #0
 8002376:	601a      	str	r2, [r3, #0]
 8002378:	605a      	str	r2, [r3, #4]
 800237a:	609a      	str	r2, [r3, #8]
 800237c:	60da      	str	r2, [r3, #12]
 800237e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	4a3a      	ldr	r2, [pc, #232]	; (8002470 <HAL_UART_MspInit+0x108>)
 8002386:	4293      	cmp	r3, r2
 8002388:	d135      	bne.n	80023f6 <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800238a:	2300      	movs	r3, #0
 800238c:	61bb      	str	r3, [r7, #24]
 800238e:	4b39      	ldr	r3, [pc, #228]	; (8002474 <HAL_UART_MspInit+0x10c>)
 8002390:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002392:	4a38      	ldr	r2, [pc, #224]	; (8002474 <HAL_UART_MspInit+0x10c>)
 8002394:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002398:	6413      	str	r3, [r2, #64]	; 0x40
 800239a:	4b36      	ldr	r3, [pc, #216]	; (8002474 <HAL_UART_MspInit+0x10c>)
 800239c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800239e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80023a2:	61bb      	str	r3, [r7, #24]
 80023a4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80023a6:	2300      	movs	r3, #0
 80023a8:	617b      	str	r3, [r7, #20]
 80023aa:	4b32      	ldr	r3, [pc, #200]	; (8002474 <HAL_UART_MspInit+0x10c>)
 80023ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ae:	4a31      	ldr	r2, [pc, #196]	; (8002474 <HAL_UART_MspInit+0x10c>)
 80023b0:	f043 0308 	orr.w	r3, r3, #8
 80023b4:	6313      	str	r3, [r2, #48]	; 0x30
 80023b6:	4b2f      	ldr	r3, [pc, #188]	; (8002474 <HAL_UART_MspInit+0x10c>)
 80023b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ba:	f003 0308 	and.w	r3, r3, #8
 80023be:	617b      	str	r3, [r7, #20]
 80023c0:	697b      	ldr	r3, [r7, #20]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80023c2:	f44f 7340 	mov.w	r3, #768	; 0x300
 80023c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023c8:	2302      	movs	r3, #2
 80023ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023cc:	2300      	movs	r3, #0
 80023ce:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023d0:	2303      	movs	r3, #3
 80023d2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80023d4:	2307      	movs	r3, #7
 80023d6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80023d8:	f107 031c 	add.w	r3, r7, #28
 80023dc:	4619      	mov	r1, r3
 80023de:	4826      	ldr	r0, [pc, #152]	; (8002478 <HAL_UART_MspInit+0x110>)
 80023e0:	f001 f996 	bl	8003710 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80023e4:	2200      	movs	r2, #0
 80023e6:	2100      	movs	r1, #0
 80023e8:	2027      	movs	r0, #39	; 0x27
 80023ea:	f000 fda0 	bl	8002f2e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80023ee:	2027      	movs	r0, #39	; 0x27
 80023f0:	f000 fdb9 	bl	8002f66 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 80023f4:	e038      	b.n	8002468 <HAL_UART_MspInit+0x100>
  else if(huart->Instance==USART6)
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	4a20      	ldr	r2, [pc, #128]	; (800247c <HAL_UART_MspInit+0x114>)
 80023fc:	4293      	cmp	r3, r2
 80023fe:	d133      	bne.n	8002468 <HAL_UART_MspInit+0x100>
    __HAL_RCC_USART6_CLK_ENABLE();
 8002400:	2300      	movs	r3, #0
 8002402:	613b      	str	r3, [r7, #16]
 8002404:	4b1b      	ldr	r3, [pc, #108]	; (8002474 <HAL_UART_MspInit+0x10c>)
 8002406:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002408:	4a1a      	ldr	r2, [pc, #104]	; (8002474 <HAL_UART_MspInit+0x10c>)
 800240a:	f043 0320 	orr.w	r3, r3, #32
 800240e:	6453      	str	r3, [r2, #68]	; 0x44
 8002410:	4b18      	ldr	r3, [pc, #96]	; (8002474 <HAL_UART_MspInit+0x10c>)
 8002412:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002414:	f003 0320 	and.w	r3, r3, #32
 8002418:	613b      	str	r3, [r7, #16]
 800241a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800241c:	2300      	movs	r3, #0
 800241e:	60fb      	str	r3, [r7, #12]
 8002420:	4b14      	ldr	r3, [pc, #80]	; (8002474 <HAL_UART_MspInit+0x10c>)
 8002422:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002424:	4a13      	ldr	r2, [pc, #76]	; (8002474 <HAL_UART_MspInit+0x10c>)
 8002426:	f043 0304 	orr.w	r3, r3, #4
 800242a:	6313      	str	r3, [r2, #48]	; 0x30
 800242c:	4b11      	ldr	r3, [pc, #68]	; (8002474 <HAL_UART_MspInit+0x10c>)
 800242e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002430:	f003 0304 	and.w	r3, r3, #4
 8002434:	60fb      	str	r3, [r7, #12]
 8002436:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002438:	23c0      	movs	r3, #192	; 0xc0
 800243a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800243c:	2302      	movs	r3, #2
 800243e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002440:	2300      	movs	r3, #0
 8002442:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002444:	2303      	movs	r3, #3
 8002446:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8002448:	2308      	movs	r3, #8
 800244a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800244c:	f107 031c 	add.w	r3, r7, #28
 8002450:	4619      	mov	r1, r3
 8002452:	480b      	ldr	r0, [pc, #44]	; (8002480 <HAL_UART_MspInit+0x118>)
 8002454:	f001 f95c 	bl	8003710 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8002458:	2200      	movs	r2, #0
 800245a:	2100      	movs	r1, #0
 800245c:	2047      	movs	r0, #71	; 0x47
 800245e:	f000 fd66 	bl	8002f2e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8002462:	2047      	movs	r0, #71	; 0x47
 8002464:	f000 fd7f 	bl	8002f66 <HAL_NVIC_EnableIRQ>
}
 8002468:	bf00      	nop
 800246a:	3730      	adds	r7, #48	; 0x30
 800246c:	46bd      	mov	sp, r7
 800246e:	bd80      	pop	{r7, pc}
 8002470:	40004800 	.word	0x40004800
 8002474:	40023800 	.word	0x40023800
 8002478:	40020c00 	.word	0x40020c00
 800247c:	40011400 	.word	0x40011400
 8002480:	40020800 	.word	0x40020800

08002484 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8002484:	b580      	push	{r7, lr}
 8002486:	b08a      	sub	sp, #40	; 0x28
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800248c:	f107 0314 	add.w	r3, r7, #20
 8002490:	2200      	movs	r2, #0
 8002492:	601a      	str	r2, [r3, #0]
 8002494:	605a      	str	r2, [r3, #4]
 8002496:	609a      	str	r2, [r3, #8]
 8002498:	60da      	str	r2, [r3, #12]
 800249a:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80024a4:	d13f      	bne.n	8002526 <HAL_PCD_MspInit+0xa2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024a6:	2300      	movs	r3, #0
 80024a8:	613b      	str	r3, [r7, #16]
 80024aa:	4b21      	ldr	r3, [pc, #132]	; (8002530 <HAL_PCD_MspInit+0xac>)
 80024ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024ae:	4a20      	ldr	r2, [pc, #128]	; (8002530 <HAL_PCD_MspInit+0xac>)
 80024b0:	f043 0301 	orr.w	r3, r3, #1
 80024b4:	6313      	str	r3, [r2, #48]	; 0x30
 80024b6:	4b1e      	ldr	r3, [pc, #120]	; (8002530 <HAL_PCD_MspInit+0xac>)
 80024b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024ba:	f003 0301 	and.w	r3, r3, #1
 80024be:	613b      	str	r3, [r7, #16]
 80024c0:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 80024c2:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 80024c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024c8:	2302      	movs	r3, #2
 80024ca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024cc:	2300      	movs	r3, #0
 80024ce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024d0:	2303      	movs	r3, #3
 80024d2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80024d4:	230a      	movs	r3, #10
 80024d6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024d8:	f107 0314 	add.w	r3, r7, #20
 80024dc:	4619      	mov	r1, r3
 80024de:	4815      	ldr	r0, [pc, #84]	; (8002534 <HAL_PCD_MspInit+0xb0>)
 80024e0:	f001 f916 	bl	8003710 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 80024e4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80024e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80024ea:	2300      	movs	r3, #0
 80024ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024ee:	2300      	movs	r3, #0
 80024f0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 80024f2:	f107 0314 	add.w	r3, r7, #20
 80024f6:	4619      	mov	r1, r3
 80024f8:	480e      	ldr	r0, [pc, #56]	; (8002534 <HAL_PCD_MspInit+0xb0>)
 80024fa:	f001 f909 	bl	8003710 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80024fe:	4b0c      	ldr	r3, [pc, #48]	; (8002530 <HAL_PCD_MspInit+0xac>)
 8002500:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002502:	4a0b      	ldr	r2, [pc, #44]	; (8002530 <HAL_PCD_MspInit+0xac>)
 8002504:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002508:	6353      	str	r3, [r2, #52]	; 0x34
 800250a:	2300      	movs	r3, #0
 800250c:	60fb      	str	r3, [r7, #12]
 800250e:	4b08      	ldr	r3, [pc, #32]	; (8002530 <HAL_PCD_MspInit+0xac>)
 8002510:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002512:	4a07      	ldr	r2, [pc, #28]	; (8002530 <HAL_PCD_MspInit+0xac>)
 8002514:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002518:	6453      	str	r3, [r2, #68]	; 0x44
 800251a:	4b05      	ldr	r3, [pc, #20]	; (8002530 <HAL_PCD_MspInit+0xac>)
 800251c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800251e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002522:	60fb      	str	r3, [r7, #12]
 8002524:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8002526:	bf00      	nop
 8002528:	3728      	adds	r7, #40	; 0x28
 800252a:	46bd      	mov	sp, r7
 800252c:	bd80      	pop	{r7, pc}
 800252e:	bf00      	nop
 8002530:	40023800 	.word	0x40023800
 8002534:	40020000 	.word	0x40020000

08002538 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002538:	b480      	push	{r7}
 800253a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800253c:	e7fe      	b.n	800253c <NMI_Handler+0x4>

0800253e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800253e:	b480      	push	{r7}
 8002540:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002542:	e7fe      	b.n	8002542 <HardFault_Handler+0x4>

08002544 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002544:	b480      	push	{r7}
 8002546:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002548:	e7fe      	b.n	8002548 <MemManage_Handler+0x4>

0800254a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800254a:	b480      	push	{r7}
 800254c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800254e:	e7fe      	b.n	800254e <BusFault_Handler+0x4>

08002550 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002550:	b480      	push	{r7}
 8002552:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002554:	e7fe      	b.n	8002554 <UsageFault_Handler+0x4>

08002556 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002556:	b480      	push	{r7}
 8002558:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800255a:	bf00      	nop
 800255c:	46bd      	mov	sp, r7
 800255e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002562:	4770      	bx	lr

08002564 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002564:	b480      	push	{r7}
 8002566:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002568:	bf00      	nop
 800256a:	46bd      	mov	sp, r7
 800256c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002570:	4770      	bx	lr

08002572 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002572:	b480      	push	{r7}
 8002574:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002576:	bf00      	nop
 8002578:	46bd      	mov	sp, r7
 800257a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257e:	4770      	bx	lr

08002580 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002580:	b580      	push	{r7, lr}
 8002582:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002584:	f000 fbb4 	bl	8002cf0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  HAL_SYSTICK_Handler();  // ADD_SIKWON_231006
 8002588:	f7fe ffb4 	bl	80014f4 <HAL_SYSTICK_Handler>
  /* USER CODE END SysTick_IRQn 1 */
}
 800258c:	bf00      	nop
 800258e:	bd80      	pop	{r7, pc}

08002590 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8002590:	b580      	push	{r7, lr}
 8002592:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 8002594:	4802      	ldr	r0, [pc, #8]	; (80025a0 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8002596:	f003 fa05 	bl	80059a4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800259a:	bf00      	nop
 800259c:	bd80      	pop	{r7, pc}
 800259e:	bf00      	nop
 80025a0:	200003fc 	.word	0x200003fc

080025a4 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 80025a4:	b580      	push	{r7, lr}
 80025a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 80025a8:	4802      	ldr	r0, [pc, #8]	; (80025b4 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 80025aa:	f003 f9fb 	bl	80059a4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 80025ae:	bf00      	nop
 80025b0:	bd80      	pop	{r7, pc}
 80025b2:	bf00      	nop
 80025b4:	20000444 	.word	0x20000444

080025b8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80025bc:	4802      	ldr	r0, [pc, #8]	; (80025c8 <TIM2_IRQHandler+0x10>)
 80025be:	f003 f9f1 	bl	80059a4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80025c2:	bf00      	nop
 80025c4:	bd80      	pop	{r7, pc}
 80025c6:	bf00      	nop
 80025c8:	20000324 	.word	0x20000324

080025cc <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80025d0:	4802      	ldr	r0, [pc, #8]	; (80025dc <TIM3_IRQHandler+0x10>)
 80025d2:	f003 f9e7 	bl	80059a4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80025d6:	bf00      	nop
 80025d8:	bd80      	pop	{r7, pc}
 80025da:	bf00      	nop
 80025dc:	2000036c 	.word	0x2000036c

080025e0 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80025e0:	b580      	push	{r7, lr}
 80025e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80025e4:	4802      	ldr	r0, [pc, #8]	; (80025f0 <TIM4_IRQHandler+0x10>)
 80025e6:	f003 f9dd 	bl	80059a4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80025ea:	bf00      	nop
 80025ec:	bd80      	pop	{r7, pc}
 80025ee:	bf00      	nop
 80025f0:	200003b4 	.word	0x200003b4

080025f4 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80025f8:	4802      	ldr	r0, [pc, #8]	; (8002604 <USART3_IRQHandler+0x10>)
 80025fa:	f004 fb3d 	bl	8006c78 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80025fe:	bf00      	nop
 8002600:	bd80      	pop	{r7, pc}
 8002602:	bf00      	nop
 8002604:	2000048c 	.word	0x2000048c

08002608 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 800260c:	4802      	ldr	r0, [pc, #8]	; (8002618 <USART6_IRQHandler+0x10>)
 800260e:	f004 fb33 	bl	8006c78 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8002612:	bf00      	nop
 8002614:	bd80      	pop	{r7, pc}
 8002616:	bf00      	nop
 8002618:	200004d0 	.word	0x200004d0

0800261c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800261c:	b580      	push	{r7, lr}
 800261e:	b086      	sub	sp, #24
 8002620:	af00      	add	r7, sp, #0
 8002622:	60f8      	str	r0, [r7, #12]
 8002624:	60b9      	str	r1, [r7, #8]
 8002626:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002628:	2300      	movs	r3, #0
 800262a:	617b      	str	r3, [r7, #20]
 800262c:	e00a      	b.n	8002644 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800262e:	f3af 8000 	nop.w
 8002632:	4601      	mov	r1, r0
 8002634:	68bb      	ldr	r3, [r7, #8]
 8002636:	1c5a      	adds	r2, r3, #1
 8002638:	60ba      	str	r2, [r7, #8]
 800263a:	b2ca      	uxtb	r2, r1
 800263c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800263e:	697b      	ldr	r3, [r7, #20]
 8002640:	3301      	adds	r3, #1
 8002642:	617b      	str	r3, [r7, #20]
 8002644:	697a      	ldr	r2, [r7, #20]
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	429a      	cmp	r2, r3
 800264a:	dbf0      	blt.n	800262e <_read+0x12>
  }

  return len;
 800264c:	687b      	ldr	r3, [r7, #4]
}
 800264e:	4618      	mov	r0, r3
 8002650:	3718      	adds	r7, #24
 8002652:	46bd      	mov	sp, r7
 8002654:	bd80      	pop	{r7, pc}

08002656 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002656:	b580      	push	{r7, lr}
 8002658:	b086      	sub	sp, #24
 800265a:	af00      	add	r7, sp, #0
 800265c:	60f8      	str	r0, [r7, #12]
 800265e:	60b9      	str	r1, [r7, #8]
 8002660:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002662:	2300      	movs	r3, #0
 8002664:	617b      	str	r3, [r7, #20]
 8002666:	e009      	b.n	800267c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002668:	68bb      	ldr	r3, [r7, #8]
 800266a:	1c5a      	adds	r2, r3, #1
 800266c:	60ba      	str	r2, [r7, #8]
 800266e:	781b      	ldrb	r3, [r3, #0]
 8002670:	4618      	mov	r0, r3
 8002672:	f7fe ff4d 	bl	8001510 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002676:	697b      	ldr	r3, [r7, #20]
 8002678:	3301      	adds	r3, #1
 800267a:	617b      	str	r3, [r7, #20]
 800267c:	697a      	ldr	r2, [r7, #20]
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	429a      	cmp	r2, r3
 8002682:	dbf1      	blt.n	8002668 <_write+0x12>
  }
  return len;
 8002684:	687b      	ldr	r3, [r7, #4]
}
 8002686:	4618      	mov	r0, r3
 8002688:	3718      	adds	r7, #24
 800268a:	46bd      	mov	sp, r7
 800268c:	bd80      	pop	{r7, pc}

0800268e <_close>:

int _close(int file)
{
 800268e:	b480      	push	{r7}
 8002690:	b083      	sub	sp, #12
 8002692:	af00      	add	r7, sp, #0
 8002694:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002696:	f04f 33ff 	mov.w	r3, #4294967295
}
 800269a:	4618      	mov	r0, r3
 800269c:	370c      	adds	r7, #12
 800269e:	46bd      	mov	sp, r7
 80026a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a4:	4770      	bx	lr

080026a6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80026a6:	b480      	push	{r7}
 80026a8:	b083      	sub	sp, #12
 80026aa:	af00      	add	r7, sp, #0
 80026ac:	6078      	str	r0, [r7, #4]
 80026ae:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80026b0:	683b      	ldr	r3, [r7, #0]
 80026b2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80026b6:	605a      	str	r2, [r3, #4]
  return 0;
 80026b8:	2300      	movs	r3, #0
}
 80026ba:	4618      	mov	r0, r3
 80026bc:	370c      	adds	r7, #12
 80026be:	46bd      	mov	sp, r7
 80026c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c4:	4770      	bx	lr

080026c6 <_isatty>:

int _isatty(int file)
{
 80026c6:	b480      	push	{r7}
 80026c8:	b083      	sub	sp, #12
 80026ca:	af00      	add	r7, sp, #0
 80026cc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80026ce:	2301      	movs	r3, #1
}
 80026d0:	4618      	mov	r0, r3
 80026d2:	370c      	adds	r7, #12
 80026d4:	46bd      	mov	sp, r7
 80026d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026da:	4770      	bx	lr

080026dc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80026dc:	b480      	push	{r7}
 80026de:	b085      	sub	sp, #20
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	60f8      	str	r0, [r7, #12]
 80026e4:	60b9      	str	r1, [r7, #8]
 80026e6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80026e8:	2300      	movs	r3, #0
}
 80026ea:	4618      	mov	r0, r3
 80026ec:	3714      	adds	r7, #20
 80026ee:	46bd      	mov	sp, r7
 80026f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f4:	4770      	bx	lr
	...

080026f8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80026f8:	b580      	push	{r7, lr}
 80026fa:	b086      	sub	sp, #24
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002700:	4a14      	ldr	r2, [pc, #80]	; (8002754 <_sbrk+0x5c>)
 8002702:	4b15      	ldr	r3, [pc, #84]	; (8002758 <_sbrk+0x60>)
 8002704:	1ad3      	subs	r3, r2, r3
 8002706:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002708:	697b      	ldr	r3, [r7, #20]
 800270a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800270c:	4b13      	ldr	r3, [pc, #76]	; (800275c <_sbrk+0x64>)
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	2b00      	cmp	r3, #0
 8002712:	d102      	bne.n	800271a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002714:	4b11      	ldr	r3, [pc, #68]	; (800275c <_sbrk+0x64>)
 8002716:	4a12      	ldr	r2, [pc, #72]	; (8002760 <_sbrk+0x68>)
 8002718:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800271a:	4b10      	ldr	r3, [pc, #64]	; (800275c <_sbrk+0x64>)
 800271c:	681a      	ldr	r2, [r3, #0]
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	4413      	add	r3, r2
 8002722:	693a      	ldr	r2, [r7, #16]
 8002724:	429a      	cmp	r2, r3
 8002726:	d207      	bcs.n	8002738 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002728:	f005 fd14 	bl	8008154 <__errno>
 800272c:	4603      	mov	r3, r0
 800272e:	220c      	movs	r2, #12
 8002730:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002732:	f04f 33ff 	mov.w	r3, #4294967295
 8002736:	e009      	b.n	800274c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002738:	4b08      	ldr	r3, [pc, #32]	; (800275c <_sbrk+0x64>)
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800273e:	4b07      	ldr	r3, [pc, #28]	; (800275c <_sbrk+0x64>)
 8002740:	681a      	ldr	r2, [r3, #0]
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	4413      	add	r3, r2
 8002746:	4a05      	ldr	r2, [pc, #20]	; (800275c <_sbrk+0x64>)
 8002748:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800274a:	68fb      	ldr	r3, [r7, #12]
}
 800274c:	4618      	mov	r0, r3
 800274e:	3718      	adds	r7, #24
 8002750:	46bd      	mov	sp, r7
 8002752:	bd80      	pop	{r7, pc}
 8002754:	20030000 	.word	0x20030000
 8002758:	00000400 	.word	0x00000400
 800275c:	20000a38 	.word	0x20000a38
 8002760:	20000ac0 	.word	0x20000ac0

08002764 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002764:	b480      	push	{r7}
 8002766:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002768:	4b06      	ldr	r3, [pc, #24]	; (8002784 <SystemInit+0x20>)
 800276a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800276e:	4a05      	ldr	r2, [pc, #20]	; (8002784 <SystemInit+0x20>)
 8002770:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002774:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002778:	bf00      	nop
 800277a:	46bd      	mov	sp, r7
 800277c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002780:	4770      	bx	lr
 8002782:	bf00      	nop
 8002784:	e000ed00 	.word	0xe000ed00

08002788 <HAL_UART_RxCpltCallback>:
volatile unsigned char bt_rx_buff[COMMAND_LENGTH];  // UART6  char  (\n  )
volatile int bt_rx_index=0;  // bt rx_buff save
volatile int bt_newline_detect_flag=0;  // new line  indicator ) ledallon\n

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002788:	b580      	push	{r7, lr}
 800278a:	b082      	sub	sp, #8
 800278c:	af00      	add	r7, sp, #0
 800278e:	6078      	str	r0, [r7, #4]
	if (huart == &huart3)   // comport master  uart
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	4a32      	ldr	r2, [pc, #200]	; (800285c <HAL_UART_RxCpltCallback+0xd4>)
 8002794:	4293      	cmp	r3, r2
 8002796:	d12c      	bne.n	80027f2 <HAL_UART_RxCpltCallback+0x6a>
	{
		if (rx_index < COMMAND_LENGTH) //   byte 40byte  
 8002798:	4b31      	ldr	r3, [pc, #196]	; (8002860 <HAL_UART_RxCpltCallback+0xd8>)
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	2b27      	cmp	r3, #39	; 0x27
 800279e:	dc1d      	bgt.n	80027dc <HAL_UART_RxCpltCallback+0x54>
		{
			if (rx_data == '\n' || rx_data == '\r')
 80027a0:	4b30      	ldr	r3, [pc, #192]	; (8002864 <HAL_UART_RxCpltCallback+0xdc>)
 80027a2:	781b      	ldrb	r3, [r3, #0]
 80027a4:	2b0a      	cmp	r3, #10
 80027a6:	d003      	beq.n	80027b0 <HAL_UART_RxCpltCallback+0x28>
 80027a8:	4b2e      	ldr	r3, [pc, #184]	; (8002864 <HAL_UART_RxCpltCallback+0xdc>)
 80027aa:	781b      	ldrb	r3, [r3, #0]
 80027ac:	2b0d      	cmp	r3, #13
 80027ae:	d10b      	bne.n	80027c8 <HAL_UART_RxCpltCallback+0x40>
			{
				rx_buff[rx_index] = 0; // '\0'
 80027b0:	4b2b      	ldr	r3, [pc, #172]	; (8002860 <HAL_UART_RxCpltCallback+0xd8>)
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	4a2c      	ldr	r2, [pc, #176]	; (8002868 <HAL_UART_RxCpltCallback+0xe0>)
 80027b6:	2100      	movs	r1, #0
 80027b8:	54d1      	strb	r1, [r2, r3]
				newline_detect_flag=1;   // new line  flag set.
 80027ba:	4b2c      	ldr	r3, [pc, #176]	; (800286c <HAL_UART_RxCpltCallback+0xe4>)
 80027bc:	2201      	movs	r2, #1
 80027be:	601a      	str	r2, [r3, #0]
				rx_index=0;   //  message  rx_index 0 .
 80027c0:	4b27      	ldr	r3, [pc, #156]	; (8002860 <HAL_UART_RxCpltCallback+0xd8>)
 80027c2:	2200      	movs	r2, #0
 80027c4:	601a      	str	r2, [r3, #0]
 80027c6:	e00f      	b.n	80027e8 <HAL_UART_RxCpltCallback+0x60>
			}
			else
			{
				rx_buff[rx_index++]=rx_data;
 80027c8:	4b25      	ldr	r3, [pc, #148]	; (8002860 <HAL_UART_RxCpltCallback+0xd8>)
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	1c5a      	adds	r2, r3, #1
 80027ce:	4924      	ldr	r1, [pc, #144]	; (8002860 <HAL_UART_RxCpltCallback+0xd8>)
 80027d0:	600a      	str	r2, [r1, #0]
 80027d2:	4a24      	ldr	r2, [pc, #144]	; (8002864 <HAL_UART_RxCpltCallback+0xdc>)
 80027d4:	7811      	ldrb	r1, [r2, #0]
 80027d6:	4a24      	ldr	r2, [pc, #144]	; (8002868 <HAL_UART_RxCpltCallback+0xe0>)
 80027d8:	54d1      	strb	r1, [r2, r3]
 80027da:	e005      	b.n	80027e8 <HAL_UART_RxCpltCallback+0x60>
			}

		}
		else
		{
			rx_index=0;
 80027dc:	4b20      	ldr	r3, [pc, #128]	; (8002860 <HAL_UART_RxCpltCallback+0xd8>)
 80027de:	2200      	movs	r2, #0
 80027e0:	601a      	str	r2, [r3, #0]
			printf("Message Overflow !!!!\n");
 80027e2:	4823      	ldr	r0, [pc, #140]	; (8002870 <HAL_UART_RxCpltCallback+0xe8>)
 80027e4:	f005 fd6e 	bl	80082c4 <puts>
		}
		// :  HAL_UART_Receive_IT call   INT  .
		HAL_UART_Receive_IT(&huart3, &rx_data, 1);
 80027e8:	2201      	movs	r2, #1
 80027ea:	491e      	ldr	r1, [pc, #120]	; (8002864 <HAL_UART_RxCpltCallback+0xdc>)
 80027ec:	481b      	ldr	r0, [pc, #108]	; (800285c <HAL_UART_RxCpltCallback+0xd4>)
 80027ee:	f004 fa12 	bl	8006c16 <HAL_UART_Receive_IT>
	}

	if (huart == &huart6)   // BT   uart
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	4a1f      	ldr	r2, [pc, #124]	; (8002874 <HAL_UART_RxCpltCallback+0xec>)
 80027f6:	4293      	cmp	r3, r2
 80027f8:	d12c      	bne.n	8002854 <HAL_UART_RxCpltCallback+0xcc>
	{
		if (bt_rx_index < COMMAND_LENGTH) //   byte 40byte  
 80027fa:	4b1f      	ldr	r3, [pc, #124]	; (8002878 <HAL_UART_RxCpltCallback+0xf0>)
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	2b27      	cmp	r3, #39	; 0x27
 8002800:	dc1d      	bgt.n	800283e <HAL_UART_RxCpltCallback+0xb6>
		{
			if (bt_rx_data == '\n' || bt_rx_data == '\r')
 8002802:	4b1e      	ldr	r3, [pc, #120]	; (800287c <HAL_UART_RxCpltCallback+0xf4>)
 8002804:	781b      	ldrb	r3, [r3, #0]
 8002806:	2b0a      	cmp	r3, #10
 8002808:	d003      	beq.n	8002812 <HAL_UART_RxCpltCallback+0x8a>
 800280a:	4b1c      	ldr	r3, [pc, #112]	; (800287c <HAL_UART_RxCpltCallback+0xf4>)
 800280c:	781b      	ldrb	r3, [r3, #0]
 800280e:	2b0d      	cmp	r3, #13
 8002810:	d10b      	bne.n	800282a <HAL_UART_RxCpltCallback+0xa2>
			{
				bt_rx_buff[rx_index] = 0; // '\0'
 8002812:	4b13      	ldr	r3, [pc, #76]	; (8002860 <HAL_UART_RxCpltCallback+0xd8>)
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	4a1a      	ldr	r2, [pc, #104]	; (8002880 <HAL_UART_RxCpltCallback+0xf8>)
 8002818:	2100      	movs	r1, #0
 800281a:	54d1      	strb	r1, [r2, r3]
				bt_newline_detect_flag=1;   // new line  flag set.
 800281c:	4b19      	ldr	r3, [pc, #100]	; (8002884 <HAL_UART_RxCpltCallback+0xfc>)
 800281e:	2201      	movs	r2, #1
 8002820:	601a      	str	r2, [r3, #0]
				bt_rx_index=0;   //  message  rx_index 0 .
 8002822:	4b15      	ldr	r3, [pc, #84]	; (8002878 <HAL_UART_RxCpltCallback+0xf0>)
 8002824:	2200      	movs	r2, #0
 8002826:	601a      	str	r2, [r3, #0]
 8002828:	e00f      	b.n	800284a <HAL_UART_RxCpltCallback+0xc2>
			}
			else
			{
				bt_rx_buff[bt_rx_index++]=bt_rx_data;
 800282a:	4b13      	ldr	r3, [pc, #76]	; (8002878 <HAL_UART_RxCpltCallback+0xf0>)
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	1c5a      	adds	r2, r3, #1
 8002830:	4911      	ldr	r1, [pc, #68]	; (8002878 <HAL_UART_RxCpltCallback+0xf0>)
 8002832:	600a      	str	r2, [r1, #0]
 8002834:	4a11      	ldr	r2, [pc, #68]	; (800287c <HAL_UART_RxCpltCallback+0xf4>)
 8002836:	7811      	ldrb	r1, [r2, #0]
 8002838:	4a11      	ldr	r2, [pc, #68]	; (8002880 <HAL_UART_RxCpltCallback+0xf8>)
 800283a:	54d1      	strb	r1, [r2, r3]
 800283c:	e005      	b.n	800284a <HAL_UART_RxCpltCallback+0xc2>
			}

		}
		else
		{
			bt_rx_index=0;
 800283e:	4b0e      	ldr	r3, [pc, #56]	; (8002878 <HAL_UART_RxCpltCallback+0xf0>)
 8002840:	2200      	movs	r2, #0
 8002842:	601a      	str	r2, [r3, #0]
			printf("BT Message Overflow !!!!\n");
 8002844:	4810      	ldr	r0, [pc, #64]	; (8002888 <HAL_UART_RxCpltCallback+0x100>)
 8002846:	f005 fd3d 	bl	80082c4 <puts>
		}
		// :  HAL_UART_Receive_IT call   INT  .
		HAL_UART_Receive_IT(&huart6, &bt_rx_data, 1);
 800284a:	2201      	movs	r2, #1
 800284c:	490b      	ldr	r1, [pc, #44]	; (800287c <HAL_UART_RxCpltCallback+0xf4>)
 800284e:	4809      	ldr	r0, [pc, #36]	; (8002874 <HAL_UART_RxCpltCallback+0xec>)
 8002850:	f004 f9e1 	bl	8006c16 <HAL_UART_Receive_IT>
	}
}
 8002854:	bf00      	nop
 8002856:	3708      	adds	r7, #8
 8002858:	46bd      	mov	sp, r7
 800285a:	bd80      	pop	{r7, pc}
 800285c:	2000048c 	.word	0x2000048c
 8002860:	20000a64 	.word	0x20000a64
 8002864:	20000a20 	.word	0x20000a20
 8002868:	20000a3c 	.word	0x20000a3c
 800286c:	20000a68 	.word	0x20000a68
 8002870:	08009708 	.word	0x08009708
 8002874:	200004d0 	.word	0x200004d0
 8002878:	20000a94 	.word	0x20000a94
 800287c:	20000a21 	.word	0x20000a21
 8002880:	20000a6c 	.word	0x20000a6c
 8002884:	20000a98 	.word	0x20000a98
 8002888:	08009720 	.word	0x08009720

0800288c <pc_command_processing>:

void pc_command_processing(void)
{
 800288c:	b580      	push	{r7, lr}
 800288e:	af00      	add	r7, sp, #0
	if (newline_detect_flag)   // comport master      (\n )
 8002890:	4b39      	ldr	r3, [pc, #228]	; (8002978 <pc_command_processing+0xec>)
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	2b00      	cmp	r3, #0
 8002896:	d06d      	beq.n	8002974 <pc_command_processing+0xe8>
	{
		newline_detect_flag=0;
 8002898:	4b37      	ldr	r3, [pc, #220]	; (8002978 <pc_command_processing+0xec>)
 800289a:	2200      	movs	r2, #0
 800289c:	601a      	str	r2, [r3, #0]
		printf("%s\n", rx_buff);
 800289e:	4837      	ldr	r0, [pc, #220]	; (800297c <pc_command_processing+0xf0>)
 80028a0:	f005 fd10 	bl	80082c4 <puts>
		if (!strncmp(rx_buff, "led_all_on", strlen("led_all_on")))  // if (strncmp(rx_buff, "ledallon", strlen("ledallon") == 0)
 80028a4:	220a      	movs	r2, #10
 80028a6:	4936      	ldr	r1, [pc, #216]	; (8002980 <pc_command_processing+0xf4>)
 80028a8:	4834      	ldr	r0, [pc, #208]	; (800297c <pc_command_processing+0xf0>)
 80028aa:	f005 fd33 	bl	8008314 <strncmp>
 80028ae:	4603      	mov	r3, r0
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d102      	bne.n	80028ba <pc_command_processing+0x2e>
		{
			led_all_on();
 80028b4:	f7fe fe06 	bl	80014c4 <led_all_on>
			return;
 80028b8:	e05c      	b.n	8002974 <pc_command_processing+0xe8>
		}
		if (!strncmp(rx_buff, "led_all_off", strlen("led_all_off")))  // if (strncmp(rx_buff, "ledallon", strlen("ledallon") == 0)
 80028ba:	220b      	movs	r2, #11
 80028bc:	4931      	ldr	r1, [pc, #196]	; (8002984 <pc_command_processing+0xf8>)
 80028be:	482f      	ldr	r0, [pc, #188]	; (800297c <pc_command_processing+0xf0>)
 80028c0:	f005 fd28 	bl	8008314 <strncmp>
 80028c4:	4603      	mov	r3, r0
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d102      	bne.n	80028d0 <pc_command_processing+0x44>
		{
			led_all_off();
 80028ca:	f7fe fe07 	bl	80014dc <led_all_off>
			return;
 80028ce:	e051      	b.n	8002974 <pc_command_processing+0xe8>
		}
		if (!strncmp(rx_buff, "led_on_down", strlen("led_on_down")))  // if (strncmp(rx_buff, "ledallon", strlen("ledallon") == 0)
 80028d0:	220b      	movs	r2, #11
 80028d2:	492d      	ldr	r1, [pc, #180]	; (8002988 <pc_command_processing+0xfc>)
 80028d4:	4829      	ldr	r0, [pc, #164]	; (800297c <pc_command_processing+0xf0>)
 80028d6:	f005 fd1d 	bl	8008314 <strncmp>
 80028da:	4603      	mov	r3, r0
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d102      	bne.n	80028e6 <pc_command_processing+0x5a>
		{
			led_on_down();
 80028e0:	f7fe fdc0 	bl	8001464 <led_on_down>
			return;
 80028e4:	e046      	b.n	8002974 <pc_command_processing+0xe8>
		}
		if (!strncmp(rx_buff, "led_on_up", strlen("led_on_up")))  // if (strncmp(rx_buff, "ledallon", strlen("ledallon") == 0)
 80028e6:	2209      	movs	r2, #9
 80028e8:	4928      	ldr	r1, [pc, #160]	; (800298c <pc_command_processing+0x100>)
 80028ea:	4824      	ldr	r0, [pc, #144]	; (800297c <pc_command_processing+0xf0>)
 80028ec:	f005 fd12 	bl	8008314 <strncmp>
 80028f0:	4603      	mov	r3, r0
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d102      	bne.n	80028fc <pc_command_processing+0x70>
		{
			led_on_up();
 80028f6:	f7fe fd85 	bl	8001404 <led_on_up>
			return;
 80028fa:	e03b      	b.n	8002974 <pc_command_processing+0xe8>
		}
		if (!strncmp(rx_buff, "flower_on", strlen("flower_on")))  // if (strncmp(rx_buff, "ledallon", strlen("ledallon") == 0)
 80028fc:	2209      	movs	r2, #9
 80028fe:	4924      	ldr	r1, [pc, #144]	; (8002990 <pc_command_processing+0x104>)
 8002900:	481e      	ldr	r0, [pc, #120]	; (800297c <pc_command_processing+0xf0>)
 8002902:	f005 fd07 	bl	8008314 <strncmp>
 8002906:	4603      	mov	r3, r0
 8002908:	2b00      	cmp	r3, #0
 800290a:	d102      	bne.n	8002912 <pc_command_processing+0x86>
		{
			flower_on();
 800290c:	f7fe fcda 	bl	80012c4 <flower_on>
			return;
 8002910:	e030      	b.n	8002974 <pc_command_processing+0xe8>
		}
		if (!strncmp(rx_buff, "flower_off", strlen("flower_off")))  // if (strncmp(rx_buff, "ledallon", strlen("ledallon") == 0)
 8002912:	220a      	movs	r2, #10
 8002914:	491f      	ldr	r1, [pc, #124]	; (8002994 <pc_command_processing+0x108>)
 8002916:	4819      	ldr	r0, [pc, #100]	; (800297c <pc_command_processing+0xf0>)
 8002918:	f005 fcfc 	bl	8008314 <strncmp>
 800291c:	4603      	mov	r3, r0
 800291e:	2b00      	cmp	r3, #0
 8002920:	d102      	bne.n	8002928 <pc_command_processing+0x9c>
		{
			flower_off();
 8002922:	f7fe fcff 	bl	8001324 <flower_off>
			return;
 8002926:	e025      	b.n	8002974 <pc_command_processing+0xe8>
		}
		if (!strncmp(rx_buff, "led_keepon_up", strlen("led_keepon_up")))  // if (strncmp(rx_buff, "ledallon", strlen("ledallon") == 0)
 8002928:	220d      	movs	r2, #13
 800292a:	491b      	ldr	r1, [pc, #108]	; (8002998 <pc_command_processing+0x10c>)
 800292c:	4813      	ldr	r0, [pc, #76]	; (800297c <pc_command_processing+0xf0>)
 800292e:	f005 fcf1 	bl	8008314 <strncmp>
 8002932:	4603      	mov	r3, r0
 8002934:	2b00      	cmp	r3, #0
 8002936:	d102      	bne.n	800293e <pc_command_processing+0xb2>
		{
			led_keepon_up();
 8002938:	f7fe fd24 	bl	8001384 <led_keepon_up>
			return;
 800293c:	e01a      	b.n	8002974 <pc_command_processing+0xe8>
		}
		if (!strncmp(rx_buff, "led_keepon_down", strlen("led_keepon_down")))  // if (strncmp(rx_buff, "ledallon", strlen("ledallon") == 0)
 800293e:	220f      	movs	r2, #15
 8002940:	4916      	ldr	r1, [pc, #88]	; (800299c <pc_command_processing+0x110>)
 8002942:	480e      	ldr	r0, [pc, #56]	; (800297c <pc_command_processing+0xf0>)
 8002944:	f005 fce6 	bl	8008314 <strncmp>
 8002948:	4603      	mov	r3, r0
 800294a:	2b00      	cmp	r3, #0
 800294c:	d102      	bne.n	8002954 <pc_command_processing+0xc8>
		{
			led_keepon_down();
 800294e:	f7fe fd39 	bl	80013c4 <led_keepon_down>
			return;
 8002952:	e00f      	b.n	8002974 <pc_command_processing+0xe8>
		}
		//dht11time150
		if (!strncmp(rx_buff, "dht11time", strlen("dht11time")))  // if (strncmp(rx_buff, "ledallon", strlen("ledallon") == 0)
 8002954:	2209      	movs	r2, #9
 8002956:	4912      	ldr	r1, [pc, #72]	; (80029a0 <pc_command_processing+0x114>)
 8002958:	4808      	ldr	r0, [pc, #32]	; (800297c <pc_command_processing+0xf0>)
 800295a:	f005 fcdb 	bl	8008314 <strncmp>
 800295e:	4603      	mov	r3, r0
 8002960:	2b00      	cmp	r3, #0
 8002962:	d107      	bne.n	8002974 <pc_command_processing+0xe8>
		{
			dht11time = atoi(rx_buff+9);
 8002964:	4b0f      	ldr	r3, [pc, #60]	; (80029a4 <pc_command_processing+0x118>)
 8002966:	4618      	mov	r0, r3
 8002968:	f005 fbf0 	bl	800814c <atoi>
 800296c:	4603      	mov	r3, r0
 800296e:	4a0e      	ldr	r2, [pc, #56]	; (80029a8 <pc_command_processing+0x11c>)
 8002970:	6013      	str	r3, [r2, #0]
			return;
 8002972:	bf00      	nop
		}

	}
}
 8002974:	bd80      	pop	{r7, pc}
 8002976:	bf00      	nop
 8002978:	20000a68 	.word	0x20000a68
 800297c:	20000a3c 	.word	0x20000a3c
 8002980:	0800973c 	.word	0x0800973c
 8002984:	08009748 	.word	0x08009748
 8002988:	08009754 	.word	0x08009754
 800298c:	08009760 	.word	0x08009760
 8002990:	0800976c 	.word	0x0800976c
 8002994:	08009778 	.word	0x08009778
 8002998:	08009784 	.word	0x08009784
 800299c:	08009794 	.word	0x08009794
 80029a0:	080097a4 	.word	0x080097a4
 80029a4:	20000a45 	.word	0x20000a45
 80029a8:	20000000 	.word	0x20000000

080029ac <bt_command_processing>:

void bt_command_processing(void)
{
 80029ac:	b580      	push	{r7, lr}
 80029ae:	af00      	add	r7, sp, #0
	if (bt_newline_detect_flag)   // comport master      (\n )
 80029b0:	4b31      	ldr	r3, [pc, #196]	; (8002a78 <bt_command_processing+0xcc>)
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d05d      	beq.n	8002a74 <bt_command_processing+0xc8>
	{
		bt_newline_detect_flag=0;
 80029b8:	4b2f      	ldr	r3, [pc, #188]	; (8002a78 <bt_command_processing+0xcc>)
 80029ba:	2200      	movs	r2, #0
 80029bc:	601a      	str	r2, [r3, #0]
		printf("%s\n", bt_rx_buff);
 80029be:	482f      	ldr	r0, [pc, #188]	; (8002a7c <bt_command_processing+0xd0>)
 80029c0:	f005 fc80 	bl	80082c4 <puts>
		if (!strncmp(bt_rx_buff, "led_all_on", strlen("led_all_on")))  // if (strncmp(rx_buff, "ledallon", strlen("ledallon") == 0)
 80029c4:	220a      	movs	r2, #10
 80029c6:	492e      	ldr	r1, [pc, #184]	; (8002a80 <bt_command_processing+0xd4>)
 80029c8:	482c      	ldr	r0, [pc, #176]	; (8002a7c <bt_command_processing+0xd0>)
 80029ca:	f005 fca3 	bl	8008314 <strncmp>
 80029ce:	4603      	mov	r3, r0
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d102      	bne.n	80029da <bt_command_processing+0x2e>
		{
			led_all_on();
 80029d4:	f7fe fd76 	bl	80014c4 <led_all_on>
			return;
 80029d8:	e04c      	b.n	8002a74 <bt_command_processing+0xc8>
		}
		if (!strncmp(bt_rx_buff, "led_all_off", strlen("led_all_off")))  // if (strncmp(rx_buff, "ledallon", strlen("ledallon") == 0)
 80029da:	220b      	movs	r2, #11
 80029dc:	4929      	ldr	r1, [pc, #164]	; (8002a84 <bt_command_processing+0xd8>)
 80029de:	4827      	ldr	r0, [pc, #156]	; (8002a7c <bt_command_processing+0xd0>)
 80029e0:	f005 fc98 	bl	8008314 <strncmp>
 80029e4:	4603      	mov	r3, r0
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d102      	bne.n	80029f0 <bt_command_processing+0x44>
		{
			led_all_off();
 80029ea:	f7fe fd77 	bl	80014dc <led_all_off>
			return;
 80029ee:	e041      	b.n	8002a74 <bt_command_processing+0xc8>
		}
		if (!strncmp(bt_rx_buff, "led_on_down", strlen("led_on_down")))  // if (strncmp(rx_buff, "ledallon", strlen("ledallon") == 0)
 80029f0:	220b      	movs	r2, #11
 80029f2:	4925      	ldr	r1, [pc, #148]	; (8002a88 <bt_command_processing+0xdc>)
 80029f4:	4821      	ldr	r0, [pc, #132]	; (8002a7c <bt_command_processing+0xd0>)
 80029f6:	f005 fc8d 	bl	8008314 <strncmp>
 80029fa:	4603      	mov	r3, r0
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d102      	bne.n	8002a06 <bt_command_processing+0x5a>
		{
			led_on_down();
 8002a00:	f7fe fd30 	bl	8001464 <led_on_down>
			return;
 8002a04:	e036      	b.n	8002a74 <bt_command_processing+0xc8>
		}
		if (!strncmp(bt_rx_buff, "led_on_up", strlen("led_on_up")))  // if (strncmp(rx_buff, "ledallon", strlen("ledallon") == 0)
 8002a06:	2209      	movs	r2, #9
 8002a08:	4920      	ldr	r1, [pc, #128]	; (8002a8c <bt_command_processing+0xe0>)
 8002a0a:	481c      	ldr	r0, [pc, #112]	; (8002a7c <bt_command_processing+0xd0>)
 8002a0c:	f005 fc82 	bl	8008314 <strncmp>
 8002a10:	4603      	mov	r3, r0
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d102      	bne.n	8002a1c <bt_command_processing+0x70>
		{
			led_on_up();
 8002a16:	f7fe fcf5 	bl	8001404 <led_on_up>
			return;
 8002a1a:	e02b      	b.n	8002a74 <bt_command_processing+0xc8>
		}
		if (!strncmp(bt_rx_buff, "flower_on", strlen("flower_on")))  // if (strncmp(rx_buff, "ledallon", strlen("ledallon") == 0)
 8002a1c:	2209      	movs	r2, #9
 8002a1e:	491c      	ldr	r1, [pc, #112]	; (8002a90 <bt_command_processing+0xe4>)
 8002a20:	4816      	ldr	r0, [pc, #88]	; (8002a7c <bt_command_processing+0xd0>)
 8002a22:	f005 fc77 	bl	8008314 <strncmp>
 8002a26:	4603      	mov	r3, r0
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d102      	bne.n	8002a32 <bt_command_processing+0x86>
		{
			flower_on();
 8002a2c:	f7fe fc4a 	bl	80012c4 <flower_on>
			return;
 8002a30:	e020      	b.n	8002a74 <bt_command_processing+0xc8>
		}
		if (!strncmp(bt_rx_buff, "flower_off", strlen("flower_off")))  // if (strncmp(rx_buff, "ledallon", strlen("ledallon") == 0)
 8002a32:	220a      	movs	r2, #10
 8002a34:	4917      	ldr	r1, [pc, #92]	; (8002a94 <bt_command_processing+0xe8>)
 8002a36:	4811      	ldr	r0, [pc, #68]	; (8002a7c <bt_command_processing+0xd0>)
 8002a38:	f005 fc6c 	bl	8008314 <strncmp>
 8002a3c:	4603      	mov	r3, r0
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d102      	bne.n	8002a48 <bt_command_processing+0x9c>
		{
			flower_off();
 8002a42:	f7fe fc6f 	bl	8001324 <flower_off>
			return;
 8002a46:	e015      	b.n	8002a74 <bt_command_processing+0xc8>
		}
		if (!strncmp(bt_rx_buff, "led_keepon_up", strlen("led_keepon_up")))  // if (strncmp(rx_buff, "ledallon", strlen("ledallon") == 0)
 8002a48:	220d      	movs	r2, #13
 8002a4a:	4913      	ldr	r1, [pc, #76]	; (8002a98 <bt_command_processing+0xec>)
 8002a4c:	480b      	ldr	r0, [pc, #44]	; (8002a7c <bt_command_processing+0xd0>)
 8002a4e:	f005 fc61 	bl	8008314 <strncmp>
 8002a52:	4603      	mov	r3, r0
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d102      	bne.n	8002a5e <bt_command_processing+0xb2>
		{
			led_keepon_up();
 8002a58:	f7fe fc94 	bl	8001384 <led_keepon_up>
			return;
 8002a5c:	e00a      	b.n	8002a74 <bt_command_processing+0xc8>
		}
		if (!strncmp(bt_rx_buff, "led_keepon_down", strlen("led_keepon_down")))  // if (strncmp(rx_buff, "ledallon", strlen("ledallon") == 0)
 8002a5e:	220f      	movs	r2, #15
 8002a60:	490e      	ldr	r1, [pc, #56]	; (8002a9c <bt_command_processing+0xf0>)
 8002a62:	4806      	ldr	r0, [pc, #24]	; (8002a7c <bt_command_processing+0xd0>)
 8002a64:	f005 fc56 	bl	8008314 <strncmp>
 8002a68:	4603      	mov	r3, r0
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d102      	bne.n	8002a74 <bt_command_processing+0xc8>
		{
			led_keepon_down();
 8002a6e:	f7fe fca9 	bl	80013c4 <led_keepon_down>
			return;
 8002a72:	bf00      	nop
		}
	}
}
 8002a74:	bd80      	pop	{r7, pc}
 8002a76:	bf00      	nop
 8002a78:	20000a98 	.word	0x20000a98
 8002a7c:	20000a6c 	.word	0x20000a6c
 8002a80:	0800973c 	.word	0x0800973c
 8002a84:	08009748 	.word	0x08009748
 8002a88:	08009754 	.word	0x08009754
 8002a8c:	08009760 	.word	0x08009760
 8002a90:	0800976c 	.word	0x0800976c
 8002a94:	08009778 	.word	0x08009778
 8002a98:	08009784 	.word	0x08009784
 8002a9c:	08009794 	.word	0x08009794

08002aa0 <HAL_TIM_IC_CaptureCallback>:
// 1. Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_tim.c 
//  HAL_TIM_IC_CaptureCallback     .
// 2.   ECHO       .
volatile uint8_t  is_first_capture=0;  // 0: 1:
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	b082      	sub	sp, #8
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM3)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	4a13      	ldr	r2, [pc, #76]	; (8002afc <HAL_TIM_IC_CaptureCallback+0x5c>)
 8002aae:	4293      	cmp	r3, r2
 8002ab0:	d11f      	bne.n	8002af2 <HAL_TIM_IC_CaptureCallback+0x52>
	{
		if (is_first_capture == 0)   // 
 8002ab2:	4b13      	ldr	r3, [pc, #76]	; (8002b00 <HAL_TIM_IC_CaptureCallback+0x60>)
 8002ab4:	781b      	ldrb	r3, [r3, #0]
 8002ab6:	b2db      	uxtb	r3, r3
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d107      	bne.n	8002acc <HAL_TIM_IC_CaptureCallback+0x2c>
		{
			__HAL_TIM_SET_COUNTER(htim,0);   // clear H/W counter
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	2200      	movs	r2, #0
 8002ac2:	625a      	str	r2, [r3, #36]	; 0x24
			is_first_capture=1;  //   flag indicator set
 8002ac4:	4b0e      	ldr	r3, [pc, #56]	; (8002b00 <HAL_TIM_IC_CaptureCallback+0x60>)
 8002ac6:	2201      	movs	r2, #1
 8002ac8:	701a      	strb	r2, [r3, #0]
			is_first_capture=0;  //  echo  count   
			distance=HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);  //  count   .
			ic_cpt_finish_flag=1;   //   
		}
	}
}
 8002aca:	e012      	b.n	8002af2 <HAL_TIM_IC_CaptureCallback+0x52>
		else if (is_first_capture == 1)   //   
 8002acc:	4b0c      	ldr	r3, [pc, #48]	; (8002b00 <HAL_TIM_IC_CaptureCallback+0x60>)
 8002ace:	781b      	ldrb	r3, [r3, #0]
 8002ad0:	b2db      	uxtb	r3, r3
 8002ad2:	2b01      	cmp	r3, #1
 8002ad4:	d10d      	bne.n	8002af2 <HAL_TIM_IC_CaptureCallback+0x52>
			is_first_capture=0;  //  echo  count   
 8002ad6:	4b0a      	ldr	r3, [pc, #40]	; (8002b00 <HAL_TIM_IC_CaptureCallback+0x60>)
 8002ad8:	2200      	movs	r2, #0
 8002ada:	701a      	strb	r2, [r3, #0]
			distance=HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);  //  count   .
 8002adc:	2100      	movs	r1, #0
 8002ade:	6878      	ldr	r0, [r7, #4]
 8002ae0:	f003 fa8e 	bl	8006000 <HAL_TIM_ReadCapturedValue>
 8002ae4:	4603      	mov	r3, r0
 8002ae6:	461a      	mov	r2, r3
 8002ae8:	4b06      	ldr	r3, [pc, #24]	; (8002b04 <HAL_TIM_IC_CaptureCallback+0x64>)
 8002aea:	601a      	str	r2, [r3, #0]
			ic_cpt_finish_flag=1;   //   
 8002aec:	4b06      	ldr	r3, [pc, #24]	; (8002b08 <HAL_TIM_IC_CaptureCallback+0x68>)
 8002aee:	2201      	movs	r2, #1
 8002af0:	601a      	str	r2, [r3, #0]
}
 8002af2:	bf00      	nop
 8002af4:	3708      	adds	r7, #8
 8002af6:	46bd      	mov	sp, r7
 8002af8:	bd80      	pop	{r7, pc}
 8002afa:	bf00      	nop
 8002afc:	40000400 	.word	0x40000400
 8002b00:	20000aa4 	.word	0x20000aa4
 8002b04:	20000a9c 	.word	0x20000a9c
 8002b08:	20000aa0 	.word	0x20000aa0
 8002b0c:	00000000 	.word	0x00000000

08002b10 <ultrasonic_processing>:

void ultrasonic_processing(void)
{
 8002b10:	b580      	push	{r7, lr}
 8002b12:	b086      	sub	sp, #24
 8002b14:	af00      	add	r7, sp, #0
	int dis; //       
	char lcd_buff[20];

	if (TIM10_10ms_ultrasonic >= 100)   // 1
 8002b16:	4b24      	ldr	r3, [pc, #144]	; (8002ba8 <ultrasonic_processing+0x98>)
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	2b63      	cmp	r3, #99	; 0x63
 8002b1c:	dd3a      	ble.n	8002b94 <ultrasonic_processing+0x84>
	{
		TIM10_10ms_ultrasonic=0;
 8002b1e:	4b22      	ldr	r3, [pc, #136]	; (8002ba8 <ultrasonic_processing+0x98>)
 8002b20:	2200      	movs	r2, #0
 8002b22:	601a      	str	r2, [r3, #0]
		make_trigger();
 8002b24:	f000 f84a 	bl	8002bbc <make_trigger>
		if (ic_cpt_finish_flag)  //      if (ic_cpt_finish_flag >= 1)
 8002b28:	4b20      	ldr	r3, [pc, #128]	; (8002bac <ultrasonic_processing+0x9c>)
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d031      	beq.n	8002b94 <ultrasonic_processing+0x84>
		{
			ic_cpt_finish_flag=0;
 8002b30:	4b1e      	ldr	r3, [pc, #120]	; (8002bac <ultrasonic_processing+0x9c>)
 8002b32:	2200      	movs	r2, #0
 8002b34:	601a      	str	r2, [r3, #0]
			dis = distance;
 8002b36:	4b1e      	ldr	r3, [pc, #120]	; (8002bb0 <ultrasonic_processing+0xa0>)
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	617b      	str	r3, [r7, #20]
			dis = dis * 0.034 / 2;  // 1us 0.034cm 
 8002b3c:	6978      	ldr	r0, [r7, #20]
 8002b3e:	f7fd fcf9 	bl	8000534 <__aeabi_i2d>
 8002b42:	a317      	add	r3, pc, #92	; (adr r3, 8002ba0 <ultrasonic_processing+0x90>)
 8002b44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b48:	f7fd fd5e 	bl	8000608 <__aeabi_dmul>
 8002b4c:	4602      	mov	r2, r0
 8002b4e:	460b      	mov	r3, r1
 8002b50:	4610      	mov	r0, r2
 8002b52:	4619      	mov	r1, r3
 8002b54:	f04f 0200 	mov.w	r2, #0
 8002b58:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002b5c:	f7fd fe7e 	bl	800085c <__aeabi_ddiv>
 8002b60:	4602      	mov	r2, r0
 8002b62:	460b      	mov	r3, r1
 8002b64:	4610      	mov	r0, r2
 8002b66:	4619      	mov	r1, r3
 8002b68:	f7fd ff60 	bl	8000a2c <__aeabi_d2iz>
 8002b6c:	4603      	mov	r3, r0
 8002b6e:	617b      	str	r3, [r7, #20]
			//      /2  .
			printf("dis: %dcm\n", dis);
 8002b70:	6979      	ldr	r1, [r7, #20]
 8002b72:	4810      	ldr	r0, [pc, #64]	; (8002bb4 <ultrasonic_processing+0xa4>)
 8002b74:	f005 fb20 	bl	80081b8 <iprintf>
			sprintf(lcd_buff,"dis: %dcm", dis);
 8002b78:	463b      	mov	r3, r7
 8002b7a:	697a      	ldr	r2, [r7, #20]
 8002b7c:	490e      	ldr	r1, [pc, #56]	; (8002bb8 <ultrasonic_processing+0xa8>)
 8002b7e:	4618      	mov	r0, r3
 8002b80:	f005 fba8 	bl	80082d4 <siprintf>
			move_cursor(1,0);
 8002b84:	2100      	movs	r1, #0
 8002b86:	2001      	movs	r0, #1
 8002b88:	f7fe fb84 	bl	8001294 <move_cursor>
			lcd_string(lcd_buff);
 8002b8c:	463b      	mov	r3, r7
 8002b8e:	4618      	mov	r0, r3
 8002b90:	f7fe fb6b 	bl	800126a <lcd_string>
		}
	}
}
 8002b94:	bf00      	nop
 8002b96:	3718      	adds	r7, #24
 8002b98:	46bd      	mov	sp, r7
 8002b9a:	bd80      	pop	{r7, pc}
 8002b9c:	f3af 8000 	nop.w
 8002ba0:	b020c49c 	.word	0xb020c49c
 8002ba4:	3fa16872 	.word	0x3fa16872
 8002ba8:	20000a28 	.word	0x20000a28
 8002bac:	20000aa0 	.word	0x20000aa0
 8002bb0:	20000a9c 	.word	0x20000a9c
 8002bb4:	080097b0 	.word	0x080097b0
 8002bb8:	080097bc 	.word	0x080097bc

08002bbc <make_trigger>:

void make_trigger()
{
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(ULTRASONIC_TRIGGER_GPIO_Port, ULTRASONIC_TRIGGER_Pin, 0);
 8002bc0:	2200      	movs	r2, #0
 8002bc2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002bc6:	480b      	ldr	r0, [pc, #44]	; (8002bf4 <make_trigger+0x38>)
 8002bc8:	f000 ff66 	bl	8003a98 <HAL_GPIO_WritePin>
	delay_us(2);
 8002bcc:	2002      	movs	r0, #2
 8002bce:	f7fe fcd1 	bl	8001574 <delay_us>
	HAL_GPIO_WritePin(ULTRASONIC_TRIGGER_GPIO_Port, ULTRASONIC_TRIGGER_Pin, 1);
 8002bd2:	2201      	movs	r2, #1
 8002bd4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002bd8:	4806      	ldr	r0, [pc, #24]	; (8002bf4 <make_trigger+0x38>)
 8002bda:	f000 ff5d 	bl	8003a98 <HAL_GPIO_WritePin>
	delay_us(10);
 8002bde:	200a      	movs	r0, #10
 8002be0:	f7fe fcc8 	bl	8001574 <delay_us>
	HAL_GPIO_WritePin(ULTRASONIC_TRIGGER_GPIO_Port, ULTRASONIC_TRIGGER_Pin, 0);
 8002be4:	2200      	movs	r2, #0
 8002be6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002bea:	4802      	ldr	r0, [pc, #8]	; (8002bf4 <make_trigger+0x38>)
 8002bec:	f000 ff54 	bl	8003a98 <HAL_GPIO_WritePin>
}
 8002bf0:	bf00      	nop
 8002bf2:	bd80      	pop	{r7, pc}
 8002bf4:	40021400 	.word	0x40021400

08002bf8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8002bf8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002c30 <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002bfc:	480d      	ldr	r0, [pc, #52]	; (8002c34 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002bfe:	490e      	ldr	r1, [pc, #56]	; (8002c38 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002c00:	4a0e      	ldr	r2, [pc, #56]	; (8002c3c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002c02:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002c04:	e002      	b.n	8002c0c <LoopCopyDataInit>

08002c06 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002c06:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002c08:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002c0a:	3304      	adds	r3, #4

08002c0c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002c0c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002c0e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002c10:	d3f9      	bcc.n	8002c06 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002c12:	4a0b      	ldr	r2, [pc, #44]	; (8002c40 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002c14:	4c0b      	ldr	r4, [pc, #44]	; (8002c44 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002c16:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002c18:	e001      	b.n	8002c1e <LoopFillZerobss>

08002c1a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002c1a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002c1c:	3204      	adds	r2, #4

08002c1e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002c1e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002c20:	d3fb      	bcc.n	8002c1a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002c22:	f7ff fd9f 	bl	8002764 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002c26:	f005 fa9b 	bl	8008160 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002c2a:	f7fe fcbb 	bl	80015a4 <main>
  bx  lr    
 8002c2e:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8002c30:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8002c34:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002c38:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8002c3c:	0800998c 	.word	0x0800998c
  ldr r2, =_sbss
 8002c40:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8002c44:	20000abc 	.word	0x20000abc

08002c48 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002c48:	e7fe      	b.n	8002c48 <ADC_IRQHandler>
	...

08002c4c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002c4c:	b580      	push	{r7, lr}
 8002c4e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002c50:	4b0e      	ldr	r3, [pc, #56]	; (8002c8c <HAL_Init+0x40>)
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	4a0d      	ldr	r2, [pc, #52]	; (8002c8c <HAL_Init+0x40>)
 8002c56:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002c5a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002c5c:	4b0b      	ldr	r3, [pc, #44]	; (8002c8c <HAL_Init+0x40>)
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	4a0a      	ldr	r2, [pc, #40]	; (8002c8c <HAL_Init+0x40>)
 8002c62:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002c66:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002c68:	4b08      	ldr	r3, [pc, #32]	; (8002c8c <HAL_Init+0x40>)
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	4a07      	ldr	r2, [pc, #28]	; (8002c8c <HAL_Init+0x40>)
 8002c6e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c72:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002c74:	2003      	movs	r0, #3
 8002c76:	f000 f94f 	bl	8002f18 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002c7a:	2000      	movs	r0, #0
 8002c7c:	f000 f808 	bl	8002c90 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002c80:	f7ff f902 	bl	8001e88 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002c84:	2300      	movs	r3, #0
}
 8002c86:	4618      	mov	r0, r3
 8002c88:	bd80      	pop	{r7, pc}
 8002c8a:	bf00      	nop
 8002c8c:	40023c00 	.word	0x40023c00

08002c90 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	b082      	sub	sp, #8
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002c98:	4b12      	ldr	r3, [pc, #72]	; (8002ce4 <HAL_InitTick+0x54>)
 8002c9a:	681a      	ldr	r2, [r3, #0]
 8002c9c:	4b12      	ldr	r3, [pc, #72]	; (8002ce8 <HAL_InitTick+0x58>)
 8002c9e:	781b      	ldrb	r3, [r3, #0]
 8002ca0:	4619      	mov	r1, r3
 8002ca2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002ca6:	fbb3 f3f1 	udiv	r3, r3, r1
 8002caa:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cae:	4618      	mov	r0, r3
 8002cb0:	f000 f967 	bl	8002f82 <HAL_SYSTICK_Config>
 8002cb4:	4603      	mov	r3, r0
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d001      	beq.n	8002cbe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002cba:	2301      	movs	r3, #1
 8002cbc:	e00e      	b.n	8002cdc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	2b0f      	cmp	r3, #15
 8002cc2:	d80a      	bhi.n	8002cda <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002cc4:	2200      	movs	r2, #0
 8002cc6:	6879      	ldr	r1, [r7, #4]
 8002cc8:	f04f 30ff 	mov.w	r0, #4294967295
 8002ccc:	f000 f92f 	bl	8002f2e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002cd0:	4a06      	ldr	r2, [pc, #24]	; (8002cec <HAL_InitTick+0x5c>)
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002cd6:	2300      	movs	r3, #0
 8002cd8:	e000      	b.n	8002cdc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002cda:	2301      	movs	r3, #1
}
 8002cdc:	4618      	mov	r0, r3
 8002cde:	3708      	adds	r7, #8
 8002ce0:	46bd      	mov	sp, r7
 8002ce2:	bd80      	pop	{r7, pc}
 8002ce4:	20000008 	.word	0x20000008
 8002ce8:	20000010 	.word	0x20000010
 8002cec:	2000000c 	.word	0x2000000c

08002cf0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002cf0:	b480      	push	{r7}
 8002cf2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002cf4:	4b06      	ldr	r3, [pc, #24]	; (8002d10 <HAL_IncTick+0x20>)
 8002cf6:	781b      	ldrb	r3, [r3, #0]
 8002cf8:	461a      	mov	r2, r3
 8002cfa:	4b06      	ldr	r3, [pc, #24]	; (8002d14 <HAL_IncTick+0x24>)
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	4413      	add	r3, r2
 8002d00:	4a04      	ldr	r2, [pc, #16]	; (8002d14 <HAL_IncTick+0x24>)
 8002d02:	6013      	str	r3, [r2, #0]
}
 8002d04:	bf00      	nop
 8002d06:	46bd      	mov	sp, r7
 8002d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d0c:	4770      	bx	lr
 8002d0e:	bf00      	nop
 8002d10:	20000010 	.word	0x20000010
 8002d14:	20000aa8 	.word	0x20000aa8

08002d18 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002d18:	b480      	push	{r7}
 8002d1a:	af00      	add	r7, sp, #0
  return uwTick;
 8002d1c:	4b03      	ldr	r3, [pc, #12]	; (8002d2c <HAL_GetTick+0x14>)
 8002d1e:	681b      	ldr	r3, [r3, #0]
}
 8002d20:	4618      	mov	r0, r3
 8002d22:	46bd      	mov	sp, r7
 8002d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d28:	4770      	bx	lr
 8002d2a:	bf00      	nop
 8002d2c:	20000aa8 	.word	0x20000aa8

08002d30 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002d30:	b580      	push	{r7, lr}
 8002d32:	b084      	sub	sp, #16
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002d38:	f7ff ffee 	bl	8002d18 <HAL_GetTick>
 8002d3c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d48:	d005      	beq.n	8002d56 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002d4a:	4b0a      	ldr	r3, [pc, #40]	; (8002d74 <HAL_Delay+0x44>)
 8002d4c:	781b      	ldrb	r3, [r3, #0]
 8002d4e:	461a      	mov	r2, r3
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	4413      	add	r3, r2
 8002d54:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002d56:	bf00      	nop
 8002d58:	f7ff ffde 	bl	8002d18 <HAL_GetTick>
 8002d5c:	4602      	mov	r2, r0
 8002d5e:	68bb      	ldr	r3, [r7, #8]
 8002d60:	1ad3      	subs	r3, r2, r3
 8002d62:	68fa      	ldr	r2, [r7, #12]
 8002d64:	429a      	cmp	r2, r3
 8002d66:	d8f7      	bhi.n	8002d58 <HAL_Delay+0x28>
  {
  }
}
 8002d68:	bf00      	nop
 8002d6a:	bf00      	nop
 8002d6c:	3710      	adds	r7, #16
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	bd80      	pop	{r7, pc}
 8002d72:	bf00      	nop
 8002d74:	20000010 	.word	0x20000010

08002d78 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d78:	b480      	push	{r7}
 8002d7a:	b085      	sub	sp, #20
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	f003 0307 	and.w	r3, r3, #7
 8002d86:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002d88:	4b0c      	ldr	r3, [pc, #48]	; (8002dbc <__NVIC_SetPriorityGrouping+0x44>)
 8002d8a:	68db      	ldr	r3, [r3, #12]
 8002d8c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002d8e:	68ba      	ldr	r2, [r7, #8]
 8002d90:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002d94:	4013      	ands	r3, r2
 8002d96:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002d9c:	68bb      	ldr	r3, [r7, #8]
 8002d9e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002da0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002da4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002da8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002daa:	4a04      	ldr	r2, [pc, #16]	; (8002dbc <__NVIC_SetPriorityGrouping+0x44>)
 8002dac:	68bb      	ldr	r3, [r7, #8]
 8002dae:	60d3      	str	r3, [r2, #12]
}
 8002db0:	bf00      	nop
 8002db2:	3714      	adds	r7, #20
 8002db4:	46bd      	mov	sp, r7
 8002db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dba:	4770      	bx	lr
 8002dbc:	e000ed00 	.word	0xe000ed00

08002dc0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002dc0:	b480      	push	{r7}
 8002dc2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002dc4:	4b04      	ldr	r3, [pc, #16]	; (8002dd8 <__NVIC_GetPriorityGrouping+0x18>)
 8002dc6:	68db      	ldr	r3, [r3, #12]
 8002dc8:	0a1b      	lsrs	r3, r3, #8
 8002dca:	f003 0307 	and.w	r3, r3, #7
}
 8002dce:	4618      	mov	r0, r3
 8002dd0:	46bd      	mov	sp, r7
 8002dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd6:	4770      	bx	lr
 8002dd8:	e000ed00 	.word	0xe000ed00

08002ddc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ddc:	b480      	push	{r7}
 8002dde:	b083      	sub	sp, #12
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	4603      	mov	r3, r0
 8002de4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002de6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	db0b      	blt.n	8002e06 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002dee:	79fb      	ldrb	r3, [r7, #7]
 8002df0:	f003 021f 	and.w	r2, r3, #31
 8002df4:	4907      	ldr	r1, [pc, #28]	; (8002e14 <__NVIC_EnableIRQ+0x38>)
 8002df6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dfa:	095b      	lsrs	r3, r3, #5
 8002dfc:	2001      	movs	r0, #1
 8002dfe:	fa00 f202 	lsl.w	r2, r0, r2
 8002e02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002e06:	bf00      	nop
 8002e08:	370c      	adds	r7, #12
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e10:	4770      	bx	lr
 8002e12:	bf00      	nop
 8002e14:	e000e100 	.word	0xe000e100

08002e18 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002e18:	b480      	push	{r7}
 8002e1a:	b083      	sub	sp, #12
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	4603      	mov	r3, r0
 8002e20:	6039      	str	r1, [r7, #0]
 8002e22:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e24:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	db0a      	blt.n	8002e42 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e2c:	683b      	ldr	r3, [r7, #0]
 8002e2e:	b2da      	uxtb	r2, r3
 8002e30:	490c      	ldr	r1, [pc, #48]	; (8002e64 <__NVIC_SetPriority+0x4c>)
 8002e32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e36:	0112      	lsls	r2, r2, #4
 8002e38:	b2d2      	uxtb	r2, r2
 8002e3a:	440b      	add	r3, r1
 8002e3c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002e40:	e00a      	b.n	8002e58 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e42:	683b      	ldr	r3, [r7, #0]
 8002e44:	b2da      	uxtb	r2, r3
 8002e46:	4908      	ldr	r1, [pc, #32]	; (8002e68 <__NVIC_SetPriority+0x50>)
 8002e48:	79fb      	ldrb	r3, [r7, #7]
 8002e4a:	f003 030f 	and.w	r3, r3, #15
 8002e4e:	3b04      	subs	r3, #4
 8002e50:	0112      	lsls	r2, r2, #4
 8002e52:	b2d2      	uxtb	r2, r2
 8002e54:	440b      	add	r3, r1
 8002e56:	761a      	strb	r2, [r3, #24]
}
 8002e58:	bf00      	nop
 8002e5a:	370c      	adds	r7, #12
 8002e5c:	46bd      	mov	sp, r7
 8002e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e62:	4770      	bx	lr
 8002e64:	e000e100 	.word	0xe000e100
 8002e68:	e000ed00 	.word	0xe000ed00

08002e6c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002e6c:	b480      	push	{r7}
 8002e6e:	b089      	sub	sp, #36	; 0x24
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	60f8      	str	r0, [r7, #12]
 8002e74:	60b9      	str	r1, [r7, #8]
 8002e76:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	f003 0307 	and.w	r3, r3, #7
 8002e7e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002e80:	69fb      	ldr	r3, [r7, #28]
 8002e82:	f1c3 0307 	rsb	r3, r3, #7
 8002e86:	2b04      	cmp	r3, #4
 8002e88:	bf28      	it	cs
 8002e8a:	2304      	movcs	r3, #4
 8002e8c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002e8e:	69fb      	ldr	r3, [r7, #28]
 8002e90:	3304      	adds	r3, #4
 8002e92:	2b06      	cmp	r3, #6
 8002e94:	d902      	bls.n	8002e9c <NVIC_EncodePriority+0x30>
 8002e96:	69fb      	ldr	r3, [r7, #28]
 8002e98:	3b03      	subs	r3, #3
 8002e9a:	e000      	b.n	8002e9e <NVIC_EncodePriority+0x32>
 8002e9c:	2300      	movs	r3, #0
 8002e9e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ea0:	f04f 32ff 	mov.w	r2, #4294967295
 8002ea4:	69bb      	ldr	r3, [r7, #24]
 8002ea6:	fa02 f303 	lsl.w	r3, r2, r3
 8002eaa:	43da      	mvns	r2, r3
 8002eac:	68bb      	ldr	r3, [r7, #8]
 8002eae:	401a      	ands	r2, r3
 8002eb0:	697b      	ldr	r3, [r7, #20]
 8002eb2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002eb4:	f04f 31ff 	mov.w	r1, #4294967295
 8002eb8:	697b      	ldr	r3, [r7, #20]
 8002eba:	fa01 f303 	lsl.w	r3, r1, r3
 8002ebe:	43d9      	mvns	r1, r3
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ec4:	4313      	orrs	r3, r2
         );
}
 8002ec6:	4618      	mov	r0, r3
 8002ec8:	3724      	adds	r7, #36	; 0x24
 8002eca:	46bd      	mov	sp, r7
 8002ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed0:	4770      	bx	lr
	...

08002ed4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002ed4:	b580      	push	{r7, lr}
 8002ed6:	b082      	sub	sp, #8
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	3b01      	subs	r3, #1
 8002ee0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002ee4:	d301      	bcc.n	8002eea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002ee6:	2301      	movs	r3, #1
 8002ee8:	e00f      	b.n	8002f0a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002eea:	4a0a      	ldr	r2, [pc, #40]	; (8002f14 <SysTick_Config+0x40>)
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	3b01      	subs	r3, #1
 8002ef0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002ef2:	210f      	movs	r1, #15
 8002ef4:	f04f 30ff 	mov.w	r0, #4294967295
 8002ef8:	f7ff ff8e 	bl	8002e18 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002efc:	4b05      	ldr	r3, [pc, #20]	; (8002f14 <SysTick_Config+0x40>)
 8002efe:	2200      	movs	r2, #0
 8002f00:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002f02:	4b04      	ldr	r3, [pc, #16]	; (8002f14 <SysTick_Config+0x40>)
 8002f04:	2207      	movs	r2, #7
 8002f06:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002f08:	2300      	movs	r3, #0
}
 8002f0a:	4618      	mov	r0, r3
 8002f0c:	3708      	adds	r7, #8
 8002f0e:	46bd      	mov	sp, r7
 8002f10:	bd80      	pop	{r7, pc}
 8002f12:	bf00      	nop
 8002f14:	e000e010 	.word	0xe000e010

08002f18 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	b082      	sub	sp, #8
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002f20:	6878      	ldr	r0, [r7, #4]
 8002f22:	f7ff ff29 	bl	8002d78 <__NVIC_SetPriorityGrouping>
}
 8002f26:	bf00      	nop
 8002f28:	3708      	adds	r7, #8
 8002f2a:	46bd      	mov	sp, r7
 8002f2c:	bd80      	pop	{r7, pc}

08002f2e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002f2e:	b580      	push	{r7, lr}
 8002f30:	b086      	sub	sp, #24
 8002f32:	af00      	add	r7, sp, #0
 8002f34:	4603      	mov	r3, r0
 8002f36:	60b9      	str	r1, [r7, #8]
 8002f38:	607a      	str	r2, [r7, #4]
 8002f3a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002f3c:	2300      	movs	r3, #0
 8002f3e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002f40:	f7ff ff3e 	bl	8002dc0 <__NVIC_GetPriorityGrouping>
 8002f44:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002f46:	687a      	ldr	r2, [r7, #4]
 8002f48:	68b9      	ldr	r1, [r7, #8]
 8002f4a:	6978      	ldr	r0, [r7, #20]
 8002f4c:	f7ff ff8e 	bl	8002e6c <NVIC_EncodePriority>
 8002f50:	4602      	mov	r2, r0
 8002f52:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f56:	4611      	mov	r1, r2
 8002f58:	4618      	mov	r0, r3
 8002f5a:	f7ff ff5d 	bl	8002e18 <__NVIC_SetPriority>
}
 8002f5e:	bf00      	nop
 8002f60:	3718      	adds	r7, #24
 8002f62:	46bd      	mov	sp, r7
 8002f64:	bd80      	pop	{r7, pc}

08002f66 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f66:	b580      	push	{r7, lr}
 8002f68:	b082      	sub	sp, #8
 8002f6a:	af00      	add	r7, sp, #0
 8002f6c:	4603      	mov	r3, r0
 8002f6e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002f70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f74:	4618      	mov	r0, r3
 8002f76:	f7ff ff31 	bl	8002ddc <__NVIC_EnableIRQ>
}
 8002f7a:	bf00      	nop
 8002f7c:	3708      	adds	r7, #8
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	bd80      	pop	{r7, pc}

08002f82 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002f82:	b580      	push	{r7, lr}
 8002f84:	b082      	sub	sp, #8
 8002f86:	af00      	add	r7, sp, #0
 8002f88:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002f8a:	6878      	ldr	r0, [r7, #4]
 8002f8c:	f7ff ffa2 	bl	8002ed4 <SysTick_Config>
 8002f90:	4603      	mov	r3, r0
}
 8002f92:	4618      	mov	r0, r3
 8002f94:	3708      	adds	r7, #8
 8002f96:	46bd      	mov	sp, r7
 8002f98:	bd80      	pop	{r7, pc}

08002f9a <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002f9a:	b580      	push	{r7, lr}
 8002f9c:	b084      	sub	sp, #16
 8002f9e:	af00      	add	r7, sp, #0
 8002fa0:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fa6:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002fa8:	f7ff feb6 	bl	8002d18 <HAL_GetTick>
 8002fac:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002fb4:	b2db      	uxtb	r3, r3
 8002fb6:	2b02      	cmp	r3, #2
 8002fb8:	d008      	beq.n	8002fcc <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	2280      	movs	r2, #128	; 0x80
 8002fbe:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	2200      	movs	r2, #0
 8002fc4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002fc8:	2301      	movs	r3, #1
 8002fca:	e052      	b.n	8003072 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	681a      	ldr	r2, [r3, #0]
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f022 0216 	bic.w	r2, r2, #22
 8002fda:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	695a      	ldr	r2, [r3, #20]
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002fea:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d103      	bne.n	8002ffc <HAL_DMA_Abort+0x62>
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d007      	beq.n	800300c <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	681a      	ldr	r2, [r3, #0]
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	f022 0208 	bic.w	r2, r2, #8
 800300a:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	681a      	ldr	r2, [r3, #0]
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f022 0201 	bic.w	r2, r2, #1
 800301a:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800301c:	e013      	b.n	8003046 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800301e:	f7ff fe7b 	bl	8002d18 <HAL_GetTick>
 8003022:	4602      	mov	r2, r0
 8003024:	68bb      	ldr	r3, [r7, #8]
 8003026:	1ad3      	subs	r3, r2, r3
 8003028:	2b05      	cmp	r3, #5
 800302a:	d90c      	bls.n	8003046 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	2220      	movs	r2, #32
 8003030:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	2203      	movs	r2, #3
 8003036:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	2200      	movs	r2, #0
 800303e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8003042:	2303      	movs	r3, #3
 8003044:	e015      	b.n	8003072 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	f003 0301 	and.w	r3, r3, #1
 8003050:	2b00      	cmp	r3, #0
 8003052:	d1e4      	bne.n	800301e <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003058:	223f      	movs	r2, #63	; 0x3f
 800305a:	409a      	lsls	r2, r3
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	2201      	movs	r2, #1
 8003064:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	2200      	movs	r2, #0
 800306c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8003070:	2300      	movs	r3, #0
}
 8003072:	4618      	mov	r0, r3
 8003074:	3710      	adds	r7, #16
 8003076:	46bd      	mov	sp, r7
 8003078:	bd80      	pop	{r7, pc}

0800307a <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800307a:	b480      	push	{r7}
 800307c:	b083      	sub	sp, #12
 800307e:	af00      	add	r7, sp, #0
 8003080:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003088:	b2db      	uxtb	r3, r3
 800308a:	2b02      	cmp	r3, #2
 800308c:	d004      	beq.n	8003098 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	2280      	movs	r2, #128	; 0x80
 8003092:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003094:	2301      	movs	r3, #1
 8003096:	e00c      	b.n	80030b2 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	2205      	movs	r2, #5
 800309c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	681a      	ldr	r2, [r3, #0]
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	f022 0201 	bic.w	r2, r2, #1
 80030ae:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80030b0:	2300      	movs	r3, #0
}
 80030b2:	4618      	mov	r0, r3
 80030b4:	370c      	adds	r7, #12
 80030b6:	46bd      	mov	sp, r7
 80030b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030bc:	4770      	bx	lr
	...

080030c0 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 80030c0:	b580      	push	{r7, lr}
 80030c2:	b084      	sub	sp, #16
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d101      	bne.n	80030d2 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 80030ce:	2301      	movs	r3, #1
 80030d0:	e06c      	b.n	80031ac <HAL_ETH_Init+0xec>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d106      	bne.n	80030ea <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	2223      	movs	r2, #35	; 0x23
 80030e0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 80030e4:	6878      	ldr	r0, [r7, #4]
 80030e6:	f7fe fef7 	bl	8001ed8 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80030ea:	2300      	movs	r3, #0
 80030ec:	60bb      	str	r3, [r7, #8]
 80030ee:	4b31      	ldr	r3, [pc, #196]	; (80031b4 <HAL_ETH_Init+0xf4>)
 80030f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030f2:	4a30      	ldr	r2, [pc, #192]	; (80031b4 <HAL_ETH_Init+0xf4>)
 80030f4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80030f8:	6453      	str	r3, [r2, #68]	; 0x44
 80030fa:	4b2e      	ldr	r3, [pc, #184]	; (80031b4 <HAL_ETH_Init+0xf4>)
 80030fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030fe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003102:	60bb      	str	r3, [r7, #8]
 8003104:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8003106:	4b2c      	ldr	r3, [pc, #176]	; (80031b8 <HAL_ETH_Init+0xf8>)
 8003108:	685b      	ldr	r3, [r3, #4]
 800310a:	4a2b      	ldr	r2, [pc, #172]	; (80031b8 <HAL_ETH_Init+0xf8>)
 800310c:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8003110:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8003112:	4b29      	ldr	r3, [pc, #164]	; (80031b8 <HAL_ETH_Init+0xf8>)
 8003114:	685a      	ldr	r2, [r3, #4]
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	689b      	ldr	r3, [r3, #8]
 800311a:	4927      	ldr	r1, [pc, #156]	; (80031b8 <HAL_ETH_Init+0xf8>)
 800311c:	4313      	orrs	r3, r2
 800311e:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8003120:	4b25      	ldr	r3, [pc, #148]	; (80031b8 <HAL_ETH_Init+0xf8>)
 8003122:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	687a      	ldr	r2, [r7, #4]
 8003130:	6812      	ldr	r2, [r2, #0]
 8003132:	f043 0301 	orr.w	r3, r3, #1
 8003136:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800313a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800313c:	f7ff fdec 	bl	8002d18 <HAL_GetTick>
 8003140:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8003142:	e011      	b.n	8003168 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8003144:	f7ff fde8 	bl	8002d18 <HAL_GetTick>
 8003148:	4602      	mov	r2, r0
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	1ad3      	subs	r3, r2, r3
 800314e:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8003152:	d909      	bls.n	8003168 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	2204      	movs	r2, #4
 8003158:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	22e0      	movs	r2, #224	; 0xe0
 8003160:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      /* Return Error */
      return HAL_ERROR;
 8003164:	2301      	movs	r3, #1
 8003166:	e021      	b.n	80031ac <HAL_ETH_Init+0xec>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f003 0301 	and.w	r3, r3, #1
 8003176:	2b00      	cmp	r3, #0
 8003178:	d1e4      	bne.n	8003144 <HAL_ETH_Init+0x84>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 800317a:	6878      	ldr	r0, [r7, #4]
 800317c:	f000 f958 	bl	8003430 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8003180:	6878      	ldr	r0, [r7, #4]
 8003182:	f000 f9ff 	bl	8003584 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8003186:	6878      	ldr	r0, [r7, #4]
 8003188:	f000 fa55 	bl	8003636 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	685b      	ldr	r3, [r3, #4]
 8003190:	461a      	mov	r2, r3
 8003192:	2100      	movs	r1, #0
 8003194:	6878      	ldr	r0, [r7, #4]
 8003196:	f000 f9bd 	bl	8003514 <ETH_MACAddressConfig>

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	2200      	movs	r2, #0
 800319e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  heth->gState = HAL_ETH_STATE_READY;
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	2210      	movs	r2, #16
 80031a6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80031aa:	2300      	movs	r3, #0
}
 80031ac:	4618      	mov	r0, r3
 80031ae:	3710      	adds	r7, #16
 80031b0:	46bd      	mov	sp, r7
 80031b2:	bd80      	pop	{r7, pc}
 80031b4:	40023800 	.word	0x40023800
 80031b8:	40013800 	.word	0x40013800

080031bc <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 80031bc:	b580      	push	{r7, lr}
 80031be:	b084      	sub	sp, #16
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	6078      	str	r0, [r7, #4]
 80031c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	60fb      	str	r3, [r7, #12]
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 80031ce:	68fa      	ldr	r2, [r7, #12]
 80031d0:	4b51      	ldr	r3, [pc, #324]	; (8003318 <ETH_SetMACConfig+0x15c>)
 80031d2:	4013      	ands	r3, r2
 80031d4:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 80031d6:	683b      	ldr	r3, [r7, #0]
 80031d8:	7c1b      	ldrb	r3, [r3, #16]
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d102      	bne.n	80031e4 <ETH_SetMACConfig+0x28>
 80031de:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80031e2:	e000      	b.n	80031e6 <ETH_SetMACConfig+0x2a>
 80031e4:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 80031e6:	683b      	ldr	r3, [r7, #0]
 80031e8:	7c5b      	ldrb	r3, [r3, #17]
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d102      	bne.n	80031f4 <ETH_SetMACConfig+0x38>
 80031ee:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80031f2:	e000      	b.n	80031f6 <ETH_SetMACConfig+0x3a>
 80031f4:	2300      	movs	r3, #0
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 80031f6:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 80031f8:	683b      	ldr	r3, [r7, #0]
 80031fa:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 80031fc:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 80031fe:	683b      	ldr	r3, [r7, #0]
 8003200:	7fdb      	ldrb	r3, [r3, #31]
 8003202:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8003204:	431a      	orrs	r2, r3
                        macconf->Speed |
 8003206:	683b      	ldr	r3, [r7, #0]
 8003208:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 800320a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 800320c:	683a      	ldr	r2, [r7, #0]
 800320e:	7f92      	ldrb	r2, [r2, #30]
 8003210:	2a00      	cmp	r2, #0
 8003212:	d102      	bne.n	800321a <ETH_SetMACConfig+0x5e>
 8003214:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003218:	e000      	b.n	800321c <ETH_SetMACConfig+0x60>
 800321a:	2200      	movs	r2, #0
                        macconf->Speed |
 800321c:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 800321e:	683b      	ldr	r3, [r7, #0]
 8003220:	7f1b      	ldrb	r3, [r3, #28]
 8003222:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8003224:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8003226:	683b      	ldr	r3, [r7, #0]
 8003228:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 800322a:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 800322c:	683b      	ldr	r3, [r7, #0]
 800322e:	791b      	ldrb	r3, [r3, #4]
 8003230:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8003232:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8003234:	683a      	ldr	r2, [r7, #0]
 8003236:	f892 2020 	ldrb.w	r2, [r2, #32]
 800323a:	2a00      	cmp	r2, #0
 800323c:	d102      	bne.n	8003244 <ETH_SetMACConfig+0x88>
 800323e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003242:	e000      	b.n	8003246 <ETH_SetMACConfig+0x8a>
 8003244:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8003246:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8003248:	683b      	ldr	r3, [r7, #0]
 800324a:	7bdb      	ldrb	r3, [r3, #15]
 800324c:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 800324e:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8003250:	683b      	ldr	r3, [r7, #0]
 8003252:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8003254:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8003256:	683b      	ldr	r3, [r7, #0]
 8003258:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800325c:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 800325e:	4313      	orrs	r3, r2
 8003260:	68fa      	ldr	r2, [r7, #12]
 8003262:	4313      	orrs	r3, r2
 8003264:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	68fa      	ldr	r2, [r7, #12]
 800326c:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003276:	2001      	movs	r0, #1
 8003278:	f7ff fd5a 	bl	8002d30 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	68fa      	ldr	r2, [r7, #12]
 8003282:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	699b      	ldr	r3, [r3, #24]
 800328a:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 800328c:	68fa      	ldr	r2, [r7, #12]
 800328e:	f64f 7341 	movw	r3, #65345	; 0xff41
 8003292:	4013      	ands	r3, r2
 8003294:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8003296:	683b      	ldr	r3, [r7, #0]
 8003298:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800329a:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 800329c:	683a      	ldr	r2, [r7, #0]
 800329e:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 80032a2:	2a00      	cmp	r2, #0
 80032a4:	d101      	bne.n	80032aa <ETH_SetMACConfig+0xee>
 80032a6:	2280      	movs	r2, #128	; 0x80
 80032a8:	e000      	b.n	80032ac <ETH_SetMACConfig+0xf0>
 80032aa:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80032ac:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 80032ae:	683b      	ldr	r3, [r7, #0]
 80032b0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 80032b2:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 80032b4:	683a      	ldr	r2, [r7, #0]
 80032b6:	f892 2055 	ldrb.w	r2, [r2, #85]	; 0x55
 80032ba:	2a01      	cmp	r2, #1
 80032bc:	d101      	bne.n	80032c2 <ETH_SetMACConfig+0x106>
 80032be:	2208      	movs	r2, #8
 80032c0:	e000      	b.n	80032c4 <ETH_SetMACConfig+0x108>
 80032c2:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 80032c4:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 80032c6:	683a      	ldr	r2, [r7, #0]
 80032c8:	f892 2056 	ldrb.w	r2, [r2, #86]	; 0x56
 80032cc:	2a01      	cmp	r2, #1
 80032ce:	d101      	bne.n	80032d4 <ETH_SetMACConfig+0x118>
 80032d0:	2204      	movs	r2, #4
 80032d2:	e000      	b.n	80032d6 <ETH_SetMACConfig+0x11a>
 80032d4:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 80032d6:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 80032d8:	683a      	ldr	r2, [r7, #0]
 80032da:	f892 2054 	ldrb.w	r2, [r2, #84]	; 0x54
 80032de:	2a01      	cmp	r2, #1
 80032e0:	d101      	bne.n	80032e6 <ETH_SetMACConfig+0x12a>
 80032e2:	2202      	movs	r2, #2
 80032e4:	e000      	b.n	80032e8 <ETH_SetMACConfig+0x12c>
 80032e6:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80032e8:	4313      	orrs	r3, r2
 80032ea:	68fa      	ldr	r2, [r7, #12]
 80032ec:	4313      	orrs	r3, r2
 80032ee:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	68fa      	ldr	r2, [r7, #12]
 80032f6:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	699b      	ldr	r3, [r3, #24]
 80032fe:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003300:	2001      	movs	r0, #1
 8003302:	f7ff fd15 	bl	8002d30 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	68fa      	ldr	r2, [r7, #12]
 800330c:	619a      	str	r2, [r3, #24]
}
 800330e:	bf00      	nop
 8003310:	3710      	adds	r7, #16
 8003312:	46bd      	mov	sp, r7
 8003314:	bd80      	pop	{r7, pc}
 8003316:	bf00      	nop
 8003318:	ff20810f 	.word	0xff20810f

0800331c <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 800331c:	b580      	push	{r7, lr}
 800331e:	b084      	sub	sp, #16
 8003320:	af00      	add	r7, sp, #0
 8003322:	6078      	str	r0, [r7, #4]
 8003324:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800332e:	699b      	ldr	r3, [r3, #24]
 8003330:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8003332:	68fa      	ldr	r2, [r7, #12]
 8003334:	4b3d      	ldr	r3, [pc, #244]	; (800342c <ETH_SetDMAConfig+0x110>)
 8003336:	4013      	ands	r3, r2
 8003338:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 800333a:	683b      	ldr	r3, [r7, #0]
 800333c:	7b1b      	ldrb	r3, [r3, #12]
 800333e:	2b00      	cmp	r3, #0
 8003340:	d102      	bne.n	8003348 <ETH_SetDMAConfig+0x2c>
 8003342:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8003346:	e000      	b.n	800334a <ETH_SetDMAConfig+0x2e>
 8003348:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 800334a:	683b      	ldr	r3, [r7, #0]
 800334c:	7b5b      	ldrb	r3, [r3, #13]
 800334e:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8003350:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8003352:	683a      	ldr	r2, [r7, #0]
 8003354:	7f52      	ldrb	r2, [r2, #29]
 8003356:	2a00      	cmp	r2, #0
 8003358:	d102      	bne.n	8003360 <ETH_SetDMAConfig+0x44>
 800335a:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800335e:	e000      	b.n	8003362 <ETH_SetDMAConfig+0x46>
 8003360:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8003362:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8003364:	683b      	ldr	r3, [r7, #0]
 8003366:	7b9b      	ldrb	r3, [r3, #14]
 8003368:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 800336a:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 800336c:	683b      	ldr	r3, [r7, #0]
 800336e:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8003370:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8003372:	683b      	ldr	r3, [r7, #0]
 8003374:	7f1b      	ldrb	r3, [r3, #28]
 8003376:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8003378:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 800337a:	683b      	ldr	r3, [r7, #0]
 800337c:	7f9b      	ldrb	r3, [r3, #30]
 800337e:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8003380:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 8003382:	683b      	ldr	r3, [r7, #0]
 8003384:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8003386:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8003388:	683b      	ldr	r3, [r7, #0]
 800338a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800338e:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8003390:	4313      	orrs	r3, r2
 8003392:	68fa      	ldr	r2, [r7, #12]
 8003394:	4313      	orrs	r3, r2
 8003396:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80033a0:	461a      	mov	r2, r3
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80033ae:	699b      	ldr	r3, [r3, #24]
 80033b0:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80033b2:	2001      	movs	r0, #1
 80033b4:	f7ff fcbc 	bl	8002d30 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80033c0:	461a      	mov	r2, r3
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80033c6:	683b      	ldr	r3, [r7, #0]
 80033c8:	791b      	ldrb	r3, [r3, #4]
 80033ca:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 80033cc:	683b      	ldr	r3, [r7, #0]
 80033ce:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80033d0:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 80033d2:	683b      	ldr	r3, [r7, #0]
 80033d4:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 80033d6:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 80033d8:	683b      	ldr	r3, [r7, #0]
 80033da:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 80033dc:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 80033de:	683b      	ldr	r3, [r7, #0]
 80033e0:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80033e4:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 80033e6:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 80033e8:	683b      	ldr	r3, [r7, #0]
 80033ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033ec:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 80033ee:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 80033f0:	683b      	ldr	r3, [r7, #0]
 80033f2:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 80033f4:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80033f6:	687a      	ldr	r2, [r7, #4]
 80033f8:	6812      	ldr	r2, [r2, #0]
 80033fa:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80033fe:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8003402:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003410:	2001      	movs	r0, #1
 8003412:	f7ff fc8d 	bl	8002d30 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800341e:	461a      	mov	r2, r3
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	6013      	str	r3, [r2, #0]
}
 8003424:	bf00      	nop
 8003426:	3710      	adds	r7, #16
 8003428:	46bd      	mov	sp, r7
 800342a:	bd80      	pop	{r7, pc}
 800342c:	f8de3f23 	.word	0xf8de3f23

08003430 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8003430:	b580      	push	{r7, lr}
 8003432:	b0a6      	sub	sp, #152	; 0x98
 8003434:	af00      	add	r7, sp, #0
 8003436:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8003438:	2301      	movs	r3, #1
 800343a:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
  macDefaultConf.Jabber = ENABLE;
 800343e:	2301      	movs	r3, #1
 8003440:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8003444:	2300      	movs	r3, #0
 8003446:	63fb      	str	r3, [r7, #60]	; 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8003448:	2300      	movs	r3, #0
 800344a:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 800344e:	2301      	movs	r3, #1
 8003450:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8003454:	2300      	movs	r3, #0
 8003456:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
  macDefaultConf.ChecksumOffload = ENABLE;
 800345a:	2301      	movs	r3, #1
 800345c:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8003460:	2300      	movs	r3, #0
 8003462:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8003466:	2300      	movs	r3, #0
 8003468:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 800346c:	2300      	movs	r3, #0
 800346e:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8003470:	2300      	movs	r3, #0
 8003472:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8003476:	2300      	movs	r3, #0
 8003478:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 800347a:	2300      	movs	r3, #0
 800347c:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8003480:	2300      	movs	r3, #0
 8003482:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8003486:	2300      	movs	r3, #0
 8003488:	f887 308a 	strb.w	r3, [r7, #138]	; 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 800348c:	2300      	movs	r3, #0
 800348e:	f887 3088 	strb.w	r3, [r7, #136]	; 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8003492:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003496:	64bb      	str	r3, [r7, #72]	; 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8003498:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800349c:	64fb      	str	r3, [r7, #76]	; 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 800349e:	2300      	movs	r3, #0
 80034a0:	f887 3089 	strb.w	r3, [r7, #137]	; 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 80034a4:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80034a8:	4619      	mov	r1, r3
 80034aa:	6878      	ldr	r0, [r7, #4]
 80034ac:	f7ff fe86 	bl	80031bc <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 80034b0:	2301      	movs	r3, #1
 80034b2:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 80034b4:	2301      	movs	r3, #1
 80034b6:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 80034b8:	2301      	movs	r3, #1
 80034ba:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 80034be:	2301      	movs	r3, #1
 80034c0:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 80034c2:	2300      	movs	r3, #0
 80034c4:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 80034c6:	2300      	movs	r3, #0
 80034c8:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 80034cc:	2300      	movs	r3, #0
 80034ce:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 80034d2:	2300      	movs	r3, #0
 80034d4:	62bb      	str	r3, [r7, #40]	; 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 80034d6:	2301      	movs	r3, #1
 80034d8:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 80034dc:	2301      	movs	r3, #1
 80034de:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 80034e0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80034e4:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 80034e6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80034ea:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 80034ec:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80034f0:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 80034f2:	2301      	movs	r3, #1
 80034f4:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 80034f8:	2300      	movs	r3, #0
 80034fa:	633b      	str	r3, [r7, #48]	; 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 80034fc:	2300      	movs	r3, #0
 80034fe:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8003500:	f107 0308 	add.w	r3, r7, #8
 8003504:	4619      	mov	r1, r3
 8003506:	6878      	ldr	r0, [r7, #4]
 8003508:	f7ff ff08 	bl	800331c <ETH_SetDMAConfig>
}
 800350c:	bf00      	nop
 800350e:	3798      	adds	r7, #152	; 0x98
 8003510:	46bd      	mov	sp, r7
 8003512:	bd80      	pop	{r7, pc}

08003514 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8003514:	b480      	push	{r7}
 8003516:	b087      	sub	sp, #28
 8003518:	af00      	add	r7, sp, #0
 800351a:	60f8      	str	r0, [r7, #12]
 800351c:	60b9      	str	r1, [r7, #8]
 800351e:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	3305      	adds	r3, #5
 8003524:	781b      	ldrb	r3, [r3, #0]
 8003526:	021b      	lsls	r3, r3, #8
 8003528:	687a      	ldr	r2, [r7, #4]
 800352a:	3204      	adds	r2, #4
 800352c:	7812      	ldrb	r2, [r2, #0]
 800352e:	4313      	orrs	r3, r2
 8003530:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8003532:	68ba      	ldr	r2, [r7, #8]
 8003534:	4b11      	ldr	r3, [pc, #68]	; (800357c <ETH_MACAddressConfig+0x68>)
 8003536:	4413      	add	r3, r2
 8003538:	461a      	mov	r2, r3
 800353a:	697b      	ldr	r3, [r7, #20]
 800353c:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	3303      	adds	r3, #3
 8003542:	781b      	ldrb	r3, [r3, #0]
 8003544:	061a      	lsls	r2, r3, #24
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	3302      	adds	r3, #2
 800354a:	781b      	ldrb	r3, [r3, #0]
 800354c:	041b      	lsls	r3, r3, #16
 800354e:	431a      	orrs	r2, r3
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	3301      	adds	r3, #1
 8003554:	781b      	ldrb	r3, [r3, #0]
 8003556:	021b      	lsls	r3, r3, #8
 8003558:	4313      	orrs	r3, r2
 800355a:	687a      	ldr	r2, [r7, #4]
 800355c:	7812      	ldrb	r2, [r2, #0]
 800355e:	4313      	orrs	r3, r2
 8003560:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8003562:	68ba      	ldr	r2, [r7, #8]
 8003564:	4b06      	ldr	r3, [pc, #24]	; (8003580 <ETH_MACAddressConfig+0x6c>)
 8003566:	4413      	add	r3, r2
 8003568:	461a      	mov	r2, r3
 800356a:	697b      	ldr	r3, [r7, #20]
 800356c:	6013      	str	r3, [r2, #0]
}
 800356e:	bf00      	nop
 8003570:	371c      	adds	r7, #28
 8003572:	46bd      	mov	sp, r7
 8003574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003578:	4770      	bx	lr
 800357a:	bf00      	nop
 800357c:	40028040 	.word	0x40028040
 8003580:	40028044 	.word	0x40028044

08003584 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8003584:	b480      	push	{r7}
 8003586:	b085      	sub	sp, #20
 8003588:	af00      	add	r7, sp, #0
 800358a:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 800358c:	2300      	movs	r3, #0
 800358e:	60fb      	str	r3, [r7, #12]
 8003590:	e03e      	b.n	8003610 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	68d9      	ldr	r1, [r3, #12]
 8003596:	68fa      	ldr	r2, [r7, #12]
 8003598:	4613      	mov	r3, r2
 800359a:	009b      	lsls	r3, r3, #2
 800359c:	4413      	add	r3, r2
 800359e:	00db      	lsls	r3, r3, #3
 80035a0:	440b      	add	r3, r1
 80035a2:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 80035a4:	68bb      	ldr	r3, [r7, #8]
 80035a6:	2200      	movs	r2, #0
 80035a8:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 80035aa:	68bb      	ldr	r3, [r7, #8]
 80035ac:	2200      	movs	r2, #0
 80035ae:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 80035b0:	68bb      	ldr	r3, [r7, #8]
 80035b2:	2200      	movs	r2, #0
 80035b4:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 80035b6:	68bb      	ldr	r3, [r7, #8]
 80035b8:	2200      	movs	r2, #0
 80035ba:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 80035bc:	68b9      	ldr	r1, [r7, #8]
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	68fa      	ldr	r2, [r7, #12]
 80035c2:	3206      	adds	r2, #6
 80035c4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 80035c8:	68bb      	ldr	r3, [r7, #8]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80035d0:	68bb      	ldr	r3, [r7, #8]
 80035d2:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	2b02      	cmp	r3, #2
 80035d8:	d80c      	bhi.n	80035f4 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	68d9      	ldr	r1, [r3, #12]
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	1c5a      	adds	r2, r3, #1
 80035e2:	4613      	mov	r3, r2
 80035e4:	009b      	lsls	r3, r3, #2
 80035e6:	4413      	add	r3, r2
 80035e8:	00db      	lsls	r3, r3, #3
 80035ea:	440b      	add	r3, r1
 80035ec:	461a      	mov	r2, r3
 80035ee:	68bb      	ldr	r3, [r7, #8]
 80035f0:	60da      	str	r2, [r3, #12]
 80035f2:	e004      	b.n	80035fe <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	68db      	ldr	r3, [r3, #12]
 80035f8:	461a      	mov	r2, r3
 80035fa:	68bb      	ldr	r3, [r7, #8]
 80035fc:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 80035fe:	68bb      	ldr	r3, [r7, #8]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 8003606:	68bb      	ldr	r3, [r7, #8]
 8003608:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	3301      	adds	r3, #1
 800360e:	60fb      	str	r3, [r7, #12]
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	2b03      	cmp	r3, #3
 8003614:	d9bd      	bls.n	8003592 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	2200      	movs	r2, #0
 800361a:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	68da      	ldr	r2, [r3, #12]
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003628:	611a      	str	r2, [r3, #16]
}
 800362a:	bf00      	nop
 800362c:	3714      	adds	r7, #20
 800362e:	46bd      	mov	sp, r7
 8003630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003634:	4770      	bx	lr

08003636 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8003636:	b480      	push	{r7}
 8003638:	b085      	sub	sp, #20
 800363a:	af00      	add	r7, sp, #0
 800363c:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 800363e:	2300      	movs	r3, #0
 8003640:	60fb      	str	r3, [r7, #12]
 8003642:	e046      	b.n	80036d2 <ETH_DMARxDescListInit+0x9c>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	6919      	ldr	r1, [r3, #16]
 8003648:	68fa      	ldr	r2, [r7, #12]
 800364a:	4613      	mov	r3, r2
 800364c:	009b      	lsls	r3, r3, #2
 800364e:	4413      	add	r3, r2
 8003650:	00db      	lsls	r3, r3, #3
 8003652:	440b      	add	r3, r1
 8003654:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 8003656:	68bb      	ldr	r3, [r7, #8]
 8003658:	2200      	movs	r2, #0
 800365a:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 800365c:	68bb      	ldr	r3, [r7, #8]
 800365e:	2200      	movs	r2, #0
 8003660:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 8003662:	68bb      	ldr	r3, [r7, #8]
 8003664:	2200      	movs	r2, #0
 8003666:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 8003668:	68bb      	ldr	r3, [r7, #8]
 800366a:	2200      	movs	r2, #0
 800366c:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 800366e:	68bb      	ldr	r3, [r7, #8]
 8003670:	2200      	movs	r2, #0
 8003672:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 8003674:	68bb      	ldr	r3, [r7, #8]
 8003676:	2200      	movs	r2, #0
 8003678:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 800367a:	68bb      	ldr	r3, [r7, #8]
 800367c:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8003680:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;
 8003682:	68bb      	ldr	r3, [r7, #8]
 8003684:	f244 52f4 	movw	r2, #17908	; 0x45f4
 8003688:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 800368a:	68bb      	ldr	r3, [r7, #8]
 800368c:	685b      	ldr	r3, [r3, #4]
 800368e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003692:	68bb      	ldr	r3, [r7, #8]
 8003694:	605a      	str	r2, [r3, #4]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8003696:	68b9      	ldr	r1, [r7, #8]
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	68fa      	ldr	r2, [r7, #12]
 800369c:	3212      	adds	r2, #18
 800369e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	2b02      	cmp	r3, #2
 80036a6:	d80c      	bhi.n	80036c2 <ETH_DMARxDescListInit+0x8c>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	6919      	ldr	r1, [r3, #16]
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	1c5a      	adds	r2, r3, #1
 80036b0:	4613      	mov	r3, r2
 80036b2:	009b      	lsls	r3, r3, #2
 80036b4:	4413      	add	r3, r2
 80036b6:	00db      	lsls	r3, r3, #3
 80036b8:	440b      	add	r3, r1
 80036ba:	461a      	mov	r2, r3
 80036bc:	68bb      	ldr	r3, [r7, #8]
 80036be:	60da      	str	r2, [r3, #12]
 80036c0:	e004      	b.n	80036cc <ETH_DMARxDescListInit+0x96>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	691b      	ldr	r3, [r3, #16]
 80036c6:	461a      	mov	r2, r3
 80036c8:	68bb      	ldr	r3, [r7, #8]
 80036ca:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	3301      	adds	r3, #1
 80036d0:	60fb      	str	r3, [r7, #12]
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	2b03      	cmp	r3, #3
 80036d6:	d9b5      	bls.n	8003644 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0);
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	2200      	movs	r2, #0
 80036dc:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0);
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	2200      	movs	r2, #0
 80036e2:	661a      	str	r2, [r3, #96]	; 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0);
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	2200      	movs	r2, #0
 80036e8:	669a      	str	r2, [r3, #104]	; 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0);
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	2200      	movs	r2, #0
 80036ee:	66da      	str	r2, [r3, #108]	; 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	2200      	movs	r2, #0
 80036f4:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	691a      	ldr	r2, [r3, #16]
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003702:	60da      	str	r2, [r3, #12]
}
 8003704:	bf00      	nop
 8003706:	3714      	adds	r7, #20
 8003708:	46bd      	mov	sp, r7
 800370a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800370e:	4770      	bx	lr

08003710 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003710:	b480      	push	{r7}
 8003712:	b089      	sub	sp, #36	; 0x24
 8003714:	af00      	add	r7, sp, #0
 8003716:	6078      	str	r0, [r7, #4]
 8003718:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800371a:	2300      	movs	r3, #0
 800371c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800371e:	2300      	movs	r3, #0
 8003720:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003722:	2300      	movs	r3, #0
 8003724:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003726:	2300      	movs	r3, #0
 8003728:	61fb      	str	r3, [r7, #28]
 800372a:	e177      	b.n	8003a1c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800372c:	2201      	movs	r2, #1
 800372e:	69fb      	ldr	r3, [r7, #28]
 8003730:	fa02 f303 	lsl.w	r3, r2, r3
 8003734:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003736:	683b      	ldr	r3, [r7, #0]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	697a      	ldr	r2, [r7, #20]
 800373c:	4013      	ands	r3, r2
 800373e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003740:	693a      	ldr	r2, [r7, #16]
 8003742:	697b      	ldr	r3, [r7, #20]
 8003744:	429a      	cmp	r2, r3
 8003746:	f040 8166 	bne.w	8003a16 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800374a:	683b      	ldr	r3, [r7, #0]
 800374c:	685b      	ldr	r3, [r3, #4]
 800374e:	f003 0303 	and.w	r3, r3, #3
 8003752:	2b01      	cmp	r3, #1
 8003754:	d005      	beq.n	8003762 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003756:	683b      	ldr	r3, [r7, #0]
 8003758:	685b      	ldr	r3, [r3, #4]
 800375a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800375e:	2b02      	cmp	r3, #2
 8003760:	d130      	bne.n	80037c4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	689b      	ldr	r3, [r3, #8]
 8003766:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003768:	69fb      	ldr	r3, [r7, #28]
 800376a:	005b      	lsls	r3, r3, #1
 800376c:	2203      	movs	r2, #3
 800376e:	fa02 f303 	lsl.w	r3, r2, r3
 8003772:	43db      	mvns	r3, r3
 8003774:	69ba      	ldr	r2, [r7, #24]
 8003776:	4013      	ands	r3, r2
 8003778:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800377a:	683b      	ldr	r3, [r7, #0]
 800377c:	68da      	ldr	r2, [r3, #12]
 800377e:	69fb      	ldr	r3, [r7, #28]
 8003780:	005b      	lsls	r3, r3, #1
 8003782:	fa02 f303 	lsl.w	r3, r2, r3
 8003786:	69ba      	ldr	r2, [r7, #24]
 8003788:	4313      	orrs	r3, r2
 800378a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	69ba      	ldr	r2, [r7, #24]
 8003790:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	685b      	ldr	r3, [r3, #4]
 8003796:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003798:	2201      	movs	r2, #1
 800379a:	69fb      	ldr	r3, [r7, #28]
 800379c:	fa02 f303 	lsl.w	r3, r2, r3
 80037a0:	43db      	mvns	r3, r3
 80037a2:	69ba      	ldr	r2, [r7, #24]
 80037a4:	4013      	ands	r3, r2
 80037a6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80037a8:	683b      	ldr	r3, [r7, #0]
 80037aa:	685b      	ldr	r3, [r3, #4]
 80037ac:	091b      	lsrs	r3, r3, #4
 80037ae:	f003 0201 	and.w	r2, r3, #1
 80037b2:	69fb      	ldr	r3, [r7, #28]
 80037b4:	fa02 f303 	lsl.w	r3, r2, r3
 80037b8:	69ba      	ldr	r2, [r7, #24]
 80037ba:	4313      	orrs	r3, r2
 80037bc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	69ba      	ldr	r2, [r7, #24]
 80037c2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80037c4:	683b      	ldr	r3, [r7, #0]
 80037c6:	685b      	ldr	r3, [r3, #4]
 80037c8:	f003 0303 	and.w	r3, r3, #3
 80037cc:	2b03      	cmp	r3, #3
 80037ce:	d017      	beq.n	8003800 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	68db      	ldr	r3, [r3, #12]
 80037d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80037d6:	69fb      	ldr	r3, [r7, #28]
 80037d8:	005b      	lsls	r3, r3, #1
 80037da:	2203      	movs	r2, #3
 80037dc:	fa02 f303 	lsl.w	r3, r2, r3
 80037e0:	43db      	mvns	r3, r3
 80037e2:	69ba      	ldr	r2, [r7, #24]
 80037e4:	4013      	ands	r3, r2
 80037e6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80037e8:	683b      	ldr	r3, [r7, #0]
 80037ea:	689a      	ldr	r2, [r3, #8]
 80037ec:	69fb      	ldr	r3, [r7, #28]
 80037ee:	005b      	lsls	r3, r3, #1
 80037f0:	fa02 f303 	lsl.w	r3, r2, r3
 80037f4:	69ba      	ldr	r2, [r7, #24]
 80037f6:	4313      	orrs	r3, r2
 80037f8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	69ba      	ldr	r2, [r7, #24]
 80037fe:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003800:	683b      	ldr	r3, [r7, #0]
 8003802:	685b      	ldr	r3, [r3, #4]
 8003804:	f003 0303 	and.w	r3, r3, #3
 8003808:	2b02      	cmp	r3, #2
 800380a:	d123      	bne.n	8003854 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800380c:	69fb      	ldr	r3, [r7, #28]
 800380e:	08da      	lsrs	r2, r3, #3
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	3208      	adds	r2, #8
 8003814:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003818:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800381a:	69fb      	ldr	r3, [r7, #28]
 800381c:	f003 0307 	and.w	r3, r3, #7
 8003820:	009b      	lsls	r3, r3, #2
 8003822:	220f      	movs	r2, #15
 8003824:	fa02 f303 	lsl.w	r3, r2, r3
 8003828:	43db      	mvns	r3, r3
 800382a:	69ba      	ldr	r2, [r7, #24]
 800382c:	4013      	ands	r3, r2
 800382e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003830:	683b      	ldr	r3, [r7, #0]
 8003832:	691a      	ldr	r2, [r3, #16]
 8003834:	69fb      	ldr	r3, [r7, #28]
 8003836:	f003 0307 	and.w	r3, r3, #7
 800383a:	009b      	lsls	r3, r3, #2
 800383c:	fa02 f303 	lsl.w	r3, r2, r3
 8003840:	69ba      	ldr	r2, [r7, #24]
 8003842:	4313      	orrs	r3, r2
 8003844:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003846:	69fb      	ldr	r3, [r7, #28]
 8003848:	08da      	lsrs	r2, r3, #3
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	3208      	adds	r2, #8
 800384e:	69b9      	ldr	r1, [r7, #24]
 8003850:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800385a:	69fb      	ldr	r3, [r7, #28]
 800385c:	005b      	lsls	r3, r3, #1
 800385e:	2203      	movs	r2, #3
 8003860:	fa02 f303 	lsl.w	r3, r2, r3
 8003864:	43db      	mvns	r3, r3
 8003866:	69ba      	ldr	r2, [r7, #24]
 8003868:	4013      	ands	r3, r2
 800386a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800386c:	683b      	ldr	r3, [r7, #0]
 800386e:	685b      	ldr	r3, [r3, #4]
 8003870:	f003 0203 	and.w	r2, r3, #3
 8003874:	69fb      	ldr	r3, [r7, #28]
 8003876:	005b      	lsls	r3, r3, #1
 8003878:	fa02 f303 	lsl.w	r3, r2, r3
 800387c:	69ba      	ldr	r2, [r7, #24]
 800387e:	4313      	orrs	r3, r2
 8003880:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	69ba      	ldr	r2, [r7, #24]
 8003886:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003888:	683b      	ldr	r3, [r7, #0]
 800388a:	685b      	ldr	r3, [r3, #4]
 800388c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003890:	2b00      	cmp	r3, #0
 8003892:	f000 80c0 	beq.w	8003a16 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003896:	2300      	movs	r3, #0
 8003898:	60fb      	str	r3, [r7, #12]
 800389a:	4b66      	ldr	r3, [pc, #408]	; (8003a34 <HAL_GPIO_Init+0x324>)
 800389c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800389e:	4a65      	ldr	r2, [pc, #404]	; (8003a34 <HAL_GPIO_Init+0x324>)
 80038a0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80038a4:	6453      	str	r3, [r2, #68]	; 0x44
 80038a6:	4b63      	ldr	r3, [pc, #396]	; (8003a34 <HAL_GPIO_Init+0x324>)
 80038a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038aa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80038ae:	60fb      	str	r3, [r7, #12]
 80038b0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80038b2:	4a61      	ldr	r2, [pc, #388]	; (8003a38 <HAL_GPIO_Init+0x328>)
 80038b4:	69fb      	ldr	r3, [r7, #28]
 80038b6:	089b      	lsrs	r3, r3, #2
 80038b8:	3302      	adds	r3, #2
 80038ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80038be:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80038c0:	69fb      	ldr	r3, [r7, #28]
 80038c2:	f003 0303 	and.w	r3, r3, #3
 80038c6:	009b      	lsls	r3, r3, #2
 80038c8:	220f      	movs	r2, #15
 80038ca:	fa02 f303 	lsl.w	r3, r2, r3
 80038ce:	43db      	mvns	r3, r3
 80038d0:	69ba      	ldr	r2, [r7, #24]
 80038d2:	4013      	ands	r3, r2
 80038d4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	4a58      	ldr	r2, [pc, #352]	; (8003a3c <HAL_GPIO_Init+0x32c>)
 80038da:	4293      	cmp	r3, r2
 80038dc:	d037      	beq.n	800394e <HAL_GPIO_Init+0x23e>
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	4a57      	ldr	r2, [pc, #348]	; (8003a40 <HAL_GPIO_Init+0x330>)
 80038e2:	4293      	cmp	r3, r2
 80038e4:	d031      	beq.n	800394a <HAL_GPIO_Init+0x23a>
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	4a56      	ldr	r2, [pc, #344]	; (8003a44 <HAL_GPIO_Init+0x334>)
 80038ea:	4293      	cmp	r3, r2
 80038ec:	d02b      	beq.n	8003946 <HAL_GPIO_Init+0x236>
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	4a55      	ldr	r2, [pc, #340]	; (8003a48 <HAL_GPIO_Init+0x338>)
 80038f2:	4293      	cmp	r3, r2
 80038f4:	d025      	beq.n	8003942 <HAL_GPIO_Init+0x232>
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	4a54      	ldr	r2, [pc, #336]	; (8003a4c <HAL_GPIO_Init+0x33c>)
 80038fa:	4293      	cmp	r3, r2
 80038fc:	d01f      	beq.n	800393e <HAL_GPIO_Init+0x22e>
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	4a53      	ldr	r2, [pc, #332]	; (8003a50 <HAL_GPIO_Init+0x340>)
 8003902:	4293      	cmp	r3, r2
 8003904:	d019      	beq.n	800393a <HAL_GPIO_Init+0x22a>
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	4a52      	ldr	r2, [pc, #328]	; (8003a54 <HAL_GPIO_Init+0x344>)
 800390a:	4293      	cmp	r3, r2
 800390c:	d013      	beq.n	8003936 <HAL_GPIO_Init+0x226>
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	4a51      	ldr	r2, [pc, #324]	; (8003a58 <HAL_GPIO_Init+0x348>)
 8003912:	4293      	cmp	r3, r2
 8003914:	d00d      	beq.n	8003932 <HAL_GPIO_Init+0x222>
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	4a50      	ldr	r2, [pc, #320]	; (8003a5c <HAL_GPIO_Init+0x34c>)
 800391a:	4293      	cmp	r3, r2
 800391c:	d007      	beq.n	800392e <HAL_GPIO_Init+0x21e>
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	4a4f      	ldr	r2, [pc, #316]	; (8003a60 <HAL_GPIO_Init+0x350>)
 8003922:	4293      	cmp	r3, r2
 8003924:	d101      	bne.n	800392a <HAL_GPIO_Init+0x21a>
 8003926:	2309      	movs	r3, #9
 8003928:	e012      	b.n	8003950 <HAL_GPIO_Init+0x240>
 800392a:	230a      	movs	r3, #10
 800392c:	e010      	b.n	8003950 <HAL_GPIO_Init+0x240>
 800392e:	2308      	movs	r3, #8
 8003930:	e00e      	b.n	8003950 <HAL_GPIO_Init+0x240>
 8003932:	2307      	movs	r3, #7
 8003934:	e00c      	b.n	8003950 <HAL_GPIO_Init+0x240>
 8003936:	2306      	movs	r3, #6
 8003938:	e00a      	b.n	8003950 <HAL_GPIO_Init+0x240>
 800393a:	2305      	movs	r3, #5
 800393c:	e008      	b.n	8003950 <HAL_GPIO_Init+0x240>
 800393e:	2304      	movs	r3, #4
 8003940:	e006      	b.n	8003950 <HAL_GPIO_Init+0x240>
 8003942:	2303      	movs	r3, #3
 8003944:	e004      	b.n	8003950 <HAL_GPIO_Init+0x240>
 8003946:	2302      	movs	r3, #2
 8003948:	e002      	b.n	8003950 <HAL_GPIO_Init+0x240>
 800394a:	2301      	movs	r3, #1
 800394c:	e000      	b.n	8003950 <HAL_GPIO_Init+0x240>
 800394e:	2300      	movs	r3, #0
 8003950:	69fa      	ldr	r2, [r7, #28]
 8003952:	f002 0203 	and.w	r2, r2, #3
 8003956:	0092      	lsls	r2, r2, #2
 8003958:	4093      	lsls	r3, r2
 800395a:	69ba      	ldr	r2, [r7, #24]
 800395c:	4313      	orrs	r3, r2
 800395e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003960:	4935      	ldr	r1, [pc, #212]	; (8003a38 <HAL_GPIO_Init+0x328>)
 8003962:	69fb      	ldr	r3, [r7, #28]
 8003964:	089b      	lsrs	r3, r3, #2
 8003966:	3302      	adds	r3, #2
 8003968:	69ba      	ldr	r2, [r7, #24]
 800396a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800396e:	4b3d      	ldr	r3, [pc, #244]	; (8003a64 <HAL_GPIO_Init+0x354>)
 8003970:	689b      	ldr	r3, [r3, #8]
 8003972:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003974:	693b      	ldr	r3, [r7, #16]
 8003976:	43db      	mvns	r3, r3
 8003978:	69ba      	ldr	r2, [r7, #24]
 800397a:	4013      	ands	r3, r2
 800397c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800397e:	683b      	ldr	r3, [r7, #0]
 8003980:	685b      	ldr	r3, [r3, #4]
 8003982:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003986:	2b00      	cmp	r3, #0
 8003988:	d003      	beq.n	8003992 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800398a:	69ba      	ldr	r2, [r7, #24]
 800398c:	693b      	ldr	r3, [r7, #16]
 800398e:	4313      	orrs	r3, r2
 8003990:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003992:	4a34      	ldr	r2, [pc, #208]	; (8003a64 <HAL_GPIO_Init+0x354>)
 8003994:	69bb      	ldr	r3, [r7, #24]
 8003996:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003998:	4b32      	ldr	r3, [pc, #200]	; (8003a64 <HAL_GPIO_Init+0x354>)
 800399a:	68db      	ldr	r3, [r3, #12]
 800399c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800399e:	693b      	ldr	r3, [r7, #16]
 80039a0:	43db      	mvns	r3, r3
 80039a2:	69ba      	ldr	r2, [r7, #24]
 80039a4:	4013      	ands	r3, r2
 80039a6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80039a8:	683b      	ldr	r3, [r7, #0]
 80039aa:	685b      	ldr	r3, [r3, #4]
 80039ac:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d003      	beq.n	80039bc <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80039b4:	69ba      	ldr	r2, [r7, #24]
 80039b6:	693b      	ldr	r3, [r7, #16]
 80039b8:	4313      	orrs	r3, r2
 80039ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80039bc:	4a29      	ldr	r2, [pc, #164]	; (8003a64 <HAL_GPIO_Init+0x354>)
 80039be:	69bb      	ldr	r3, [r7, #24]
 80039c0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80039c2:	4b28      	ldr	r3, [pc, #160]	; (8003a64 <HAL_GPIO_Init+0x354>)
 80039c4:	685b      	ldr	r3, [r3, #4]
 80039c6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80039c8:	693b      	ldr	r3, [r7, #16]
 80039ca:	43db      	mvns	r3, r3
 80039cc:	69ba      	ldr	r2, [r7, #24]
 80039ce:	4013      	ands	r3, r2
 80039d0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80039d2:	683b      	ldr	r3, [r7, #0]
 80039d4:	685b      	ldr	r3, [r3, #4]
 80039d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d003      	beq.n	80039e6 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80039de:	69ba      	ldr	r2, [r7, #24]
 80039e0:	693b      	ldr	r3, [r7, #16]
 80039e2:	4313      	orrs	r3, r2
 80039e4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80039e6:	4a1f      	ldr	r2, [pc, #124]	; (8003a64 <HAL_GPIO_Init+0x354>)
 80039e8:	69bb      	ldr	r3, [r7, #24]
 80039ea:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80039ec:	4b1d      	ldr	r3, [pc, #116]	; (8003a64 <HAL_GPIO_Init+0x354>)
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80039f2:	693b      	ldr	r3, [r7, #16]
 80039f4:	43db      	mvns	r3, r3
 80039f6:	69ba      	ldr	r2, [r7, #24]
 80039f8:	4013      	ands	r3, r2
 80039fa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80039fc:	683b      	ldr	r3, [r7, #0]
 80039fe:	685b      	ldr	r3, [r3, #4]
 8003a00:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d003      	beq.n	8003a10 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003a08:	69ba      	ldr	r2, [r7, #24]
 8003a0a:	693b      	ldr	r3, [r7, #16]
 8003a0c:	4313      	orrs	r3, r2
 8003a0e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003a10:	4a14      	ldr	r2, [pc, #80]	; (8003a64 <HAL_GPIO_Init+0x354>)
 8003a12:	69bb      	ldr	r3, [r7, #24]
 8003a14:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003a16:	69fb      	ldr	r3, [r7, #28]
 8003a18:	3301      	adds	r3, #1
 8003a1a:	61fb      	str	r3, [r7, #28]
 8003a1c:	69fb      	ldr	r3, [r7, #28]
 8003a1e:	2b0f      	cmp	r3, #15
 8003a20:	f67f ae84 	bls.w	800372c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003a24:	bf00      	nop
 8003a26:	bf00      	nop
 8003a28:	3724      	adds	r7, #36	; 0x24
 8003a2a:	46bd      	mov	sp, r7
 8003a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a30:	4770      	bx	lr
 8003a32:	bf00      	nop
 8003a34:	40023800 	.word	0x40023800
 8003a38:	40013800 	.word	0x40013800
 8003a3c:	40020000 	.word	0x40020000
 8003a40:	40020400 	.word	0x40020400
 8003a44:	40020800 	.word	0x40020800
 8003a48:	40020c00 	.word	0x40020c00
 8003a4c:	40021000 	.word	0x40021000
 8003a50:	40021400 	.word	0x40021400
 8003a54:	40021800 	.word	0x40021800
 8003a58:	40021c00 	.word	0x40021c00
 8003a5c:	40022000 	.word	0x40022000
 8003a60:	40022400 	.word	0x40022400
 8003a64:	40013c00 	.word	0x40013c00

08003a68 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003a68:	b480      	push	{r7}
 8003a6a:	b085      	sub	sp, #20
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	6078      	str	r0, [r7, #4]
 8003a70:	460b      	mov	r3, r1
 8003a72:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	691a      	ldr	r2, [r3, #16]
 8003a78:	887b      	ldrh	r3, [r7, #2]
 8003a7a:	4013      	ands	r3, r2
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d002      	beq.n	8003a86 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003a80:	2301      	movs	r3, #1
 8003a82:	73fb      	strb	r3, [r7, #15]
 8003a84:	e001      	b.n	8003a8a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003a86:	2300      	movs	r3, #0
 8003a88:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003a8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a8c:	4618      	mov	r0, r3
 8003a8e:	3714      	adds	r7, #20
 8003a90:	46bd      	mov	sp, r7
 8003a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a96:	4770      	bx	lr

08003a98 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003a98:	b480      	push	{r7}
 8003a9a:	b083      	sub	sp, #12
 8003a9c:	af00      	add	r7, sp, #0
 8003a9e:	6078      	str	r0, [r7, #4]
 8003aa0:	460b      	mov	r3, r1
 8003aa2:	807b      	strh	r3, [r7, #2]
 8003aa4:	4613      	mov	r3, r2
 8003aa6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003aa8:	787b      	ldrb	r3, [r7, #1]
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d003      	beq.n	8003ab6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003aae:	887a      	ldrh	r2, [r7, #2]
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003ab4:	e003      	b.n	8003abe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003ab6:	887b      	ldrh	r3, [r7, #2]
 8003ab8:	041a      	lsls	r2, r3, #16
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	619a      	str	r2, [r3, #24]
}
 8003abe:	bf00      	nop
 8003ac0:	370c      	adds	r7, #12
 8003ac2:	46bd      	mov	sp, r7
 8003ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac8:	4770      	bx	lr

08003aca <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003aca:	b480      	push	{r7}
 8003acc:	b085      	sub	sp, #20
 8003ace:	af00      	add	r7, sp, #0
 8003ad0:	6078      	str	r0, [r7, #4]
 8003ad2:	460b      	mov	r3, r1
 8003ad4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	695b      	ldr	r3, [r3, #20]
 8003ada:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003adc:	887a      	ldrh	r2, [r7, #2]
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	4013      	ands	r3, r2
 8003ae2:	041a      	lsls	r2, r3, #16
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	43d9      	mvns	r1, r3
 8003ae8:	887b      	ldrh	r3, [r7, #2]
 8003aea:	400b      	ands	r3, r1
 8003aec:	431a      	orrs	r2, r3
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	619a      	str	r2, [r3, #24]
}
 8003af2:	bf00      	nop
 8003af4:	3714      	adds	r7, #20
 8003af6:	46bd      	mov	sp, r7
 8003af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003afc:	4770      	bx	lr
	...

08003b00 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003b00:	b580      	push	{r7, lr}
 8003b02:	b084      	sub	sp, #16
 8003b04:	af00      	add	r7, sp, #0
 8003b06:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d101      	bne.n	8003b12 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003b0e:	2301      	movs	r3, #1
 8003b10:	e12b      	b.n	8003d6a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b18:	b2db      	uxtb	r3, r3
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d106      	bne.n	8003b2c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	2200      	movs	r2, #0
 8003b22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003b26:	6878      	ldr	r0, [r7, #4]
 8003b28:	f7fe fa9c 	bl	8002064 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	2224      	movs	r2, #36	; 0x24
 8003b30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	681a      	ldr	r2, [r3, #0]
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	f022 0201 	bic.w	r2, r2, #1
 8003b42:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	681a      	ldr	r2, [r3, #0]
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003b52:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	681a      	ldr	r2, [r3, #0]
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003b62:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003b64:	f001 fa20 	bl	8004fa8 <HAL_RCC_GetPCLK1Freq>
 8003b68:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	685b      	ldr	r3, [r3, #4]
 8003b6e:	4a81      	ldr	r2, [pc, #516]	; (8003d74 <HAL_I2C_Init+0x274>)
 8003b70:	4293      	cmp	r3, r2
 8003b72:	d807      	bhi.n	8003b84 <HAL_I2C_Init+0x84>
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	4a80      	ldr	r2, [pc, #512]	; (8003d78 <HAL_I2C_Init+0x278>)
 8003b78:	4293      	cmp	r3, r2
 8003b7a:	bf94      	ite	ls
 8003b7c:	2301      	movls	r3, #1
 8003b7e:	2300      	movhi	r3, #0
 8003b80:	b2db      	uxtb	r3, r3
 8003b82:	e006      	b.n	8003b92 <HAL_I2C_Init+0x92>
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	4a7d      	ldr	r2, [pc, #500]	; (8003d7c <HAL_I2C_Init+0x27c>)
 8003b88:	4293      	cmp	r3, r2
 8003b8a:	bf94      	ite	ls
 8003b8c:	2301      	movls	r3, #1
 8003b8e:	2300      	movhi	r3, #0
 8003b90:	b2db      	uxtb	r3, r3
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d001      	beq.n	8003b9a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003b96:	2301      	movs	r3, #1
 8003b98:	e0e7      	b.n	8003d6a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	4a78      	ldr	r2, [pc, #480]	; (8003d80 <HAL_I2C_Init+0x280>)
 8003b9e:	fba2 2303 	umull	r2, r3, r2, r3
 8003ba2:	0c9b      	lsrs	r3, r3, #18
 8003ba4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	685b      	ldr	r3, [r3, #4]
 8003bac:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	68ba      	ldr	r2, [r7, #8]
 8003bb6:	430a      	orrs	r2, r1
 8003bb8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	6a1b      	ldr	r3, [r3, #32]
 8003bc0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	685b      	ldr	r3, [r3, #4]
 8003bc8:	4a6a      	ldr	r2, [pc, #424]	; (8003d74 <HAL_I2C_Init+0x274>)
 8003bca:	4293      	cmp	r3, r2
 8003bcc:	d802      	bhi.n	8003bd4 <HAL_I2C_Init+0xd4>
 8003bce:	68bb      	ldr	r3, [r7, #8]
 8003bd0:	3301      	adds	r3, #1
 8003bd2:	e009      	b.n	8003be8 <HAL_I2C_Init+0xe8>
 8003bd4:	68bb      	ldr	r3, [r7, #8]
 8003bd6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003bda:	fb02 f303 	mul.w	r3, r2, r3
 8003bde:	4a69      	ldr	r2, [pc, #420]	; (8003d84 <HAL_I2C_Init+0x284>)
 8003be0:	fba2 2303 	umull	r2, r3, r2, r3
 8003be4:	099b      	lsrs	r3, r3, #6
 8003be6:	3301      	adds	r3, #1
 8003be8:	687a      	ldr	r2, [r7, #4]
 8003bea:	6812      	ldr	r2, [r2, #0]
 8003bec:	430b      	orrs	r3, r1
 8003bee:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	69db      	ldr	r3, [r3, #28]
 8003bf6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003bfa:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	685b      	ldr	r3, [r3, #4]
 8003c02:	495c      	ldr	r1, [pc, #368]	; (8003d74 <HAL_I2C_Init+0x274>)
 8003c04:	428b      	cmp	r3, r1
 8003c06:	d819      	bhi.n	8003c3c <HAL_I2C_Init+0x13c>
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	1e59      	subs	r1, r3, #1
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	685b      	ldr	r3, [r3, #4]
 8003c10:	005b      	lsls	r3, r3, #1
 8003c12:	fbb1 f3f3 	udiv	r3, r1, r3
 8003c16:	1c59      	adds	r1, r3, #1
 8003c18:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003c1c:	400b      	ands	r3, r1
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d00a      	beq.n	8003c38 <HAL_I2C_Init+0x138>
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	1e59      	subs	r1, r3, #1
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	685b      	ldr	r3, [r3, #4]
 8003c2a:	005b      	lsls	r3, r3, #1
 8003c2c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003c30:	3301      	adds	r3, #1
 8003c32:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c36:	e051      	b.n	8003cdc <HAL_I2C_Init+0x1dc>
 8003c38:	2304      	movs	r3, #4
 8003c3a:	e04f      	b.n	8003cdc <HAL_I2C_Init+0x1dc>
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	689b      	ldr	r3, [r3, #8]
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d111      	bne.n	8003c68 <HAL_I2C_Init+0x168>
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	1e58      	subs	r0, r3, #1
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	6859      	ldr	r1, [r3, #4]
 8003c4c:	460b      	mov	r3, r1
 8003c4e:	005b      	lsls	r3, r3, #1
 8003c50:	440b      	add	r3, r1
 8003c52:	fbb0 f3f3 	udiv	r3, r0, r3
 8003c56:	3301      	adds	r3, #1
 8003c58:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	bf0c      	ite	eq
 8003c60:	2301      	moveq	r3, #1
 8003c62:	2300      	movne	r3, #0
 8003c64:	b2db      	uxtb	r3, r3
 8003c66:	e012      	b.n	8003c8e <HAL_I2C_Init+0x18e>
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	1e58      	subs	r0, r3, #1
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	6859      	ldr	r1, [r3, #4]
 8003c70:	460b      	mov	r3, r1
 8003c72:	009b      	lsls	r3, r3, #2
 8003c74:	440b      	add	r3, r1
 8003c76:	0099      	lsls	r1, r3, #2
 8003c78:	440b      	add	r3, r1
 8003c7a:	fbb0 f3f3 	udiv	r3, r0, r3
 8003c7e:	3301      	adds	r3, #1
 8003c80:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	bf0c      	ite	eq
 8003c88:	2301      	moveq	r3, #1
 8003c8a:	2300      	movne	r3, #0
 8003c8c:	b2db      	uxtb	r3, r3
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d001      	beq.n	8003c96 <HAL_I2C_Init+0x196>
 8003c92:	2301      	movs	r3, #1
 8003c94:	e022      	b.n	8003cdc <HAL_I2C_Init+0x1dc>
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	689b      	ldr	r3, [r3, #8]
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d10e      	bne.n	8003cbc <HAL_I2C_Init+0x1bc>
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	1e58      	subs	r0, r3, #1
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	6859      	ldr	r1, [r3, #4]
 8003ca6:	460b      	mov	r3, r1
 8003ca8:	005b      	lsls	r3, r3, #1
 8003caa:	440b      	add	r3, r1
 8003cac:	fbb0 f3f3 	udiv	r3, r0, r3
 8003cb0:	3301      	adds	r3, #1
 8003cb2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003cb6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003cba:	e00f      	b.n	8003cdc <HAL_I2C_Init+0x1dc>
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	1e58      	subs	r0, r3, #1
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	6859      	ldr	r1, [r3, #4]
 8003cc4:	460b      	mov	r3, r1
 8003cc6:	009b      	lsls	r3, r3, #2
 8003cc8:	440b      	add	r3, r1
 8003cca:	0099      	lsls	r1, r3, #2
 8003ccc:	440b      	add	r3, r1
 8003cce:	fbb0 f3f3 	udiv	r3, r0, r3
 8003cd2:	3301      	adds	r3, #1
 8003cd4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003cd8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003cdc:	6879      	ldr	r1, [r7, #4]
 8003cde:	6809      	ldr	r1, [r1, #0]
 8003ce0:	4313      	orrs	r3, r2
 8003ce2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	69da      	ldr	r2, [r3, #28]
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	6a1b      	ldr	r3, [r3, #32]
 8003cf6:	431a      	orrs	r2, r3
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	430a      	orrs	r2, r1
 8003cfe:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	689b      	ldr	r3, [r3, #8]
 8003d06:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003d0a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003d0e:	687a      	ldr	r2, [r7, #4]
 8003d10:	6911      	ldr	r1, [r2, #16]
 8003d12:	687a      	ldr	r2, [r7, #4]
 8003d14:	68d2      	ldr	r2, [r2, #12]
 8003d16:	4311      	orrs	r1, r2
 8003d18:	687a      	ldr	r2, [r7, #4]
 8003d1a:	6812      	ldr	r2, [r2, #0]
 8003d1c:	430b      	orrs	r3, r1
 8003d1e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	68db      	ldr	r3, [r3, #12]
 8003d26:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	695a      	ldr	r2, [r3, #20]
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	699b      	ldr	r3, [r3, #24]
 8003d32:	431a      	orrs	r2, r3
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	430a      	orrs	r2, r1
 8003d3a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	681a      	ldr	r2, [r3, #0]
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	f042 0201 	orr.w	r2, r2, #1
 8003d4a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	2200      	movs	r2, #0
 8003d50:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	2220      	movs	r2, #32
 8003d56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	2200      	movs	r2, #0
 8003d5e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	2200      	movs	r2, #0
 8003d64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003d68:	2300      	movs	r3, #0
}
 8003d6a:	4618      	mov	r0, r3
 8003d6c:	3710      	adds	r7, #16
 8003d6e:	46bd      	mov	sp, r7
 8003d70:	bd80      	pop	{r7, pc}
 8003d72:	bf00      	nop
 8003d74:	000186a0 	.word	0x000186a0
 8003d78:	001e847f 	.word	0x001e847f
 8003d7c:	003d08ff 	.word	0x003d08ff
 8003d80:	431bde83 	.word	0x431bde83
 8003d84:	10624dd3 	.word	0x10624dd3

08003d88 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003d88:	b580      	push	{r7, lr}
 8003d8a:	b088      	sub	sp, #32
 8003d8c:	af02      	add	r7, sp, #8
 8003d8e:	60f8      	str	r0, [r7, #12]
 8003d90:	607a      	str	r2, [r7, #4]
 8003d92:	461a      	mov	r2, r3
 8003d94:	460b      	mov	r3, r1
 8003d96:	817b      	strh	r3, [r7, #10]
 8003d98:	4613      	mov	r3, r2
 8003d9a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003d9c:	f7fe ffbc 	bl	8002d18 <HAL_GetTick>
 8003da0:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003da8:	b2db      	uxtb	r3, r3
 8003daa:	2b20      	cmp	r3, #32
 8003dac:	f040 80e0 	bne.w	8003f70 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003db0:	697b      	ldr	r3, [r7, #20]
 8003db2:	9300      	str	r3, [sp, #0]
 8003db4:	2319      	movs	r3, #25
 8003db6:	2201      	movs	r2, #1
 8003db8:	4970      	ldr	r1, [pc, #448]	; (8003f7c <HAL_I2C_Master_Transmit+0x1f4>)
 8003dba:	68f8      	ldr	r0, [r7, #12]
 8003dbc:	f000 f964 	bl	8004088 <I2C_WaitOnFlagUntilTimeout>
 8003dc0:	4603      	mov	r3, r0
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d001      	beq.n	8003dca <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003dc6:	2302      	movs	r3, #2
 8003dc8:	e0d3      	b.n	8003f72 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003dd0:	2b01      	cmp	r3, #1
 8003dd2:	d101      	bne.n	8003dd8 <HAL_I2C_Master_Transmit+0x50>
 8003dd4:	2302      	movs	r3, #2
 8003dd6:	e0cc      	b.n	8003f72 <HAL_I2C_Master_Transmit+0x1ea>
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	2201      	movs	r2, #1
 8003ddc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	f003 0301 	and.w	r3, r3, #1
 8003dea:	2b01      	cmp	r3, #1
 8003dec:	d007      	beq.n	8003dfe <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	681a      	ldr	r2, [r3, #0]
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	f042 0201 	orr.w	r2, r2, #1
 8003dfc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	681a      	ldr	r2, [r3, #0]
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003e0c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	2221      	movs	r2, #33	; 0x21
 8003e12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	2210      	movs	r2, #16
 8003e1a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	2200      	movs	r2, #0
 8003e22:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	687a      	ldr	r2, [r7, #4]
 8003e28:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	893a      	ldrh	r2, [r7, #8]
 8003e2e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e34:	b29a      	uxth	r2, r3
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	4a50      	ldr	r2, [pc, #320]	; (8003f80 <HAL_I2C_Master_Transmit+0x1f8>)
 8003e3e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003e40:	8979      	ldrh	r1, [r7, #10]
 8003e42:	697b      	ldr	r3, [r7, #20]
 8003e44:	6a3a      	ldr	r2, [r7, #32]
 8003e46:	68f8      	ldr	r0, [r7, #12]
 8003e48:	f000 f89c 	bl	8003f84 <I2C_MasterRequestWrite>
 8003e4c:	4603      	mov	r3, r0
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d001      	beq.n	8003e56 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003e52:	2301      	movs	r3, #1
 8003e54:	e08d      	b.n	8003f72 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003e56:	2300      	movs	r3, #0
 8003e58:	613b      	str	r3, [r7, #16]
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	695b      	ldr	r3, [r3, #20]
 8003e60:	613b      	str	r3, [r7, #16]
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	699b      	ldr	r3, [r3, #24]
 8003e68:	613b      	str	r3, [r7, #16]
 8003e6a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003e6c:	e066      	b.n	8003f3c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003e6e:	697a      	ldr	r2, [r7, #20]
 8003e70:	6a39      	ldr	r1, [r7, #32]
 8003e72:	68f8      	ldr	r0, [r7, #12]
 8003e74:	f000 f9de 	bl	8004234 <I2C_WaitOnTXEFlagUntilTimeout>
 8003e78:	4603      	mov	r3, r0
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d00d      	beq.n	8003e9a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e82:	2b04      	cmp	r3, #4
 8003e84:	d107      	bne.n	8003e96 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	681a      	ldr	r2, [r3, #0]
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003e94:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003e96:	2301      	movs	r3, #1
 8003e98:	e06b      	b.n	8003f72 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e9e:	781a      	ldrb	r2, [r3, #0]
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003eaa:	1c5a      	adds	r2, r3, #1
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003eb4:	b29b      	uxth	r3, r3
 8003eb6:	3b01      	subs	r3, #1
 8003eb8:	b29a      	uxth	r2, r3
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ec2:	3b01      	subs	r3, #1
 8003ec4:	b29a      	uxth	r2, r3
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	695b      	ldr	r3, [r3, #20]
 8003ed0:	f003 0304 	and.w	r3, r3, #4
 8003ed4:	2b04      	cmp	r3, #4
 8003ed6:	d11b      	bne.n	8003f10 <HAL_I2C_Master_Transmit+0x188>
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d017      	beq.n	8003f10 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ee4:	781a      	ldrb	r2, [r3, #0]
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ef0:	1c5a      	adds	r2, r3, #1
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003efa:	b29b      	uxth	r3, r3
 8003efc:	3b01      	subs	r3, #1
 8003efe:	b29a      	uxth	r2, r3
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f08:	3b01      	subs	r3, #1
 8003f0a:	b29a      	uxth	r2, r3
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003f10:	697a      	ldr	r2, [r7, #20]
 8003f12:	6a39      	ldr	r1, [r7, #32]
 8003f14:	68f8      	ldr	r0, [r7, #12]
 8003f16:	f000 f9ce 	bl	80042b6 <I2C_WaitOnBTFFlagUntilTimeout>
 8003f1a:	4603      	mov	r3, r0
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d00d      	beq.n	8003f3c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f24:	2b04      	cmp	r3, #4
 8003f26:	d107      	bne.n	8003f38 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	681a      	ldr	r2, [r3, #0]
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003f36:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003f38:	2301      	movs	r3, #1
 8003f3a:	e01a      	b.n	8003f72 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d194      	bne.n	8003e6e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	681a      	ldr	r2, [r3, #0]
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003f52:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	2220      	movs	r2, #32
 8003f58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	2200      	movs	r2, #0
 8003f60:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	2200      	movs	r2, #0
 8003f68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003f6c:	2300      	movs	r3, #0
 8003f6e:	e000      	b.n	8003f72 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003f70:	2302      	movs	r3, #2
  }
}
 8003f72:	4618      	mov	r0, r3
 8003f74:	3718      	adds	r7, #24
 8003f76:	46bd      	mov	sp, r7
 8003f78:	bd80      	pop	{r7, pc}
 8003f7a:	bf00      	nop
 8003f7c:	00100002 	.word	0x00100002
 8003f80:	ffff0000 	.word	0xffff0000

08003f84 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003f84:	b580      	push	{r7, lr}
 8003f86:	b088      	sub	sp, #32
 8003f88:	af02      	add	r7, sp, #8
 8003f8a:	60f8      	str	r0, [r7, #12]
 8003f8c:	607a      	str	r2, [r7, #4]
 8003f8e:	603b      	str	r3, [r7, #0]
 8003f90:	460b      	mov	r3, r1
 8003f92:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f98:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003f9a:	697b      	ldr	r3, [r7, #20]
 8003f9c:	2b08      	cmp	r3, #8
 8003f9e:	d006      	beq.n	8003fae <I2C_MasterRequestWrite+0x2a>
 8003fa0:	697b      	ldr	r3, [r7, #20]
 8003fa2:	2b01      	cmp	r3, #1
 8003fa4:	d003      	beq.n	8003fae <I2C_MasterRequestWrite+0x2a>
 8003fa6:	697b      	ldr	r3, [r7, #20]
 8003fa8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003fac:	d108      	bne.n	8003fc0 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	681a      	ldr	r2, [r3, #0]
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003fbc:	601a      	str	r2, [r3, #0]
 8003fbe:	e00b      	b.n	8003fd8 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fc4:	2b12      	cmp	r3, #18
 8003fc6:	d107      	bne.n	8003fd8 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	681a      	ldr	r2, [r3, #0]
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003fd6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003fd8:	683b      	ldr	r3, [r7, #0]
 8003fda:	9300      	str	r3, [sp, #0]
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	2200      	movs	r2, #0
 8003fe0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003fe4:	68f8      	ldr	r0, [r7, #12]
 8003fe6:	f000 f84f 	bl	8004088 <I2C_WaitOnFlagUntilTimeout>
 8003fea:	4603      	mov	r3, r0
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d00d      	beq.n	800400c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ffa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003ffe:	d103      	bne.n	8004008 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004006:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004008:	2303      	movs	r3, #3
 800400a:	e035      	b.n	8004078 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	691b      	ldr	r3, [r3, #16]
 8004010:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004014:	d108      	bne.n	8004028 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004016:	897b      	ldrh	r3, [r7, #10]
 8004018:	b2db      	uxtb	r3, r3
 800401a:	461a      	mov	r2, r3
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004024:	611a      	str	r2, [r3, #16]
 8004026:	e01b      	b.n	8004060 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004028:	897b      	ldrh	r3, [r7, #10]
 800402a:	11db      	asrs	r3, r3, #7
 800402c:	b2db      	uxtb	r3, r3
 800402e:	f003 0306 	and.w	r3, r3, #6
 8004032:	b2db      	uxtb	r3, r3
 8004034:	f063 030f 	orn	r3, r3, #15
 8004038:	b2da      	uxtb	r2, r3
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004040:	683b      	ldr	r3, [r7, #0]
 8004042:	687a      	ldr	r2, [r7, #4]
 8004044:	490e      	ldr	r1, [pc, #56]	; (8004080 <I2C_MasterRequestWrite+0xfc>)
 8004046:	68f8      	ldr	r0, [r7, #12]
 8004048:	f000 f875 	bl	8004136 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800404c:	4603      	mov	r3, r0
 800404e:	2b00      	cmp	r3, #0
 8004050:	d001      	beq.n	8004056 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8004052:	2301      	movs	r3, #1
 8004054:	e010      	b.n	8004078 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004056:	897b      	ldrh	r3, [r7, #10]
 8004058:	b2da      	uxtb	r2, r3
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004060:	683b      	ldr	r3, [r7, #0]
 8004062:	687a      	ldr	r2, [r7, #4]
 8004064:	4907      	ldr	r1, [pc, #28]	; (8004084 <I2C_MasterRequestWrite+0x100>)
 8004066:	68f8      	ldr	r0, [r7, #12]
 8004068:	f000 f865 	bl	8004136 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800406c:	4603      	mov	r3, r0
 800406e:	2b00      	cmp	r3, #0
 8004070:	d001      	beq.n	8004076 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8004072:	2301      	movs	r3, #1
 8004074:	e000      	b.n	8004078 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8004076:	2300      	movs	r3, #0
}
 8004078:	4618      	mov	r0, r3
 800407a:	3718      	adds	r7, #24
 800407c:	46bd      	mov	sp, r7
 800407e:	bd80      	pop	{r7, pc}
 8004080:	00010008 	.word	0x00010008
 8004084:	00010002 	.word	0x00010002

08004088 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004088:	b580      	push	{r7, lr}
 800408a:	b084      	sub	sp, #16
 800408c:	af00      	add	r7, sp, #0
 800408e:	60f8      	str	r0, [r7, #12]
 8004090:	60b9      	str	r1, [r7, #8]
 8004092:	603b      	str	r3, [r7, #0]
 8004094:	4613      	mov	r3, r2
 8004096:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004098:	e025      	b.n	80040e6 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800409a:	683b      	ldr	r3, [r7, #0]
 800409c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040a0:	d021      	beq.n	80040e6 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80040a2:	f7fe fe39 	bl	8002d18 <HAL_GetTick>
 80040a6:	4602      	mov	r2, r0
 80040a8:	69bb      	ldr	r3, [r7, #24]
 80040aa:	1ad3      	subs	r3, r2, r3
 80040ac:	683a      	ldr	r2, [r7, #0]
 80040ae:	429a      	cmp	r2, r3
 80040b0:	d302      	bcc.n	80040b8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80040b2:	683b      	ldr	r3, [r7, #0]
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d116      	bne.n	80040e6 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	2200      	movs	r2, #0
 80040bc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	2220      	movs	r2, #32
 80040c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	2200      	movs	r2, #0
 80040ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040d2:	f043 0220 	orr.w	r2, r3, #32
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	2200      	movs	r2, #0
 80040de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80040e2:	2301      	movs	r3, #1
 80040e4:	e023      	b.n	800412e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80040e6:	68bb      	ldr	r3, [r7, #8]
 80040e8:	0c1b      	lsrs	r3, r3, #16
 80040ea:	b2db      	uxtb	r3, r3
 80040ec:	2b01      	cmp	r3, #1
 80040ee:	d10d      	bne.n	800410c <I2C_WaitOnFlagUntilTimeout+0x84>
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	695b      	ldr	r3, [r3, #20]
 80040f6:	43da      	mvns	r2, r3
 80040f8:	68bb      	ldr	r3, [r7, #8]
 80040fa:	4013      	ands	r3, r2
 80040fc:	b29b      	uxth	r3, r3
 80040fe:	2b00      	cmp	r3, #0
 8004100:	bf0c      	ite	eq
 8004102:	2301      	moveq	r3, #1
 8004104:	2300      	movne	r3, #0
 8004106:	b2db      	uxtb	r3, r3
 8004108:	461a      	mov	r2, r3
 800410a:	e00c      	b.n	8004126 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	699b      	ldr	r3, [r3, #24]
 8004112:	43da      	mvns	r2, r3
 8004114:	68bb      	ldr	r3, [r7, #8]
 8004116:	4013      	ands	r3, r2
 8004118:	b29b      	uxth	r3, r3
 800411a:	2b00      	cmp	r3, #0
 800411c:	bf0c      	ite	eq
 800411e:	2301      	moveq	r3, #1
 8004120:	2300      	movne	r3, #0
 8004122:	b2db      	uxtb	r3, r3
 8004124:	461a      	mov	r2, r3
 8004126:	79fb      	ldrb	r3, [r7, #7]
 8004128:	429a      	cmp	r2, r3
 800412a:	d0b6      	beq.n	800409a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800412c:	2300      	movs	r3, #0
}
 800412e:	4618      	mov	r0, r3
 8004130:	3710      	adds	r7, #16
 8004132:	46bd      	mov	sp, r7
 8004134:	bd80      	pop	{r7, pc}

08004136 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004136:	b580      	push	{r7, lr}
 8004138:	b084      	sub	sp, #16
 800413a:	af00      	add	r7, sp, #0
 800413c:	60f8      	str	r0, [r7, #12]
 800413e:	60b9      	str	r1, [r7, #8]
 8004140:	607a      	str	r2, [r7, #4]
 8004142:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004144:	e051      	b.n	80041ea <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	695b      	ldr	r3, [r3, #20]
 800414c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004150:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004154:	d123      	bne.n	800419e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	681a      	ldr	r2, [r3, #0]
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004164:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800416e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	2200      	movs	r2, #0
 8004174:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	2220      	movs	r2, #32
 800417a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	2200      	movs	r2, #0
 8004182:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800418a:	f043 0204 	orr.w	r2, r3, #4
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	2200      	movs	r2, #0
 8004196:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800419a:	2301      	movs	r3, #1
 800419c:	e046      	b.n	800422c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041a4:	d021      	beq.n	80041ea <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80041a6:	f7fe fdb7 	bl	8002d18 <HAL_GetTick>
 80041aa:	4602      	mov	r2, r0
 80041ac:	683b      	ldr	r3, [r7, #0]
 80041ae:	1ad3      	subs	r3, r2, r3
 80041b0:	687a      	ldr	r2, [r7, #4]
 80041b2:	429a      	cmp	r2, r3
 80041b4:	d302      	bcc.n	80041bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d116      	bne.n	80041ea <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	2200      	movs	r2, #0
 80041c0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	2220      	movs	r2, #32
 80041c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	2200      	movs	r2, #0
 80041ce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041d6:	f043 0220 	orr.w	r2, r3, #32
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	2200      	movs	r2, #0
 80041e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80041e6:	2301      	movs	r3, #1
 80041e8:	e020      	b.n	800422c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80041ea:	68bb      	ldr	r3, [r7, #8]
 80041ec:	0c1b      	lsrs	r3, r3, #16
 80041ee:	b2db      	uxtb	r3, r3
 80041f0:	2b01      	cmp	r3, #1
 80041f2:	d10c      	bne.n	800420e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	695b      	ldr	r3, [r3, #20]
 80041fa:	43da      	mvns	r2, r3
 80041fc:	68bb      	ldr	r3, [r7, #8]
 80041fe:	4013      	ands	r3, r2
 8004200:	b29b      	uxth	r3, r3
 8004202:	2b00      	cmp	r3, #0
 8004204:	bf14      	ite	ne
 8004206:	2301      	movne	r3, #1
 8004208:	2300      	moveq	r3, #0
 800420a:	b2db      	uxtb	r3, r3
 800420c:	e00b      	b.n	8004226 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	699b      	ldr	r3, [r3, #24]
 8004214:	43da      	mvns	r2, r3
 8004216:	68bb      	ldr	r3, [r7, #8]
 8004218:	4013      	ands	r3, r2
 800421a:	b29b      	uxth	r3, r3
 800421c:	2b00      	cmp	r3, #0
 800421e:	bf14      	ite	ne
 8004220:	2301      	movne	r3, #1
 8004222:	2300      	moveq	r3, #0
 8004224:	b2db      	uxtb	r3, r3
 8004226:	2b00      	cmp	r3, #0
 8004228:	d18d      	bne.n	8004146 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800422a:	2300      	movs	r3, #0
}
 800422c:	4618      	mov	r0, r3
 800422e:	3710      	adds	r7, #16
 8004230:	46bd      	mov	sp, r7
 8004232:	bd80      	pop	{r7, pc}

08004234 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004234:	b580      	push	{r7, lr}
 8004236:	b084      	sub	sp, #16
 8004238:	af00      	add	r7, sp, #0
 800423a:	60f8      	str	r0, [r7, #12]
 800423c:	60b9      	str	r1, [r7, #8]
 800423e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004240:	e02d      	b.n	800429e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004242:	68f8      	ldr	r0, [r7, #12]
 8004244:	f000 f878 	bl	8004338 <I2C_IsAcknowledgeFailed>
 8004248:	4603      	mov	r3, r0
 800424a:	2b00      	cmp	r3, #0
 800424c:	d001      	beq.n	8004252 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800424e:	2301      	movs	r3, #1
 8004250:	e02d      	b.n	80042ae <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004252:	68bb      	ldr	r3, [r7, #8]
 8004254:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004258:	d021      	beq.n	800429e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800425a:	f7fe fd5d 	bl	8002d18 <HAL_GetTick>
 800425e:	4602      	mov	r2, r0
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	1ad3      	subs	r3, r2, r3
 8004264:	68ba      	ldr	r2, [r7, #8]
 8004266:	429a      	cmp	r2, r3
 8004268:	d302      	bcc.n	8004270 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800426a:	68bb      	ldr	r3, [r7, #8]
 800426c:	2b00      	cmp	r3, #0
 800426e:	d116      	bne.n	800429e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	2200      	movs	r2, #0
 8004274:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	2220      	movs	r2, #32
 800427a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	2200      	movs	r2, #0
 8004282:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800428a:	f043 0220 	orr.w	r2, r3, #32
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	2200      	movs	r2, #0
 8004296:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800429a:	2301      	movs	r3, #1
 800429c:	e007      	b.n	80042ae <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	695b      	ldr	r3, [r3, #20]
 80042a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80042a8:	2b80      	cmp	r3, #128	; 0x80
 80042aa:	d1ca      	bne.n	8004242 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80042ac:	2300      	movs	r3, #0
}
 80042ae:	4618      	mov	r0, r3
 80042b0:	3710      	adds	r7, #16
 80042b2:	46bd      	mov	sp, r7
 80042b4:	bd80      	pop	{r7, pc}

080042b6 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80042b6:	b580      	push	{r7, lr}
 80042b8:	b084      	sub	sp, #16
 80042ba:	af00      	add	r7, sp, #0
 80042bc:	60f8      	str	r0, [r7, #12]
 80042be:	60b9      	str	r1, [r7, #8]
 80042c0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80042c2:	e02d      	b.n	8004320 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80042c4:	68f8      	ldr	r0, [r7, #12]
 80042c6:	f000 f837 	bl	8004338 <I2C_IsAcknowledgeFailed>
 80042ca:	4603      	mov	r3, r0
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d001      	beq.n	80042d4 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80042d0:	2301      	movs	r3, #1
 80042d2:	e02d      	b.n	8004330 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80042d4:	68bb      	ldr	r3, [r7, #8]
 80042d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042da:	d021      	beq.n	8004320 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80042dc:	f7fe fd1c 	bl	8002d18 <HAL_GetTick>
 80042e0:	4602      	mov	r2, r0
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	1ad3      	subs	r3, r2, r3
 80042e6:	68ba      	ldr	r2, [r7, #8]
 80042e8:	429a      	cmp	r2, r3
 80042ea:	d302      	bcc.n	80042f2 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80042ec:	68bb      	ldr	r3, [r7, #8]
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d116      	bne.n	8004320 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	2200      	movs	r2, #0
 80042f6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	2220      	movs	r2, #32
 80042fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	2200      	movs	r2, #0
 8004304:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800430c:	f043 0220 	orr.w	r2, r3, #32
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	2200      	movs	r2, #0
 8004318:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800431c:	2301      	movs	r3, #1
 800431e:	e007      	b.n	8004330 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	695b      	ldr	r3, [r3, #20]
 8004326:	f003 0304 	and.w	r3, r3, #4
 800432a:	2b04      	cmp	r3, #4
 800432c:	d1ca      	bne.n	80042c4 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800432e:	2300      	movs	r3, #0
}
 8004330:	4618      	mov	r0, r3
 8004332:	3710      	adds	r7, #16
 8004334:	46bd      	mov	sp, r7
 8004336:	bd80      	pop	{r7, pc}

08004338 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004338:	b480      	push	{r7}
 800433a:	b083      	sub	sp, #12
 800433c:	af00      	add	r7, sp, #0
 800433e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	695b      	ldr	r3, [r3, #20]
 8004346:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800434a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800434e:	d11b      	bne.n	8004388 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004358:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	2200      	movs	r2, #0
 800435e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	2220      	movs	r2, #32
 8004364:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	2200      	movs	r2, #0
 800436c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004374:	f043 0204 	orr.w	r2, r3, #4
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	2200      	movs	r2, #0
 8004380:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004384:	2301      	movs	r3, #1
 8004386:	e000      	b.n	800438a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004388:	2300      	movs	r3, #0
}
 800438a:	4618      	mov	r0, r3
 800438c:	370c      	adds	r7, #12
 800438e:	46bd      	mov	sp, r7
 8004390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004394:	4770      	bx	lr

08004396 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004396:	b480      	push	{r7}
 8004398:	b083      	sub	sp, #12
 800439a:	af00      	add	r7, sp, #0
 800439c:	6078      	str	r0, [r7, #4]
 800439e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80043a6:	b2db      	uxtb	r3, r3
 80043a8:	2b20      	cmp	r3, #32
 80043aa:	d129      	bne.n	8004400 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	2224      	movs	r2, #36	; 0x24
 80043b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	681a      	ldr	r2, [r3, #0]
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	f022 0201 	bic.w	r2, r2, #1
 80043c2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f022 0210 	bic.w	r2, r2, #16
 80043d2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	683a      	ldr	r2, [r7, #0]
 80043e0:	430a      	orrs	r2, r1
 80043e2:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	681a      	ldr	r2, [r3, #0]
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	f042 0201 	orr.w	r2, r2, #1
 80043f2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	2220      	movs	r2, #32
 80043f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80043fc:	2300      	movs	r3, #0
 80043fe:	e000      	b.n	8004402 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 8004400:	2302      	movs	r3, #2
  }
}
 8004402:	4618      	mov	r0, r3
 8004404:	370c      	adds	r7, #12
 8004406:	46bd      	mov	sp, r7
 8004408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800440c:	4770      	bx	lr

0800440e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800440e:	b480      	push	{r7}
 8004410:	b085      	sub	sp, #20
 8004412:	af00      	add	r7, sp, #0
 8004414:	6078      	str	r0, [r7, #4]
 8004416:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8004418:	2300      	movs	r3, #0
 800441a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004422:	b2db      	uxtb	r3, r3
 8004424:	2b20      	cmp	r3, #32
 8004426:	d12a      	bne.n	800447e <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	2224      	movs	r2, #36	; 0x24
 800442c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	681a      	ldr	r2, [r3, #0]
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	f022 0201 	bic.w	r2, r2, #1
 800443e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004446:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8004448:	89fb      	ldrh	r3, [r7, #14]
 800444a:	f023 030f 	bic.w	r3, r3, #15
 800444e:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8004450:	683b      	ldr	r3, [r7, #0]
 8004452:	b29a      	uxth	r2, r3
 8004454:	89fb      	ldrh	r3, [r7, #14]
 8004456:	4313      	orrs	r3, r2
 8004458:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	89fa      	ldrh	r2, [r7, #14]
 8004460:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	681a      	ldr	r2, [r3, #0]
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	f042 0201 	orr.w	r2, r2, #1
 8004470:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	2220      	movs	r2, #32
 8004476:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800447a:	2300      	movs	r3, #0
 800447c:	e000      	b.n	8004480 <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 800447e:	2302      	movs	r3, #2
  }
}
 8004480:	4618      	mov	r0, r3
 8004482:	3714      	adds	r7, #20
 8004484:	46bd      	mov	sp, r7
 8004486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800448a:	4770      	bx	lr

0800448c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800448c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800448e:	b08f      	sub	sp, #60	; 0x3c
 8004490:	af0a      	add	r7, sp, #40	; 0x28
 8004492:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	2b00      	cmp	r3, #0
 8004498:	d101      	bne.n	800449e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800449a:	2301      	movs	r3, #1
 800449c:	e10f      	b.n	80046be <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 80044aa:	b2db      	uxtb	r3, r3
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d106      	bne.n	80044be <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	2200      	movs	r2, #0
 80044b4:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80044b8:	6878      	ldr	r0, [r7, #4]
 80044ba:	f7fd ffe3 	bl	8002484 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	2203      	movs	r2, #3
 80044c2:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80044c6:	68bb      	ldr	r3, [r7, #8]
 80044c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d102      	bne.n	80044d8 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	2200      	movs	r2, #0
 80044d6:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	4618      	mov	r0, r3
 80044de:	f003 fb94 	bl	8007c0a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	603b      	str	r3, [r7, #0]
 80044e8:	687e      	ldr	r6, [r7, #4]
 80044ea:	466d      	mov	r5, sp
 80044ec:	f106 0410 	add.w	r4, r6, #16
 80044f0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80044f2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80044f4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80044f6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80044f8:	e894 0003 	ldmia.w	r4, {r0, r1}
 80044fc:	e885 0003 	stmia.w	r5, {r0, r1}
 8004500:	1d33      	adds	r3, r6, #4
 8004502:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004504:	6838      	ldr	r0, [r7, #0]
 8004506:	f003 fb1f 	bl	8007b48 <USB_CoreInit>
 800450a:	4603      	mov	r3, r0
 800450c:	2b00      	cmp	r3, #0
 800450e:	d005      	beq.n	800451c <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	2202      	movs	r2, #2
 8004514:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8004518:	2301      	movs	r3, #1
 800451a:	e0d0      	b.n	80046be <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	2100      	movs	r1, #0
 8004522:	4618      	mov	r0, r3
 8004524:	f003 fb82 	bl	8007c2c <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004528:	2300      	movs	r3, #0
 800452a:	73fb      	strb	r3, [r7, #15]
 800452c:	e04a      	b.n	80045c4 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800452e:	7bfa      	ldrb	r2, [r7, #15]
 8004530:	6879      	ldr	r1, [r7, #4]
 8004532:	4613      	mov	r3, r2
 8004534:	00db      	lsls	r3, r3, #3
 8004536:	4413      	add	r3, r2
 8004538:	009b      	lsls	r3, r3, #2
 800453a:	440b      	add	r3, r1
 800453c:	333d      	adds	r3, #61	; 0x3d
 800453e:	2201      	movs	r2, #1
 8004540:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004542:	7bfa      	ldrb	r2, [r7, #15]
 8004544:	6879      	ldr	r1, [r7, #4]
 8004546:	4613      	mov	r3, r2
 8004548:	00db      	lsls	r3, r3, #3
 800454a:	4413      	add	r3, r2
 800454c:	009b      	lsls	r3, r3, #2
 800454e:	440b      	add	r3, r1
 8004550:	333c      	adds	r3, #60	; 0x3c
 8004552:	7bfa      	ldrb	r2, [r7, #15]
 8004554:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8004556:	7bfa      	ldrb	r2, [r7, #15]
 8004558:	7bfb      	ldrb	r3, [r7, #15]
 800455a:	b298      	uxth	r0, r3
 800455c:	6879      	ldr	r1, [r7, #4]
 800455e:	4613      	mov	r3, r2
 8004560:	00db      	lsls	r3, r3, #3
 8004562:	4413      	add	r3, r2
 8004564:	009b      	lsls	r3, r3, #2
 8004566:	440b      	add	r3, r1
 8004568:	3344      	adds	r3, #68	; 0x44
 800456a:	4602      	mov	r2, r0
 800456c:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800456e:	7bfa      	ldrb	r2, [r7, #15]
 8004570:	6879      	ldr	r1, [r7, #4]
 8004572:	4613      	mov	r3, r2
 8004574:	00db      	lsls	r3, r3, #3
 8004576:	4413      	add	r3, r2
 8004578:	009b      	lsls	r3, r3, #2
 800457a:	440b      	add	r3, r1
 800457c:	3340      	adds	r3, #64	; 0x40
 800457e:	2200      	movs	r2, #0
 8004580:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004582:	7bfa      	ldrb	r2, [r7, #15]
 8004584:	6879      	ldr	r1, [r7, #4]
 8004586:	4613      	mov	r3, r2
 8004588:	00db      	lsls	r3, r3, #3
 800458a:	4413      	add	r3, r2
 800458c:	009b      	lsls	r3, r3, #2
 800458e:	440b      	add	r3, r1
 8004590:	3348      	adds	r3, #72	; 0x48
 8004592:	2200      	movs	r2, #0
 8004594:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004596:	7bfa      	ldrb	r2, [r7, #15]
 8004598:	6879      	ldr	r1, [r7, #4]
 800459a:	4613      	mov	r3, r2
 800459c:	00db      	lsls	r3, r3, #3
 800459e:	4413      	add	r3, r2
 80045a0:	009b      	lsls	r3, r3, #2
 80045a2:	440b      	add	r3, r1
 80045a4:	334c      	adds	r3, #76	; 0x4c
 80045a6:	2200      	movs	r2, #0
 80045a8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80045aa:	7bfa      	ldrb	r2, [r7, #15]
 80045ac:	6879      	ldr	r1, [r7, #4]
 80045ae:	4613      	mov	r3, r2
 80045b0:	00db      	lsls	r3, r3, #3
 80045b2:	4413      	add	r3, r2
 80045b4:	009b      	lsls	r3, r3, #2
 80045b6:	440b      	add	r3, r1
 80045b8:	3354      	adds	r3, #84	; 0x54
 80045ba:	2200      	movs	r2, #0
 80045bc:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80045be:	7bfb      	ldrb	r3, [r7, #15]
 80045c0:	3301      	adds	r3, #1
 80045c2:	73fb      	strb	r3, [r7, #15]
 80045c4:	7bfa      	ldrb	r2, [r7, #15]
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	685b      	ldr	r3, [r3, #4]
 80045ca:	429a      	cmp	r2, r3
 80045cc:	d3af      	bcc.n	800452e <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80045ce:	2300      	movs	r3, #0
 80045d0:	73fb      	strb	r3, [r7, #15]
 80045d2:	e044      	b.n	800465e <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80045d4:	7bfa      	ldrb	r2, [r7, #15]
 80045d6:	6879      	ldr	r1, [r7, #4]
 80045d8:	4613      	mov	r3, r2
 80045da:	00db      	lsls	r3, r3, #3
 80045dc:	4413      	add	r3, r2
 80045de:	009b      	lsls	r3, r3, #2
 80045e0:	440b      	add	r3, r1
 80045e2:	f203 237d 	addw	r3, r3, #637	; 0x27d
 80045e6:	2200      	movs	r2, #0
 80045e8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80045ea:	7bfa      	ldrb	r2, [r7, #15]
 80045ec:	6879      	ldr	r1, [r7, #4]
 80045ee:	4613      	mov	r3, r2
 80045f0:	00db      	lsls	r3, r3, #3
 80045f2:	4413      	add	r3, r2
 80045f4:	009b      	lsls	r3, r3, #2
 80045f6:	440b      	add	r3, r1
 80045f8:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 80045fc:	7bfa      	ldrb	r2, [r7, #15]
 80045fe:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004600:	7bfa      	ldrb	r2, [r7, #15]
 8004602:	6879      	ldr	r1, [r7, #4]
 8004604:	4613      	mov	r3, r2
 8004606:	00db      	lsls	r3, r3, #3
 8004608:	4413      	add	r3, r2
 800460a:	009b      	lsls	r3, r3, #2
 800460c:	440b      	add	r3, r1
 800460e:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8004612:	2200      	movs	r2, #0
 8004614:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004616:	7bfa      	ldrb	r2, [r7, #15]
 8004618:	6879      	ldr	r1, [r7, #4]
 800461a:	4613      	mov	r3, r2
 800461c:	00db      	lsls	r3, r3, #3
 800461e:	4413      	add	r3, r2
 8004620:	009b      	lsls	r3, r3, #2
 8004622:	440b      	add	r3, r1
 8004624:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8004628:	2200      	movs	r2, #0
 800462a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800462c:	7bfa      	ldrb	r2, [r7, #15]
 800462e:	6879      	ldr	r1, [r7, #4]
 8004630:	4613      	mov	r3, r2
 8004632:	00db      	lsls	r3, r3, #3
 8004634:	4413      	add	r3, r2
 8004636:	009b      	lsls	r3, r3, #2
 8004638:	440b      	add	r3, r1
 800463a:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 800463e:	2200      	movs	r2, #0
 8004640:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004642:	7bfa      	ldrb	r2, [r7, #15]
 8004644:	6879      	ldr	r1, [r7, #4]
 8004646:	4613      	mov	r3, r2
 8004648:	00db      	lsls	r3, r3, #3
 800464a:	4413      	add	r3, r2
 800464c:	009b      	lsls	r3, r3, #2
 800464e:	440b      	add	r3, r1
 8004650:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8004654:	2200      	movs	r2, #0
 8004656:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004658:	7bfb      	ldrb	r3, [r7, #15]
 800465a:	3301      	adds	r3, #1
 800465c:	73fb      	strb	r3, [r7, #15]
 800465e:	7bfa      	ldrb	r2, [r7, #15]
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	685b      	ldr	r3, [r3, #4]
 8004664:	429a      	cmp	r2, r3
 8004666:	d3b5      	bcc.n	80045d4 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	603b      	str	r3, [r7, #0]
 800466e:	687e      	ldr	r6, [r7, #4]
 8004670:	466d      	mov	r5, sp
 8004672:	f106 0410 	add.w	r4, r6, #16
 8004676:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004678:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800467a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800467c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800467e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004682:	e885 0003 	stmia.w	r5, {r0, r1}
 8004686:	1d33      	adds	r3, r6, #4
 8004688:	cb0e      	ldmia	r3, {r1, r2, r3}
 800468a:	6838      	ldr	r0, [r7, #0]
 800468c:	f003 fb1a 	bl	8007cc4 <USB_DevInit>
 8004690:	4603      	mov	r3, r0
 8004692:	2b00      	cmp	r3, #0
 8004694:	d005      	beq.n	80046a2 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	2202      	movs	r2, #2
 800469a:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 800469e:	2301      	movs	r3, #1
 80046a0:	e00d      	b.n	80046be <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	2200      	movs	r2, #0
 80046a6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	2201      	movs	r2, #1
 80046ae:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	4618      	mov	r0, r3
 80046b8:	f003 fce5 	bl	8008086 <USB_DevDisconnect>

  return HAL_OK;
 80046bc:	2300      	movs	r3, #0
}
 80046be:	4618      	mov	r0, r3
 80046c0:	3714      	adds	r7, #20
 80046c2:	46bd      	mov	sp, r7
 80046c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

080046c8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80046c8:	b580      	push	{r7, lr}
 80046ca:	b086      	sub	sp, #24
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d101      	bne.n	80046da <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80046d6:	2301      	movs	r3, #1
 80046d8:	e267      	b.n	8004baa <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	f003 0301 	and.w	r3, r3, #1
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d075      	beq.n	80047d2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80046e6:	4b88      	ldr	r3, [pc, #544]	; (8004908 <HAL_RCC_OscConfig+0x240>)
 80046e8:	689b      	ldr	r3, [r3, #8]
 80046ea:	f003 030c 	and.w	r3, r3, #12
 80046ee:	2b04      	cmp	r3, #4
 80046f0:	d00c      	beq.n	800470c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80046f2:	4b85      	ldr	r3, [pc, #532]	; (8004908 <HAL_RCC_OscConfig+0x240>)
 80046f4:	689b      	ldr	r3, [r3, #8]
 80046f6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80046fa:	2b08      	cmp	r3, #8
 80046fc:	d112      	bne.n	8004724 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80046fe:	4b82      	ldr	r3, [pc, #520]	; (8004908 <HAL_RCC_OscConfig+0x240>)
 8004700:	685b      	ldr	r3, [r3, #4]
 8004702:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004706:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800470a:	d10b      	bne.n	8004724 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800470c:	4b7e      	ldr	r3, [pc, #504]	; (8004908 <HAL_RCC_OscConfig+0x240>)
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004714:	2b00      	cmp	r3, #0
 8004716:	d05b      	beq.n	80047d0 <HAL_RCC_OscConfig+0x108>
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	685b      	ldr	r3, [r3, #4]
 800471c:	2b00      	cmp	r3, #0
 800471e:	d157      	bne.n	80047d0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004720:	2301      	movs	r3, #1
 8004722:	e242      	b.n	8004baa <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	685b      	ldr	r3, [r3, #4]
 8004728:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800472c:	d106      	bne.n	800473c <HAL_RCC_OscConfig+0x74>
 800472e:	4b76      	ldr	r3, [pc, #472]	; (8004908 <HAL_RCC_OscConfig+0x240>)
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	4a75      	ldr	r2, [pc, #468]	; (8004908 <HAL_RCC_OscConfig+0x240>)
 8004734:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004738:	6013      	str	r3, [r2, #0]
 800473a:	e01d      	b.n	8004778 <HAL_RCC_OscConfig+0xb0>
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	685b      	ldr	r3, [r3, #4]
 8004740:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004744:	d10c      	bne.n	8004760 <HAL_RCC_OscConfig+0x98>
 8004746:	4b70      	ldr	r3, [pc, #448]	; (8004908 <HAL_RCC_OscConfig+0x240>)
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	4a6f      	ldr	r2, [pc, #444]	; (8004908 <HAL_RCC_OscConfig+0x240>)
 800474c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004750:	6013      	str	r3, [r2, #0]
 8004752:	4b6d      	ldr	r3, [pc, #436]	; (8004908 <HAL_RCC_OscConfig+0x240>)
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	4a6c      	ldr	r2, [pc, #432]	; (8004908 <HAL_RCC_OscConfig+0x240>)
 8004758:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800475c:	6013      	str	r3, [r2, #0]
 800475e:	e00b      	b.n	8004778 <HAL_RCC_OscConfig+0xb0>
 8004760:	4b69      	ldr	r3, [pc, #420]	; (8004908 <HAL_RCC_OscConfig+0x240>)
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	4a68      	ldr	r2, [pc, #416]	; (8004908 <HAL_RCC_OscConfig+0x240>)
 8004766:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800476a:	6013      	str	r3, [r2, #0]
 800476c:	4b66      	ldr	r3, [pc, #408]	; (8004908 <HAL_RCC_OscConfig+0x240>)
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	4a65      	ldr	r2, [pc, #404]	; (8004908 <HAL_RCC_OscConfig+0x240>)
 8004772:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004776:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	685b      	ldr	r3, [r3, #4]
 800477c:	2b00      	cmp	r3, #0
 800477e:	d013      	beq.n	80047a8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004780:	f7fe faca 	bl	8002d18 <HAL_GetTick>
 8004784:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004786:	e008      	b.n	800479a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004788:	f7fe fac6 	bl	8002d18 <HAL_GetTick>
 800478c:	4602      	mov	r2, r0
 800478e:	693b      	ldr	r3, [r7, #16]
 8004790:	1ad3      	subs	r3, r2, r3
 8004792:	2b64      	cmp	r3, #100	; 0x64
 8004794:	d901      	bls.n	800479a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004796:	2303      	movs	r3, #3
 8004798:	e207      	b.n	8004baa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800479a:	4b5b      	ldr	r3, [pc, #364]	; (8004908 <HAL_RCC_OscConfig+0x240>)
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d0f0      	beq.n	8004788 <HAL_RCC_OscConfig+0xc0>
 80047a6:	e014      	b.n	80047d2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047a8:	f7fe fab6 	bl	8002d18 <HAL_GetTick>
 80047ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80047ae:	e008      	b.n	80047c2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80047b0:	f7fe fab2 	bl	8002d18 <HAL_GetTick>
 80047b4:	4602      	mov	r2, r0
 80047b6:	693b      	ldr	r3, [r7, #16]
 80047b8:	1ad3      	subs	r3, r2, r3
 80047ba:	2b64      	cmp	r3, #100	; 0x64
 80047bc:	d901      	bls.n	80047c2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80047be:	2303      	movs	r3, #3
 80047c0:	e1f3      	b.n	8004baa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80047c2:	4b51      	ldr	r3, [pc, #324]	; (8004908 <HAL_RCC_OscConfig+0x240>)
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d1f0      	bne.n	80047b0 <HAL_RCC_OscConfig+0xe8>
 80047ce:	e000      	b.n	80047d2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80047d0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	f003 0302 	and.w	r3, r3, #2
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d063      	beq.n	80048a6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80047de:	4b4a      	ldr	r3, [pc, #296]	; (8004908 <HAL_RCC_OscConfig+0x240>)
 80047e0:	689b      	ldr	r3, [r3, #8]
 80047e2:	f003 030c 	and.w	r3, r3, #12
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d00b      	beq.n	8004802 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80047ea:	4b47      	ldr	r3, [pc, #284]	; (8004908 <HAL_RCC_OscConfig+0x240>)
 80047ec:	689b      	ldr	r3, [r3, #8]
 80047ee:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80047f2:	2b08      	cmp	r3, #8
 80047f4:	d11c      	bne.n	8004830 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80047f6:	4b44      	ldr	r3, [pc, #272]	; (8004908 <HAL_RCC_OscConfig+0x240>)
 80047f8:	685b      	ldr	r3, [r3, #4]
 80047fa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d116      	bne.n	8004830 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004802:	4b41      	ldr	r3, [pc, #260]	; (8004908 <HAL_RCC_OscConfig+0x240>)
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	f003 0302 	and.w	r3, r3, #2
 800480a:	2b00      	cmp	r3, #0
 800480c:	d005      	beq.n	800481a <HAL_RCC_OscConfig+0x152>
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	68db      	ldr	r3, [r3, #12]
 8004812:	2b01      	cmp	r3, #1
 8004814:	d001      	beq.n	800481a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004816:	2301      	movs	r3, #1
 8004818:	e1c7      	b.n	8004baa <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800481a:	4b3b      	ldr	r3, [pc, #236]	; (8004908 <HAL_RCC_OscConfig+0x240>)
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	691b      	ldr	r3, [r3, #16]
 8004826:	00db      	lsls	r3, r3, #3
 8004828:	4937      	ldr	r1, [pc, #220]	; (8004908 <HAL_RCC_OscConfig+0x240>)
 800482a:	4313      	orrs	r3, r2
 800482c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800482e:	e03a      	b.n	80048a6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	68db      	ldr	r3, [r3, #12]
 8004834:	2b00      	cmp	r3, #0
 8004836:	d020      	beq.n	800487a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004838:	4b34      	ldr	r3, [pc, #208]	; (800490c <HAL_RCC_OscConfig+0x244>)
 800483a:	2201      	movs	r2, #1
 800483c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800483e:	f7fe fa6b 	bl	8002d18 <HAL_GetTick>
 8004842:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004844:	e008      	b.n	8004858 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004846:	f7fe fa67 	bl	8002d18 <HAL_GetTick>
 800484a:	4602      	mov	r2, r0
 800484c:	693b      	ldr	r3, [r7, #16]
 800484e:	1ad3      	subs	r3, r2, r3
 8004850:	2b02      	cmp	r3, #2
 8004852:	d901      	bls.n	8004858 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004854:	2303      	movs	r3, #3
 8004856:	e1a8      	b.n	8004baa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004858:	4b2b      	ldr	r3, [pc, #172]	; (8004908 <HAL_RCC_OscConfig+0x240>)
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	f003 0302 	and.w	r3, r3, #2
 8004860:	2b00      	cmp	r3, #0
 8004862:	d0f0      	beq.n	8004846 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004864:	4b28      	ldr	r3, [pc, #160]	; (8004908 <HAL_RCC_OscConfig+0x240>)
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	691b      	ldr	r3, [r3, #16]
 8004870:	00db      	lsls	r3, r3, #3
 8004872:	4925      	ldr	r1, [pc, #148]	; (8004908 <HAL_RCC_OscConfig+0x240>)
 8004874:	4313      	orrs	r3, r2
 8004876:	600b      	str	r3, [r1, #0]
 8004878:	e015      	b.n	80048a6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800487a:	4b24      	ldr	r3, [pc, #144]	; (800490c <HAL_RCC_OscConfig+0x244>)
 800487c:	2200      	movs	r2, #0
 800487e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004880:	f7fe fa4a 	bl	8002d18 <HAL_GetTick>
 8004884:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004886:	e008      	b.n	800489a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004888:	f7fe fa46 	bl	8002d18 <HAL_GetTick>
 800488c:	4602      	mov	r2, r0
 800488e:	693b      	ldr	r3, [r7, #16]
 8004890:	1ad3      	subs	r3, r2, r3
 8004892:	2b02      	cmp	r3, #2
 8004894:	d901      	bls.n	800489a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004896:	2303      	movs	r3, #3
 8004898:	e187      	b.n	8004baa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800489a:	4b1b      	ldr	r3, [pc, #108]	; (8004908 <HAL_RCC_OscConfig+0x240>)
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	f003 0302 	and.w	r3, r3, #2
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d1f0      	bne.n	8004888 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	f003 0308 	and.w	r3, r3, #8
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d036      	beq.n	8004920 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	695b      	ldr	r3, [r3, #20]
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d016      	beq.n	80048e8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80048ba:	4b15      	ldr	r3, [pc, #84]	; (8004910 <HAL_RCC_OscConfig+0x248>)
 80048bc:	2201      	movs	r2, #1
 80048be:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80048c0:	f7fe fa2a 	bl	8002d18 <HAL_GetTick>
 80048c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80048c6:	e008      	b.n	80048da <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80048c8:	f7fe fa26 	bl	8002d18 <HAL_GetTick>
 80048cc:	4602      	mov	r2, r0
 80048ce:	693b      	ldr	r3, [r7, #16]
 80048d0:	1ad3      	subs	r3, r2, r3
 80048d2:	2b02      	cmp	r3, #2
 80048d4:	d901      	bls.n	80048da <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80048d6:	2303      	movs	r3, #3
 80048d8:	e167      	b.n	8004baa <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80048da:	4b0b      	ldr	r3, [pc, #44]	; (8004908 <HAL_RCC_OscConfig+0x240>)
 80048dc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80048de:	f003 0302 	and.w	r3, r3, #2
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d0f0      	beq.n	80048c8 <HAL_RCC_OscConfig+0x200>
 80048e6:	e01b      	b.n	8004920 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80048e8:	4b09      	ldr	r3, [pc, #36]	; (8004910 <HAL_RCC_OscConfig+0x248>)
 80048ea:	2200      	movs	r2, #0
 80048ec:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80048ee:	f7fe fa13 	bl	8002d18 <HAL_GetTick>
 80048f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80048f4:	e00e      	b.n	8004914 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80048f6:	f7fe fa0f 	bl	8002d18 <HAL_GetTick>
 80048fa:	4602      	mov	r2, r0
 80048fc:	693b      	ldr	r3, [r7, #16]
 80048fe:	1ad3      	subs	r3, r2, r3
 8004900:	2b02      	cmp	r3, #2
 8004902:	d907      	bls.n	8004914 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004904:	2303      	movs	r3, #3
 8004906:	e150      	b.n	8004baa <HAL_RCC_OscConfig+0x4e2>
 8004908:	40023800 	.word	0x40023800
 800490c:	42470000 	.word	0x42470000
 8004910:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004914:	4b88      	ldr	r3, [pc, #544]	; (8004b38 <HAL_RCC_OscConfig+0x470>)
 8004916:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004918:	f003 0302 	and.w	r3, r3, #2
 800491c:	2b00      	cmp	r3, #0
 800491e:	d1ea      	bne.n	80048f6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	f003 0304 	and.w	r3, r3, #4
 8004928:	2b00      	cmp	r3, #0
 800492a:	f000 8097 	beq.w	8004a5c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800492e:	2300      	movs	r3, #0
 8004930:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004932:	4b81      	ldr	r3, [pc, #516]	; (8004b38 <HAL_RCC_OscConfig+0x470>)
 8004934:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004936:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800493a:	2b00      	cmp	r3, #0
 800493c:	d10f      	bne.n	800495e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800493e:	2300      	movs	r3, #0
 8004940:	60bb      	str	r3, [r7, #8]
 8004942:	4b7d      	ldr	r3, [pc, #500]	; (8004b38 <HAL_RCC_OscConfig+0x470>)
 8004944:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004946:	4a7c      	ldr	r2, [pc, #496]	; (8004b38 <HAL_RCC_OscConfig+0x470>)
 8004948:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800494c:	6413      	str	r3, [r2, #64]	; 0x40
 800494e:	4b7a      	ldr	r3, [pc, #488]	; (8004b38 <HAL_RCC_OscConfig+0x470>)
 8004950:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004952:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004956:	60bb      	str	r3, [r7, #8]
 8004958:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800495a:	2301      	movs	r3, #1
 800495c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800495e:	4b77      	ldr	r3, [pc, #476]	; (8004b3c <HAL_RCC_OscConfig+0x474>)
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004966:	2b00      	cmp	r3, #0
 8004968:	d118      	bne.n	800499c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800496a:	4b74      	ldr	r3, [pc, #464]	; (8004b3c <HAL_RCC_OscConfig+0x474>)
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	4a73      	ldr	r2, [pc, #460]	; (8004b3c <HAL_RCC_OscConfig+0x474>)
 8004970:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004974:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004976:	f7fe f9cf 	bl	8002d18 <HAL_GetTick>
 800497a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800497c:	e008      	b.n	8004990 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800497e:	f7fe f9cb 	bl	8002d18 <HAL_GetTick>
 8004982:	4602      	mov	r2, r0
 8004984:	693b      	ldr	r3, [r7, #16]
 8004986:	1ad3      	subs	r3, r2, r3
 8004988:	2b02      	cmp	r3, #2
 800498a:	d901      	bls.n	8004990 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800498c:	2303      	movs	r3, #3
 800498e:	e10c      	b.n	8004baa <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004990:	4b6a      	ldr	r3, [pc, #424]	; (8004b3c <HAL_RCC_OscConfig+0x474>)
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004998:	2b00      	cmp	r3, #0
 800499a:	d0f0      	beq.n	800497e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	689b      	ldr	r3, [r3, #8]
 80049a0:	2b01      	cmp	r3, #1
 80049a2:	d106      	bne.n	80049b2 <HAL_RCC_OscConfig+0x2ea>
 80049a4:	4b64      	ldr	r3, [pc, #400]	; (8004b38 <HAL_RCC_OscConfig+0x470>)
 80049a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049a8:	4a63      	ldr	r2, [pc, #396]	; (8004b38 <HAL_RCC_OscConfig+0x470>)
 80049aa:	f043 0301 	orr.w	r3, r3, #1
 80049ae:	6713      	str	r3, [r2, #112]	; 0x70
 80049b0:	e01c      	b.n	80049ec <HAL_RCC_OscConfig+0x324>
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	689b      	ldr	r3, [r3, #8]
 80049b6:	2b05      	cmp	r3, #5
 80049b8:	d10c      	bne.n	80049d4 <HAL_RCC_OscConfig+0x30c>
 80049ba:	4b5f      	ldr	r3, [pc, #380]	; (8004b38 <HAL_RCC_OscConfig+0x470>)
 80049bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049be:	4a5e      	ldr	r2, [pc, #376]	; (8004b38 <HAL_RCC_OscConfig+0x470>)
 80049c0:	f043 0304 	orr.w	r3, r3, #4
 80049c4:	6713      	str	r3, [r2, #112]	; 0x70
 80049c6:	4b5c      	ldr	r3, [pc, #368]	; (8004b38 <HAL_RCC_OscConfig+0x470>)
 80049c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049ca:	4a5b      	ldr	r2, [pc, #364]	; (8004b38 <HAL_RCC_OscConfig+0x470>)
 80049cc:	f043 0301 	orr.w	r3, r3, #1
 80049d0:	6713      	str	r3, [r2, #112]	; 0x70
 80049d2:	e00b      	b.n	80049ec <HAL_RCC_OscConfig+0x324>
 80049d4:	4b58      	ldr	r3, [pc, #352]	; (8004b38 <HAL_RCC_OscConfig+0x470>)
 80049d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049d8:	4a57      	ldr	r2, [pc, #348]	; (8004b38 <HAL_RCC_OscConfig+0x470>)
 80049da:	f023 0301 	bic.w	r3, r3, #1
 80049de:	6713      	str	r3, [r2, #112]	; 0x70
 80049e0:	4b55      	ldr	r3, [pc, #340]	; (8004b38 <HAL_RCC_OscConfig+0x470>)
 80049e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049e4:	4a54      	ldr	r2, [pc, #336]	; (8004b38 <HAL_RCC_OscConfig+0x470>)
 80049e6:	f023 0304 	bic.w	r3, r3, #4
 80049ea:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	689b      	ldr	r3, [r3, #8]
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d015      	beq.n	8004a20 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80049f4:	f7fe f990 	bl	8002d18 <HAL_GetTick>
 80049f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80049fa:	e00a      	b.n	8004a12 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80049fc:	f7fe f98c 	bl	8002d18 <HAL_GetTick>
 8004a00:	4602      	mov	r2, r0
 8004a02:	693b      	ldr	r3, [r7, #16]
 8004a04:	1ad3      	subs	r3, r2, r3
 8004a06:	f241 3288 	movw	r2, #5000	; 0x1388
 8004a0a:	4293      	cmp	r3, r2
 8004a0c:	d901      	bls.n	8004a12 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004a0e:	2303      	movs	r3, #3
 8004a10:	e0cb      	b.n	8004baa <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004a12:	4b49      	ldr	r3, [pc, #292]	; (8004b38 <HAL_RCC_OscConfig+0x470>)
 8004a14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a16:	f003 0302 	and.w	r3, r3, #2
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d0ee      	beq.n	80049fc <HAL_RCC_OscConfig+0x334>
 8004a1e:	e014      	b.n	8004a4a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004a20:	f7fe f97a 	bl	8002d18 <HAL_GetTick>
 8004a24:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004a26:	e00a      	b.n	8004a3e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004a28:	f7fe f976 	bl	8002d18 <HAL_GetTick>
 8004a2c:	4602      	mov	r2, r0
 8004a2e:	693b      	ldr	r3, [r7, #16]
 8004a30:	1ad3      	subs	r3, r2, r3
 8004a32:	f241 3288 	movw	r2, #5000	; 0x1388
 8004a36:	4293      	cmp	r3, r2
 8004a38:	d901      	bls.n	8004a3e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004a3a:	2303      	movs	r3, #3
 8004a3c:	e0b5      	b.n	8004baa <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004a3e:	4b3e      	ldr	r3, [pc, #248]	; (8004b38 <HAL_RCC_OscConfig+0x470>)
 8004a40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a42:	f003 0302 	and.w	r3, r3, #2
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d1ee      	bne.n	8004a28 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004a4a:	7dfb      	ldrb	r3, [r7, #23]
 8004a4c:	2b01      	cmp	r3, #1
 8004a4e:	d105      	bne.n	8004a5c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004a50:	4b39      	ldr	r3, [pc, #228]	; (8004b38 <HAL_RCC_OscConfig+0x470>)
 8004a52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a54:	4a38      	ldr	r2, [pc, #224]	; (8004b38 <HAL_RCC_OscConfig+0x470>)
 8004a56:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004a5a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	699b      	ldr	r3, [r3, #24]
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	f000 80a1 	beq.w	8004ba8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004a66:	4b34      	ldr	r3, [pc, #208]	; (8004b38 <HAL_RCC_OscConfig+0x470>)
 8004a68:	689b      	ldr	r3, [r3, #8]
 8004a6a:	f003 030c 	and.w	r3, r3, #12
 8004a6e:	2b08      	cmp	r3, #8
 8004a70:	d05c      	beq.n	8004b2c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	699b      	ldr	r3, [r3, #24]
 8004a76:	2b02      	cmp	r3, #2
 8004a78:	d141      	bne.n	8004afe <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004a7a:	4b31      	ldr	r3, [pc, #196]	; (8004b40 <HAL_RCC_OscConfig+0x478>)
 8004a7c:	2200      	movs	r2, #0
 8004a7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a80:	f7fe f94a 	bl	8002d18 <HAL_GetTick>
 8004a84:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004a86:	e008      	b.n	8004a9a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004a88:	f7fe f946 	bl	8002d18 <HAL_GetTick>
 8004a8c:	4602      	mov	r2, r0
 8004a8e:	693b      	ldr	r3, [r7, #16]
 8004a90:	1ad3      	subs	r3, r2, r3
 8004a92:	2b02      	cmp	r3, #2
 8004a94:	d901      	bls.n	8004a9a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004a96:	2303      	movs	r3, #3
 8004a98:	e087      	b.n	8004baa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004a9a:	4b27      	ldr	r3, [pc, #156]	; (8004b38 <HAL_RCC_OscConfig+0x470>)
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d1f0      	bne.n	8004a88 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	69da      	ldr	r2, [r3, #28]
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	6a1b      	ldr	r3, [r3, #32]
 8004aae:	431a      	orrs	r2, r3
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ab4:	019b      	lsls	r3, r3, #6
 8004ab6:	431a      	orrs	r2, r3
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004abc:	085b      	lsrs	r3, r3, #1
 8004abe:	3b01      	subs	r3, #1
 8004ac0:	041b      	lsls	r3, r3, #16
 8004ac2:	431a      	orrs	r2, r3
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ac8:	061b      	lsls	r3, r3, #24
 8004aca:	491b      	ldr	r1, [pc, #108]	; (8004b38 <HAL_RCC_OscConfig+0x470>)
 8004acc:	4313      	orrs	r3, r2
 8004ace:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004ad0:	4b1b      	ldr	r3, [pc, #108]	; (8004b40 <HAL_RCC_OscConfig+0x478>)
 8004ad2:	2201      	movs	r2, #1
 8004ad4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ad6:	f7fe f91f 	bl	8002d18 <HAL_GetTick>
 8004ada:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004adc:	e008      	b.n	8004af0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004ade:	f7fe f91b 	bl	8002d18 <HAL_GetTick>
 8004ae2:	4602      	mov	r2, r0
 8004ae4:	693b      	ldr	r3, [r7, #16]
 8004ae6:	1ad3      	subs	r3, r2, r3
 8004ae8:	2b02      	cmp	r3, #2
 8004aea:	d901      	bls.n	8004af0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004aec:	2303      	movs	r3, #3
 8004aee:	e05c      	b.n	8004baa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004af0:	4b11      	ldr	r3, [pc, #68]	; (8004b38 <HAL_RCC_OscConfig+0x470>)
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d0f0      	beq.n	8004ade <HAL_RCC_OscConfig+0x416>
 8004afc:	e054      	b.n	8004ba8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004afe:	4b10      	ldr	r3, [pc, #64]	; (8004b40 <HAL_RCC_OscConfig+0x478>)
 8004b00:	2200      	movs	r2, #0
 8004b02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b04:	f7fe f908 	bl	8002d18 <HAL_GetTick>
 8004b08:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b0a:	e008      	b.n	8004b1e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004b0c:	f7fe f904 	bl	8002d18 <HAL_GetTick>
 8004b10:	4602      	mov	r2, r0
 8004b12:	693b      	ldr	r3, [r7, #16]
 8004b14:	1ad3      	subs	r3, r2, r3
 8004b16:	2b02      	cmp	r3, #2
 8004b18:	d901      	bls.n	8004b1e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004b1a:	2303      	movs	r3, #3
 8004b1c:	e045      	b.n	8004baa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b1e:	4b06      	ldr	r3, [pc, #24]	; (8004b38 <HAL_RCC_OscConfig+0x470>)
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d1f0      	bne.n	8004b0c <HAL_RCC_OscConfig+0x444>
 8004b2a:	e03d      	b.n	8004ba8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	699b      	ldr	r3, [r3, #24]
 8004b30:	2b01      	cmp	r3, #1
 8004b32:	d107      	bne.n	8004b44 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004b34:	2301      	movs	r3, #1
 8004b36:	e038      	b.n	8004baa <HAL_RCC_OscConfig+0x4e2>
 8004b38:	40023800 	.word	0x40023800
 8004b3c:	40007000 	.word	0x40007000
 8004b40:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004b44:	4b1b      	ldr	r3, [pc, #108]	; (8004bb4 <HAL_RCC_OscConfig+0x4ec>)
 8004b46:	685b      	ldr	r3, [r3, #4]
 8004b48:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	699b      	ldr	r3, [r3, #24]
 8004b4e:	2b01      	cmp	r3, #1
 8004b50:	d028      	beq.n	8004ba4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004b5c:	429a      	cmp	r2, r3
 8004b5e:	d121      	bne.n	8004ba4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004b6a:	429a      	cmp	r2, r3
 8004b6c:	d11a      	bne.n	8004ba4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004b6e:	68fa      	ldr	r2, [r7, #12]
 8004b70:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004b74:	4013      	ands	r3, r2
 8004b76:	687a      	ldr	r2, [r7, #4]
 8004b78:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004b7a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004b7c:	4293      	cmp	r3, r2
 8004b7e:	d111      	bne.n	8004ba4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b8a:	085b      	lsrs	r3, r3, #1
 8004b8c:	3b01      	subs	r3, #1
 8004b8e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004b90:	429a      	cmp	r2, r3
 8004b92:	d107      	bne.n	8004ba4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b9e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004ba0:	429a      	cmp	r2, r3
 8004ba2:	d001      	beq.n	8004ba8 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004ba4:	2301      	movs	r3, #1
 8004ba6:	e000      	b.n	8004baa <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004ba8:	2300      	movs	r3, #0
}
 8004baa:	4618      	mov	r0, r3
 8004bac:	3718      	adds	r7, #24
 8004bae:	46bd      	mov	sp, r7
 8004bb0:	bd80      	pop	{r7, pc}
 8004bb2:	bf00      	nop
 8004bb4:	40023800 	.word	0x40023800

08004bb8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004bb8:	b580      	push	{r7, lr}
 8004bba:	b084      	sub	sp, #16
 8004bbc:	af00      	add	r7, sp, #0
 8004bbe:	6078      	str	r0, [r7, #4]
 8004bc0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d101      	bne.n	8004bcc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004bc8:	2301      	movs	r3, #1
 8004bca:	e0cc      	b.n	8004d66 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004bcc:	4b68      	ldr	r3, [pc, #416]	; (8004d70 <HAL_RCC_ClockConfig+0x1b8>)
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	f003 030f 	and.w	r3, r3, #15
 8004bd4:	683a      	ldr	r2, [r7, #0]
 8004bd6:	429a      	cmp	r2, r3
 8004bd8:	d90c      	bls.n	8004bf4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004bda:	4b65      	ldr	r3, [pc, #404]	; (8004d70 <HAL_RCC_ClockConfig+0x1b8>)
 8004bdc:	683a      	ldr	r2, [r7, #0]
 8004bde:	b2d2      	uxtb	r2, r2
 8004be0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004be2:	4b63      	ldr	r3, [pc, #396]	; (8004d70 <HAL_RCC_ClockConfig+0x1b8>)
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	f003 030f 	and.w	r3, r3, #15
 8004bea:	683a      	ldr	r2, [r7, #0]
 8004bec:	429a      	cmp	r2, r3
 8004bee:	d001      	beq.n	8004bf4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004bf0:	2301      	movs	r3, #1
 8004bf2:	e0b8      	b.n	8004d66 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	f003 0302 	and.w	r3, r3, #2
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d020      	beq.n	8004c42 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	f003 0304 	and.w	r3, r3, #4
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d005      	beq.n	8004c18 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004c0c:	4b59      	ldr	r3, [pc, #356]	; (8004d74 <HAL_RCC_ClockConfig+0x1bc>)
 8004c0e:	689b      	ldr	r3, [r3, #8]
 8004c10:	4a58      	ldr	r2, [pc, #352]	; (8004d74 <HAL_RCC_ClockConfig+0x1bc>)
 8004c12:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004c16:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	f003 0308 	and.w	r3, r3, #8
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d005      	beq.n	8004c30 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004c24:	4b53      	ldr	r3, [pc, #332]	; (8004d74 <HAL_RCC_ClockConfig+0x1bc>)
 8004c26:	689b      	ldr	r3, [r3, #8]
 8004c28:	4a52      	ldr	r2, [pc, #328]	; (8004d74 <HAL_RCC_ClockConfig+0x1bc>)
 8004c2a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004c2e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004c30:	4b50      	ldr	r3, [pc, #320]	; (8004d74 <HAL_RCC_ClockConfig+0x1bc>)
 8004c32:	689b      	ldr	r3, [r3, #8]
 8004c34:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	689b      	ldr	r3, [r3, #8]
 8004c3c:	494d      	ldr	r1, [pc, #308]	; (8004d74 <HAL_RCC_ClockConfig+0x1bc>)
 8004c3e:	4313      	orrs	r3, r2
 8004c40:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	f003 0301 	and.w	r3, r3, #1
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d044      	beq.n	8004cd8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	685b      	ldr	r3, [r3, #4]
 8004c52:	2b01      	cmp	r3, #1
 8004c54:	d107      	bne.n	8004c66 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004c56:	4b47      	ldr	r3, [pc, #284]	; (8004d74 <HAL_RCC_ClockConfig+0x1bc>)
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d119      	bne.n	8004c96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004c62:	2301      	movs	r3, #1
 8004c64:	e07f      	b.n	8004d66 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	685b      	ldr	r3, [r3, #4]
 8004c6a:	2b02      	cmp	r3, #2
 8004c6c:	d003      	beq.n	8004c76 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004c72:	2b03      	cmp	r3, #3
 8004c74:	d107      	bne.n	8004c86 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004c76:	4b3f      	ldr	r3, [pc, #252]	; (8004d74 <HAL_RCC_ClockConfig+0x1bc>)
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d109      	bne.n	8004c96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004c82:	2301      	movs	r3, #1
 8004c84:	e06f      	b.n	8004d66 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c86:	4b3b      	ldr	r3, [pc, #236]	; (8004d74 <HAL_RCC_ClockConfig+0x1bc>)
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	f003 0302 	and.w	r3, r3, #2
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d101      	bne.n	8004c96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004c92:	2301      	movs	r3, #1
 8004c94:	e067      	b.n	8004d66 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004c96:	4b37      	ldr	r3, [pc, #220]	; (8004d74 <HAL_RCC_ClockConfig+0x1bc>)
 8004c98:	689b      	ldr	r3, [r3, #8]
 8004c9a:	f023 0203 	bic.w	r2, r3, #3
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	685b      	ldr	r3, [r3, #4]
 8004ca2:	4934      	ldr	r1, [pc, #208]	; (8004d74 <HAL_RCC_ClockConfig+0x1bc>)
 8004ca4:	4313      	orrs	r3, r2
 8004ca6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004ca8:	f7fe f836 	bl	8002d18 <HAL_GetTick>
 8004cac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004cae:	e00a      	b.n	8004cc6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004cb0:	f7fe f832 	bl	8002d18 <HAL_GetTick>
 8004cb4:	4602      	mov	r2, r0
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	1ad3      	subs	r3, r2, r3
 8004cba:	f241 3288 	movw	r2, #5000	; 0x1388
 8004cbe:	4293      	cmp	r3, r2
 8004cc0:	d901      	bls.n	8004cc6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004cc2:	2303      	movs	r3, #3
 8004cc4:	e04f      	b.n	8004d66 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004cc6:	4b2b      	ldr	r3, [pc, #172]	; (8004d74 <HAL_RCC_ClockConfig+0x1bc>)
 8004cc8:	689b      	ldr	r3, [r3, #8]
 8004cca:	f003 020c 	and.w	r2, r3, #12
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	685b      	ldr	r3, [r3, #4]
 8004cd2:	009b      	lsls	r3, r3, #2
 8004cd4:	429a      	cmp	r2, r3
 8004cd6:	d1eb      	bne.n	8004cb0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004cd8:	4b25      	ldr	r3, [pc, #148]	; (8004d70 <HAL_RCC_ClockConfig+0x1b8>)
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	f003 030f 	and.w	r3, r3, #15
 8004ce0:	683a      	ldr	r2, [r7, #0]
 8004ce2:	429a      	cmp	r2, r3
 8004ce4:	d20c      	bcs.n	8004d00 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ce6:	4b22      	ldr	r3, [pc, #136]	; (8004d70 <HAL_RCC_ClockConfig+0x1b8>)
 8004ce8:	683a      	ldr	r2, [r7, #0]
 8004cea:	b2d2      	uxtb	r2, r2
 8004cec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004cee:	4b20      	ldr	r3, [pc, #128]	; (8004d70 <HAL_RCC_ClockConfig+0x1b8>)
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	f003 030f 	and.w	r3, r3, #15
 8004cf6:	683a      	ldr	r2, [r7, #0]
 8004cf8:	429a      	cmp	r2, r3
 8004cfa:	d001      	beq.n	8004d00 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004cfc:	2301      	movs	r3, #1
 8004cfe:	e032      	b.n	8004d66 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	f003 0304 	and.w	r3, r3, #4
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d008      	beq.n	8004d1e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004d0c:	4b19      	ldr	r3, [pc, #100]	; (8004d74 <HAL_RCC_ClockConfig+0x1bc>)
 8004d0e:	689b      	ldr	r3, [r3, #8]
 8004d10:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	68db      	ldr	r3, [r3, #12]
 8004d18:	4916      	ldr	r1, [pc, #88]	; (8004d74 <HAL_RCC_ClockConfig+0x1bc>)
 8004d1a:	4313      	orrs	r3, r2
 8004d1c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	f003 0308 	and.w	r3, r3, #8
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d009      	beq.n	8004d3e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004d2a:	4b12      	ldr	r3, [pc, #72]	; (8004d74 <HAL_RCC_ClockConfig+0x1bc>)
 8004d2c:	689b      	ldr	r3, [r3, #8]
 8004d2e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	691b      	ldr	r3, [r3, #16]
 8004d36:	00db      	lsls	r3, r3, #3
 8004d38:	490e      	ldr	r1, [pc, #56]	; (8004d74 <HAL_RCC_ClockConfig+0x1bc>)
 8004d3a:	4313      	orrs	r3, r2
 8004d3c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004d3e:	f000 f821 	bl	8004d84 <HAL_RCC_GetSysClockFreq>
 8004d42:	4602      	mov	r2, r0
 8004d44:	4b0b      	ldr	r3, [pc, #44]	; (8004d74 <HAL_RCC_ClockConfig+0x1bc>)
 8004d46:	689b      	ldr	r3, [r3, #8]
 8004d48:	091b      	lsrs	r3, r3, #4
 8004d4a:	f003 030f 	and.w	r3, r3, #15
 8004d4e:	490a      	ldr	r1, [pc, #40]	; (8004d78 <HAL_RCC_ClockConfig+0x1c0>)
 8004d50:	5ccb      	ldrb	r3, [r1, r3]
 8004d52:	fa22 f303 	lsr.w	r3, r2, r3
 8004d56:	4a09      	ldr	r2, [pc, #36]	; (8004d7c <HAL_RCC_ClockConfig+0x1c4>)
 8004d58:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004d5a:	4b09      	ldr	r3, [pc, #36]	; (8004d80 <HAL_RCC_ClockConfig+0x1c8>)
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	4618      	mov	r0, r3
 8004d60:	f7fd ff96 	bl	8002c90 <HAL_InitTick>

  return HAL_OK;
 8004d64:	2300      	movs	r3, #0
}
 8004d66:	4618      	mov	r0, r3
 8004d68:	3710      	adds	r7, #16
 8004d6a:	46bd      	mov	sp, r7
 8004d6c:	bd80      	pop	{r7, pc}
 8004d6e:	bf00      	nop
 8004d70:	40023c00 	.word	0x40023c00
 8004d74:	40023800 	.word	0x40023800
 8004d78:	080097c8 	.word	0x080097c8
 8004d7c:	20000008 	.word	0x20000008
 8004d80:	2000000c 	.word	0x2000000c

08004d84 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004d84:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004d88:	b094      	sub	sp, #80	; 0x50
 8004d8a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004d8c:	2300      	movs	r3, #0
 8004d8e:	647b      	str	r3, [r7, #68]	; 0x44
 8004d90:	2300      	movs	r3, #0
 8004d92:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004d94:	2300      	movs	r3, #0
 8004d96:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8004d98:	2300      	movs	r3, #0
 8004d9a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004d9c:	4b79      	ldr	r3, [pc, #484]	; (8004f84 <HAL_RCC_GetSysClockFreq+0x200>)
 8004d9e:	689b      	ldr	r3, [r3, #8]
 8004da0:	f003 030c 	and.w	r3, r3, #12
 8004da4:	2b08      	cmp	r3, #8
 8004da6:	d00d      	beq.n	8004dc4 <HAL_RCC_GetSysClockFreq+0x40>
 8004da8:	2b08      	cmp	r3, #8
 8004daa:	f200 80e1 	bhi.w	8004f70 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d002      	beq.n	8004db8 <HAL_RCC_GetSysClockFreq+0x34>
 8004db2:	2b04      	cmp	r3, #4
 8004db4:	d003      	beq.n	8004dbe <HAL_RCC_GetSysClockFreq+0x3a>
 8004db6:	e0db      	b.n	8004f70 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004db8:	4b73      	ldr	r3, [pc, #460]	; (8004f88 <HAL_RCC_GetSysClockFreq+0x204>)
 8004dba:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8004dbc:	e0db      	b.n	8004f76 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004dbe:	4b73      	ldr	r3, [pc, #460]	; (8004f8c <HAL_RCC_GetSysClockFreq+0x208>)
 8004dc0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004dc2:	e0d8      	b.n	8004f76 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004dc4:	4b6f      	ldr	r3, [pc, #444]	; (8004f84 <HAL_RCC_GetSysClockFreq+0x200>)
 8004dc6:	685b      	ldr	r3, [r3, #4]
 8004dc8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004dcc:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004dce:	4b6d      	ldr	r3, [pc, #436]	; (8004f84 <HAL_RCC_GetSysClockFreq+0x200>)
 8004dd0:	685b      	ldr	r3, [r3, #4]
 8004dd2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d063      	beq.n	8004ea2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004dda:	4b6a      	ldr	r3, [pc, #424]	; (8004f84 <HAL_RCC_GetSysClockFreq+0x200>)
 8004ddc:	685b      	ldr	r3, [r3, #4]
 8004dde:	099b      	lsrs	r3, r3, #6
 8004de0:	2200      	movs	r2, #0
 8004de2:	63bb      	str	r3, [r7, #56]	; 0x38
 8004de4:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004de6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004de8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004dec:	633b      	str	r3, [r7, #48]	; 0x30
 8004dee:	2300      	movs	r3, #0
 8004df0:	637b      	str	r3, [r7, #52]	; 0x34
 8004df2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8004df6:	4622      	mov	r2, r4
 8004df8:	462b      	mov	r3, r5
 8004dfa:	f04f 0000 	mov.w	r0, #0
 8004dfe:	f04f 0100 	mov.w	r1, #0
 8004e02:	0159      	lsls	r1, r3, #5
 8004e04:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004e08:	0150      	lsls	r0, r2, #5
 8004e0a:	4602      	mov	r2, r0
 8004e0c:	460b      	mov	r3, r1
 8004e0e:	4621      	mov	r1, r4
 8004e10:	1a51      	subs	r1, r2, r1
 8004e12:	6139      	str	r1, [r7, #16]
 8004e14:	4629      	mov	r1, r5
 8004e16:	eb63 0301 	sbc.w	r3, r3, r1
 8004e1a:	617b      	str	r3, [r7, #20]
 8004e1c:	f04f 0200 	mov.w	r2, #0
 8004e20:	f04f 0300 	mov.w	r3, #0
 8004e24:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004e28:	4659      	mov	r1, fp
 8004e2a:	018b      	lsls	r3, r1, #6
 8004e2c:	4651      	mov	r1, sl
 8004e2e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004e32:	4651      	mov	r1, sl
 8004e34:	018a      	lsls	r2, r1, #6
 8004e36:	4651      	mov	r1, sl
 8004e38:	ebb2 0801 	subs.w	r8, r2, r1
 8004e3c:	4659      	mov	r1, fp
 8004e3e:	eb63 0901 	sbc.w	r9, r3, r1
 8004e42:	f04f 0200 	mov.w	r2, #0
 8004e46:	f04f 0300 	mov.w	r3, #0
 8004e4a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004e4e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004e52:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004e56:	4690      	mov	r8, r2
 8004e58:	4699      	mov	r9, r3
 8004e5a:	4623      	mov	r3, r4
 8004e5c:	eb18 0303 	adds.w	r3, r8, r3
 8004e60:	60bb      	str	r3, [r7, #8]
 8004e62:	462b      	mov	r3, r5
 8004e64:	eb49 0303 	adc.w	r3, r9, r3
 8004e68:	60fb      	str	r3, [r7, #12]
 8004e6a:	f04f 0200 	mov.w	r2, #0
 8004e6e:	f04f 0300 	mov.w	r3, #0
 8004e72:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004e76:	4629      	mov	r1, r5
 8004e78:	024b      	lsls	r3, r1, #9
 8004e7a:	4621      	mov	r1, r4
 8004e7c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004e80:	4621      	mov	r1, r4
 8004e82:	024a      	lsls	r2, r1, #9
 8004e84:	4610      	mov	r0, r2
 8004e86:	4619      	mov	r1, r3
 8004e88:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004e8a:	2200      	movs	r2, #0
 8004e8c:	62bb      	str	r3, [r7, #40]	; 0x28
 8004e8e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004e90:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004e94:	f7fb fdf2 	bl	8000a7c <__aeabi_uldivmod>
 8004e98:	4602      	mov	r2, r0
 8004e9a:	460b      	mov	r3, r1
 8004e9c:	4613      	mov	r3, r2
 8004e9e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004ea0:	e058      	b.n	8004f54 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004ea2:	4b38      	ldr	r3, [pc, #224]	; (8004f84 <HAL_RCC_GetSysClockFreq+0x200>)
 8004ea4:	685b      	ldr	r3, [r3, #4]
 8004ea6:	099b      	lsrs	r3, r3, #6
 8004ea8:	2200      	movs	r2, #0
 8004eaa:	4618      	mov	r0, r3
 8004eac:	4611      	mov	r1, r2
 8004eae:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004eb2:	623b      	str	r3, [r7, #32]
 8004eb4:	2300      	movs	r3, #0
 8004eb6:	627b      	str	r3, [r7, #36]	; 0x24
 8004eb8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004ebc:	4642      	mov	r2, r8
 8004ebe:	464b      	mov	r3, r9
 8004ec0:	f04f 0000 	mov.w	r0, #0
 8004ec4:	f04f 0100 	mov.w	r1, #0
 8004ec8:	0159      	lsls	r1, r3, #5
 8004eca:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004ece:	0150      	lsls	r0, r2, #5
 8004ed0:	4602      	mov	r2, r0
 8004ed2:	460b      	mov	r3, r1
 8004ed4:	4641      	mov	r1, r8
 8004ed6:	ebb2 0a01 	subs.w	sl, r2, r1
 8004eda:	4649      	mov	r1, r9
 8004edc:	eb63 0b01 	sbc.w	fp, r3, r1
 8004ee0:	f04f 0200 	mov.w	r2, #0
 8004ee4:	f04f 0300 	mov.w	r3, #0
 8004ee8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004eec:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004ef0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004ef4:	ebb2 040a 	subs.w	r4, r2, sl
 8004ef8:	eb63 050b 	sbc.w	r5, r3, fp
 8004efc:	f04f 0200 	mov.w	r2, #0
 8004f00:	f04f 0300 	mov.w	r3, #0
 8004f04:	00eb      	lsls	r3, r5, #3
 8004f06:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004f0a:	00e2      	lsls	r2, r4, #3
 8004f0c:	4614      	mov	r4, r2
 8004f0e:	461d      	mov	r5, r3
 8004f10:	4643      	mov	r3, r8
 8004f12:	18e3      	adds	r3, r4, r3
 8004f14:	603b      	str	r3, [r7, #0]
 8004f16:	464b      	mov	r3, r9
 8004f18:	eb45 0303 	adc.w	r3, r5, r3
 8004f1c:	607b      	str	r3, [r7, #4]
 8004f1e:	f04f 0200 	mov.w	r2, #0
 8004f22:	f04f 0300 	mov.w	r3, #0
 8004f26:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004f2a:	4629      	mov	r1, r5
 8004f2c:	028b      	lsls	r3, r1, #10
 8004f2e:	4621      	mov	r1, r4
 8004f30:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004f34:	4621      	mov	r1, r4
 8004f36:	028a      	lsls	r2, r1, #10
 8004f38:	4610      	mov	r0, r2
 8004f3a:	4619      	mov	r1, r3
 8004f3c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004f3e:	2200      	movs	r2, #0
 8004f40:	61bb      	str	r3, [r7, #24]
 8004f42:	61fa      	str	r2, [r7, #28]
 8004f44:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004f48:	f7fb fd98 	bl	8000a7c <__aeabi_uldivmod>
 8004f4c:	4602      	mov	r2, r0
 8004f4e:	460b      	mov	r3, r1
 8004f50:	4613      	mov	r3, r2
 8004f52:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004f54:	4b0b      	ldr	r3, [pc, #44]	; (8004f84 <HAL_RCC_GetSysClockFreq+0x200>)
 8004f56:	685b      	ldr	r3, [r3, #4]
 8004f58:	0c1b      	lsrs	r3, r3, #16
 8004f5a:	f003 0303 	and.w	r3, r3, #3
 8004f5e:	3301      	adds	r3, #1
 8004f60:	005b      	lsls	r3, r3, #1
 8004f62:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8004f64:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004f66:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004f68:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f6c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004f6e:	e002      	b.n	8004f76 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004f70:	4b05      	ldr	r3, [pc, #20]	; (8004f88 <HAL_RCC_GetSysClockFreq+0x204>)
 8004f72:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004f74:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004f76:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8004f78:	4618      	mov	r0, r3
 8004f7a:	3750      	adds	r7, #80	; 0x50
 8004f7c:	46bd      	mov	sp, r7
 8004f7e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004f82:	bf00      	nop
 8004f84:	40023800 	.word	0x40023800
 8004f88:	00f42400 	.word	0x00f42400
 8004f8c:	007a1200 	.word	0x007a1200

08004f90 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004f90:	b480      	push	{r7}
 8004f92:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004f94:	4b03      	ldr	r3, [pc, #12]	; (8004fa4 <HAL_RCC_GetHCLKFreq+0x14>)
 8004f96:	681b      	ldr	r3, [r3, #0]
}
 8004f98:	4618      	mov	r0, r3
 8004f9a:	46bd      	mov	sp, r7
 8004f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa0:	4770      	bx	lr
 8004fa2:	bf00      	nop
 8004fa4:	20000008 	.word	0x20000008

08004fa8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004fa8:	b580      	push	{r7, lr}
 8004faa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004fac:	f7ff fff0 	bl	8004f90 <HAL_RCC_GetHCLKFreq>
 8004fb0:	4602      	mov	r2, r0
 8004fb2:	4b05      	ldr	r3, [pc, #20]	; (8004fc8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004fb4:	689b      	ldr	r3, [r3, #8]
 8004fb6:	0a9b      	lsrs	r3, r3, #10
 8004fb8:	f003 0307 	and.w	r3, r3, #7
 8004fbc:	4903      	ldr	r1, [pc, #12]	; (8004fcc <HAL_RCC_GetPCLK1Freq+0x24>)
 8004fbe:	5ccb      	ldrb	r3, [r1, r3]
 8004fc0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004fc4:	4618      	mov	r0, r3
 8004fc6:	bd80      	pop	{r7, pc}
 8004fc8:	40023800 	.word	0x40023800
 8004fcc:	080097d8 	.word	0x080097d8

08004fd0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004fd0:	b580      	push	{r7, lr}
 8004fd2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004fd4:	f7ff ffdc 	bl	8004f90 <HAL_RCC_GetHCLKFreq>
 8004fd8:	4602      	mov	r2, r0
 8004fda:	4b05      	ldr	r3, [pc, #20]	; (8004ff0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004fdc:	689b      	ldr	r3, [r3, #8]
 8004fde:	0b5b      	lsrs	r3, r3, #13
 8004fe0:	f003 0307 	and.w	r3, r3, #7
 8004fe4:	4903      	ldr	r1, [pc, #12]	; (8004ff4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004fe6:	5ccb      	ldrb	r3, [r1, r3]
 8004fe8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004fec:	4618      	mov	r0, r3
 8004fee:	bd80      	pop	{r7, pc}
 8004ff0:	40023800 	.word	0x40023800
 8004ff4:	080097d8 	.word	0x080097d8

08004ff8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004ff8:	b580      	push	{r7, lr}
 8004ffa:	b082      	sub	sp, #8
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	2b00      	cmp	r3, #0
 8005004:	d101      	bne.n	800500a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005006:	2301      	movs	r3, #1
 8005008:	e041      	b.n	800508e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005010:	b2db      	uxtb	r3, r3
 8005012:	2b00      	cmp	r3, #0
 8005014:	d106      	bne.n	8005024 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	2200      	movs	r2, #0
 800501a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800501e:	6878      	ldr	r0, [r7, #4]
 8005020:	f7fd f8de 	bl	80021e0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	2202      	movs	r2, #2
 8005028:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681a      	ldr	r2, [r3, #0]
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	3304      	adds	r3, #4
 8005034:	4619      	mov	r1, r3
 8005036:	4610      	mov	r0, r2
 8005038:	f001 f844 	bl	80060c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	2201      	movs	r2, #1
 8005040:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	2201      	movs	r2, #1
 8005048:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	2201      	movs	r2, #1
 8005050:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	2201      	movs	r2, #1
 8005058:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	2201      	movs	r2, #1
 8005060:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	2201      	movs	r2, #1
 8005068:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	2201      	movs	r2, #1
 8005070:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	2201      	movs	r2, #1
 8005078:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	2201      	movs	r2, #1
 8005080:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	2201      	movs	r2, #1
 8005088:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800508c:	2300      	movs	r3, #0
}
 800508e:	4618      	mov	r0, r3
 8005090:	3708      	adds	r7, #8
 8005092:	46bd      	mov	sp, r7
 8005094:	bd80      	pop	{r7, pc}
	...

08005098 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005098:	b480      	push	{r7}
 800509a:	b085      	sub	sp, #20
 800509c:	af00      	add	r7, sp, #0
 800509e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80050a6:	b2db      	uxtb	r3, r3
 80050a8:	2b01      	cmp	r3, #1
 80050aa:	d001      	beq.n	80050b0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80050ac:	2301      	movs	r3, #1
 80050ae:	e04e      	b.n	800514e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	2202      	movs	r2, #2
 80050b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	68da      	ldr	r2, [r3, #12]
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	f042 0201 	orr.w	r2, r2, #1
 80050c6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	4a23      	ldr	r2, [pc, #140]	; (800515c <HAL_TIM_Base_Start_IT+0xc4>)
 80050ce:	4293      	cmp	r3, r2
 80050d0:	d022      	beq.n	8005118 <HAL_TIM_Base_Start_IT+0x80>
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80050da:	d01d      	beq.n	8005118 <HAL_TIM_Base_Start_IT+0x80>
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	4a1f      	ldr	r2, [pc, #124]	; (8005160 <HAL_TIM_Base_Start_IT+0xc8>)
 80050e2:	4293      	cmp	r3, r2
 80050e4:	d018      	beq.n	8005118 <HAL_TIM_Base_Start_IT+0x80>
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	4a1e      	ldr	r2, [pc, #120]	; (8005164 <HAL_TIM_Base_Start_IT+0xcc>)
 80050ec:	4293      	cmp	r3, r2
 80050ee:	d013      	beq.n	8005118 <HAL_TIM_Base_Start_IT+0x80>
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	4a1c      	ldr	r2, [pc, #112]	; (8005168 <HAL_TIM_Base_Start_IT+0xd0>)
 80050f6:	4293      	cmp	r3, r2
 80050f8:	d00e      	beq.n	8005118 <HAL_TIM_Base_Start_IT+0x80>
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	4a1b      	ldr	r2, [pc, #108]	; (800516c <HAL_TIM_Base_Start_IT+0xd4>)
 8005100:	4293      	cmp	r3, r2
 8005102:	d009      	beq.n	8005118 <HAL_TIM_Base_Start_IT+0x80>
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	4a19      	ldr	r2, [pc, #100]	; (8005170 <HAL_TIM_Base_Start_IT+0xd8>)
 800510a:	4293      	cmp	r3, r2
 800510c:	d004      	beq.n	8005118 <HAL_TIM_Base_Start_IT+0x80>
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	4a18      	ldr	r2, [pc, #96]	; (8005174 <HAL_TIM_Base_Start_IT+0xdc>)
 8005114:	4293      	cmp	r3, r2
 8005116:	d111      	bne.n	800513c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	689b      	ldr	r3, [r3, #8]
 800511e:	f003 0307 	and.w	r3, r3, #7
 8005122:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	2b06      	cmp	r3, #6
 8005128:	d010      	beq.n	800514c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	681a      	ldr	r2, [r3, #0]
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	f042 0201 	orr.w	r2, r2, #1
 8005138:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800513a:	e007      	b.n	800514c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	681a      	ldr	r2, [r3, #0]
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	f042 0201 	orr.w	r2, r2, #1
 800514a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800514c:	2300      	movs	r3, #0
}
 800514e:	4618      	mov	r0, r3
 8005150:	3714      	adds	r7, #20
 8005152:	46bd      	mov	sp, r7
 8005154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005158:	4770      	bx	lr
 800515a:	bf00      	nop
 800515c:	40010000 	.word	0x40010000
 8005160:	40000400 	.word	0x40000400
 8005164:	40000800 	.word	0x40000800
 8005168:	40000c00 	.word	0x40000c00
 800516c:	40010400 	.word	0x40010400
 8005170:	40014000 	.word	0x40014000
 8005174:	40001800 	.word	0x40001800

08005178 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005178:	b580      	push	{r7, lr}
 800517a:	b082      	sub	sp, #8
 800517c:	af00      	add	r7, sp, #0
 800517e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	2b00      	cmp	r3, #0
 8005184:	d101      	bne.n	800518a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005186:	2301      	movs	r3, #1
 8005188:	e041      	b.n	800520e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005190:	b2db      	uxtb	r3, r3
 8005192:	2b00      	cmp	r3, #0
 8005194:	d106      	bne.n	80051a4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	2200      	movs	r2, #0
 800519a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800519e:	6878      	ldr	r0, [r7, #4]
 80051a0:	f7fc ffa8 	bl	80020f4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	2202      	movs	r2, #2
 80051a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681a      	ldr	r2, [r3, #0]
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	3304      	adds	r3, #4
 80051b4:	4619      	mov	r1, r3
 80051b6:	4610      	mov	r0, r2
 80051b8:	f000 ff84 	bl	80060c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	2201      	movs	r2, #1
 80051c0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	2201      	movs	r2, #1
 80051c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	2201      	movs	r2, #1
 80051d0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	2201      	movs	r2, #1
 80051d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	2201      	movs	r2, #1
 80051e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	2201      	movs	r2, #1
 80051e8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	2201      	movs	r2, #1
 80051f0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	2201      	movs	r2, #1
 80051f8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	2201      	movs	r2, #1
 8005200:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	2201      	movs	r2, #1
 8005208:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800520c:	2300      	movs	r3, #0
}
 800520e:	4618      	mov	r0, r3
 8005210:	3708      	adds	r7, #8
 8005212:	46bd      	mov	sp, r7
 8005214:	bd80      	pop	{r7, pc}
	...

08005218 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005218:	b580      	push	{r7, lr}
 800521a:	b084      	sub	sp, #16
 800521c:	af00      	add	r7, sp, #0
 800521e:	6078      	str	r0, [r7, #4]
 8005220:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005222:	683b      	ldr	r3, [r7, #0]
 8005224:	2b00      	cmp	r3, #0
 8005226:	d109      	bne.n	800523c <HAL_TIM_PWM_Start+0x24>
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800522e:	b2db      	uxtb	r3, r3
 8005230:	2b01      	cmp	r3, #1
 8005232:	bf14      	ite	ne
 8005234:	2301      	movne	r3, #1
 8005236:	2300      	moveq	r3, #0
 8005238:	b2db      	uxtb	r3, r3
 800523a:	e022      	b.n	8005282 <HAL_TIM_PWM_Start+0x6a>
 800523c:	683b      	ldr	r3, [r7, #0]
 800523e:	2b04      	cmp	r3, #4
 8005240:	d109      	bne.n	8005256 <HAL_TIM_PWM_Start+0x3e>
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005248:	b2db      	uxtb	r3, r3
 800524a:	2b01      	cmp	r3, #1
 800524c:	bf14      	ite	ne
 800524e:	2301      	movne	r3, #1
 8005250:	2300      	moveq	r3, #0
 8005252:	b2db      	uxtb	r3, r3
 8005254:	e015      	b.n	8005282 <HAL_TIM_PWM_Start+0x6a>
 8005256:	683b      	ldr	r3, [r7, #0]
 8005258:	2b08      	cmp	r3, #8
 800525a:	d109      	bne.n	8005270 <HAL_TIM_PWM_Start+0x58>
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005262:	b2db      	uxtb	r3, r3
 8005264:	2b01      	cmp	r3, #1
 8005266:	bf14      	ite	ne
 8005268:	2301      	movne	r3, #1
 800526a:	2300      	moveq	r3, #0
 800526c:	b2db      	uxtb	r3, r3
 800526e:	e008      	b.n	8005282 <HAL_TIM_PWM_Start+0x6a>
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005276:	b2db      	uxtb	r3, r3
 8005278:	2b01      	cmp	r3, #1
 800527a:	bf14      	ite	ne
 800527c:	2301      	movne	r3, #1
 800527e:	2300      	moveq	r3, #0
 8005280:	b2db      	uxtb	r3, r3
 8005282:	2b00      	cmp	r3, #0
 8005284:	d001      	beq.n	800528a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005286:	2301      	movs	r3, #1
 8005288:	e07c      	b.n	8005384 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800528a:	683b      	ldr	r3, [r7, #0]
 800528c:	2b00      	cmp	r3, #0
 800528e:	d104      	bne.n	800529a <HAL_TIM_PWM_Start+0x82>
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	2202      	movs	r2, #2
 8005294:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005298:	e013      	b.n	80052c2 <HAL_TIM_PWM_Start+0xaa>
 800529a:	683b      	ldr	r3, [r7, #0]
 800529c:	2b04      	cmp	r3, #4
 800529e:	d104      	bne.n	80052aa <HAL_TIM_PWM_Start+0x92>
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	2202      	movs	r2, #2
 80052a4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80052a8:	e00b      	b.n	80052c2 <HAL_TIM_PWM_Start+0xaa>
 80052aa:	683b      	ldr	r3, [r7, #0]
 80052ac:	2b08      	cmp	r3, #8
 80052ae:	d104      	bne.n	80052ba <HAL_TIM_PWM_Start+0xa2>
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	2202      	movs	r2, #2
 80052b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80052b8:	e003      	b.n	80052c2 <HAL_TIM_PWM_Start+0xaa>
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	2202      	movs	r2, #2
 80052be:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	2201      	movs	r2, #1
 80052c8:	6839      	ldr	r1, [r7, #0]
 80052ca:	4618      	mov	r0, r3
 80052cc:	f001 fb0e 	bl	80068ec <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	4a2d      	ldr	r2, [pc, #180]	; (800538c <HAL_TIM_PWM_Start+0x174>)
 80052d6:	4293      	cmp	r3, r2
 80052d8:	d004      	beq.n	80052e4 <HAL_TIM_PWM_Start+0xcc>
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	4a2c      	ldr	r2, [pc, #176]	; (8005390 <HAL_TIM_PWM_Start+0x178>)
 80052e0:	4293      	cmp	r3, r2
 80052e2:	d101      	bne.n	80052e8 <HAL_TIM_PWM_Start+0xd0>
 80052e4:	2301      	movs	r3, #1
 80052e6:	e000      	b.n	80052ea <HAL_TIM_PWM_Start+0xd2>
 80052e8:	2300      	movs	r3, #0
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d007      	beq.n	80052fe <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80052fc:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	4a22      	ldr	r2, [pc, #136]	; (800538c <HAL_TIM_PWM_Start+0x174>)
 8005304:	4293      	cmp	r3, r2
 8005306:	d022      	beq.n	800534e <HAL_TIM_PWM_Start+0x136>
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005310:	d01d      	beq.n	800534e <HAL_TIM_PWM_Start+0x136>
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	4a1f      	ldr	r2, [pc, #124]	; (8005394 <HAL_TIM_PWM_Start+0x17c>)
 8005318:	4293      	cmp	r3, r2
 800531a:	d018      	beq.n	800534e <HAL_TIM_PWM_Start+0x136>
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	4a1d      	ldr	r2, [pc, #116]	; (8005398 <HAL_TIM_PWM_Start+0x180>)
 8005322:	4293      	cmp	r3, r2
 8005324:	d013      	beq.n	800534e <HAL_TIM_PWM_Start+0x136>
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	4a1c      	ldr	r2, [pc, #112]	; (800539c <HAL_TIM_PWM_Start+0x184>)
 800532c:	4293      	cmp	r3, r2
 800532e:	d00e      	beq.n	800534e <HAL_TIM_PWM_Start+0x136>
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	4a16      	ldr	r2, [pc, #88]	; (8005390 <HAL_TIM_PWM_Start+0x178>)
 8005336:	4293      	cmp	r3, r2
 8005338:	d009      	beq.n	800534e <HAL_TIM_PWM_Start+0x136>
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	4a18      	ldr	r2, [pc, #96]	; (80053a0 <HAL_TIM_PWM_Start+0x188>)
 8005340:	4293      	cmp	r3, r2
 8005342:	d004      	beq.n	800534e <HAL_TIM_PWM_Start+0x136>
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	4a16      	ldr	r2, [pc, #88]	; (80053a4 <HAL_TIM_PWM_Start+0x18c>)
 800534a:	4293      	cmp	r3, r2
 800534c:	d111      	bne.n	8005372 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	689b      	ldr	r3, [r3, #8]
 8005354:	f003 0307 	and.w	r3, r3, #7
 8005358:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	2b06      	cmp	r3, #6
 800535e:	d010      	beq.n	8005382 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	681a      	ldr	r2, [r3, #0]
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	f042 0201 	orr.w	r2, r2, #1
 800536e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005370:	e007      	b.n	8005382 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	681a      	ldr	r2, [r3, #0]
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	f042 0201 	orr.w	r2, r2, #1
 8005380:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005382:	2300      	movs	r3, #0
}
 8005384:	4618      	mov	r0, r3
 8005386:	3710      	adds	r7, #16
 8005388:	46bd      	mov	sp, r7
 800538a:	bd80      	pop	{r7, pc}
 800538c:	40010000 	.word	0x40010000
 8005390:	40010400 	.word	0x40010400
 8005394:	40000400 	.word	0x40000400
 8005398:	40000800 	.word	0x40000800
 800539c:	40000c00 	.word	0x40000c00
 80053a0:	40014000 	.word	0x40014000
 80053a4:	40001800 	.word	0x40001800

080053a8 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80053a8:	b580      	push	{r7, lr}
 80053aa:	b082      	sub	sp, #8
 80053ac:	af00      	add	r7, sp, #0
 80053ae:	6078      	str	r0, [r7, #4]
 80053b0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	2200      	movs	r2, #0
 80053b8:	6839      	ldr	r1, [r7, #0]
 80053ba:	4618      	mov	r0, r3
 80053bc:	f001 fa96 	bl	80068ec <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	4a2e      	ldr	r2, [pc, #184]	; (8005480 <HAL_TIM_PWM_Stop+0xd8>)
 80053c6:	4293      	cmp	r3, r2
 80053c8:	d004      	beq.n	80053d4 <HAL_TIM_PWM_Stop+0x2c>
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	4a2d      	ldr	r2, [pc, #180]	; (8005484 <HAL_TIM_PWM_Stop+0xdc>)
 80053d0:	4293      	cmp	r3, r2
 80053d2:	d101      	bne.n	80053d8 <HAL_TIM_PWM_Stop+0x30>
 80053d4:	2301      	movs	r3, #1
 80053d6:	e000      	b.n	80053da <HAL_TIM_PWM_Stop+0x32>
 80053d8:	2300      	movs	r3, #0
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d017      	beq.n	800540e <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	6a1a      	ldr	r2, [r3, #32]
 80053e4:	f241 1311 	movw	r3, #4369	; 0x1111
 80053e8:	4013      	ands	r3, r2
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d10f      	bne.n	800540e <HAL_TIM_PWM_Stop+0x66>
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	6a1a      	ldr	r2, [r3, #32]
 80053f4:	f240 4344 	movw	r3, #1092	; 0x444
 80053f8:	4013      	ands	r3, r2
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d107      	bne.n	800540e <HAL_TIM_PWM_Stop+0x66>
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800540c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	6a1a      	ldr	r2, [r3, #32]
 8005414:	f241 1311 	movw	r3, #4369	; 0x1111
 8005418:	4013      	ands	r3, r2
 800541a:	2b00      	cmp	r3, #0
 800541c:	d10f      	bne.n	800543e <HAL_TIM_PWM_Stop+0x96>
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	6a1a      	ldr	r2, [r3, #32]
 8005424:	f240 4344 	movw	r3, #1092	; 0x444
 8005428:	4013      	ands	r3, r2
 800542a:	2b00      	cmp	r3, #0
 800542c:	d107      	bne.n	800543e <HAL_TIM_PWM_Stop+0x96>
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	681a      	ldr	r2, [r3, #0]
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	f022 0201 	bic.w	r2, r2, #1
 800543c:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800543e:	683b      	ldr	r3, [r7, #0]
 8005440:	2b00      	cmp	r3, #0
 8005442:	d104      	bne.n	800544e <HAL_TIM_PWM_Stop+0xa6>
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	2201      	movs	r2, #1
 8005448:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800544c:	e013      	b.n	8005476 <HAL_TIM_PWM_Stop+0xce>
 800544e:	683b      	ldr	r3, [r7, #0]
 8005450:	2b04      	cmp	r3, #4
 8005452:	d104      	bne.n	800545e <HAL_TIM_PWM_Stop+0xb6>
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	2201      	movs	r2, #1
 8005458:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800545c:	e00b      	b.n	8005476 <HAL_TIM_PWM_Stop+0xce>
 800545e:	683b      	ldr	r3, [r7, #0]
 8005460:	2b08      	cmp	r3, #8
 8005462:	d104      	bne.n	800546e <HAL_TIM_PWM_Stop+0xc6>
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	2201      	movs	r2, #1
 8005468:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800546c:	e003      	b.n	8005476 <HAL_TIM_PWM_Stop+0xce>
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	2201      	movs	r2, #1
 8005472:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 8005476:	2300      	movs	r3, #0
}
 8005478:	4618      	mov	r0, r3
 800547a:	3708      	adds	r7, #8
 800547c:	46bd      	mov	sp, r7
 800547e:	bd80      	pop	{r7, pc}
 8005480:	40010000 	.word	0x40010000
 8005484:	40010400 	.word	0x40010400

08005488 <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005488:	b580      	push	{r7, lr}
 800548a:	b084      	sub	sp, #16
 800548c:	af00      	add	r7, sp, #0
 800548e:	6078      	str	r0, [r7, #4]
 8005490:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005492:	2300      	movs	r3, #0
 8005494:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005496:	683b      	ldr	r3, [r7, #0]
 8005498:	2b00      	cmp	r3, #0
 800549a:	d109      	bne.n	80054b0 <HAL_TIM_PWM_Start_IT+0x28>
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80054a2:	b2db      	uxtb	r3, r3
 80054a4:	2b01      	cmp	r3, #1
 80054a6:	bf14      	ite	ne
 80054a8:	2301      	movne	r3, #1
 80054aa:	2300      	moveq	r3, #0
 80054ac:	b2db      	uxtb	r3, r3
 80054ae:	e022      	b.n	80054f6 <HAL_TIM_PWM_Start_IT+0x6e>
 80054b0:	683b      	ldr	r3, [r7, #0]
 80054b2:	2b04      	cmp	r3, #4
 80054b4:	d109      	bne.n	80054ca <HAL_TIM_PWM_Start_IT+0x42>
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80054bc:	b2db      	uxtb	r3, r3
 80054be:	2b01      	cmp	r3, #1
 80054c0:	bf14      	ite	ne
 80054c2:	2301      	movne	r3, #1
 80054c4:	2300      	moveq	r3, #0
 80054c6:	b2db      	uxtb	r3, r3
 80054c8:	e015      	b.n	80054f6 <HAL_TIM_PWM_Start_IT+0x6e>
 80054ca:	683b      	ldr	r3, [r7, #0]
 80054cc:	2b08      	cmp	r3, #8
 80054ce:	d109      	bne.n	80054e4 <HAL_TIM_PWM_Start_IT+0x5c>
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80054d6:	b2db      	uxtb	r3, r3
 80054d8:	2b01      	cmp	r3, #1
 80054da:	bf14      	ite	ne
 80054dc:	2301      	movne	r3, #1
 80054de:	2300      	moveq	r3, #0
 80054e0:	b2db      	uxtb	r3, r3
 80054e2:	e008      	b.n	80054f6 <HAL_TIM_PWM_Start_IT+0x6e>
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80054ea:	b2db      	uxtb	r3, r3
 80054ec:	2b01      	cmp	r3, #1
 80054ee:	bf14      	ite	ne
 80054f0:	2301      	movne	r3, #1
 80054f2:	2300      	moveq	r3, #0
 80054f4:	b2db      	uxtb	r3, r3
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d001      	beq.n	80054fe <HAL_TIM_PWM_Start_IT+0x76>
  {
    return HAL_ERROR;
 80054fa:	2301      	movs	r3, #1
 80054fc:	e0c7      	b.n	800568e <HAL_TIM_PWM_Start_IT+0x206>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80054fe:	683b      	ldr	r3, [r7, #0]
 8005500:	2b00      	cmp	r3, #0
 8005502:	d104      	bne.n	800550e <HAL_TIM_PWM_Start_IT+0x86>
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	2202      	movs	r2, #2
 8005508:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800550c:	e013      	b.n	8005536 <HAL_TIM_PWM_Start_IT+0xae>
 800550e:	683b      	ldr	r3, [r7, #0]
 8005510:	2b04      	cmp	r3, #4
 8005512:	d104      	bne.n	800551e <HAL_TIM_PWM_Start_IT+0x96>
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	2202      	movs	r2, #2
 8005518:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800551c:	e00b      	b.n	8005536 <HAL_TIM_PWM_Start_IT+0xae>
 800551e:	683b      	ldr	r3, [r7, #0]
 8005520:	2b08      	cmp	r3, #8
 8005522:	d104      	bne.n	800552e <HAL_TIM_PWM_Start_IT+0xa6>
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	2202      	movs	r2, #2
 8005528:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800552c:	e003      	b.n	8005536 <HAL_TIM_PWM_Start_IT+0xae>
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	2202      	movs	r2, #2
 8005532:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  switch (Channel)
 8005536:	683b      	ldr	r3, [r7, #0]
 8005538:	2b0c      	cmp	r3, #12
 800553a:	d841      	bhi.n	80055c0 <HAL_TIM_PWM_Start_IT+0x138>
 800553c:	a201      	add	r2, pc, #4	; (adr r2, 8005544 <HAL_TIM_PWM_Start_IT+0xbc>)
 800553e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005542:	bf00      	nop
 8005544:	08005579 	.word	0x08005579
 8005548:	080055c1 	.word	0x080055c1
 800554c:	080055c1 	.word	0x080055c1
 8005550:	080055c1 	.word	0x080055c1
 8005554:	0800558b 	.word	0x0800558b
 8005558:	080055c1 	.word	0x080055c1
 800555c:	080055c1 	.word	0x080055c1
 8005560:	080055c1 	.word	0x080055c1
 8005564:	0800559d 	.word	0x0800559d
 8005568:	080055c1 	.word	0x080055c1
 800556c:	080055c1 	.word	0x080055c1
 8005570:	080055c1 	.word	0x080055c1
 8005574:	080055af 	.word	0x080055af
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	68da      	ldr	r2, [r3, #12]
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	f042 0202 	orr.w	r2, r2, #2
 8005586:	60da      	str	r2, [r3, #12]
      break;
 8005588:	e01d      	b.n	80055c6 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	68da      	ldr	r2, [r3, #12]
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	f042 0204 	orr.w	r2, r2, #4
 8005598:	60da      	str	r2, [r3, #12]
      break;
 800559a:	e014      	b.n	80055c6 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	68da      	ldr	r2, [r3, #12]
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	f042 0208 	orr.w	r2, r2, #8
 80055aa:	60da      	str	r2, [r3, #12]
      break;
 80055ac:	e00b      	b.n	80055c6 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	68da      	ldr	r2, [r3, #12]
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	f042 0210 	orr.w	r2, r2, #16
 80055bc:	60da      	str	r2, [r3, #12]
      break;
 80055be:	e002      	b.n	80055c6 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    default:
      status = HAL_ERROR;
 80055c0:	2301      	movs	r3, #1
 80055c2:	73fb      	strb	r3, [r7, #15]
      break;
 80055c4:	bf00      	nop
  }

  if (status == HAL_OK)
 80055c6:	7bfb      	ldrb	r3, [r7, #15]
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d15f      	bne.n	800568c <HAL_TIM_PWM_Start_IT+0x204>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	2201      	movs	r2, #1
 80055d2:	6839      	ldr	r1, [r7, #0]
 80055d4:	4618      	mov	r0, r3
 80055d6:	f001 f989 	bl	80068ec <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	4a2e      	ldr	r2, [pc, #184]	; (8005698 <HAL_TIM_PWM_Start_IT+0x210>)
 80055e0:	4293      	cmp	r3, r2
 80055e2:	d004      	beq.n	80055ee <HAL_TIM_PWM_Start_IT+0x166>
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	4a2c      	ldr	r2, [pc, #176]	; (800569c <HAL_TIM_PWM_Start_IT+0x214>)
 80055ea:	4293      	cmp	r3, r2
 80055ec:	d101      	bne.n	80055f2 <HAL_TIM_PWM_Start_IT+0x16a>
 80055ee:	2301      	movs	r3, #1
 80055f0:	e000      	b.n	80055f4 <HAL_TIM_PWM_Start_IT+0x16c>
 80055f2:	2300      	movs	r3, #0
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d007      	beq.n	8005608 <HAL_TIM_PWM_Start_IT+0x180>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005606:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	4a22      	ldr	r2, [pc, #136]	; (8005698 <HAL_TIM_PWM_Start_IT+0x210>)
 800560e:	4293      	cmp	r3, r2
 8005610:	d022      	beq.n	8005658 <HAL_TIM_PWM_Start_IT+0x1d0>
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800561a:	d01d      	beq.n	8005658 <HAL_TIM_PWM_Start_IT+0x1d0>
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	4a1f      	ldr	r2, [pc, #124]	; (80056a0 <HAL_TIM_PWM_Start_IT+0x218>)
 8005622:	4293      	cmp	r3, r2
 8005624:	d018      	beq.n	8005658 <HAL_TIM_PWM_Start_IT+0x1d0>
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	4a1e      	ldr	r2, [pc, #120]	; (80056a4 <HAL_TIM_PWM_Start_IT+0x21c>)
 800562c:	4293      	cmp	r3, r2
 800562e:	d013      	beq.n	8005658 <HAL_TIM_PWM_Start_IT+0x1d0>
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	4a1c      	ldr	r2, [pc, #112]	; (80056a8 <HAL_TIM_PWM_Start_IT+0x220>)
 8005636:	4293      	cmp	r3, r2
 8005638:	d00e      	beq.n	8005658 <HAL_TIM_PWM_Start_IT+0x1d0>
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	4a17      	ldr	r2, [pc, #92]	; (800569c <HAL_TIM_PWM_Start_IT+0x214>)
 8005640:	4293      	cmp	r3, r2
 8005642:	d009      	beq.n	8005658 <HAL_TIM_PWM_Start_IT+0x1d0>
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	4a18      	ldr	r2, [pc, #96]	; (80056ac <HAL_TIM_PWM_Start_IT+0x224>)
 800564a:	4293      	cmp	r3, r2
 800564c:	d004      	beq.n	8005658 <HAL_TIM_PWM_Start_IT+0x1d0>
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	4a17      	ldr	r2, [pc, #92]	; (80056b0 <HAL_TIM_PWM_Start_IT+0x228>)
 8005654:	4293      	cmp	r3, r2
 8005656:	d111      	bne.n	800567c <HAL_TIM_PWM_Start_IT+0x1f4>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	689b      	ldr	r3, [r3, #8]
 800565e:	f003 0307 	and.w	r3, r3, #7
 8005662:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005664:	68bb      	ldr	r3, [r7, #8]
 8005666:	2b06      	cmp	r3, #6
 8005668:	d010      	beq.n	800568c <HAL_TIM_PWM_Start_IT+0x204>
      {
        __HAL_TIM_ENABLE(htim);
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	681a      	ldr	r2, [r3, #0]
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	f042 0201 	orr.w	r2, r2, #1
 8005678:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800567a:	e007      	b.n	800568c <HAL_TIM_PWM_Start_IT+0x204>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	681a      	ldr	r2, [r3, #0]
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	f042 0201 	orr.w	r2, r2, #1
 800568a:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 800568c:	7bfb      	ldrb	r3, [r7, #15]
}
 800568e:	4618      	mov	r0, r3
 8005690:	3710      	adds	r7, #16
 8005692:	46bd      	mov	sp, r7
 8005694:	bd80      	pop	{r7, pc}
 8005696:	bf00      	nop
 8005698:	40010000 	.word	0x40010000
 800569c:	40010400 	.word	0x40010400
 80056a0:	40000400 	.word	0x40000400
 80056a4:	40000800 	.word	0x40000800
 80056a8:	40000c00 	.word	0x40000c00
 80056ac:	40014000 	.word	0x40014000
 80056b0:	40001800 	.word	0x40001800

080056b4 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80056b4:	b580      	push	{r7, lr}
 80056b6:	b082      	sub	sp, #8
 80056b8:	af00      	add	r7, sp, #0
 80056ba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d101      	bne.n	80056c6 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80056c2:	2301      	movs	r3, #1
 80056c4:	e041      	b.n	800574a <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80056cc:	b2db      	uxtb	r3, r3
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d106      	bne.n	80056e0 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	2200      	movs	r2, #0
 80056d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80056da:	6878      	ldr	r0, [r7, #4]
 80056dc:	f7fc fd30 	bl	8002140 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	2202      	movs	r2, #2
 80056e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681a      	ldr	r2, [r3, #0]
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	3304      	adds	r3, #4
 80056f0:	4619      	mov	r1, r3
 80056f2:	4610      	mov	r0, r2
 80056f4:	f000 fce6 	bl	80060c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	2201      	movs	r2, #1
 80056fc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	2201      	movs	r2, #1
 8005704:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	2201      	movs	r2, #1
 800570c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	2201      	movs	r2, #1
 8005714:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	2201      	movs	r2, #1
 800571c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	2201      	movs	r2, #1
 8005724:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	2201      	movs	r2, #1
 800572c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	2201      	movs	r2, #1
 8005734:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	2201      	movs	r2, #1
 800573c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	2201      	movs	r2, #1
 8005744:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005748:	2300      	movs	r3, #0
}
 800574a:	4618      	mov	r0, r3
 800574c:	3708      	adds	r7, #8
 800574e:	46bd      	mov	sp, r7
 8005750:	bd80      	pop	{r7, pc}
	...

08005754 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005754:	b580      	push	{r7, lr}
 8005756:	b084      	sub	sp, #16
 8005758:	af00      	add	r7, sp, #0
 800575a:	6078      	str	r0, [r7, #4]
 800575c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800575e:	2300      	movs	r3, #0
 8005760:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8005762:	683b      	ldr	r3, [r7, #0]
 8005764:	2b00      	cmp	r3, #0
 8005766:	d104      	bne.n	8005772 <HAL_TIM_IC_Start_IT+0x1e>
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800576e:	b2db      	uxtb	r3, r3
 8005770:	e013      	b.n	800579a <HAL_TIM_IC_Start_IT+0x46>
 8005772:	683b      	ldr	r3, [r7, #0]
 8005774:	2b04      	cmp	r3, #4
 8005776:	d104      	bne.n	8005782 <HAL_TIM_IC_Start_IT+0x2e>
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800577e:	b2db      	uxtb	r3, r3
 8005780:	e00b      	b.n	800579a <HAL_TIM_IC_Start_IT+0x46>
 8005782:	683b      	ldr	r3, [r7, #0]
 8005784:	2b08      	cmp	r3, #8
 8005786:	d104      	bne.n	8005792 <HAL_TIM_IC_Start_IT+0x3e>
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800578e:	b2db      	uxtb	r3, r3
 8005790:	e003      	b.n	800579a <HAL_TIM_IC_Start_IT+0x46>
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005798:	b2db      	uxtb	r3, r3
 800579a:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800579c:	683b      	ldr	r3, [r7, #0]
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d104      	bne.n	80057ac <HAL_TIM_IC_Start_IT+0x58>
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80057a8:	b2db      	uxtb	r3, r3
 80057aa:	e013      	b.n	80057d4 <HAL_TIM_IC_Start_IT+0x80>
 80057ac:	683b      	ldr	r3, [r7, #0]
 80057ae:	2b04      	cmp	r3, #4
 80057b0:	d104      	bne.n	80057bc <HAL_TIM_IC_Start_IT+0x68>
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80057b8:	b2db      	uxtb	r3, r3
 80057ba:	e00b      	b.n	80057d4 <HAL_TIM_IC_Start_IT+0x80>
 80057bc:	683b      	ldr	r3, [r7, #0]
 80057be:	2b08      	cmp	r3, #8
 80057c0:	d104      	bne.n	80057cc <HAL_TIM_IC_Start_IT+0x78>
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80057c8:	b2db      	uxtb	r3, r3
 80057ca:	e003      	b.n	80057d4 <HAL_TIM_IC_Start_IT+0x80>
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80057d2:	b2db      	uxtb	r3, r3
 80057d4:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80057d6:	7bbb      	ldrb	r3, [r7, #14]
 80057d8:	2b01      	cmp	r3, #1
 80057da:	d102      	bne.n	80057e2 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80057dc:	7b7b      	ldrb	r3, [r7, #13]
 80057de:	2b01      	cmp	r3, #1
 80057e0:	d001      	beq.n	80057e6 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 80057e2:	2301      	movs	r3, #1
 80057e4:	e0cc      	b.n	8005980 <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80057e6:	683b      	ldr	r3, [r7, #0]
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d104      	bne.n	80057f6 <HAL_TIM_IC_Start_IT+0xa2>
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	2202      	movs	r2, #2
 80057f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80057f4:	e013      	b.n	800581e <HAL_TIM_IC_Start_IT+0xca>
 80057f6:	683b      	ldr	r3, [r7, #0]
 80057f8:	2b04      	cmp	r3, #4
 80057fa:	d104      	bne.n	8005806 <HAL_TIM_IC_Start_IT+0xb2>
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	2202      	movs	r2, #2
 8005800:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005804:	e00b      	b.n	800581e <HAL_TIM_IC_Start_IT+0xca>
 8005806:	683b      	ldr	r3, [r7, #0]
 8005808:	2b08      	cmp	r3, #8
 800580a:	d104      	bne.n	8005816 <HAL_TIM_IC_Start_IT+0xc2>
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	2202      	movs	r2, #2
 8005810:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005814:	e003      	b.n	800581e <HAL_TIM_IC_Start_IT+0xca>
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	2202      	movs	r2, #2
 800581a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800581e:	683b      	ldr	r3, [r7, #0]
 8005820:	2b00      	cmp	r3, #0
 8005822:	d104      	bne.n	800582e <HAL_TIM_IC_Start_IT+0xda>
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	2202      	movs	r2, #2
 8005828:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800582c:	e013      	b.n	8005856 <HAL_TIM_IC_Start_IT+0x102>
 800582e:	683b      	ldr	r3, [r7, #0]
 8005830:	2b04      	cmp	r3, #4
 8005832:	d104      	bne.n	800583e <HAL_TIM_IC_Start_IT+0xea>
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	2202      	movs	r2, #2
 8005838:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800583c:	e00b      	b.n	8005856 <HAL_TIM_IC_Start_IT+0x102>
 800583e:	683b      	ldr	r3, [r7, #0]
 8005840:	2b08      	cmp	r3, #8
 8005842:	d104      	bne.n	800584e <HAL_TIM_IC_Start_IT+0xfa>
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	2202      	movs	r2, #2
 8005848:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800584c:	e003      	b.n	8005856 <HAL_TIM_IC_Start_IT+0x102>
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	2202      	movs	r2, #2
 8005852:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  switch (Channel)
 8005856:	683b      	ldr	r3, [r7, #0]
 8005858:	2b0c      	cmp	r3, #12
 800585a:	d841      	bhi.n	80058e0 <HAL_TIM_IC_Start_IT+0x18c>
 800585c:	a201      	add	r2, pc, #4	; (adr r2, 8005864 <HAL_TIM_IC_Start_IT+0x110>)
 800585e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005862:	bf00      	nop
 8005864:	08005899 	.word	0x08005899
 8005868:	080058e1 	.word	0x080058e1
 800586c:	080058e1 	.word	0x080058e1
 8005870:	080058e1 	.word	0x080058e1
 8005874:	080058ab 	.word	0x080058ab
 8005878:	080058e1 	.word	0x080058e1
 800587c:	080058e1 	.word	0x080058e1
 8005880:	080058e1 	.word	0x080058e1
 8005884:	080058bd 	.word	0x080058bd
 8005888:	080058e1 	.word	0x080058e1
 800588c:	080058e1 	.word	0x080058e1
 8005890:	080058e1 	.word	0x080058e1
 8005894:	080058cf 	.word	0x080058cf
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	68da      	ldr	r2, [r3, #12]
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	f042 0202 	orr.w	r2, r2, #2
 80058a6:	60da      	str	r2, [r3, #12]
      break;
 80058a8:	e01d      	b.n	80058e6 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	68da      	ldr	r2, [r3, #12]
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	f042 0204 	orr.w	r2, r2, #4
 80058b8:	60da      	str	r2, [r3, #12]
      break;
 80058ba:	e014      	b.n	80058e6 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	68da      	ldr	r2, [r3, #12]
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	f042 0208 	orr.w	r2, r2, #8
 80058ca:	60da      	str	r2, [r3, #12]
      break;
 80058cc:	e00b      	b.n	80058e6 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	68da      	ldr	r2, [r3, #12]
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	f042 0210 	orr.w	r2, r2, #16
 80058dc:	60da      	str	r2, [r3, #12]
      break;
 80058de:	e002      	b.n	80058e6 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 80058e0:	2301      	movs	r3, #1
 80058e2:	73fb      	strb	r3, [r7, #15]
      break;
 80058e4:	bf00      	nop
  }

  if (status == HAL_OK)
 80058e6:	7bfb      	ldrb	r3, [r7, #15]
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d148      	bne.n	800597e <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	2201      	movs	r2, #1
 80058f2:	6839      	ldr	r1, [r7, #0]
 80058f4:	4618      	mov	r0, r3
 80058f6:	f000 fff9 	bl	80068ec <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	4a22      	ldr	r2, [pc, #136]	; (8005988 <HAL_TIM_IC_Start_IT+0x234>)
 8005900:	4293      	cmp	r3, r2
 8005902:	d022      	beq.n	800594a <HAL_TIM_IC_Start_IT+0x1f6>
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800590c:	d01d      	beq.n	800594a <HAL_TIM_IC_Start_IT+0x1f6>
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	4a1e      	ldr	r2, [pc, #120]	; (800598c <HAL_TIM_IC_Start_IT+0x238>)
 8005914:	4293      	cmp	r3, r2
 8005916:	d018      	beq.n	800594a <HAL_TIM_IC_Start_IT+0x1f6>
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	4a1c      	ldr	r2, [pc, #112]	; (8005990 <HAL_TIM_IC_Start_IT+0x23c>)
 800591e:	4293      	cmp	r3, r2
 8005920:	d013      	beq.n	800594a <HAL_TIM_IC_Start_IT+0x1f6>
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	4a1b      	ldr	r2, [pc, #108]	; (8005994 <HAL_TIM_IC_Start_IT+0x240>)
 8005928:	4293      	cmp	r3, r2
 800592a:	d00e      	beq.n	800594a <HAL_TIM_IC_Start_IT+0x1f6>
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	4a19      	ldr	r2, [pc, #100]	; (8005998 <HAL_TIM_IC_Start_IT+0x244>)
 8005932:	4293      	cmp	r3, r2
 8005934:	d009      	beq.n	800594a <HAL_TIM_IC_Start_IT+0x1f6>
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	4a18      	ldr	r2, [pc, #96]	; (800599c <HAL_TIM_IC_Start_IT+0x248>)
 800593c:	4293      	cmp	r3, r2
 800593e:	d004      	beq.n	800594a <HAL_TIM_IC_Start_IT+0x1f6>
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	4a16      	ldr	r2, [pc, #88]	; (80059a0 <HAL_TIM_IC_Start_IT+0x24c>)
 8005946:	4293      	cmp	r3, r2
 8005948:	d111      	bne.n	800596e <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	689b      	ldr	r3, [r3, #8]
 8005950:	f003 0307 	and.w	r3, r3, #7
 8005954:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005956:	68bb      	ldr	r3, [r7, #8]
 8005958:	2b06      	cmp	r3, #6
 800595a:	d010      	beq.n	800597e <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	681a      	ldr	r2, [r3, #0]
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	f042 0201 	orr.w	r2, r2, #1
 800596a:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800596c:	e007      	b.n	800597e <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	681a      	ldr	r2, [r3, #0]
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	f042 0201 	orr.w	r2, r2, #1
 800597c:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 800597e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005980:	4618      	mov	r0, r3
 8005982:	3710      	adds	r7, #16
 8005984:	46bd      	mov	sp, r7
 8005986:	bd80      	pop	{r7, pc}
 8005988:	40010000 	.word	0x40010000
 800598c:	40000400 	.word	0x40000400
 8005990:	40000800 	.word	0x40000800
 8005994:	40000c00 	.word	0x40000c00
 8005998:	40010400 	.word	0x40010400
 800599c:	40014000 	.word	0x40014000
 80059a0:	40001800 	.word	0x40001800

080059a4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80059a4:	b580      	push	{r7, lr}
 80059a6:	b082      	sub	sp, #8
 80059a8:	af00      	add	r7, sp, #0
 80059aa:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	691b      	ldr	r3, [r3, #16]
 80059b2:	f003 0302 	and.w	r3, r3, #2
 80059b6:	2b02      	cmp	r3, #2
 80059b8:	d122      	bne.n	8005a00 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	68db      	ldr	r3, [r3, #12]
 80059c0:	f003 0302 	and.w	r3, r3, #2
 80059c4:	2b02      	cmp	r3, #2
 80059c6:	d11b      	bne.n	8005a00 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	f06f 0202 	mvn.w	r2, #2
 80059d0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	2201      	movs	r2, #1
 80059d6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	699b      	ldr	r3, [r3, #24]
 80059de:	f003 0303 	and.w	r3, r3, #3
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d003      	beq.n	80059ee <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80059e6:	6878      	ldr	r0, [r7, #4]
 80059e8:	f7fd f85a 	bl	8002aa0 <HAL_TIM_IC_CaptureCallback>
 80059ec:	e005      	b.n	80059fa <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80059ee:	6878      	ldr	r0, [r7, #4]
 80059f0:	f000 fb4a 	bl	8006088 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80059f4:	6878      	ldr	r0, [r7, #4]
 80059f6:	f000 fb51 	bl	800609c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	2200      	movs	r2, #0
 80059fe:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	691b      	ldr	r3, [r3, #16]
 8005a06:	f003 0304 	and.w	r3, r3, #4
 8005a0a:	2b04      	cmp	r3, #4
 8005a0c:	d122      	bne.n	8005a54 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	68db      	ldr	r3, [r3, #12]
 8005a14:	f003 0304 	and.w	r3, r3, #4
 8005a18:	2b04      	cmp	r3, #4
 8005a1a:	d11b      	bne.n	8005a54 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	f06f 0204 	mvn.w	r2, #4
 8005a24:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	2202      	movs	r2, #2
 8005a2a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	699b      	ldr	r3, [r3, #24]
 8005a32:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d003      	beq.n	8005a42 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005a3a:	6878      	ldr	r0, [r7, #4]
 8005a3c:	f7fd f830 	bl	8002aa0 <HAL_TIM_IC_CaptureCallback>
 8005a40:	e005      	b.n	8005a4e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a42:	6878      	ldr	r0, [r7, #4]
 8005a44:	f000 fb20 	bl	8006088 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a48:	6878      	ldr	r0, [r7, #4]
 8005a4a:	f000 fb27 	bl	800609c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	2200      	movs	r2, #0
 8005a52:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	691b      	ldr	r3, [r3, #16]
 8005a5a:	f003 0308 	and.w	r3, r3, #8
 8005a5e:	2b08      	cmp	r3, #8
 8005a60:	d122      	bne.n	8005aa8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	68db      	ldr	r3, [r3, #12]
 8005a68:	f003 0308 	and.w	r3, r3, #8
 8005a6c:	2b08      	cmp	r3, #8
 8005a6e:	d11b      	bne.n	8005aa8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	f06f 0208 	mvn.w	r2, #8
 8005a78:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	2204      	movs	r2, #4
 8005a7e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	69db      	ldr	r3, [r3, #28]
 8005a86:	f003 0303 	and.w	r3, r3, #3
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d003      	beq.n	8005a96 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005a8e:	6878      	ldr	r0, [r7, #4]
 8005a90:	f7fd f806 	bl	8002aa0 <HAL_TIM_IC_CaptureCallback>
 8005a94:	e005      	b.n	8005aa2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a96:	6878      	ldr	r0, [r7, #4]
 8005a98:	f000 faf6 	bl	8006088 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a9c:	6878      	ldr	r0, [r7, #4]
 8005a9e:	f000 fafd 	bl	800609c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	2200      	movs	r2, #0
 8005aa6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	691b      	ldr	r3, [r3, #16]
 8005aae:	f003 0310 	and.w	r3, r3, #16
 8005ab2:	2b10      	cmp	r3, #16
 8005ab4:	d122      	bne.n	8005afc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	68db      	ldr	r3, [r3, #12]
 8005abc:	f003 0310 	and.w	r3, r3, #16
 8005ac0:	2b10      	cmp	r3, #16
 8005ac2:	d11b      	bne.n	8005afc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	f06f 0210 	mvn.w	r2, #16
 8005acc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	2208      	movs	r2, #8
 8005ad2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	69db      	ldr	r3, [r3, #28]
 8005ada:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d003      	beq.n	8005aea <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005ae2:	6878      	ldr	r0, [r7, #4]
 8005ae4:	f7fc ffdc 	bl	8002aa0 <HAL_TIM_IC_CaptureCallback>
 8005ae8:	e005      	b.n	8005af6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005aea:	6878      	ldr	r0, [r7, #4]
 8005aec:	f000 facc 	bl	8006088 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005af0:	6878      	ldr	r0, [r7, #4]
 8005af2:	f000 fad3 	bl	800609c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	2200      	movs	r2, #0
 8005afa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	691b      	ldr	r3, [r3, #16]
 8005b02:	f003 0301 	and.w	r3, r3, #1
 8005b06:	2b01      	cmp	r3, #1
 8005b08:	d10e      	bne.n	8005b28 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	68db      	ldr	r3, [r3, #12]
 8005b10:	f003 0301 	and.w	r3, r3, #1
 8005b14:	2b01      	cmp	r3, #1
 8005b16:	d107      	bne.n	8005b28 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	f06f 0201 	mvn.w	r2, #1
 8005b20:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005b22:	6878      	ldr	r0, [r7, #4]
 8005b24:	f7fb fd06 	bl	8001534 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	691b      	ldr	r3, [r3, #16]
 8005b2e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b32:	2b80      	cmp	r3, #128	; 0x80
 8005b34:	d10e      	bne.n	8005b54 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	68db      	ldr	r3, [r3, #12]
 8005b3c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b40:	2b80      	cmp	r3, #128	; 0x80
 8005b42:	d107      	bne.n	8005b54 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005b4c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005b4e:	6878      	ldr	r0, [r7, #4]
 8005b50:	f000 ff78 	bl	8006a44 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	691b      	ldr	r3, [r3, #16]
 8005b5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b5e:	2b40      	cmp	r3, #64	; 0x40
 8005b60:	d10e      	bne.n	8005b80 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	68db      	ldr	r3, [r3, #12]
 8005b68:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b6c:	2b40      	cmp	r3, #64	; 0x40
 8005b6e:	d107      	bne.n	8005b80 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005b78:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005b7a:	6878      	ldr	r0, [r7, #4]
 8005b7c:	f000 fa98 	bl	80060b0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	691b      	ldr	r3, [r3, #16]
 8005b86:	f003 0320 	and.w	r3, r3, #32
 8005b8a:	2b20      	cmp	r3, #32
 8005b8c:	d10e      	bne.n	8005bac <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	68db      	ldr	r3, [r3, #12]
 8005b94:	f003 0320 	and.w	r3, r3, #32
 8005b98:	2b20      	cmp	r3, #32
 8005b9a:	d107      	bne.n	8005bac <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	f06f 0220 	mvn.w	r2, #32
 8005ba4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005ba6:	6878      	ldr	r0, [r7, #4]
 8005ba8:	f000 ff42 	bl	8006a30 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005bac:	bf00      	nop
 8005bae:	3708      	adds	r7, #8
 8005bb0:	46bd      	mov	sp, r7
 8005bb2:	bd80      	pop	{r7, pc}

08005bb4 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8005bb4:	b580      	push	{r7, lr}
 8005bb6:	b086      	sub	sp, #24
 8005bb8:	af00      	add	r7, sp, #0
 8005bba:	60f8      	str	r0, [r7, #12]
 8005bbc:	60b9      	str	r1, [r7, #8]
 8005bbe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005bc0:	2300      	movs	r3, #0
 8005bc2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005bca:	2b01      	cmp	r3, #1
 8005bcc:	d101      	bne.n	8005bd2 <HAL_TIM_IC_ConfigChannel+0x1e>
 8005bce:	2302      	movs	r3, #2
 8005bd0:	e088      	b.n	8005ce4 <HAL_TIM_IC_ConfigChannel+0x130>
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	2201      	movs	r2, #1
 8005bd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d11b      	bne.n	8005c18 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	6818      	ldr	r0, [r3, #0]
 8005be4:	68bb      	ldr	r3, [r7, #8]
 8005be6:	6819      	ldr	r1, [r3, #0]
 8005be8:	68bb      	ldr	r3, [r7, #8]
 8005bea:	685a      	ldr	r2, [r3, #4]
 8005bec:	68bb      	ldr	r3, [r7, #8]
 8005bee:	68db      	ldr	r3, [r3, #12]
 8005bf0:	f000 fcb8 	bl	8006564 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	699a      	ldr	r2, [r3, #24]
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	f022 020c 	bic.w	r2, r2, #12
 8005c02:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	6999      	ldr	r1, [r3, #24]
 8005c0a:	68bb      	ldr	r3, [r7, #8]
 8005c0c:	689a      	ldr	r2, [r3, #8]
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	430a      	orrs	r2, r1
 8005c14:	619a      	str	r2, [r3, #24]
 8005c16:	e060      	b.n	8005cda <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	2b04      	cmp	r3, #4
 8005c1c:	d11c      	bne.n	8005c58 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	6818      	ldr	r0, [r3, #0]
 8005c22:	68bb      	ldr	r3, [r7, #8]
 8005c24:	6819      	ldr	r1, [r3, #0]
 8005c26:	68bb      	ldr	r3, [r7, #8]
 8005c28:	685a      	ldr	r2, [r3, #4]
 8005c2a:	68bb      	ldr	r3, [r7, #8]
 8005c2c:	68db      	ldr	r3, [r3, #12]
 8005c2e:	f000 fd3c 	bl	80066aa <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	699a      	ldr	r2, [r3, #24]
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8005c40:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	6999      	ldr	r1, [r3, #24]
 8005c48:	68bb      	ldr	r3, [r7, #8]
 8005c4a:	689b      	ldr	r3, [r3, #8]
 8005c4c:	021a      	lsls	r2, r3, #8
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	430a      	orrs	r2, r1
 8005c54:	619a      	str	r2, [r3, #24]
 8005c56:	e040      	b.n	8005cda <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	2b08      	cmp	r3, #8
 8005c5c:	d11b      	bne.n	8005c96 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	6818      	ldr	r0, [r3, #0]
 8005c62:	68bb      	ldr	r3, [r7, #8]
 8005c64:	6819      	ldr	r1, [r3, #0]
 8005c66:	68bb      	ldr	r3, [r7, #8]
 8005c68:	685a      	ldr	r2, [r3, #4]
 8005c6a:	68bb      	ldr	r3, [r7, #8]
 8005c6c:	68db      	ldr	r3, [r3, #12]
 8005c6e:	f000 fd89 	bl	8006784 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	69da      	ldr	r2, [r3, #28]
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	f022 020c 	bic.w	r2, r2, #12
 8005c80:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	69d9      	ldr	r1, [r3, #28]
 8005c88:	68bb      	ldr	r3, [r7, #8]
 8005c8a:	689a      	ldr	r2, [r3, #8]
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	430a      	orrs	r2, r1
 8005c92:	61da      	str	r2, [r3, #28]
 8005c94:	e021      	b.n	8005cda <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	2b0c      	cmp	r3, #12
 8005c9a:	d11c      	bne.n	8005cd6 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	6818      	ldr	r0, [r3, #0]
 8005ca0:	68bb      	ldr	r3, [r7, #8]
 8005ca2:	6819      	ldr	r1, [r3, #0]
 8005ca4:	68bb      	ldr	r3, [r7, #8]
 8005ca6:	685a      	ldr	r2, [r3, #4]
 8005ca8:	68bb      	ldr	r3, [r7, #8]
 8005caa:	68db      	ldr	r3, [r3, #12]
 8005cac:	f000 fda6 	bl	80067fc <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	69da      	ldr	r2, [r3, #28]
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8005cbe:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	69d9      	ldr	r1, [r3, #28]
 8005cc6:	68bb      	ldr	r3, [r7, #8]
 8005cc8:	689b      	ldr	r3, [r3, #8]
 8005cca:	021a      	lsls	r2, r3, #8
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	430a      	orrs	r2, r1
 8005cd2:	61da      	str	r2, [r3, #28]
 8005cd4:	e001      	b.n	8005cda <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8005cd6:	2301      	movs	r3, #1
 8005cd8:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	2200      	movs	r2, #0
 8005cde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005ce2:	7dfb      	ldrb	r3, [r7, #23]
}
 8005ce4:	4618      	mov	r0, r3
 8005ce6:	3718      	adds	r7, #24
 8005ce8:	46bd      	mov	sp, r7
 8005cea:	bd80      	pop	{r7, pc}

08005cec <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005cec:	b580      	push	{r7, lr}
 8005cee:	b086      	sub	sp, #24
 8005cf0:	af00      	add	r7, sp, #0
 8005cf2:	60f8      	str	r0, [r7, #12]
 8005cf4:	60b9      	str	r1, [r7, #8]
 8005cf6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005cf8:	2300      	movs	r3, #0
 8005cfa:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005d02:	2b01      	cmp	r3, #1
 8005d04:	d101      	bne.n	8005d0a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005d06:	2302      	movs	r3, #2
 8005d08:	e0ae      	b.n	8005e68 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	2201      	movs	r2, #1
 8005d0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	2b0c      	cmp	r3, #12
 8005d16:	f200 809f 	bhi.w	8005e58 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005d1a:	a201      	add	r2, pc, #4	; (adr r2, 8005d20 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005d1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d20:	08005d55 	.word	0x08005d55
 8005d24:	08005e59 	.word	0x08005e59
 8005d28:	08005e59 	.word	0x08005e59
 8005d2c:	08005e59 	.word	0x08005e59
 8005d30:	08005d95 	.word	0x08005d95
 8005d34:	08005e59 	.word	0x08005e59
 8005d38:	08005e59 	.word	0x08005e59
 8005d3c:	08005e59 	.word	0x08005e59
 8005d40:	08005dd7 	.word	0x08005dd7
 8005d44:	08005e59 	.word	0x08005e59
 8005d48:	08005e59 	.word	0x08005e59
 8005d4c:	08005e59 	.word	0x08005e59
 8005d50:	08005e17 	.word	0x08005e17
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	68b9      	ldr	r1, [r7, #8]
 8005d5a:	4618      	mov	r0, r3
 8005d5c:	f000 fa52 	bl	8006204 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	699a      	ldr	r2, [r3, #24]
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	f042 0208 	orr.w	r2, r2, #8
 8005d6e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	699a      	ldr	r2, [r3, #24]
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	f022 0204 	bic.w	r2, r2, #4
 8005d7e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	6999      	ldr	r1, [r3, #24]
 8005d86:	68bb      	ldr	r3, [r7, #8]
 8005d88:	691a      	ldr	r2, [r3, #16]
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	430a      	orrs	r2, r1
 8005d90:	619a      	str	r2, [r3, #24]
      break;
 8005d92:	e064      	b.n	8005e5e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	68b9      	ldr	r1, [r7, #8]
 8005d9a:	4618      	mov	r0, r3
 8005d9c:	f000 faa2 	bl	80062e4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	699a      	ldr	r2, [r3, #24]
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005dae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	699a      	ldr	r2, [r3, #24]
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005dbe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	6999      	ldr	r1, [r3, #24]
 8005dc6:	68bb      	ldr	r3, [r7, #8]
 8005dc8:	691b      	ldr	r3, [r3, #16]
 8005dca:	021a      	lsls	r2, r3, #8
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	430a      	orrs	r2, r1
 8005dd2:	619a      	str	r2, [r3, #24]
      break;
 8005dd4:	e043      	b.n	8005e5e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	68b9      	ldr	r1, [r7, #8]
 8005ddc:	4618      	mov	r0, r3
 8005dde:	f000 faf7 	bl	80063d0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	69da      	ldr	r2, [r3, #28]
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	f042 0208 	orr.w	r2, r2, #8
 8005df0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	69da      	ldr	r2, [r3, #28]
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	f022 0204 	bic.w	r2, r2, #4
 8005e00:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	69d9      	ldr	r1, [r3, #28]
 8005e08:	68bb      	ldr	r3, [r7, #8]
 8005e0a:	691a      	ldr	r2, [r3, #16]
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	430a      	orrs	r2, r1
 8005e12:	61da      	str	r2, [r3, #28]
      break;
 8005e14:	e023      	b.n	8005e5e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	68b9      	ldr	r1, [r7, #8]
 8005e1c:	4618      	mov	r0, r3
 8005e1e:	f000 fb4b 	bl	80064b8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	69da      	ldr	r2, [r3, #28]
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005e30:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	69da      	ldr	r2, [r3, #28]
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005e40:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	69d9      	ldr	r1, [r3, #28]
 8005e48:	68bb      	ldr	r3, [r7, #8]
 8005e4a:	691b      	ldr	r3, [r3, #16]
 8005e4c:	021a      	lsls	r2, r3, #8
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	430a      	orrs	r2, r1
 8005e54:	61da      	str	r2, [r3, #28]
      break;
 8005e56:	e002      	b.n	8005e5e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005e58:	2301      	movs	r3, #1
 8005e5a:	75fb      	strb	r3, [r7, #23]
      break;
 8005e5c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	2200      	movs	r2, #0
 8005e62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005e66:	7dfb      	ldrb	r3, [r7, #23]
}
 8005e68:	4618      	mov	r0, r3
 8005e6a:	3718      	adds	r7, #24
 8005e6c:	46bd      	mov	sp, r7
 8005e6e:	bd80      	pop	{r7, pc}

08005e70 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005e70:	b580      	push	{r7, lr}
 8005e72:	b084      	sub	sp, #16
 8005e74:	af00      	add	r7, sp, #0
 8005e76:	6078      	str	r0, [r7, #4]
 8005e78:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005e7a:	2300      	movs	r3, #0
 8005e7c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005e84:	2b01      	cmp	r3, #1
 8005e86:	d101      	bne.n	8005e8c <HAL_TIM_ConfigClockSource+0x1c>
 8005e88:	2302      	movs	r3, #2
 8005e8a:	e0b4      	b.n	8005ff6 <HAL_TIM_ConfigClockSource+0x186>
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	2201      	movs	r2, #1
 8005e90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	2202      	movs	r2, #2
 8005e98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	689b      	ldr	r3, [r3, #8]
 8005ea2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005ea4:	68bb      	ldr	r3, [r7, #8]
 8005ea6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005eaa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005eac:	68bb      	ldr	r3, [r7, #8]
 8005eae:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005eb2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	68ba      	ldr	r2, [r7, #8]
 8005eba:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005ebc:	683b      	ldr	r3, [r7, #0]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005ec4:	d03e      	beq.n	8005f44 <HAL_TIM_ConfigClockSource+0xd4>
 8005ec6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005eca:	f200 8087 	bhi.w	8005fdc <HAL_TIM_ConfigClockSource+0x16c>
 8005ece:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005ed2:	f000 8086 	beq.w	8005fe2 <HAL_TIM_ConfigClockSource+0x172>
 8005ed6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005eda:	d87f      	bhi.n	8005fdc <HAL_TIM_ConfigClockSource+0x16c>
 8005edc:	2b70      	cmp	r3, #112	; 0x70
 8005ede:	d01a      	beq.n	8005f16 <HAL_TIM_ConfigClockSource+0xa6>
 8005ee0:	2b70      	cmp	r3, #112	; 0x70
 8005ee2:	d87b      	bhi.n	8005fdc <HAL_TIM_ConfigClockSource+0x16c>
 8005ee4:	2b60      	cmp	r3, #96	; 0x60
 8005ee6:	d050      	beq.n	8005f8a <HAL_TIM_ConfigClockSource+0x11a>
 8005ee8:	2b60      	cmp	r3, #96	; 0x60
 8005eea:	d877      	bhi.n	8005fdc <HAL_TIM_ConfigClockSource+0x16c>
 8005eec:	2b50      	cmp	r3, #80	; 0x50
 8005eee:	d03c      	beq.n	8005f6a <HAL_TIM_ConfigClockSource+0xfa>
 8005ef0:	2b50      	cmp	r3, #80	; 0x50
 8005ef2:	d873      	bhi.n	8005fdc <HAL_TIM_ConfigClockSource+0x16c>
 8005ef4:	2b40      	cmp	r3, #64	; 0x40
 8005ef6:	d058      	beq.n	8005faa <HAL_TIM_ConfigClockSource+0x13a>
 8005ef8:	2b40      	cmp	r3, #64	; 0x40
 8005efa:	d86f      	bhi.n	8005fdc <HAL_TIM_ConfigClockSource+0x16c>
 8005efc:	2b30      	cmp	r3, #48	; 0x30
 8005efe:	d064      	beq.n	8005fca <HAL_TIM_ConfigClockSource+0x15a>
 8005f00:	2b30      	cmp	r3, #48	; 0x30
 8005f02:	d86b      	bhi.n	8005fdc <HAL_TIM_ConfigClockSource+0x16c>
 8005f04:	2b20      	cmp	r3, #32
 8005f06:	d060      	beq.n	8005fca <HAL_TIM_ConfigClockSource+0x15a>
 8005f08:	2b20      	cmp	r3, #32
 8005f0a:	d867      	bhi.n	8005fdc <HAL_TIM_ConfigClockSource+0x16c>
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d05c      	beq.n	8005fca <HAL_TIM_ConfigClockSource+0x15a>
 8005f10:	2b10      	cmp	r3, #16
 8005f12:	d05a      	beq.n	8005fca <HAL_TIM_ConfigClockSource+0x15a>
 8005f14:	e062      	b.n	8005fdc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	6818      	ldr	r0, [r3, #0]
 8005f1a:	683b      	ldr	r3, [r7, #0]
 8005f1c:	6899      	ldr	r1, [r3, #8]
 8005f1e:	683b      	ldr	r3, [r7, #0]
 8005f20:	685a      	ldr	r2, [r3, #4]
 8005f22:	683b      	ldr	r3, [r7, #0]
 8005f24:	68db      	ldr	r3, [r3, #12]
 8005f26:	f000 fcc1 	bl	80068ac <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	689b      	ldr	r3, [r3, #8]
 8005f30:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005f32:	68bb      	ldr	r3, [r7, #8]
 8005f34:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005f38:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	68ba      	ldr	r2, [r7, #8]
 8005f40:	609a      	str	r2, [r3, #8]
      break;
 8005f42:	e04f      	b.n	8005fe4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	6818      	ldr	r0, [r3, #0]
 8005f48:	683b      	ldr	r3, [r7, #0]
 8005f4a:	6899      	ldr	r1, [r3, #8]
 8005f4c:	683b      	ldr	r3, [r7, #0]
 8005f4e:	685a      	ldr	r2, [r3, #4]
 8005f50:	683b      	ldr	r3, [r7, #0]
 8005f52:	68db      	ldr	r3, [r3, #12]
 8005f54:	f000 fcaa 	bl	80068ac <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	689a      	ldr	r2, [r3, #8]
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005f66:	609a      	str	r2, [r3, #8]
      break;
 8005f68:	e03c      	b.n	8005fe4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	6818      	ldr	r0, [r3, #0]
 8005f6e:	683b      	ldr	r3, [r7, #0]
 8005f70:	6859      	ldr	r1, [r3, #4]
 8005f72:	683b      	ldr	r3, [r7, #0]
 8005f74:	68db      	ldr	r3, [r3, #12]
 8005f76:	461a      	mov	r2, r3
 8005f78:	f000 fb68 	bl	800664c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	2150      	movs	r1, #80	; 0x50
 8005f82:	4618      	mov	r0, r3
 8005f84:	f000 fc77 	bl	8006876 <TIM_ITRx_SetConfig>
      break;
 8005f88:	e02c      	b.n	8005fe4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	6818      	ldr	r0, [r3, #0]
 8005f8e:	683b      	ldr	r3, [r7, #0]
 8005f90:	6859      	ldr	r1, [r3, #4]
 8005f92:	683b      	ldr	r3, [r7, #0]
 8005f94:	68db      	ldr	r3, [r3, #12]
 8005f96:	461a      	mov	r2, r3
 8005f98:	f000 fbc4 	bl	8006724 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	2160      	movs	r1, #96	; 0x60
 8005fa2:	4618      	mov	r0, r3
 8005fa4:	f000 fc67 	bl	8006876 <TIM_ITRx_SetConfig>
      break;
 8005fa8:	e01c      	b.n	8005fe4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	6818      	ldr	r0, [r3, #0]
 8005fae:	683b      	ldr	r3, [r7, #0]
 8005fb0:	6859      	ldr	r1, [r3, #4]
 8005fb2:	683b      	ldr	r3, [r7, #0]
 8005fb4:	68db      	ldr	r3, [r3, #12]
 8005fb6:	461a      	mov	r2, r3
 8005fb8:	f000 fb48 	bl	800664c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	2140      	movs	r1, #64	; 0x40
 8005fc2:	4618      	mov	r0, r3
 8005fc4:	f000 fc57 	bl	8006876 <TIM_ITRx_SetConfig>
      break;
 8005fc8:	e00c      	b.n	8005fe4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681a      	ldr	r2, [r3, #0]
 8005fce:	683b      	ldr	r3, [r7, #0]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	4619      	mov	r1, r3
 8005fd4:	4610      	mov	r0, r2
 8005fd6:	f000 fc4e 	bl	8006876 <TIM_ITRx_SetConfig>
      break;
 8005fda:	e003      	b.n	8005fe4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005fdc:	2301      	movs	r3, #1
 8005fde:	73fb      	strb	r3, [r7, #15]
      break;
 8005fe0:	e000      	b.n	8005fe4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005fe2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	2201      	movs	r2, #1
 8005fe8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	2200      	movs	r2, #0
 8005ff0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005ff4:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ff6:	4618      	mov	r0, r3
 8005ff8:	3710      	adds	r7, #16
 8005ffa:	46bd      	mov	sp, r7
 8005ffc:	bd80      	pop	{r7, pc}
	...

08006000 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006000:	b480      	push	{r7}
 8006002:	b085      	sub	sp, #20
 8006004:	af00      	add	r7, sp, #0
 8006006:	6078      	str	r0, [r7, #4]
 8006008:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800600a:	2300      	movs	r3, #0
 800600c:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 800600e:	683b      	ldr	r3, [r7, #0]
 8006010:	2b0c      	cmp	r3, #12
 8006012:	d831      	bhi.n	8006078 <HAL_TIM_ReadCapturedValue+0x78>
 8006014:	a201      	add	r2, pc, #4	; (adr r2, 800601c <HAL_TIM_ReadCapturedValue+0x1c>)
 8006016:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800601a:	bf00      	nop
 800601c:	08006051 	.word	0x08006051
 8006020:	08006079 	.word	0x08006079
 8006024:	08006079 	.word	0x08006079
 8006028:	08006079 	.word	0x08006079
 800602c:	0800605b 	.word	0x0800605b
 8006030:	08006079 	.word	0x08006079
 8006034:	08006079 	.word	0x08006079
 8006038:	08006079 	.word	0x08006079
 800603c:	08006065 	.word	0x08006065
 8006040:	08006079 	.word	0x08006079
 8006044:	08006079 	.word	0x08006079
 8006048:	08006079 	.word	0x08006079
 800604c:	0800606f 	.word	0x0800606f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006056:	60fb      	str	r3, [r7, #12]

      break;
 8006058:	e00f      	b.n	800607a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006060:	60fb      	str	r3, [r7, #12]

      break;
 8006062:	e00a      	b.n	800607a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800606a:	60fb      	str	r3, [r7, #12]

      break;
 800606c:	e005      	b.n	800607a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006074:	60fb      	str	r3, [r7, #12]

      break;
 8006076:	e000      	b.n	800607a <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8006078:	bf00      	nop
  }

  return tmpreg;
 800607a:	68fb      	ldr	r3, [r7, #12]
}
 800607c:	4618      	mov	r0, r3
 800607e:	3714      	adds	r7, #20
 8006080:	46bd      	mov	sp, r7
 8006082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006086:	4770      	bx	lr

08006088 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006088:	b480      	push	{r7}
 800608a:	b083      	sub	sp, #12
 800608c:	af00      	add	r7, sp, #0
 800608e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006090:	bf00      	nop
 8006092:	370c      	adds	r7, #12
 8006094:	46bd      	mov	sp, r7
 8006096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800609a:	4770      	bx	lr

0800609c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800609c:	b480      	push	{r7}
 800609e:	b083      	sub	sp, #12
 80060a0:	af00      	add	r7, sp, #0
 80060a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80060a4:	bf00      	nop
 80060a6:	370c      	adds	r7, #12
 80060a8:	46bd      	mov	sp, r7
 80060aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ae:	4770      	bx	lr

080060b0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80060b0:	b480      	push	{r7}
 80060b2:	b083      	sub	sp, #12
 80060b4:	af00      	add	r7, sp, #0
 80060b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80060b8:	bf00      	nop
 80060ba:	370c      	adds	r7, #12
 80060bc:	46bd      	mov	sp, r7
 80060be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060c2:	4770      	bx	lr

080060c4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80060c4:	b480      	push	{r7}
 80060c6:	b085      	sub	sp, #20
 80060c8:	af00      	add	r7, sp, #0
 80060ca:	6078      	str	r0, [r7, #4]
 80060cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	4a40      	ldr	r2, [pc, #256]	; (80061d8 <TIM_Base_SetConfig+0x114>)
 80060d8:	4293      	cmp	r3, r2
 80060da:	d013      	beq.n	8006104 <TIM_Base_SetConfig+0x40>
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80060e2:	d00f      	beq.n	8006104 <TIM_Base_SetConfig+0x40>
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	4a3d      	ldr	r2, [pc, #244]	; (80061dc <TIM_Base_SetConfig+0x118>)
 80060e8:	4293      	cmp	r3, r2
 80060ea:	d00b      	beq.n	8006104 <TIM_Base_SetConfig+0x40>
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	4a3c      	ldr	r2, [pc, #240]	; (80061e0 <TIM_Base_SetConfig+0x11c>)
 80060f0:	4293      	cmp	r3, r2
 80060f2:	d007      	beq.n	8006104 <TIM_Base_SetConfig+0x40>
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	4a3b      	ldr	r2, [pc, #236]	; (80061e4 <TIM_Base_SetConfig+0x120>)
 80060f8:	4293      	cmp	r3, r2
 80060fa:	d003      	beq.n	8006104 <TIM_Base_SetConfig+0x40>
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	4a3a      	ldr	r2, [pc, #232]	; (80061e8 <TIM_Base_SetConfig+0x124>)
 8006100:	4293      	cmp	r3, r2
 8006102:	d108      	bne.n	8006116 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800610a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800610c:	683b      	ldr	r3, [r7, #0]
 800610e:	685b      	ldr	r3, [r3, #4]
 8006110:	68fa      	ldr	r2, [r7, #12]
 8006112:	4313      	orrs	r3, r2
 8006114:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	4a2f      	ldr	r2, [pc, #188]	; (80061d8 <TIM_Base_SetConfig+0x114>)
 800611a:	4293      	cmp	r3, r2
 800611c:	d02b      	beq.n	8006176 <TIM_Base_SetConfig+0xb2>
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006124:	d027      	beq.n	8006176 <TIM_Base_SetConfig+0xb2>
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	4a2c      	ldr	r2, [pc, #176]	; (80061dc <TIM_Base_SetConfig+0x118>)
 800612a:	4293      	cmp	r3, r2
 800612c:	d023      	beq.n	8006176 <TIM_Base_SetConfig+0xb2>
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	4a2b      	ldr	r2, [pc, #172]	; (80061e0 <TIM_Base_SetConfig+0x11c>)
 8006132:	4293      	cmp	r3, r2
 8006134:	d01f      	beq.n	8006176 <TIM_Base_SetConfig+0xb2>
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	4a2a      	ldr	r2, [pc, #168]	; (80061e4 <TIM_Base_SetConfig+0x120>)
 800613a:	4293      	cmp	r3, r2
 800613c:	d01b      	beq.n	8006176 <TIM_Base_SetConfig+0xb2>
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	4a29      	ldr	r2, [pc, #164]	; (80061e8 <TIM_Base_SetConfig+0x124>)
 8006142:	4293      	cmp	r3, r2
 8006144:	d017      	beq.n	8006176 <TIM_Base_SetConfig+0xb2>
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	4a28      	ldr	r2, [pc, #160]	; (80061ec <TIM_Base_SetConfig+0x128>)
 800614a:	4293      	cmp	r3, r2
 800614c:	d013      	beq.n	8006176 <TIM_Base_SetConfig+0xb2>
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	4a27      	ldr	r2, [pc, #156]	; (80061f0 <TIM_Base_SetConfig+0x12c>)
 8006152:	4293      	cmp	r3, r2
 8006154:	d00f      	beq.n	8006176 <TIM_Base_SetConfig+0xb2>
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	4a26      	ldr	r2, [pc, #152]	; (80061f4 <TIM_Base_SetConfig+0x130>)
 800615a:	4293      	cmp	r3, r2
 800615c:	d00b      	beq.n	8006176 <TIM_Base_SetConfig+0xb2>
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	4a25      	ldr	r2, [pc, #148]	; (80061f8 <TIM_Base_SetConfig+0x134>)
 8006162:	4293      	cmp	r3, r2
 8006164:	d007      	beq.n	8006176 <TIM_Base_SetConfig+0xb2>
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	4a24      	ldr	r2, [pc, #144]	; (80061fc <TIM_Base_SetConfig+0x138>)
 800616a:	4293      	cmp	r3, r2
 800616c:	d003      	beq.n	8006176 <TIM_Base_SetConfig+0xb2>
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	4a23      	ldr	r2, [pc, #140]	; (8006200 <TIM_Base_SetConfig+0x13c>)
 8006172:	4293      	cmp	r3, r2
 8006174:	d108      	bne.n	8006188 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800617c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800617e:	683b      	ldr	r3, [r7, #0]
 8006180:	68db      	ldr	r3, [r3, #12]
 8006182:	68fa      	ldr	r2, [r7, #12]
 8006184:	4313      	orrs	r3, r2
 8006186:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800618e:	683b      	ldr	r3, [r7, #0]
 8006190:	695b      	ldr	r3, [r3, #20]
 8006192:	4313      	orrs	r3, r2
 8006194:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	68fa      	ldr	r2, [r7, #12]
 800619a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800619c:	683b      	ldr	r3, [r7, #0]
 800619e:	689a      	ldr	r2, [r3, #8]
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80061a4:	683b      	ldr	r3, [r7, #0]
 80061a6:	681a      	ldr	r2, [r3, #0]
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	4a0a      	ldr	r2, [pc, #40]	; (80061d8 <TIM_Base_SetConfig+0x114>)
 80061b0:	4293      	cmp	r3, r2
 80061b2:	d003      	beq.n	80061bc <TIM_Base_SetConfig+0xf8>
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	4a0c      	ldr	r2, [pc, #48]	; (80061e8 <TIM_Base_SetConfig+0x124>)
 80061b8:	4293      	cmp	r3, r2
 80061ba:	d103      	bne.n	80061c4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80061bc:	683b      	ldr	r3, [r7, #0]
 80061be:	691a      	ldr	r2, [r3, #16]
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	2201      	movs	r2, #1
 80061c8:	615a      	str	r2, [r3, #20]
}
 80061ca:	bf00      	nop
 80061cc:	3714      	adds	r7, #20
 80061ce:	46bd      	mov	sp, r7
 80061d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d4:	4770      	bx	lr
 80061d6:	bf00      	nop
 80061d8:	40010000 	.word	0x40010000
 80061dc:	40000400 	.word	0x40000400
 80061e0:	40000800 	.word	0x40000800
 80061e4:	40000c00 	.word	0x40000c00
 80061e8:	40010400 	.word	0x40010400
 80061ec:	40014000 	.word	0x40014000
 80061f0:	40014400 	.word	0x40014400
 80061f4:	40014800 	.word	0x40014800
 80061f8:	40001800 	.word	0x40001800
 80061fc:	40001c00 	.word	0x40001c00
 8006200:	40002000 	.word	0x40002000

08006204 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006204:	b480      	push	{r7}
 8006206:	b087      	sub	sp, #28
 8006208:	af00      	add	r7, sp, #0
 800620a:	6078      	str	r0, [r7, #4]
 800620c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	6a1b      	ldr	r3, [r3, #32]
 8006212:	f023 0201 	bic.w	r2, r3, #1
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	6a1b      	ldr	r3, [r3, #32]
 800621e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	685b      	ldr	r3, [r3, #4]
 8006224:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	699b      	ldr	r3, [r3, #24]
 800622a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006232:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	f023 0303 	bic.w	r3, r3, #3
 800623a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800623c:	683b      	ldr	r3, [r7, #0]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	68fa      	ldr	r2, [r7, #12]
 8006242:	4313      	orrs	r3, r2
 8006244:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006246:	697b      	ldr	r3, [r7, #20]
 8006248:	f023 0302 	bic.w	r3, r3, #2
 800624c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800624e:	683b      	ldr	r3, [r7, #0]
 8006250:	689b      	ldr	r3, [r3, #8]
 8006252:	697a      	ldr	r2, [r7, #20]
 8006254:	4313      	orrs	r3, r2
 8006256:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	4a20      	ldr	r2, [pc, #128]	; (80062dc <TIM_OC1_SetConfig+0xd8>)
 800625c:	4293      	cmp	r3, r2
 800625e:	d003      	beq.n	8006268 <TIM_OC1_SetConfig+0x64>
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	4a1f      	ldr	r2, [pc, #124]	; (80062e0 <TIM_OC1_SetConfig+0xdc>)
 8006264:	4293      	cmp	r3, r2
 8006266:	d10c      	bne.n	8006282 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006268:	697b      	ldr	r3, [r7, #20]
 800626a:	f023 0308 	bic.w	r3, r3, #8
 800626e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006270:	683b      	ldr	r3, [r7, #0]
 8006272:	68db      	ldr	r3, [r3, #12]
 8006274:	697a      	ldr	r2, [r7, #20]
 8006276:	4313      	orrs	r3, r2
 8006278:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800627a:	697b      	ldr	r3, [r7, #20]
 800627c:	f023 0304 	bic.w	r3, r3, #4
 8006280:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	4a15      	ldr	r2, [pc, #84]	; (80062dc <TIM_OC1_SetConfig+0xd8>)
 8006286:	4293      	cmp	r3, r2
 8006288:	d003      	beq.n	8006292 <TIM_OC1_SetConfig+0x8e>
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	4a14      	ldr	r2, [pc, #80]	; (80062e0 <TIM_OC1_SetConfig+0xdc>)
 800628e:	4293      	cmp	r3, r2
 8006290:	d111      	bne.n	80062b6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006292:	693b      	ldr	r3, [r7, #16]
 8006294:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006298:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800629a:	693b      	ldr	r3, [r7, #16]
 800629c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80062a0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80062a2:	683b      	ldr	r3, [r7, #0]
 80062a4:	695b      	ldr	r3, [r3, #20]
 80062a6:	693a      	ldr	r2, [r7, #16]
 80062a8:	4313      	orrs	r3, r2
 80062aa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80062ac:	683b      	ldr	r3, [r7, #0]
 80062ae:	699b      	ldr	r3, [r3, #24]
 80062b0:	693a      	ldr	r2, [r7, #16]
 80062b2:	4313      	orrs	r3, r2
 80062b4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	693a      	ldr	r2, [r7, #16]
 80062ba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	68fa      	ldr	r2, [r7, #12]
 80062c0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80062c2:	683b      	ldr	r3, [r7, #0]
 80062c4:	685a      	ldr	r2, [r3, #4]
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	697a      	ldr	r2, [r7, #20]
 80062ce:	621a      	str	r2, [r3, #32]
}
 80062d0:	bf00      	nop
 80062d2:	371c      	adds	r7, #28
 80062d4:	46bd      	mov	sp, r7
 80062d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062da:	4770      	bx	lr
 80062dc:	40010000 	.word	0x40010000
 80062e0:	40010400 	.word	0x40010400

080062e4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80062e4:	b480      	push	{r7}
 80062e6:	b087      	sub	sp, #28
 80062e8:	af00      	add	r7, sp, #0
 80062ea:	6078      	str	r0, [r7, #4]
 80062ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	6a1b      	ldr	r3, [r3, #32]
 80062f2:	f023 0210 	bic.w	r2, r3, #16
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	6a1b      	ldr	r3, [r3, #32]
 80062fe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	685b      	ldr	r3, [r3, #4]
 8006304:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	699b      	ldr	r3, [r3, #24]
 800630a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006312:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800631a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800631c:	683b      	ldr	r3, [r7, #0]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	021b      	lsls	r3, r3, #8
 8006322:	68fa      	ldr	r2, [r7, #12]
 8006324:	4313      	orrs	r3, r2
 8006326:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006328:	697b      	ldr	r3, [r7, #20]
 800632a:	f023 0320 	bic.w	r3, r3, #32
 800632e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006330:	683b      	ldr	r3, [r7, #0]
 8006332:	689b      	ldr	r3, [r3, #8]
 8006334:	011b      	lsls	r3, r3, #4
 8006336:	697a      	ldr	r2, [r7, #20]
 8006338:	4313      	orrs	r3, r2
 800633a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	4a22      	ldr	r2, [pc, #136]	; (80063c8 <TIM_OC2_SetConfig+0xe4>)
 8006340:	4293      	cmp	r3, r2
 8006342:	d003      	beq.n	800634c <TIM_OC2_SetConfig+0x68>
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	4a21      	ldr	r2, [pc, #132]	; (80063cc <TIM_OC2_SetConfig+0xe8>)
 8006348:	4293      	cmp	r3, r2
 800634a:	d10d      	bne.n	8006368 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800634c:	697b      	ldr	r3, [r7, #20]
 800634e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006352:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006354:	683b      	ldr	r3, [r7, #0]
 8006356:	68db      	ldr	r3, [r3, #12]
 8006358:	011b      	lsls	r3, r3, #4
 800635a:	697a      	ldr	r2, [r7, #20]
 800635c:	4313      	orrs	r3, r2
 800635e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006360:	697b      	ldr	r3, [r7, #20]
 8006362:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006366:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	4a17      	ldr	r2, [pc, #92]	; (80063c8 <TIM_OC2_SetConfig+0xe4>)
 800636c:	4293      	cmp	r3, r2
 800636e:	d003      	beq.n	8006378 <TIM_OC2_SetConfig+0x94>
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	4a16      	ldr	r2, [pc, #88]	; (80063cc <TIM_OC2_SetConfig+0xe8>)
 8006374:	4293      	cmp	r3, r2
 8006376:	d113      	bne.n	80063a0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006378:	693b      	ldr	r3, [r7, #16]
 800637a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800637e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006380:	693b      	ldr	r3, [r7, #16]
 8006382:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006386:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006388:	683b      	ldr	r3, [r7, #0]
 800638a:	695b      	ldr	r3, [r3, #20]
 800638c:	009b      	lsls	r3, r3, #2
 800638e:	693a      	ldr	r2, [r7, #16]
 8006390:	4313      	orrs	r3, r2
 8006392:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006394:	683b      	ldr	r3, [r7, #0]
 8006396:	699b      	ldr	r3, [r3, #24]
 8006398:	009b      	lsls	r3, r3, #2
 800639a:	693a      	ldr	r2, [r7, #16]
 800639c:	4313      	orrs	r3, r2
 800639e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	693a      	ldr	r2, [r7, #16]
 80063a4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	68fa      	ldr	r2, [r7, #12]
 80063aa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80063ac:	683b      	ldr	r3, [r7, #0]
 80063ae:	685a      	ldr	r2, [r3, #4]
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	697a      	ldr	r2, [r7, #20]
 80063b8:	621a      	str	r2, [r3, #32]
}
 80063ba:	bf00      	nop
 80063bc:	371c      	adds	r7, #28
 80063be:	46bd      	mov	sp, r7
 80063c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c4:	4770      	bx	lr
 80063c6:	bf00      	nop
 80063c8:	40010000 	.word	0x40010000
 80063cc:	40010400 	.word	0x40010400

080063d0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80063d0:	b480      	push	{r7}
 80063d2:	b087      	sub	sp, #28
 80063d4:	af00      	add	r7, sp, #0
 80063d6:	6078      	str	r0, [r7, #4]
 80063d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	6a1b      	ldr	r3, [r3, #32]
 80063de:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	6a1b      	ldr	r3, [r3, #32]
 80063ea:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	685b      	ldr	r3, [r3, #4]
 80063f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	69db      	ldr	r3, [r3, #28]
 80063f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80063fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	f023 0303 	bic.w	r3, r3, #3
 8006406:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006408:	683b      	ldr	r3, [r7, #0]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	68fa      	ldr	r2, [r7, #12]
 800640e:	4313      	orrs	r3, r2
 8006410:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006412:	697b      	ldr	r3, [r7, #20]
 8006414:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006418:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800641a:	683b      	ldr	r3, [r7, #0]
 800641c:	689b      	ldr	r3, [r3, #8]
 800641e:	021b      	lsls	r3, r3, #8
 8006420:	697a      	ldr	r2, [r7, #20]
 8006422:	4313      	orrs	r3, r2
 8006424:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	4a21      	ldr	r2, [pc, #132]	; (80064b0 <TIM_OC3_SetConfig+0xe0>)
 800642a:	4293      	cmp	r3, r2
 800642c:	d003      	beq.n	8006436 <TIM_OC3_SetConfig+0x66>
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	4a20      	ldr	r2, [pc, #128]	; (80064b4 <TIM_OC3_SetConfig+0xe4>)
 8006432:	4293      	cmp	r3, r2
 8006434:	d10d      	bne.n	8006452 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006436:	697b      	ldr	r3, [r7, #20]
 8006438:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800643c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800643e:	683b      	ldr	r3, [r7, #0]
 8006440:	68db      	ldr	r3, [r3, #12]
 8006442:	021b      	lsls	r3, r3, #8
 8006444:	697a      	ldr	r2, [r7, #20]
 8006446:	4313      	orrs	r3, r2
 8006448:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800644a:	697b      	ldr	r3, [r7, #20]
 800644c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006450:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	4a16      	ldr	r2, [pc, #88]	; (80064b0 <TIM_OC3_SetConfig+0xe0>)
 8006456:	4293      	cmp	r3, r2
 8006458:	d003      	beq.n	8006462 <TIM_OC3_SetConfig+0x92>
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	4a15      	ldr	r2, [pc, #84]	; (80064b4 <TIM_OC3_SetConfig+0xe4>)
 800645e:	4293      	cmp	r3, r2
 8006460:	d113      	bne.n	800648a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006462:	693b      	ldr	r3, [r7, #16]
 8006464:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006468:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800646a:	693b      	ldr	r3, [r7, #16]
 800646c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006470:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006472:	683b      	ldr	r3, [r7, #0]
 8006474:	695b      	ldr	r3, [r3, #20]
 8006476:	011b      	lsls	r3, r3, #4
 8006478:	693a      	ldr	r2, [r7, #16]
 800647a:	4313      	orrs	r3, r2
 800647c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800647e:	683b      	ldr	r3, [r7, #0]
 8006480:	699b      	ldr	r3, [r3, #24]
 8006482:	011b      	lsls	r3, r3, #4
 8006484:	693a      	ldr	r2, [r7, #16]
 8006486:	4313      	orrs	r3, r2
 8006488:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	693a      	ldr	r2, [r7, #16]
 800648e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	68fa      	ldr	r2, [r7, #12]
 8006494:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006496:	683b      	ldr	r3, [r7, #0]
 8006498:	685a      	ldr	r2, [r3, #4]
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	697a      	ldr	r2, [r7, #20]
 80064a2:	621a      	str	r2, [r3, #32]
}
 80064a4:	bf00      	nop
 80064a6:	371c      	adds	r7, #28
 80064a8:	46bd      	mov	sp, r7
 80064aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ae:	4770      	bx	lr
 80064b0:	40010000 	.word	0x40010000
 80064b4:	40010400 	.word	0x40010400

080064b8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80064b8:	b480      	push	{r7}
 80064ba:	b087      	sub	sp, #28
 80064bc:	af00      	add	r7, sp, #0
 80064be:	6078      	str	r0, [r7, #4]
 80064c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	6a1b      	ldr	r3, [r3, #32]
 80064c6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	6a1b      	ldr	r3, [r3, #32]
 80064d2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	685b      	ldr	r3, [r3, #4]
 80064d8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	69db      	ldr	r3, [r3, #28]
 80064de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80064e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80064ee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80064f0:	683b      	ldr	r3, [r7, #0]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	021b      	lsls	r3, r3, #8
 80064f6:	68fa      	ldr	r2, [r7, #12]
 80064f8:	4313      	orrs	r3, r2
 80064fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80064fc:	693b      	ldr	r3, [r7, #16]
 80064fe:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006502:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006504:	683b      	ldr	r3, [r7, #0]
 8006506:	689b      	ldr	r3, [r3, #8]
 8006508:	031b      	lsls	r3, r3, #12
 800650a:	693a      	ldr	r2, [r7, #16]
 800650c:	4313      	orrs	r3, r2
 800650e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	4a12      	ldr	r2, [pc, #72]	; (800655c <TIM_OC4_SetConfig+0xa4>)
 8006514:	4293      	cmp	r3, r2
 8006516:	d003      	beq.n	8006520 <TIM_OC4_SetConfig+0x68>
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	4a11      	ldr	r2, [pc, #68]	; (8006560 <TIM_OC4_SetConfig+0xa8>)
 800651c:	4293      	cmp	r3, r2
 800651e:	d109      	bne.n	8006534 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006520:	697b      	ldr	r3, [r7, #20]
 8006522:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006526:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006528:	683b      	ldr	r3, [r7, #0]
 800652a:	695b      	ldr	r3, [r3, #20]
 800652c:	019b      	lsls	r3, r3, #6
 800652e:	697a      	ldr	r2, [r7, #20]
 8006530:	4313      	orrs	r3, r2
 8006532:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	697a      	ldr	r2, [r7, #20]
 8006538:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	68fa      	ldr	r2, [r7, #12]
 800653e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006540:	683b      	ldr	r3, [r7, #0]
 8006542:	685a      	ldr	r2, [r3, #4]
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	693a      	ldr	r2, [r7, #16]
 800654c:	621a      	str	r2, [r3, #32]
}
 800654e:	bf00      	nop
 8006550:	371c      	adds	r7, #28
 8006552:	46bd      	mov	sp, r7
 8006554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006558:	4770      	bx	lr
 800655a:	bf00      	nop
 800655c:	40010000 	.word	0x40010000
 8006560:	40010400 	.word	0x40010400

08006564 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8006564:	b480      	push	{r7}
 8006566:	b087      	sub	sp, #28
 8006568:	af00      	add	r7, sp, #0
 800656a:	60f8      	str	r0, [r7, #12]
 800656c:	60b9      	str	r1, [r7, #8]
 800656e:	607a      	str	r2, [r7, #4]
 8006570:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	6a1b      	ldr	r3, [r3, #32]
 8006576:	f023 0201 	bic.w	r2, r3, #1
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	699b      	ldr	r3, [r3, #24]
 8006582:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	6a1b      	ldr	r3, [r3, #32]
 8006588:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	4a28      	ldr	r2, [pc, #160]	; (8006630 <TIM_TI1_SetConfig+0xcc>)
 800658e:	4293      	cmp	r3, r2
 8006590:	d01b      	beq.n	80065ca <TIM_TI1_SetConfig+0x66>
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006598:	d017      	beq.n	80065ca <TIM_TI1_SetConfig+0x66>
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	4a25      	ldr	r2, [pc, #148]	; (8006634 <TIM_TI1_SetConfig+0xd0>)
 800659e:	4293      	cmp	r3, r2
 80065a0:	d013      	beq.n	80065ca <TIM_TI1_SetConfig+0x66>
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	4a24      	ldr	r2, [pc, #144]	; (8006638 <TIM_TI1_SetConfig+0xd4>)
 80065a6:	4293      	cmp	r3, r2
 80065a8:	d00f      	beq.n	80065ca <TIM_TI1_SetConfig+0x66>
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	4a23      	ldr	r2, [pc, #140]	; (800663c <TIM_TI1_SetConfig+0xd8>)
 80065ae:	4293      	cmp	r3, r2
 80065b0:	d00b      	beq.n	80065ca <TIM_TI1_SetConfig+0x66>
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	4a22      	ldr	r2, [pc, #136]	; (8006640 <TIM_TI1_SetConfig+0xdc>)
 80065b6:	4293      	cmp	r3, r2
 80065b8:	d007      	beq.n	80065ca <TIM_TI1_SetConfig+0x66>
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	4a21      	ldr	r2, [pc, #132]	; (8006644 <TIM_TI1_SetConfig+0xe0>)
 80065be:	4293      	cmp	r3, r2
 80065c0:	d003      	beq.n	80065ca <TIM_TI1_SetConfig+0x66>
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	4a20      	ldr	r2, [pc, #128]	; (8006648 <TIM_TI1_SetConfig+0xe4>)
 80065c6:	4293      	cmp	r3, r2
 80065c8:	d101      	bne.n	80065ce <TIM_TI1_SetConfig+0x6a>
 80065ca:	2301      	movs	r3, #1
 80065cc:	e000      	b.n	80065d0 <TIM_TI1_SetConfig+0x6c>
 80065ce:	2300      	movs	r3, #0
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d008      	beq.n	80065e6 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80065d4:	697b      	ldr	r3, [r7, #20]
 80065d6:	f023 0303 	bic.w	r3, r3, #3
 80065da:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80065dc:	697a      	ldr	r2, [r7, #20]
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	4313      	orrs	r3, r2
 80065e2:	617b      	str	r3, [r7, #20]
 80065e4:	e003      	b.n	80065ee <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80065e6:	697b      	ldr	r3, [r7, #20]
 80065e8:	f043 0301 	orr.w	r3, r3, #1
 80065ec:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80065ee:	697b      	ldr	r3, [r7, #20]
 80065f0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80065f4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80065f6:	683b      	ldr	r3, [r7, #0]
 80065f8:	011b      	lsls	r3, r3, #4
 80065fa:	b2db      	uxtb	r3, r3
 80065fc:	697a      	ldr	r2, [r7, #20]
 80065fe:	4313      	orrs	r3, r2
 8006600:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006602:	693b      	ldr	r3, [r7, #16]
 8006604:	f023 030a 	bic.w	r3, r3, #10
 8006608:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800660a:	68bb      	ldr	r3, [r7, #8]
 800660c:	f003 030a 	and.w	r3, r3, #10
 8006610:	693a      	ldr	r2, [r7, #16]
 8006612:	4313      	orrs	r3, r2
 8006614:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	697a      	ldr	r2, [r7, #20]
 800661a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	693a      	ldr	r2, [r7, #16]
 8006620:	621a      	str	r2, [r3, #32]
}
 8006622:	bf00      	nop
 8006624:	371c      	adds	r7, #28
 8006626:	46bd      	mov	sp, r7
 8006628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800662c:	4770      	bx	lr
 800662e:	bf00      	nop
 8006630:	40010000 	.word	0x40010000
 8006634:	40000400 	.word	0x40000400
 8006638:	40000800 	.word	0x40000800
 800663c:	40000c00 	.word	0x40000c00
 8006640:	40010400 	.word	0x40010400
 8006644:	40014000 	.word	0x40014000
 8006648:	40001800 	.word	0x40001800

0800664c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800664c:	b480      	push	{r7}
 800664e:	b087      	sub	sp, #28
 8006650:	af00      	add	r7, sp, #0
 8006652:	60f8      	str	r0, [r7, #12]
 8006654:	60b9      	str	r1, [r7, #8]
 8006656:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	6a1b      	ldr	r3, [r3, #32]
 800665c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	6a1b      	ldr	r3, [r3, #32]
 8006662:	f023 0201 	bic.w	r2, r3, #1
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	699b      	ldr	r3, [r3, #24]
 800666e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006670:	693b      	ldr	r3, [r7, #16]
 8006672:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006676:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	011b      	lsls	r3, r3, #4
 800667c:	693a      	ldr	r2, [r7, #16]
 800667e:	4313      	orrs	r3, r2
 8006680:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006682:	697b      	ldr	r3, [r7, #20]
 8006684:	f023 030a 	bic.w	r3, r3, #10
 8006688:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800668a:	697a      	ldr	r2, [r7, #20]
 800668c:	68bb      	ldr	r3, [r7, #8]
 800668e:	4313      	orrs	r3, r2
 8006690:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	693a      	ldr	r2, [r7, #16]
 8006696:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	697a      	ldr	r2, [r7, #20]
 800669c:	621a      	str	r2, [r3, #32]
}
 800669e:	bf00      	nop
 80066a0:	371c      	adds	r7, #28
 80066a2:	46bd      	mov	sp, r7
 80066a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066a8:	4770      	bx	lr

080066aa <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80066aa:	b480      	push	{r7}
 80066ac:	b087      	sub	sp, #28
 80066ae:	af00      	add	r7, sp, #0
 80066b0:	60f8      	str	r0, [r7, #12]
 80066b2:	60b9      	str	r1, [r7, #8]
 80066b4:	607a      	str	r2, [r7, #4]
 80066b6:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	6a1b      	ldr	r3, [r3, #32]
 80066bc:	f023 0210 	bic.w	r2, r3, #16
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	699b      	ldr	r3, [r3, #24]
 80066c8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	6a1b      	ldr	r3, [r3, #32]
 80066ce:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80066d0:	697b      	ldr	r3, [r7, #20]
 80066d2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80066d6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	021b      	lsls	r3, r3, #8
 80066dc:	697a      	ldr	r2, [r7, #20]
 80066de:	4313      	orrs	r3, r2
 80066e0:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80066e2:	697b      	ldr	r3, [r7, #20]
 80066e4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80066e8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80066ea:	683b      	ldr	r3, [r7, #0]
 80066ec:	031b      	lsls	r3, r3, #12
 80066ee:	b29b      	uxth	r3, r3
 80066f0:	697a      	ldr	r2, [r7, #20]
 80066f2:	4313      	orrs	r3, r2
 80066f4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80066f6:	693b      	ldr	r3, [r7, #16]
 80066f8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80066fc:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80066fe:	68bb      	ldr	r3, [r7, #8]
 8006700:	011b      	lsls	r3, r3, #4
 8006702:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8006706:	693a      	ldr	r2, [r7, #16]
 8006708:	4313      	orrs	r3, r2
 800670a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	697a      	ldr	r2, [r7, #20]
 8006710:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	693a      	ldr	r2, [r7, #16]
 8006716:	621a      	str	r2, [r3, #32]
}
 8006718:	bf00      	nop
 800671a:	371c      	adds	r7, #28
 800671c:	46bd      	mov	sp, r7
 800671e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006722:	4770      	bx	lr

08006724 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006724:	b480      	push	{r7}
 8006726:	b087      	sub	sp, #28
 8006728:	af00      	add	r7, sp, #0
 800672a:	60f8      	str	r0, [r7, #12]
 800672c:	60b9      	str	r1, [r7, #8]
 800672e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	6a1b      	ldr	r3, [r3, #32]
 8006734:	f023 0210 	bic.w	r2, r3, #16
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	699b      	ldr	r3, [r3, #24]
 8006740:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	6a1b      	ldr	r3, [r3, #32]
 8006746:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006748:	697b      	ldr	r3, [r7, #20]
 800674a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800674e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	031b      	lsls	r3, r3, #12
 8006754:	697a      	ldr	r2, [r7, #20]
 8006756:	4313      	orrs	r3, r2
 8006758:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800675a:	693b      	ldr	r3, [r7, #16]
 800675c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006760:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006762:	68bb      	ldr	r3, [r7, #8]
 8006764:	011b      	lsls	r3, r3, #4
 8006766:	693a      	ldr	r2, [r7, #16]
 8006768:	4313      	orrs	r3, r2
 800676a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	697a      	ldr	r2, [r7, #20]
 8006770:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	693a      	ldr	r2, [r7, #16]
 8006776:	621a      	str	r2, [r3, #32]
}
 8006778:	bf00      	nop
 800677a:	371c      	adds	r7, #28
 800677c:	46bd      	mov	sp, r7
 800677e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006782:	4770      	bx	lr

08006784 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006784:	b480      	push	{r7}
 8006786:	b087      	sub	sp, #28
 8006788:	af00      	add	r7, sp, #0
 800678a:	60f8      	str	r0, [r7, #12]
 800678c:	60b9      	str	r1, [r7, #8]
 800678e:	607a      	str	r2, [r7, #4]
 8006790:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	6a1b      	ldr	r3, [r3, #32]
 8006796:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	69db      	ldr	r3, [r3, #28]
 80067a2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	6a1b      	ldr	r3, [r3, #32]
 80067a8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80067aa:	697b      	ldr	r3, [r7, #20]
 80067ac:	f023 0303 	bic.w	r3, r3, #3
 80067b0:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 80067b2:	697a      	ldr	r2, [r7, #20]
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	4313      	orrs	r3, r2
 80067b8:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80067ba:	697b      	ldr	r3, [r7, #20]
 80067bc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80067c0:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80067c2:	683b      	ldr	r3, [r7, #0]
 80067c4:	011b      	lsls	r3, r3, #4
 80067c6:	b2db      	uxtb	r3, r3
 80067c8:	697a      	ldr	r2, [r7, #20]
 80067ca:	4313      	orrs	r3, r2
 80067cc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80067ce:	693b      	ldr	r3, [r7, #16]
 80067d0:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 80067d4:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80067d6:	68bb      	ldr	r3, [r7, #8]
 80067d8:	021b      	lsls	r3, r3, #8
 80067da:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 80067de:	693a      	ldr	r2, [r7, #16]
 80067e0:	4313      	orrs	r3, r2
 80067e2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	697a      	ldr	r2, [r7, #20]
 80067e8:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	693a      	ldr	r2, [r7, #16]
 80067ee:	621a      	str	r2, [r3, #32]
}
 80067f0:	bf00      	nop
 80067f2:	371c      	adds	r7, #28
 80067f4:	46bd      	mov	sp, r7
 80067f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067fa:	4770      	bx	lr

080067fc <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80067fc:	b480      	push	{r7}
 80067fe:	b087      	sub	sp, #28
 8006800:	af00      	add	r7, sp, #0
 8006802:	60f8      	str	r0, [r7, #12]
 8006804:	60b9      	str	r1, [r7, #8]
 8006806:	607a      	str	r2, [r7, #4]
 8006808:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	6a1b      	ldr	r3, [r3, #32]
 800680e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	69db      	ldr	r3, [r3, #28]
 800681a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	6a1b      	ldr	r3, [r3, #32]
 8006820:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8006822:	697b      	ldr	r3, [r7, #20]
 8006824:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006828:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	021b      	lsls	r3, r3, #8
 800682e:	697a      	ldr	r2, [r7, #20]
 8006830:	4313      	orrs	r3, r2
 8006832:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8006834:	697b      	ldr	r3, [r7, #20]
 8006836:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800683a:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800683c:	683b      	ldr	r3, [r7, #0]
 800683e:	031b      	lsls	r3, r3, #12
 8006840:	b29b      	uxth	r3, r3
 8006842:	697a      	ldr	r2, [r7, #20]
 8006844:	4313      	orrs	r3, r2
 8006846:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8006848:	693b      	ldr	r3, [r7, #16]
 800684a:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 800684e:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8006850:	68bb      	ldr	r3, [r7, #8]
 8006852:	031b      	lsls	r3, r3, #12
 8006854:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8006858:	693a      	ldr	r2, [r7, #16]
 800685a:	4313      	orrs	r3, r2
 800685c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	697a      	ldr	r2, [r7, #20]
 8006862:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	693a      	ldr	r2, [r7, #16]
 8006868:	621a      	str	r2, [r3, #32]
}
 800686a:	bf00      	nop
 800686c:	371c      	adds	r7, #28
 800686e:	46bd      	mov	sp, r7
 8006870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006874:	4770      	bx	lr

08006876 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006876:	b480      	push	{r7}
 8006878:	b085      	sub	sp, #20
 800687a:	af00      	add	r7, sp, #0
 800687c:	6078      	str	r0, [r7, #4]
 800687e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	689b      	ldr	r3, [r3, #8]
 8006884:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800688c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800688e:	683a      	ldr	r2, [r7, #0]
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	4313      	orrs	r3, r2
 8006894:	f043 0307 	orr.w	r3, r3, #7
 8006898:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	68fa      	ldr	r2, [r7, #12]
 800689e:	609a      	str	r2, [r3, #8]
}
 80068a0:	bf00      	nop
 80068a2:	3714      	adds	r7, #20
 80068a4:	46bd      	mov	sp, r7
 80068a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068aa:	4770      	bx	lr

080068ac <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80068ac:	b480      	push	{r7}
 80068ae:	b087      	sub	sp, #28
 80068b0:	af00      	add	r7, sp, #0
 80068b2:	60f8      	str	r0, [r7, #12]
 80068b4:	60b9      	str	r1, [r7, #8]
 80068b6:	607a      	str	r2, [r7, #4]
 80068b8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	689b      	ldr	r3, [r3, #8]
 80068be:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80068c0:	697b      	ldr	r3, [r7, #20]
 80068c2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80068c6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80068c8:	683b      	ldr	r3, [r7, #0]
 80068ca:	021a      	lsls	r2, r3, #8
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	431a      	orrs	r2, r3
 80068d0:	68bb      	ldr	r3, [r7, #8]
 80068d2:	4313      	orrs	r3, r2
 80068d4:	697a      	ldr	r2, [r7, #20]
 80068d6:	4313      	orrs	r3, r2
 80068d8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	697a      	ldr	r2, [r7, #20]
 80068de:	609a      	str	r2, [r3, #8]
}
 80068e0:	bf00      	nop
 80068e2:	371c      	adds	r7, #28
 80068e4:	46bd      	mov	sp, r7
 80068e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ea:	4770      	bx	lr

080068ec <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80068ec:	b480      	push	{r7}
 80068ee:	b087      	sub	sp, #28
 80068f0:	af00      	add	r7, sp, #0
 80068f2:	60f8      	str	r0, [r7, #12]
 80068f4:	60b9      	str	r1, [r7, #8]
 80068f6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80068f8:	68bb      	ldr	r3, [r7, #8]
 80068fa:	f003 031f 	and.w	r3, r3, #31
 80068fe:	2201      	movs	r2, #1
 8006900:	fa02 f303 	lsl.w	r3, r2, r3
 8006904:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	6a1a      	ldr	r2, [r3, #32]
 800690a:	697b      	ldr	r3, [r7, #20]
 800690c:	43db      	mvns	r3, r3
 800690e:	401a      	ands	r2, r3
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	6a1a      	ldr	r2, [r3, #32]
 8006918:	68bb      	ldr	r3, [r7, #8]
 800691a:	f003 031f 	and.w	r3, r3, #31
 800691e:	6879      	ldr	r1, [r7, #4]
 8006920:	fa01 f303 	lsl.w	r3, r1, r3
 8006924:	431a      	orrs	r2, r3
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	621a      	str	r2, [r3, #32]
}
 800692a:	bf00      	nop
 800692c:	371c      	adds	r7, #28
 800692e:	46bd      	mov	sp, r7
 8006930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006934:	4770      	bx	lr
	...

08006938 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006938:	b480      	push	{r7}
 800693a:	b085      	sub	sp, #20
 800693c:	af00      	add	r7, sp, #0
 800693e:	6078      	str	r0, [r7, #4]
 8006940:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006948:	2b01      	cmp	r3, #1
 800694a:	d101      	bne.n	8006950 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800694c:	2302      	movs	r3, #2
 800694e:	e05a      	b.n	8006a06 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	2201      	movs	r2, #1
 8006954:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	2202      	movs	r2, #2
 800695c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	685b      	ldr	r3, [r3, #4]
 8006966:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	689b      	ldr	r3, [r3, #8]
 800696e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006976:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006978:	683b      	ldr	r3, [r7, #0]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	68fa      	ldr	r2, [r7, #12]
 800697e:	4313      	orrs	r3, r2
 8006980:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	68fa      	ldr	r2, [r7, #12]
 8006988:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	4a21      	ldr	r2, [pc, #132]	; (8006a14 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006990:	4293      	cmp	r3, r2
 8006992:	d022      	beq.n	80069da <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800699c:	d01d      	beq.n	80069da <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	4a1d      	ldr	r2, [pc, #116]	; (8006a18 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80069a4:	4293      	cmp	r3, r2
 80069a6:	d018      	beq.n	80069da <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	4a1b      	ldr	r2, [pc, #108]	; (8006a1c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80069ae:	4293      	cmp	r3, r2
 80069b0:	d013      	beq.n	80069da <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	4a1a      	ldr	r2, [pc, #104]	; (8006a20 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80069b8:	4293      	cmp	r3, r2
 80069ba:	d00e      	beq.n	80069da <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	4a18      	ldr	r2, [pc, #96]	; (8006a24 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80069c2:	4293      	cmp	r3, r2
 80069c4:	d009      	beq.n	80069da <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	4a17      	ldr	r2, [pc, #92]	; (8006a28 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80069cc:	4293      	cmp	r3, r2
 80069ce:	d004      	beq.n	80069da <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	4a15      	ldr	r2, [pc, #84]	; (8006a2c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80069d6:	4293      	cmp	r3, r2
 80069d8:	d10c      	bne.n	80069f4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80069da:	68bb      	ldr	r3, [r7, #8]
 80069dc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80069e0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80069e2:	683b      	ldr	r3, [r7, #0]
 80069e4:	685b      	ldr	r3, [r3, #4]
 80069e6:	68ba      	ldr	r2, [r7, #8]
 80069e8:	4313      	orrs	r3, r2
 80069ea:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	68ba      	ldr	r2, [r7, #8]
 80069f2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	2201      	movs	r2, #1
 80069f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	2200      	movs	r2, #0
 8006a00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006a04:	2300      	movs	r3, #0
}
 8006a06:	4618      	mov	r0, r3
 8006a08:	3714      	adds	r7, #20
 8006a0a:	46bd      	mov	sp, r7
 8006a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a10:	4770      	bx	lr
 8006a12:	bf00      	nop
 8006a14:	40010000 	.word	0x40010000
 8006a18:	40000400 	.word	0x40000400
 8006a1c:	40000800 	.word	0x40000800
 8006a20:	40000c00 	.word	0x40000c00
 8006a24:	40010400 	.word	0x40010400
 8006a28:	40014000 	.word	0x40014000
 8006a2c:	40001800 	.word	0x40001800

08006a30 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006a30:	b480      	push	{r7}
 8006a32:	b083      	sub	sp, #12
 8006a34:	af00      	add	r7, sp, #0
 8006a36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006a38:	bf00      	nop
 8006a3a:	370c      	adds	r7, #12
 8006a3c:	46bd      	mov	sp, r7
 8006a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a42:	4770      	bx	lr

08006a44 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006a44:	b480      	push	{r7}
 8006a46:	b083      	sub	sp, #12
 8006a48:	af00      	add	r7, sp, #0
 8006a4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006a4c:	bf00      	nop
 8006a4e:	370c      	adds	r7, #12
 8006a50:	46bd      	mov	sp, r7
 8006a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a56:	4770      	bx	lr

08006a58 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006a58:	b580      	push	{r7, lr}
 8006a5a:	b082      	sub	sp, #8
 8006a5c:	af00      	add	r7, sp, #0
 8006a5e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	d101      	bne.n	8006a6a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006a66:	2301      	movs	r3, #1
 8006a68:	e03f      	b.n	8006aea <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006a70:	b2db      	uxtb	r3, r3
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d106      	bne.n	8006a84 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	2200      	movs	r2, #0
 8006a7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006a7e:	6878      	ldr	r0, [r7, #4]
 8006a80:	f7fb fc72 	bl	8002368 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	2224      	movs	r2, #36	; 0x24
 8006a88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	68da      	ldr	r2, [r3, #12]
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006a9a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006a9c:	6878      	ldr	r0, [r7, #4]
 8006a9e:	f000 fddf 	bl	8007660 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	691a      	ldr	r2, [r3, #16]
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006ab0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	695a      	ldr	r2, [r3, #20]
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006ac0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	68da      	ldr	r2, [r3, #12]
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006ad0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	2200      	movs	r2, #0
 8006ad6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	2220      	movs	r2, #32
 8006adc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	2220      	movs	r2, #32
 8006ae4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006ae8:	2300      	movs	r3, #0
}
 8006aea:	4618      	mov	r0, r3
 8006aec:	3708      	adds	r7, #8
 8006aee:	46bd      	mov	sp, r7
 8006af0:	bd80      	pop	{r7, pc}

08006af2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006af2:	b580      	push	{r7, lr}
 8006af4:	b08a      	sub	sp, #40	; 0x28
 8006af6:	af02      	add	r7, sp, #8
 8006af8:	60f8      	str	r0, [r7, #12]
 8006afa:	60b9      	str	r1, [r7, #8]
 8006afc:	603b      	str	r3, [r7, #0]
 8006afe:	4613      	mov	r3, r2
 8006b00:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006b02:	2300      	movs	r3, #0
 8006b04:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006b0c:	b2db      	uxtb	r3, r3
 8006b0e:	2b20      	cmp	r3, #32
 8006b10:	d17c      	bne.n	8006c0c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006b12:	68bb      	ldr	r3, [r7, #8]
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d002      	beq.n	8006b1e <HAL_UART_Transmit+0x2c>
 8006b18:	88fb      	ldrh	r3, [r7, #6]
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d101      	bne.n	8006b22 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006b1e:	2301      	movs	r3, #1
 8006b20:	e075      	b.n	8006c0e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006b28:	2b01      	cmp	r3, #1
 8006b2a:	d101      	bne.n	8006b30 <HAL_UART_Transmit+0x3e>
 8006b2c:	2302      	movs	r3, #2
 8006b2e:	e06e      	b.n	8006c0e <HAL_UART_Transmit+0x11c>
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	2201      	movs	r2, #1
 8006b34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	2200      	movs	r2, #0
 8006b3c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	2221      	movs	r2, #33	; 0x21
 8006b42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006b46:	f7fc f8e7 	bl	8002d18 <HAL_GetTick>
 8006b4a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	88fa      	ldrh	r2, [r7, #6]
 8006b50:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	88fa      	ldrh	r2, [r7, #6]
 8006b56:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	689b      	ldr	r3, [r3, #8]
 8006b5c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006b60:	d108      	bne.n	8006b74 <HAL_UART_Transmit+0x82>
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	691b      	ldr	r3, [r3, #16]
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d104      	bne.n	8006b74 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8006b6a:	2300      	movs	r3, #0
 8006b6c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006b6e:	68bb      	ldr	r3, [r7, #8]
 8006b70:	61bb      	str	r3, [r7, #24]
 8006b72:	e003      	b.n	8006b7c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8006b74:	68bb      	ldr	r3, [r7, #8]
 8006b76:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006b78:	2300      	movs	r3, #0
 8006b7a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	2200      	movs	r2, #0
 8006b80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8006b84:	e02a      	b.n	8006bdc <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006b86:	683b      	ldr	r3, [r7, #0]
 8006b88:	9300      	str	r3, [sp, #0]
 8006b8a:	697b      	ldr	r3, [r7, #20]
 8006b8c:	2200      	movs	r2, #0
 8006b8e:	2180      	movs	r1, #128	; 0x80
 8006b90:	68f8      	ldr	r0, [r7, #12]
 8006b92:	f000 fb1f 	bl	80071d4 <UART_WaitOnFlagUntilTimeout>
 8006b96:	4603      	mov	r3, r0
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d001      	beq.n	8006ba0 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8006b9c:	2303      	movs	r3, #3
 8006b9e:	e036      	b.n	8006c0e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8006ba0:	69fb      	ldr	r3, [r7, #28]
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d10b      	bne.n	8006bbe <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006ba6:	69bb      	ldr	r3, [r7, #24]
 8006ba8:	881b      	ldrh	r3, [r3, #0]
 8006baa:	461a      	mov	r2, r3
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006bb4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006bb6:	69bb      	ldr	r3, [r7, #24]
 8006bb8:	3302      	adds	r3, #2
 8006bba:	61bb      	str	r3, [r7, #24]
 8006bbc:	e007      	b.n	8006bce <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006bbe:	69fb      	ldr	r3, [r7, #28]
 8006bc0:	781a      	ldrb	r2, [r3, #0]
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006bc8:	69fb      	ldr	r3, [r7, #28]
 8006bca:	3301      	adds	r3, #1
 8006bcc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006bd2:	b29b      	uxth	r3, r3
 8006bd4:	3b01      	subs	r3, #1
 8006bd6:	b29a      	uxth	r2, r3
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006be0:	b29b      	uxth	r3, r3
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d1cf      	bne.n	8006b86 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006be6:	683b      	ldr	r3, [r7, #0]
 8006be8:	9300      	str	r3, [sp, #0]
 8006bea:	697b      	ldr	r3, [r7, #20]
 8006bec:	2200      	movs	r2, #0
 8006bee:	2140      	movs	r1, #64	; 0x40
 8006bf0:	68f8      	ldr	r0, [r7, #12]
 8006bf2:	f000 faef 	bl	80071d4 <UART_WaitOnFlagUntilTimeout>
 8006bf6:	4603      	mov	r3, r0
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d001      	beq.n	8006c00 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8006bfc:	2303      	movs	r3, #3
 8006bfe:	e006      	b.n	8006c0e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	2220      	movs	r2, #32
 8006c04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8006c08:	2300      	movs	r3, #0
 8006c0a:	e000      	b.n	8006c0e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8006c0c:	2302      	movs	r3, #2
  }
}
 8006c0e:	4618      	mov	r0, r3
 8006c10:	3720      	adds	r7, #32
 8006c12:	46bd      	mov	sp, r7
 8006c14:	bd80      	pop	{r7, pc}

08006c16 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006c16:	b580      	push	{r7, lr}
 8006c18:	b084      	sub	sp, #16
 8006c1a:	af00      	add	r7, sp, #0
 8006c1c:	60f8      	str	r0, [r7, #12]
 8006c1e:	60b9      	str	r1, [r7, #8]
 8006c20:	4613      	mov	r3, r2
 8006c22:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006c2a:	b2db      	uxtb	r3, r3
 8006c2c:	2b20      	cmp	r3, #32
 8006c2e:	d11d      	bne.n	8006c6c <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8006c30:	68bb      	ldr	r3, [r7, #8]
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d002      	beq.n	8006c3c <HAL_UART_Receive_IT+0x26>
 8006c36:	88fb      	ldrh	r3, [r7, #6]
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	d101      	bne.n	8006c40 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8006c3c:	2301      	movs	r3, #1
 8006c3e:	e016      	b.n	8006c6e <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006c46:	2b01      	cmp	r3, #1
 8006c48:	d101      	bne.n	8006c4e <HAL_UART_Receive_IT+0x38>
 8006c4a:	2302      	movs	r3, #2
 8006c4c:	e00f      	b.n	8006c6e <HAL_UART_Receive_IT+0x58>
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	2201      	movs	r2, #1
 8006c52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	2200      	movs	r2, #0
 8006c5a:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006c5c:	88fb      	ldrh	r3, [r7, #6]
 8006c5e:	461a      	mov	r2, r3
 8006c60:	68b9      	ldr	r1, [r7, #8]
 8006c62:	68f8      	ldr	r0, [r7, #12]
 8006c64:	f000 fb24 	bl	80072b0 <UART_Start_Receive_IT>
 8006c68:	4603      	mov	r3, r0
 8006c6a:	e000      	b.n	8006c6e <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8006c6c:	2302      	movs	r3, #2
  }
}
 8006c6e:	4618      	mov	r0, r3
 8006c70:	3710      	adds	r7, #16
 8006c72:	46bd      	mov	sp, r7
 8006c74:	bd80      	pop	{r7, pc}
	...

08006c78 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006c78:	b580      	push	{r7, lr}
 8006c7a:	b0ba      	sub	sp, #232	; 0xe8
 8006c7c:	af00      	add	r7, sp, #0
 8006c7e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	68db      	ldr	r3, [r3, #12]
 8006c90:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	695b      	ldr	r3, [r3, #20]
 8006c9a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8006c9e:	2300      	movs	r3, #0
 8006ca0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8006ca4:	2300      	movs	r3, #0
 8006ca6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006caa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006cae:	f003 030f 	and.w	r3, r3, #15
 8006cb2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8006cb6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d10f      	bne.n	8006cde <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006cbe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006cc2:	f003 0320 	and.w	r3, r3, #32
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	d009      	beq.n	8006cde <HAL_UART_IRQHandler+0x66>
 8006cca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006cce:	f003 0320 	and.w	r3, r3, #32
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d003      	beq.n	8006cde <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006cd6:	6878      	ldr	r0, [r7, #4]
 8006cd8:	f000 fc07 	bl	80074ea <UART_Receive_IT>
      return;
 8006cdc:	e256      	b.n	800718c <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006cde:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	f000 80de 	beq.w	8006ea4 <HAL_UART_IRQHandler+0x22c>
 8006ce8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006cec:	f003 0301 	and.w	r3, r3, #1
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d106      	bne.n	8006d02 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006cf4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006cf8:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	f000 80d1 	beq.w	8006ea4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006d02:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006d06:	f003 0301 	and.w	r3, r3, #1
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d00b      	beq.n	8006d26 <HAL_UART_IRQHandler+0xae>
 8006d0e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006d12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	d005      	beq.n	8006d26 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d1e:	f043 0201 	orr.w	r2, r3, #1
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006d26:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006d2a:	f003 0304 	and.w	r3, r3, #4
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d00b      	beq.n	8006d4a <HAL_UART_IRQHandler+0xd2>
 8006d32:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006d36:	f003 0301 	and.w	r3, r3, #1
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d005      	beq.n	8006d4a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d42:	f043 0202 	orr.w	r2, r3, #2
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006d4a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006d4e:	f003 0302 	and.w	r3, r3, #2
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d00b      	beq.n	8006d6e <HAL_UART_IRQHandler+0xf6>
 8006d56:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006d5a:	f003 0301 	and.w	r3, r3, #1
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d005      	beq.n	8006d6e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d66:	f043 0204 	orr.w	r2, r3, #4
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006d6e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006d72:	f003 0308 	and.w	r3, r3, #8
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d011      	beq.n	8006d9e <HAL_UART_IRQHandler+0x126>
 8006d7a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006d7e:	f003 0320 	and.w	r3, r3, #32
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d105      	bne.n	8006d92 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8006d86:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006d8a:	f003 0301 	and.w	r3, r3, #1
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d005      	beq.n	8006d9e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d96:	f043 0208 	orr.w	r2, r3, #8
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	f000 81ed 	beq.w	8007182 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006da8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006dac:	f003 0320 	and.w	r3, r3, #32
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d008      	beq.n	8006dc6 <HAL_UART_IRQHandler+0x14e>
 8006db4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006db8:	f003 0320 	and.w	r3, r3, #32
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d002      	beq.n	8006dc6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006dc0:	6878      	ldr	r0, [r7, #4]
 8006dc2:	f000 fb92 	bl	80074ea <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	695b      	ldr	r3, [r3, #20]
 8006dcc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006dd0:	2b40      	cmp	r3, #64	; 0x40
 8006dd2:	bf0c      	ite	eq
 8006dd4:	2301      	moveq	r3, #1
 8006dd6:	2300      	movne	r3, #0
 8006dd8:	b2db      	uxtb	r3, r3
 8006dda:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006de2:	f003 0308 	and.w	r3, r3, #8
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d103      	bne.n	8006df2 <HAL_UART_IRQHandler+0x17a>
 8006dea:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d04f      	beq.n	8006e92 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006df2:	6878      	ldr	r0, [r7, #4]
 8006df4:	f000 fa9a 	bl	800732c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	695b      	ldr	r3, [r3, #20]
 8006dfe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e02:	2b40      	cmp	r3, #64	; 0x40
 8006e04:	d141      	bne.n	8006e8a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	3314      	adds	r3, #20
 8006e0c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e10:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006e14:	e853 3f00 	ldrex	r3, [r3]
 8006e18:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8006e1c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006e20:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006e24:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	3314      	adds	r3, #20
 8006e2e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8006e32:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8006e36:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e3a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8006e3e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8006e42:	e841 2300 	strex	r3, r2, [r1]
 8006e46:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8006e4a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d1d9      	bne.n	8006e06 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d013      	beq.n	8006e82 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e5e:	4a7d      	ldr	r2, [pc, #500]	; (8007054 <HAL_UART_IRQHandler+0x3dc>)
 8006e60:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e66:	4618      	mov	r0, r3
 8006e68:	f7fc f907 	bl	800307a <HAL_DMA_Abort_IT>
 8006e6c:	4603      	mov	r3, r0
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d016      	beq.n	8006ea0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e76:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006e78:	687a      	ldr	r2, [r7, #4]
 8006e7a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006e7c:	4610      	mov	r0, r2
 8006e7e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006e80:	e00e      	b.n	8006ea0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006e82:	6878      	ldr	r0, [r7, #4]
 8006e84:	f000 f990 	bl	80071a8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006e88:	e00a      	b.n	8006ea0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006e8a:	6878      	ldr	r0, [r7, #4]
 8006e8c:	f000 f98c 	bl	80071a8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006e90:	e006      	b.n	8006ea0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006e92:	6878      	ldr	r0, [r7, #4]
 8006e94:	f000 f988 	bl	80071a8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	2200      	movs	r2, #0
 8006e9c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8006e9e:	e170      	b.n	8007182 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ea0:	bf00      	nop
    return;
 8006ea2:	e16e      	b.n	8007182 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ea8:	2b01      	cmp	r3, #1
 8006eaa:	f040 814a 	bne.w	8007142 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006eae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006eb2:	f003 0310 	and.w	r3, r3, #16
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	f000 8143 	beq.w	8007142 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8006ebc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006ec0:	f003 0310 	and.w	r3, r3, #16
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	f000 813c 	beq.w	8007142 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006eca:	2300      	movs	r3, #0
 8006ecc:	60bb      	str	r3, [r7, #8]
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	60bb      	str	r3, [r7, #8]
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	685b      	ldr	r3, [r3, #4]
 8006edc:	60bb      	str	r3, [r7, #8]
 8006ede:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	695b      	ldr	r3, [r3, #20]
 8006ee6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006eea:	2b40      	cmp	r3, #64	; 0x40
 8006eec:	f040 80b4 	bne.w	8007058 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	685b      	ldr	r3, [r3, #4]
 8006ef8:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006efc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	f000 8140 	beq.w	8007186 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006f0a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006f0e:	429a      	cmp	r2, r3
 8006f10:	f080 8139 	bcs.w	8007186 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006f1a:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f20:	69db      	ldr	r3, [r3, #28]
 8006f22:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006f26:	f000 8088 	beq.w	800703a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	330c      	adds	r3, #12
 8006f30:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f34:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006f38:	e853 3f00 	ldrex	r3, [r3]
 8006f3c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8006f40:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006f44:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006f48:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	330c      	adds	r3, #12
 8006f52:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8006f56:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006f5a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f5e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8006f62:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8006f66:	e841 2300 	strex	r3, r2, [r1]
 8006f6a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8006f6e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d1d9      	bne.n	8006f2a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	3314      	adds	r3, #20
 8006f7c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f7e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006f80:	e853 3f00 	ldrex	r3, [r3]
 8006f84:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8006f86:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006f88:	f023 0301 	bic.w	r3, r3, #1
 8006f8c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	3314      	adds	r3, #20
 8006f96:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006f9a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8006f9e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fa0:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8006fa2:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8006fa6:	e841 2300 	strex	r3, r2, [r1]
 8006faa:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8006fac:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d1e1      	bne.n	8006f76 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	3314      	adds	r3, #20
 8006fb8:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fba:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006fbc:	e853 3f00 	ldrex	r3, [r3]
 8006fc0:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8006fc2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006fc4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006fc8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	3314      	adds	r3, #20
 8006fd2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8006fd6:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006fd8:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fda:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006fdc:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8006fde:	e841 2300 	strex	r3, r2, [r1]
 8006fe2:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8006fe4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d1e3      	bne.n	8006fb2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	2220      	movs	r2, #32
 8006fee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	2200      	movs	r2, #0
 8006ff6:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	330c      	adds	r3, #12
 8006ffe:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007000:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007002:	e853 3f00 	ldrex	r3, [r3]
 8007006:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007008:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800700a:	f023 0310 	bic.w	r3, r3, #16
 800700e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	330c      	adds	r3, #12
 8007018:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800701c:	65ba      	str	r2, [r7, #88]	; 0x58
 800701e:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007020:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007022:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007024:	e841 2300 	strex	r3, r2, [r1]
 8007028:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800702a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800702c:	2b00      	cmp	r3, #0
 800702e:	d1e3      	bne.n	8006ff8 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007034:	4618      	mov	r0, r3
 8007036:	f7fb ffb0 	bl	8002f9a <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007042:	b29b      	uxth	r3, r3
 8007044:	1ad3      	subs	r3, r2, r3
 8007046:	b29b      	uxth	r3, r3
 8007048:	4619      	mov	r1, r3
 800704a:	6878      	ldr	r0, [r7, #4]
 800704c:	f000 f8b6 	bl	80071bc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007050:	e099      	b.n	8007186 <HAL_UART_IRQHandler+0x50e>
 8007052:	bf00      	nop
 8007054:	080073f3 	.word	0x080073f3
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007060:	b29b      	uxth	r3, r3
 8007062:	1ad3      	subs	r3, r2, r3
 8007064:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800706c:	b29b      	uxth	r3, r3
 800706e:	2b00      	cmp	r3, #0
 8007070:	f000 808b 	beq.w	800718a <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8007074:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007078:	2b00      	cmp	r3, #0
 800707a:	f000 8086 	beq.w	800718a <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	330c      	adds	r3, #12
 8007084:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007086:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007088:	e853 3f00 	ldrex	r3, [r3]
 800708c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800708e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007090:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007094:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	330c      	adds	r3, #12
 800709e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80070a2:	647a      	str	r2, [r7, #68]	; 0x44
 80070a4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070a6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80070a8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80070aa:	e841 2300 	strex	r3, r2, [r1]
 80070ae:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80070b0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d1e3      	bne.n	800707e <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	3314      	adds	r3, #20
 80070bc:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070c0:	e853 3f00 	ldrex	r3, [r3]
 80070c4:	623b      	str	r3, [r7, #32]
   return(result);
 80070c6:	6a3b      	ldr	r3, [r7, #32]
 80070c8:	f023 0301 	bic.w	r3, r3, #1
 80070cc:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	3314      	adds	r3, #20
 80070d6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80070da:	633a      	str	r2, [r7, #48]	; 0x30
 80070dc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070de:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80070e0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80070e2:	e841 2300 	strex	r3, r2, [r1]
 80070e6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80070e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	d1e3      	bne.n	80070b6 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	2220      	movs	r2, #32
 80070f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	2200      	movs	r2, #0
 80070fa:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	330c      	adds	r3, #12
 8007102:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007104:	693b      	ldr	r3, [r7, #16]
 8007106:	e853 3f00 	ldrex	r3, [r3]
 800710a:	60fb      	str	r3, [r7, #12]
   return(result);
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	f023 0310 	bic.w	r3, r3, #16
 8007112:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	330c      	adds	r3, #12
 800711c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8007120:	61fa      	str	r2, [r7, #28]
 8007122:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007124:	69b9      	ldr	r1, [r7, #24]
 8007126:	69fa      	ldr	r2, [r7, #28]
 8007128:	e841 2300 	strex	r3, r2, [r1]
 800712c:	617b      	str	r3, [r7, #20]
   return(result);
 800712e:	697b      	ldr	r3, [r7, #20]
 8007130:	2b00      	cmp	r3, #0
 8007132:	d1e3      	bne.n	80070fc <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007134:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007138:	4619      	mov	r1, r3
 800713a:	6878      	ldr	r0, [r7, #4]
 800713c:	f000 f83e 	bl	80071bc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007140:	e023      	b.n	800718a <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007142:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007146:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800714a:	2b00      	cmp	r3, #0
 800714c:	d009      	beq.n	8007162 <HAL_UART_IRQHandler+0x4ea>
 800714e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007152:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007156:	2b00      	cmp	r3, #0
 8007158:	d003      	beq.n	8007162 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800715a:	6878      	ldr	r0, [r7, #4]
 800715c:	f000 f95d 	bl	800741a <UART_Transmit_IT>
    return;
 8007160:	e014      	b.n	800718c <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007162:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007166:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800716a:	2b00      	cmp	r3, #0
 800716c:	d00e      	beq.n	800718c <HAL_UART_IRQHandler+0x514>
 800716e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007172:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007176:	2b00      	cmp	r3, #0
 8007178:	d008      	beq.n	800718c <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800717a:	6878      	ldr	r0, [r7, #4]
 800717c:	f000 f99d 	bl	80074ba <UART_EndTransmit_IT>
    return;
 8007180:	e004      	b.n	800718c <HAL_UART_IRQHandler+0x514>
    return;
 8007182:	bf00      	nop
 8007184:	e002      	b.n	800718c <HAL_UART_IRQHandler+0x514>
      return;
 8007186:	bf00      	nop
 8007188:	e000      	b.n	800718c <HAL_UART_IRQHandler+0x514>
      return;
 800718a:	bf00      	nop
  }
}
 800718c:	37e8      	adds	r7, #232	; 0xe8
 800718e:	46bd      	mov	sp, r7
 8007190:	bd80      	pop	{r7, pc}
 8007192:	bf00      	nop

08007194 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007194:	b480      	push	{r7}
 8007196:	b083      	sub	sp, #12
 8007198:	af00      	add	r7, sp, #0
 800719a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800719c:	bf00      	nop
 800719e:	370c      	adds	r7, #12
 80071a0:	46bd      	mov	sp, r7
 80071a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071a6:	4770      	bx	lr

080071a8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80071a8:	b480      	push	{r7}
 80071aa:	b083      	sub	sp, #12
 80071ac:	af00      	add	r7, sp, #0
 80071ae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80071b0:	bf00      	nop
 80071b2:	370c      	adds	r7, #12
 80071b4:	46bd      	mov	sp, r7
 80071b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ba:	4770      	bx	lr

080071bc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80071bc:	b480      	push	{r7}
 80071be:	b083      	sub	sp, #12
 80071c0:	af00      	add	r7, sp, #0
 80071c2:	6078      	str	r0, [r7, #4]
 80071c4:	460b      	mov	r3, r1
 80071c6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80071c8:	bf00      	nop
 80071ca:	370c      	adds	r7, #12
 80071cc:	46bd      	mov	sp, r7
 80071ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071d2:	4770      	bx	lr

080071d4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80071d4:	b580      	push	{r7, lr}
 80071d6:	b090      	sub	sp, #64	; 0x40
 80071d8:	af00      	add	r7, sp, #0
 80071da:	60f8      	str	r0, [r7, #12]
 80071dc:	60b9      	str	r1, [r7, #8]
 80071de:	603b      	str	r3, [r7, #0]
 80071e0:	4613      	mov	r3, r2
 80071e2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80071e4:	e050      	b.n	8007288 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80071e6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80071e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071ec:	d04c      	beq.n	8007288 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80071ee:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d007      	beq.n	8007204 <UART_WaitOnFlagUntilTimeout+0x30>
 80071f4:	f7fb fd90 	bl	8002d18 <HAL_GetTick>
 80071f8:	4602      	mov	r2, r0
 80071fa:	683b      	ldr	r3, [r7, #0]
 80071fc:	1ad3      	subs	r3, r2, r3
 80071fe:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007200:	429a      	cmp	r2, r3
 8007202:	d241      	bcs.n	8007288 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	330c      	adds	r3, #12
 800720a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800720c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800720e:	e853 3f00 	ldrex	r3, [r3]
 8007212:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007214:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007216:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800721a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	330c      	adds	r3, #12
 8007222:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8007224:	637a      	str	r2, [r7, #52]	; 0x34
 8007226:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007228:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800722a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800722c:	e841 2300 	strex	r3, r2, [r1]
 8007230:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007232:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007234:	2b00      	cmp	r3, #0
 8007236:	d1e5      	bne.n	8007204 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	3314      	adds	r3, #20
 800723e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007240:	697b      	ldr	r3, [r7, #20]
 8007242:	e853 3f00 	ldrex	r3, [r3]
 8007246:	613b      	str	r3, [r7, #16]
   return(result);
 8007248:	693b      	ldr	r3, [r7, #16]
 800724a:	f023 0301 	bic.w	r3, r3, #1
 800724e:	63bb      	str	r3, [r7, #56]	; 0x38
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	3314      	adds	r3, #20
 8007256:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007258:	623a      	str	r2, [r7, #32]
 800725a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800725c:	69f9      	ldr	r1, [r7, #28]
 800725e:	6a3a      	ldr	r2, [r7, #32]
 8007260:	e841 2300 	strex	r3, r2, [r1]
 8007264:	61bb      	str	r3, [r7, #24]
   return(result);
 8007266:	69bb      	ldr	r3, [r7, #24]
 8007268:	2b00      	cmp	r3, #0
 800726a:	d1e5      	bne.n	8007238 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	2220      	movs	r2, #32
 8007270:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	2220      	movs	r2, #32
 8007278:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	2200      	movs	r2, #0
 8007280:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8007284:	2303      	movs	r3, #3
 8007286:	e00f      	b.n	80072a8 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	681a      	ldr	r2, [r3, #0]
 800728e:	68bb      	ldr	r3, [r7, #8]
 8007290:	4013      	ands	r3, r2
 8007292:	68ba      	ldr	r2, [r7, #8]
 8007294:	429a      	cmp	r2, r3
 8007296:	bf0c      	ite	eq
 8007298:	2301      	moveq	r3, #1
 800729a:	2300      	movne	r3, #0
 800729c:	b2db      	uxtb	r3, r3
 800729e:	461a      	mov	r2, r3
 80072a0:	79fb      	ldrb	r3, [r7, #7]
 80072a2:	429a      	cmp	r2, r3
 80072a4:	d09f      	beq.n	80071e6 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80072a6:	2300      	movs	r3, #0
}
 80072a8:	4618      	mov	r0, r3
 80072aa:	3740      	adds	r7, #64	; 0x40
 80072ac:	46bd      	mov	sp, r7
 80072ae:	bd80      	pop	{r7, pc}

080072b0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80072b0:	b480      	push	{r7}
 80072b2:	b085      	sub	sp, #20
 80072b4:	af00      	add	r7, sp, #0
 80072b6:	60f8      	str	r0, [r7, #12]
 80072b8:	60b9      	str	r1, [r7, #8]
 80072ba:	4613      	mov	r3, r2
 80072bc:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	68ba      	ldr	r2, [r7, #8]
 80072c2:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	88fa      	ldrh	r2, [r7, #6]
 80072c8:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	88fa      	ldrh	r2, [r7, #6]
 80072ce:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	2200      	movs	r2, #0
 80072d4:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	2222      	movs	r2, #34	; 0x22
 80072da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	2200      	movs	r2, #0
 80072e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	691b      	ldr	r3, [r3, #16]
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d007      	beq.n	80072fe <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	68da      	ldr	r2, [r3, #12]
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80072fc:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	695a      	ldr	r2, [r3, #20]
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	f042 0201 	orr.w	r2, r2, #1
 800730c:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	68da      	ldr	r2, [r3, #12]
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	f042 0220 	orr.w	r2, r2, #32
 800731c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800731e:	2300      	movs	r3, #0
}
 8007320:	4618      	mov	r0, r3
 8007322:	3714      	adds	r7, #20
 8007324:	46bd      	mov	sp, r7
 8007326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800732a:	4770      	bx	lr

0800732c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800732c:	b480      	push	{r7}
 800732e:	b095      	sub	sp, #84	; 0x54
 8007330:	af00      	add	r7, sp, #0
 8007332:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	330c      	adds	r3, #12
 800733a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800733c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800733e:	e853 3f00 	ldrex	r3, [r3]
 8007342:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007344:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007346:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800734a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	330c      	adds	r3, #12
 8007352:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007354:	643a      	str	r2, [r7, #64]	; 0x40
 8007356:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007358:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800735a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800735c:	e841 2300 	strex	r3, r2, [r1]
 8007360:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007362:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007364:	2b00      	cmp	r3, #0
 8007366:	d1e5      	bne.n	8007334 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	3314      	adds	r3, #20
 800736e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007370:	6a3b      	ldr	r3, [r7, #32]
 8007372:	e853 3f00 	ldrex	r3, [r3]
 8007376:	61fb      	str	r3, [r7, #28]
   return(result);
 8007378:	69fb      	ldr	r3, [r7, #28]
 800737a:	f023 0301 	bic.w	r3, r3, #1
 800737e:	64bb      	str	r3, [r7, #72]	; 0x48
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	3314      	adds	r3, #20
 8007386:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007388:	62fa      	str	r2, [r7, #44]	; 0x2c
 800738a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800738c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800738e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007390:	e841 2300 	strex	r3, r2, [r1]
 8007394:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007396:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007398:	2b00      	cmp	r3, #0
 800739a:	d1e5      	bne.n	8007368 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80073a0:	2b01      	cmp	r3, #1
 80073a2:	d119      	bne.n	80073d8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	330c      	adds	r3, #12
 80073aa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	e853 3f00 	ldrex	r3, [r3]
 80073b2:	60bb      	str	r3, [r7, #8]
   return(result);
 80073b4:	68bb      	ldr	r3, [r7, #8]
 80073b6:	f023 0310 	bic.w	r3, r3, #16
 80073ba:	647b      	str	r3, [r7, #68]	; 0x44
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	330c      	adds	r3, #12
 80073c2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80073c4:	61ba      	str	r2, [r7, #24]
 80073c6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073c8:	6979      	ldr	r1, [r7, #20]
 80073ca:	69ba      	ldr	r2, [r7, #24]
 80073cc:	e841 2300 	strex	r3, r2, [r1]
 80073d0:	613b      	str	r3, [r7, #16]
   return(result);
 80073d2:	693b      	ldr	r3, [r7, #16]
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	d1e5      	bne.n	80073a4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	2220      	movs	r2, #32
 80073dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	2200      	movs	r2, #0
 80073e4:	631a      	str	r2, [r3, #48]	; 0x30
}
 80073e6:	bf00      	nop
 80073e8:	3754      	adds	r7, #84	; 0x54
 80073ea:	46bd      	mov	sp, r7
 80073ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073f0:	4770      	bx	lr

080073f2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80073f2:	b580      	push	{r7, lr}
 80073f4:	b084      	sub	sp, #16
 80073f6:	af00      	add	r7, sp, #0
 80073f8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80073fe:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	2200      	movs	r2, #0
 8007404:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	2200      	movs	r2, #0
 800740a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800740c:	68f8      	ldr	r0, [r7, #12]
 800740e:	f7ff fecb 	bl	80071a8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007412:	bf00      	nop
 8007414:	3710      	adds	r7, #16
 8007416:	46bd      	mov	sp, r7
 8007418:	bd80      	pop	{r7, pc}

0800741a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800741a:	b480      	push	{r7}
 800741c:	b085      	sub	sp, #20
 800741e:	af00      	add	r7, sp, #0
 8007420:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007428:	b2db      	uxtb	r3, r3
 800742a:	2b21      	cmp	r3, #33	; 0x21
 800742c:	d13e      	bne.n	80074ac <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	689b      	ldr	r3, [r3, #8]
 8007432:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007436:	d114      	bne.n	8007462 <UART_Transmit_IT+0x48>
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	691b      	ldr	r3, [r3, #16]
 800743c:	2b00      	cmp	r3, #0
 800743e:	d110      	bne.n	8007462 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	6a1b      	ldr	r3, [r3, #32]
 8007444:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	881b      	ldrh	r3, [r3, #0]
 800744a:	461a      	mov	r2, r3
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007454:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	6a1b      	ldr	r3, [r3, #32]
 800745a:	1c9a      	adds	r2, r3, #2
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	621a      	str	r2, [r3, #32]
 8007460:	e008      	b.n	8007474 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	6a1b      	ldr	r3, [r3, #32]
 8007466:	1c59      	adds	r1, r3, #1
 8007468:	687a      	ldr	r2, [r7, #4]
 800746a:	6211      	str	r1, [r2, #32]
 800746c:	781a      	ldrb	r2, [r3, #0]
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007478:	b29b      	uxth	r3, r3
 800747a:	3b01      	subs	r3, #1
 800747c:	b29b      	uxth	r3, r3
 800747e:	687a      	ldr	r2, [r7, #4]
 8007480:	4619      	mov	r1, r3
 8007482:	84d1      	strh	r1, [r2, #38]	; 0x26
 8007484:	2b00      	cmp	r3, #0
 8007486:	d10f      	bne.n	80074a8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	68da      	ldr	r2, [r3, #12]
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007496:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	68da      	ldr	r2, [r3, #12]
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80074a6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80074a8:	2300      	movs	r3, #0
 80074aa:	e000      	b.n	80074ae <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80074ac:	2302      	movs	r3, #2
  }
}
 80074ae:	4618      	mov	r0, r3
 80074b0:	3714      	adds	r7, #20
 80074b2:	46bd      	mov	sp, r7
 80074b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074b8:	4770      	bx	lr

080074ba <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80074ba:	b580      	push	{r7, lr}
 80074bc:	b082      	sub	sp, #8
 80074be:	af00      	add	r7, sp, #0
 80074c0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	68da      	ldr	r2, [r3, #12]
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80074d0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	2220      	movs	r2, #32
 80074d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80074da:	6878      	ldr	r0, [r7, #4]
 80074dc:	f7ff fe5a 	bl	8007194 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80074e0:	2300      	movs	r3, #0
}
 80074e2:	4618      	mov	r0, r3
 80074e4:	3708      	adds	r7, #8
 80074e6:	46bd      	mov	sp, r7
 80074e8:	bd80      	pop	{r7, pc}

080074ea <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80074ea:	b580      	push	{r7, lr}
 80074ec:	b08c      	sub	sp, #48	; 0x30
 80074ee:	af00      	add	r7, sp, #0
 80074f0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80074f8:	b2db      	uxtb	r3, r3
 80074fa:	2b22      	cmp	r3, #34	; 0x22
 80074fc:	f040 80ab 	bne.w	8007656 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	689b      	ldr	r3, [r3, #8]
 8007504:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007508:	d117      	bne.n	800753a <UART_Receive_IT+0x50>
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	691b      	ldr	r3, [r3, #16]
 800750e:	2b00      	cmp	r3, #0
 8007510:	d113      	bne.n	800753a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8007512:	2300      	movs	r3, #0
 8007514:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800751a:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	685b      	ldr	r3, [r3, #4]
 8007522:	b29b      	uxth	r3, r3
 8007524:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007528:	b29a      	uxth	r2, r3
 800752a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800752c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007532:	1c9a      	adds	r2, r3, #2
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	629a      	str	r2, [r3, #40]	; 0x28
 8007538:	e026      	b.n	8007588 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800753e:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8007540:	2300      	movs	r3, #0
 8007542:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	689b      	ldr	r3, [r3, #8]
 8007548:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800754c:	d007      	beq.n	800755e <UART_Receive_IT+0x74>
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	689b      	ldr	r3, [r3, #8]
 8007552:	2b00      	cmp	r3, #0
 8007554:	d10a      	bne.n	800756c <UART_Receive_IT+0x82>
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	691b      	ldr	r3, [r3, #16]
 800755a:	2b00      	cmp	r3, #0
 800755c:	d106      	bne.n	800756c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	685b      	ldr	r3, [r3, #4]
 8007564:	b2da      	uxtb	r2, r3
 8007566:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007568:	701a      	strb	r2, [r3, #0]
 800756a:	e008      	b.n	800757e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	685b      	ldr	r3, [r3, #4]
 8007572:	b2db      	uxtb	r3, r3
 8007574:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007578:	b2da      	uxtb	r2, r3
 800757a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800757c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007582:	1c5a      	adds	r2, r3, #1
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800758c:	b29b      	uxth	r3, r3
 800758e:	3b01      	subs	r3, #1
 8007590:	b29b      	uxth	r3, r3
 8007592:	687a      	ldr	r2, [r7, #4]
 8007594:	4619      	mov	r1, r3
 8007596:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8007598:	2b00      	cmp	r3, #0
 800759a:	d15a      	bne.n	8007652 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	68da      	ldr	r2, [r3, #12]
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	f022 0220 	bic.w	r2, r2, #32
 80075aa:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	68da      	ldr	r2, [r3, #12]
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80075ba:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	695a      	ldr	r2, [r3, #20]
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	f022 0201 	bic.w	r2, r2, #1
 80075ca:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	2220      	movs	r2, #32
 80075d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075d8:	2b01      	cmp	r3, #1
 80075da:	d135      	bne.n	8007648 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	2200      	movs	r2, #0
 80075e0:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	330c      	adds	r3, #12
 80075e8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075ea:	697b      	ldr	r3, [r7, #20]
 80075ec:	e853 3f00 	ldrex	r3, [r3]
 80075f0:	613b      	str	r3, [r7, #16]
   return(result);
 80075f2:	693b      	ldr	r3, [r7, #16]
 80075f4:	f023 0310 	bic.w	r3, r3, #16
 80075f8:	627b      	str	r3, [r7, #36]	; 0x24
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	330c      	adds	r3, #12
 8007600:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007602:	623a      	str	r2, [r7, #32]
 8007604:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007606:	69f9      	ldr	r1, [r7, #28]
 8007608:	6a3a      	ldr	r2, [r7, #32]
 800760a:	e841 2300 	strex	r3, r2, [r1]
 800760e:	61bb      	str	r3, [r7, #24]
   return(result);
 8007610:	69bb      	ldr	r3, [r7, #24]
 8007612:	2b00      	cmp	r3, #0
 8007614:	d1e5      	bne.n	80075e2 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	f003 0310 	and.w	r3, r3, #16
 8007620:	2b10      	cmp	r3, #16
 8007622:	d10a      	bne.n	800763a <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007624:	2300      	movs	r3, #0
 8007626:	60fb      	str	r3, [r7, #12]
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	60fb      	str	r3, [r7, #12]
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	685b      	ldr	r3, [r3, #4]
 8007636:	60fb      	str	r3, [r7, #12]
 8007638:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800763e:	4619      	mov	r1, r3
 8007640:	6878      	ldr	r0, [r7, #4]
 8007642:	f7ff fdbb 	bl	80071bc <HAL_UARTEx_RxEventCallback>
 8007646:	e002      	b.n	800764e <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007648:	6878      	ldr	r0, [r7, #4]
 800764a:	f7fb f89d 	bl	8002788 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800764e:	2300      	movs	r3, #0
 8007650:	e002      	b.n	8007658 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8007652:	2300      	movs	r3, #0
 8007654:	e000      	b.n	8007658 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8007656:	2302      	movs	r3, #2
  }
}
 8007658:	4618      	mov	r0, r3
 800765a:	3730      	adds	r7, #48	; 0x30
 800765c:	46bd      	mov	sp, r7
 800765e:	bd80      	pop	{r7, pc}

08007660 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007660:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007664:	b0c0      	sub	sp, #256	; 0x100
 8007666:	af00      	add	r7, sp, #0
 8007668:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800766c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	691b      	ldr	r3, [r3, #16]
 8007674:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8007678:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800767c:	68d9      	ldr	r1, [r3, #12]
 800767e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007682:	681a      	ldr	r2, [r3, #0]
 8007684:	ea40 0301 	orr.w	r3, r0, r1
 8007688:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800768a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800768e:	689a      	ldr	r2, [r3, #8]
 8007690:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007694:	691b      	ldr	r3, [r3, #16]
 8007696:	431a      	orrs	r2, r3
 8007698:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800769c:	695b      	ldr	r3, [r3, #20]
 800769e:	431a      	orrs	r2, r3
 80076a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80076a4:	69db      	ldr	r3, [r3, #28]
 80076a6:	4313      	orrs	r3, r2
 80076a8:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80076ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	68db      	ldr	r3, [r3, #12]
 80076b4:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80076b8:	f021 010c 	bic.w	r1, r1, #12
 80076bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80076c0:	681a      	ldr	r2, [r3, #0]
 80076c2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80076c6:	430b      	orrs	r3, r1
 80076c8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80076ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	695b      	ldr	r3, [r3, #20]
 80076d2:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80076d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80076da:	6999      	ldr	r1, [r3, #24]
 80076dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80076e0:	681a      	ldr	r2, [r3, #0]
 80076e2:	ea40 0301 	orr.w	r3, r0, r1
 80076e6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80076e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80076ec:	681a      	ldr	r2, [r3, #0]
 80076ee:	4b8f      	ldr	r3, [pc, #572]	; (800792c <UART_SetConfig+0x2cc>)
 80076f0:	429a      	cmp	r2, r3
 80076f2:	d005      	beq.n	8007700 <UART_SetConfig+0xa0>
 80076f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80076f8:	681a      	ldr	r2, [r3, #0]
 80076fa:	4b8d      	ldr	r3, [pc, #564]	; (8007930 <UART_SetConfig+0x2d0>)
 80076fc:	429a      	cmp	r2, r3
 80076fe:	d104      	bne.n	800770a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007700:	f7fd fc66 	bl	8004fd0 <HAL_RCC_GetPCLK2Freq>
 8007704:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8007708:	e003      	b.n	8007712 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800770a:	f7fd fc4d 	bl	8004fa8 <HAL_RCC_GetPCLK1Freq>
 800770e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007712:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007716:	69db      	ldr	r3, [r3, #28]
 8007718:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800771c:	f040 810c 	bne.w	8007938 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007720:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007724:	2200      	movs	r2, #0
 8007726:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800772a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800772e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8007732:	4622      	mov	r2, r4
 8007734:	462b      	mov	r3, r5
 8007736:	1891      	adds	r1, r2, r2
 8007738:	65b9      	str	r1, [r7, #88]	; 0x58
 800773a:	415b      	adcs	r3, r3
 800773c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800773e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8007742:	4621      	mov	r1, r4
 8007744:	eb12 0801 	adds.w	r8, r2, r1
 8007748:	4629      	mov	r1, r5
 800774a:	eb43 0901 	adc.w	r9, r3, r1
 800774e:	f04f 0200 	mov.w	r2, #0
 8007752:	f04f 0300 	mov.w	r3, #0
 8007756:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800775a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800775e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007762:	4690      	mov	r8, r2
 8007764:	4699      	mov	r9, r3
 8007766:	4623      	mov	r3, r4
 8007768:	eb18 0303 	adds.w	r3, r8, r3
 800776c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8007770:	462b      	mov	r3, r5
 8007772:	eb49 0303 	adc.w	r3, r9, r3
 8007776:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800777a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800777e:	685b      	ldr	r3, [r3, #4]
 8007780:	2200      	movs	r2, #0
 8007782:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8007786:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800778a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800778e:	460b      	mov	r3, r1
 8007790:	18db      	adds	r3, r3, r3
 8007792:	653b      	str	r3, [r7, #80]	; 0x50
 8007794:	4613      	mov	r3, r2
 8007796:	eb42 0303 	adc.w	r3, r2, r3
 800779a:	657b      	str	r3, [r7, #84]	; 0x54
 800779c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80077a0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80077a4:	f7f9 f96a 	bl	8000a7c <__aeabi_uldivmod>
 80077a8:	4602      	mov	r2, r0
 80077aa:	460b      	mov	r3, r1
 80077ac:	4b61      	ldr	r3, [pc, #388]	; (8007934 <UART_SetConfig+0x2d4>)
 80077ae:	fba3 2302 	umull	r2, r3, r3, r2
 80077b2:	095b      	lsrs	r3, r3, #5
 80077b4:	011c      	lsls	r4, r3, #4
 80077b6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80077ba:	2200      	movs	r2, #0
 80077bc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80077c0:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80077c4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80077c8:	4642      	mov	r2, r8
 80077ca:	464b      	mov	r3, r9
 80077cc:	1891      	adds	r1, r2, r2
 80077ce:	64b9      	str	r1, [r7, #72]	; 0x48
 80077d0:	415b      	adcs	r3, r3
 80077d2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80077d4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80077d8:	4641      	mov	r1, r8
 80077da:	eb12 0a01 	adds.w	sl, r2, r1
 80077de:	4649      	mov	r1, r9
 80077e0:	eb43 0b01 	adc.w	fp, r3, r1
 80077e4:	f04f 0200 	mov.w	r2, #0
 80077e8:	f04f 0300 	mov.w	r3, #0
 80077ec:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80077f0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80077f4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80077f8:	4692      	mov	sl, r2
 80077fa:	469b      	mov	fp, r3
 80077fc:	4643      	mov	r3, r8
 80077fe:	eb1a 0303 	adds.w	r3, sl, r3
 8007802:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007806:	464b      	mov	r3, r9
 8007808:	eb4b 0303 	adc.w	r3, fp, r3
 800780c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8007810:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007814:	685b      	ldr	r3, [r3, #4]
 8007816:	2200      	movs	r2, #0
 8007818:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800781c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8007820:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8007824:	460b      	mov	r3, r1
 8007826:	18db      	adds	r3, r3, r3
 8007828:	643b      	str	r3, [r7, #64]	; 0x40
 800782a:	4613      	mov	r3, r2
 800782c:	eb42 0303 	adc.w	r3, r2, r3
 8007830:	647b      	str	r3, [r7, #68]	; 0x44
 8007832:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8007836:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800783a:	f7f9 f91f 	bl	8000a7c <__aeabi_uldivmod>
 800783e:	4602      	mov	r2, r0
 8007840:	460b      	mov	r3, r1
 8007842:	4611      	mov	r1, r2
 8007844:	4b3b      	ldr	r3, [pc, #236]	; (8007934 <UART_SetConfig+0x2d4>)
 8007846:	fba3 2301 	umull	r2, r3, r3, r1
 800784a:	095b      	lsrs	r3, r3, #5
 800784c:	2264      	movs	r2, #100	; 0x64
 800784e:	fb02 f303 	mul.w	r3, r2, r3
 8007852:	1acb      	subs	r3, r1, r3
 8007854:	00db      	lsls	r3, r3, #3
 8007856:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800785a:	4b36      	ldr	r3, [pc, #216]	; (8007934 <UART_SetConfig+0x2d4>)
 800785c:	fba3 2302 	umull	r2, r3, r3, r2
 8007860:	095b      	lsrs	r3, r3, #5
 8007862:	005b      	lsls	r3, r3, #1
 8007864:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007868:	441c      	add	r4, r3
 800786a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800786e:	2200      	movs	r2, #0
 8007870:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007874:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8007878:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800787c:	4642      	mov	r2, r8
 800787e:	464b      	mov	r3, r9
 8007880:	1891      	adds	r1, r2, r2
 8007882:	63b9      	str	r1, [r7, #56]	; 0x38
 8007884:	415b      	adcs	r3, r3
 8007886:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007888:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800788c:	4641      	mov	r1, r8
 800788e:	1851      	adds	r1, r2, r1
 8007890:	6339      	str	r1, [r7, #48]	; 0x30
 8007892:	4649      	mov	r1, r9
 8007894:	414b      	adcs	r3, r1
 8007896:	637b      	str	r3, [r7, #52]	; 0x34
 8007898:	f04f 0200 	mov.w	r2, #0
 800789c:	f04f 0300 	mov.w	r3, #0
 80078a0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80078a4:	4659      	mov	r1, fp
 80078a6:	00cb      	lsls	r3, r1, #3
 80078a8:	4651      	mov	r1, sl
 80078aa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80078ae:	4651      	mov	r1, sl
 80078b0:	00ca      	lsls	r2, r1, #3
 80078b2:	4610      	mov	r0, r2
 80078b4:	4619      	mov	r1, r3
 80078b6:	4603      	mov	r3, r0
 80078b8:	4642      	mov	r2, r8
 80078ba:	189b      	adds	r3, r3, r2
 80078bc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80078c0:	464b      	mov	r3, r9
 80078c2:	460a      	mov	r2, r1
 80078c4:	eb42 0303 	adc.w	r3, r2, r3
 80078c8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80078cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80078d0:	685b      	ldr	r3, [r3, #4]
 80078d2:	2200      	movs	r2, #0
 80078d4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80078d8:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80078dc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80078e0:	460b      	mov	r3, r1
 80078e2:	18db      	adds	r3, r3, r3
 80078e4:	62bb      	str	r3, [r7, #40]	; 0x28
 80078e6:	4613      	mov	r3, r2
 80078e8:	eb42 0303 	adc.w	r3, r2, r3
 80078ec:	62fb      	str	r3, [r7, #44]	; 0x2c
 80078ee:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80078f2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80078f6:	f7f9 f8c1 	bl	8000a7c <__aeabi_uldivmod>
 80078fa:	4602      	mov	r2, r0
 80078fc:	460b      	mov	r3, r1
 80078fe:	4b0d      	ldr	r3, [pc, #52]	; (8007934 <UART_SetConfig+0x2d4>)
 8007900:	fba3 1302 	umull	r1, r3, r3, r2
 8007904:	095b      	lsrs	r3, r3, #5
 8007906:	2164      	movs	r1, #100	; 0x64
 8007908:	fb01 f303 	mul.w	r3, r1, r3
 800790c:	1ad3      	subs	r3, r2, r3
 800790e:	00db      	lsls	r3, r3, #3
 8007910:	3332      	adds	r3, #50	; 0x32
 8007912:	4a08      	ldr	r2, [pc, #32]	; (8007934 <UART_SetConfig+0x2d4>)
 8007914:	fba2 2303 	umull	r2, r3, r2, r3
 8007918:	095b      	lsrs	r3, r3, #5
 800791a:	f003 0207 	and.w	r2, r3, #7
 800791e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	4422      	add	r2, r4
 8007926:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007928:	e105      	b.n	8007b36 <UART_SetConfig+0x4d6>
 800792a:	bf00      	nop
 800792c:	40011000 	.word	0x40011000
 8007930:	40011400 	.word	0x40011400
 8007934:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007938:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800793c:	2200      	movs	r2, #0
 800793e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8007942:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8007946:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800794a:	4642      	mov	r2, r8
 800794c:	464b      	mov	r3, r9
 800794e:	1891      	adds	r1, r2, r2
 8007950:	6239      	str	r1, [r7, #32]
 8007952:	415b      	adcs	r3, r3
 8007954:	627b      	str	r3, [r7, #36]	; 0x24
 8007956:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800795a:	4641      	mov	r1, r8
 800795c:	1854      	adds	r4, r2, r1
 800795e:	4649      	mov	r1, r9
 8007960:	eb43 0501 	adc.w	r5, r3, r1
 8007964:	f04f 0200 	mov.w	r2, #0
 8007968:	f04f 0300 	mov.w	r3, #0
 800796c:	00eb      	lsls	r3, r5, #3
 800796e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007972:	00e2      	lsls	r2, r4, #3
 8007974:	4614      	mov	r4, r2
 8007976:	461d      	mov	r5, r3
 8007978:	4643      	mov	r3, r8
 800797a:	18e3      	adds	r3, r4, r3
 800797c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8007980:	464b      	mov	r3, r9
 8007982:	eb45 0303 	adc.w	r3, r5, r3
 8007986:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800798a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800798e:	685b      	ldr	r3, [r3, #4]
 8007990:	2200      	movs	r2, #0
 8007992:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8007996:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800799a:	f04f 0200 	mov.w	r2, #0
 800799e:	f04f 0300 	mov.w	r3, #0
 80079a2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80079a6:	4629      	mov	r1, r5
 80079a8:	008b      	lsls	r3, r1, #2
 80079aa:	4621      	mov	r1, r4
 80079ac:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80079b0:	4621      	mov	r1, r4
 80079b2:	008a      	lsls	r2, r1, #2
 80079b4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80079b8:	f7f9 f860 	bl	8000a7c <__aeabi_uldivmod>
 80079bc:	4602      	mov	r2, r0
 80079be:	460b      	mov	r3, r1
 80079c0:	4b60      	ldr	r3, [pc, #384]	; (8007b44 <UART_SetConfig+0x4e4>)
 80079c2:	fba3 2302 	umull	r2, r3, r3, r2
 80079c6:	095b      	lsrs	r3, r3, #5
 80079c8:	011c      	lsls	r4, r3, #4
 80079ca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80079ce:	2200      	movs	r2, #0
 80079d0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80079d4:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80079d8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80079dc:	4642      	mov	r2, r8
 80079de:	464b      	mov	r3, r9
 80079e0:	1891      	adds	r1, r2, r2
 80079e2:	61b9      	str	r1, [r7, #24]
 80079e4:	415b      	adcs	r3, r3
 80079e6:	61fb      	str	r3, [r7, #28]
 80079e8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80079ec:	4641      	mov	r1, r8
 80079ee:	1851      	adds	r1, r2, r1
 80079f0:	6139      	str	r1, [r7, #16]
 80079f2:	4649      	mov	r1, r9
 80079f4:	414b      	adcs	r3, r1
 80079f6:	617b      	str	r3, [r7, #20]
 80079f8:	f04f 0200 	mov.w	r2, #0
 80079fc:	f04f 0300 	mov.w	r3, #0
 8007a00:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007a04:	4659      	mov	r1, fp
 8007a06:	00cb      	lsls	r3, r1, #3
 8007a08:	4651      	mov	r1, sl
 8007a0a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007a0e:	4651      	mov	r1, sl
 8007a10:	00ca      	lsls	r2, r1, #3
 8007a12:	4610      	mov	r0, r2
 8007a14:	4619      	mov	r1, r3
 8007a16:	4603      	mov	r3, r0
 8007a18:	4642      	mov	r2, r8
 8007a1a:	189b      	adds	r3, r3, r2
 8007a1c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8007a20:	464b      	mov	r3, r9
 8007a22:	460a      	mov	r2, r1
 8007a24:	eb42 0303 	adc.w	r3, r2, r3
 8007a28:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8007a2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007a30:	685b      	ldr	r3, [r3, #4]
 8007a32:	2200      	movs	r2, #0
 8007a34:	67bb      	str	r3, [r7, #120]	; 0x78
 8007a36:	67fa      	str	r2, [r7, #124]	; 0x7c
 8007a38:	f04f 0200 	mov.w	r2, #0
 8007a3c:	f04f 0300 	mov.w	r3, #0
 8007a40:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8007a44:	4649      	mov	r1, r9
 8007a46:	008b      	lsls	r3, r1, #2
 8007a48:	4641      	mov	r1, r8
 8007a4a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007a4e:	4641      	mov	r1, r8
 8007a50:	008a      	lsls	r2, r1, #2
 8007a52:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8007a56:	f7f9 f811 	bl	8000a7c <__aeabi_uldivmod>
 8007a5a:	4602      	mov	r2, r0
 8007a5c:	460b      	mov	r3, r1
 8007a5e:	4b39      	ldr	r3, [pc, #228]	; (8007b44 <UART_SetConfig+0x4e4>)
 8007a60:	fba3 1302 	umull	r1, r3, r3, r2
 8007a64:	095b      	lsrs	r3, r3, #5
 8007a66:	2164      	movs	r1, #100	; 0x64
 8007a68:	fb01 f303 	mul.w	r3, r1, r3
 8007a6c:	1ad3      	subs	r3, r2, r3
 8007a6e:	011b      	lsls	r3, r3, #4
 8007a70:	3332      	adds	r3, #50	; 0x32
 8007a72:	4a34      	ldr	r2, [pc, #208]	; (8007b44 <UART_SetConfig+0x4e4>)
 8007a74:	fba2 2303 	umull	r2, r3, r2, r3
 8007a78:	095b      	lsrs	r3, r3, #5
 8007a7a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007a7e:	441c      	add	r4, r3
 8007a80:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007a84:	2200      	movs	r2, #0
 8007a86:	673b      	str	r3, [r7, #112]	; 0x70
 8007a88:	677a      	str	r2, [r7, #116]	; 0x74
 8007a8a:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8007a8e:	4642      	mov	r2, r8
 8007a90:	464b      	mov	r3, r9
 8007a92:	1891      	adds	r1, r2, r2
 8007a94:	60b9      	str	r1, [r7, #8]
 8007a96:	415b      	adcs	r3, r3
 8007a98:	60fb      	str	r3, [r7, #12]
 8007a9a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007a9e:	4641      	mov	r1, r8
 8007aa0:	1851      	adds	r1, r2, r1
 8007aa2:	6039      	str	r1, [r7, #0]
 8007aa4:	4649      	mov	r1, r9
 8007aa6:	414b      	adcs	r3, r1
 8007aa8:	607b      	str	r3, [r7, #4]
 8007aaa:	f04f 0200 	mov.w	r2, #0
 8007aae:	f04f 0300 	mov.w	r3, #0
 8007ab2:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007ab6:	4659      	mov	r1, fp
 8007ab8:	00cb      	lsls	r3, r1, #3
 8007aba:	4651      	mov	r1, sl
 8007abc:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007ac0:	4651      	mov	r1, sl
 8007ac2:	00ca      	lsls	r2, r1, #3
 8007ac4:	4610      	mov	r0, r2
 8007ac6:	4619      	mov	r1, r3
 8007ac8:	4603      	mov	r3, r0
 8007aca:	4642      	mov	r2, r8
 8007acc:	189b      	adds	r3, r3, r2
 8007ace:	66bb      	str	r3, [r7, #104]	; 0x68
 8007ad0:	464b      	mov	r3, r9
 8007ad2:	460a      	mov	r2, r1
 8007ad4:	eb42 0303 	adc.w	r3, r2, r3
 8007ad8:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007ada:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007ade:	685b      	ldr	r3, [r3, #4]
 8007ae0:	2200      	movs	r2, #0
 8007ae2:	663b      	str	r3, [r7, #96]	; 0x60
 8007ae4:	667a      	str	r2, [r7, #100]	; 0x64
 8007ae6:	f04f 0200 	mov.w	r2, #0
 8007aea:	f04f 0300 	mov.w	r3, #0
 8007aee:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8007af2:	4649      	mov	r1, r9
 8007af4:	008b      	lsls	r3, r1, #2
 8007af6:	4641      	mov	r1, r8
 8007af8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007afc:	4641      	mov	r1, r8
 8007afe:	008a      	lsls	r2, r1, #2
 8007b00:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8007b04:	f7f8 ffba 	bl	8000a7c <__aeabi_uldivmod>
 8007b08:	4602      	mov	r2, r0
 8007b0a:	460b      	mov	r3, r1
 8007b0c:	4b0d      	ldr	r3, [pc, #52]	; (8007b44 <UART_SetConfig+0x4e4>)
 8007b0e:	fba3 1302 	umull	r1, r3, r3, r2
 8007b12:	095b      	lsrs	r3, r3, #5
 8007b14:	2164      	movs	r1, #100	; 0x64
 8007b16:	fb01 f303 	mul.w	r3, r1, r3
 8007b1a:	1ad3      	subs	r3, r2, r3
 8007b1c:	011b      	lsls	r3, r3, #4
 8007b1e:	3332      	adds	r3, #50	; 0x32
 8007b20:	4a08      	ldr	r2, [pc, #32]	; (8007b44 <UART_SetConfig+0x4e4>)
 8007b22:	fba2 2303 	umull	r2, r3, r2, r3
 8007b26:	095b      	lsrs	r3, r3, #5
 8007b28:	f003 020f 	and.w	r2, r3, #15
 8007b2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	4422      	add	r2, r4
 8007b34:	609a      	str	r2, [r3, #8]
}
 8007b36:	bf00      	nop
 8007b38:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8007b3c:	46bd      	mov	sp, r7
 8007b3e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007b42:	bf00      	nop
 8007b44:	51eb851f 	.word	0x51eb851f

08007b48 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007b48:	b084      	sub	sp, #16
 8007b4a:	b580      	push	{r7, lr}
 8007b4c:	b084      	sub	sp, #16
 8007b4e:	af00      	add	r7, sp, #0
 8007b50:	6078      	str	r0, [r7, #4]
 8007b52:	f107 001c 	add.w	r0, r7, #28
 8007b56:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007b5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b5c:	2b01      	cmp	r3, #1
 8007b5e:	d122      	bne.n	8007ba6 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b64:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	68db      	ldr	r3, [r3, #12]
 8007b70:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8007b74:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007b78:	687a      	ldr	r2, [r7, #4]
 8007b7a:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	68db      	ldr	r3, [r3, #12]
 8007b80:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007b88:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007b8a:	2b01      	cmp	r3, #1
 8007b8c:	d105      	bne.n	8007b9a <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	68db      	ldr	r3, [r3, #12]
 8007b92:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007b9a:	6878      	ldr	r0, [r7, #4]
 8007b9c:	f000 faa2 	bl	80080e4 <USB_CoreReset>
 8007ba0:	4603      	mov	r3, r0
 8007ba2:	73fb      	strb	r3, [r7, #15]
 8007ba4:	e01a      	b.n	8007bdc <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	68db      	ldr	r3, [r3, #12]
 8007baa:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007bb2:	6878      	ldr	r0, [r7, #4]
 8007bb4:	f000 fa96 	bl	80080e4 <USB_CoreReset>
 8007bb8:	4603      	mov	r3, r0
 8007bba:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8007bbc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d106      	bne.n	8007bd0 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007bc6:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	639a      	str	r2, [r3, #56]	; 0x38
 8007bce:	e005      	b.n	8007bdc <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007bd4:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8007bdc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007bde:	2b01      	cmp	r3, #1
 8007be0:	d10b      	bne.n	8007bfa <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	689b      	ldr	r3, [r3, #8]
 8007be6:	f043 0206 	orr.w	r2, r3, #6
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	689b      	ldr	r3, [r3, #8]
 8007bf2:	f043 0220 	orr.w	r2, r3, #32
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8007bfa:	7bfb      	ldrb	r3, [r7, #15]
}
 8007bfc:	4618      	mov	r0, r3
 8007bfe:	3710      	adds	r7, #16
 8007c00:	46bd      	mov	sp, r7
 8007c02:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007c06:	b004      	add	sp, #16
 8007c08:	4770      	bx	lr

08007c0a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007c0a:	b480      	push	{r7}
 8007c0c:	b083      	sub	sp, #12
 8007c0e:	af00      	add	r7, sp, #0
 8007c10:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	689b      	ldr	r3, [r3, #8]
 8007c16:	f023 0201 	bic.w	r2, r3, #1
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007c1e:	2300      	movs	r3, #0
}
 8007c20:	4618      	mov	r0, r3
 8007c22:	370c      	adds	r7, #12
 8007c24:	46bd      	mov	sp, r7
 8007c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c2a:	4770      	bx	lr

08007c2c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8007c2c:	b580      	push	{r7, lr}
 8007c2e:	b084      	sub	sp, #16
 8007c30:	af00      	add	r7, sp, #0
 8007c32:	6078      	str	r0, [r7, #4]
 8007c34:	460b      	mov	r3, r1
 8007c36:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8007c38:	2300      	movs	r3, #0
 8007c3a:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	68db      	ldr	r3, [r3, #12]
 8007c40:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007c48:	78fb      	ldrb	r3, [r7, #3]
 8007c4a:	2b01      	cmp	r3, #1
 8007c4c:	d115      	bne.n	8007c7a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	68db      	ldr	r3, [r3, #12]
 8007c52:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8007c5a:	2001      	movs	r0, #1
 8007c5c:	f7fb f868 	bl	8002d30 <HAL_Delay>
      ms++;
 8007c60:	68fb      	ldr	r3, [r7, #12]
 8007c62:	3301      	adds	r3, #1
 8007c64:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8007c66:	6878      	ldr	r0, [r7, #4]
 8007c68:	f000 fa2e 	bl	80080c8 <USB_GetMode>
 8007c6c:	4603      	mov	r3, r0
 8007c6e:	2b01      	cmp	r3, #1
 8007c70:	d01e      	beq.n	8007cb0 <USB_SetCurrentMode+0x84>
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	2b31      	cmp	r3, #49	; 0x31
 8007c76:	d9f0      	bls.n	8007c5a <USB_SetCurrentMode+0x2e>
 8007c78:	e01a      	b.n	8007cb0 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8007c7a:	78fb      	ldrb	r3, [r7, #3]
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d115      	bne.n	8007cac <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	68db      	ldr	r3, [r3, #12]
 8007c84:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8007c8c:	2001      	movs	r0, #1
 8007c8e:	f7fb f84f 	bl	8002d30 <HAL_Delay>
      ms++;
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	3301      	adds	r3, #1
 8007c96:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8007c98:	6878      	ldr	r0, [r7, #4]
 8007c9a:	f000 fa15 	bl	80080c8 <USB_GetMode>
 8007c9e:	4603      	mov	r3, r0
 8007ca0:	2b00      	cmp	r3, #0
 8007ca2:	d005      	beq.n	8007cb0 <USB_SetCurrentMode+0x84>
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	2b31      	cmp	r3, #49	; 0x31
 8007ca8:	d9f0      	bls.n	8007c8c <USB_SetCurrentMode+0x60>
 8007caa:	e001      	b.n	8007cb0 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8007cac:	2301      	movs	r3, #1
 8007cae:	e005      	b.n	8007cbc <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	2b32      	cmp	r3, #50	; 0x32
 8007cb4:	d101      	bne.n	8007cba <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8007cb6:	2301      	movs	r3, #1
 8007cb8:	e000      	b.n	8007cbc <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8007cba:	2300      	movs	r3, #0
}
 8007cbc:	4618      	mov	r0, r3
 8007cbe:	3710      	adds	r7, #16
 8007cc0:	46bd      	mov	sp, r7
 8007cc2:	bd80      	pop	{r7, pc}

08007cc4 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007cc4:	b084      	sub	sp, #16
 8007cc6:	b580      	push	{r7, lr}
 8007cc8:	b086      	sub	sp, #24
 8007cca:	af00      	add	r7, sp, #0
 8007ccc:	6078      	str	r0, [r7, #4]
 8007cce:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8007cd2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8007cd6:	2300      	movs	r3, #0
 8007cd8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8007cde:	2300      	movs	r3, #0
 8007ce0:	613b      	str	r3, [r7, #16]
 8007ce2:	e009      	b.n	8007cf8 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8007ce4:	687a      	ldr	r2, [r7, #4]
 8007ce6:	693b      	ldr	r3, [r7, #16]
 8007ce8:	3340      	adds	r3, #64	; 0x40
 8007cea:	009b      	lsls	r3, r3, #2
 8007cec:	4413      	add	r3, r2
 8007cee:	2200      	movs	r2, #0
 8007cf0:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8007cf2:	693b      	ldr	r3, [r7, #16]
 8007cf4:	3301      	adds	r3, #1
 8007cf6:	613b      	str	r3, [r7, #16]
 8007cf8:	693b      	ldr	r3, [r7, #16]
 8007cfa:	2b0e      	cmp	r3, #14
 8007cfc:	d9f2      	bls.n	8007ce4 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8007cfe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	d11c      	bne.n	8007d3e <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007d0a:	685b      	ldr	r3, [r3, #4]
 8007d0c:	68fa      	ldr	r2, [r7, #12]
 8007d0e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007d12:	f043 0302 	orr.w	r3, r3, #2
 8007d16:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d1c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d28:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d34:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	639a      	str	r2, [r3, #56]	; 0x38
 8007d3c:	e00b      	b.n	8007d56 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d42:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d4e:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007d5c:	461a      	mov	r2, r3
 8007d5e:	2300      	movs	r3, #0
 8007d60:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007d68:	4619      	mov	r1, r3
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007d70:	461a      	mov	r2, r3
 8007d72:	680b      	ldr	r3, [r1, #0]
 8007d74:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007d76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d78:	2b01      	cmp	r3, #1
 8007d7a:	d10c      	bne.n	8007d96 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8007d7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	d104      	bne.n	8007d8c <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8007d82:	2100      	movs	r1, #0
 8007d84:	6878      	ldr	r0, [r7, #4]
 8007d86:	f000 f965 	bl	8008054 <USB_SetDevSpeed>
 8007d8a:	e008      	b.n	8007d9e <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8007d8c:	2101      	movs	r1, #1
 8007d8e:	6878      	ldr	r0, [r7, #4]
 8007d90:	f000 f960 	bl	8008054 <USB_SetDevSpeed>
 8007d94:	e003      	b.n	8007d9e <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8007d96:	2103      	movs	r1, #3
 8007d98:	6878      	ldr	r0, [r7, #4]
 8007d9a:	f000 f95b 	bl	8008054 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007d9e:	2110      	movs	r1, #16
 8007da0:	6878      	ldr	r0, [r7, #4]
 8007da2:	f000 f8f3 	bl	8007f8c <USB_FlushTxFifo>
 8007da6:	4603      	mov	r3, r0
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	d001      	beq.n	8007db0 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 8007dac:	2301      	movs	r3, #1
 8007dae:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007db0:	6878      	ldr	r0, [r7, #4]
 8007db2:	f000 f91f 	bl	8007ff4 <USB_FlushRxFifo>
 8007db6:	4603      	mov	r3, r0
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	d001      	beq.n	8007dc0 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8007dbc:	2301      	movs	r3, #1
 8007dbe:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007dc6:	461a      	mov	r2, r3
 8007dc8:	2300      	movs	r3, #0
 8007dca:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007dd2:	461a      	mov	r2, r3
 8007dd4:	2300      	movs	r3, #0
 8007dd6:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007dde:	461a      	mov	r2, r3
 8007de0:	2300      	movs	r3, #0
 8007de2:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007de4:	2300      	movs	r3, #0
 8007de6:	613b      	str	r3, [r7, #16]
 8007de8:	e043      	b.n	8007e72 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007dea:	693b      	ldr	r3, [r7, #16]
 8007dec:	015a      	lsls	r2, r3, #5
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	4413      	add	r3, r2
 8007df2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007dfc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007e00:	d118      	bne.n	8007e34 <USB_DevInit+0x170>
    {
      if (i == 0U)
 8007e02:	693b      	ldr	r3, [r7, #16]
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	d10a      	bne.n	8007e1e <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8007e08:	693b      	ldr	r3, [r7, #16]
 8007e0a:	015a      	lsls	r2, r3, #5
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	4413      	add	r3, r2
 8007e10:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007e14:	461a      	mov	r2, r3
 8007e16:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007e1a:	6013      	str	r3, [r2, #0]
 8007e1c:	e013      	b.n	8007e46 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8007e1e:	693b      	ldr	r3, [r7, #16]
 8007e20:	015a      	lsls	r2, r3, #5
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	4413      	add	r3, r2
 8007e26:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007e2a:	461a      	mov	r2, r3
 8007e2c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8007e30:	6013      	str	r3, [r2, #0]
 8007e32:	e008      	b.n	8007e46 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8007e34:	693b      	ldr	r3, [r7, #16]
 8007e36:	015a      	lsls	r2, r3, #5
 8007e38:	68fb      	ldr	r3, [r7, #12]
 8007e3a:	4413      	add	r3, r2
 8007e3c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007e40:	461a      	mov	r2, r3
 8007e42:	2300      	movs	r3, #0
 8007e44:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8007e46:	693b      	ldr	r3, [r7, #16]
 8007e48:	015a      	lsls	r2, r3, #5
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	4413      	add	r3, r2
 8007e4e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007e52:	461a      	mov	r2, r3
 8007e54:	2300      	movs	r3, #0
 8007e56:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8007e58:	693b      	ldr	r3, [r7, #16]
 8007e5a:	015a      	lsls	r2, r3, #5
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	4413      	add	r3, r2
 8007e60:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007e64:	461a      	mov	r2, r3
 8007e66:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8007e6a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007e6c:	693b      	ldr	r3, [r7, #16]
 8007e6e:	3301      	adds	r3, #1
 8007e70:	613b      	str	r3, [r7, #16]
 8007e72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e74:	693a      	ldr	r2, [r7, #16]
 8007e76:	429a      	cmp	r2, r3
 8007e78:	d3b7      	bcc.n	8007dea <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007e7a:	2300      	movs	r3, #0
 8007e7c:	613b      	str	r3, [r7, #16]
 8007e7e:	e043      	b.n	8007f08 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007e80:	693b      	ldr	r3, [r7, #16]
 8007e82:	015a      	lsls	r2, r3, #5
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	4413      	add	r3, r2
 8007e88:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007e92:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007e96:	d118      	bne.n	8007eca <USB_DevInit+0x206>
    {
      if (i == 0U)
 8007e98:	693b      	ldr	r3, [r7, #16]
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	d10a      	bne.n	8007eb4 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8007e9e:	693b      	ldr	r3, [r7, #16]
 8007ea0:	015a      	lsls	r2, r3, #5
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	4413      	add	r3, r2
 8007ea6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007eaa:	461a      	mov	r2, r3
 8007eac:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007eb0:	6013      	str	r3, [r2, #0]
 8007eb2:	e013      	b.n	8007edc <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8007eb4:	693b      	ldr	r3, [r7, #16]
 8007eb6:	015a      	lsls	r2, r3, #5
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	4413      	add	r3, r2
 8007ebc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007ec0:	461a      	mov	r2, r3
 8007ec2:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8007ec6:	6013      	str	r3, [r2, #0]
 8007ec8:	e008      	b.n	8007edc <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8007eca:	693b      	ldr	r3, [r7, #16]
 8007ecc:	015a      	lsls	r2, r3, #5
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	4413      	add	r3, r2
 8007ed2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007ed6:	461a      	mov	r2, r3
 8007ed8:	2300      	movs	r3, #0
 8007eda:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8007edc:	693b      	ldr	r3, [r7, #16]
 8007ede:	015a      	lsls	r2, r3, #5
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	4413      	add	r3, r2
 8007ee4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007ee8:	461a      	mov	r2, r3
 8007eea:	2300      	movs	r3, #0
 8007eec:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8007eee:	693b      	ldr	r3, [r7, #16]
 8007ef0:	015a      	lsls	r2, r3, #5
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	4413      	add	r3, r2
 8007ef6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007efa:	461a      	mov	r2, r3
 8007efc:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8007f00:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007f02:	693b      	ldr	r3, [r7, #16]
 8007f04:	3301      	adds	r3, #1
 8007f06:	613b      	str	r3, [r7, #16]
 8007f08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f0a:	693a      	ldr	r2, [r7, #16]
 8007f0c:	429a      	cmp	r2, r3
 8007f0e:	d3b7      	bcc.n	8007e80 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007f16:	691b      	ldr	r3, [r3, #16]
 8007f18:	68fa      	ldr	r2, [r7, #12]
 8007f1a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007f1e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007f22:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	2200      	movs	r2, #0
 8007f28:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8007f30:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8007f32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f34:	2b00      	cmp	r3, #0
 8007f36:	d105      	bne.n	8007f44 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	699b      	ldr	r3, [r3, #24]
 8007f3c:	f043 0210 	orr.w	r2, r3, #16
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	699a      	ldr	r2, [r3, #24]
 8007f48:	4b0f      	ldr	r3, [pc, #60]	; (8007f88 <USB_DevInit+0x2c4>)
 8007f4a:	4313      	orrs	r3, r2
 8007f4c:	687a      	ldr	r2, [r7, #4]
 8007f4e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8007f50:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	d005      	beq.n	8007f62 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	699b      	ldr	r3, [r3, #24]
 8007f5a:	f043 0208 	orr.w	r2, r3, #8
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8007f62:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007f64:	2b01      	cmp	r3, #1
 8007f66:	d107      	bne.n	8007f78 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	699b      	ldr	r3, [r3, #24]
 8007f6c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007f70:	f043 0304 	orr.w	r3, r3, #4
 8007f74:	687a      	ldr	r2, [r7, #4]
 8007f76:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8007f78:	7dfb      	ldrb	r3, [r7, #23]
}
 8007f7a:	4618      	mov	r0, r3
 8007f7c:	3718      	adds	r7, #24
 8007f7e:	46bd      	mov	sp, r7
 8007f80:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007f84:	b004      	add	sp, #16
 8007f86:	4770      	bx	lr
 8007f88:	803c3800 	.word	0x803c3800

08007f8c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007f8c:	b480      	push	{r7}
 8007f8e:	b085      	sub	sp, #20
 8007f90:	af00      	add	r7, sp, #0
 8007f92:	6078      	str	r0, [r7, #4]
 8007f94:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007f96:	2300      	movs	r3, #0
 8007f98:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	3301      	adds	r3, #1
 8007f9e:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	4a13      	ldr	r2, [pc, #76]	; (8007ff0 <USB_FlushTxFifo+0x64>)
 8007fa4:	4293      	cmp	r3, r2
 8007fa6:	d901      	bls.n	8007fac <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8007fa8:	2303      	movs	r3, #3
 8007faa:	e01b      	b.n	8007fe4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	691b      	ldr	r3, [r3, #16]
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	daf2      	bge.n	8007f9a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8007fb4:	2300      	movs	r3, #0
 8007fb6:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007fb8:	683b      	ldr	r3, [r7, #0]
 8007fba:	019b      	lsls	r3, r3, #6
 8007fbc:	f043 0220 	orr.w	r2, r3, #32
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	3301      	adds	r3, #1
 8007fc8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	4a08      	ldr	r2, [pc, #32]	; (8007ff0 <USB_FlushTxFifo+0x64>)
 8007fce:	4293      	cmp	r3, r2
 8007fd0:	d901      	bls.n	8007fd6 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8007fd2:	2303      	movs	r3, #3
 8007fd4:	e006      	b.n	8007fe4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	691b      	ldr	r3, [r3, #16]
 8007fda:	f003 0320 	and.w	r3, r3, #32
 8007fde:	2b20      	cmp	r3, #32
 8007fe0:	d0f0      	beq.n	8007fc4 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8007fe2:	2300      	movs	r3, #0
}
 8007fe4:	4618      	mov	r0, r3
 8007fe6:	3714      	adds	r7, #20
 8007fe8:	46bd      	mov	sp, r7
 8007fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fee:	4770      	bx	lr
 8007ff0:	00030d40 	.word	0x00030d40

08007ff4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007ff4:	b480      	push	{r7}
 8007ff6:	b085      	sub	sp, #20
 8007ff8:	af00      	add	r7, sp, #0
 8007ffa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007ffc:	2300      	movs	r3, #0
 8007ffe:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	3301      	adds	r3, #1
 8008004:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	4a11      	ldr	r2, [pc, #68]	; (8008050 <USB_FlushRxFifo+0x5c>)
 800800a:	4293      	cmp	r3, r2
 800800c:	d901      	bls.n	8008012 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800800e:	2303      	movs	r3, #3
 8008010:	e018      	b.n	8008044 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	691b      	ldr	r3, [r3, #16]
 8008016:	2b00      	cmp	r3, #0
 8008018:	daf2      	bge.n	8008000 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800801a:	2300      	movs	r3, #0
 800801c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	2210      	movs	r2, #16
 8008022:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	3301      	adds	r3, #1
 8008028:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800802a:	68fb      	ldr	r3, [r7, #12]
 800802c:	4a08      	ldr	r2, [pc, #32]	; (8008050 <USB_FlushRxFifo+0x5c>)
 800802e:	4293      	cmp	r3, r2
 8008030:	d901      	bls.n	8008036 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8008032:	2303      	movs	r3, #3
 8008034:	e006      	b.n	8008044 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	691b      	ldr	r3, [r3, #16]
 800803a:	f003 0310 	and.w	r3, r3, #16
 800803e:	2b10      	cmp	r3, #16
 8008040:	d0f0      	beq.n	8008024 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8008042:	2300      	movs	r3, #0
}
 8008044:	4618      	mov	r0, r3
 8008046:	3714      	adds	r7, #20
 8008048:	46bd      	mov	sp, r7
 800804a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800804e:	4770      	bx	lr
 8008050:	00030d40 	.word	0x00030d40

08008054 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8008054:	b480      	push	{r7}
 8008056:	b085      	sub	sp, #20
 8008058:	af00      	add	r7, sp, #0
 800805a:	6078      	str	r0, [r7, #4]
 800805c:	460b      	mov	r3, r1
 800805e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800806a:	681a      	ldr	r2, [r3, #0]
 800806c:	78fb      	ldrb	r3, [r7, #3]
 800806e:	68f9      	ldr	r1, [r7, #12]
 8008070:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008074:	4313      	orrs	r3, r2
 8008076:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8008078:	2300      	movs	r3, #0
}
 800807a:	4618      	mov	r0, r3
 800807c:	3714      	adds	r7, #20
 800807e:	46bd      	mov	sp, r7
 8008080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008084:	4770      	bx	lr

08008086 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8008086:	b480      	push	{r7}
 8008088:	b085      	sub	sp, #20
 800808a:	af00      	add	r7, sp, #0
 800808c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	68fa      	ldr	r2, [r7, #12]
 800809c:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80080a0:	f023 0303 	bic.w	r3, r3, #3
 80080a4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80080ac:	685b      	ldr	r3, [r3, #4]
 80080ae:	68fa      	ldr	r2, [r7, #12]
 80080b0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80080b4:	f043 0302 	orr.w	r3, r3, #2
 80080b8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80080ba:	2300      	movs	r3, #0
}
 80080bc:	4618      	mov	r0, r3
 80080be:	3714      	adds	r7, #20
 80080c0:	46bd      	mov	sp, r7
 80080c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080c6:	4770      	bx	lr

080080c8 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 80080c8:	b480      	push	{r7}
 80080ca:	b083      	sub	sp, #12
 80080cc:	af00      	add	r7, sp, #0
 80080ce:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	695b      	ldr	r3, [r3, #20]
 80080d4:	f003 0301 	and.w	r3, r3, #1
}
 80080d8:	4618      	mov	r0, r3
 80080da:	370c      	adds	r7, #12
 80080dc:	46bd      	mov	sp, r7
 80080de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080e2:	4770      	bx	lr

080080e4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80080e4:	b480      	push	{r7}
 80080e6:	b085      	sub	sp, #20
 80080e8:	af00      	add	r7, sp, #0
 80080ea:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80080ec:	2300      	movs	r3, #0
 80080ee:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	3301      	adds	r3, #1
 80080f4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80080f6:	68fb      	ldr	r3, [r7, #12]
 80080f8:	4a13      	ldr	r2, [pc, #76]	; (8008148 <USB_CoreReset+0x64>)
 80080fa:	4293      	cmp	r3, r2
 80080fc:	d901      	bls.n	8008102 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80080fe:	2303      	movs	r3, #3
 8008100:	e01b      	b.n	800813a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	691b      	ldr	r3, [r3, #16]
 8008106:	2b00      	cmp	r3, #0
 8008108:	daf2      	bge.n	80080f0 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800810a:	2300      	movs	r3, #0
 800810c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	691b      	ldr	r3, [r3, #16]
 8008112:	f043 0201 	orr.w	r2, r3, #1
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	3301      	adds	r3, #1
 800811e:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	4a09      	ldr	r2, [pc, #36]	; (8008148 <USB_CoreReset+0x64>)
 8008124:	4293      	cmp	r3, r2
 8008126:	d901      	bls.n	800812c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8008128:	2303      	movs	r3, #3
 800812a:	e006      	b.n	800813a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	691b      	ldr	r3, [r3, #16]
 8008130:	f003 0301 	and.w	r3, r3, #1
 8008134:	2b01      	cmp	r3, #1
 8008136:	d0f0      	beq.n	800811a <USB_CoreReset+0x36>

  return HAL_OK;
 8008138:	2300      	movs	r3, #0
}
 800813a:	4618      	mov	r0, r3
 800813c:	3714      	adds	r7, #20
 800813e:	46bd      	mov	sp, r7
 8008140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008144:	4770      	bx	lr
 8008146:	bf00      	nop
 8008148:	00030d40 	.word	0x00030d40

0800814c <atoi>:
 800814c:	220a      	movs	r2, #10
 800814e:	2100      	movs	r1, #0
 8008150:	f000 b976 	b.w	8008440 <strtol>

08008154 <__errno>:
 8008154:	4b01      	ldr	r3, [pc, #4]	; (800815c <__errno+0x8>)
 8008156:	6818      	ldr	r0, [r3, #0]
 8008158:	4770      	bx	lr
 800815a:	bf00      	nop
 800815c:	20000014 	.word	0x20000014

08008160 <__libc_init_array>:
 8008160:	b570      	push	{r4, r5, r6, lr}
 8008162:	4d0d      	ldr	r5, [pc, #52]	; (8008198 <__libc_init_array+0x38>)
 8008164:	4c0d      	ldr	r4, [pc, #52]	; (800819c <__libc_init_array+0x3c>)
 8008166:	1b64      	subs	r4, r4, r5
 8008168:	10a4      	asrs	r4, r4, #2
 800816a:	2600      	movs	r6, #0
 800816c:	42a6      	cmp	r6, r4
 800816e:	d109      	bne.n	8008184 <__libc_init_array+0x24>
 8008170:	4d0b      	ldr	r5, [pc, #44]	; (80081a0 <__libc_init_array+0x40>)
 8008172:	4c0c      	ldr	r4, [pc, #48]	; (80081a4 <__libc_init_array+0x44>)
 8008174:	f001 faa0 	bl	80096b8 <_init>
 8008178:	1b64      	subs	r4, r4, r5
 800817a:	10a4      	asrs	r4, r4, #2
 800817c:	2600      	movs	r6, #0
 800817e:	42a6      	cmp	r6, r4
 8008180:	d105      	bne.n	800818e <__libc_init_array+0x2e>
 8008182:	bd70      	pop	{r4, r5, r6, pc}
 8008184:	f855 3b04 	ldr.w	r3, [r5], #4
 8008188:	4798      	blx	r3
 800818a:	3601      	adds	r6, #1
 800818c:	e7ee      	b.n	800816c <__libc_init_array+0xc>
 800818e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008192:	4798      	blx	r3
 8008194:	3601      	adds	r6, #1
 8008196:	e7f2      	b.n	800817e <__libc_init_array+0x1e>
 8008198:	08009984 	.word	0x08009984
 800819c:	08009984 	.word	0x08009984
 80081a0:	08009984 	.word	0x08009984
 80081a4:	08009988 	.word	0x08009988

080081a8 <memset>:
 80081a8:	4402      	add	r2, r0
 80081aa:	4603      	mov	r3, r0
 80081ac:	4293      	cmp	r3, r2
 80081ae:	d100      	bne.n	80081b2 <memset+0xa>
 80081b0:	4770      	bx	lr
 80081b2:	f803 1b01 	strb.w	r1, [r3], #1
 80081b6:	e7f9      	b.n	80081ac <memset+0x4>

080081b8 <iprintf>:
 80081b8:	b40f      	push	{r0, r1, r2, r3}
 80081ba:	4b0a      	ldr	r3, [pc, #40]	; (80081e4 <iprintf+0x2c>)
 80081bc:	b513      	push	{r0, r1, r4, lr}
 80081be:	681c      	ldr	r4, [r3, #0]
 80081c0:	b124      	cbz	r4, 80081cc <iprintf+0x14>
 80081c2:	69a3      	ldr	r3, [r4, #24]
 80081c4:	b913      	cbnz	r3, 80081cc <iprintf+0x14>
 80081c6:	4620      	mov	r0, r4
 80081c8:	f000 fb1e 	bl	8008808 <__sinit>
 80081cc:	ab05      	add	r3, sp, #20
 80081ce:	9a04      	ldr	r2, [sp, #16]
 80081d0:	68a1      	ldr	r1, [r4, #8]
 80081d2:	9301      	str	r3, [sp, #4]
 80081d4:	4620      	mov	r0, r4
 80081d6:	f000 fe83 	bl	8008ee0 <_vfiprintf_r>
 80081da:	b002      	add	sp, #8
 80081dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80081e0:	b004      	add	sp, #16
 80081e2:	4770      	bx	lr
 80081e4:	20000014 	.word	0x20000014

080081e8 <_puts_r>:
 80081e8:	b570      	push	{r4, r5, r6, lr}
 80081ea:	460e      	mov	r6, r1
 80081ec:	4605      	mov	r5, r0
 80081ee:	b118      	cbz	r0, 80081f8 <_puts_r+0x10>
 80081f0:	6983      	ldr	r3, [r0, #24]
 80081f2:	b90b      	cbnz	r3, 80081f8 <_puts_r+0x10>
 80081f4:	f000 fb08 	bl	8008808 <__sinit>
 80081f8:	69ab      	ldr	r3, [r5, #24]
 80081fa:	68ac      	ldr	r4, [r5, #8]
 80081fc:	b913      	cbnz	r3, 8008204 <_puts_r+0x1c>
 80081fe:	4628      	mov	r0, r5
 8008200:	f000 fb02 	bl	8008808 <__sinit>
 8008204:	4b2c      	ldr	r3, [pc, #176]	; (80082b8 <_puts_r+0xd0>)
 8008206:	429c      	cmp	r4, r3
 8008208:	d120      	bne.n	800824c <_puts_r+0x64>
 800820a:	686c      	ldr	r4, [r5, #4]
 800820c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800820e:	07db      	lsls	r3, r3, #31
 8008210:	d405      	bmi.n	800821e <_puts_r+0x36>
 8008212:	89a3      	ldrh	r3, [r4, #12]
 8008214:	0598      	lsls	r0, r3, #22
 8008216:	d402      	bmi.n	800821e <_puts_r+0x36>
 8008218:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800821a:	f000 fb93 	bl	8008944 <__retarget_lock_acquire_recursive>
 800821e:	89a3      	ldrh	r3, [r4, #12]
 8008220:	0719      	lsls	r1, r3, #28
 8008222:	d51d      	bpl.n	8008260 <_puts_r+0x78>
 8008224:	6923      	ldr	r3, [r4, #16]
 8008226:	b1db      	cbz	r3, 8008260 <_puts_r+0x78>
 8008228:	3e01      	subs	r6, #1
 800822a:	68a3      	ldr	r3, [r4, #8]
 800822c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8008230:	3b01      	subs	r3, #1
 8008232:	60a3      	str	r3, [r4, #8]
 8008234:	bb39      	cbnz	r1, 8008286 <_puts_r+0x9e>
 8008236:	2b00      	cmp	r3, #0
 8008238:	da38      	bge.n	80082ac <_puts_r+0xc4>
 800823a:	4622      	mov	r2, r4
 800823c:	210a      	movs	r1, #10
 800823e:	4628      	mov	r0, r5
 8008240:	f000 f908 	bl	8008454 <__swbuf_r>
 8008244:	3001      	adds	r0, #1
 8008246:	d011      	beq.n	800826c <_puts_r+0x84>
 8008248:	250a      	movs	r5, #10
 800824a:	e011      	b.n	8008270 <_puts_r+0x88>
 800824c:	4b1b      	ldr	r3, [pc, #108]	; (80082bc <_puts_r+0xd4>)
 800824e:	429c      	cmp	r4, r3
 8008250:	d101      	bne.n	8008256 <_puts_r+0x6e>
 8008252:	68ac      	ldr	r4, [r5, #8]
 8008254:	e7da      	b.n	800820c <_puts_r+0x24>
 8008256:	4b1a      	ldr	r3, [pc, #104]	; (80082c0 <_puts_r+0xd8>)
 8008258:	429c      	cmp	r4, r3
 800825a:	bf08      	it	eq
 800825c:	68ec      	ldreq	r4, [r5, #12]
 800825e:	e7d5      	b.n	800820c <_puts_r+0x24>
 8008260:	4621      	mov	r1, r4
 8008262:	4628      	mov	r0, r5
 8008264:	f000 f948 	bl	80084f8 <__swsetup_r>
 8008268:	2800      	cmp	r0, #0
 800826a:	d0dd      	beq.n	8008228 <_puts_r+0x40>
 800826c:	f04f 35ff 	mov.w	r5, #4294967295
 8008270:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008272:	07da      	lsls	r2, r3, #31
 8008274:	d405      	bmi.n	8008282 <_puts_r+0x9a>
 8008276:	89a3      	ldrh	r3, [r4, #12]
 8008278:	059b      	lsls	r3, r3, #22
 800827a:	d402      	bmi.n	8008282 <_puts_r+0x9a>
 800827c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800827e:	f000 fb62 	bl	8008946 <__retarget_lock_release_recursive>
 8008282:	4628      	mov	r0, r5
 8008284:	bd70      	pop	{r4, r5, r6, pc}
 8008286:	2b00      	cmp	r3, #0
 8008288:	da04      	bge.n	8008294 <_puts_r+0xac>
 800828a:	69a2      	ldr	r2, [r4, #24]
 800828c:	429a      	cmp	r2, r3
 800828e:	dc06      	bgt.n	800829e <_puts_r+0xb6>
 8008290:	290a      	cmp	r1, #10
 8008292:	d004      	beq.n	800829e <_puts_r+0xb6>
 8008294:	6823      	ldr	r3, [r4, #0]
 8008296:	1c5a      	adds	r2, r3, #1
 8008298:	6022      	str	r2, [r4, #0]
 800829a:	7019      	strb	r1, [r3, #0]
 800829c:	e7c5      	b.n	800822a <_puts_r+0x42>
 800829e:	4622      	mov	r2, r4
 80082a0:	4628      	mov	r0, r5
 80082a2:	f000 f8d7 	bl	8008454 <__swbuf_r>
 80082a6:	3001      	adds	r0, #1
 80082a8:	d1bf      	bne.n	800822a <_puts_r+0x42>
 80082aa:	e7df      	b.n	800826c <_puts_r+0x84>
 80082ac:	6823      	ldr	r3, [r4, #0]
 80082ae:	250a      	movs	r5, #10
 80082b0:	1c5a      	adds	r2, r3, #1
 80082b2:	6022      	str	r2, [r4, #0]
 80082b4:	701d      	strb	r5, [r3, #0]
 80082b6:	e7db      	b.n	8008270 <_puts_r+0x88>
 80082b8:	08009908 	.word	0x08009908
 80082bc:	08009928 	.word	0x08009928
 80082c0:	080098e8 	.word	0x080098e8

080082c4 <puts>:
 80082c4:	4b02      	ldr	r3, [pc, #8]	; (80082d0 <puts+0xc>)
 80082c6:	4601      	mov	r1, r0
 80082c8:	6818      	ldr	r0, [r3, #0]
 80082ca:	f7ff bf8d 	b.w	80081e8 <_puts_r>
 80082ce:	bf00      	nop
 80082d0:	20000014 	.word	0x20000014

080082d4 <siprintf>:
 80082d4:	b40e      	push	{r1, r2, r3}
 80082d6:	b500      	push	{lr}
 80082d8:	b09c      	sub	sp, #112	; 0x70
 80082da:	ab1d      	add	r3, sp, #116	; 0x74
 80082dc:	9002      	str	r0, [sp, #8]
 80082de:	9006      	str	r0, [sp, #24]
 80082e0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80082e4:	4809      	ldr	r0, [pc, #36]	; (800830c <siprintf+0x38>)
 80082e6:	9107      	str	r1, [sp, #28]
 80082e8:	9104      	str	r1, [sp, #16]
 80082ea:	4909      	ldr	r1, [pc, #36]	; (8008310 <siprintf+0x3c>)
 80082ec:	f853 2b04 	ldr.w	r2, [r3], #4
 80082f0:	9105      	str	r1, [sp, #20]
 80082f2:	6800      	ldr	r0, [r0, #0]
 80082f4:	9301      	str	r3, [sp, #4]
 80082f6:	a902      	add	r1, sp, #8
 80082f8:	f000 fcc8 	bl	8008c8c <_svfiprintf_r>
 80082fc:	9b02      	ldr	r3, [sp, #8]
 80082fe:	2200      	movs	r2, #0
 8008300:	701a      	strb	r2, [r3, #0]
 8008302:	b01c      	add	sp, #112	; 0x70
 8008304:	f85d eb04 	ldr.w	lr, [sp], #4
 8008308:	b003      	add	sp, #12
 800830a:	4770      	bx	lr
 800830c:	20000014 	.word	0x20000014
 8008310:	ffff0208 	.word	0xffff0208

08008314 <strncmp>:
 8008314:	b510      	push	{r4, lr}
 8008316:	b17a      	cbz	r2, 8008338 <strncmp+0x24>
 8008318:	4603      	mov	r3, r0
 800831a:	3901      	subs	r1, #1
 800831c:	1884      	adds	r4, r0, r2
 800831e:	f813 0b01 	ldrb.w	r0, [r3], #1
 8008322:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8008326:	4290      	cmp	r0, r2
 8008328:	d101      	bne.n	800832e <strncmp+0x1a>
 800832a:	42a3      	cmp	r3, r4
 800832c:	d101      	bne.n	8008332 <strncmp+0x1e>
 800832e:	1a80      	subs	r0, r0, r2
 8008330:	bd10      	pop	{r4, pc}
 8008332:	2800      	cmp	r0, #0
 8008334:	d1f3      	bne.n	800831e <strncmp+0xa>
 8008336:	e7fa      	b.n	800832e <strncmp+0x1a>
 8008338:	4610      	mov	r0, r2
 800833a:	e7f9      	b.n	8008330 <strncmp+0x1c>

0800833c <_strtol_l.constprop.0>:
 800833c:	2b01      	cmp	r3, #1
 800833e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008342:	d001      	beq.n	8008348 <_strtol_l.constprop.0+0xc>
 8008344:	2b24      	cmp	r3, #36	; 0x24
 8008346:	d906      	bls.n	8008356 <_strtol_l.constprop.0+0x1a>
 8008348:	f7ff ff04 	bl	8008154 <__errno>
 800834c:	2316      	movs	r3, #22
 800834e:	6003      	str	r3, [r0, #0]
 8008350:	2000      	movs	r0, #0
 8008352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008356:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800843c <_strtol_l.constprop.0+0x100>
 800835a:	460d      	mov	r5, r1
 800835c:	462e      	mov	r6, r5
 800835e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008362:	f814 700c 	ldrb.w	r7, [r4, ip]
 8008366:	f017 0708 	ands.w	r7, r7, #8
 800836a:	d1f7      	bne.n	800835c <_strtol_l.constprop.0+0x20>
 800836c:	2c2d      	cmp	r4, #45	; 0x2d
 800836e:	d132      	bne.n	80083d6 <_strtol_l.constprop.0+0x9a>
 8008370:	782c      	ldrb	r4, [r5, #0]
 8008372:	2701      	movs	r7, #1
 8008374:	1cb5      	adds	r5, r6, #2
 8008376:	2b00      	cmp	r3, #0
 8008378:	d05b      	beq.n	8008432 <_strtol_l.constprop.0+0xf6>
 800837a:	2b10      	cmp	r3, #16
 800837c:	d109      	bne.n	8008392 <_strtol_l.constprop.0+0x56>
 800837e:	2c30      	cmp	r4, #48	; 0x30
 8008380:	d107      	bne.n	8008392 <_strtol_l.constprop.0+0x56>
 8008382:	782c      	ldrb	r4, [r5, #0]
 8008384:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8008388:	2c58      	cmp	r4, #88	; 0x58
 800838a:	d14d      	bne.n	8008428 <_strtol_l.constprop.0+0xec>
 800838c:	786c      	ldrb	r4, [r5, #1]
 800838e:	2310      	movs	r3, #16
 8008390:	3502      	adds	r5, #2
 8008392:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8008396:	f108 38ff 	add.w	r8, r8, #4294967295
 800839a:	f04f 0c00 	mov.w	ip, #0
 800839e:	fbb8 f9f3 	udiv	r9, r8, r3
 80083a2:	4666      	mov	r6, ip
 80083a4:	fb03 8a19 	mls	sl, r3, r9, r8
 80083a8:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 80083ac:	f1be 0f09 	cmp.w	lr, #9
 80083b0:	d816      	bhi.n	80083e0 <_strtol_l.constprop.0+0xa4>
 80083b2:	4674      	mov	r4, lr
 80083b4:	42a3      	cmp	r3, r4
 80083b6:	dd24      	ble.n	8008402 <_strtol_l.constprop.0+0xc6>
 80083b8:	f1bc 0f00 	cmp.w	ip, #0
 80083bc:	db1e      	blt.n	80083fc <_strtol_l.constprop.0+0xc0>
 80083be:	45b1      	cmp	r9, r6
 80083c0:	d31c      	bcc.n	80083fc <_strtol_l.constprop.0+0xc0>
 80083c2:	d101      	bne.n	80083c8 <_strtol_l.constprop.0+0x8c>
 80083c4:	45a2      	cmp	sl, r4
 80083c6:	db19      	blt.n	80083fc <_strtol_l.constprop.0+0xc0>
 80083c8:	fb06 4603 	mla	r6, r6, r3, r4
 80083cc:	f04f 0c01 	mov.w	ip, #1
 80083d0:	f815 4b01 	ldrb.w	r4, [r5], #1
 80083d4:	e7e8      	b.n	80083a8 <_strtol_l.constprop.0+0x6c>
 80083d6:	2c2b      	cmp	r4, #43	; 0x2b
 80083d8:	bf04      	itt	eq
 80083da:	782c      	ldrbeq	r4, [r5, #0]
 80083dc:	1cb5      	addeq	r5, r6, #2
 80083de:	e7ca      	b.n	8008376 <_strtol_l.constprop.0+0x3a>
 80083e0:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 80083e4:	f1be 0f19 	cmp.w	lr, #25
 80083e8:	d801      	bhi.n	80083ee <_strtol_l.constprop.0+0xb2>
 80083ea:	3c37      	subs	r4, #55	; 0x37
 80083ec:	e7e2      	b.n	80083b4 <_strtol_l.constprop.0+0x78>
 80083ee:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 80083f2:	f1be 0f19 	cmp.w	lr, #25
 80083f6:	d804      	bhi.n	8008402 <_strtol_l.constprop.0+0xc6>
 80083f8:	3c57      	subs	r4, #87	; 0x57
 80083fa:	e7db      	b.n	80083b4 <_strtol_l.constprop.0+0x78>
 80083fc:	f04f 3cff 	mov.w	ip, #4294967295
 8008400:	e7e6      	b.n	80083d0 <_strtol_l.constprop.0+0x94>
 8008402:	f1bc 0f00 	cmp.w	ip, #0
 8008406:	da05      	bge.n	8008414 <_strtol_l.constprop.0+0xd8>
 8008408:	2322      	movs	r3, #34	; 0x22
 800840a:	6003      	str	r3, [r0, #0]
 800840c:	4646      	mov	r6, r8
 800840e:	b942      	cbnz	r2, 8008422 <_strtol_l.constprop.0+0xe6>
 8008410:	4630      	mov	r0, r6
 8008412:	e79e      	b.n	8008352 <_strtol_l.constprop.0+0x16>
 8008414:	b107      	cbz	r7, 8008418 <_strtol_l.constprop.0+0xdc>
 8008416:	4276      	negs	r6, r6
 8008418:	2a00      	cmp	r2, #0
 800841a:	d0f9      	beq.n	8008410 <_strtol_l.constprop.0+0xd4>
 800841c:	f1bc 0f00 	cmp.w	ip, #0
 8008420:	d000      	beq.n	8008424 <_strtol_l.constprop.0+0xe8>
 8008422:	1e69      	subs	r1, r5, #1
 8008424:	6011      	str	r1, [r2, #0]
 8008426:	e7f3      	b.n	8008410 <_strtol_l.constprop.0+0xd4>
 8008428:	2430      	movs	r4, #48	; 0x30
 800842a:	2b00      	cmp	r3, #0
 800842c:	d1b1      	bne.n	8008392 <_strtol_l.constprop.0+0x56>
 800842e:	2308      	movs	r3, #8
 8008430:	e7af      	b.n	8008392 <_strtol_l.constprop.0+0x56>
 8008432:	2c30      	cmp	r4, #48	; 0x30
 8008434:	d0a5      	beq.n	8008382 <_strtol_l.constprop.0+0x46>
 8008436:	230a      	movs	r3, #10
 8008438:	e7ab      	b.n	8008392 <_strtol_l.constprop.0+0x56>
 800843a:	bf00      	nop
 800843c:	080097e5 	.word	0x080097e5

08008440 <strtol>:
 8008440:	4613      	mov	r3, r2
 8008442:	460a      	mov	r2, r1
 8008444:	4601      	mov	r1, r0
 8008446:	4802      	ldr	r0, [pc, #8]	; (8008450 <strtol+0x10>)
 8008448:	6800      	ldr	r0, [r0, #0]
 800844a:	f7ff bf77 	b.w	800833c <_strtol_l.constprop.0>
 800844e:	bf00      	nop
 8008450:	20000014 	.word	0x20000014

08008454 <__swbuf_r>:
 8008454:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008456:	460e      	mov	r6, r1
 8008458:	4614      	mov	r4, r2
 800845a:	4605      	mov	r5, r0
 800845c:	b118      	cbz	r0, 8008466 <__swbuf_r+0x12>
 800845e:	6983      	ldr	r3, [r0, #24]
 8008460:	b90b      	cbnz	r3, 8008466 <__swbuf_r+0x12>
 8008462:	f000 f9d1 	bl	8008808 <__sinit>
 8008466:	4b21      	ldr	r3, [pc, #132]	; (80084ec <__swbuf_r+0x98>)
 8008468:	429c      	cmp	r4, r3
 800846a:	d12b      	bne.n	80084c4 <__swbuf_r+0x70>
 800846c:	686c      	ldr	r4, [r5, #4]
 800846e:	69a3      	ldr	r3, [r4, #24]
 8008470:	60a3      	str	r3, [r4, #8]
 8008472:	89a3      	ldrh	r3, [r4, #12]
 8008474:	071a      	lsls	r2, r3, #28
 8008476:	d52f      	bpl.n	80084d8 <__swbuf_r+0x84>
 8008478:	6923      	ldr	r3, [r4, #16]
 800847a:	b36b      	cbz	r3, 80084d8 <__swbuf_r+0x84>
 800847c:	6923      	ldr	r3, [r4, #16]
 800847e:	6820      	ldr	r0, [r4, #0]
 8008480:	1ac0      	subs	r0, r0, r3
 8008482:	6963      	ldr	r3, [r4, #20]
 8008484:	b2f6      	uxtb	r6, r6
 8008486:	4283      	cmp	r3, r0
 8008488:	4637      	mov	r7, r6
 800848a:	dc04      	bgt.n	8008496 <__swbuf_r+0x42>
 800848c:	4621      	mov	r1, r4
 800848e:	4628      	mov	r0, r5
 8008490:	f000 f926 	bl	80086e0 <_fflush_r>
 8008494:	bb30      	cbnz	r0, 80084e4 <__swbuf_r+0x90>
 8008496:	68a3      	ldr	r3, [r4, #8]
 8008498:	3b01      	subs	r3, #1
 800849a:	60a3      	str	r3, [r4, #8]
 800849c:	6823      	ldr	r3, [r4, #0]
 800849e:	1c5a      	adds	r2, r3, #1
 80084a0:	6022      	str	r2, [r4, #0]
 80084a2:	701e      	strb	r6, [r3, #0]
 80084a4:	6963      	ldr	r3, [r4, #20]
 80084a6:	3001      	adds	r0, #1
 80084a8:	4283      	cmp	r3, r0
 80084aa:	d004      	beq.n	80084b6 <__swbuf_r+0x62>
 80084ac:	89a3      	ldrh	r3, [r4, #12]
 80084ae:	07db      	lsls	r3, r3, #31
 80084b0:	d506      	bpl.n	80084c0 <__swbuf_r+0x6c>
 80084b2:	2e0a      	cmp	r6, #10
 80084b4:	d104      	bne.n	80084c0 <__swbuf_r+0x6c>
 80084b6:	4621      	mov	r1, r4
 80084b8:	4628      	mov	r0, r5
 80084ba:	f000 f911 	bl	80086e0 <_fflush_r>
 80084be:	b988      	cbnz	r0, 80084e4 <__swbuf_r+0x90>
 80084c0:	4638      	mov	r0, r7
 80084c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80084c4:	4b0a      	ldr	r3, [pc, #40]	; (80084f0 <__swbuf_r+0x9c>)
 80084c6:	429c      	cmp	r4, r3
 80084c8:	d101      	bne.n	80084ce <__swbuf_r+0x7a>
 80084ca:	68ac      	ldr	r4, [r5, #8]
 80084cc:	e7cf      	b.n	800846e <__swbuf_r+0x1a>
 80084ce:	4b09      	ldr	r3, [pc, #36]	; (80084f4 <__swbuf_r+0xa0>)
 80084d0:	429c      	cmp	r4, r3
 80084d2:	bf08      	it	eq
 80084d4:	68ec      	ldreq	r4, [r5, #12]
 80084d6:	e7ca      	b.n	800846e <__swbuf_r+0x1a>
 80084d8:	4621      	mov	r1, r4
 80084da:	4628      	mov	r0, r5
 80084dc:	f000 f80c 	bl	80084f8 <__swsetup_r>
 80084e0:	2800      	cmp	r0, #0
 80084e2:	d0cb      	beq.n	800847c <__swbuf_r+0x28>
 80084e4:	f04f 37ff 	mov.w	r7, #4294967295
 80084e8:	e7ea      	b.n	80084c0 <__swbuf_r+0x6c>
 80084ea:	bf00      	nop
 80084ec:	08009908 	.word	0x08009908
 80084f0:	08009928 	.word	0x08009928
 80084f4:	080098e8 	.word	0x080098e8

080084f8 <__swsetup_r>:
 80084f8:	4b32      	ldr	r3, [pc, #200]	; (80085c4 <__swsetup_r+0xcc>)
 80084fa:	b570      	push	{r4, r5, r6, lr}
 80084fc:	681d      	ldr	r5, [r3, #0]
 80084fe:	4606      	mov	r6, r0
 8008500:	460c      	mov	r4, r1
 8008502:	b125      	cbz	r5, 800850e <__swsetup_r+0x16>
 8008504:	69ab      	ldr	r3, [r5, #24]
 8008506:	b913      	cbnz	r3, 800850e <__swsetup_r+0x16>
 8008508:	4628      	mov	r0, r5
 800850a:	f000 f97d 	bl	8008808 <__sinit>
 800850e:	4b2e      	ldr	r3, [pc, #184]	; (80085c8 <__swsetup_r+0xd0>)
 8008510:	429c      	cmp	r4, r3
 8008512:	d10f      	bne.n	8008534 <__swsetup_r+0x3c>
 8008514:	686c      	ldr	r4, [r5, #4]
 8008516:	89a3      	ldrh	r3, [r4, #12]
 8008518:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800851c:	0719      	lsls	r1, r3, #28
 800851e:	d42c      	bmi.n	800857a <__swsetup_r+0x82>
 8008520:	06dd      	lsls	r5, r3, #27
 8008522:	d411      	bmi.n	8008548 <__swsetup_r+0x50>
 8008524:	2309      	movs	r3, #9
 8008526:	6033      	str	r3, [r6, #0]
 8008528:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800852c:	81a3      	strh	r3, [r4, #12]
 800852e:	f04f 30ff 	mov.w	r0, #4294967295
 8008532:	e03e      	b.n	80085b2 <__swsetup_r+0xba>
 8008534:	4b25      	ldr	r3, [pc, #148]	; (80085cc <__swsetup_r+0xd4>)
 8008536:	429c      	cmp	r4, r3
 8008538:	d101      	bne.n	800853e <__swsetup_r+0x46>
 800853a:	68ac      	ldr	r4, [r5, #8]
 800853c:	e7eb      	b.n	8008516 <__swsetup_r+0x1e>
 800853e:	4b24      	ldr	r3, [pc, #144]	; (80085d0 <__swsetup_r+0xd8>)
 8008540:	429c      	cmp	r4, r3
 8008542:	bf08      	it	eq
 8008544:	68ec      	ldreq	r4, [r5, #12]
 8008546:	e7e6      	b.n	8008516 <__swsetup_r+0x1e>
 8008548:	0758      	lsls	r0, r3, #29
 800854a:	d512      	bpl.n	8008572 <__swsetup_r+0x7a>
 800854c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800854e:	b141      	cbz	r1, 8008562 <__swsetup_r+0x6a>
 8008550:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008554:	4299      	cmp	r1, r3
 8008556:	d002      	beq.n	800855e <__swsetup_r+0x66>
 8008558:	4630      	mov	r0, r6
 800855a:	f000 fa5b 	bl	8008a14 <_free_r>
 800855e:	2300      	movs	r3, #0
 8008560:	6363      	str	r3, [r4, #52]	; 0x34
 8008562:	89a3      	ldrh	r3, [r4, #12]
 8008564:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008568:	81a3      	strh	r3, [r4, #12]
 800856a:	2300      	movs	r3, #0
 800856c:	6063      	str	r3, [r4, #4]
 800856e:	6923      	ldr	r3, [r4, #16]
 8008570:	6023      	str	r3, [r4, #0]
 8008572:	89a3      	ldrh	r3, [r4, #12]
 8008574:	f043 0308 	orr.w	r3, r3, #8
 8008578:	81a3      	strh	r3, [r4, #12]
 800857a:	6923      	ldr	r3, [r4, #16]
 800857c:	b94b      	cbnz	r3, 8008592 <__swsetup_r+0x9a>
 800857e:	89a3      	ldrh	r3, [r4, #12]
 8008580:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008584:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008588:	d003      	beq.n	8008592 <__swsetup_r+0x9a>
 800858a:	4621      	mov	r1, r4
 800858c:	4630      	mov	r0, r6
 800858e:	f000 fa01 	bl	8008994 <__smakebuf_r>
 8008592:	89a0      	ldrh	r0, [r4, #12]
 8008594:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008598:	f010 0301 	ands.w	r3, r0, #1
 800859c:	d00a      	beq.n	80085b4 <__swsetup_r+0xbc>
 800859e:	2300      	movs	r3, #0
 80085a0:	60a3      	str	r3, [r4, #8]
 80085a2:	6963      	ldr	r3, [r4, #20]
 80085a4:	425b      	negs	r3, r3
 80085a6:	61a3      	str	r3, [r4, #24]
 80085a8:	6923      	ldr	r3, [r4, #16]
 80085aa:	b943      	cbnz	r3, 80085be <__swsetup_r+0xc6>
 80085ac:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80085b0:	d1ba      	bne.n	8008528 <__swsetup_r+0x30>
 80085b2:	bd70      	pop	{r4, r5, r6, pc}
 80085b4:	0781      	lsls	r1, r0, #30
 80085b6:	bf58      	it	pl
 80085b8:	6963      	ldrpl	r3, [r4, #20]
 80085ba:	60a3      	str	r3, [r4, #8]
 80085bc:	e7f4      	b.n	80085a8 <__swsetup_r+0xb0>
 80085be:	2000      	movs	r0, #0
 80085c0:	e7f7      	b.n	80085b2 <__swsetup_r+0xba>
 80085c2:	bf00      	nop
 80085c4:	20000014 	.word	0x20000014
 80085c8:	08009908 	.word	0x08009908
 80085cc:	08009928 	.word	0x08009928
 80085d0:	080098e8 	.word	0x080098e8

080085d4 <__sflush_r>:
 80085d4:	898a      	ldrh	r2, [r1, #12]
 80085d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80085da:	4605      	mov	r5, r0
 80085dc:	0710      	lsls	r0, r2, #28
 80085de:	460c      	mov	r4, r1
 80085e0:	d458      	bmi.n	8008694 <__sflush_r+0xc0>
 80085e2:	684b      	ldr	r3, [r1, #4]
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	dc05      	bgt.n	80085f4 <__sflush_r+0x20>
 80085e8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80085ea:	2b00      	cmp	r3, #0
 80085ec:	dc02      	bgt.n	80085f4 <__sflush_r+0x20>
 80085ee:	2000      	movs	r0, #0
 80085f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80085f4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80085f6:	2e00      	cmp	r6, #0
 80085f8:	d0f9      	beq.n	80085ee <__sflush_r+0x1a>
 80085fa:	2300      	movs	r3, #0
 80085fc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008600:	682f      	ldr	r7, [r5, #0]
 8008602:	602b      	str	r3, [r5, #0]
 8008604:	d032      	beq.n	800866c <__sflush_r+0x98>
 8008606:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008608:	89a3      	ldrh	r3, [r4, #12]
 800860a:	075a      	lsls	r2, r3, #29
 800860c:	d505      	bpl.n	800861a <__sflush_r+0x46>
 800860e:	6863      	ldr	r3, [r4, #4]
 8008610:	1ac0      	subs	r0, r0, r3
 8008612:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008614:	b10b      	cbz	r3, 800861a <__sflush_r+0x46>
 8008616:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008618:	1ac0      	subs	r0, r0, r3
 800861a:	2300      	movs	r3, #0
 800861c:	4602      	mov	r2, r0
 800861e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008620:	6a21      	ldr	r1, [r4, #32]
 8008622:	4628      	mov	r0, r5
 8008624:	47b0      	blx	r6
 8008626:	1c43      	adds	r3, r0, #1
 8008628:	89a3      	ldrh	r3, [r4, #12]
 800862a:	d106      	bne.n	800863a <__sflush_r+0x66>
 800862c:	6829      	ldr	r1, [r5, #0]
 800862e:	291d      	cmp	r1, #29
 8008630:	d82c      	bhi.n	800868c <__sflush_r+0xb8>
 8008632:	4a2a      	ldr	r2, [pc, #168]	; (80086dc <__sflush_r+0x108>)
 8008634:	40ca      	lsrs	r2, r1
 8008636:	07d6      	lsls	r6, r2, #31
 8008638:	d528      	bpl.n	800868c <__sflush_r+0xb8>
 800863a:	2200      	movs	r2, #0
 800863c:	6062      	str	r2, [r4, #4]
 800863e:	04d9      	lsls	r1, r3, #19
 8008640:	6922      	ldr	r2, [r4, #16]
 8008642:	6022      	str	r2, [r4, #0]
 8008644:	d504      	bpl.n	8008650 <__sflush_r+0x7c>
 8008646:	1c42      	adds	r2, r0, #1
 8008648:	d101      	bne.n	800864e <__sflush_r+0x7a>
 800864a:	682b      	ldr	r3, [r5, #0]
 800864c:	b903      	cbnz	r3, 8008650 <__sflush_r+0x7c>
 800864e:	6560      	str	r0, [r4, #84]	; 0x54
 8008650:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008652:	602f      	str	r7, [r5, #0]
 8008654:	2900      	cmp	r1, #0
 8008656:	d0ca      	beq.n	80085ee <__sflush_r+0x1a>
 8008658:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800865c:	4299      	cmp	r1, r3
 800865e:	d002      	beq.n	8008666 <__sflush_r+0x92>
 8008660:	4628      	mov	r0, r5
 8008662:	f000 f9d7 	bl	8008a14 <_free_r>
 8008666:	2000      	movs	r0, #0
 8008668:	6360      	str	r0, [r4, #52]	; 0x34
 800866a:	e7c1      	b.n	80085f0 <__sflush_r+0x1c>
 800866c:	6a21      	ldr	r1, [r4, #32]
 800866e:	2301      	movs	r3, #1
 8008670:	4628      	mov	r0, r5
 8008672:	47b0      	blx	r6
 8008674:	1c41      	adds	r1, r0, #1
 8008676:	d1c7      	bne.n	8008608 <__sflush_r+0x34>
 8008678:	682b      	ldr	r3, [r5, #0]
 800867a:	2b00      	cmp	r3, #0
 800867c:	d0c4      	beq.n	8008608 <__sflush_r+0x34>
 800867e:	2b1d      	cmp	r3, #29
 8008680:	d001      	beq.n	8008686 <__sflush_r+0xb2>
 8008682:	2b16      	cmp	r3, #22
 8008684:	d101      	bne.n	800868a <__sflush_r+0xb6>
 8008686:	602f      	str	r7, [r5, #0]
 8008688:	e7b1      	b.n	80085ee <__sflush_r+0x1a>
 800868a:	89a3      	ldrh	r3, [r4, #12]
 800868c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008690:	81a3      	strh	r3, [r4, #12]
 8008692:	e7ad      	b.n	80085f0 <__sflush_r+0x1c>
 8008694:	690f      	ldr	r7, [r1, #16]
 8008696:	2f00      	cmp	r7, #0
 8008698:	d0a9      	beq.n	80085ee <__sflush_r+0x1a>
 800869a:	0793      	lsls	r3, r2, #30
 800869c:	680e      	ldr	r6, [r1, #0]
 800869e:	bf08      	it	eq
 80086a0:	694b      	ldreq	r3, [r1, #20]
 80086a2:	600f      	str	r7, [r1, #0]
 80086a4:	bf18      	it	ne
 80086a6:	2300      	movne	r3, #0
 80086a8:	eba6 0807 	sub.w	r8, r6, r7
 80086ac:	608b      	str	r3, [r1, #8]
 80086ae:	f1b8 0f00 	cmp.w	r8, #0
 80086b2:	dd9c      	ble.n	80085ee <__sflush_r+0x1a>
 80086b4:	6a21      	ldr	r1, [r4, #32]
 80086b6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80086b8:	4643      	mov	r3, r8
 80086ba:	463a      	mov	r2, r7
 80086bc:	4628      	mov	r0, r5
 80086be:	47b0      	blx	r6
 80086c0:	2800      	cmp	r0, #0
 80086c2:	dc06      	bgt.n	80086d2 <__sflush_r+0xfe>
 80086c4:	89a3      	ldrh	r3, [r4, #12]
 80086c6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80086ca:	81a3      	strh	r3, [r4, #12]
 80086cc:	f04f 30ff 	mov.w	r0, #4294967295
 80086d0:	e78e      	b.n	80085f0 <__sflush_r+0x1c>
 80086d2:	4407      	add	r7, r0
 80086d4:	eba8 0800 	sub.w	r8, r8, r0
 80086d8:	e7e9      	b.n	80086ae <__sflush_r+0xda>
 80086da:	bf00      	nop
 80086dc:	20400001 	.word	0x20400001

080086e0 <_fflush_r>:
 80086e0:	b538      	push	{r3, r4, r5, lr}
 80086e2:	690b      	ldr	r3, [r1, #16]
 80086e4:	4605      	mov	r5, r0
 80086e6:	460c      	mov	r4, r1
 80086e8:	b913      	cbnz	r3, 80086f0 <_fflush_r+0x10>
 80086ea:	2500      	movs	r5, #0
 80086ec:	4628      	mov	r0, r5
 80086ee:	bd38      	pop	{r3, r4, r5, pc}
 80086f0:	b118      	cbz	r0, 80086fa <_fflush_r+0x1a>
 80086f2:	6983      	ldr	r3, [r0, #24]
 80086f4:	b90b      	cbnz	r3, 80086fa <_fflush_r+0x1a>
 80086f6:	f000 f887 	bl	8008808 <__sinit>
 80086fa:	4b14      	ldr	r3, [pc, #80]	; (800874c <_fflush_r+0x6c>)
 80086fc:	429c      	cmp	r4, r3
 80086fe:	d11b      	bne.n	8008738 <_fflush_r+0x58>
 8008700:	686c      	ldr	r4, [r5, #4]
 8008702:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008706:	2b00      	cmp	r3, #0
 8008708:	d0ef      	beq.n	80086ea <_fflush_r+0xa>
 800870a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800870c:	07d0      	lsls	r0, r2, #31
 800870e:	d404      	bmi.n	800871a <_fflush_r+0x3a>
 8008710:	0599      	lsls	r1, r3, #22
 8008712:	d402      	bmi.n	800871a <_fflush_r+0x3a>
 8008714:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008716:	f000 f915 	bl	8008944 <__retarget_lock_acquire_recursive>
 800871a:	4628      	mov	r0, r5
 800871c:	4621      	mov	r1, r4
 800871e:	f7ff ff59 	bl	80085d4 <__sflush_r>
 8008722:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008724:	07da      	lsls	r2, r3, #31
 8008726:	4605      	mov	r5, r0
 8008728:	d4e0      	bmi.n	80086ec <_fflush_r+0xc>
 800872a:	89a3      	ldrh	r3, [r4, #12]
 800872c:	059b      	lsls	r3, r3, #22
 800872e:	d4dd      	bmi.n	80086ec <_fflush_r+0xc>
 8008730:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008732:	f000 f908 	bl	8008946 <__retarget_lock_release_recursive>
 8008736:	e7d9      	b.n	80086ec <_fflush_r+0xc>
 8008738:	4b05      	ldr	r3, [pc, #20]	; (8008750 <_fflush_r+0x70>)
 800873a:	429c      	cmp	r4, r3
 800873c:	d101      	bne.n	8008742 <_fflush_r+0x62>
 800873e:	68ac      	ldr	r4, [r5, #8]
 8008740:	e7df      	b.n	8008702 <_fflush_r+0x22>
 8008742:	4b04      	ldr	r3, [pc, #16]	; (8008754 <_fflush_r+0x74>)
 8008744:	429c      	cmp	r4, r3
 8008746:	bf08      	it	eq
 8008748:	68ec      	ldreq	r4, [r5, #12]
 800874a:	e7da      	b.n	8008702 <_fflush_r+0x22>
 800874c:	08009908 	.word	0x08009908
 8008750:	08009928 	.word	0x08009928
 8008754:	080098e8 	.word	0x080098e8

08008758 <std>:
 8008758:	2300      	movs	r3, #0
 800875a:	b510      	push	{r4, lr}
 800875c:	4604      	mov	r4, r0
 800875e:	e9c0 3300 	strd	r3, r3, [r0]
 8008762:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008766:	6083      	str	r3, [r0, #8]
 8008768:	8181      	strh	r1, [r0, #12]
 800876a:	6643      	str	r3, [r0, #100]	; 0x64
 800876c:	81c2      	strh	r2, [r0, #14]
 800876e:	6183      	str	r3, [r0, #24]
 8008770:	4619      	mov	r1, r3
 8008772:	2208      	movs	r2, #8
 8008774:	305c      	adds	r0, #92	; 0x5c
 8008776:	f7ff fd17 	bl	80081a8 <memset>
 800877a:	4b05      	ldr	r3, [pc, #20]	; (8008790 <std+0x38>)
 800877c:	6263      	str	r3, [r4, #36]	; 0x24
 800877e:	4b05      	ldr	r3, [pc, #20]	; (8008794 <std+0x3c>)
 8008780:	62a3      	str	r3, [r4, #40]	; 0x28
 8008782:	4b05      	ldr	r3, [pc, #20]	; (8008798 <std+0x40>)
 8008784:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008786:	4b05      	ldr	r3, [pc, #20]	; (800879c <std+0x44>)
 8008788:	6224      	str	r4, [r4, #32]
 800878a:	6323      	str	r3, [r4, #48]	; 0x30
 800878c:	bd10      	pop	{r4, pc}
 800878e:	bf00      	nop
 8008790:	08009489 	.word	0x08009489
 8008794:	080094ab 	.word	0x080094ab
 8008798:	080094e3 	.word	0x080094e3
 800879c:	08009507 	.word	0x08009507

080087a0 <_cleanup_r>:
 80087a0:	4901      	ldr	r1, [pc, #4]	; (80087a8 <_cleanup_r+0x8>)
 80087a2:	f000 b8af 	b.w	8008904 <_fwalk_reent>
 80087a6:	bf00      	nop
 80087a8:	080086e1 	.word	0x080086e1

080087ac <__sfmoreglue>:
 80087ac:	b570      	push	{r4, r5, r6, lr}
 80087ae:	2268      	movs	r2, #104	; 0x68
 80087b0:	1e4d      	subs	r5, r1, #1
 80087b2:	4355      	muls	r5, r2
 80087b4:	460e      	mov	r6, r1
 80087b6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80087ba:	f000 f997 	bl	8008aec <_malloc_r>
 80087be:	4604      	mov	r4, r0
 80087c0:	b140      	cbz	r0, 80087d4 <__sfmoreglue+0x28>
 80087c2:	2100      	movs	r1, #0
 80087c4:	e9c0 1600 	strd	r1, r6, [r0]
 80087c8:	300c      	adds	r0, #12
 80087ca:	60a0      	str	r0, [r4, #8]
 80087cc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80087d0:	f7ff fcea 	bl	80081a8 <memset>
 80087d4:	4620      	mov	r0, r4
 80087d6:	bd70      	pop	{r4, r5, r6, pc}

080087d8 <__sfp_lock_acquire>:
 80087d8:	4801      	ldr	r0, [pc, #4]	; (80087e0 <__sfp_lock_acquire+0x8>)
 80087da:	f000 b8b3 	b.w	8008944 <__retarget_lock_acquire_recursive>
 80087de:	bf00      	nop
 80087e0:	20000aad 	.word	0x20000aad

080087e4 <__sfp_lock_release>:
 80087e4:	4801      	ldr	r0, [pc, #4]	; (80087ec <__sfp_lock_release+0x8>)
 80087e6:	f000 b8ae 	b.w	8008946 <__retarget_lock_release_recursive>
 80087ea:	bf00      	nop
 80087ec:	20000aad 	.word	0x20000aad

080087f0 <__sinit_lock_acquire>:
 80087f0:	4801      	ldr	r0, [pc, #4]	; (80087f8 <__sinit_lock_acquire+0x8>)
 80087f2:	f000 b8a7 	b.w	8008944 <__retarget_lock_acquire_recursive>
 80087f6:	bf00      	nop
 80087f8:	20000aae 	.word	0x20000aae

080087fc <__sinit_lock_release>:
 80087fc:	4801      	ldr	r0, [pc, #4]	; (8008804 <__sinit_lock_release+0x8>)
 80087fe:	f000 b8a2 	b.w	8008946 <__retarget_lock_release_recursive>
 8008802:	bf00      	nop
 8008804:	20000aae 	.word	0x20000aae

08008808 <__sinit>:
 8008808:	b510      	push	{r4, lr}
 800880a:	4604      	mov	r4, r0
 800880c:	f7ff fff0 	bl	80087f0 <__sinit_lock_acquire>
 8008810:	69a3      	ldr	r3, [r4, #24]
 8008812:	b11b      	cbz	r3, 800881c <__sinit+0x14>
 8008814:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008818:	f7ff bff0 	b.w	80087fc <__sinit_lock_release>
 800881c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008820:	6523      	str	r3, [r4, #80]	; 0x50
 8008822:	4b13      	ldr	r3, [pc, #76]	; (8008870 <__sinit+0x68>)
 8008824:	4a13      	ldr	r2, [pc, #76]	; (8008874 <__sinit+0x6c>)
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	62a2      	str	r2, [r4, #40]	; 0x28
 800882a:	42a3      	cmp	r3, r4
 800882c:	bf04      	itt	eq
 800882e:	2301      	moveq	r3, #1
 8008830:	61a3      	streq	r3, [r4, #24]
 8008832:	4620      	mov	r0, r4
 8008834:	f000 f820 	bl	8008878 <__sfp>
 8008838:	6060      	str	r0, [r4, #4]
 800883a:	4620      	mov	r0, r4
 800883c:	f000 f81c 	bl	8008878 <__sfp>
 8008840:	60a0      	str	r0, [r4, #8]
 8008842:	4620      	mov	r0, r4
 8008844:	f000 f818 	bl	8008878 <__sfp>
 8008848:	2200      	movs	r2, #0
 800884a:	60e0      	str	r0, [r4, #12]
 800884c:	2104      	movs	r1, #4
 800884e:	6860      	ldr	r0, [r4, #4]
 8008850:	f7ff ff82 	bl	8008758 <std>
 8008854:	68a0      	ldr	r0, [r4, #8]
 8008856:	2201      	movs	r2, #1
 8008858:	2109      	movs	r1, #9
 800885a:	f7ff ff7d 	bl	8008758 <std>
 800885e:	68e0      	ldr	r0, [r4, #12]
 8008860:	2202      	movs	r2, #2
 8008862:	2112      	movs	r1, #18
 8008864:	f7ff ff78 	bl	8008758 <std>
 8008868:	2301      	movs	r3, #1
 800886a:	61a3      	str	r3, [r4, #24]
 800886c:	e7d2      	b.n	8008814 <__sinit+0xc>
 800886e:	bf00      	nop
 8008870:	080097e0 	.word	0x080097e0
 8008874:	080087a1 	.word	0x080087a1

08008878 <__sfp>:
 8008878:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800887a:	4607      	mov	r7, r0
 800887c:	f7ff ffac 	bl	80087d8 <__sfp_lock_acquire>
 8008880:	4b1e      	ldr	r3, [pc, #120]	; (80088fc <__sfp+0x84>)
 8008882:	681e      	ldr	r6, [r3, #0]
 8008884:	69b3      	ldr	r3, [r6, #24]
 8008886:	b913      	cbnz	r3, 800888e <__sfp+0x16>
 8008888:	4630      	mov	r0, r6
 800888a:	f7ff ffbd 	bl	8008808 <__sinit>
 800888e:	3648      	adds	r6, #72	; 0x48
 8008890:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008894:	3b01      	subs	r3, #1
 8008896:	d503      	bpl.n	80088a0 <__sfp+0x28>
 8008898:	6833      	ldr	r3, [r6, #0]
 800889a:	b30b      	cbz	r3, 80088e0 <__sfp+0x68>
 800889c:	6836      	ldr	r6, [r6, #0]
 800889e:	e7f7      	b.n	8008890 <__sfp+0x18>
 80088a0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80088a4:	b9d5      	cbnz	r5, 80088dc <__sfp+0x64>
 80088a6:	4b16      	ldr	r3, [pc, #88]	; (8008900 <__sfp+0x88>)
 80088a8:	60e3      	str	r3, [r4, #12]
 80088aa:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80088ae:	6665      	str	r5, [r4, #100]	; 0x64
 80088b0:	f000 f847 	bl	8008942 <__retarget_lock_init_recursive>
 80088b4:	f7ff ff96 	bl	80087e4 <__sfp_lock_release>
 80088b8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80088bc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80088c0:	6025      	str	r5, [r4, #0]
 80088c2:	61a5      	str	r5, [r4, #24]
 80088c4:	2208      	movs	r2, #8
 80088c6:	4629      	mov	r1, r5
 80088c8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80088cc:	f7ff fc6c 	bl	80081a8 <memset>
 80088d0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80088d4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80088d8:	4620      	mov	r0, r4
 80088da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80088dc:	3468      	adds	r4, #104	; 0x68
 80088de:	e7d9      	b.n	8008894 <__sfp+0x1c>
 80088e0:	2104      	movs	r1, #4
 80088e2:	4638      	mov	r0, r7
 80088e4:	f7ff ff62 	bl	80087ac <__sfmoreglue>
 80088e8:	4604      	mov	r4, r0
 80088ea:	6030      	str	r0, [r6, #0]
 80088ec:	2800      	cmp	r0, #0
 80088ee:	d1d5      	bne.n	800889c <__sfp+0x24>
 80088f0:	f7ff ff78 	bl	80087e4 <__sfp_lock_release>
 80088f4:	230c      	movs	r3, #12
 80088f6:	603b      	str	r3, [r7, #0]
 80088f8:	e7ee      	b.n	80088d8 <__sfp+0x60>
 80088fa:	bf00      	nop
 80088fc:	080097e0 	.word	0x080097e0
 8008900:	ffff0001 	.word	0xffff0001

08008904 <_fwalk_reent>:
 8008904:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008908:	4606      	mov	r6, r0
 800890a:	4688      	mov	r8, r1
 800890c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008910:	2700      	movs	r7, #0
 8008912:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008916:	f1b9 0901 	subs.w	r9, r9, #1
 800891a:	d505      	bpl.n	8008928 <_fwalk_reent+0x24>
 800891c:	6824      	ldr	r4, [r4, #0]
 800891e:	2c00      	cmp	r4, #0
 8008920:	d1f7      	bne.n	8008912 <_fwalk_reent+0xe>
 8008922:	4638      	mov	r0, r7
 8008924:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008928:	89ab      	ldrh	r3, [r5, #12]
 800892a:	2b01      	cmp	r3, #1
 800892c:	d907      	bls.n	800893e <_fwalk_reent+0x3a>
 800892e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008932:	3301      	adds	r3, #1
 8008934:	d003      	beq.n	800893e <_fwalk_reent+0x3a>
 8008936:	4629      	mov	r1, r5
 8008938:	4630      	mov	r0, r6
 800893a:	47c0      	blx	r8
 800893c:	4307      	orrs	r7, r0
 800893e:	3568      	adds	r5, #104	; 0x68
 8008940:	e7e9      	b.n	8008916 <_fwalk_reent+0x12>

08008942 <__retarget_lock_init_recursive>:
 8008942:	4770      	bx	lr

08008944 <__retarget_lock_acquire_recursive>:
 8008944:	4770      	bx	lr

08008946 <__retarget_lock_release_recursive>:
 8008946:	4770      	bx	lr

08008948 <__swhatbuf_r>:
 8008948:	b570      	push	{r4, r5, r6, lr}
 800894a:	460e      	mov	r6, r1
 800894c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008950:	2900      	cmp	r1, #0
 8008952:	b096      	sub	sp, #88	; 0x58
 8008954:	4614      	mov	r4, r2
 8008956:	461d      	mov	r5, r3
 8008958:	da08      	bge.n	800896c <__swhatbuf_r+0x24>
 800895a:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800895e:	2200      	movs	r2, #0
 8008960:	602a      	str	r2, [r5, #0]
 8008962:	061a      	lsls	r2, r3, #24
 8008964:	d410      	bmi.n	8008988 <__swhatbuf_r+0x40>
 8008966:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800896a:	e00e      	b.n	800898a <__swhatbuf_r+0x42>
 800896c:	466a      	mov	r2, sp
 800896e:	f000 fdf1 	bl	8009554 <_fstat_r>
 8008972:	2800      	cmp	r0, #0
 8008974:	dbf1      	blt.n	800895a <__swhatbuf_r+0x12>
 8008976:	9a01      	ldr	r2, [sp, #4]
 8008978:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800897c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008980:	425a      	negs	r2, r3
 8008982:	415a      	adcs	r2, r3
 8008984:	602a      	str	r2, [r5, #0]
 8008986:	e7ee      	b.n	8008966 <__swhatbuf_r+0x1e>
 8008988:	2340      	movs	r3, #64	; 0x40
 800898a:	2000      	movs	r0, #0
 800898c:	6023      	str	r3, [r4, #0]
 800898e:	b016      	add	sp, #88	; 0x58
 8008990:	bd70      	pop	{r4, r5, r6, pc}
	...

08008994 <__smakebuf_r>:
 8008994:	898b      	ldrh	r3, [r1, #12]
 8008996:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008998:	079d      	lsls	r5, r3, #30
 800899a:	4606      	mov	r6, r0
 800899c:	460c      	mov	r4, r1
 800899e:	d507      	bpl.n	80089b0 <__smakebuf_r+0x1c>
 80089a0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80089a4:	6023      	str	r3, [r4, #0]
 80089a6:	6123      	str	r3, [r4, #16]
 80089a8:	2301      	movs	r3, #1
 80089aa:	6163      	str	r3, [r4, #20]
 80089ac:	b002      	add	sp, #8
 80089ae:	bd70      	pop	{r4, r5, r6, pc}
 80089b0:	ab01      	add	r3, sp, #4
 80089b2:	466a      	mov	r2, sp
 80089b4:	f7ff ffc8 	bl	8008948 <__swhatbuf_r>
 80089b8:	9900      	ldr	r1, [sp, #0]
 80089ba:	4605      	mov	r5, r0
 80089bc:	4630      	mov	r0, r6
 80089be:	f000 f895 	bl	8008aec <_malloc_r>
 80089c2:	b948      	cbnz	r0, 80089d8 <__smakebuf_r+0x44>
 80089c4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80089c8:	059a      	lsls	r2, r3, #22
 80089ca:	d4ef      	bmi.n	80089ac <__smakebuf_r+0x18>
 80089cc:	f023 0303 	bic.w	r3, r3, #3
 80089d0:	f043 0302 	orr.w	r3, r3, #2
 80089d4:	81a3      	strh	r3, [r4, #12]
 80089d6:	e7e3      	b.n	80089a0 <__smakebuf_r+0xc>
 80089d8:	4b0d      	ldr	r3, [pc, #52]	; (8008a10 <__smakebuf_r+0x7c>)
 80089da:	62b3      	str	r3, [r6, #40]	; 0x28
 80089dc:	89a3      	ldrh	r3, [r4, #12]
 80089de:	6020      	str	r0, [r4, #0]
 80089e0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80089e4:	81a3      	strh	r3, [r4, #12]
 80089e6:	9b00      	ldr	r3, [sp, #0]
 80089e8:	6163      	str	r3, [r4, #20]
 80089ea:	9b01      	ldr	r3, [sp, #4]
 80089ec:	6120      	str	r0, [r4, #16]
 80089ee:	b15b      	cbz	r3, 8008a08 <__smakebuf_r+0x74>
 80089f0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80089f4:	4630      	mov	r0, r6
 80089f6:	f000 fdbf 	bl	8009578 <_isatty_r>
 80089fa:	b128      	cbz	r0, 8008a08 <__smakebuf_r+0x74>
 80089fc:	89a3      	ldrh	r3, [r4, #12]
 80089fe:	f023 0303 	bic.w	r3, r3, #3
 8008a02:	f043 0301 	orr.w	r3, r3, #1
 8008a06:	81a3      	strh	r3, [r4, #12]
 8008a08:	89a0      	ldrh	r0, [r4, #12]
 8008a0a:	4305      	orrs	r5, r0
 8008a0c:	81a5      	strh	r5, [r4, #12]
 8008a0e:	e7cd      	b.n	80089ac <__smakebuf_r+0x18>
 8008a10:	080087a1 	.word	0x080087a1

08008a14 <_free_r>:
 8008a14:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008a16:	2900      	cmp	r1, #0
 8008a18:	d044      	beq.n	8008aa4 <_free_r+0x90>
 8008a1a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008a1e:	9001      	str	r0, [sp, #4]
 8008a20:	2b00      	cmp	r3, #0
 8008a22:	f1a1 0404 	sub.w	r4, r1, #4
 8008a26:	bfb8      	it	lt
 8008a28:	18e4      	addlt	r4, r4, r3
 8008a2a:	f000 fdef 	bl	800960c <__malloc_lock>
 8008a2e:	4a1e      	ldr	r2, [pc, #120]	; (8008aa8 <_free_r+0x94>)
 8008a30:	9801      	ldr	r0, [sp, #4]
 8008a32:	6813      	ldr	r3, [r2, #0]
 8008a34:	b933      	cbnz	r3, 8008a44 <_free_r+0x30>
 8008a36:	6063      	str	r3, [r4, #4]
 8008a38:	6014      	str	r4, [r2, #0]
 8008a3a:	b003      	add	sp, #12
 8008a3c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008a40:	f000 bdea 	b.w	8009618 <__malloc_unlock>
 8008a44:	42a3      	cmp	r3, r4
 8008a46:	d908      	bls.n	8008a5a <_free_r+0x46>
 8008a48:	6825      	ldr	r5, [r4, #0]
 8008a4a:	1961      	adds	r1, r4, r5
 8008a4c:	428b      	cmp	r3, r1
 8008a4e:	bf01      	itttt	eq
 8008a50:	6819      	ldreq	r1, [r3, #0]
 8008a52:	685b      	ldreq	r3, [r3, #4]
 8008a54:	1949      	addeq	r1, r1, r5
 8008a56:	6021      	streq	r1, [r4, #0]
 8008a58:	e7ed      	b.n	8008a36 <_free_r+0x22>
 8008a5a:	461a      	mov	r2, r3
 8008a5c:	685b      	ldr	r3, [r3, #4]
 8008a5e:	b10b      	cbz	r3, 8008a64 <_free_r+0x50>
 8008a60:	42a3      	cmp	r3, r4
 8008a62:	d9fa      	bls.n	8008a5a <_free_r+0x46>
 8008a64:	6811      	ldr	r1, [r2, #0]
 8008a66:	1855      	adds	r5, r2, r1
 8008a68:	42a5      	cmp	r5, r4
 8008a6a:	d10b      	bne.n	8008a84 <_free_r+0x70>
 8008a6c:	6824      	ldr	r4, [r4, #0]
 8008a6e:	4421      	add	r1, r4
 8008a70:	1854      	adds	r4, r2, r1
 8008a72:	42a3      	cmp	r3, r4
 8008a74:	6011      	str	r1, [r2, #0]
 8008a76:	d1e0      	bne.n	8008a3a <_free_r+0x26>
 8008a78:	681c      	ldr	r4, [r3, #0]
 8008a7a:	685b      	ldr	r3, [r3, #4]
 8008a7c:	6053      	str	r3, [r2, #4]
 8008a7e:	4421      	add	r1, r4
 8008a80:	6011      	str	r1, [r2, #0]
 8008a82:	e7da      	b.n	8008a3a <_free_r+0x26>
 8008a84:	d902      	bls.n	8008a8c <_free_r+0x78>
 8008a86:	230c      	movs	r3, #12
 8008a88:	6003      	str	r3, [r0, #0]
 8008a8a:	e7d6      	b.n	8008a3a <_free_r+0x26>
 8008a8c:	6825      	ldr	r5, [r4, #0]
 8008a8e:	1961      	adds	r1, r4, r5
 8008a90:	428b      	cmp	r3, r1
 8008a92:	bf04      	itt	eq
 8008a94:	6819      	ldreq	r1, [r3, #0]
 8008a96:	685b      	ldreq	r3, [r3, #4]
 8008a98:	6063      	str	r3, [r4, #4]
 8008a9a:	bf04      	itt	eq
 8008a9c:	1949      	addeq	r1, r1, r5
 8008a9e:	6021      	streq	r1, [r4, #0]
 8008aa0:	6054      	str	r4, [r2, #4]
 8008aa2:	e7ca      	b.n	8008a3a <_free_r+0x26>
 8008aa4:	b003      	add	sp, #12
 8008aa6:	bd30      	pop	{r4, r5, pc}
 8008aa8:	20000ab0 	.word	0x20000ab0

08008aac <sbrk_aligned>:
 8008aac:	b570      	push	{r4, r5, r6, lr}
 8008aae:	4e0e      	ldr	r6, [pc, #56]	; (8008ae8 <sbrk_aligned+0x3c>)
 8008ab0:	460c      	mov	r4, r1
 8008ab2:	6831      	ldr	r1, [r6, #0]
 8008ab4:	4605      	mov	r5, r0
 8008ab6:	b911      	cbnz	r1, 8008abe <sbrk_aligned+0x12>
 8008ab8:	f000 fcd6 	bl	8009468 <_sbrk_r>
 8008abc:	6030      	str	r0, [r6, #0]
 8008abe:	4621      	mov	r1, r4
 8008ac0:	4628      	mov	r0, r5
 8008ac2:	f000 fcd1 	bl	8009468 <_sbrk_r>
 8008ac6:	1c43      	adds	r3, r0, #1
 8008ac8:	d00a      	beq.n	8008ae0 <sbrk_aligned+0x34>
 8008aca:	1cc4      	adds	r4, r0, #3
 8008acc:	f024 0403 	bic.w	r4, r4, #3
 8008ad0:	42a0      	cmp	r0, r4
 8008ad2:	d007      	beq.n	8008ae4 <sbrk_aligned+0x38>
 8008ad4:	1a21      	subs	r1, r4, r0
 8008ad6:	4628      	mov	r0, r5
 8008ad8:	f000 fcc6 	bl	8009468 <_sbrk_r>
 8008adc:	3001      	adds	r0, #1
 8008ade:	d101      	bne.n	8008ae4 <sbrk_aligned+0x38>
 8008ae0:	f04f 34ff 	mov.w	r4, #4294967295
 8008ae4:	4620      	mov	r0, r4
 8008ae6:	bd70      	pop	{r4, r5, r6, pc}
 8008ae8:	20000ab4 	.word	0x20000ab4

08008aec <_malloc_r>:
 8008aec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008af0:	1ccd      	adds	r5, r1, #3
 8008af2:	f025 0503 	bic.w	r5, r5, #3
 8008af6:	3508      	adds	r5, #8
 8008af8:	2d0c      	cmp	r5, #12
 8008afa:	bf38      	it	cc
 8008afc:	250c      	movcc	r5, #12
 8008afe:	2d00      	cmp	r5, #0
 8008b00:	4607      	mov	r7, r0
 8008b02:	db01      	blt.n	8008b08 <_malloc_r+0x1c>
 8008b04:	42a9      	cmp	r1, r5
 8008b06:	d905      	bls.n	8008b14 <_malloc_r+0x28>
 8008b08:	230c      	movs	r3, #12
 8008b0a:	603b      	str	r3, [r7, #0]
 8008b0c:	2600      	movs	r6, #0
 8008b0e:	4630      	mov	r0, r6
 8008b10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008b14:	4e2e      	ldr	r6, [pc, #184]	; (8008bd0 <_malloc_r+0xe4>)
 8008b16:	f000 fd79 	bl	800960c <__malloc_lock>
 8008b1a:	6833      	ldr	r3, [r6, #0]
 8008b1c:	461c      	mov	r4, r3
 8008b1e:	bb34      	cbnz	r4, 8008b6e <_malloc_r+0x82>
 8008b20:	4629      	mov	r1, r5
 8008b22:	4638      	mov	r0, r7
 8008b24:	f7ff ffc2 	bl	8008aac <sbrk_aligned>
 8008b28:	1c43      	adds	r3, r0, #1
 8008b2a:	4604      	mov	r4, r0
 8008b2c:	d14d      	bne.n	8008bca <_malloc_r+0xde>
 8008b2e:	6834      	ldr	r4, [r6, #0]
 8008b30:	4626      	mov	r6, r4
 8008b32:	2e00      	cmp	r6, #0
 8008b34:	d140      	bne.n	8008bb8 <_malloc_r+0xcc>
 8008b36:	6823      	ldr	r3, [r4, #0]
 8008b38:	4631      	mov	r1, r6
 8008b3a:	4638      	mov	r0, r7
 8008b3c:	eb04 0803 	add.w	r8, r4, r3
 8008b40:	f000 fc92 	bl	8009468 <_sbrk_r>
 8008b44:	4580      	cmp	r8, r0
 8008b46:	d13a      	bne.n	8008bbe <_malloc_r+0xd2>
 8008b48:	6821      	ldr	r1, [r4, #0]
 8008b4a:	3503      	adds	r5, #3
 8008b4c:	1a6d      	subs	r5, r5, r1
 8008b4e:	f025 0503 	bic.w	r5, r5, #3
 8008b52:	3508      	adds	r5, #8
 8008b54:	2d0c      	cmp	r5, #12
 8008b56:	bf38      	it	cc
 8008b58:	250c      	movcc	r5, #12
 8008b5a:	4629      	mov	r1, r5
 8008b5c:	4638      	mov	r0, r7
 8008b5e:	f7ff ffa5 	bl	8008aac <sbrk_aligned>
 8008b62:	3001      	adds	r0, #1
 8008b64:	d02b      	beq.n	8008bbe <_malloc_r+0xd2>
 8008b66:	6823      	ldr	r3, [r4, #0]
 8008b68:	442b      	add	r3, r5
 8008b6a:	6023      	str	r3, [r4, #0]
 8008b6c:	e00e      	b.n	8008b8c <_malloc_r+0xa0>
 8008b6e:	6822      	ldr	r2, [r4, #0]
 8008b70:	1b52      	subs	r2, r2, r5
 8008b72:	d41e      	bmi.n	8008bb2 <_malloc_r+0xc6>
 8008b74:	2a0b      	cmp	r2, #11
 8008b76:	d916      	bls.n	8008ba6 <_malloc_r+0xba>
 8008b78:	1961      	adds	r1, r4, r5
 8008b7a:	42a3      	cmp	r3, r4
 8008b7c:	6025      	str	r5, [r4, #0]
 8008b7e:	bf18      	it	ne
 8008b80:	6059      	strne	r1, [r3, #4]
 8008b82:	6863      	ldr	r3, [r4, #4]
 8008b84:	bf08      	it	eq
 8008b86:	6031      	streq	r1, [r6, #0]
 8008b88:	5162      	str	r2, [r4, r5]
 8008b8a:	604b      	str	r3, [r1, #4]
 8008b8c:	4638      	mov	r0, r7
 8008b8e:	f104 060b 	add.w	r6, r4, #11
 8008b92:	f000 fd41 	bl	8009618 <__malloc_unlock>
 8008b96:	f026 0607 	bic.w	r6, r6, #7
 8008b9a:	1d23      	adds	r3, r4, #4
 8008b9c:	1af2      	subs	r2, r6, r3
 8008b9e:	d0b6      	beq.n	8008b0e <_malloc_r+0x22>
 8008ba0:	1b9b      	subs	r3, r3, r6
 8008ba2:	50a3      	str	r3, [r4, r2]
 8008ba4:	e7b3      	b.n	8008b0e <_malloc_r+0x22>
 8008ba6:	6862      	ldr	r2, [r4, #4]
 8008ba8:	42a3      	cmp	r3, r4
 8008baa:	bf0c      	ite	eq
 8008bac:	6032      	streq	r2, [r6, #0]
 8008bae:	605a      	strne	r2, [r3, #4]
 8008bb0:	e7ec      	b.n	8008b8c <_malloc_r+0xa0>
 8008bb2:	4623      	mov	r3, r4
 8008bb4:	6864      	ldr	r4, [r4, #4]
 8008bb6:	e7b2      	b.n	8008b1e <_malloc_r+0x32>
 8008bb8:	4634      	mov	r4, r6
 8008bba:	6876      	ldr	r6, [r6, #4]
 8008bbc:	e7b9      	b.n	8008b32 <_malloc_r+0x46>
 8008bbe:	230c      	movs	r3, #12
 8008bc0:	603b      	str	r3, [r7, #0]
 8008bc2:	4638      	mov	r0, r7
 8008bc4:	f000 fd28 	bl	8009618 <__malloc_unlock>
 8008bc8:	e7a1      	b.n	8008b0e <_malloc_r+0x22>
 8008bca:	6025      	str	r5, [r4, #0]
 8008bcc:	e7de      	b.n	8008b8c <_malloc_r+0xa0>
 8008bce:	bf00      	nop
 8008bd0:	20000ab0 	.word	0x20000ab0

08008bd4 <__ssputs_r>:
 8008bd4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008bd8:	688e      	ldr	r6, [r1, #8]
 8008bda:	429e      	cmp	r6, r3
 8008bdc:	4682      	mov	sl, r0
 8008bde:	460c      	mov	r4, r1
 8008be0:	4690      	mov	r8, r2
 8008be2:	461f      	mov	r7, r3
 8008be4:	d838      	bhi.n	8008c58 <__ssputs_r+0x84>
 8008be6:	898a      	ldrh	r2, [r1, #12]
 8008be8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008bec:	d032      	beq.n	8008c54 <__ssputs_r+0x80>
 8008bee:	6825      	ldr	r5, [r4, #0]
 8008bf0:	6909      	ldr	r1, [r1, #16]
 8008bf2:	eba5 0901 	sub.w	r9, r5, r1
 8008bf6:	6965      	ldr	r5, [r4, #20]
 8008bf8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008bfc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008c00:	3301      	adds	r3, #1
 8008c02:	444b      	add	r3, r9
 8008c04:	106d      	asrs	r5, r5, #1
 8008c06:	429d      	cmp	r5, r3
 8008c08:	bf38      	it	cc
 8008c0a:	461d      	movcc	r5, r3
 8008c0c:	0553      	lsls	r3, r2, #21
 8008c0e:	d531      	bpl.n	8008c74 <__ssputs_r+0xa0>
 8008c10:	4629      	mov	r1, r5
 8008c12:	f7ff ff6b 	bl	8008aec <_malloc_r>
 8008c16:	4606      	mov	r6, r0
 8008c18:	b950      	cbnz	r0, 8008c30 <__ssputs_r+0x5c>
 8008c1a:	230c      	movs	r3, #12
 8008c1c:	f8ca 3000 	str.w	r3, [sl]
 8008c20:	89a3      	ldrh	r3, [r4, #12]
 8008c22:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008c26:	81a3      	strh	r3, [r4, #12]
 8008c28:	f04f 30ff 	mov.w	r0, #4294967295
 8008c2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c30:	6921      	ldr	r1, [r4, #16]
 8008c32:	464a      	mov	r2, r9
 8008c34:	f000 fcc2 	bl	80095bc <memcpy>
 8008c38:	89a3      	ldrh	r3, [r4, #12]
 8008c3a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008c3e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008c42:	81a3      	strh	r3, [r4, #12]
 8008c44:	6126      	str	r6, [r4, #16]
 8008c46:	6165      	str	r5, [r4, #20]
 8008c48:	444e      	add	r6, r9
 8008c4a:	eba5 0509 	sub.w	r5, r5, r9
 8008c4e:	6026      	str	r6, [r4, #0]
 8008c50:	60a5      	str	r5, [r4, #8]
 8008c52:	463e      	mov	r6, r7
 8008c54:	42be      	cmp	r6, r7
 8008c56:	d900      	bls.n	8008c5a <__ssputs_r+0x86>
 8008c58:	463e      	mov	r6, r7
 8008c5a:	6820      	ldr	r0, [r4, #0]
 8008c5c:	4632      	mov	r2, r6
 8008c5e:	4641      	mov	r1, r8
 8008c60:	f000 fcba 	bl	80095d8 <memmove>
 8008c64:	68a3      	ldr	r3, [r4, #8]
 8008c66:	1b9b      	subs	r3, r3, r6
 8008c68:	60a3      	str	r3, [r4, #8]
 8008c6a:	6823      	ldr	r3, [r4, #0]
 8008c6c:	4433      	add	r3, r6
 8008c6e:	6023      	str	r3, [r4, #0]
 8008c70:	2000      	movs	r0, #0
 8008c72:	e7db      	b.n	8008c2c <__ssputs_r+0x58>
 8008c74:	462a      	mov	r2, r5
 8008c76:	f000 fcd5 	bl	8009624 <_realloc_r>
 8008c7a:	4606      	mov	r6, r0
 8008c7c:	2800      	cmp	r0, #0
 8008c7e:	d1e1      	bne.n	8008c44 <__ssputs_r+0x70>
 8008c80:	6921      	ldr	r1, [r4, #16]
 8008c82:	4650      	mov	r0, sl
 8008c84:	f7ff fec6 	bl	8008a14 <_free_r>
 8008c88:	e7c7      	b.n	8008c1a <__ssputs_r+0x46>
	...

08008c8c <_svfiprintf_r>:
 8008c8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c90:	4698      	mov	r8, r3
 8008c92:	898b      	ldrh	r3, [r1, #12]
 8008c94:	061b      	lsls	r3, r3, #24
 8008c96:	b09d      	sub	sp, #116	; 0x74
 8008c98:	4607      	mov	r7, r0
 8008c9a:	460d      	mov	r5, r1
 8008c9c:	4614      	mov	r4, r2
 8008c9e:	d50e      	bpl.n	8008cbe <_svfiprintf_r+0x32>
 8008ca0:	690b      	ldr	r3, [r1, #16]
 8008ca2:	b963      	cbnz	r3, 8008cbe <_svfiprintf_r+0x32>
 8008ca4:	2140      	movs	r1, #64	; 0x40
 8008ca6:	f7ff ff21 	bl	8008aec <_malloc_r>
 8008caa:	6028      	str	r0, [r5, #0]
 8008cac:	6128      	str	r0, [r5, #16]
 8008cae:	b920      	cbnz	r0, 8008cba <_svfiprintf_r+0x2e>
 8008cb0:	230c      	movs	r3, #12
 8008cb2:	603b      	str	r3, [r7, #0]
 8008cb4:	f04f 30ff 	mov.w	r0, #4294967295
 8008cb8:	e0d1      	b.n	8008e5e <_svfiprintf_r+0x1d2>
 8008cba:	2340      	movs	r3, #64	; 0x40
 8008cbc:	616b      	str	r3, [r5, #20]
 8008cbe:	2300      	movs	r3, #0
 8008cc0:	9309      	str	r3, [sp, #36]	; 0x24
 8008cc2:	2320      	movs	r3, #32
 8008cc4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008cc8:	f8cd 800c 	str.w	r8, [sp, #12]
 8008ccc:	2330      	movs	r3, #48	; 0x30
 8008cce:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8008e78 <_svfiprintf_r+0x1ec>
 8008cd2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008cd6:	f04f 0901 	mov.w	r9, #1
 8008cda:	4623      	mov	r3, r4
 8008cdc:	469a      	mov	sl, r3
 8008cde:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008ce2:	b10a      	cbz	r2, 8008ce8 <_svfiprintf_r+0x5c>
 8008ce4:	2a25      	cmp	r2, #37	; 0x25
 8008ce6:	d1f9      	bne.n	8008cdc <_svfiprintf_r+0x50>
 8008ce8:	ebba 0b04 	subs.w	fp, sl, r4
 8008cec:	d00b      	beq.n	8008d06 <_svfiprintf_r+0x7a>
 8008cee:	465b      	mov	r3, fp
 8008cf0:	4622      	mov	r2, r4
 8008cf2:	4629      	mov	r1, r5
 8008cf4:	4638      	mov	r0, r7
 8008cf6:	f7ff ff6d 	bl	8008bd4 <__ssputs_r>
 8008cfa:	3001      	adds	r0, #1
 8008cfc:	f000 80aa 	beq.w	8008e54 <_svfiprintf_r+0x1c8>
 8008d00:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008d02:	445a      	add	r2, fp
 8008d04:	9209      	str	r2, [sp, #36]	; 0x24
 8008d06:	f89a 3000 	ldrb.w	r3, [sl]
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	f000 80a2 	beq.w	8008e54 <_svfiprintf_r+0x1c8>
 8008d10:	2300      	movs	r3, #0
 8008d12:	f04f 32ff 	mov.w	r2, #4294967295
 8008d16:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008d1a:	f10a 0a01 	add.w	sl, sl, #1
 8008d1e:	9304      	str	r3, [sp, #16]
 8008d20:	9307      	str	r3, [sp, #28]
 8008d22:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008d26:	931a      	str	r3, [sp, #104]	; 0x68
 8008d28:	4654      	mov	r4, sl
 8008d2a:	2205      	movs	r2, #5
 8008d2c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008d30:	4851      	ldr	r0, [pc, #324]	; (8008e78 <_svfiprintf_r+0x1ec>)
 8008d32:	f7f7 fa5d 	bl	80001f0 <memchr>
 8008d36:	9a04      	ldr	r2, [sp, #16]
 8008d38:	b9d8      	cbnz	r0, 8008d72 <_svfiprintf_r+0xe6>
 8008d3a:	06d0      	lsls	r0, r2, #27
 8008d3c:	bf44      	itt	mi
 8008d3e:	2320      	movmi	r3, #32
 8008d40:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008d44:	0711      	lsls	r1, r2, #28
 8008d46:	bf44      	itt	mi
 8008d48:	232b      	movmi	r3, #43	; 0x2b
 8008d4a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008d4e:	f89a 3000 	ldrb.w	r3, [sl]
 8008d52:	2b2a      	cmp	r3, #42	; 0x2a
 8008d54:	d015      	beq.n	8008d82 <_svfiprintf_r+0xf6>
 8008d56:	9a07      	ldr	r2, [sp, #28]
 8008d58:	4654      	mov	r4, sl
 8008d5a:	2000      	movs	r0, #0
 8008d5c:	f04f 0c0a 	mov.w	ip, #10
 8008d60:	4621      	mov	r1, r4
 8008d62:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008d66:	3b30      	subs	r3, #48	; 0x30
 8008d68:	2b09      	cmp	r3, #9
 8008d6a:	d94e      	bls.n	8008e0a <_svfiprintf_r+0x17e>
 8008d6c:	b1b0      	cbz	r0, 8008d9c <_svfiprintf_r+0x110>
 8008d6e:	9207      	str	r2, [sp, #28]
 8008d70:	e014      	b.n	8008d9c <_svfiprintf_r+0x110>
 8008d72:	eba0 0308 	sub.w	r3, r0, r8
 8008d76:	fa09 f303 	lsl.w	r3, r9, r3
 8008d7a:	4313      	orrs	r3, r2
 8008d7c:	9304      	str	r3, [sp, #16]
 8008d7e:	46a2      	mov	sl, r4
 8008d80:	e7d2      	b.n	8008d28 <_svfiprintf_r+0x9c>
 8008d82:	9b03      	ldr	r3, [sp, #12]
 8008d84:	1d19      	adds	r1, r3, #4
 8008d86:	681b      	ldr	r3, [r3, #0]
 8008d88:	9103      	str	r1, [sp, #12]
 8008d8a:	2b00      	cmp	r3, #0
 8008d8c:	bfbb      	ittet	lt
 8008d8e:	425b      	neglt	r3, r3
 8008d90:	f042 0202 	orrlt.w	r2, r2, #2
 8008d94:	9307      	strge	r3, [sp, #28]
 8008d96:	9307      	strlt	r3, [sp, #28]
 8008d98:	bfb8      	it	lt
 8008d9a:	9204      	strlt	r2, [sp, #16]
 8008d9c:	7823      	ldrb	r3, [r4, #0]
 8008d9e:	2b2e      	cmp	r3, #46	; 0x2e
 8008da0:	d10c      	bne.n	8008dbc <_svfiprintf_r+0x130>
 8008da2:	7863      	ldrb	r3, [r4, #1]
 8008da4:	2b2a      	cmp	r3, #42	; 0x2a
 8008da6:	d135      	bne.n	8008e14 <_svfiprintf_r+0x188>
 8008da8:	9b03      	ldr	r3, [sp, #12]
 8008daa:	1d1a      	adds	r2, r3, #4
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	9203      	str	r2, [sp, #12]
 8008db0:	2b00      	cmp	r3, #0
 8008db2:	bfb8      	it	lt
 8008db4:	f04f 33ff 	movlt.w	r3, #4294967295
 8008db8:	3402      	adds	r4, #2
 8008dba:	9305      	str	r3, [sp, #20]
 8008dbc:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8008e88 <_svfiprintf_r+0x1fc>
 8008dc0:	7821      	ldrb	r1, [r4, #0]
 8008dc2:	2203      	movs	r2, #3
 8008dc4:	4650      	mov	r0, sl
 8008dc6:	f7f7 fa13 	bl	80001f0 <memchr>
 8008dca:	b140      	cbz	r0, 8008dde <_svfiprintf_r+0x152>
 8008dcc:	2340      	movs	r3, #64	; 0x40
 8008dce:	eba0 000a 	sub.w	r0, r0, sl
 8008dd2:	fa03 f000 	lsl.w	r0, r3, r0
 8008dd6:	9b04      	ldr	r3, [sp, #16]
 8008dd8:	4303      	orrs	r3, r0
 8008dda:	3401      	adds	r4, #1
 8008ddc:	9304      	str	r3, [sp, #16]
 8008dde:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008de2:	4826      	ldr	r0, [pc, #152]	; (8008e7c <_svfiprintf_r+0x1f0>)
 8008de4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008de8:	2206      	movs	r2, #6
 8008dea:	f7f7 fa01 	bl	80001f0 <memchr>
 8008dee:	2800      	cmp	r0, #0
 8008df0:	d038      	beq.n	8008e64 <_svfiprintf_r+0x1d8>
 8008df2:	4b23      	ldr	r3, [pc, #140]	; (8008e80 <_svfiprintf_r+0x1f4>)
 8008df4:	bb1b      	cbnz	r3, 8008e3e <_svfiprintf_r+0x1b2>
 8008df6:	9b03      	ldr	r3, [sp, #12]
 8008df8:	3307      	adds	r3, #7
 8008dfa:	f023 0307 	bic.w	r3, r3, #7
 8008dfe:	3308      	adds	r3, #8
 8008e00:	9303      	str	r3, [sp, #12]
 8008e02:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008e04:	4433      	add	r3, r6
 8008e06:	9309      	str	r3, [sp, #36]	; 0x24
 8008e08:	e767      	b.n	8008cda <_svfiprintf_r+0x4e>
 8008e0a:	fb0c 3202 	mla	r2, ip, r2, r3
 8008e0e:	460c      	mov	r4, r1
 8008e10:	2001      	movs	r0, #1
 8008e12:	e7a5      	b.n	8008d60 <_svfiprintf_r+0xd4>
 8008e14:	2300      	movs	r3, #0
 8008e16:	3401      	adds	r4, #1
 8008e18:	9305      	str	r3, [sp, #20]
 8008e1a:	4619      	mov	r1, r3
 8008e1c:	f04f 0c0a 	mov.w	ip, #10
 8008e20:	4620      	mov	r0, r4
 8008e22:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008e26:	3a30      	subs	r2, #48	; 0x30
 8008e28:	2a09      	cmp	r2, #9
 8008e2a:	d903      	bls.n	8008e34 <_svfiprintf_r+0x1a8>
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	d0c5      	beq.n	8008dbc <_svfiprintf_r+0x130>
 8008e30:	9105      	str	r1, [sp, #20]
 8008e32:	e7c3      	b.n	8008dbc <_svfiprintf_r+0x130>
 8008e34:	fb0c 2101 	mla	r1, ip, r1, r2
 8008e38:	4604      	mov	r4, r0
 8008e3a:	2301      	movs	r3, #1
 8008e3c:	e7f0      	b.n	8008e20 <_svfiprintf_r+0x194>
 8008e3e:	ab03      	add	r3, sp, #12
 8008e40:	9300      	str	r3, [sp, #0]
 8008e42:	462a      	mov	r2, r5
 8008e44:	4b0f      	ldr	r3, [pc, #60]	; (8008e84 <_svfiprintf_r+0x1f8>)
 8008e46:	a904      	add	r1, sp, #16
 8008e48:	4638      	mov	r0, r7
 8008e4a:	f3af 8000 	nop.w
 8008e4e:	1c42      	adds	r2, r0, #1
 8008e50:	4606      	mov	r6, r0
 8008e52:	d1d6      	bne.n	8008e02 <_svfiprintf_r+0x176>
 8008e54:	89ab      	ldrh	r3, [r5, #12]
 8008e56:	065b      	lsls	r3, r3, #25
 8008e58:	f53f af2c 	bmi.w	8008cb4 <_svfiprintf_r+0x28>
 8008e5c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008e5e:	b01d      	add	sp, #116	; 0x74
 8008e60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e64:	ab03      	add	r3, sp, #12
 8008e66:	9300      	str	r3, [sp, #0]
 8008e68:	462a      	mov	r2, r5
 8008e6a:	4b06      	ldr	r3, [pc, #24]	; (8008e84 <_svfiprintf_r+0x1f8>)
 8008e6c:	a904      	add	r1, sp, #16
 8008e6e:	4638      	mov	r0, r7
 8008e70:	f000 f9d4 	bl	800921c <_printf_i>
 8008e74:	e7eb      	b.n	8008e4e <_svfiprintf_r+0x1c2>
 8008e76:	bf00      	nop
 8008e78:	08009948 	.word	0x08009948
 8008e7c:	08009952 	.word	0x08009952
 8008e80:	00000000 	.word	0x00000000
 8008e84:	08008bd5 	.word	0x08008bd5
 8008e88:	0800994e 	.word	0x0800994e

08008e8c <__sfputc_r>:
 8008e8c:	6893      	ldr	r3, [r2, #8]
 8008e8e:	3b01      	subs	r3, #1
 8008e90:	2b00      	cmp	r3, #0
 8008e92:	b410      	push	{r4}
 8008e94:	6093      	str	r3, [r2, #8]
 8008e96:	da08      	bge.n	8008eaa <__sfputc_r+0x1e>
 8008e98:	6994      	ldr	r4, [r2, #24]
 8008e9a:	42a3      	cmp	r3, r4
 8008e9c:	db01      	blt.n	8008ea2 <__sfputc_r+0x16>
 8008e9e:	290a      	cmp	r1, #10
 8008ea0:	d103      	bne.n	8008eaa <__sfputc_r+0x1e>
 8008ea2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008ea6:	f7ff bad5 	b.w	8008454 <__swbuf_r>
 8008eaa:	6813      	ldr	r3, [r2, #0]
 8008eac:	1c58      	adds	r0, r3, #1
 8008eae:	6010      	str	r0, [r2, #0]
 8008eb0:	7019      	strb	r1, [r3, #0]
 8008eb2:	4608      	mov	r0, r1
 8008eb4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008eb8:	4770      	bx	lr

08008eba <__sfputs_r>:
 8008eba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ebc:	4606      	mov	r6, r0
 8008ebe:	460f      	mov	r7, r1
 8008ec0:	4614      	mov	r4, r2
 8008ec2:	18d5      	adds	r5, r2, r3
 8008ec4:	42ac      	cmp	r4, r5
 8008ec6:	d101      	bne.n	8008ecc <__sfputs_r+0x12>
 8008ec8:	2000      	movs	r0, #0
 8008eca:	e007      	b.n	8008edc <__sfputs_r+0x22>
 8008ecc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008ed0:	463a      	mov	r2, r7
 8008ed2:	4630      	mov	r0, r6
 8008ed4:	f7ff ffda 	bl	8008e8c <__sfputc_r>
 8008ed8:	1c43      	adds	r3, r0, #1
 8008eda:	d1f3      	bne.n	8008ec4 <__sfputs_r+0xa>
 8008edc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008ee0 <_vfiprintf_r>:
 8008ee0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ee4:	460d      	mov	r5, r1
 8008ee6:	b09d      	sub	sp, #116	; 0x74
 8008ee8:	4614      	mov	r4, r2
 8008eea:	4698      	mov	r8, r3
 8008eec:	4606      	mov	r6, r0
 8008eee:	b118      	cbz	r0, 8008ef8 <_vfiprintf_r+0x18>
 8008ef0:	6983      	ldr	r3, [r0, #24]
 8008ef2:	b90b      	cbnz	r3, 8008ef8 <_vfiprintf_r+0x18>
 8008ef4:	f7ff fc88 	bl	8008808 <__sinit>
 8008ef8:	4b89      	ldr	r3, [pc, #548]	; (8009120 <_vfiprintf_r+0x240>)
 8008efa:	429d      	cmp	r5, r3
 8008efc:	d11b      	bne.n	8008f36 <_vfiprintf_r+0x56>
 8008efe:	6875      	ldr	r5, [r6, #4]
 8008f00:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008f02:	07d9      	lsls	r1, r3, #31
 8008f04:	d405      	bmi.n	8008f12 <_vfiprintf_r+0x32>
 8008f06:	89ab      	ldrh	r3, [r5, #12]
 8008f08:	059a      	lsls	r2, r3, #22
 8008f0a:	d402      	bmi.n	8008f12 <_vfiprintf_r+0x32>
 8008f0c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008f0e:	f7ff fd19 	bl	8008944 <__retarget_lock_acquire_recursive>
 8008f12:	89ab      	ldrh	r3, [r5, #12]
 8008f14:	071b      	lsls	r3, r3, #28
 8008f16:	d501      	bpl.n	8008f1c <_vfiprintf_r+0x3c>
 8008f18:	692b      	ldr	r3, [r5, #16]
 8008f1a:	b9eb      	cbnz	r3, 8008f58 <_vfiprintf_r+0x78>
 8008f1c:	4629      	mov	r1, r5
 8008f1e:	4630      	mov	r0, r6
 8008f20:	f7ff faea 	bl	80084f8 <__swsetup_r>
 8008f24:	b1c0      	cbz	r0, 8008f58 <_vfiprintf_r+0x78>
 8008f26:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008f28:	07dc      	lsls	r4, r3, #31
 8008f2a:	d50e      	bpl.n	8008f4a <_vfiprintf_r+0x6a>
 8008f2c:	f04f 30ff 	mov.w	r0, #4294967295
 8008f30:	b01d      	add	sp, #116	; 0x74
 8008f32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f36:	4b7b      	ldr	r3, [pc, #492]	; (8009124 <_vfiprintf_r+0x244>)
 8008f38:	429d      	cmp	r5, r3
 8008f3a:	d101      	bne.n	8008f40 <_vfiprintf_r+0x60>
 8008f3c:	68b5      	ldr	r5, [r6, #8]
 8008f3e:	e7df      	b.n	8008f00 <_vfiprintf_r+0x20>
 8008f40:	4b79      	ldr	r3, [pc, #484]	; (8009128 <_vfiprintf_r+0x248>)
 8008f42:	429d      	cmp	r5, r3
 8008f44:	bf08      	it	eq
 8008f46:	68f5      	ldreq	r5, [r6, #12]
 8008f48:	e7da      	b.n	8008f00 <_vfiprintf_r+0x20>
 8008f4a:	89ab      	ldrh	r3, [r5, #12]
 8008f4c:	0598      	lsls	r0, r3, #22
 8008f4e:	d4ed      	bmi.n	8008f2c <_vfiprintf_r+0x4c>
 8008f50:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008f52:	f7ff fcf8 	bl	8008946 <__retarget_lock_release_recursive>
 8008f56:	e7e9      	b.n	8008f2c <_vfiprintf_r+0x4c>
 8008f58:	2300      	movs	r3, #0
 8008f5a:	9309      	str	r3, [sp, #36]	; 0x24
 8008f5c:	2320      	movs	r3, #32
 8008f5e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008f62:	f8cd 800c 	str.w	r8, [sp, #12]
 8008f66:	2330      	movs	r3, #48	; 0x30
 8008f68:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800912c <_vfiprintf_r+0x24c>
 8008f6c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008f70:	f04f 0901 	mov.w	r9, #1
 8008f74:	4623      	mov	r3, r4
 8008f76:	469a      	mov	sl, r3
 8008f78:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008f7c:	b10a      	cbz	r2, 8008f82 <_vfiprintf_r+0xa2>
 8008f7e:	2a25      	cmp	r2, #37	; 0x25
 8008f80:	d1f9      	bne.n	8008f76 <_vfiprintf_r+0x96>
 8008f82:	ebba 0b04 	subs.w	fp, sl, r4
 8008f86:	d00b      	beq.n	8008fa0 <_vfiprintf_r+0xc0>
 8008f88:	465b      	mov	r3, fp
 8008f8a:	4622      	mov	r2, r4
 8008f8c:	4629      	mov	r1, r5
 8008f8e:	4630      	mov	r0, r6
 8008f90:	f7ff ff93 	bl	8008eba <__sfputs_r>
 8008f94:	3001      	adds	r0, #1
 8008f96:	f000 80aa 	beq.w	80090ee <_vfiprintf_r+0x20e>
 8008f9a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008f9c:	445a      	add	r2, fp
 8008f9e:	9209      	str	r2, [sp, #36]	; 0x24
 8008fa0:	f89a 3000 	ldrb.w	r3, [sl]
 8008fa4:	2b00      	cmp	r3, #0
 8008fa6:	f000 80a2 	beq.w	80090ee <_vfiprintf_r+0x20e>
 8008faa:	2300      	movs	r3, #0
 8008fac:	f04f 32ff 	mov.w	r2, #4294967295
 8008fb0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008fb4:	f10a 0a01 	add.w	sl, sl, #1
 8008fb8:	9304      	str	r3, [sp, #16]
 8008fba:	9307      	str	r3, [sp, #28]
 8008fbc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008fc0:	931a      	str	r3, [sp, #104]	; 0x68
 8008fc2:	4654      	mov	r4, sl
 8008fc4:	2205      	movs	r2, #5
 8008fc6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008fca:	4858      	ldr	r0, [pc, #352]	; (800912c <_vfiprintf_r+0x24c>)
 8008fcc:	f7f7 f910 	bl	80001f0 <memchr>
 8008fd0:	9a04      	ldr	r2, [sp, #16]
 8008fd2:	b9d8      	cbnz	r0, 800900c <_vfiprintf_r+0x12c>
 8008fd4:	06d1      	lsls	r1, r2, #27
 8008fd6:	bf44      	itt	mi
 8008fd8:	2320      	movmi	r3, #32
 8008fda:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008fde:	0713      	lsls	r3, r2, #28
 8008fe0:	bf44      	itt	mi
 8008fe2:	232b      	movmi	r3, #43	; 0x2b
 8008fe4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008fe8:	f89a 3000 	ldrb.w	r3, [sl]
 8008fec:	2b2a      	cmp	r3, #42	; 0x2a
 8008fee:	d015      	beq.n	800901c <_vfiprintf_r+0x13c>
 8008ff0:	9a07      	ldr	r2, [sp, #28]
 8008ff2:	4654      	mov	r4, sl
 8008ff4:	2000      	movs	r0, #0
 8008ff6:	f04f 0c0a 	mov.w	ip, #10
 8008ffa:	4621      	mov	r1, r4
 8008ffc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009000:	3b30      	subs	r3, #48	; 0x30
 8009002:	2b09      	cmp	r3, #9
 8009004:	d94e      	bls.n	80090a4 <_vfiprintf_r+0x1c4>
 8009006:	b1b0      	cbz	r0, 8009036 <_vfiprintf_r+0x156>
 8009008:	9207      	str	r2, [sp, #28]
 800900a:	e014      	b.n	8009036 <_vfiprintf_r+0x156>
 800900c:	eba0 0308 	sub.w	r3, r0, r8
 8009010:	fa09 f303 	lsl.w	r3, r9, r3
 8009014:	4313      	orrs	r3, r2
 8009016:	9304      	str	r3, [sp, #16]
 8009018:	46a2      	mov	sl, r4
 800901a:	e7d2      	b.n	8008fc2 <_vfiprintf_r+0xe2>
 800901c:	9b03      	ldr	r3, [sp, #12]
 800901e:	1d19      	adds	r1, r3, #4
 8009020:	681b      	ldr	r3, [r3, #0]
 8009022:	9103      	str	r1, [sp, #12]
 8009024:	2b00      	cmp	r3, #0
 8009026:	bfbb      	ittet	lt
 8009028:	425b      	neglt	r3, r3
 800902a:	f042 0202 	orrlt.w	r2, r2, #2
 800902e:	9307      	strge	r3, [sp, #28]
 8009030:	9307      	strlt	r3, [sp, #28]
 8009032:	bfb8      	it	lt
 8009034:	9204      	strlt	r2, [sp, #16]
 8009036:	7823      	ldrb	r3, [r4, #0]
 8009038:	2b2e      	cmp	r3, #46	; 0x2e
 800903a:	d10c      	bne.n	8009056 <_vfiprintf_r+0x176>
 800903c:	7863      	ldrb	r3, [r4, #1]
 800903e:	2b2a      	cmp	r3, #42	; 0x2a
 8009040:	d135      	bne.n	80090ae <_vfiprintf_r+0x1ce>
 8009042:	9b03      	ldr	r3, [sp, #12]
 8009044:	1d1a      	adds	r2, r3, #4
 8009046:	681b      	ldr	r3, [r3, #0]
 8009048:	9203      	str	r2, [sp, #12]
 800904a:	2b00      	cmp	r3, #0
 800904c:	bfb8      	it	lt
 800904e:	f04f 33ff 	movlt.w	r3, #4294967295
 8009052:	3402      	adds	r4, #2
 8009054:	9305      	str	r3, [sp, #20]
 8009056:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800913c <_vfiprintf_r+0x25c>
 800905a:	7821      	ldrb	r1, [r4, #0]
 800905c:	2203      	movs	r2, #3
 800905e:	4650      	mov	r0, sl
 8009060:	f7f7 f8c6 	bl	80001f0 <memchr>
 8009064:	b140      	cbz	r0, 8009078 <_vfiprintf_r+0x198>
 8009066:	2340      	movs	r3, #64	; 0x40
 8009068:	eba0 000a 	sub.w	r0, r0, sl
 800906c:	fa03 f000 	lsl.w	r0, r3, r0
 8009070:	9b04      	ldr	r3, [sp, #16]
 8009072:	4303      	orrs	r3, r0
 8009074:	3401      	adds	r4, #1
 8009076:	9304      	str	r3, [sp, #16]
 8009078:	f814 1b01 	ldrb.w	r1, [r4], #1
 800907c:	482c      	ldr	r0, [pc, #176]	; (8009130 <_vfiprintf_r+0x250>)
 800907e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009082:	2206      	movs	r2, #6
 8009084:	f7f7 f8b4 	bl	80001f0 <memchr>
 8009088:	2800      	cmp	r0, #0
 800908a:	d03f      	beq.n	800910c <_vfiprintf_r+0x22c>
 800908c:	4b29      	ldr	r3, [pc, #164]	; (8009134 <_vfiprintf_r+0x254>)
 800908e:	bb1b      	cbnz	r3, 80090d8 <_vfiprintf_r+0x1f8>
 8009090:	9b03      	ldr	r3, [sp, #12]
 8009092:	3307      	adds	r3, #7
 8009094:	f023 0307 	bic.w	r3, r3, #7
 8009098:	3308      	adds	r3, #8
 800909a:	9303      	str	r3, [sp, #12]
 800909c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800909e:	443b      	add	r3, r7
 80090a0:	9309      	str	r3, [sp, #36]	; 0x24
 80090a2:	e767      	b.n	8008f74 <_vfiprintf_r+0x94>
 80090a4:	fb0c 3202 	mla	r2, ip, r2, r3
 80090a8:	460c      	mov	r4, r1
 80090aa:	2001      	movs	r0, #1
 80090ac:	e7a5      	b.n	8008ffa <_vfiprintf_r+0x11a>
 80090ae:	2300      	movs	r3, #0
 80090b0:	3401      	adds	r4, #1
 80090b2:	9305      	str	r3, [sp, #20]
 80090b4:	4619      	mov	r1, r3
 80090b6:	f04f 0c0a 	mov.w	ip, #10
 80090ba:	4620      	mov	r0, r4
 80090bc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80090c0:	3a30      	subs	r2, #48	; 0x30
 80090c2:	2a09      	cmp	r2, #9
 80090c4:	d903      	bls.n	80090ce <_vfiprintf_r+0x1ee>
 80090c6:	2b00      	cmp	r3, #0
 80090c8:	d0c5      	beq.n	8009056 <_vfiprintf_r+0x176>
 80090ca:	9105      	str	r1, [sp, #20]
 80090cc:	e7c3      	b.n	8009056 <_vfiprintf_r+0x176>
 80090ce:	fb0c 2101 	mla	r1, ip, r1, r2
 80090d2:	4604      	mov	r4, r0
 80090d4:	2301      	movs	r3, #1
 80090d6:	e7f0      	b.n	80090ba <_vfiprintf_r+0x1da>
 80090d8:	ab03      	add	r3, sp, #12
 80090da:	9300      	str	r3, [sp, #0]
 80090dc:	462a      	mov	r2, r5
 80090de:	4b16      	ldr	r3, [pc, #88]	; (8009138 <_vfiprintf_r+0x258>)
 80090e0:	a904      	add	r1, sp, #16
 80090e2:	4630      	mov	r0, r6
 80090e4:	f3af 8000 	nop.w
 80090e8:	4607      	mov	r7, r0
 80090ea:	1c78      	adds	r0, r7, #1
 80090ec:	d1d6      	bne.n	800909c <_vfiprintf_r+0x1bc>
 80090ee:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80090f0:	07d9      	lsls	r1, r3, #31
 80090f2:	d405      	bmi.n	8009100 <_vfiprintf_r+0x220>
 80090f4:	89ab      	ldrh	r3, [r5, #12]
 80090f6:	059a      	lsls	r2, r3, #22
 80090f8:	d402      	bmi.n	8009100 <_vfiprintf_r+0x220>
 80090fa:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80090fc:	f7ff fc23 	bl	8008946 <__retarget_lock_release_recursive>
 8009100:	89ab      	ldrh	r3, [r5, #12]
 8009102:	065b      	lsls	r3, r3, #25
 8009104:	f53f af12 	bmi.w	8008f2c <_vfiprintf_r+0x4c>
 8009108:	9809      	ldr	r0, [sp, #36]	; 0x24
 800910a:	e711      	b.n	8008f30 <_vfiprintf_r+0x50>
 800910c:	ab03      	add	r3, sp, #12
 800910e:	9300      	str	r3, [sp, #0]
 8009110:	462a      	mov	r2, r5
 8009112:	4b09      	ldr	r3, [pc, #36]	; (8009138 <_vfiprintf_r+0x258>)
 8009114:	a904      	add	r1, sp, #16
 8009116:	4630      	mov	r0, r6
 8009118:	f000 f880 	bl	800921c <_printf_i>
 800911c:	e7e4      	b.n	80090e8 <_vfiprintf_r+0x208>
 800911e:	bf00      	nop
 8009120:	08009908 	.word	0x08009908
 8009124:	08009928 	.word	0x08009928
 8009128:	080098e8 	.word	0x080098e8
 800912c:	08009948 	.word	0x08009948
 8009130:	08009952 	.word	0x08009952
 8009134:	00000000 	.word	0x00000000
 8009138:	08008ebb 	.word	0x08008ebb
 800913c:	0800994e 	.word	0x0800994e

08009140 <_printf_common>:
 8009140:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009144:	4616      	mov	r6, r2
 8009146:	4699      	mov	r9, r3
 8009148:	688a      	ldr	r2, [r1, #8]
 800914a:	690b      	ldr	r3, [r1, #16]
 800914c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009150:	4293      	cmp	r3, r2
 8009152:	bfb8      	it	lt
 8009154:	4613      	movlt	r3, r2
 8009156:	6033      	str	r3, [r6, #0]
 8009158:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800915c:	4607      	mov	r7, r0
 800915e:	460c      	mov	r4, r1
 8009160:	b10a      	cbz	r2, 8009166 <_printf_common+0x26>
 8009162:	3301      	adds	r3, #1
 8009164:	6033      	str	r3, [r6, #0]
 8009166:	6823      	ldr	r3, [r4, #0]
 8009168:	0699      	lsls	r1, r3, #26
 800916a:	bf42      	ittt	mi
 800916c:	6833      	ldrmi	r3, [r6, #0]
 800916e:	3302      	addmi	r3, #2
 8009170:	6033      	strmi	r3, [r6, #0]
 8009172:	6825      	ldr	r5, [r4, #0]
 8009174:	f015 0506 	ands.w	r5, r5, #6
 8009178:	d106      	bne.n	8009188 <_printf_common+0x48>
 800917a:	f104 0a19 	add.w	sl, r4, #25
 800917e:	68e3      	ldr	r3, [r4, #12]
 8009180:	6832      	ldr	r2, [r6, #0]
 8009182:	1a9b      	subs	r3, r3, r2
 8009184:	42ab      	cmp	r3, r5
 8009186:	dc26      	bgt.n	80091d6 <_printf_common+0x96>
 8009188:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800918c:	1e13      	subs	r3, r2, #0
 800918e:	6822      	ldr	r2, [r4, #0]
 8009190:	bf18      	it	ne
 8009192:	2301      	movne	r3, #1
 8009194:	0692      	lsls	r2, r2, #26
 8009196:	d42b      	bmi.n	80091f0 <_printf_common+0xb0>
 8009198:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800919c:	4649      	mov	r1, r9
 800919e:	4638      	mov	r0, r7
 80091a0:	47c0      	blx	r8
 80091a2:	3001      	adds	r0, #1
 80091a4:	d01e      	beq.n	80091e4 <_printf_common+0xa4>
 80091a6:	6823      	ldr	r3, [r4, #0]
 80091a8:	68e5      	ldr	r5, [r4, #12]
 80091aa:	6832      	ldr	r2, [r6, #0]
 80091ac:	f003 0306 	and.w	r3, r3, #6
 80091b0:	2b04      	cmp	r3, #4
 80091b2:	bf08      	it	eq
 80091b4:	1aad      	subeq	r5, r5, r2
 80091b6:	68a3      	ldr	r3, [r4, #8]
 80091b8:	6922      	ldr	r2, [r4, #16]
 80091ba:	bf0c      	ite	eq
 80091bc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80091c0:	2500      	movne	r5, #0
 80091c2:	4293      	cmp	r3, r2
 80091c4:	bfc4      	itt	gt
 80091c6:	1a9b      	subgt	r3, r3, r2
 80091c8:	18ed      	addgt	r5, r5, r3
 80091ca:	2600      	movs	r6, #0
 80091cc:	341a      	adds	r4, #26
 80091ce:	42b5      	cmp	r5, r6
 80091d0:	d11a      	bne.n	8009208 <_printf_common+0xc8>
 80091d2:	2000      	movs	r0, #0
 80091d4:	e008      	b.n	80091e8 <_printf_common+0xa8>
 80091d6:	2301      	movs	r3, #1
 80091d8:	4652      	mov	r2, sl
 80091da:	4649      	mov	r1, r9
 80091dc:	4638      	mov	r0, r7
 80091de:	47c0      	blx	r8
 80091e0:	3001      	adds	r0, #1
 80091e2:	d103      	bne.n	80091ec <_printf_common+0xac>
 80091e4:	f04f 30ff 	mov.w	r0, #4294967295
 80091e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80091ec:	3501      	adds	r5, #1
 80091ee:	e7c6      	b.n	800917e <_printf_common+0x3e>
 80091f0:	18e1      	adds	r1, r4, r3
 80091f2:	1c5a      	adds	r2, r3, #1
 80091f4:	2030      	movs	r0, #48	; 0x30
 80091f6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80091fa:	4422      	add	r2, r4
 80091fc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009200:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009204:	3302      	adds	r3, #2
 8009206:	e7c7      	b.n	8009198 <_printf_common+0x58>
 8009208:	2301      	movs	r3, #1
 800920a:	4622      	mov	r2, r4
 800920c:	4649      	mov	r1, r9
 800920e:	4638      	mov	r0, r7
 8009210:	47c0      	blx	r8
 8009212:	3001      	adds	r0, #1
 8009214:	d0e6      	beq.n	80091e4 <_printf_common+0xa4>
 8009216:	3601      	adds	r6, #1
 8009218:	e7d9      	b.n	80091ce <_printf_common+0x8e>
	...

0800921c <_printf_i>:
 800921c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009220:	7e0f      	ldrb	r7, [r1, #24]
 8009222:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009224:	2f78      	cmp	r7, #120	; 0x78
 8009226:	4691      	mov	r9, r2
 8009228:	4680      	mov	r8, r0
 800922a:	460c      	mov	r4, r1
 800922c:	469a      	mov	sl, r3
 800922e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8009232:	d807      	bhi.n	8009244 <_printf_i+0x28>
 8009234:	2f62      	cmp	r7, #98	; 0x62
 8009236:	d80a      	bhi.n	800924e <_printf_i+0x32>
 8009238:	2f00      	cmp	r7, #0
 800923a:	f000 80d8 	beq.w	80093ee <_printf_i+0x1d2>
 800923e:	2f58      	cmp	r7, #88	; 0x58
 8009240:	f000 80a3 	beq.w	800938a <_printf_i+0x16e>
 8009244:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009248:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800924c:	e03a      	b.n	80092c4 <_printf_i+0xa8>
 800924e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009252:	2b15      	cmp	r3, #21
 8009254:	d8f6      	bhi.n	8009244 <_printf_i+0x28>
 8009256:	a101      	add	r1, pc, #4	; (adr r1, 800925c <_printf_i+0x40>)
 8009258:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800925c:	080092b5 	.word	0x080092b5
 8009260:	080092c9 	.word	0x080092c9
 8009264:	08009245 	.word	0x08009245
 8009268:	08009245 	.word	0x08009245
 800926c:	08009245 	.word	0x08009245
 8009270:	08009245 	.word	0x08009245
 8009274:	080092c9 	.word	0x080092c9
 8009278:	08009245 	.word	0x08009245
 800927c:	08009245 	.word	0x08009245
 8009280:	08009245 	.word	0x08009245
 8009284:	08009245 	.word	0x08009245
 8009288:	080093d5 	.word	0x080093d5
 800928c:	080092f9 	.word	0x080092f9
 8009290:	080093b7 	.word	0x080093b7
 8009294:	08009245 	.word	0x08009245
 8009298:	08009245 	.word	0x08009245
 800929c:	080093f7 	.word	0x080093f7
 80092a0:	08009245 	.word	0x08009245
 80092a4:	080092f9 	.word	0x080092f9
 80092a8:	08009245 	.word	0x08009245
 80092ac:	08009245 	.word	0x08009245
 80092b0:	080093bf 	.word	0x080093bf
 80092b4:	682b      	ldr	r3, [r5, #0]
 80092b6:	1d1a      	adds	r2, r3, #4
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	602a      	str	r2, [r5, #0]
 80092bc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80092c0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80092c4:	2301      	movs	r3, #1
 80092c6:	e0a3      	b.n	8009410 <_printf_i+0x1f4>
 80092c8:	6820      	ldr	r0, [r4, #0]
 80092ca:	6829      	ldr	r1, [r5, #0]
 80092cc:	0606      	lsls	r6, r0, #24
 80092ce:	f101 0304 	add.w	r3, r1, #4
 80092d2:	d50a      	bpl.n	80092ea <_printf_i+0xce>
 80092d4:	680e      	ldr	r6, [r1, #0]
 80092d6:	602b      	str	r3, [r5, #0]
 80092d8:	2e00      	cmp	r6, #0
 80092da:	da03      	bge.n	80092e4 <_printf_i+0xc8>
 80092dc:	232d      	movs	r3, #45	; 0x2d
 80092de:	4276      	negs	r6, r6
 80092e0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80092e4:	485e      	ldr	r0, [pc, #376]	; (8009460 <_printf_i+0x244>)
 80092e6:	230a      	movs	r3, #10
 80092e8:	e019      	b.n	800931e <_printf_i+0x102>
 80092ea:	680e      	ldr	r6, [r1, #0]
 80092ec:	602b      	str	r3, [r5, #0]
 80092ee:	f010 0f40 	tst.w	r0, #64	; 0x40
 80092f2:	bf18      	it	ne
 80092f4:	b236      	sxthne	r6, r6
 80092f6:	e7ef      	b.n	80092d8 <_printf_i+0xbc>
 80092f8:	682b      	ldr	r3, [r5, #0]
 80092fa:	6820      	ldr	r0, [r4, #0]
 80092fc:	1d19      	adds	r1, r3, #4
 80092fe:	6029      	str	r1, [r5, #0]
 8009300:	0601      	lsls	r1, r0, #24
 8009302:	d501      	bpl.n	8009308 <_printf_i+0xec>
 8009304:	681e      	ldr	r6, [r3, #0]
 8009306:	e002      	b.n	800930e <_printf_i+0xf2>
 8009308:	0646      	lsls	r6, r0, #25
 800930a:	d5fb      	bpl.n	8009304 <_printf_i+0xe8>
 800930c:	881e      	ldrh	r6, [r3, #0]
 800930e:	4854      	ldr	r0, [pc, #336]	; (8009460 <_printf_i+0x244>)
 8009310:	2f6f      	cmp	r7, #111	; 0x6f
 8009312:	bf0c      	ite	eq
 8009314:	2308      	moveq	r3, #8
 8009316:	230a      	movne	r3, #10
 8009318:	2100      	movs	r1, #0
 800931a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800931e:	6865      	ldr	r5, [r4, #4]
 8009320:	60a5      	str	r5, [r4, #8]
 8009322:	2d00      	cmp	r5, #0
 8009324:	bfa2      	ittt	ge
 8009326:	6821      	ldrge	r1, [r4, #0]
 8009328:	f021 0104 	bicge.w	r1, r1, #4
 800932c:	6021      	strge	r1, [r4, #0]
 800932e:	b90e      	cbnz	r6, 8009334 <_printf_i+0x118>
 8009330:	2d00      	cmp	r5, #0
 8009332:	d04d      	beq.n	80093d0 <_printf_i+0x1b4>
 8009334:	4615      	mov	r5, r2
 8009336:	fbb6 f1f3 	udiv	r1, r6, r3
 800933a:	fb03 6711 	mls	r7, r3, r1, r6
 800933e:	5dc7      	ldrb	r7, [r0, r7]
 8009340:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8009344:	4637      	mov	r7, r6
 8009346:	42bb      	cmp	r3, r7
 8009348:	460e      	mov	r6, r1
 800934a:	d9f4      	bls.n	8009336 <_printf_i+0x11a>
 800934c:	2b08      	cmp	r3, #8
 800934e:	d10b      	bne.n	8009368 <_printf_i+0x14c>
 8009350:	6823      	ldr	r3, [r4, #0]
 8009352:	07de      	lsls	r6, r3, #31
 8009354:	d508      	bpl.n	8009368 <_printf_i+0x14c>
 8009356:	6923      	ldr	r3, [r4, #16]
 8009358:	6861      	ldr	r1, [r4, #4]
 800935a:	4299      	cmp	r1, r3
 800935c:	bfde      	ittt	le
 800935e:	2330      	movle	r3, #48	; 0x30
 8009360:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009364:	f105 35ff 	addle.w	r5, r5, #4294967295
 8009368:	1b52      	subs	r2, r2, r5
 800936a:	6122      	str	r2, [r4, #16]
 800936c:	f8cd a000 	str.w	sl, [sp]
 8009370:	464b      	mov	r3, r9
 8009372:	aa03      	add	r2, sp, #12
 8009374:	4621      	mov	r1, r4
 8009376:	4640      	mov	r0, r8
 8009378:	f7ff fee2 	bl	8009140 <_printf_common>
 800937c:	3001      	adds	r0, #1
 800937e:	d14c      	bne.n	800941a <_printf_i+0x1fe>
 8009380:	f04f 30ff 	mov.w	r0, #4294967295
 8009384:	b004      	add	sp, #16
 8009386:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800938a:	4835      	ldr	r0, [pc, #212]	; (8009460 <_printf_i+0x244>)
 800938c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8009390:	6829      	ldr	r1, [r5, #0]
 8009392:	6823      	ldr	r3, [r4, #0]
 8009394:	f851 6b04 	ldr.w	r6, [r1], #4
 8009398:	6029      	str	r1, [r5, #0]
 800939a:	061d      	lsls	r5, r3, #24
 800939c:	d514      	bpl.n	80093c8 <_printf_i+0x1ac>
 800939e:	07df      	lsls	r7, r3, #31
 80093a0:	bf44      	itt	mi
 80093a2:	f043 0320 	orrmi.w	r3, r3, #32
 80093a6:	6023      	strmi	r3, [r4, #0]
 80093a8:	b91e      	cbnz	r6, 80093b2 <_printf_i+0x196>
 80093aa:	6823      	ldr	r3, [r4, #0]
 80093ac:	f023 0320 	bic.w	r3, r3, #32
 80093b0:	6023      	str	r3, [r4, #0]
 80093b2:	2310      	movs	r3, #16
 80093b4:	e7b0      	b.n	8009318 <_printf_i+0xfc>
 80093b6:	6823      	ldr	r3, [r4, #0]
 80093b8:	f043 0320 	orr.w	r3, r3, #32
 80093bc:	6023      	str	r3, [r4, #0]
 80093be:	2378      	movs	r3, #120	; 0x78
 80093c0:	4828      	ldr	r0, [pc, #160]	; (8009464 <_printf_i+0x248>)
 80093c2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80093c6:	e7e3      	b.n	8009390 <_printf_i+0x174>
 80093c8:	0659      	lsls	r1, r3, #25
 80093ca:	bf48      	it	mi
 80093cc:	b2b6      	uxthmi	r6, r6
 80093ce:	e7e6      	b.n	800939e <_printf_i+0x182>
 80093d0:	4615      	mov	r5, r2
 80093d2:	e7bb      	b.n	800934c <_printf_i+0x130>
 80093d4:	682b      	ldr	r3, [r5, #0]
 80093d6:	6826      	ldr	r6, [r4, #0]
 80093d8:	6961      	ldr	r1, [r4, #20]
 80093da:	1d18      	adds	r0, r3, #4
 80093dc:	6028      	str	r0, [r5, #0]
 80093de:	0635      	lsls	r5, r6, #24
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	d501      	bpl.n	80093e8 <_printf_i+0x1cc>
 80093e4:	6019      	str	r1, [r3, #0]
 80093e6:	e002      	b.n	80093ee <_printf_i+0x1d2>
 80093e8:	0670      	lsls	r0, r6, #25
 80093ea:	d5fb      	bpl.n	80093e4 <_printf_i+0x1c8>
 80093ec:	8019      	strh	r1, [r3, #0]
 80093ee:	2300      	movs	r3, #0
 80093f0:	6123      	str	r3, [r4, #16]
 80093f2:	4615      	mov	r5, r2
 80093f4:	e7ba      	b.n	800936c <_printf_i+0x150>
 80093f6:	682b      	ldr	r3, [r5, #0]
 80093f8:	1d1a      	adds	r2, r3, #4
 80093fa:	602a      	str	r2, [r5, #0]
 80093fc:	681d      	ldr	r5, [r3, #0]
 80093fe:	6862      	ldr	r2, [r4, #4]
 8009400:	2100      	movs	r1, #0
 8009402:	4628      	mov	r0, r5
 8009404:	f7f6 fef4 	bl	80001f0 <memchr>
 8009408:	b108      	cbz	r0, 800940e <_printf_i+0x1f2>
 800940a:	1b40      	subs	r0, r0, r5
 800940c:	6060      	str	r0, [r4, #4]
 800940e:	6863      	ldr	r3, [r4, #4]
 8009410:	6123      	str	r3, [r4, #16]
 8009412:	2300      	movs	r3, #0
 8009414:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009418:	e7a8      	b.n	800936c <_printf_i+0x150>
 800941a:	6923      	ldr	r3, [r4, #16]
 800941c:	462a      	mov	r2, r5
 800941e:	4649      	mov	r1, r9
 8009420:	4640      	mov	r0, r8
 8009422:	47d0      	blx	sl
 8009424:	3001      	adds	r0, #1
 8009426:	d0ab      	beq.n	8009380 <_printf_i+0x164>
 8009428:	6823      	ldr	r3, [r4, #0]
 800942a:	079b      	lsls	r3, r3, #30
 800942c:	d413      	bmi.n	8009456 <_printf_i+0x23a>
 800942e:	68e0      	ldr	r0, [r4, #12]
 8009430:	9b03      	ldr	r3, [sp, #12]
 8009432:	4298      	cmp	r0, r3
 8009434:	bfb8      	it	lt
 8009436:	4618      	movlt	r0, r3
 8009438:	e7a4      	b.n	8009384 <_printf_i+0x168>
 800943a:	2301      	movs	r3, #1
 800943c:	4632      	mov	r2, r6
 800943e:	4649      	mov	r1, r9
 8009440:	4640      	mov	r0, r8
 8009442:	47d0      	blx	sl
 8009444:	3001      	adds	r0, #1
 8009446:	d09b      	beq.n	8009380 <_printf_i+0x164>
 8009448:	3501      	adds	r5, #1
 800944a:	68e3      	ldr	r3, [r4, #12]
 800944c:	9903      	ldr	r1, [sp, #12]
 800944e:	1a5b      	subs	r3, r3, r1
 8009450:	42ab      	cmp	r3, r5
 8009452:	dcf2      	bgt.n	800943a <_printf_i+0x21e>
 8009454:	e7eb      	b.n	800942e <_printf_i+0x212>
 8009456:	2500      	movs	r5, #0
 8009458:	f104 0619 	add.w	r6, r4, #25
 800945c:	e7f5      	b.n	800944a <_printf_i+0x22e>
 800945e:	bf00      	nop
 8009460:	08009959 	.word	0x08009959
 8009464:	0800996a 	.word	0x0800996a

08009468 <_sbrk_r>:
 8009468:	b538      	push	{r3, r4, r5, lr}
 800946a:	4d06      	ldr	r5, [pc, #24]	; (8009484 <_sbrk_r+0x1c>)
 800946c:	2300      	movs	r3, #0
 800946e:	4604      	mov	r4, r0
 8009470:	4608      	mov	r0, r1
 8009472:	602b      	str	r3, [r5, #0]
 8009474:	f7f9 f940 	bl	80026f8 <_sbrk>
 8009478:	1c43      	adds	r3, r0, #1
 800947a:	d102      	bne.n	8009482 <_sbrk_r+0x1a>
 800947c:	682b      	ldr	r3, [r5, #0]
 800947e:	b103      	cbz	r3, 8009482 <_sbrk_r+0x1a>
 8009480:	6023      	str	r3, [r4, #0]
 8009482:	bd38      	pop	{r3, r4, r5, pc}
 8009484:	20000ab8 	.word	0x20000ab8

08009488 <__sread>:
 8009488:	b510      	push	{r4, lr}
 800948a:	460c      	mov	r4, r1
 800948c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009490:	f000 f8f8 	bl	8009684 <_read_r>
 8009494:	2800      	cmp	r0, #0
 8009496:	bfab      	itete	ge
 8009498:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800949a:	89a3      	ldrhlt	r3, [r4, #12]
 800949c:	181b      	addge	r3, r3, r0
 800949e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80094a2:	bfac      	ite	ge
 80094a4:	6563      	strge	r3, [r4, #84]	; 0x54
 80094a6:	81a3      	strhlt	r3, [r4, #12]
 80094a8:	bd10      	pop	{r4, pc}

080094aa <__swrite>:
 80094aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80094ae:	461f      	mov	r7, r3
 80094b0:	898b      	ldrh	r3, [r1, #12]
 80094b2:	05db      	lsls	r3, r3, #23
 80094b4:	4605      	mov	r5, r0
 80094b6:	460c      	mov	r4, r1
 80094b8:	4616      	mov	r6, r2
 80094ba:	d505      	bpl.n	80094c8 <__swrite+0x1e>
 80094bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80094c0:	2302      	movs	r3, #2
 80094c2:	2200      	movs	r2, #0
 80094c4:	f000 f868 	bl	8009598 <_lseek_r>
 80094c8:	89a3      	ldrh	r3, [r4, #12]
 80094ca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80094ce:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80094d2:	81a3      	strh	r3, [r4, #12]
 80094d4:	4632      	mov	r2, r6
 80094d6:	463b      	mov	r3, r7
 80094d8:	4628      	mov	r0, r5
 80094da:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80094de:	f000 b817 	b.w	8009510 <_write_r>

080094e2 <__sseek>:
 80094e2:	b510      	push	{r4, lr}
 80094e4:	460c      	mov	r4, r1
 80094e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80094ea:	f000 f855 	bl	8009598 <_lseek_r>
 80094ee:	1c43      	adds	r3, r0, #1
 80094f0:	89a3      	ldrh	r3, [r4, #12]
 80094f2:	bf15      	itete	ne
 80094f4:	6560      	strne	r0, [r4, #84]	; 0x54
 80094f6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80094fa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80094fe:	81a3      	strheq	r3, [r4, #12]
 8009500:	bf18      	it	ne
 8009502:	81a3      	strhne	r3, [r4, #12]
 8009504:	bd10      	pop	{r4, pc}

08009506 <__sclose>:
 8009506:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800950a:	f000 b813 	b.w	8009534 <_close_r>
	...

08009510 <_write_r>:
 8009510:	b538      	push	{r3, r4, r5, lr}
 8009512:	4d07      	ldr	r5, [pc, #28]	; (8009530 <_write_r+0x20>)
 8009514:	4604      	mov	r4, r0
 8009516:	4608      	mov	r0, r1
 8009518:	4611      	mov	r1, r2
 800951a:	2200      	movs	r2, #0
 800951c:	602a      	str	r2, [r5, #0]
 800951e:	461a      	mov	r2, r3
 8009520:	f7f9 f899 	bl	8002656 <_write>
 8009524:	1c43      	adds	r3, r0, #1
 8009526:	d102      	bne.n	800952e <_write_r+0x1e>
 8009528:	682b      	ldr	r3, [r5, #0]
 800952a:	b103      	cbz	r3, 800952e <_write_r+0x1e>
 800952c:	6023      	str	r3, [r4, #0]
 800952e:	bd38      	pop	{r3, r4, r5, pc}
 8009530:	20000ab8 	.word	0x20000ab8

08009534 <_close_r>:
 8009534:	b538      	push	{r3, r4, r5, lr}
 8009536:	4d06      	ldr	r5, [pc, #24]	; (8009550 <_close_r+0x1c>)
 8009538:	2300      	movs	r3, #0
 800953a:	4604      	mov	r4, r0
 800953c:	4608      	mov	r0, r1
 800953e:	602b      	str	r3, [r5, #0]
 8009540:	f7f9 f8a5 	bl	800268e <_close>
 8009544:	1c43      	adds	r3, r0, #1
 8009546:	d102      	bne.n	800954e <_close_r+0x1a>
 8009548:	682b      	ldr	r3, [r5, #0]
 800954a:	b103      	cbz	r3, 800954e <_close_r+0x1a>
 800954c:	6023      	str	r3, [r4, #0]
 800954e:	bd38      	pop	{r3, r4, r5, pc}
 8009550:	20000ab8 	.word	0x20000ab8

08009554 <_fstat_r>:
 8009554:	b538      	push	{r3, r4, r5, lr}
 8009556:	4d07      	ldr	r5, [pc, #28]	; (8009574 <_fstat_r+0x20>)
 8009558:	2300      	movs	r3, #0
 800955a:	4604      	mov	r4, r0
 800955c:	4608      	mov	r0, r1
 800955e:	4611      	mov	r1, r2
 8009560:	602b      	str	r3, [r5, #0]
 8009562:	f7f9 f8a0 	bl	80026a6 <_fstat>
 8009566:	1c43      	adds	r3, r0, #1
 8009568:	d102      	bne.n	8009570 <_fstat_r+0x1c>
 800956a:	682b      	ldr	r3, [r5, #0]
 800956c:	b103      	cbz	r3, 8009570 <_fstat_r+0x1c>
 800956e:	6023      	str	r3, [r4, #0]
 8009570:	bd38      	pop	{r3, r4, r5, pc}
 8009572:	bf00      	nop
 8009574:	20000ab8 	.word	0x20000ab8

08009578 <_isatty_r>:
 8009578:	b538      	push	{r3, r4, r5, lr}
 800957a:	4d06      	ldr	r5, [pc, #24]	; (8009594 <_isatty_r+0x1c>)
 800957c:	2300      	movs	r3, #0
 800957e:	4604      	mov	r4, r0
 8009580:	4608      	mov	r0, r1
 8009582:	602b      	str	r3, [r5, #0]
 8009584:	f7f9 f89f 	bl	80026c6 <_isatty>
 8009588:	1c43      	adds	r3, r0, #1
 800958a:	d102      	bne.n	8009592 <_isatty_r+0x1a>
 800958c:	682b      	ldr	r3, [r5, #0]
 800958e:	b103      	cbz	r3, 8009592 <_isatty_r+0x1a>
 8009590:	6023      	str	r3, [r4, #0]
 8009592:	bd38      	pop	{r3, r4, r5, pc}
 8009594:	20000ab8 	.word	0x20000ab8

08009598 <_lseek_r>:
 8009598:	b538      	push	{r3, r4, r5, lr}
 800959a:	4d07      	ldr	r5, [pc, #28]	; (80095b8 <_lseek_r+0x20>)
 800959c:	4604      	mov	r4, r0
 800959e:	4608      	mov	r0, r1
 80095a0:	4611      	mov	r1, r2
 80095a2:	2200      	movs	r2, #0
 80095a4:	602a      	str	r2, [r5, #0]
 80095a6:	461a      	mov	r2, r3
 80095a8:	f7f9 f898 	bl	80026dc <_lseek>
 80095ac:	1c43      	adds	r3, r0, #1
 80095ae:	d102      	bne.n	80095b6 <_lseek_r+0x1e>
 80095b0:	682b      	ldr	r3, [r5, #0]
 80095b2:	b103      	cbz	r3, 80095b6 <_lseek_r+0x1e>
 80095b4:	6023      	str	r3, [r4, #0]
 80095b6:	bd38      	pop	{r3, r4, r5, pc}
 80095b8:	20000ab8 	.word	0x20000ab8

080095bc <memcpy>:
 80095bc:	440a      	add	r2, r1
 80095be:	4291      	cmp	r1, r2
 80095c0:	f100 33ff 	add.w	r3, r0, #4294967295
 80095c4:	d100      	bne.n	80095c8 <memcpy+0xc>
 80095c6:	4770      	bx	lr
 80095c8:	b510      	push	{r4, lr}
 80095ca:	f811 4b01 	ldrb.w	r4, [r1], #1
 80095ce:	f803 4f01 	strb.w	r4, [r3, #1]!
 80095d2:	4291      	cmp	r1, r2
 80095d4:	d1f9      	bne.n	80095ca <memcpy+0xe>
 80095d6:	bd10      	pop	{r4, pc}

080095d8 <memmove>:
 80095d8:	4288      	cmp	r0, r1
 80095da:	b510      	push	{r4, lr}
 80095dc:	eb01 0402 	add.w	r4, r1, r2
 80095e0:	d902      	bls.n	80095e8 <memmove+0x10>
 80095e2:	4284      	cmp	r4, r0
 80095e4:	4623      	mov	r3, r4
 80095e6:	d807      	bhi.n	80095f8 <memmove+0x20>
 80095e8:	1e43      	subs	r3, r0, #1
 80095ea:	42a1      	cmp	r1, r4
 80095ec:	d008      	beq.n	8009600 <memmove+0x28>
 80095ee:	f811 2b01 	ldrb.w	r2, [r1], #1
 80095f2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80095f6:	e7f8      	b.n	80095ea <memmove+0x12>
 80095f8:	4402      	add	r2, r0
 80095fa:	4601      	mov	r1, r0
 80095fc:	428a      	cmp	r2, r1
 80095fe:	d100      	bne.n	8009602 <memmove+0x2a>
 8009600:	bd10      	pop	{r4, pc}
 8009602:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009606:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800960a:	e7f7      	b.n	80095fc <memmove+0x24>

0800960c <__malloc_lock>:
 800960c:	4801      	ldr	r0, [pc, #4]	; (8009614 <__malloc_lock+0x8>)
 800960e:	f7ff b999 	b.w	8008944 <__retarget_lock_acquire_recursive>
 8009612:	bf00      	nop
 8009614:	20000aac 	.word	0x20000aac

08009618 <__malloc_unlock>:
 8009618:	4801      	ldr	r0, [pc, #4]	; (8009620 <__malloc_unlock+0x8>)
 800961a:	f7ff b994 	b.w	8008946 <__retarget_lock_release_recursive>
 800961e:	bf00      	nop
 8009620:	20000aac 	.word	0x20000aac

08009624 <_realloc_r>:
 8009624:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009628:	4680      	mov	r8, r0
 800962a:	4614      	mov	r4, r2
 800962c:	460e      	mov	r6, r1
 800962e:	b921      	cbnz	r1, 800963a <_realloc_r+0x16>
 8009630:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009634:	4611      	mov	r1, r2
 8009636:	f7ff ba59 	b.w	8008aec <_malloc_r>
 800963a:	b92a      	cbnz	r2, 8009648 <_realloc_r+0x24>
 800963c:	f7ff f9ea 	bl	8008a14 <_free_r>
 8009640:	4625      	mov	r5, r4
 8009642:	4628      	mov	r0, r5
 8009644:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009648:	f000 f82e 	bl	80096a8 <_malloc_usable_size_r>
 800964c:	4284      	cmp	r4, r0
 800964e:	4607      	mov	r7, r0
 8009650:	d802      	bhi.n	8009658 <_realloc_r+0x34>
 8009652:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009656:	d812      	bhi.n	800967e <_realloc_r+0x5a>
 8009658:	4621      	mov	r1, r4
 800965a:	4640      	mov	r0, r8
 800965c:	f7ff fa46 	bl	8008aec <_malloc_r>
 8009660:	4605      	mov	r5, r0
 8009662:	2800      	cmp	r0, #0
 8009664:	d0ed      	beq.n	8009642 <_realloc_r+0x1e>
 8009666:	42bc      	cmp	r4, r7
 8009668:	4622      	mov	r2, r4
 800966a:	4631      	mov	r1, r6
 800966c:	bf28      	it	cs
 800966e:	463a      	movcs	r2, r7
 8009670:	f7ff ffa4 	bl	80095bc <memcpy>
 8009674:	4631      	mov	r1, r6
 8009676:	4640      	mov	r0, r8
 8009678:	f7ff f9cc 	bl	8008a14 <_free_r>
 800967c:	e7e1      	b.n	8009642 <_realloc_r+0x1e>
 800967e:	4635      	mov	r5, r6
 8009680:	e7df      	b.n	8009642 <_realloc_r+0x1e>
	...

08009684 <_read_r>:
 8009684:	b538      	push	{r3, r4, r5, lr}
 8009686:	4d07      	ldr	r5, [pc, #28]	; (80096a4 <_read_r+0x20>)
 8009688:	4604      	mov	r4, r0
 800968a:	4608      	mov	r0, r1
 800968c:	4611      	mov	r1, r2
 800968e:	2200      	movs	r2, #0
 8009690:	602a      	str	r2, [r5, #0]
 8009692:	461a      	mov	r2, r3
 8009694:	f7f8 ffc2 	bl	800261c <_read>
 8009698:	1c43      	adds	r3, r0, #1
 800969a:	d102      	bne.n	80096a2 <_read_r+0x1e>
 800969c:	682b      	ldr	r3, [r5, #0]
 800969e:	b103      	cbz	r3, 80096a2 <_read_r+0x1e>
 80096a0:	6023      	str	r3, [r4, #0]
 80096a2:	bd38      	pop	{r3, r4, r5, pc}
 80096a4:	20000ab8 	.word	0x20000ab8

080096a8 <_malloc_usable_size_r>:
 80096a8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80096ac:	1f18      	subs	r0, r3, #4
 80096ae:	2b00      	cmp	r3, #0
 80096b0:	bfbc      	itt	lt
 80096b2:	580b      	ldrlt	r3, [r1, r0]
 80096b4:	18c0      	addlt	r0, r0, r3
 80096b6:	4770      	bx	lr

080096b8 <_init>:
 80096b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80096ba:	bf00      	nop
 80096bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80096be:	bc08      	pop	{r3}
 80096c0:	469e      	mov	lr, r3
 80096c2:	4770      	bx	lr

080096c4 <_fini>:
 80096c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80096c6:	bf00      	nop
 80096c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80096ca:	bc08      	pop	{r3}
 80096cc:	469e      	mov	lr, r3
 80096ce:	4770      	bx	lr
