#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Wed May 29 22:34:47 2024
# Process ID: 19888
# Current directory: C:/AMD_Vivado/Vivado_Projects/AES_Encryption
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23384 C:\AMD_Vivado\Vivado_Projects\AES_Encryption\AES_Encryption.xpr
# Log file: C:/AMD_Vivado/Vivado_Projects/AES_Encryption/vivado.log
# Journal file: C:/AMD_Vivado/Vivado_Projects/AES_Encryption\vivado.jou
# Running On: HARSHA-2003, OS: Windows, CPU Frequency: 3302 MHz, CPU Physical cores: 4, Host memory: 16952 MB
#-----------------------------------------------------------
start_gui
open_project C:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.xpr
WARNING: [Board 49-91] Board repository path 'C:/Users/Harsha' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'c:/Users/Harsha' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'C:/AMD_Vivado/Vivado_Projects/Low_power_AAT/B' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'C:/AMD_Vivado/Vivado_Projects/Low_power_AAT/J/AppData/Roaming/Xilinx/Vivado/_Point_Adder/_Point_Adder/B' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'C:/AMD_Vivado/Vivado_Projects/Low_power_AAT/J/AppData/Roaming/Xilinx/Vivado/_Point_Adder/_Point_Adder/J/AppData/Roaming/Xilinx/Vivado/B' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'C:/AMD_Vivado/Vivado_Projects/Low_power_AAT/J/AppData/Roaming/Xilinx/Vivado/_Point_Adder/_Point_Adder/J/AppData/Roaming/Xilinx/Vivado/J/Desktop/Signachip/Floating' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'C:/AMD_Vivado/Vivado_Projects/Low_power_AAT/J/AppData/Roaming/Xilinx/Vivado/_Point_Adder/_Point_Adder/J/AppData/Roaming/Xilinx/Vivado/Point' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'C:/AMD_Vivado/Vivado_Projects/Low_power_AAT/J/AppData/Roaming/Xilinx/Vivado/_Point_Adder/_Point_Adder/J/AppData/Roaming/Xilinx/Vivado/Multiplier/B' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'C:/AMD_Vivado/Vivado_Projects/Low_power_AAT/J/AppData/Roaming/Xilinx/Vivado/_Point_Adder/_Point_Adder/J/AppData/Roaming/Xilinx/Vivado/Multiplier/J/Desktop/Signachip/FPM' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'C:/AMD_Vivado/Vivado_Projects/Low_power_AAT/J/AppData/Roaming/Xilinx/Vivado/_Point_Adder/_Point_Adder/J/AppData/Roaming/Xilinx/Vivado/Multiplier/2/B' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'C:/AMD_Vivado/Vivado_Projects/Low_power_AAT/J/AppData/Roaming/Xilinx/Vivado/_Point_Adder/_Point_Adder/J/AppData/Roaming/Xilinx/Vivado/Multiplier/2/J/AppData/Roaming/Xilinx/Vivado/B' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'C:/AMD_Vivado/Vivado_Projects/Low_power_AAT/J/AppData/Roaming/Xilinx/Vivado/_Point_Adder/_Point_Adder/J/AppData/Roaming/Xilinx/Vivado/Multiplier/2/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/B' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'C:/AMD_Vivado/Vivado_Projects/Low_power_AAT/J/AppData/Roaming/Xilinx/Vivado/_Point_Adder/_Point_Adder/J/AppData/Roaming/Xilinx/Vivado/Multiplier/2/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/B' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'C:/AMD_Vivado/Vivado_Projects/Low_power_AAT/J/AppData/Roaming/Xilinx/Vivado/_Point_Adder/_Point_Adder/J/AppData/Roaming/Xilinx/Vivado/Multiplier/2/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/B' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'C:/AMD_Vivado/Vivado_Projects/Low_power_AAT/J/AppData/Roaming/Xilinx/Vivado/_Point_Adder/_Point_Adder/J/AppData/Roaming/Xilinx/Vivado/Multiplier/2/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/B' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'C:/AMD_Vivado/Vivado_Projects/Low_power_AAT/J/AppData/Roaming/Xilinx/Vivado/_Point_Adder/_Point_Adder/J/AppData/Roaming/Xilinx/Vivado/Multiplier/2/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/B' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'C:/AMD_Vivado/Vivado_Projects/Low_power_AAT/J/AppData/Roaming/Xilinx/Vivado/_Point_Adder/_Point_Adder/J/AppData/Roaming/Xilinx/Vivado/Multiplier/2/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/B' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'C:/AMD_Vivado/Vivado_Projects/Low_power_AAT/J/AppData/Roaming/Xilinx/Vivado/_Point_Adder/_Point_Adder/J/AppData/Roaming/Xilinx/Vivado/Multiplier/2/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/B' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'C:/AMD_Vivado/Vivado_Projects/Low_power_AAT/J/AppData/Roaming/Xilinx/Vivado/_Point_Adder/_Point_Adder/J/AppData/Roaming/Xilinx/Vivado/Multiplier/2/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/B' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'C:/AMD_Vivado/Vivado_Projects/Low_power_AAT/J/AppData/Roaming/Xilinx/Vivado/_Point_Adder/_Point_Adder/J/AppData/Roaming/Xilinx/Vivado/Multiplier/2/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/B' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'C:/AMD_Vivado/Vivado_Projects/Low_power_AAT/J/AppData/Roaming/Xilinx/Vivado/_Point_Adder/_Point_Adder/J/AppData/Roaming/Xilinx/Vivado/Multiplier/2/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/B' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'C:/AMD_Vivado/Vivado_Projects/Low_power_AAT/J/AppData/Roaming/Xilinx/Vivado/_Point_Adder/_Point_Adder/J/AppData/Roaming/Xilinx/Vivado/Multiplier/2/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/B' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'C:/AMD_Vivado/Vivado_Projects/Low_power_AAT/J/AppData/Roaming/Xilinx/Vivado/_Point_Adder/_Point_Adder/J/AppData/Roaming/Xilinx/Vivado/Multiplier/2/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/B' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'C:/AMD_Vivado/Vivado_Projects/Low_power_AAT/J/AppData/Roaming/Xilinx/Vivado/_Point_Adder/_Point_Adder/J/AppData/Roaming/Xilinx/Vivado/Multiplier/2/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/2023.2/xhub/board_store/xilinx_board_store' does not exist, it will not be used to search board files.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/AMD_Vivado/Vivado_Projects/ip_repo/AES_AXI_NEW_1_0'.
WARNING: [Board 49-91] Board repository path 'C:/Users/Harsha' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'c:/Users/Harsha' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'C:/AMD_Vivado/Vivado_Projects/Low_power_AAT/B' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'C:/AMD_Vivado/Vivado_Projects/Low_power_AAT/J/AppData/Roaming/Xilinx/Vivado/_Point_Adder/_Point_Adder/B' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'C:/AMD_Vivado/Vivado_Projects/Low_power_AAT/J/AppData/Roaming/Xilinx/Vivado/_Point_Adder/_Point_Adder/J/AppData/Roaming/Xilinx/Vivado/B' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'C:/AMD_Vivado/Vivado_Projects/Low_power_AAT/J/AppData/Roaming/Xilinx/Vivado/_Point_Adder/_Point_Adder/J/AppData/Roaming/Xilinx/Vivado/J/Desktop/Signachip/Floating' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'C:/AMD_Vivado/Vivado_Projects/Low_power_AAT/J/AppData/Roaming/Xilinx/Vivado/_Point_Adder/_Point_Adder/J/AppData/Roaming/Xilinx/Vivado/Point' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'C:/AMD_Vivado/Vivado_Projects/Low_power_AAT/J/AppData/Roaming/Xilinx/Vivado/_Point_Adder/_Point_Adder/J/AppData/Roaming/Xilinx/Vivado/Multiplier/B' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'C:/AMD_Vivado/Vivado_Projects/Low_power_AAT/J/AppData/Roaming/Xilinx/Vivado/_Point_Adder/_Point_Adder/J/AppData/Roaming/Xilinx/Vivado/Multiplier/J/Desktop/Signachip/FPM' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'C:/AMD_Vivado/Vivado_Projects/Low_power_AAT/J/AppData/Roaming/Xilinx/Vivado/_Point_Adder/_Point_Adder/J/AppData/Roaming/Xilinx/Vivado/Multiplier/2/B' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'C:/AMD_Vivado/Vivado_Projects/Low_power_AAT/J/AppData/Roaming/Xilinx/Vivado/_Point_Adder/_Point_Adder/J/AppData/Roaming/Xilinx/Vivado/Multiplier/2/J/AppData/Roaming/Xilinx/Vivado/B' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'C:/AMD_Vivado/Vivado_Projects/Low_power_AAT/J/AppData/Roaming/Xilinx/Vivado/_Point_Adder/_Point_Adder/J/AppData/Roaming/Xilinx/Vivado/Multiplier/2/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/B' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'C:/AMD_Vivado/Vivado_Projects/Low_power_AAT/J/AppData/Roaming/Xilinx/Vivado/_Point_Adder/_Point_Adder/J/AppData/Roaming/Xilinx/Vivado/Multiplier/2/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/B' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'C:/AMD_Vivado/Vivado_Projects/Low_power_AAT/J/AppData/Roaming/Xilinx/Vivado/_Point_Adder/_Point_Adder/J/AppData/Roaming/Xilinx/Vivado/Multiplier/2/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/B' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'C:/AMD_Vivado/Vivado_Projects/Low_power_AAT/J/AppData/Roaming/Xilinx/Vivado/_Point_Adder/_Point_Adder/J/AppData/Roaming/Xilinx/Vivado/Multiplier/2/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/B' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'C:/AMD_Vivado/Vivado_Projects/Low_power_AAT/J/AppData/Roaming/Xilinx/Vivado/_Point_Adder/_Point_Adder/J/AppData/Roaming/Xilinx/Vivado/Multiplier/2/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/B' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'C:/AMD_Vivado/Vivado_Projects/Low_power_AAT/J/AppData/Roaming/Xilinx/Vivado/_Point_Adder/_Point_Adder/J/AppData/Roaming/Xilinx/Vivado/Multiplier/2/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/B' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'C:/AMD_Vivado/Vivado_Projects/Low_power_AAT/J/AppData/Roaming/Xilinx/Vivado/_Point_Adder/_Point_Adder/J/AppData/Roaming/Xilinx/Vivado/Multiplier/2/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/B' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'C:/AMD_Vivado/Vivado_Projects/Low_power_AAT/J/AppData/Roaming/Xilinx/Vivado/_Point_Adder/_Point_Adder/J/AppData/Roaming/Xilinx/Vivado/Multiplier/2/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/B' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'C:/AMD_Vivado/Vivado_Projects/Low_power_AAT/J/AppData/Roaming/Xilinx/Vivado/_Point_Adder/_Point_Adder/J/AppData/Roaming/Xilinx/Vivado/Multiplier/2/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/B' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'C:/AMD_Vivado/Vivado_Projects/Low_power_AAT/J/AppData/Roaming/Xilinx/Vivado/_Point_Adder/_Point_Adder/J/AppData/Roaming/Xilinx/Vivado/Multiplier/2/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/B' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'C:/AMD_Vivado/Vivado_Projects/Low_power_AAT/J/AppData/Roaming/Xilinx/Vivado/_Point_Adder/_Point_Adder/J/AppData/Roaming/Xilinx/Vivado/Multiplier/2/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/B' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'C:/AMD_Vivado/Vivado_Projects/Low_power_AAT/J/AppData/Roaming/Xilinx/Vivado/_Point_Adder/_Point_Adder/J/AppData/Roaming/Xilinx/Vivado/Multiplier/2/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/B' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'C:/AMD_Vivado/Vivado_Projects/Low_power_AAT/J/AppData/Roaming/Xilinx/Vivado/_Point_Adder/_Point_Adder/J/AppData/Roaming/Xilinx/Vivado/Multiplier/2/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/J/AppData/Roaming/Xilinx/Vivado/2023.2/xhub/board_store/xilinx_board_store' does not exist, it will not be used to search board files.
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx_2/Vivado/2023.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx_2/Vivado/2023.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx_2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx_2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx_2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx_2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx_2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx_2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx_2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx_2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx_2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx_2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx_2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx_2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx_2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx_2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx_2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx_2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx_2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx_2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx_2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx_2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx_2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx_2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx_2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx_2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx_2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx_2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx_2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx_2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx_2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx_2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx_2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx_2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx_2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx_2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx_2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx_2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx_2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx_2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx_2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx_2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx_2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx_2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx_2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx_2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx_2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx_2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx_2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx_2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx_2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx_2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx_2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx_2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx_2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx_2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx_2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx_2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx_2/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:01:30 ; elapsed = 00:01:13 . Memory (MB): peak = 1571.023 ; gain = 482.367
update_compile_order -fileset sources_1
create_bd_design "test_deign"
Wrote  : <C:\AMD_Vivado\Vivado_Projects\AES_Encryption\AES_Encryption.srcs\sources_1\bd\test_deign\test_deign.bd> 
create_bd_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1675.242 ; gain = 76.918
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:AES_AXI_NEW:1.0 AES_AXI_NEW_0
endgroup
open_bd_design {C:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.srcs/sources_1/bd/test_deign/test_deign.bd}
open_bd_design {C:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.srcs/sources_1/bd/test_deign/test_deign.bd}
make_wrapper -files [get_files C:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.srcs/sources_1/bd/test_deign/test_deign.bd] -top
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/AES_AXI_NEW_0/s00_axi_aclk

ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.srcs/sources_1/bd/test_deign/test_deign.bd 
ERROR: [Common 17-39] 'make_wrapper' failed due to earlier errors.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/AES_AXI_NEW_0/S00_AXI} ddr_seg {Auto} intc_ip {/axi_interconnect_0} master_apm {0}}  [get_bd_intf_pins AES_AXI_NEW_0/S00_AXI]
Slave segment '/AES_AXI_NEW_0/S00_AXI/S00_AXI_reg' is being assigned into address space '/processing_system7_0/Data' at <0x43C0_0000 [ 64K ]>.
INFO: [BD 5-455] Automation on '/axi_interconnect_0/ACLK' will not be run, since it is obsolete due to previously run automations
INFO: [BD 5-455] Automation on '/proc_sys_reset_0/ext_reset_in' will not be run, since it is obsolete due to previously run automations
INFO: [BD 5-455] Automation on '/proc_sys_reset_0/slowest_sync_clk' will not be run, since it is obsolete due to previously run automations
endgroup
validate_bd_design
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/axi_interconnect_0/M01_AXI'. Please either complete or remove this path to resolve.
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/axi_interconnect_0/M01_ACLK

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
connect_bd_net [get_bd_pins axi_interconnect_0/M01_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axi_interconnect_0/M01_ARESETN] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
save_bd_design
Wrote  : <C:\AMD_Vivado\Vivado_Projects\AES_Encryption\AES_Encryption.srcs\sources_1\bd\test_deign\test_deign.bd> 
Wrote  : <C:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.srcs/sources_1/bd/test_deign/ui/bd_72ce14c2.ui> 
validate_bd_design
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/axi_interconnect_0/M01_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /proc_sys_reset_0'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
make_wrapper -files [get_files C:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.srcs/sources_1/bd/test_deign/test_deign.bd] -top
INFO: [BD 41-1662] The design 'test_deign.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\AMD_Vivado\Vivado_Projects\AES_Encryption\AES_Encryption.srcs\sources_1\bd\test_deign\test_deign.bd> 
Verilog Output written to : C:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.gen/sources_1/bd/test_deign/synth/test_deign.v
Verilog Output written to : C:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.gen/sources_1/bd/test_deign/sim/test_deign.v
Verilog Output written to : C:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.gen/sources_1/bd/test_deign/hdl/test_deign_wrapper.v
make_wrapper: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2067.855 ; gain = 203.477
add_files -norecurse c:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.gen/sources_1/bd/test_deign/hdl/test_deign_wrapper.v
update_compile_order -fileset sources_1
generate_target all [get_files  C:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.srcs/sources_1/bd/test_deign/test_deign.bd]
INFO: [BD 41-1662] The design 'test_deign.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : C:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.gen/sources_1/bd/test_deign/synth/test_deign.v
Verilog Output written to : C:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.gen/sources_1/bd/test_deign/sim/test_deign.v
Verilog Output written to : C:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.gen/sources_1/bd/test_deign/hdl/test_deign_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block AES_AXI_NEW_0 .
WARNING: [IP_Flow 19-5160] IP 'test_deign_processing_system7_0_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'Verilog' outputs (see project's "simulator_language" property), delivering 'Any Language' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'test_deign_processing_system7_0_0' detected simulation language mismatch. Simulation type 'tlm_dpi' does not support 'Verilog' outputs (see project's "simulator_language" property), delivering 'Any Language' outputs instead.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.gen/sources_1/bd/test_deign/ip/test_deign_auto_pc_1/test_deign_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.gen/sources_1/bd/test_deign/ip/test_deign_auto_pc_0/test_deign_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_pc .
Exporting to file C:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.gen/sources_1/bd/test_deign/hw_handoff/test_deign.hwh
Generated Hardware Definition File C:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.gen/sources_1/bd/test_deign/synth/test_deign.hwdef
generate_target: Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 2138.219 ; gain = 70.363
catch { config_ip_cache -export [get_ips -all test_deign_xbar_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: test_deign_xbar_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 18ce35f3c85e1eb1 to dir: c:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.gen/sources_1/bd/test_deign/ip/test_deign_xbar_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.cache/ip/2023.2/1/8/18ce35f3c85e1eb1/AXI_AES_test_xbar_1.dcp to c:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.gen/sources_1/bd/test_deign/ip/test_deign_xbar_0/test_deign_xbar_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.gen/sources_1/bd/test_deign/ip/test_deign_xbar_0/test_deign_xbar_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.cache/ip/2023.2/1/8/18ce35f3c85e1eb1/AXI_AES_test_xbar_1_sim_netlist.v to c:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.gen/sources_1/bd/test_deign/ip/test_deign_xbar_0/test_deign_xbar_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.gen/sources_1/bd/test_deign/ip/test_deign_xbar_0/test_deign_xbar_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.cache/ip/2023.2/1/8/18ce35f3c85e1eb1/AXI_AES_test_xbar_1_sim_netlist.vhdl to c:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.gen/sources_1/bd/test_deign/ip/test_deign_xbar_0/test_deign_xbar_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.gen/sources_1/bd/test_deign/ip/test_deign_xbar_0/test_deign_xbar_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.cache/ip/2023.2/1/8/18ce35f3c85e1eb1/AXI_AES_test_xbar_1_stub.v to c:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.gen/sources_1/bd/test_deign/ip/test_deign_xbar_0/test_deign_xbar_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.gen/sources_1/bd/test_deign/ip/test_deign_xbar_0/test_deign_xbar_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.cache/ip/2023.2/1/8/18ce35f3c85e1eb1/AXI_AES_test_xbar_1_stub.vhdl to c:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.gen/sources_1/bd/test_deign/ip/test_deign_xbar_0/test_deign_xbar_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.gen/sources_1/bd/test_deign/ip/test_deign_xbar_0/test_deign_xbar_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP test_deign_xbar_0, cache-ID = 18ce35f3c85e1eb1; cache size = 3.107 MB.
catch { config_ip_cache -export [get_ips -all test_deign_proc_sys_reset_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: test_deign_proc_sys_reset_0_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry e292d26ef2c7444c to dir: c:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.gen/sources_1/bd/test_deign/ip/test_deign_proc_sys_reset_0_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.cache/ip/2023.2/e/2/e292d26ef2c7444c/AXI_AES_test_proc_sys_reset_0_1.dcp to c:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.gen/sources_1/bd/test_deign/ip/test_deign_proc_sys_reset_0_0/test_deign_proc_sys_reset_0_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.gen/sources_1/bd/test_deign/ip/test_deign_proc_sys_reset_0_0/test_deign_proc_sys_reset_0_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.cache/ip/2023.2/e/2/e292d26ef2c7444c/AXI_AES_test_proc_sys_reset_0_1_sim_netlist.v to c:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.gen/sources_1/bd/test_deign/ip/test_deign_proc_sys_reset_0_0/test_deign_proc_sys_reset_0_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.gen/sources_1/bd/test_deign/ip/test_deign_proc_sys_reset_0_0/test_deign_proc_sys_reset_0_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.cache/ip/2023.2/e/2/e292d26ef2c7444c/AXI_AES_test_proc_sys_reset_0_1_sim_netlist.vhdl to c:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.gen/sources_1/bd/test_deign/ip/test_deign_proc_sys_reset_0_0/test_deign_proc_sys_reset_0_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.gen/sources_1/bd/test_deign/ip/test_deign_proc_sys_reset_0_0/test_deign_proc_sys_reset_0_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.cache/ip/2023.2/e/2/e292d26ef2c7444c/AXI_AES_test_proc_sys_reset_0_1_stub.v to c:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.gen/sources_1/bd/test_deign/ip/test_deign_proc_sys_reset_0_0/test_deign_proc_sys_reset_0_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.gen/sources_1/bd/test_deign/ip/test_deign_proc_sys_reset_0_0/test_deign_proc_sys_reset_0_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.cache/ip/2023.2/e/2/e292d26ef2c7444c/AXI_AES_test_proc_sys_reset_0_1_stub.vhdl to c:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.gen/sources_1/bd/test_deign/ip/test_deign_proc_sys_reset_0_0/test_deign_proc_sys_reset_0_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.gen/sources_1/bd/test_deign/ip/test_deign_proc_sys_reset_0_0/test_deign_proc_sys_reset_0_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP test_deign_proc_sys_reset_0_0, cache-ID = e292d26ef2c7444c; cache size = 3.107 MB.
catch { config_ip_cache -export [get_ips -all test_deign_auto_pc_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: test_deign_auto_pc_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry e640ebf91d268473 to dir: c:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.gen/sources_1/bd/test_deign/ip/test_deign_auto_pc_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.cache/ip/2023.2/e/6/e640ebf91d268473/AXI_AES_test_auto_pc_1.dcp to c:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.gen/sources_1/bd/test_deign/ip/test_deign_auto_pc_1/test_deign_auto_pc_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.gen/sources_1/bd/test_deign/ip/test_deign_auto_pc_1/test_deign_auto_pc_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.cache/ip/2023.2/e/6/e640ebf91d268473/AXI_AES_test_auto_pc_1_sim_netlist.v to c:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.gen/sources_1/bd/test_deign/ip/test_deign_auto_pc_1/test_deign_auto_pc_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.gen/sources_1/bd/test_deign/ip/test_deign_auto_pc_1/test_deign_auto_pc_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.cache/ip/2023.2/e/6/e640ebf91d268473/AXI_AES_test_auto_pc_1_sim_netlist.vhdl to c:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.gen/sources_1/bd/test_deign/ip/test_deign_auto_pc_1/test_deign_auto_pc_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.gen/sources_1/bd/test_deign/ip/test_deign_auto_pc_1/test_deign_auto_pc_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.cache/ip/2023.2/e/6/e640ebf91d268473/AXI_AES_test_auto_pc_1_stub.v to c:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.gen/sources_1/bd/test_deign/ip/test_deign_auto_pc_1/test_deign_auto_pc_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.gen/sources_1/bd/test_deign/ip/test_deign_auto_pc_1/test_deign_auto_pc_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.cache/ip/2023.2/e/6/e640ebf91d268473/AXI_AES_test_auto_pc_1_stub.vhdl to c:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.gen/sources_1/bd/test_deign/ip/test_deign_auto_pc_1/test_deign_auto_pc_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.gen/sources_1/bd/test_deign/ip/test_deign_auto_pc_1/test_deign_auto_pc_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP test_deign_auto_pc_1, cache-ID = e640ebf91d268473; cache size = 3.107 MB.
catch { config_ip_cache -export [get_ips -all test_deign_auto_pc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: test_deign_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry cd7172f76ad4d825 to dir: c:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.gen/sources_1/bd/test_deign/ip/test_deign_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.cache/ip/2023.2/c/d/cd7172f76ad4d825/AXI_AES_test_auto_pc_0.dcp to c:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.gen/sources_1/bd/test_deign/ip/test_deign_auto_pc_0/test_deign_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.gen/sources_1/bd/test_deign/ip/test_deign_auto_pc_0/test_deign_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.cache/ip/2023.2/c/d/cd7172f76ad4d825/AXI_AES_test_auto_pc_0_sim_netlist.v to c:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.gen/sources_1/bd/test_deign/ip/test_deign_auto_pc_0/test_deign_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.gen/sources_1/bd/test_deign/ip/test_deign_auto_pc_0/test_deign_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.cache/ip/2023.2/c/d/cd7172f76ad4d825/AXI_AES_test_auto_pc_0_sim_netlist.vhdl to c:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.gen/sources_1/bd/test_deign/ip/test_deign_auto_pc_0/test_deign_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.gen/sources_1/bd/test_deign/ip/test_deign_auto_pc_0/test_deign_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.cache/ip/2023.2/c/d/cd7172f76ad4d825/AXI_AES_test_auto_pc_0_stub.v to c:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.gen/sources_1/bd/test_deign/ip/test_deign_auto_pc_0/test_deign_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.gen/sources_1/bd/test_deign/ip/test_deign_auto_pc_0/test_deign_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.cache/ip/2023.2/c/d/cd7172f76ad4d825/AXI_AES_test_auto_pc_0_stub.vhdl to c:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.gen/sources_1/bd/test_deign/ip/test_deign_auto_pc_0/test_deign_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.gen/sources_1/bd/test_deign/ip/test_deign_auto_pc_0/test_deign_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP test_deign_auto_pc_0, cache-ID = cd7172f76ad4d825; cache size = 3.107 MB.
export_ip_user_files -of_objects [get_files C:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.srcs/sources_1/bd/test_deign/test_deign.bd] -no_script -sync -force -quiet
INFO: [Vivado 12-23855] The given sub-design is auto disabled, no action will be taken: 'C:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.srcs/sources_1/bd/test_deign/test_deign.bd'
export_simulation -of_objects [get_files C:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.srcs/sources_1/bd/test_deign/test_deign.bd] -directory C:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.ip_user_files/sim_scripts -ip_user_files_dir C:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.ip_user_files -ipstatic_source_dir C:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.cache/compile_simlib/modelsim} {questa=C:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.cache/compile_simlib/questa} {riviera=C:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.cache/compile_simlib/riviera} {activehdl=C:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
exit
INFO: [Common 17-206] Exiting Vivado at Thu May 30 00:33:46 2024...
