--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml pong_top.twx pong_top.ncd -o pong_top.twr pong_top.pcf -ucf
Basys2.ucf

Design file:              pong_top.ncd
Physical constraint file: pong_top.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 45290 paths analyzed, 821 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.517ns.
--------------------------------------------------------------------------------

Paths for end point rgb_reg_0 (SLICE_X18Y19.F4), 4535 paths
--------------------------------------------------------------------------------
Slack (setup path):     27.483ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_2 (FF)
  Destination:          rgb_reg_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      12.517ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_2 to rgb_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y15.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg<3>
                                                       vga_sync_unit/v_count_reg_2
    SLICE_X28Y13.G4      net (fanout=28)       1.853   vga_sync_unit/v_count_reg<2>
    SLICE_X28Y13.Y       Tilo                  0.660   N92
                                                       graph_unit/Msub_rom_addr_alien_cy<1>11
    SLICE_X28Y13.F3      net (fanout=2)        0.039   graph_unit/Msub_rom_addr_alien_cy<1>
    SLICE_X28Y13.X       Tilo                  0.660   N92
                                                       graph_unit/Mrom_rom_data_alien21_SW2
    SLICE_X29Y14.G4      net (fanout=1)        0.273   N92
    SLICE_X29Y14.Y       Tilo                  0.612   N78
                                                       graph_unit/Mrom_rom_data_alien21
    SLICE_X29Y12.G3      net (fanout=2)        0.271   graph_unit/Mrom_rom_data_alien2
    SLICE_X29Y12.F5      Tif5                  0.759   graph_unit/rom_bit_alien
                                                       graph_unit/Mmux_rom_bit_alien_5
                                                       graph_unit/Mmux_rom_bit_alien_3_f5
    SLICE_X29Y12.FXINA   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_alien_3_f5
    SLICE_X29Y12.Y       Tif6y                 0.451   graph_unit/rom_bit_alien
                                                       graph_unit/Mmux_rom_bit_alien_2_f6
    SLICE_X22Y21.G2      net (fanout=1)        0.905   graph_unit/rom_bit_alien
    SLICE_X22Y21.Y       Tilo                  0.660   N63
                                                       graph_unit/rd_alien_1_on_and0000
    SLICE_X22Y28.G4      net (fanout=4)        0.558   graph_unit/rd_alien_1_on
    SLICE_X22Y28.X       Tif5x                 1.000   N69
                                                       graph_unit/proj1_on_and0000_SW2_F
                                                       graph_unit/proj1_on_and0000_SW2
    SLICE_X20Y20.G3      net (fanout=1)        0.707   N69
    SLICE_X20Y20.Y       Tilo                  0.660   rgb_reg<1>
                                                       rgb_next<0>323_SW0
    SLICE_X18Y18.G1      net (fanout=2)        0.407   N59
    SLICE_X18Y18.Y       Tilo                  0.660   rgb_reg<2>
                                                       rgb_next<0>323
    SLICE_X18Y19.F4      net (fanout=2)        0.039   N4
    SLICE_X18Y19.CLK     Tfck                  0.776   rgb_reg<0>
                                                       rgb_next<0>
                                                       rgb_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     12.517ns (7.465ns logic, 5.052ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     27.512ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_2 (FF)
  Destination:          rgb_reg_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      12.488ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_2 to rgb_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y15.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg<3>
                                                       vga_sync_unit/v_count_reg_2
    SLICE_X28Y13.G4      net (fanout=28)       1.853   vga_sync_unit/v_count_reg<2>
    SLICE_X28Y13.Y       Tilo                  0.660   N92
                                                       graph_unit/Msub_rom_addr_alien_cy<1>11
    SLICE_X28Y13.F3      net (fanout=2)        0.039   graph_unit/Msub_rom_addr_alien_cy<1>
    SLICE_X28Y13.X       Tilo                  0.660   N92
                                                       graph_unit/Mrom_rom_data_alien21_SW2
    SLICE_X29Y14.G4      net (fanout=1)        0.273   N92
    SLICE_X29Y14.Y       Tilo                  0.612   N78
                                                       graph_unit/Mrom_rom_data_alien21
    SLICE_X29Y13.F3      net (fanout=2)        0.242   graph_unit/Mrom_rom_data_alien2
    SLICE_X29Y13.F5      Tif5                  0.759   graph_unit/Mmux_rom_bit_alien_4_f5
                                                       graph_unit/Mmux_rom_bit_alien_51
                                                       graph_unit/Mmux_rom_bit_alien_4_f5
    SLICE_X29Y12.FXINB   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_alien_4_f5
    SLICE_X29Y12.Y       Tif6y                 0.451   graph_unit/rom_bit_alien
                                                       graph_unit/Mmux_rom_bit_alien_2_f6
    SLICE_X22Y21.G2      net (fanout=1)        0.905   graph_unit/rom_bit_alien
    SLICE_X22Y21.Y       Tilo                  0.660   N63
                                                       graph_unit/rd_alien_1_on_and0000
    SLICE_X22Y28.G4      net (fanout=4)        0.558   graph_unit/rd_alien_1_on
    SLICE_X22Y28.X       Tif5x                 1.000   N69
                                                       graph_unit/proj1_on_and0000_SW2_F
                                                       graph_unit/proj1_on_and0000_SW2
    SLICE_X20Y20.G3      net (fanout=1)        0.707   N69
    SLICE_X20Y20.Y       Tilo                  0.660   rgb_reg<1>
                                                       rgb_next<0>323_SW0
    SLICE_X18Y18.G1      net (fanout=2)        0.407   N59
    SLICE_X18Y18.Y       Tilo                  0.660   rgb_reg<2>
                                                       rgb_next<0>323
    SLICE_X18Y19.F4      net (fanout=2)        0.039   N4
    SLICE_X18Y19.CLK     Tfck                  0.776   rgb_reg<0>
                                                       rgb_next<0>
                                                       rgb_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     12.488ns (7.465ns logic, 5.023ns route)
                                                       (59.8% logic, 40.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     27.536ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/h_count_reg_2 (FF)
  Destination:          rgb_reg_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      12.463ns (Levels of Logic = 8)
  Clock Path Skew:      -0.001ns (0.039 - 0.040)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/h_count_reg_2 to rgb_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y18.YQ      Tcko                  0.567   vga_sync_unit/h_count_reg<3>
                                                       vga_sync_unit/h_count_reg_2
    SLICE_X24Y2.G2       net (fanout=24)       2.342   vga_sync_unit/h_count_reg<2>
    SLICE_X24Y2.Y        Tilo                  0.660   graph_unit/rom_data_alien_2_not0000<2>
                                                       graph_unit/Msub_rom_col_alien_2_cy<1>11
    SLICE_X24Y2.F4       net (fanout=1)        0.020   graph_unit/Msub_rom_col_alien_2_cy<1>11/O
    SLICE_X24Y2.X        Tilo                  0.660   graph_unit/rom_data_alien_2_not0000<2>
                                                       graph_unit/rom_data_alien_2_not0000<2>1
    SLICE_X21Y8.BY       net (fanout=1)        1.385   graph_unit/rom_data_alien_2_not0000<2>
    SLICE_X21Y8.Y        Tbyy                  0.737   graph_unit/rom_bit_alien_2
                                                       graph_unit/Mmux_rom_bit_alien_2_2_f6
    SLICE_X22Y8.F3       net (fanout=1)        0.265   graph_unit/rom_bit_alien_2
    SLICE_X22Y8.X        Tilo                  0.660   graph_unit/rd_alien_2_on
                                                       graph_unit/rd_alien_2_on_and0000
    SLICE_X22Y28.BX      net (fanout=4)        1.219   graph_unit/rd_alien_2_on
    SLICE_X22Y28.X       Tbxx                  0.699   N69
                                                       graph_unit/proj1_on_and0000_SW2
    SLICE_X20Y20.G3      net (fanout=1)        0.707   N69
    SLICE_X20Y20.Y       Tilo                  0.660   rgb_reg<1>
                                                       rgb_next<0>323_SW0
    SLICE_X18Y18.G1      net (fanout=2)        0.407   N59
    SLICE_X18Y18.Y       Tilo                  0.660   rgb_reg<2>
                                                       rgb_next<0>323
    SLICE_X18Y19.F4      net (fanout=2)        0.039   N4
    SLICE_X18Y19.CLK     Tfck                  0.776   rgb_reg<0>
                                                       rgb_next<0>
                                                       rgb_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     12.463ns (6.079ns logic, 6.384ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------

Paths for end point rgb_reg_2 (SLICE_X18Y18.F4), 4535 paths
--------------------------------------------------------------------------------
Slack (setup path):     27.483ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_2 (FF)
  Destination:          rgb_reg_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      12.517ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_2 to rgb_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y15.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg<3>
                                                       vga_sync_unit/v_count_reg_2
    SLICE_X28Y13.G4      net (fanout=28)       1.853   vga_sync_unit/v_count_reg<2>
    SLICE_X28Y13.Y       Tilo                  0.660   N92
                                                       graph_unit/Msub_rom_addr_alien_cy<1>11
    SLICE_X28Y13.F3      net (fanout=2)        0.039   graph_unit/Msub_rom_addr_alien_cy<1>
    SLICE_X28Y13.X       Tilo                  0.660   N92
                                                       graph_unit/Mrom_rom_data_alien21_SW2
    SLICE_X29Y14.G4      net (fanout=1)        0.273   N92
    SLICE_X29Y14.Y       Tilo                  0.612   N78
                                                       graph_unit/Mrom_rom_data_alien21
    SLICE_X29Y12.G3      net (fanout=2)        0.271   graph_unit/Mrom_rom_data_alien2
    SLICE_X29Y12.F5      Tif5                  0.759   graph_unit/rom_bit_alien
                                                       graph_unit/Mmux_rom_bit_alien_5
                                                       graph_unit/Mmux_rom_bit_alien_3_f5
    SLICE_X29Y12.FXINA   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_alien_3_f5
    SLICE_X29Y12.Y       Tif6y                 0.451   graph_unit/rom_bit_alien
                                                       graph_unit/Mmux_rom_bit_alien_2_f6
    SLICE_X22Y21.G2      net (fanout=1)        0.905   graph_unit/rom_bit_alien
    SLICE_X22Y21.Y       Tilo                  0.660   N63
                                                       graph_unit/rd_alien_1_on_and0000
    SLICE_X22Y28.G4      net (fanout=4)        0.558   graph_unit/rd_alien_1_on
    SLICE_X22Y28.X       Tif5x                 1.000   N69
                                                       graph_unit/proj1_on_and0000_SW2_F
                                                       graph_unit/proj1_on_and0000_SW2
    SLICE_X20Y20.G3      net (fanout=1)        0.707   N69
    SLICE_X20Y20.Y       Tilo                  0.660   rgb_reg<1>
                                                       rgb_next<0>323_SW0
    SLICE_X18Y18.G1      net (fanout=2)        0.407   N59
    SLICE_X18Y18.Y       Tilo                  0.660   rgb_reg<2>
                                                       rgb_next<0>323
    SLICE_X18Y18.F4      net (fanout=2)        0.039   N4
    SLICE_X18Y18.CLK     Tfck                  0.776   rgb_reg<2>
                                                       rgb_next<2>
                                                       rgb_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     12.517ns (7.465ns logic, 5.052ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     27.512ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_2 (FF)
  Destination:          rgb_reg_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      12.488ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_2 to rgb_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y15.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg<3>
                                                       vga_sync_unit/v_count_reg_2
    SLICE_X28Y13.G4      net (fanout=28)       1.853   vga_sync_unit/v_count_reg<2>
    SLICE_X28Y13.Y       Tilo                  0.660   N92
                                                       graph_unit/Msub_rom_addr_alien_cy<1>11
    SLICE_X28Y13.F3      net (fanout=2)        0.039   graph_unit/Msub_rom_addr_alien_cy<1>
    SLICE_X28Y13.X       Tilo                  0.660   N92
                                                       graph_unit/Mrom_rom_data_alien21_SW2
    SLICE_X29Y14.G4      net (fanout=1)        0.273   N92
    SLICE_X29Y14.Y       Tilo                  0.612   N78
                                                       graph_unit/Mrom_rom_data_alien21
    SLICE_X29Y13.F3      net (fanout=2)        0.242   graph_unit/Mrom_rom_data_alien2
    SLICE_X29Y13.F5      Tif5                  0.759   graph_unit/Mmux_rom_bit_alien_4_f5
                                                       graph_unit/Mmux_rom_bit_alien_51
                                                       graph_unit/Mmux_rom_bit_alien_4_f5
    SLICE_X29Y12.FXINB   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_alien_4_f5
    SLICE_X29Y12.Y       Tif6y                 0.451   graph_unit/rom_bit_alien
                                                       graph_unit/Mmux_rom_bit_alien_2_f6
    SLICE_X22Y21.G2      net (fanout=1)        0.905   graph_unit/rom_bit_alien
    SLICE_X22Y21.Y       Tilo                  0.660   N63
                                                       graph_unit/rd_alien_1_on_and0000
    SLICE_X22Y28.G4      net (fanout=4)        0.558   graph_unit/rd_alien_1_on
    SLICE_X22Y28.X       Tif5x                 1.000   N69
                                                       graph_unit/proj1_on_and0000_SW2_F
                                                       graph_unit/proj1_on_and0000_SW2
    SLICE_X20Y20.G3      net (fanout=1)        0.707   N69
    SLICE_X20Y20.Y       Tilo                  0.660   rgb_reg<1>
                                                       rgb_next<0>323_SW0
    SLICE_X18Y18.G1      net (fanout=2)        0.407   N59
    SLICE_X18Y18.Y       Tilo                  0.660   rgb_reg<2>
                                                       rgb_next<0>323
    SLICE_X18Y18.F4      net (fanout=2)        0.039   N4
    SLICE_X18Y18.CLK     Tfck                  0.776   rgb_reg<2>
                                                       rgb_next<2>
                                                       rgb_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     12.488ns (7.465ns logic, 5.023ns route)
                                                       (59.8% logic, 40.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     27.536ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/h_count_reg_2 (FF)
  Destination:          rgb_reg_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      12.463ns (Levels of Logic = 8)
  Clock Path Skew:      -0.001ns (0.039 - 0.040)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/h_count_reg_2 to rgb_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y18.YQ      Tcko                  0.567   vga_sync_unit/h_count_reg<3>
                                                       vga_sync_unit/h_count_reg_2
    SLICE_X24Y2.G2       net (fanout=24)       2.342   vga_sync_unit/h_count_reg<2>
    SLICE_X24Y2.Y        Tilo                  0.660   graph_unit/rom_data_alien_2_not0000<2>
                                                       graph_unit/Msub_rom_col_alien_2_cy<1>11
    SLICE_X24Y2.F4       net (fanout=1)        0.020   graph_unit/Msub_rom_col_alien_2_cy<1>11/O
    SLICE_X24Y2.X        Tilo                  0.660   graph_unit/rom_data_alien_2_not0000<2>
                                                       graph_unit/rom_data_alien_2_not0000<2>1
    SLICE_X21Y8.BY       net (fanout=1)        1.385   graph_unit/rom_data_alien_2_not0000<2>
    SLICE_X21Y8.Y        Tbyy                  0.737   graph_unit/rom_bit_alien_2
                                                       graph_unit/Mmux_rom_bit_alien_2_2_f6
    SLICE_X22Y8.F3       net (fanout=1)        0.265   graph_unit/rom_bit_alien_2
    SLICE_X22Y8.X        Tilo                  0.660   graph_unit/rd_alien_2_on
                                                       graph_unit/rd_alien_2_on_and0000
    SLICE_X22Y28.BX      net (fanout=4)        1.219   graph_unit/rd_alien_2_on
    SLICE_X22Y28.X       Tbxx                  0.699   N69
                                                       graph_unit/proj1_on_and0000_SW2
    SLICE_X20Y20.G3      net (fanout=1)        0.707   N69
    SLICE_X20Y20.Y       Tilo                  0.660   rgb_reg<1>
                                                       rgb_next<0>323_SW0
    SLICE_X18Y18.G1      net (fanout=2)        0.407   N59
    SLICE_X18Y18.Y       Tilo                  0.660   rgb_reg<2>
                                                       rgb_next<0>323
    SLICE_X18Y18.F4      net (fanout=2)        0.039   N4
    SLICE_X18Y18.CLK     Tfck                  0.776   rgb_reg<2>
                                                       rgb_next<2>
                                                       rgb_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     12.463ns (6.079ns logic, 6.384ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------

Paths for end point rgb_reg_2 (SLICE_X18Y18.F1), 3048 paths
--------------------------------------------------------------------------------
Slack (setup path):     28.351ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/alien_projectil_x_reg_1 (FF)
  Destination:          rgb_reg_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.649ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/alien_projectil_x_reg_1 to rgb_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y35.XQ      Tcko                  0.515   graph_unit/alien_projectil_x_reg<1>
                                                       graph_unit/alien_projectil_x_reg_1
    SLICE_X31Y39.F1      net (fanout=2)        0.684   graph_unit/alien_projectil_x_reg<1>
    SLICE_X31Y39.COUT    Topcyf                1.011   graph_unit/alien_projectil_x_r_addsub0000<1>
                                                       graph_unit/Madd_alien_projectil_x_r_addsub0000_lut<1>_INV_0
                                                       graph_unit/Madd_alien_projectil_x_r_addsub0000_cy<1>
                                                       graph_unit/Madd_alien_projectil_x_r_addsub0000_cy<2>
    SLICE_X31Y40.CIN     net (fanout=1)        0.000   graph_unit/Madd_alien_projectil_x_r_addsub0000_cy<2>
    SLICE_X31Y40.Y       Tciny                 0.756   graph_unit/alien_projectil_x_r_addsub0000<3>
                                                       graph_unit/Madd_alien_projectil_x_r_addsub0000_cy<3>
                                                       graph_unit/Madd_alien_projectil_x_r_addsub0000_xor<4>
    SLICE_X29Y40.F2      net (fanout=1)        0.373   graph_unit/alien_projectil_x_r_addsub0000<4>
    SLICE_X29Y40.Y       Topy                  1.427   graph_unit/alien_projectil_x_r<4>
                                                       graph_unit/Msub_alien_projectil_x_r_lut<4>_INV_0
                                                       graph_unit/Msub_alien_projectil_x_r_cy<4>
                                                       graph_unit/Msub_alien_projectil_x_r_xor<5>
    SLICE_X29Y35.G1      net (fanout=1)        0.847   graph_unit/alien_projectil_x_r<5>
    SLICE_X29Y35.COUT    Topcyg                0.871   graph_unit/Mcompar_alien_projectil_on_cmp_le0001_cy<5>
                                                       graph_unit/Mcompar_alien_projectil_on_cmp_le0001_lut<5>
                                                       graph_unit/Mcompar_alien_projectil_on_cmp_le0001_cy<5>
    SLICE_X29Y36.CIN     net (fanout=1)        0.000   graph_unit/Mcompar_alien_projectil_on_cmp_le0001_cy<5>
    SLICE_X29Y36.COUT    Tbyp                  0.103   graph_unit/Mcompar_alien_projectil_on_cmp_le0001_cy<7>
                                                       graph_unit/Mcompar_alien_projectil_on_cmp_le0001_cy<6>
                                                       graph_unit/Mcompar_alien_projectil_on_cmp_le0001_cy<7>
    SLICE_X29Y37.CIN     net (fanout=1)        0.000   graph_unit/Mcompar_alien_projectil_on_cmp_le0001_cy<7>
    SLICE_X29Y37.COUT    Tbyp                  0.103   graph_unit/alien_projectil_on_cmp_le0001
                                                       graph_unit/Mcompar_alien_projectil_on_cmp_le0001_cy<8>
                                                       graph_unit/Mcompar_alien_projectil_on_cmp_le0001_cy<9>
    SLICE_X23Y27.G3      net (fanout=1)        1.178   graph_unit/alien_projectil_on_cmp_le0001
    SLICE_X23Y27.Y       Tilo                  0.612   graph_unit/alien_projectil_hit_reg
                                                       graph_unit/alien_projectil_on_and0000
    SLICE_X21Y19.F2      net (fanout=5)        1.141   graph_unit/alien_projectil_on
    SLICE_X21Y19.X       Tilo                  0.612   N49
                                                       rgb_next<2>_SW0
    SLICE_X18Y18.F1      net (fanout=1)        0.640   N49
    SLICE_X18Y18.CLK     Tfck                  0.776   rgb_reg<2>
                                                       rgb_next<2>
                                                       rgb_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     11.649ns (6.786ns logic, 4.863ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.420ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/alien_projectil_x_reg_1 (FF)
  Destination:          rgb_reg_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.580ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/alien_projectil_x_reg_1 to rgb_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y35.XQ      Tcko                  0.515   graph_unit/alien_projectil_x_reg<1>
                                                       graph_unit/alien_projectil_x_reg_1
    SLICE_X31Y39.F1      net (fanout=2)        0.684   graph_unit/alien_projectil_x_reg<1>
    SLICE_X31Y39.Y       Topy                  1.427   graph_unit/alien_projectil_x_r_addsub0000<1>
                                                       graph_unit/Madd_alien_projectil_x_r_addsub0000_lut<1>_INV_0
                                                       graph_unit/Madd_alien_projectil_x_r_addsub0000_cy<1>
                                                       graph_unit/Madd_alien_projectil_x_r_addsub0000_xor<2>
    SLICE_X29Y39.F4      net (fanout=1)        0.304   graph_unit/alien_projectil_x_r_addsub0000<2>
    SLICE_X29Y39.COUT    Topcyf                1.011   graph_unit/alien_projectil_x_r<2>
                                                       graph_unit/Msub_alien_projectil_x_r_lut<2>_INV_0
                                                       graph_unit/Msub_alien_projectil_x_r_cy<2>
                                                       graph_unit/Msub_alien_projectil_x_r_cy<3>
    SLICE_X29Y40.CIN     net (fanout=1)        0.000   graph_unit/Msub_alien_projectil_x_r_cy<3>
    SLICE_X29Y40.Y       Tciny                 0.756   graph_unit/alien_projectil_x_r<4>
                                                       graph_unit/Msub_alien_projectil_x_r_cy<4>
                                                       graph_unit/Msub_alien_projectil_x_r_xor<5>
    SLICE_X29Y35.G1      net (fanout=1)        0.847   graph_unit/alien_projectil_x_r<5>
    SLICE_X29Y35.COUT    Topcyg                0.871   graph_unit/Mcompar_alien_projectil_on_cmp_le0001_cy<5>
                                                       graph_unit/Mcompar_alien_projectil_on_cmp_le0001_lut<5>
                                                       graph_unit/Mcompar_alien_projectil_on_cmp_le0001_cy<5>
    SLICE_X29Y36.CIN     net (fanout=1)        0.000   graph_unit/Mcompar_alien_projectil_on_cmp_le0001_cy<5>
    SLICE_X29Y36.COUT    Tbyp                  0.103   graph_unit/Mcompar_alien_projectil_on_cmp_le0001_cy<7>
                                                       graph_unit/Mcompar_alien_projectil_on_cmp_le0001_cy<6>
                                                       graph_unit/Mcompar_alien_projectil_on_cmp_le0001_cy<7>
    SLICE_X29Y37.CIN     net (fanout=1)        0.000   graph_unit/Mcompar_alien_projectil_on_cmp_le0001_cy<7>
    SLICE_X29Y37.COUT    Tbyp                  0.103   graph_unit/alien_projectil_on_cmp_le0001
                                                       graph_unit/Mcompar_alien_projectil_on_cmp_le0001_cy<8>
                                                       graph_unit/Mcompar_alien_projectil_on_cmp_le0001_cy<9>
    SLICE_X23Y27.G3      net (fanout=1)        1.178   graph_unit/alien_projectil_on_cmp_le0001
    SLICE_X23Y27.Y       Tilo                  0.612   graph_unit/alien_projectil_hit_reg
                                                       graph_unit/alien_projectil_on_and0000
    SLICE_X21Y19.F2      net (fanout=5)        1.141   graph_unit/alien_projectil_on
    SLICE_X21Y19.X       Tilo                  0.612   N49
                                                       rgb_next<2>_SW0
    SLICE_X18Y18.F1      net (fanout=1)        0.640   N49
    SLICE_X18Y18.CLK     Tfck                  0.776   rgb_reg<2>
                                                       rgb_next<2>
                                                       rgb_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     11.580ns (6.786ns logic, 4.794ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.435ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/alien_projectil_x_reg_1 (FF)
  Destination:          rgb_reg_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.565ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/alien_projectil_x_reg_1 to rgb_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y35.XQ      Tcko                  0.515   graph_unit/alien_projectil_x_reg<1>
                                                       graph_unit/alien_projectil_x_reg_1
    SLICE_X31Y39.F1      net (fanout=2)        0.684   graph_unit/alien_projectil_x_reg<1>
    SLICE_X31Y39.COUT    Topcyf                1.011   graph_unit/alien_projectil_x_r_addsub0000<1>
                                                       graph_unit/Madd_alien_projectil_x_r_addsub0000_lut<1>_INV_0
                                                       graph_unit/Madd_alien_projectil_x_r_addsub0000_cy<1>
                                                       graph_unit/Madd_alien_projectil_x_r_addsub0000_cy<2>
    SLICE_X31Y40.CIN     net (fanout=1)        0.000   graph_unit/Madd_alien_projectil_x_r_addsub0000_cy<2>
    SLICE_X31Y40.Y       Tciny                 0.756   graph_unit/alien_projectil_x_r_addsub0000<3>
                                                       graph_unit/Madd_alien_projectil_x_r_addsub0000_cy<3>
                                                       graph_unit/Madd_alien_projectil_x_r_addsub0000_xor<4>
    SLICE_X29Y40.F2      net (fanout=1)        0.373   graph_unit/alien_projectil_x_r_addsub0000<4>
    SLICE_X29Y40.COUT    Topcyf                1.011   graph_unit/alien_projectil_x_r<4>
                                                       graph_unit/Msub_alien_projectil_x_r_lut<4>_INV_0
                                                       graph_unit/Msub_alien_projectil_x_r_cy<4>
                                                       graph_unit/Msub_alien_projectil_x_r_cy<5>
    SLICE_X29Y41.CIN     net (fanout=1)        0.000   graph_unit/Msub_alien_projectil_x_r_cy<5>
    SLICE_X29Y41.Y       Tciny                 0.756   graph_unit/alien_projectil_x_r<6>
                                                       graph_unit/Msub_alien_projectil_x_r_cy<6>
                                                       graph_unit/Msub_alien_projectil_x_r_xor<7>
    SLICE_X29Y36.G2      net (fanout=1)        0.526   graph_unit/alien_projectil_x_r<7>
    SLICE_X29Y36.COUT    Topcyg                0.871   graph_unit/Mcompar_alien_projectil_on_cmp_le0001_cy<7>
                                                       graph_unit/Mcompar_alien_projectil_on_cmp_le0001_lut<7>
                                                       graph_unit/Mcompar_alien_projectil_on_cmp_le0001_cy<7>
    SLICE_X29Y37.CIN     net (fanout=1)        0.000   graph_unit/Mcompar_alien_projectil_on_cmp_le0001_cy<7>
    SLICE_X29Y37.COUT    Tbyp                  0.103   graph_unit/alien_projectil_on_cmp_le0001
                                                       graph_unit/Mcompar_alien_projectil_on_cmp_le0001_cy<8>
                                                       graph_unit/Mcompar_alien_projectil_on_cmp_le0001_cy<9>
    SLICE_X23Y27.G3      net (fanout=1)        1.178   graph_unit/alien_projectil_on_cmp_le0001
    SLICE_X23Y27.Y       Tilo                  0.612   graph_unit/alien_projectil_hit_reg
                                                       graph_unit/alien_projectil_on_and0000
    SLICE_X21Y19.F2      net (fanout=5)        1.141   graph_unit/alien_projectil_on
    SLICE_X21Y19.X       Tilo                  0.612   N49
                                                       rgb_next<2>_SW0
    SLICE_X18Y18.F1      net (fanout=1)        0.640   N49
    SLICE_X18Y18.CLK     Tfck                  0.776   rgb_reg<2>
                                                       rgb_next<2>
                                                       rgb_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     11.565ns (7.023ns logic, 4.542ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point keyboard_unit/ps2_code_reg_5 (SLICE_X3Y21.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.822ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_unit/ps2_code_next_5 (FF)
  Destination:          keyboard_unit/ps2_code_reg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.821ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.023 - 0.024)
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: keyboard_unit/ps2_code_next_5 to keyboard_unit/ps2_code_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y23.XQ       Tcko                  0.412   keyboard_unit/ps2_code_next<5>
                                                       keyboard_unit/ps2_code_next_5
    SLICE_X3Y21.BX       net (fanout=1)        0.329   keyboard_unit/ps2_code_next<5>
    SLICE_X3Y21.CLK      Tckdi       (-Th)    -0.080   keyboard_unit/ps2_code_reg<5>
                                                       keyboard_unit/ps2_code_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      0.821ns (0.492ns logic, 0.329ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------

Paths for end point keyboard_unit/ps2_code_reg_6 (SLICE_X2Y24.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.871ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_unit/ps2_code_next_6 (FF)
  Destination:          keyboard_unit/ps2_code_reg_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.871ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: keyboard_unit/ps2_code_next_6 to keyboard_unit/ps2_code_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y25.YQ       Tcko                  0.409   keyboard_unit/ps2_code_next<6>
                                                       keyboard_unit/ps2_code_next_6
    SLICE_X2Y24.BY       net (fanout=1)        0.330   keyboard_unit/ps2_code_next<6>
    SLICE_X2Y24.CLK      Tckdi       (-Th)    -0.132   keyboard_unit/ps2_code_reg<7>
                                                       keyboard_unit/ps2_code_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      0.871ns (0.541ns logic, 0.330ns route)
                                                       (62.1% logic, 37.9% route)

--------------------------------------------------------------------------------

Paths for end point keyboard_unit/ps2_code_reg_4 (SLICE_X3Y21.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.901ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_unit/ps2_code_next_4 (FF)
  Destination:          keyboard_unit/ps2_code_reg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.900ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.023 - 0.024)
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: keyboard_unit/ps2_code_next_4 to keyboard_unit/ps2_code_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y23.YQ       Tcko                  0.454   keyboard_unit/ps2_code_next<5>
                                                       keyboard_unit/ps2_code_next_4
    SLICE_X3Y21.BY       net (fanout=1)        0.329   keyboard_unit/ps2_code_next<4>
    SLICE_X3Y21.CLK      Tckdi       (-Th)    -0.117   keyboard_unit/ps2_code_reg<5>
                                                       keyboard_unit/ps2_code_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      0.900ns (0.571ns logic, 0.329ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: rgb_reg<0>/SR
  Logical resource: rgb_reg_0/SR
  Location pin: SLICE_X18Y19.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.388ns (Trpw)
  Physical resource: rgb_reg<0>/SR
  Logical resource: rgb_reg_0/SR
  Location pin: SLICE_X18Y19.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: rgb_reg<2>/SR
  Logical resource: rgb_reg_2/SR
  Location pin: SLICE_X18Y18.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |   12.517|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 45290 paths, 0 nets, and 2766 connections

Design statistics:
   Minimum period:  12.517ns{1}   (Maximum frequency:  79.891MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Jan 23 03:22:39 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 350 MB



