\hypertarget{struct_u_s_a_r_t___clock_init_type_def}{}\doxysection{USART\+\_\+\+Clock\+Init\+Type\+Def Struct Reference}
\label{struct_u_s_a_r_t___clock_init_type_def}\index{USART\_ClockInitTypeDef@{USART\_ClockInitTypeDef}}


USART Clock declaration structure for its registers.  




{\ttfamily \#include \char`\"{}COTS/\+MCAL/\+UART/\+UART\+\_\+interface.\+h\char`\"{}}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}} \mbox{\hyperlink{struct_u_s_a_r_t___clock_init_type_def_a0fdb99d837deb1ce696f2324fd6abc02}{Clock\+Output}}
\begin{DoxyCompactList}\small\item\em USART Clock Enable. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}} \mbox{\hyperlink{struct_u_s_a_r_t___clock_init_type_def_a196a11a0546d1589d06e484d0d92e093}{Clock\+Polarity}}
\begin{DoxyCompactList}\small\item\em USART Clock Polarity. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}} \mbox{\hyperlink{struct_u_s_a_r_t___clock_init_type_def_a86c0c9aaf06dd093b727020851b18258}{Clock\+Phase}}
\begin{DoxyCompactList}\small\item\em USART Clock Phase. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}} \mbox{\hyperlink{struct_u_s_a_r_t___clock_init_type_def_a310fd344063c5472789d02c1f5732aa6}{Last\+Bit\+Clock\+Pulse}}
\begin{DoxyCompactList}\small\item\em USART Last Bit Clock Pulse. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
USART Clock declaration structure for its registers. 

Definition at line \mbox{\hyperlink{_u_a_r_t__interface_8h_source_l00149}{149}} of file \mbox{\hyperlink{_u_a_r_t__interface_8h_source}{UART\+\_\+interface.\+h}}.



\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_u_s_a_r_t___clock_init_type_def_a0fdb99d837deb1ce696f2324fd6abc02}\label{struct_u_s_a_r_t___clock_init_type_def_a0fdb99d837deb1ce696f2324fd6abc02}} 
\index{USART\_ClockInitTypeDef@{USART\_ClockInitTypeDef}!ClockOutput@{ClockOutput}}
\index{ClockOutput@{ClockOutput}!USART\_ClockInitTypeDef@{USART\_ClockInitTypeDef}}
\doxysubsubsection{\texorpdfstring{ClockOutput}{ClockOutput}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}} Clock\+Output}



USART Clock Enable. 



Definition at line \mbox{\hyperlink{_u_a_r_t__interface_8h_source_l00154}{154}} of file \mbox{\hyperlink{_u_a_r_t__interface_8h_source}{UART\+\_\+interface.\+h}}.

\mbox{\Hypertarget{struct_u_s_a_r_t___clock_init_type_def_a196a11a0546d1589d06e484d0d92e093}\label{struct_u_s_a_r_t___clock_init_type_def_a196a11a0546d1589d06e484d0d92e093}} 
\index{USART\_ClockInitTypeDef@{USART\_ClockInitTypeDef}!ClockPolarity@{ClockPolarity}}
\index{ClockPolarity@{ClockPolarity}!USART\_ClockInitTypeDef@{USART\_ClockInitTypeDef}}
\doxysubsubsection{\texorpdfstring{ClockPolarity}{ClockPolarity}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}} Clock\+Polarity}



USART Clock Polarity. 



Definition at line \mbox{\hyperlink{_u_a_r_t__interface_8h_source_l00158}{158}} of file \mbox{\hyperlink{_u_a_r_t__interface_8h_source}{UART\+\_\+interface.\+h}}.

\mbox{\Hypertarget{struct_u_s_a_r_t___clock_init_type_def_a86c0c9aaf06dd093b727020851b18258}\label{struct_u_s_a_r_t___clock_init_type_def_a86c0c9aaf06dd093b727020851b18258}} 
\index{USART\_ClockInitTypeDef@{USART\_ClockInitTypeDef}!ClockPhase@{ClockPhase}}
\index{ClockPhase@{ClockPhase}!USART\_ClockInitTypeDef@{USART\_ClockInitTypeDef}}
\doxysubsubsection{\texorpdfstring{ClockPhase}{ClockPhase}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}} Clock\+Phase}



USART Clock Phase. 



Definition at line \mbox{\hyperlink{_u_a_r_t__interface_8h_source_l00162}{162}} of file \mbox{\hyperlink{_u_a_r_t__interface_8h_source}{UART\+\_\+interface.\+h}}.

\mbox{\Hypertarget{struct_u_s_a_r_t___clock_init_type_def_a310fd344063c5472789d02c1f5732aa6}\label{struct_u_s_a_r_t___clock_init_type_def_a310fd344063c5472789d02c1f5732aa6}} 
\index{USART\_ClockInitTypeDef@{USART\_ClockInitTypeDef}!LastBitClockPulse@{LastBitClockPulse}}
\index{LastBitClockPulse@{LastBitClockPulse}!USART\_ClockInitTypeDef@{USART\_ClockInitTypeDef}}
\doxysubsubsection{\texorpdfstring{LastBitClockPulse}{LastBitClockPulse}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__typedefs_ga8127f1441872f9f912b20a65f40d4d24}{u8\+\_\+t}} Last\+Bit\+Clock\+Pulse}



USART Last Bit Clock Pulse. 



Definition at line \mbox{\hyperlink{_u_a_r_t__interface_8h_source_l00166}{166}} of file \mbox{\hyperlink{_u_a_r_t__interface_8h_source}{UART\+\_\+interface.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
COTS/\+MCAL/\+UART/\mbox{\hyperlink{_u_a_r_t__interface_8h}{UART\+\_\+interface.\+h}}\end{DoxyCompactItemize}
