--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml top_level.twx top_level.ncd -o top_level.twr top_level.pcf
-ucf board_implementation.ucf

Design file:              top_level.ncd
Physical constraint file: top_level.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
din<0>      |   -0.090(R)|    1.349(R)|clk_BUFGP         |   0.000|
din<1>      |    0.206(R)|    1.113(R)|clk_BUFGP         |   0.000|
din<2>      |    0.809(R)|    0.630(R)|clk_BUFGP         |   0.000|
din<3>      |    0.650(R)|    0.757(R)|clk_BUFGP         |   0.000|
din<4>      |    0.814(R)|    0.627(R)|clk_BUFGP         |   0.000|
din<5>      |    0.707(R)|    0.712(R)|clk_BUFGP         |   0.000|
din<6>      |    1.115(R)|    0.385(R)|clk_BUFGP         |   0.000|
din<7>      |    1.309(R)|    0.231(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
a           |   14.859(R)|clk_BUFGP         |   0.000|
b           |   14.319(R)|clk_BUFGP         |   0.000|
c           |   14.617(R)|clk_BUFGP         |   0.000|
d           |   14.861(R)|clk_BUFGP         |   0.000|
e           |   14.561(R)|clk_BUFGP         |   0.000|
f           |   14.314(R)|clk_BUFGP         |   0.000|
g           |   12.658(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.134|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
sel_byte       |a              |   11.260|
sel_byte       |b              |   10.720|
sel_byte       |c              |   11.018|
sel_byte       |d              |   11.262|
sel_byte       |e              |   10.962|
sel_byte       |f              |   10.715|
sel_byte       |g              |    9.265|
---------------+---------------+---------+


Analysis completed Wed Mar 29 00:09:44 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 179 MB



