<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE reference
  PUBLIC "-//OASIS//DTD DITA Reference//EN" "reference.dtd">
<reference xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" class="- topic/topic       reference/reference " ditaarch:DITAArchVersion="1.2" id="ste1440662673049" xml:lang="en-us">
  <title class="- topic/title ">AArch64 system registers</title>
  <shortdesc class="- topic/shortdesc ">This chapter describes the system registers in the AArch64 state.</shortdesc>
  <prolog class="- topic/prolog ">
    <permissions class="- topic/permissions " view="nonconfidential"/>
  </prolog>
  <refbody class="- topic/body        reference/refbody ">
    <section class="- topic/section "/>
  </refbody>
<related-links class="- topic/related-links "><linkpool class="- topic/linkpool " mapkeyref="kqb1476970875925"><linkpool class="- topic/linkpool "><link class="- topic/link " format="dita" href="otn1469698999166.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">AArch64 registers</linktext><desc class="- topic/desc ">This chapter provides information about the AArch64 system registers     with <term class="- topic/term " outputclass="archterm">implementation defined</term> bit fields and <term class="- topic/term " outputclass="archterm">implementation defined</term> registers associated with the     core.</desc></link><link class="- topic/link " format="dita" href="yqi1479387756317.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">Enyo/Deimos - AArch64 architectural system register summary</linktext><desc class="- topic/desc ">This section describes the AArch64 architectural system registers 		implemented in the <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword ">‑A76</keyword></ph> 		core.</desc></link><link class="- topic/link " format="dita" href="fxr1479387847713.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">Enyo/Deimos - AArch64 implementation defined register summary</linktext><desc class="- topic/desc ">This section describes the AArch64 registers in the <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword ">‑A76</keyword></ph> core that are 		implementation defined.</desc></link><link class="- topic/link " format="dita" href="sbm1479387887957.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">Enyo/Deimos - AArch64 registers by functional group</linktext><desc class="- topic/desc ">This section identifies the AArch64 registers by their functional groups     and applies to the registers in the core that are implementation defined or have     micro-architectural bit fields. Reset values are provided for these registers. </desc></link><link class="- topic/link " format="dita" href="lau1443434506032.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">ACTLR_EL1, Auxiliary Control Register, EL1</linktext><desc class="- topic/desc ">ACTLR_EL1 provides <term class="- topic/term " outputclass="archterm">IMPLEMENTATION DEFINED</term> configuration and control options for execution at EL1 and     EL0.</desc></link><link class="- topic/link " format="dita" href="lau1443434705598.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">ACTLR_EL2, Auxiliary Control Register, EL2</linktext><desc class="- topic/desc ">The ACTLR_EL2 provides <term class="- topic/term " outputclass="archterm">IMPLEMENTATION DEFINED</term> configuration and control options for EL2.</desc></link><link class="- topic/link " format="dita" href="lau1443434859896.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">ACTLR_EL3, Auxiliary Control Register, EL3</linktext><desc class="- topic/desc ">The ACTLR_EL3 provides <term class="- topic/term " outputclass="archterm">IMPLEMENTATION DEFINED</term> configuration and control options for EL3.</desc></link><link class="- topic/link " format="dita" href="lau1443434960248.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">AFSR0_EL1, Auxiliary Fault Status Register 0, EL1</linktext><desc class="- topic/desc ">AFSR0_EL1 provides additional <term class="- topic/term " outputclass="archterm">IMPLEMENTATION DEFINED</term> fault status information for exceptions     that are taken to EL1. In the <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword ">‑A76</keyword></ph> core, no additional information is provided for these exceptions. Therefore this register is     not used.</desc></link><link class="- topic/link " format="dita" href="joh1460539432217.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">AFSR0_EL2, Auxiliary Fault Status Register 0, EL2</linktext><desc class="- topic/desc ">AFSR0_EL2 provides additional <term class="- topic/term " outputclass="archterm">IMPLEMENTATION DEFINED</term> fault status information for exceptions     that are taken to EL2. </desc></link><link class="- topic/link " format="dita" href="joh1460541921485.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">AFSR0_EL3, Auxiliary Fault Status Register 0, EL3</linktext><desc class="- topic/desc ">AFSR0_EL3 provides additional <term class="- topic/term " outputclass="archterm">IMPLEMENTATION DEFINED</term> fault status information for 		exceptions that are taken to EL3. In the <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword ">‑A76</keyword></ph> core, no additional information is provided for these exceptions. 		Therefore this register is not used.</desc></link><link class="- topic/link " format="dita" href="lau1443434978778.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">AFSR1_EL1, Auxiliary Fault Status Register 1, EL1</linktext><desc class="- topic/desc ">AFSR1_EL1 provides additional <term class="- topic/term " outputclass="archterm">IMPLEMENTATION DEFINED</term> fault status information for exceptions     that are taken to EL1. <ph class="- topic/ph "> This register is not used in <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword ">‑A76</keyword></ph>.</ph></desc></link><link class="- topic/link " format="dita" href="joh1460545106712.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">AFSR1_EL2, Auxiliary Fault Status Register 1, EL2</linktext><desc class="- topic/desc ">AFSR1_EL2 provides additional <term class="- topic/term " outputclass="archterm">IMPLEMENTATION DEFINED</term> fault status information for exceptions     that are taken to EL2. <ph class="- topic/ph ">This register is not used in the <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword ">‑A76</keyword></ph> core.</ph></desc></link><link class="- topic/link " format="dita" href="joh1460549217620.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">AFSR1_EL3, Auxiliary Fault Status Register 1, EL3</linktext><desc class="- topic/desc ">AFSR1_EL3 provides additional <term class="- topic/term " outputclass="archterm">IMPLEMENTATION DEFINED</term> fault status information for 		exceptions that are taken to EL3. This register is not used in the <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword ">‑A76</keyword></ph> core.</desc></link><link class="- topic/link " format="dita" href="iwg1474024439306.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">AIDR_EL1, Auxiliary ID Register, EL1</linktext><desc class="- topic/desc ">AIDR_EL1 provides <term class="- topic/term " outputclass="archterm">IMPLEMENTATION DEFINED</term> identification information. This register is not used in the <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword ">‑A76</keyword></ph> core.</desc></link><link class="- topic/link " format="dita" href="lau1443435020386.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">AMAIR_EL1, Auxiliary Memory Attribute Indirection Register, EL1</linktext><desc class="- topic/desc ">AMAIR_EL1 provides <term class="- topic/term " outputclass="archterm">IMPLEMENTATION DEFINED</term> memory attributes for the memory regions specified by MAIR_EL1.     This register is not used in the <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword ">‑A76</keyword></ph> core.</desc></link><link class="- topic/link " format="dita" href="lau1443435042487.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">AMAIR_EL2, Auxiliary Memory Attribute Indirection Register, EL2</linktext><desc class="- topic/desc ">AMAIR_EL2 provides <term class="- topic/term " outputclass="archterm">IMPLEMENTATION DEFINED</term> memory attributes for the memory regions specified by MAIR_EL2.     This register is not used in the <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword ">‑A76</keyword></ph> core.</desc></link><link class="- topic/link " format="dita" href="lau1443435060354.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">AMAIR_EL3, Auxiliary Memory Attribute Indirection Register, EL3</linktext><desc class="- topic/desc ">AMAIR_EL3 provides <term class="- topic/term " outputclass="archterm">IMPLEMENTATION DEFINED</term> memory attributes for the memory regions specified by 		MAIR_EL3. This register is not used in the <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword ">‑A76</keyword></ph> core.</desc></link><link class="- topic/link " format="dita" href="tny1472108072714.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext "/><desc class="- topic/desc "/></link><link class="- topic/link " format="dita" href="mvh1472107452815.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext "/><desc class="- topic/desc "/></link><link class="- topic/link " format="dita" href="sds1472108520645.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext "/><desc class="- topic/desc "/></link><link class="- topic/link " format="dita" href="olf1472106808180.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext "/><desc class="- topic/desc "/></link><link class="- topic/link " format="dita" href="vqi1472110158664.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext "/><desc class="- topic/desc "/></link><link class="- topic/link " format="dita" href="way1460466410970.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">CCSIDR_EL1, Cache Size ID Register, EL1</linktext><desc class="- topic/desc ">The CCSIDR_EL1 provides information about the architecture of the 		currently selected cache.</desc></link><link class="- topic/link " format="dita" href="rcp1473770576256.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">CLIDR_EL1, Cache Level ID Register, EL1</linktext><desc class="- topic/desc ">The CLIDR_EL1 identifies the type of cache, or caches, implemented at each level, up to a maximum of     seven levels.</desc></link><link class="- topic/link " format="dita" href="dav1465210368714.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">CPACR_EL1, Architectural Feature Access Control Register, EL1</linktext><desc class="- topic/desc ">The CPACR_EL1 controls access to trace functionality and access to     registers associated with Advanced SIMD and floating-point execution.</desc></link><link class="- topic/link " format="dita" href="lau1443435380910.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">CPTR_EL2, Architectural Feature Trap Register, EL2</linktext><desc class="- topic/desc ">The CPTR_EL2 controls trapping to EL2 for accesses to CPACR, trace     functionality and registers associated with Advanced SIMD and floating-point execution. It also     controls EL2 access to this functionality.</desc></link><link class="- topic/link " format="dita" href="lau1443435456167.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">CPTR_EL3, Architectural Feature Trap Register, EL3</linktext><desc class="- topic/desc ">The CPTR_EL3 controls trapping to EL3 of access to CPACR_EL1, CPTR_EL2, trace functionality and 		registers associated with Advanced SIMD and floating-point execution.</desc></link><link class="- topic/link " format="dita" href="lau1443435659568.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">CPUACTLR_EL1, CPU Auxiliary Control Register, EL1</linktext><desc class="- topic/desc ">The CPUACTLR_EL1 provides <term class="- topic/term " outputclass="archterm">IMPLEMENTATION DEFINED</term> configuration and control options for the core.</desc></link><link class="- topic/link " format="dita" href="ftg1469778004136.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">CPUACTLR2_EL1, CPU Auxiliary Control Register 2, EL1</linktext><desc class="- topic/desc ">The CPUACTLR2_EL1 provides <term class="- topic/term " outputclass="archterm">IMPLEMENTATION DEFINED</term> configuration and control options for the core. </desc></link><link class="- topic/link " format="dita" href="dcs1494593701173.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">CPUACTLR3_EL1, CPU Auxiliary Control Register 3, EL1</linktext><desc class="- topic/desc ">The CPUACTLR3_EL1 provides <term class="- topic/term " outputclass="archterm">IMPLEMENTATION DEFINED</term> configuration and control options for the core. </desc></link><link class="- topic/link " format="dita" href="joh1460102853477.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">CPUCFR_EL1, CPU Configuration Register, EL1</linktext><desc class="- topic/desc ">The CPUCFR_EL1 provides configuration information for the core. </desc></link><link class="- topic/link " format="dita" href="vrj1494872408498.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">CPUECTLR_EL1, CPU Extended Control Register, EL1</linktext><desc class="- topic/desc ">The CPUECTLR_EL1 provides additional <term class="- topic/term " outputclass="archterm">IMPLEMENTATION DEFINED</term> configuration and control options 		for the core.</desc></link><link class="- topic/link " format="dita" href="etz1494315856829.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">CPUPCR_EL3, CPU Private Control Register, EL3</linktext><desc class="- topic/desc ">The CPUPCR_EL3 provides <term class="- topic/term " outputclass="archterm">IMPLEMENTATION DEFINED</term> configuration and control options for the 		core.</desc></link><link class="- topic/link " format="dita" href="xcz1494316026689.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">CPUPMR_EL3, CPU Private Mask Register, EL3</linktext><desc class="- topic/desc ">The CPUPMR_EL3 provides <term class="- topic/term " outputclass="archterm">IMPLEMENTATION DEFINED</term> configuration and control options for the 		core.</desc></link><link class="- topic/link " format="dita" href="wiw1494315880432.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">CPUPOR_EL3, CPU Private Operation Register, EL3</linktext><desc class="- topic/desc ">The CPUPOR_EL3 provides <term class="- topic/term " outputclass="archterm">IMPLEMENTATION DEFINED</term> configuration and control options for the 		core.</desc></link><link class="- topic/link " format="dita" href="rrm1494315735139.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">CPUPSELR_EL3, CPU Private Selection Register, EL3</linktext><desc class="- topic/desc ">The CPUPSELR_EL3 provides <term class="- topic/term " outputclass="archterm">IMPLEMENTATION DEFINED</term> configuration and control options for the 		core.</desc></link><link class="- topic/link " format="dita" href="joh1457541801121.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">CPUPWRCTLR_EL1, Power Control Register, EL1</linktext><desc class="- topic/desc ">The CPUPWRCTLR_EL1 provides information about power control support for     the core.</desc></link><link class="- topic/link " format="dita" href="lau1443435521428.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">CSSELR_EL1, Cache Size Selection Register, EL1</linktext><desc class="- topic/desc ">CSSELR_EL1 selects the current Cache Size ID Register (CCSIDR_EL1), by     specifying:</desc></link><link class="- topic/link " format="dita" href="lau1443435580346.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">CTR_EL0, Cache Type Register, EL0</linktext><desc class="- topic/desc ">The CTR_EL0 provides information about the architecture of the     caches.</desc></link><link class="- topic/link " format="dita" href="lau1443436033950.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">DCZID_EL0, Data Cache Zero ID Register, EL0</linktext><desc class="- topic/desc ">The DCZID_EL0 indicates the block size written with byte values of zero     by the <codeph class="+ topic/ph pr-d/codeph ">DC ZVA</codeph> (Data Cache Zero by Address) system     instruction.</desc></link><link class="- topic/link " format="dita" href="lau1457099740111.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">DISR_EL1, Deferred Interrupt Status Register, EL1</linktext><desc class="- topic/desc ">The DISR_EL1 records the SError interrupts consumed by an <codeph class="+ topic/ph pr-d/codeph ">ESB</codeph> instruction. </desc></link><link class="- topic/link " format="dita" href="joh1445957247614.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">ERRIDR_EL1, Error ID Register, EL1</linktext><desc class="- topic/desc ">The ERRIDR_EL1 defines the number of error record registers.</desc></link><link class="- topic/link " format="dita" href="joh1445869586820.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">ERRSELR_EL1, Error Record Select Register, EL1</linktext><desc class="- topic/desc ">The ERRSELR_EL1 selects which error record should be accessed through the Error Record     system registers. This register is not reset on a warm reset.</desc></link><link class="- topic/link " format="dita" href="lau1456920542757.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">ERXADDR_EL1, Selected Error Record Address Register, EL1</linktext><desc class="- topic/desc ">Register ERXADDR_EL1 accesses the ERR&lt;n&gt;ADDR address register for 		the error record selected by ERRSELR_EL1.SEL.</desc></link><link class="- topic/link " format="dita" href="lau1456920378552.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">ERXCTLR_EL1, Selected Error Record Control Register, EL1</linktext><desc class="- topic/desc ">Register ERXCTLR_EL1 accesses the ERR&lt;n&gt;CTLR control register     for the error record selected by ERRSELR_EL1.SEL.</desc></link><link class="- topic/link " format="dita" href="lau1456920298397.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">ERXFR_EL1, Selected Error Record Feature Register, EL1</linktext><desc class="- topic/desc ">Register ERXFR_EL1 accesses the ERR&lt;n&gt;FR feature register for the 		error record selected by ERRSELR_EL1.SEL.</desc></link><link class="- topic/link " format="dita" href="lau1456920606253.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">ERXMISC0_EL1, Selected Error Record Miscellaneous Register 0, EL1</linktext><desc class="- topic/desc ">Register ERXMISC0_EL1 accesses the ERR&lt;n&gt;MISC0 register for the 		error record selected by ERRSELR_EL1.SEL.</desc></link><link class="- topic/link " format="dita" href="lau1456920674327.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">ERXMISC1_EL1, Selected Error Record Miscellaneous Register 1, EL1</linktext><desc class="- topic/desc ">Register ERXMISC1_EL1 accesses the ERR&lt;n&gt;MISC1 miscellaneous 		register 1 for the error record selected by ERRSELR_EL1.SEL.</desc></link><link class="- topic/link " format="dita" href="joh1460047172751.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">ERXPFGCDN_EL1, Selected Error Pseudo Fault Generation Count Down Register, EL1</linktext><desc class="- topic/desc ">Register ERXPFGCDN_EL1 accesses the ERR&lt;n&gt;PFGCND register for the error record selected by ERRSELR_EL1.SEL.</desc></link><link class="- topic/link " format="dita" href="joh1460039575404.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">ERXPFGCTL_EL1, Selected Error Pseudo Fault Generation Control Register, EL1</linktext><desc class="- topic/desc ">Register ERXPFGCTL_EL1 accesses the ERR&lt;n&gt;PFGCTL register for the error record selected by ERRSELR_EL1.SEL.</desc></link><link class="- topic/link " format="dita" href="joh1460036786483.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">ERXPFGF_EL1, Selected Pseudo Fault Generation Feature Register, EL1</linktext><desc class="- topic/desc ">Register ERXPFGF_EL1 accesses the ERR&lt;n&gt;PFGF register for the error record selected by ERRSELR_EL1.SEL.</desc></link><link class="- topic/link " format="dita" href="lau1456920454319.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">ERXSTATUS_EL1, Selected Error Record Primary Status Register, EL1</linktext><desc class="- topic/desc ">Register ERXSTATUS_EL1 accesses the ERR&lt;n&gt;STATUS primary status 		register for the error record selected by ERRSELR_EL1.SEL.</desc></link><link class="- topic/link " format="dita" href="dav1465221618420.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">ESR_EL1, Exception Syndrome Register, EL1</linktext><desc class="- topic/desc ">The ESR_EL1 holds syndrome information for an exception taken to EL1.</desc></link><link class="- topic/link " format="dita" href="lau1443436180070.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">ESR_EL2, Exception Syndrome Register, EL2</linktext><desc class="- topic/desc ">The ESR_EL2 holds syndrome information for an exception taken to     EL2.</desc></link><link class="- topic/link " format="dita" href="dav1465225143645.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">ESR_EL3, Exception Syndrome Register, EL3</linktext><desc class="- topic/desc ">The ESR_EL3 holds syndrome information for an exception taken to EL3.</desc></link><link class="- topic/link " format="dita" href="lau1443436573879.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">HACR_EL2, Hyp Auxiliary Configuration Register, EL2</linktext><desc class="- topic/desc ">HACR_EL2 controls trapping to EL2 of <term class="- topic/term " outputclass="archterm">IMPLEMENTATION DEFINED</term> aspects of Non-secure EL1 or EL0     operation. This register is not used in the <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword ">‑A76</keyword></ph> core.</desc></link><link class="- topic/link " format="dita" href="lau1443436588351.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">HCR_EL2, Hypervisor Configuration Register, EL2</linktext><desc class="- topic/desc ">The HCR_EL2 provides configuration control for virtualization, including     whether various Non-secure operations are trapped to EL2.</desc></link><link class="- topic/link " format="dita" href="xmg1473840260163.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">ID_AA64AFR0_EL1, AArch64 Auxiliary Feature Register 0</linktext><desc class="- topic/desc ">The core does not use this register, ID_AA64AFR0_EL1 is <term class="- topic/term " outputclass="archterm">RES0</term>.</desc></link><link class="- topic/link " format="dita" href="nbo1473840335573.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">ID_AA64AFR1_EL1, AArch64 Auxiliary Feature Register 1</linktext><desc class="- topic/desc ">The core does not use this register, ID_AA64AFR0_EL1 is <term class="- topic/term " outputclass="archterm">RES0</term>.</desc></link><link class="- topic/link " format="dita" href="lau1443436888356.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">ID_AA64DFR0_EL1, AArch64 Debug Feature Register 0, EL1</linktext><desc class="- topic/desc ">Provides top-level information about the debug system in 		AArch64.</desc></link><link class="- topic/link " format="dita" href="upk1473840155926.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">ID_AA64DFR1_EL1, AArch64 Debug Feature Register 1, EL1</linktext><desc class="- topic/desc ">This register is reserved for future expansion of top level information 		about the debug system in AArch64 state. </desc></link><link class="- topic/link " format="dita" href="geo1449222875800.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1</linktext><desc class="- topic/desc ">The ID_AA64ISAR0_EL1 provides information about the instructions 		implemented in AArch64 state, including the instructions that are provided by the 		Cryptographic Extension. </desc></link><link class="- topic/link " format="dita" href="joh1445355870288.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">ID_AA64ISAR1_EL1, AArch64 Instruction Set Attribute Register 1, EL1</linktext><desc class="- topic/desc ">The ID_AA64ISAR1_EL1 provides information about the instructions implemented in AArch64 		state.</desc></link><link class="- topic/link " format="dita" href="lau1443437067853.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">ID_AA64MMFR0_EL1, AArch64 Memory Model Feature Register 0, EL1</linktext><desc class="- topic/desc ">The ID_AA64MMFR0_EL1 provides information about the implemented memory model and memory management 		support in the AArch64 Execution state.</desc></link><link class="- topic/link " format="dita" href="joh1445336307712.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">ID_AA64MMFR1_EL1, AArch64 Memory Model Feature Register 1, EL1</linktext><desc class="- topic/desc ">The ID_AA64MMFR1_EL1 provides information about the implemented memory model and memory management 		support in the AArch64 Execution state.</desc></link><link class="- topic/link " format="dita" href="joh1445344391305.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">ID_AA64MMFR2_EL1, AArch64 Memory Model Feature Register 2, EL1</linktext><desc class="- topic/desc ">The ID_AA64MMFR2_EL1 provides information about the implemented memory 		model and memory management support in the AArch64 Execution state. </desc></link><link class="- topic/link " format="dita" href="lau1443437525908.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">ID_AA64PFR0_EL1, AArch64 Processor Feature Register 0, EL1</linktext><desc class="- topic/desc ">The ID_AA64PFR0_EL1 provides additional information about implemented 		core features in AArch64.</desc></link><link class="- topic/link " format="dita" href="erd1531743484728.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">ID_AA64PFR1_EL1, AArch64 Processor Feature Register 1, EL1</linktext><desc class="- topic/desc ">The ID_AA64PFR1_EL1 provides additional information about implemented 		core features in AArch64.</desc></link><link class="- topic/link " format="dita" href="lau1443437677599.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">ID_AFR0_EL1, AArch32 Auxiliary Feature Register 0, EL1</linktext><desc class="- topic/desc ">The ID_AFR0_EL1 provides information about the <term class="- topic/term " outputclass="archterm">IMPLEMENTATION DEFINED</term> features of the PE in AArch32. This register is not used in the <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword ">‑A76</keyword></ph> core.</desc></link><link class="- topic/link " format="dita" href="lau1443437728306.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">ID_DFR0_EL1, AArch32 Debug Feature Register 0, EL1</linktext><desc class="- topic/desc ">The ID_DFR0_EL1 provides top-level information about the debug system in     AArch32.</desc></link><link class="- topic/link " format="dita" href="lau1443437809604.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">ID_ISAR0_EL1, AArch32 Instruction Set Attribute Register 0, EL1</linktext><desc class="- topic/desc ">The ID_ISAR0_EL1 provides information about the instruction sets implemented by the core in 		AArch32.</desc></link><link class="- topic/link " format="dita" href="lau1443437895509.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">ID_ISAR1_EL1, AArch32 Instruction Set Attribute Register 1, EL1</linktext><desc class="- topic/desc ">The ID_ISAR1_EL1 provides information about the instruction sets     implemented by the core in AArch32.</desc></link><link class="- topic/link " format="dita" href="lau1443445407754.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">ID_ISAR2_EL1, AArch32 Instruction Set Attribute Register 2, EL1</linktext><desc class="- topic/desc ">The ID_ISAR2_EL1 provides information about the instruction sets     implemented by the core in AArch32.</desc></link><link class="- topic/link " format="dita" href="lau1443445482819.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">ID_ISAR3_EL1, AArch32 Instruction Set Attribute Register 3, EL1</linktext><desc class="- topic/desc ">The ID_ISAR3_EL1 provides information about the instruction sets     implemented by the core in AArch32.</desc></link><link class="- topic/link " format="dita" href="lau1443445566298.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">ID_ISAR4_EL1, AArch32 Instruction Set Attribute Register 4, EL1</linktext><desc class="- topic/desc ">The ID_ISAR4_EL1 provides information about the instruction sets     implemented by the core in AArch32.</desc></link><link class="- topic/link " format="dita" href="lau1443445664210.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">ID_ISAR5_EL1, AArch32 Instruction Set Attribute Register 5, EL1</linktext><desc class="- topic/desc ">The ID_ISAR5_EL1 provides information about the instruction sets that     the core implements.</desc></link><link class="- topic/link " format="dita" href="nwd1493817464437.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">ID_ISAR6_EL1, AArch32 Instruction Set Attribute Register 6, EL1</linktext><desc class="- topic/desc ">The ID_ISAR6_EL1 provides information about the instruction sets that     the core implements.</desc></link><link class="- topic/link " format="dita" href="lau1443445754052.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">ID_MMFR0_EL1, AArch32 Memory Model Feature Register 0, EL1</linktext><desc class="- topic/desc ">The ID_MMFR0_EL1 provides information about the memory model and memory management support in 		AArch32.</desc></link><link class="- topic/link " format="dita" href="lau1443445820394.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">ID_MMFR1_EL1, AArch32 Memory Model Feature Register 1, EL1</linktext><desc class="- topic/desc ">The ID_MMFR1_EL1 provides information about the memory model and memory     management support in AArch32.</desc></link><link class="- topic/link " format="dita" href="lau1443445885040.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">ID_MMFR2_EL1, AArch32 Memory Model Feature Register 2, EL1</linktext><desc class="- topic/desc ">The ID_MMFR2_EL1 provides information about the implemented memory model     and memory management support in AArch32.</desc></link><link class="- topic/link " format="dita" href="lau1443445969299.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">ID_MMFR3_EL1, AArch32 Memory Model Feature Register 3, EL1</linktext><desc class="- topic/desc ">The ID_MMFR3_EL1 provides information about the memory model and memory     management support in AArch32.</desc></link><link class="- topic/link " format="dita" href="joh1445266072993.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">ID_MMFR4_EL1, AArch32 Memory Model Feature Register 4, EL1</linktext><desc class="- topic/desc ">The ID_MMFR4_EL1 provides information about the memory model and memory     management support in AArch32.</desc></link><link class="- topic/link " format="dita" href="lau1443446043975.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">ID_PFR0_EL1, AArch32 Processor Feature Register 0, EL1</linktext><desc class="- topic/desc ">The ID_PFR0_EL1 provides top-level information about the instruction     sets supported by the core in AArch32.</desc></link><link class="- topic/link " format="dita" href="lau1465368686940.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">ID_PFR1_EL1, AArch32 Processor Feature Register 1, EL1</linktext><desc class="- topic/desc ">The ID_PFR1_EL1 provides information about the programmers model and architecture extensions 		supported by the core.</desc></link><link class="- topic/link " format="dita" href="uio1522946473820.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">ID_PFR2_EL1, AArch32 Processor Feature Register 2, EL1</linktext><desc class="- topic/desc ">The ID_PFR2_EL1 provides information about the programmers model and architecture extensions supported by the core.</desc></link><link class="- topic/link " format="dita" href="lau1457001994468.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">LORC_EL1, LORegion Control Register, EL1</linktext><desc class="- topic/desc ">The LORC_EL1 register enables and disables LORegions, and selects the 		current LORegion descriptor.</desc></link><link class="- topic/link " format="dita" href="lau1457002069712.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">LORID_EL1, LORegion ID Register, EL1</linktext><desc class="- topic/desc ">The LORID_EL1 ID register indicates the supported number of LORegions and 		LORegion descriptors.</desc></link><link class="- topic/link " format="dita" href="lau1457001925663.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">LORN_EL1, LORegion Number Register, EL1</linktext><desc class="- topic/desc ">The LORN_EL1 register holds the number of the LORegion described in the 		current LORegion descriptor selected by LORC_EL1.DS.</desc></link><link class="- topic/link " format="dita" href="lau1443447162708.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">MDCR_EL3, Monitor Debug Configuration Register, EL3</linktext><desc class="- topic/desc ">The MDCR_EL3 provides configuration options for Security to self-hosted     debug.</desc></link><link class="- topic/link " format="dita" href="mel1474024504742.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">MIDR_EL1, Main ID Register, EL1</linktext><desc class="- topic/desc ">The MIDR_EL1 provides identification information for the core,     including an implementer code for the device and a device ID number.</desc></link><link class="- topic/link " format="dita" href="lau1443447573920.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">MPIDR_EL1, Multiprocessor Affinity Register, EL1</linktext><desc class="- topic/desc ">The MPIDR_EL1 provides an additional core identification mechanism for     scheduling purposes in a cluster.</desc></link><link class="- topic/link " format="dita" href="lau1443447647886.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">PAR_EL1, Physical Address Register, EL1</linktext><desc class="- topic/desc ">The PAR_EL1 returns the output address from an address translation     instruction that executed successfully, or fault information if the instruction did not execute     successfully.</desc></link><link class="- topic/link " format="dita" href="lau1443447751652.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">REVIDR_EL1, Revision ID Register, EL1</linktext><desc class="- topic/desc ">The REVIDR_EL1 provides revision information, additional to MIDR_EL1,     that identifies minor fixes (errata) which might be present in a specific implementation of the     <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword ">‑A76</keyword></ph> core.</desc></link><link class="- topic/link " format="dita" href="lau1443447832537.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">RMR_EL3, Reset Management Register</linktext><desc class="- topic/desc ">The RMR_EL3 controls the execution state that the core boots into and     allows request of a Warm reset.</desc></link><link class="- topic/link " format="dita" href="zua1470316645250.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">RVBAR_EL3, Reset Vector Base Address Register, EL3</linktext><desc class="- topic/desc ">RVBAR_EL3 contains the <term class="- topic/term " outputclass="archterm">IMPLEMENTATION DEFINED</term> address that execution starts from after reset.</desc></link><link class="- topic/link " format="dita" href="pat1465329960099.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">SCTLR_EL1, System Control Register, EL1</linktext><desc class="- topic/desc ">The SCTLR_EL1 provides top-level control of the system, including its     memory system, at EL1 and EL0.</desc></link><link class="- topic/link " format="dita" href="lau1443448134151.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">SCTLR_EL2, System Control Register, EL2</linktext><desc class="- topic/desc ">The SCTLR_EL2 provides top-level control of the system, including its     memory system at EL2.</desc></link><link class="- topic/link " format="dita" href="pat1465328816361.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">SCTLR_EL3, System Control Register, EL3</linktext><desc class="- topic/desc ">The SCTLR_EL3 provides top-level control of the system, including its 		memory system at EL3. </desc></link><link class="- topic/link " format="dita" href="lau1443448377025.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">TCR_EL1, Translation Control Register, EL1</linktext><desc class="- topic/desc ">The TCR_EL1 determines which Translation Base registers define the base     address register for a translation table walk required for stage 1 translation of a memory     access from EL0 or EL1 and holds cacheability and shareability information.</desc></link><link class="- topic/link " format="dita" href="lau1458646790614.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">TCR_EL2, Translation Control Register, EL2</linktext><desc class="- topic/desc ">The TCR_EL2 controls translation table walks required for stage 1     translation of a memory access from EL2 and holds cacheability and shareability     information.</desc></link><link class="- topic/link " format="dita" href="lau1458646804810.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">TCR_EL3, Translation Control Register, EL3</linktext><desc class="- topic/desc ">The TCR_EL3 controls translation table walks required for stage 1     translation of memory accesses from EL3 and holds cacheability and shareability information for     the accesses.</desc></link><link class="- topic/link " format="dita" href="lau1458646818196.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">TTBR0_EL1, Translation Table Base Register 0, EL1</linktext><desc class="- topic/desc ">The TTBR0_EL1 holds the base address of translation table 0, and     information about the memory it occupies. This is one of the translation tables for the stage 1     translation of memory accesses from modes other than Hyp mode.</desc></link><link class="- topic/link " format="dita" href="lau1457341284380.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">TTBR0_EL2, Translation Table Base Register 0, EL2</linktext><desc class="- topic/desc ">The TTBR0_EL2 holds the base address of the translation table for 		the stage 1 translation of memory accesses from EL2.</desc></link><link class="- topic/link " format="dita" href="lau1458646847626.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">TTBR0_EL3, Translation Table Base Register 0, EL3</linktext><desc class="- topic/desc ">The TTBR0_EL3 holds the base address of the translation table for the     stage 1 translation of memory accesses from EL3.</desc></link><link class="- topic/link " format="dita" href="lau1458646831483.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">TTBR1_EL1, Translation Table Base Register 1, EL1</linktext><desc class="- topic/desc ">The TTBR1_EL1 holds the base address of translation table 1, and     information about the memory it occupies. This is one of the translation tables for the stage 1     translation of memory accesses at EL0 and EL1.</desc></link><link class="- topic/link " format="dita" href="lau1457341307460.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">TTBR1_EL2, Translation Table Base Register 1, EL2</linktext><desc class="- topic/desc ">TTBR1_EL2 has the same format and contents as TTBR1_EL1. </desc></link><link class="- topic/link " format="dita" href="lau1457099519678.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">VDISR_EL2, Virtual Deferred Interrupt Status Register, EL2</linktext><desc class="- topic/desc ">The VDISR_EL2 records that a virtual SError interrupt has been consumed 		by an <codeph class="+ topic/ph pr-d/codeph ">ESB</codeph> instruction executed at Non-secure 		EL1.</desc></link><link class="- topic/link " format="dita" href="mnw1478964168395.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">VSESR_EL2, Virtual SError Exception Syndrome Register (Ares Specific)</linktext><desc class="- topic/desc ">The VSESR_EL2 provides the syndrome value reported to software on taking 		a virtual SError interrupt exception.</desc></link><link class="- topic/link " format="dita" href="lau1443449236544.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">VTCR_EL2, Virtualization Translation Control Register, EL2</linktext><desc class="- topic/desc ">The VTCR_EL2 controls the translation table walks required for the stage     2 translation of memory accesses from Non-secure EL0 and EL1.</desc></link><link class="- topic/link " format="dita" href="lau1457340777806.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">VTTBR_EL2, Virtualization Translation Table Base Register, EL2</linktext><desc class="- topic/desc ">VTTBR_EL2 holds the base address of the translation table for the stage 2 		translation of memory accesses from Non-secure EL0 and EL1.</desc></link></linkpool></linkpool></related-links></reference>