A!NET_NAME!REFDES!PIN_NUMBER!FUNC_LOGICAL_PATH!COMP_DEVICE_TYPE!FUNC_SCH_SIZE!FUNC_HAS_FIXED_SIZE!FUNC_DES!PIN_NET_SHORT!PIN_NO_SWAP_PIN!PIN_NO_PIN_ESCAPE!PIN_CDS_PINID!PIN_XNET_PINS!PIN_PIN_ESCAPE!PIN_PIN_SIGNAL_MODEL!PIN_NO_DRC!PIN_NO_SHAPE_CONNECT!
J!D:/DEV/OUT/allegro/imx6 rex_v1i1.brd!Sun Mar  5 15:49:45 2023!-100.0000!-100.0000!320.0000!197.0000!0.0001!millimeters!IMX6 REX_V1I1!10.400000 mil!2!UP TO DATE!
S!+VIN!J1!1!@\imx6 rex_v1i1\.all_design(sch_1):ins308821@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F218!!!!!!!!!!
S!UART1_RI!J1!10!@\imx6 rex_v1i1\.all_design(sch_1):ins308821@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F218!!!!!!!!!!
S!UART1_CTS!J1!11!@\imx6 rex_v1i1\.all_design(sch_1):ins308821@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F218!!!!!!!!!!
S!UART1_TXD!J1!12!@\imx6 rex_v1i1\.all_design(sch_1):ins308821@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F218!!!!!!!!!!
S!UART1_RTS!J1!13!@\imx6 rex_v1i1\.all_design(sch_1):ins308821@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F218!!!!!!!!!!
S!UART1_RXD!J1!14!@\imx6 rex_v1i1\.all_design(sch_1):ins308821@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F218!!!!!!!!!!
S!UART1_DTR!J1!15!@\imx6 rex_v1i1\.all_design(sch_1):ins308821@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F218!!!!!!!!!!
S!UART1_DCD!J1!16!@\imx6 rex_v1i1\.all_design(sch_1):ins308821@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F218!!!!!!!!!!
S!CSPI2_CLK!J1!17!@\imx6 rex_v1i1\.all_design(sch_1):ins308821@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F218!!!!!!!!!!
S!+5V_USB_VBUS!J1!18!@\imx6 rex_v1i1\.all_design(sch_1):ins308821@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F218!!!!!!!!!!
S!CSPI2_CS0!J1!19!@\imx6 rex_v1i1\.all_design(sch_1):ins308821@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F218!!!!!!!!!!
S!+VIN!J1!2!@\imx6 rex_v1i1\.all_design(sch_1):ins308821@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F218!!!!!!!!!!
S!USB0_ID!J1!20!@\imx6 rex_v1i1\.all_design(sch_1):ins308821@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F218!!!!!!!!!!
S!CSPI2_MISO!J1!21!@\imx6 rex_v1i1\.all_design(sch_1):ins308821@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F218!!!!!!!!!!
S!USB0_N!J1!22!@\imx6 rex_v1i1\.all_design(sch_1):ins308821@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F218!!!!!!!!!!
S!CSPI2_MOSI!J1!23!@\imx6 rex_v1i1\.all_design(sch_1):ins308821@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F218!!!!!!!!!!
S!USB0_P!J1!24!@\imx6 rex_v1i1\.all_design(sch_1):ins308821@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F218!!!!!!!!!!
S!SD3_WP!J1!25!@\imx6 rex_v1i1\.all_design(sch_1):ins308821@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F218!!!!!!!!!!
S!USB0_PWR_EN!J1!26!@\imx6 rex_v1i1\.all_design(sch_1):ins308821@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F218!!!!!!!!!!
S!SD3_CLK!J1!27!@\imx6 rex_v1i1\.all_design(sch_1):ins308821@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F218!!!!!!!!!!
S!USB_OC!J1!28!@\imx6 rex_v1i1\.all_design(sch_1):ins308821@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F218!!!!!!!!!!
S!SD3_DATA0!J1!29!@\imx6 rex_v1i1\.all_design(sch_1):ins308821@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F218!!!!!!!!!!
S!+VIN!J1!3!@\imx6 rex_v1i1\.all_design(sch_1):ins308821@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F218!!!!!!!!!!
S!SD3_DATA1!J1!30!@\imx6 rex_v1i1\.all_design(sch_1):ins308821@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F218!!!!!!!!!!
S!SD3_DATA2!J1!31!@\imx6 rex_v1i1\.all_design(sch_1):ins308821@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F218!!!!!!!!!!
S!SD3_DATA3!J1!32!@\imx6 rex_v1i1\.all_design(sch_1):ins308821@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F218!!!!!!!!!!
S!SD3_CMD!J1!33!@\imx6 rex_v1i1\.all_design(sch_1):ins308821@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F218!!!!!!!!!!
S!SD3_CD!J1!34!@\imx6 rex_v1i1\.all_design(sch_1):ins308821@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F218!!!!!!!!!!
S!I2C4_SCL!J1!35!@\imx6 rex_v1i1\.all_design(sch_1):ins308821@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F218!!!!!!!!!!
S!I2C2_SCL!J1!36!@\imx6 rex_v1i1\.all_design(sch_1):ins308821@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F218!!!!!!!!!!
S!I2C4_SDA!J1!37!@\imx6 rex_v1i1\.all_design(sch_1):ins308821@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F218!!!!!!!!!!
S!I2C2_SDA!J1!38!@\imx6 rex_v1i1\.all_design(sch_1):ins308821@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F218!!!!!!!!!!
S!HDMI_D0_N!J1!39!@\imx6 rex_v1i1\.all_design(sch_1):ins308821@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F218!!!!!!!!!!
S!+VIN!J1!4!@\imx6 rex_v1i1\.all_design(sch_1):ins308821@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F218!!!!!!!!!!
S!HDMI_D2_N!J1!40!@\imx6 rex_v1i1\.all_design(sch_1):ins308821@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F218!!!!!!!!!!
S!HDMI_D0_P!J1!41!@\imx6 rex_v1i1\.all_design(sch_1):ins308821@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F218!!!!!!!!!!
S!HDMI_D2_P!J1!42!@\imx6 rex_v1i1\.all_design(sch_1):ins308821@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F218!!!!!!!!!!
S!HDMI_HPD!J1!43!@\imx6 rex_v1i1\.all_design(sch_1):ins308821@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F218!!!!!!!!!!
S!HDMI_CEC_IN!J1!44!@\imx6 rex_v1i1\.all_design(sch_1):ins308821@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F218!!!!!!!!!!
S!HDMI_CLK_N!J1!45!@\imx6 rex_v1i1\.all_design(sch_1):ins308821@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F218!!!!!!!!!!
S!HDMI_D1_N!J1!46!@\imx6 rex_v1i1\.all_design(sch_1):ins308821@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F218!!!!!!!!!!
S!HDMI_CLK_P!J1!47!@\imx6 rex_v1i1\.all_design(sch_1):ins308821@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F218!!!!!!!!!!
S!HDMI_D1_P!J1!48!@\imx6 rex_v1i1\.all_design(sch_1):ins308821@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F218!!!!!!!!!!
S!!J1!49!@\imx6 rex_v1i1\.all_design(sch_1):ins308821@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F218!!!!!!!!!!
S!+VIN!J1!5!@\imx6 rex_v1i1\.all_design(sch_1):ins308821@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F218!!!!!!!!!!
S!BOOT_MODE!J1!50!@\imx6 rex_v1i1\.all_design(sch_1):ins308821@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F218!!!!!!!!!!
S!TRD1_N!J1!51!@\imx6 rex_v1i1\.all_design(sch_1):ins308821@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F218!!!!!!!!!!
S!TRD3_N!J1!52!@\imx6 rex_v1i1\.all_design(sch_1):ins308821@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F218!!!!!!!!!!
S!TRD1_P!J1!53!@\imx6 rex_v1i1\.all_design(sch_1):ins308821@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F218!!!!!!!!!!
S!TRD3_P!J1!54!@\imx6 rex_v1i1\.all_design(sch_1):ins308821@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F218!!!!!!!!!!
S!ENET_LED_RX!J1!55!@\imx6 rex_v1i1\.all_design(sch_1):ins308821@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F218!!!!!!!!!!
S!ENET_LED_LINK!J1!56!@\imx6 rex_v1i1\.all_design(sch_1):ins308821@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F218!!!!!!!!!!
S!TRD0_N!J1!57!@\imx6 rex_v1i1\.all_design(sch_1):ins308821@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F218!!!!!!!!!!
S!TRD2_N!J1!58!@\imx6 rex_v1i1\.all_design(sch_1):ins308821@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F218!!!!!!!!!!
S!TRD0_P!J1!59!@\imx6 rex_v1i1\.all_design(sch_1):ins308821@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F218!!!!!!!!!!
S!ON_OFF!J1!6!@\imx6 rex_v1i1\.all_design(sch_1):ins308821@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F218!!!!!!!!!!
S!TRD2_P!J1!60!@\imx6 rex_v1i1\.all_design(sch_1):ins308821@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F218!!!!!!!!!!
S!RSTOUTN!J1!7!@\imx6 rex_v1i1\.all_design(sch_1):ins308821@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F218!!!!!!!!!!
S!RSTINN!J1!8!@\imx6 rex_v1i1\.all_design(sch_1):ins308821@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F218!!!!!!!!!!
S!UART1_DSR!J1!9!@\imx6 rex_v1i1\.all_design(sch_1):ins308821@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F218!!!!!!!!!!
S!GND!J1!61!@\imx6 rex_v1i1\.all_design(sch_1):ins308821@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F218!!!!!!!!!!
S!GND!J1!62!@\imx6 rex_v1i1\.all_design(sch_1):ins308821@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F218!!!!!!!!!!
S!GND!J1!63!@\imx6 rex_v1i1\.all_design(sch_1):ins308821@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F218!!!!!!!!!!
S!GND!J1!64!@\imx6 rex_v1i1\.all_design(sch_1):ins308821@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F218!!!!!!!!!!
S!HOLE1!J1!65!!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!!!!!!!!!!!
S!HOLE2!J1!66!!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!!!!!!!!!!!
S!LVDS0_TX0_N!J2!1!@\imx6 rex_v1i1\.all_design(sch_1):ins308525@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F217!!!!!!!!!!
S!LVDS0_TX3_P!J2!10!@\imx6 rex_v1i1\.all_design(sch_1):ins308525@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F217!!!!!!!!!!
S!I2C1_SDA!J2!11!@\imx6 rex_v1i1\.all_design(sch_1):ins308525@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F217!!!!!!!!!!
S!SD2_ACT!J2!12!@\imx6 rex_v1i1\.all_design(sch_1):ins308525@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F217!!!!!!!!!!
S!I2C1_SCL!J2!13!@\imx6 rex_v1i1\.all_design(sch_1):ins308525@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F217!!!!!!!!!!
S!LVDS0_CLK_N!J2!14!@\imx6 rex_v1i1\.all_design(sch_1):ins308525@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F217!!!!!!!!!!
S!AUD3_TXC!J2!15!@\imx6 rex_v1i1\.all_design(sch_1):ins308525@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F217!!!!!!!!!!
S!LVDS0_CLK_P!J2!16!@\imx6 rex_v1i1\.all_design(sch_1):ins308525@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F217!!!!!!!!!!
S!AUD3_TXD!J2!17!@\imx6 rex_v1i1\.all_design(sch_1):ins308525@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F217!!!!!!!!!!
S!I2C3_SDA!J2!18!@\imx6 rex_v1i1\.all_design(sch_1):ins308525@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F217!!!!!!!!!!
S!AUD3_CLK!J2!19!@\imx6 rex_v1i1\.all_design(sch_1):ins308525@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F217!!!!!!!!!!
S!LVDS0_TX2_N!J2!2!@\imx6 rex_v1i1\.all_design(sch_1):ins308525@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F217!!!!!!!!!!
S!I2C3_SCL!J2!20!@\imx6 rex_v1i1\.all_design(sch_1):ins308525@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F217!!!!!!!!!!
S!AUD3_RXD!J2!21!@\imx6 rex_v1i1\.all_design(sch_1):ins308525@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F217!!!!!!!!!!
S!SD2_CMD!J2!22!@\imx6 rex_v1i1\.all_design(sch_1):ins308525@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F217!!!!!!!!!!
S!AUD3_TXFS!J2!23!@\imx6 rex_v1i1\.all_design(sch_1):ins308525@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F217!!!!!!!!!!
S!SD2_DATA1!J2!24!@\imx6 rex_v1i1\.all_design(sch_1):ins308525@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F217!!!!!!!!!!
S!SD2_DATA0!J2!25!@\imx6 rex_v1i1\.all_design(sch_1):ins308525@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F217!!!!!!!!!!
S!SD2_DATA3!J2!26!@\imx6 rex_v1i1\.all_design(sch_1):ins308525@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F217!!!!!!!!!!
S!SD2_DATA2!J2!27!@\imx6 rex_v1i1\.all_design(sch_1):ins308525@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F217!!!!!!!!!!
S!SD2_DATA5!J2!28!@\imx6 rex_v1i1\.all_design(sch_1):ins308525@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F217!!!!!!!!!!
S!SD2_DATA4!J2!29!@\imx6 rex_v1i1\.all_design(sch_1):ins308525@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F217!!!!!!!!!!
S!LVDS0_TX0_P!J2!3!@\imx6 rex_v1i1\.all_design(sch_1):ins308525@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F217!!!!!!!!!!
S!SD2_DATA7!J2!30!@\imx6 rex_v1i1\.all_design(sch_1):ins308525@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F217!!!!!!!!!!
S!SD2_DATA6!J2!31!@\imx6 rex_v1i1\.all_design(sch_1):ins308525@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F217!!!!!!!!!!
S!UART2_CTS!J2!32!@\imx6 rex_v1i1\.all_design(sch_1):ins308525@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F217!!!!!!!!!!
S!SD2_WP!J2!33!@\imx6 rex_v1i1\.all_design(sch_1):ins308525@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F217!!!!!!!!!!
S!UART2_RTS!J2!34!@\imx6 rex_v1i1\.all_design(sch_1):ins308525@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F217!!!!!!!!!!
S!SD2_CLK!J2!35!@\imx6 rex_v1i1\.all_design(sch_1):ins308525@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F217!!!!!!!!!!
S!UART2_RXD!J2!36!@\imx6 rex_v1i1\.all_design(sch_1):ins308525@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F217!!!!!!!!!!
S!SD2_CD!J2!37!@\imx6 rex_v1i1\.all_design(sch_1):ins308525@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F217!!!!!!!!!!
S!UART2_TXD!J2!38!@\imx6 rex_v1i1\.all_design(sch_1):ins308525@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F217!!!!!!!!!!
S!USB1_N!J2!39!@\imx6 rex_v1i1\.all_design(sch_1):ins308525@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F217!!!!!!!!!!
S!LVDS0_TX2_P!J2!4!@\imx6 rex_v1i1\.all_design(sch_1):ins308525@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F217!!!!!!!!!!
S!PCIE_WAKE!J2!40!@\imx6 rex_v1i1\.all_design(sch_1):ins308525@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F217!!!!!!!!!!
S!USB1_P!J2!41!@\imx6 rex_v1i1\.all_design(sch_1):ins308525@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F217!!!!!!!!!!
S!JTAG_NTRST!J2!42!@\imx6 rex_v1i1\.all_design(sch_1):ins308525@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F217!!!!!!!!!!
S!USB1_PWR_EN!J2!43!@\imx6 rex_v1i1\.all_design(sch_1):ins308525@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F217!!!!!!!!!!
S!JTAG_TCK!J2!44!@\imx6 rex_v1i1\.all_design(sch_1):ins308525@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F217!!!!!!!!!!
S!CLK1_N!J2!45!@\imx6 rex_v1i1\.all_design(sch_1):ins308525@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F217!!!!!!!!!!
S!JTAG_TDO!J2!46!@\imx6 rex_v1i1\.all_design(sch_1):ins308525@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F217!!!!!!!!!!
S!CLK1_P!J2!47!@\imx6 rex_v1i1\.all_design(sch_1):ins308525@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F217!!!!!!!!!!
S!JTAG_TDI!J2!48!@\imx6 rex_v1i1\.all_design(sch_1):ins308525@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F217!!!!!!!!!!
S!+3V3!J2!49!@\imx6 rex_v1i1\.all_design(sch_1):ins308525@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F217!!!!!!!!!!
S!LVDS0_CABC!J2!5!@\imx6 rex_v1i1\.all_design(sch_1):ins308525@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F217!!!!!!!!!!
S!JTAG_TMS!J2!50!@\imx6 rex_v1i1\.all_design(sch_1):ins308525@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F217!!!!!!!!!!
S!PCIE_RX_N!J2!51!@\imx6 rex_v1i1\.all_design(sch_1):ins308525@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F217!!!!!!!!!!
S!PCIE_TX_N!J2!52!@\imx6 rex_v1i1\.all_design(sch_1):ins308525@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F217!!!!!!!!!!
S!PCIE_RX_P!J2!53!@\imx6 rex_v1i1\.all_design(sch_1):ins308525@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F217!!!!!!!!!!
S!PCIE_TX_P!J2!54!@\imx6 rex_v1i1\.all_design(sch_1):ins308525@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F217!!!!!!!!!!
S!GND!J2!55!@\imx6 rex_v1i1\.all_design(sch_1):ins308525@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F217!!!!!!!!!!
S!GND!J2!56!@\imx6 rex_v1i1\.all_design(sch_1):ins308525@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F217!!!!!!!!!!
S!SATA_RX_N!J2!57!@\imx6 rex_v1i1\.all_design(sch_1):ins308525@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F217!!!!!!!!!!
S!SATA_TX_N!J2!58!@\imx6 rex_v1i1\.all_design(sch_1):ins308525@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F217!!!!!!!!!!
S!SATA_RX_P!J2!59!@\imx6 rex_v1i1\.all_design(sch_1):ins308525@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F217!!!!!!!!!!
S!LVDS0_PWM!J2!6!@\imx6 rex_v1i1\.all_design(sch_1):ins308525@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F217!!!!!!!!!!
S!SATA_TX_P!J2!60!@\imx6 rex_v1i1\.all_design(sch_1):ins308525@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F217!!!!!!!!!!
S!LVDS0_TX1_N!J2!7!@\imx6 rex_v1i1\.all_design(sch_1):ins308525@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F217!!!!!!!!!!
S!LVDS0_TX3_N!J2!8!@\imx6 rex_v1i1\.all_design(sch_1):ins308525@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F217!!!!!!!!!!
S!LVDS0_TX1_P!J2!9!@\imx6 rex_v1i1\.all_design(sch_1):ins308525@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F217!!!!!!!!!!
S!GND!J2!61!@\imx6 rex_v1i1\.all_design(sch_1):ins308525@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F217!!!!!!!!!!
S!GND!J2!62!@\imx6 rex_v1i1\.all_design(sch_1):ins308525@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F217!!!!!!!!!!
S!GND!J2!63!@\imx6 rex_v1i1\.all_design(sch_1):ins308525@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F217!!!!!!!!!!
S!GND!J2!64!@\imx6 rex_v1i1\.all_design(sch_1):ins308525@orcad_library.\qsh-030-01-l-d-a.normal\(chips)!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!F217!!!!!!!!!!
S!HOLE1!J2!65!!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!!!!!!!!!!!
S!HOLE2!J2!66!!QSH-030-01-L-D-A_QSH-030-01-L-D-A_NA!!!!!!!!!!!!!
S!MECH016!U2!MECH16!!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!!!!!!!!!!!
S!MECH015!U2!MECH15!!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!!!!!!!!!!!
S!MECH014!U2!MECH14!!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!!!!!!!!!!!
S!MECH013!U2!MECH13!!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!!!!!!!!!!!
S!MECH012!U2!MECH12!!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!!!!!!!!!!!
S!MECH011!U2!MECH11!!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!!!!!!!!!!!
S!MECH010!U2!MECH10!!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!!!!!!!!!!!
S!MECH09!U2!MECH09!!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!!!!!!!!!!!
S!MECH08!U2!MECH08!!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!!!!!!!!!!!
S!MECH07!U2!MECH07!!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!!!!!!!!!!!
S!MECH06!U2!MECH06!!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!!!!!!!!!!!
S!MECH05!U2!MECH05!!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!!!!!!!!!!!
S!MECH04!U2!MECH04!!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!!!!!!!!!!!
S!MECH03!U2!MECH03!!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!!!!!!!!!!!
S!MECH02!U2!MECH02!!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!!!!!!!!!!!
S!MECH01!U2!MECH01!!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!!!!!!!!!!!
S!DRAM_A0!U2!N3!@\imx6 rex_v1i1\.all_design(sch_1):ins315322@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F10!!!!!!!!!!
S!DRAM_A1!U2!P7!@\imx6 rex_v1i1\.all_design(sch_1):ins315322@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F10!!!!!!!!!!
S!DRAM_A10!U2!L7!@\imx6 rex_v1i1\.all_design(sch_1):ins315322@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F10!!!!!!!!!!
S!DRAM_A11!U2!R7!@\imx6 rex_v1i1\.all_design(sch_1):ins315322@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F10!!!!!!!!!!
S!DRAM_A12!U2!N7!@\imx6 rex_v1i1\.all_design(sch_1):ins315322@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F10!!!!!!!!!!
S!DRAM_A13!U2!T3!@\imx6 rex_v1i1\.all_design(sch_1):ins315322@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F10!!!!!!!!!!
S!DRAM_A2!U2!P3!@\imx6 rex_v1i1\.all_design(sch_1):ins315322@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F10!!!!!!!!!!
S!DRAM_A3!U2!N2!@\imx6 rex_v1i1\.all_design(sch_1):ins315322@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F10!!!!!!!!!!
S!DRAM_A4!U2!P8!@\imx6 rex_v1i1\.all_design(sch_1):ins315322@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F10!!!!!!!!!!
S!DRAM_A5!U2!P2!@\imx6 rex_v1i1\.all_design(sch_1):ins315322@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F10!!!!!!!!!!
S!DRAM_A6!U2!R8!@\imx6 rex_v1i1\.all_design(sch_1):ins315322@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F10!!!!!!!!!!
S!DRAM_A7!U2!R2!@\imx6 rex_v1i1\.all_design(sch_1):ins315322@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F10!!!!!!!!!!
S!DRAM_A8!U2!T8!@\imx6 rex_v1i1\.all_design(sch_1):ins315322@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F10!!!!!!!!!!
S!DRAM_A9!U2!R3!@\imx6 rex_v1i1\.all_design(sch_1):ins315322@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F10!!!!!!!!!!
S!DRAM_SDBA0!U2!M2!@\imx6 rex_v1i1\.all_design(sch_1):ins315322@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F10!!!!!!!!!!
S!DRAM_SDBA1!U2!N8!@\imx6 rex_v1i1\.all_design(sch_1):ins315322@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F10!!!!!!!!!!
S!DRAM_SDBA2!U2!M3!@\imx6 rex_v1i1\.all_design(sch_1):ins315322@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F10!!!!!!!!!!
S!DRAM_CLK1_P!U2!J7!@\imx6 rex_v1i1\.all_design(sch_1):ins315322@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F10!!!!!!!!!!
S!DRAM_SDCKE0!U2!K9!@\imx6 rex_v1i1\.all_design(sch_1):ins315322@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F10!!!!!!!!!!
S!DRAM_CAS_B!U2!K3!@\imx6 rex_v1i1\.all_design(sch_1):ins315322@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F10!!!!!!!!!!
S!DRAM_CLK1_N!U2!K7!@\imx6 rex_v1i1\.all_design(sch_1):ins315322@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F10!!!!!!!!!!
S!DRAM_CS0_B!U2!L2!@\imx6 rex_v1i1\.all_design(sch_1):ins315322@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F10!!!!!!!!!!
S!DRAM_D0!U2!E3!@\imx6 rex_v1i1\.all_design(sch_1):ins315322@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F10!!!!!!!!!!
S!DRAM_D1!U2!F7!@\imx6 rex_v1i1\.all_design(sch_1):ins315322@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F10!!!!!!!!!!
S!DRAM_D10!U2!C8!@\imx6 rex_v1i1\.all_design(sch_1):ins315322@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F10!!!!!!!!!!
S!DRAM_D11!U2!C2!@\imx6 rex_v1i1\.all_design(sch_1):ins315322@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F10!!!!!!!!!!
S!DRAM_D12!U2!A7!@\imx6 rex_v1i1\.all_design(sch_1):ins315322@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F10!!!!!!!!!!
S!DRAM_D13!U2!A2!@\imx6 rex_v1i1\.all_design(sch_1):ins315322@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F10!!!!!!!!!!
S!DRAM_D14!U2!B8!@\imx6 rex_v1i1\.all_design(sch_1):ins315322@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F10!!!!!!!!!!
S!DRAM_D15!U2!A3!@\imx6 rex_v1i1\.all_design(sch_1):ins315322@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F10!!!!!!!!!!
S!DRAM_D2!U2!F2!@\imx6 rex_v1i1\.all_design(sch_1):ins315322@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F10!!!!!!!!!!
S!DRAM_D3!U2!F8!@\imx6 rex_v1i1\.all_design(sch_1):ins315322@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F10!!!!!!!!!!
S!DRAM_D4!U2!H3!@\imx6 rex_v1i1\.all_design(sch_1):ins315322@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F10!!!!!!!!!!
S!DRAM_D5!U2!H8!@\imx6 rex_v1i1\.all_design(sch_1):ins315322@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F10!!!!!!!!!!
S!DRAM_D6!U2!G2!@\imx6 rex_v1i1\.all_design(sch_1):ins315322@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F10!!!!!!!!!!
S!DRAM_D7!U2!H7!@\imx6 rex_v1i1\.all_design(sch_1):ins315322@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F10!!!!!!!!!!
S!DRAM_D8!U2!D7!@\imx6 rex_v1i1\.all_design(sch_1):ins315322@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F10!!!!!!!!!!
S!DRAM_D9!U2!C3!@\imx6 rex_v1i1\.all_design(sch_1):ins315322@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F10!!!!!!!!!!
S!DRAM_DQM1!U2!E7!@\imx6 rex_v1i1\.all_design(sch_1):ins315322@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F10!!!!!!!!!!
S!DRAM_DQS0_P!U2!F3!@\imx6 rex_v1i1\.all_design(sch_1):ins315322@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F10!!!!!!!!!!
S!DRAM_DQS0_N!U2!G3!@\imx6 rex_v1i1\.all_design(sch_1):ins315322@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F10!!!!!!!!!!
S!!U2!J1!@\imx6 rex_v1i1\.all_design(sch_1):ins315322@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F10!!!!!!!!!!
S!!U2!J9!@\imx6 rex_v1i1\.all_design(sch_1):ins315322@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F10!!!!!!!!!!
S!!U2!L1!@\imx6 rex_v1i1\.all_design(sch_1):ins315322@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F10!!!!!!!!!!
S!!U2!L9!@\imx6 rex_v1i1\.all_design(sch_1):ins315322@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F10!!!!!!!!!!
S!DRAM_A15!U2!M7!@\imx6 rex_v1i1\.all_design(sch_1):ins315322@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F10!!!!!!!!!!
S!DRAM_A14!U2!T7!@\imx6 rex_v1i1\.all_design(sch_1):ins315322@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F10!!!!!!!!!!
S!DRAM_SDODT0!U2!K1!@\imx6 rex_v1i1\.all_design(sch_1):ins315322@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F10!!!!!!!!!!
S!DRAM_RAS_B!U2!J3!@\imx6 rex_v1i1\.all_design(sch_1):ins315322@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F10!!!!!!!!!!
S!DRAM_RESET_B!U2!T2!@\imx6 rex_v1i1\.all_design(sch_1):ins315322@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F10!!!!!!!!!!
S!DRAM_DQM0!U2!D3!@\imx6 rex_v1i1\.all_design(sch_1):ins315322@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F10!!!!!!!!!!
S!DRAM_DQS1_P!U2!C7!@\imx6 rex_v1i1\.all_design(sch_1):ins315322@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F10!!!!!!!!!!
S!DRAM_DQS1_N!U2!B7!@\imx6 rex_v1i1\.all_design(sch_1):ins315322@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F10!!!!!!!!!!
S!+1V5_DDR!U2!B2!@\imx6 rex_v1i1\.all_design(sch_1):ins315322@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F10!!!!!!!!!!
S!+1V5_DDR!U2!D9!@\imx6 rex_v1i1\.all_design(sch_1):ins315322@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F10!!!!!!!!!!
S!+1V5_DDR!U2!G7!@\imx6 rex_v1i1\.all_design(sch_1):ins315322@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F10!!!!!!!!!!
S!+1V5_DDR!U2!K2!@\imx6 rex_v1i1\.all_design(sch_1):ins315322@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F10!!!!!!!!!!
S!+1V5_DDR!U2!K8!@\imx6 rex_v1i1\.all_design(sch_1):ins315322@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F10!!!!!!!!!!
S!+1V5_DDR!U2!N1!@\imx6 rex_v1i1\.all_design(sch_1):ins315322@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F10!!!!!!!!!!
S!+1V5_DDR!U2!N9!@\imx6 rex_v1i1\.all_design(sch_1):ins315322@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F10!!!!!!!!!!
S!+1V5_DDR!U2!R1!@\imx6 rex_v1i1\.all_design(sch_1):ins315322@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F10!!!!!!!!!!
S!+1V5_DDR!U2!R9!@\imx6 rex_v1i1\.all_design(sch_1):ins315322@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F10!!!!!!!!!!
S!+1V5_DDR!U2!A1!@\imx6 rex_v1i1\.all_design(sch_1):ins315322@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F10!!!!!!!!!!
S!+1V5_DDR!U2!A8!@\imx6 rex_v1i1\.all_design(sch_1):ins315322@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F10!!!!!!!!!!
S!+1V5_DDR!U2!C1!@\imx6 rex_v1i1\.all_design(sch_1):ins315322@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F10!!!!!!!!!!
S!+1V5_DDR!U2!C9!@\imx6 rex_v1i1\.all_design(sch_1):ins315322@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F10!!!!!!!!!!
S!+1V5_DDR!U2!D2!@\imx6 rex_v1i1\.all_design(sch_1):ins315322@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F10!!!!!!!!!!
S!+1V5_DDR!U2!E9!@\imx6 rex_v1i1\.all_design(sch_1):ins315322@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F10!!!!!!!!!!
S!+1V5_DDR!U2!F1!@\imx6 rex_v1i1\.all_design(sch_1):ins315322@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F10!!!!!!!!!!
S!+1V5_DDR!U2!H2!@\imx6 rex_v1i1\.all_design(sch_1):ins315322@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F10!!!!!!!!!!
S!+1V5_DDR!U2!H9!@\imx6 rex_v1i1\.all_design(sch_1):ins315322@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F10!!!!!!!!!!
S!+DDR_VREF!U2!M8!@\imx6 rex_v1i1\.all_design(sch_1):ins315322@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F10!!!!!!!!!!
S!+DDR_VREF!U2!H1!@\imx6 rex_v1i1\.all_design(sch_1):ins315322@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F10!!!!!!!!!!
S!GND!U2!A9!@\imx6 rex_v1i1\.all_design(sch_1):ins315322@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F10!!!!!!!!!!
S!GND!U2!P9!@\imx6 rex_v1i1\.all_design(sch_1):ins315322@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F10!!!!!!!!!!
S!GND!U2!T1!@\imx6 rex_v1i1\.all_design(sch_1):ins315322@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F10!!!!!!!!!!
S!GND!U2!T9!@\imx6 rex_v1i1\.all_design(sch_1):ins315322@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F10!!!!!!!!!!
S!GND!U2!B3!@\imx6 rex_v1i1\.all_design(sch_1):ins315322@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F10!!!!!!!!!!
S!GND!U2!E1!@\imx6 rex_v1i1\.all_design(sch_1):ins315322@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F10!!!!!!!!!!
S!GND!U2!G8!@\imx6 rex_v1i1\.all_design(sch_1):ins315322@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F10!!!!!!!!!!
S!GND!U2!J2!@\imx6 rex_v1i1\.all_design(sch_1):ins315322@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F10!!!!!!!!!!
S!GND!U2!J8!@\imx6 rex_v1i1\.all_design(sch_1):ins315322@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F10!!!!!!!!!!
S!GND!U2!M1!@\imx6 rex_v1i1\.all_design(sch_1):ins315322@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F10!!!!!!!!!!
S!GND!U2!M9!@\imx6 rex_v1i1\.all_design(sch_1):ins315322@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F10!!!!!!!!!!
S!GND!U2!P1!@\imx6 rex_v1i1\.all_design(sch_1):ins315322@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F10!!!!!!!!!!
S!GND!U2!B1!@\imx6 rex_v1i1\.all_design(sch_1):ins315322@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F10!!!!!!!!!!
S!GND!U2!B9!@\imx6 rex_v1i1\.all_design(sch_1):ins315322@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F10!!!!!!!!!!
S!GND!U2!D1!@\imx6 rex_v1i1\.all_design(sch_1):ins315322@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F10!!!!!!!!!!
S!GND!U2!D8!@\imx6 rex_v1i1\.all_design(sch_1):ins315322@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F10!!!!!!!!!!
S!GND!U2!E2!@\imx6 rex_v1i1\.all_design(sch_1):ins315322@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F10!!!!!!!!!!
S!GND!U2!E8!@\imx6 rex_v1i1\.all_design(sch_1):ins315322@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F10!!!!!!!!!!
S!GND!U2!F9!@\imx6 rex_v1i1\.all_design(sch_1):ins315322@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F10!!!!!!!!!!
S!GND!U2!G1!@\imx6 rex_v1i1\.all_design(sch_1):ins315322@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F10!!!!!!!!!!
S!GND!U2!G9!@\imx6 rex_v1i1\.all_design(sch_1):ins315322@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F10!!!!!!!!!!
S!DRAM_WE_B!U2!L3!@\imx6 rex_v1i1\.all_design(sch_1):ins315322@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F10!!!!!!!!!!
S!DRAM0_ZQ!U2!L8!@\imx6 rex_v1i1\.all_design(sch_1):ins315322@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F10!!!!!!!!!!
S!MECH016!U3!MECH16!!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!!!!!!!!!!!
S!MECH015!U3!MECH15!!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!!!!!!!!!!!
S!MECH014!U3!MECH14!!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!!!!!!!!!!!
S!MECH013!U3!MECH13!!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!!!!!!!!!!!
S!MECH012!U3!MECH12!!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!!!!!!!!!!!
S!MECH011!U3!MECH11!!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!!!!!!!!!!!
S!MECH010!U3!MECH10!!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!!!!!!!!!!!
S!MECH09!U3!MECH09!!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!!!!!!!!!!!
S!MECH08!U3!MECH08!!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!!!!!!!!!!!
S!MECH07!U3!MECH07!!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!!!!!!!!!!!
S!MECH06!U3!MECH06!!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!!!!!!!!!!!
S!MECH05!U3!MECH05!!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!!!!!!!!!!!
S!MECH04!U3!MECH04!!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!!!!!!!!!!!
S!MECH03!U3!MECH03!!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!!!!!!!!!!!
S!MECH02!U3!MECH02!!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!!!!!!!!!!!
S!MECH01!U3!MECH01!!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!!!!!!!!!!!
S!DRAM_A0!U3!N3!@\imx6 rex_v1i1\.all_design(sch_1):ins313358@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F9!!!!!!!!!!
S!DRAM_A1!U3!P7!@\imx6 rex_v1i1\.all_design(sch_1):ins313358@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F9!!!!!!!!!!
S!DRAM_A10!U3!L7!@\imx6 rex_v1i1\.all_design(sch_1):ins313358@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F9!!!!!!!!!!
S!DRAM_A11!U3!R7!@\imx6 rex_v1i1\.all_design(sch_1):ins313358@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F9!!!!!!!!!!
S!DRAM_A12!U3!N7!@\imx6 rex_v1i1\.all_design(sch_1):ins313358@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F9!!!!!!!!!!
S!DRAM_A13!U3!T3!@\imx6 rex_v1i1\.all_design(sch_1):ins313358@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F9!!!!!!!!!!
S!DRAM_A2!U3!P3!@\imx6 rex_v1i1\.all_design(sch_1):ins313358@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F9!!!!!!!!!!
S!DRAM_A3!U3!N2!@\imx6 rex_v1i1\.all_design(sch_1):ins313358@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F9!!!!!!!!!!
S!DRAM_A4!U3!P8!@\imx6 rex_v1i1\.all_design(sch_1):ins313358@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F9!!!!!!!!!!
S!DRAM_A5!U3!P2!@\imx6 rex_v1i1\.all_design(sch_1):ins313358@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F9!!!!!!!!!!
S!DRAM_A6!U3!R8!@\imx6 rex_v1i1\.all_design(sch_1):ins313358@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F9!!!!!!!!!!
S!DRAM_A7!U3!R2!@\imx6 rex_v1i1\.all_design(sch_1):ins313358@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F9!!!!!!!!!!
S!DRAM_A8!U3!T8!@\imx6 rex_v1i1\.all_design(sch_1):ins313358@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F9!!!!!!!!!!
S!DRAM_A9!U3!R3!@\imx6 rex_v1i1\.all_design(sch_1):ins313358@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F9!!!!!!!!!!
S!DRAM_SDBA0!U3!M2!@\imx6 rex_v1i1\.all_design(sch_1):ins313358@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F9!!!!!!!!!!
S!DRAM_SDBA1!U3!N8!@\imx6 rex_v1i1\.all_design(sch_1):ins313358@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F9!!!!!!!!!!
S!DRAM_SDBA2!U3!M3!@\imx6 rex_v1i1\.all_design(sch_1):ins313358@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F9!!!!!!!!!!
S!DRAM_CLK1_P!U3!J7!@\imx6 rex_v1i1\.all_design(sch_1):ins313358@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F9!!!!!!!!!!
S!DRAM_SDCKE0!U3!K9!@\imx6 rex_v1i1\.all_design(sch_1):ins313358@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F9!!!!!!!!!!
S!DRAM_CAS_B!U3!K3!@\imx6 rex_v1i1\.all_design(sch_1):ins313358@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F9!!!!!!!!!!
S!DRAM_CLK1_N!U3!K7!@\imx6 rex_v1i1\.all_design(sch_1):ins313358@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F9!!!!!!!!!!
S!DRAM_CS0_B!U3!L2!@\imx6 rex_v1i1\.all_design(sch_1):ins313358@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F9!!!!!!!!!!
S!DRAM_D16!U3!E3!@\imx6 rex_v1i1\.all_design(sch_1):ins313358@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F9!!!!!!!!!!
S!DRAM_D17!U3!F7!@\imx6 rex_v1i1\.all_design(sch_1):ins313358@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F9!!!!!!!!!!
S!DRAM_D26!U3!C8!@\imx6 rex_v1i1\.all_design(sch_1):ins313358@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F9!!!!!!!!!!
S!DRAM_D27!U3!C2!@\imx6 rex_v1i1\.all_design(sch_1):ins313358@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F9!!!!!!!!!!
S!DRAM_D28!U3!A7!@\imx6 rex_v1i1\.all_design(sch_1):ins313358@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F9!!!!!!!!!!
S!DRAM_D29!U3!A2!@\imx6 rex_v1i1\.all_design(sch_1):ins313358@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F9!!!!!!!!!!
S!DRAM_D30!U3!B8!@\imx6 rex_v1i1\.all_design(sch_1):ins313358@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F9!!!!!!!!!!
S!DRAM_D31!U3!A3!@\imx6 rex_v1i1\.all_design(sch_1):ins313358@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F9!!!!!!!!!!
S!DRAM_D18!U3!F2!@\imx6 rex_v1i1\.all_design(sch_1):ins313358@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F9!!!!!!!!!!
S!DRAM_D19!U3!F8!@\imx6 rex_v1i1\.all_design(sch_1):ins313358@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F9!!!!!!!!!!
S!DRAM_D20!U3!H3!@\imx6 rex_v1i1\.all_design(sch_1):ins313358@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F9!!!!!!!!!!
S!DRAM_D21!U3!H8!@\imx6 rex_v1i1\.all_design(sch_1):ins313358@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F9!!!!!!!!!!
S!DRAM_D22!U3!G2!@\imx6 rex_v1i1\.all_design(sch_1):ins313358@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F9!!!!!!!!!!
S!DRAM_D23!U3!H7!@\imx6 rex_v1i1\.all_design(sch_1):ins313358@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F9!!!!!!!!!!
S!DRAM_D24!U3!D7!@\imx6 rex_v1i1\.all_design(sch_1):ins313358@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F9!!!!!!!!!!
S!DRAM_D25!U3!C3!@\imx6 rex_v1i1\.all_design(sch_1):ins313358@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F9!!!!!!!!!!
S!DRAM_DQM2!U3!E7!@\imx6 rex_v1i1\.all_design(sch_1):ins313358@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F9!!!!!!!!!!
S!DRAM_DQS2_P!U3!F3!@\imx6 rex_v1i1\.all_design(sch_1):ins313358@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F9!!!!!!!!!!
S!DRAM_DQS2_N!U3!G3!@\imx6 rex_v1i1\.all_design(sch_1):ins313358@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F9!!!!!!!!!!
S!!U3!J1!@\imx6 rex_v1i1\.all_design(sch_1):ins313358@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F9!!!!!!!!!!
S!!U3!J9!@\imx6 rex_v1i1\.all_design(sch_1):ins313358@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F9!!!!!!!!!!
S!!U3!L1!@\imx6 rex_v1i1\.all_design(sch_1):ins313358@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F9!!!!!!!!!!
S!!U3!L9!@\imx6 rex_v1i1\.all_design(sch_1):ins313358@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F9!!!!!!!!!!
S!DRAM_A15!U3!M7!@\imx6 rex_v1i1\.all_design(sch_1):ins313358@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F9!!!!!!!!!!
S!DRAM_A14!U3!T7!@\imx6 rex_v1i1\.all_design(sch_1):ins313358@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F9!!!!!!!!!!
S!DRAM_SDODT0!U3!K1!@\imx6 rex_v1i1\.all_design(sch_1):ins313358@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F9!!!!!!!!!!
S!DRAM_RAS_B!U3!J3!@\imx6 rex_v1i1\.all_design(sch_1):ins313358@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F9!!!!!!!!!!
S!DRAM_RESET_B!U3!T2!@\imx6 rex_v1i1\.all_design(sch_1):ins313358@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F9!!!!!!!!!!
S!DRAM_DQM3!U3!D3!@\imx6 rex_v1i1\.all_design(sch_1):ins313358@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F9!!!!!!!!!!
S!DRAM_DQS3_P!U3!C7!@\imx6 rex_v1i1\.all_design(sch_1):ins313358@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F9!!!!!!!!!!
S!DRAM_DQS3_N!U3!B7!@\imx6 rex_v1i1\.all_design(sch_1):ins313358@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F9!!!!!!!!!!
S!+1V5_DDR!U3!B2!@\imx6 rex_v1i1\.all_design(sch_1):ins313358@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F9!!!!!!!!!!
S!+1V5_DDR!U3!D9!@\imx6 rex_v1i1\.all_design(sch_1):ins313358@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F9!!!!!!!!!!
S!+1V5_DDR!U3!G7!@\imx6 rex_v1i1\.all_design(sch_1):ins313358@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F9!!!!!!!!!!
S!+1V5_DDR!U3!K2!@\imx6 rex_v1i1\.all_design(sch_1):ins313358@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F9!!!!!!!!!!
S!+1V5_DDR!U3!K8!@\imx6 rex_v1i1\.all_design(sch_1):ins313358@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F9!!!!!!!!!!
S!+1V5_DDR!U3!N1!@\imx6 rex_v1i1\.all_design(sch_1):ins313358@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F9!!!!!!!!!!
S!+1V5_DDR!U3!N9!@\imx6 rex_v1i1\.all_design(sch_1):ins313358@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F9!!!!!!!!!!
S!+1V5_DDR!U3!R1!@\imx6 rex_v1i1\.all_design(sch_1):ins313358@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F9!!!!!!!!!!
S!+1V5_DDR!U3!R9!@\imx6 rex_v1i1\.all_design(sch_1):ins313358@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F9!!!!!!!!!!
S!+1V5_DDR!U3!A1!@\imx6 rex_v1i1\.all_design(sch_1):ins313358@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F9!!!!!!!!!!
S!+1V5_DDR!U3!A8!@\imx6 rex_v1i1\.all_design(sch_1):ins313358@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F9!!!!!!!!!!
S!+1V5_DDR!U3!C1!@\imx6 rex_v1i1\.all_design(sch_1):ins313358@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F9!!!!!!!!!!
S!+1V5_DDR!U3!C9!@\imx6 rex_v1i1\.all_design(sch_1):ins313358@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F9!!!!!!!!!!
S!+1V5_DDR!U3!D2!@\imx6 rex_v1i1\.all_design(sch_1):ins313358@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F9!!!!!!!!!!
S!+1V5_DDR!U3!E9!@\imx6 rex_v1i1\.all_design(sch_1):ins313358@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F9!!!!!!!!!!
S!+1V5_DDR!U3!F1!@\imx6 rex_v1i1\.all_design(sch_1):ins313358@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F9!!!!!!!!!!
S!+1V5_DDR!U3!H2!@\imx6 rex_v1i1\.all_design(sch_1):ins313358@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F9!!!!!!!!!!
S!+1V5_DDR!U3!H9!@\imx6 rex_v1i1\.all_design(sch_1):ins313358@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F9!!!!!!!!!!
S!+DDR_VREF!U3!M8!@\imx6 rex_v1i1\.all_design(sch_1):ins313358@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F9!!!!!!!!!!
S!+DDR_VREF!U3!H1!@\imx6 rex_v1i1\.all_design(sch_1):ins313358@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F9!!!!!!!!!!
S!GND!U3!A9!@\imx6 rex_v1i1\.all_design(sch_1):ins313358@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F9!!!!!!!!!!
S!GND!U3!P9!@\imx6 rex_v1i1\.all_design(sch_1):ins313358@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F9!!!!!!!!!!
S!GND!U3!T1!@\imx6 rex_v1i1\.all_design(sch_1):ins313358@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F9!!!!!!!!!!
S!GND!U3!T9!@\imx6 rex_v1i1\.all_design(sch_1):ins313358@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F9!!!!!!!!!!
S!GND!U3!B3!@\imx6 rex_v1i1\.all_design(sch_1):ins313358@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F9!!!!!!!!!!
S!GND!U3!E1!@\imx6 rex_v1i1\.all_design(sch_1):ins313358@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F9!!!!!!!!!!
S!GND!U3!G8!@\imx6 rex_v1i1\.all_design(sch_1):ins313358@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F9!!!!!!!!!!
S!GND!U3!J2!@\imx6 rex_v1i1\.all_design(sch_1):ins313358@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F9!!!!!!!!!!
S!GND!U3!J8!@\imx6 rex_v1i1\.all_design(sch_1):ins313358@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F9!!!!!!!!!!
S!GND!U3!M1!@\imx6 rex_v1i1\.all_design(sch_1):ins313358@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F9!!!!!!!!!!
S!GND!U3!M9!@\imx6 rex_v1i1\.all_design(sch_1):ins313358@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F9!!!!!!!!!!
S!GND!U3!P1!@\imx6 rex_v1i1\.all_design(sch_1):ins313358@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F9!!!!!!!!!!
S!GND!U3!B1!@\imx6 rex_v1i1\.all_design(sch_1):ins313358@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F9!!!!!!!!!!
S!GND!U3!B9!@\imx6 rex_v1i1\.all_design(sch_1):ins313358@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F9!!!!!!!!!!
S!GND!U3!D1!@\imx6 rex_v1i1\.all_design(sch_1):ins313358@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F9!!!!!!!!!!
S!GND!U3!D8!@\imx6 rex_v1i1\.all_design(sch_1):ins313358@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F9!!!!!!!!!!
S!GND!U3!E2!@\imx6 rex_v1i1\.all_design(sch_1):ins313358@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F9!!!!!!!!!!
S!GND!U3!E8!@\imx6 rex_v1i1\.all_design(sch_1):ins313358@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F9!!!!!!!!!!
S!GND!U3!F9!@\imx6 rex_v1i1\.all_design(sch_1):ins313358@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F9!!!!!!!!!!
S!GND!U3!G1!@\imx6 rex_v1i1\.all_design(sch_1):ins313358@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F9!!!!!!!!!!
S!GND!U3!G9!@\imx6 rex_v1i1\.all_design(sch_1):ins313358@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F9!!!!!!!!!!
S!DRAM_WE_B!U3!L3!@\imx6 rex_v1i1\.all_design(sch_1):ins313358@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F9!!!!!!!!!!
S!DRAM1_ZQ!U3!L8!@\imx6 rex_v1i1\.all_design(sch_1):ins313358@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F9!!!!!!!!!!
S!MECH016!U4!MECH16!!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!!!!!!!!!!!
S!MECH015!U4!MECH15!!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!!!!!!!!!!!
S!MECH014!U4!MECH14!!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!!!!!!!!!!!
S!MECH013!U4!MECH13!!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!!!!!!!!!!!
S!MECH012!U4!MECH12!!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!!!!!!!!!!!
S!MECH011!U4!MECH11!!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!!!!!!!!!!!
S!MECH010!U4!MECH10!!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!!!!!!!!!!!
S!MECH09!U4!MECH09!!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!!!!!!!!!!!
S!MECH08!U4!MECH08!!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!!!!!!!!!!!
S!MECH07!U4!MECH07!!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!!!!!!!!!!!
S!MECH06!U4!MECH06!!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!!!!!!!!!!!
S!MECH05!U4!MECH05!!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!!!!!!!!!!!
S!MECH04!U4!MECH04!!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!!!!!!!!!!!
S!MECH03!U4!MECH03!!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!!!!!!!!!!!
S!MECH02!U4!MECH02!!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!!!!!!!!!!!
S!MECH01!U4!MECH01!!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!!!!!!!!!!!
S!DRAM_A0!U4!N3!@\imx6 rex_v1i1\.all_design(sch_1):ins316188@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F8!!!!!!!!!!
S!DRAM_A1!U4!P7!@\imx6 rex_v1i1\.all_design(sch_1):ins316188@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F8!!!!!!!!!!
S!DRAM_A10!U4!L7!@\imx6 rex_v1i1\.all_design(sch_1):ins316188@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F8!!!!!!!!!!
S!DRAM_A11!U4!R7!@\imx6 rex_v1i1\.all_design(sch_1):ins316188@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F8!!!!!!!!!!
S!DRAM_A12!U4!N7!@\imx6 rex_v1i1\.all_design(sch_1):ins316188@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F8!!!!!!!!!!
S!DRAM_A13!U4!T3!@\imx6 rex_v1i1\.all_design(sch_1):ins316188@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F8!!!!!!!!!!
S!DRAM_A2!U4!P3!@\imx6 rex_v1i1\.all_design(sch_1):ins316188@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F8!!!!!!!!!!
S!DRAM_A3!U4!N2!@\imx6 rex_v1i1\.all_design(sch_1):ins316188@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F8!!!!!!!!!!
S!DRAM_A4!U4!P8!@\imx6 rex_v1i1\.all_design(sch_1):ins316188@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F8!!!!!!!!!!
S!DRAM_A5!U4!P2!@\imx6 rex_v1i1\.all_design(sch_1):ins316188@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F8!!!!!!!!!!
S!DRAM_A6!U4!R8!@\imx6 rex_v1i1\.all_design(sch_1):ins316188@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F8!!!!!!!!!!
S!DRAM_A7!U4!R2!@\imx6 rex_v1i1\.all_design(sch_1):ins316188@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F8!!!!!!!!!!
S!DRAM_A8!U4!T8!@\imx6 rex_v1i1\.all_design(sch_1):ins316188@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F8!!!!!!!!!!
S!DRAM_A9!U4!R3!@\imx6 rex_v1i1\.all_design(sch_1):ins316188@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F8!!!!!!!!!!
S!DRAM_SDBA0!U4!M2!@\imx6 rex_v1i1\.all_design(sch_1):ins316188@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F8!!!!!!!!!!
S!DRAM_SDBA1!U4!N8!@\imx6 rex_v1i1\.all_design(sch_1):ins316188@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F8!!!!!!!!!!
S!DRAM_SDBA2!U4!M3!@\imx6 rex_v1i1\.all_design(sch_1):ins316188@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F8!!!!!!!!!!
S!DRAM_CLK0_P!U4!J7!@\imx6 rex_v1i1\.all_design(sch_1):ins316188@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F8!!!!!!!!!!
S!DRAM_SDCKE0!U4!K9!@\imx6 rex_v1i1\.all_design(sch_1):ins316188@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F8!!!!!!!!!!
S!DRAM_CAS_B!U4!K3!@\imx6 rex_v1i1\.all_design(sch_1):ins316188@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F8!!!!!!!!!!
S!DRAM_CLK0_N!U4!K7!@\imx6 rex_v1i1\.all_design(sch_1):ins316188@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F8!!!!!!!!!!
S!DRAM_CS0_B!U4!L2!@\imx6 rex_v1i1\.all_design(sch_1):ins316188@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F8!!!!!!!!!!
S!DRAM_D48!U4!E3!@\imx6 rex_v1i1\.all_design(sch_1):ins316188@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F8!!!!!!!!!!
S!DRAM_D49!U4!F7!@\imx6 rex_v1i1\.all_design(sch_1):ins316188@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F8!!!!!!!!!!
S!DRAM_D58!U4!C8!@\imx6 rex_v1i1\.all_design(sch_1):ins316188@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F8!!!!!!!!!!
S!DRAM_D59!U4!C2!@\imx6 rex_v1i1\.all_design(sch_1):ins316188@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F8!!!!!!!!!!
S!DRAM_D60!U4!A7!@\imx6 rex_v1i1\.all_design(sch_1):ins316188@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F8!!!!!!!!!!
S!DRAM_D61!U4!A2!@\imx6 rex_v1i1\.all_design(sch_1):ins316188@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F8!!!!!!!!!!
S!DRAM_D62!U4!B8!@\imx6 rex_v1i1\.all_design(sch_1):ins316188@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F8!!!!!!!!!!
S!DRAM_D63!U4!A3!@\imx6 rex_v1i1\.all_design(sch_1):ins316188@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F8!!!!!!!!!!
S!DRAM_D50!U4!F2!@\imx6 rex_v1i1\.all_design(sch_1):ins316188@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F8!!!!!!!!!!
S!DRAM_D51!U4!F8!@\imx6 rex_v1i1\.all_design(sch_1):ins316188@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F8!!!!!!!!!!
S!DRAM_D52!U4!H3!@\imx6 rex_v1i1\.all_design(sch_1):ins316188@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F8!!!!!!!!!!
S!DRAM_D53!U4!H8!@\imx6 rex_v1i1\.all_design(sch_1):ins316188@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F8!!!!!!!!!!
S!DRAM_D54!U4!G2!@\imx6 rex_v1i1\.all_design(sch_1):ins316188@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F8!!!!!!!!!!
S!DRAM_D55!U4!H7!@\imx6 rex_v1i1\.all_design(sch_1):ins316188@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F8!!!!!!!!!!
S!DRAM_D56!U4!D7!@\imx6 rex_v1i1\.all_design(sch_1):ins316188@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F8!!!!!!!!!!
S!DRAM_D57!U4!C3!@\imx6 rex_v1i1\.all_design(sch_1):ins316188@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F8!!!!!!!!!!
S!DRAM_DQM7!U4!E7!@\imx6 rex_v1i1\.all_design(sch_1):ins316188@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F8!!!!!!!!!!
S!DRAM_DQS6_P!U4!F3!@\imx6 rex_v1i1\.all_design(sch_1):ins316188@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F8!!!!!!!!!!
S!DRAM_DQS6_N!U4!G3!@\imx6 rex_v1i1\.all_design(sch_1):ins316188@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F8!!!!!!!!!!
S!!U4!J1!@\imx6 rex_v1i1\.all_design(sch_1):ins316188@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F8!!!!!!!!!!
S!!U4!J9!@\imx6 rex_v1i1\.all_design(sch_1):ins316188@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F8!!!!!!!!!!
S!!U4!L1!@\imx6 rex_v1i1\.all_design(sch_1):ins316188@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F8!!!!!!!!!!
S!!U4!L9!@\imx6 rex_v1i1\.all_design(sch_1):ins316188@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F8!!!!!!!!!!
S!DRAM_A15!U4!M7!@\imx6 rex_v1i1\.all_design(sch_1):ins316188@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F8!!!!!!!!!!
S!DRAM_A14!U4!T7!@\imx6 rex_v1i1\.all_design(sch_1):ins316188@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F8!!!!!!!!!!
S!DRAM_SDODT0!U4!K1!@\imx6 rex_v1i1\.all_design(sch_1):ins316188@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F8!!!!!!!!!!
S!DRAM_RAS_B!U4!J3!@\imx6 rex_v1i1\.all_design(sch_1):ins316188@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F8!!!!!!!!!!
S!DRAM_RESET_B!U4!T2!@\imx6 rex_v1i1\.all_design(sch_1):ins316188@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F8!!!!!!!!!!
S!DRAM_DQM6!U4!D3!@\imx6 rex_v1i1\.all_design(sch_1):ins316188@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F8!!!!!!!!!!
S!DRAM_DQS7_P!U4!C7!@\imx6 rex_v1i1\.all_design(sch_1):ins316188@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F8!!!!!!!!!!
S!DRAM_DQS7_N!U4!B7!@\imx6 rex_v1i1\.all_design(sch_1):ins316188@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F8!!!!!!!!!!
S!+1V5_DDR!U4!B2!@\imx6 rex_v1i1\.all_design(sch_1):ins316188@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F8!!!!!!!!!!
S!+1V5_DDR!U4!D9!@\imx6 rex_v1i1\.all_design(sch_1):ins316188@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F8!!!!!!!!!!
S!+1V5_DDR!U4!G7!@\imx6 rex_v1i1\.all_design(sch_1):ins316188@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F8!!!!!!!!!!
S!+1V5_DDR!U4!K2!@\imx6 rex_v1i1\.all_design(sch_1):ins316188@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F8!!!!!!!!!!
S!+1V5_DDR!U4!K8!@\imx6 rex_v1i1\.all_design(sch_1):ins316188@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F8!!!!!!!!!!
S!+1V5_DDR!U4!N1!@\imx6 rex_v1i1\.all_design(sch_1):ins316188@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F8!!!!!!!!!!
S!+1V5_DDR!U4!N9!@\imx6 rex_v1i1\.all_design(sch_1):ins316188@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F8!!!!!!!!!!
S!+1V5_DDR!U4!R1!@\imx6 rex_v1i1\.all_design(sch_1):ins316188@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F8!!!!!!!!!!
S!+1V5_DDR!U4!R9!@\imx6 rex_v1i1\.all_design(sch_1):ins316188@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F8!!!!!!!!!!
S!+1V5_DDR!U4!A1!@\imx6 rex_v1i1\.all_design(sch_1):ins316188@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F8!!!!!!!!!!
S!+1V5_DDR!U4!A8!@\imx6 rex_v1i1\.all_design(sch_1):ins316188@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F8!!!!!!!!!!
S!+1V5_DDR!U4!C1!@\imx6 rex_v1i1\.all_design(sch_1):ins316188@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F8!!!!!!!!!!
S!+1V5_DDR!U4!C9!@\imx6 rex_v1i1\.all_design(sch_1):ins316188@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F8!!!!!!!!!!
S!+1V5_DDR!U4!D2!@\imx6 rex_v1i1\.all_design(sch_1):ins316188@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F8!!!!!!!!!!
S!+1V5_DDR!U4!E9!@\imx6 rex_v1i1\.all_design(sch_1):ins316188@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F8!!!!!!!!!!
S!+1V5_DDR!U4!F1!@\imx6 rex_v1i1\.all_design(sch_1):ins316188@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F8!!!!!!!!!!
S!+1V5_DDR!U4!H2!@\imx6 rex_v1i1\.all_design(sch_1):ins316188@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F8!!!!!!!!!!
S!+1V5_DDR!U4!H9!@\imx6 rex_v1i1\.all_design(sch_1):ins316188@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F8!!!!!!!!!!
S!+DDR_VREF!U4!M8!@\imx6 rex_v1i1\.all_design(sch_1):ins316188@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F8!!!!!!!!!!
S!+DDR_VREF!U4!H1!@\imx6 rex_v1i1\.all_design(sch_1):ins316188@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F8!!!!!!!!!!
S!GND!U4!A9!@\imx6 rex_v1i1\.all_design(sch_1):ins316188@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F8!!!!!!!!!!
S!GND!U4!P9!@\imx6 rex_v1i1\.all_design(sch_1):ins316188@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F8!!!!!!!!!!
S!GND!U4!T1!@\imx6 rex_v1i1\.all_design(sch_1):ins316188@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F8!!!!!!!!!!
S!GND!U4!T9!@\imx6 rex_v1i1\.all_design(sch_1):ins316188@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F8!!!!!!!!!!
S!GND!U4!B3!@\imx6 rex_v1i1\.all_design(sch_1):ins316188@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F8!!!!!!!!!!
S!GND!U4!E1!@\imx6 rex_v1i1\.all_design(sch_1):ins316188@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F8!!!!!!!!!!
S!GND!U4!G8!@\imx6 rex_v1i1\.all_design(sch_1):ins316188@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F8!!!!!!!!!!
S!GND!U4!J2!@\imx6 rex_v1i1\.all_design(sch_1):ins316188@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F8!!!!!!!!!!
S!GND!U4!J8!@\imx6 rex_v1i1\.all_design(sch_1):ins316188@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F8!!!!!!!!!!
S!GND!U4!M1!@\imx6 rex_v1i1\.all_design(sch_1):ins316188@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F8!!!!!!!!!!
S!GND!U4!M9!@\imx6 rex_v1i1\.all_design(sch_1):ins316188@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F8!!!!!!!!!!
S!GND!U4!P1!@\imx6 rex_v1i1\.all_design(sch_1):ins316188@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F8!!!!!!!!!!
S!GND!U4!B1!@\imx6 rex_v1i1\.all_design(sch_1):ins316188@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F8!!!!!!!!!!
S!GND!U4!B9!@\imx6 rex_v1i1\.all_design(sch_1):ins316188@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F8!!!!!!!!!!
S!GND!U4!D1!@\imx6 rex_v1i1\.all_design(sch_1):ins316188@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F8!!!!!!!!!!
S!GND!U4!D8!@\imx6 rex_v1i1\.all_design(sch_1):ins316188@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F8!!!!!!!!!!
S!GND!U4!E2!@\imx6 rex_v1i1\.all_design(sch_1):ins316188@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F8!!!!!!!!!!
S!GND!U4!E8!@\imx6 rex_v1i1\.all_design(sch_1):ins316188@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F8!!!!!!!!!!
S!GND!U4!F9!@\imx6 rex_v1i1\.all_design(sch_1):ins316188@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F8!!!!!!!!!!
S!GND!U4!G1!@\imx6 rex_v1i1\.all_design(sch_1):ins316188@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F8!!!!!!!!!!
S!GND!U4!G9!@\imx6 rex_v1i1\.all_design(sch_1):ins316188@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F8!!!!!!!!!!
S!DRAM_WE_B!U4!L3!@\imx6 rex_v1i1\.all_design(sch_1):ins316188@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F8!!!!!!!!!!
S!DRAM2_ZQ!U4!L8!@\imx6 rex_v1i1\.all_design(sch_1):ins316188@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F8!!!!!!!!!!
S!MECH016!U5!MECH16!!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!!!!!!!!!!!
S!MECH015!U5!MECH15!!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!!!!!!!!!!!
S!MECH014!U5!MECH14!!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!!!!!!!!!!!
S!MECH013!U5!MECH13!!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!!!!!!!!!!!
S!MECH012!U5!MECH12!!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!!!!!!!!!!!
S!MECH011!U5!MECH11!!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!!!!!!!!!!!
S!MECH010!U5!MECH10!!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!!!!!!!!!!!
S!MECH09!U5!MECH09!!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!!!!!!!!!!!
S!MECH08!U5!MECH08!!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!!!!!!!!!!!
S!MECH07!U5!MECH07!!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!!!!!!!!!!!
S!MECH06!U5!MECH06!!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!!!!!!!!!!!
S!MECH05!U5!MECH05!!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!!!!!!!!!!!
S!MECH04!U5!MECH04!!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!!!!!!!!!!!
S!MECH03!U5!MECH03!!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!!!!!!!!!!!
S!MECH02!U5!MECH02!!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!!!!!!!!!!!
S!MECH01!U5!MECH01!!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!!!!!!!!!!!
S!DRAM_A0!U5!N3!@\imx6 rex_v1i1\.all_design(sch_1):ins314838@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F7!!!!!!!!!!
S!DRAM_A1!U5!P7!@\imx6 rex_v1i1\.all_design(sch_1):ins314838@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F7!!!!!!!!!!
S!DRAM_A10!U5!L7!@\imx6 rex_v1i1\.all_design(sch_1):ins314838@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F7!!!!!!!!!!
S!DRAM_A11!U5!R7!@\imx6 rex_v1i1\.all_design(sch_1):ins314838@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F7!!!!!!!!!!
S!DRAM_A12!U5!N7!@\imx6 rex_v1i1\.all_design(sch_1):ins314838@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F7!!!!!!!!!!
S!DRAM_A13!U5!T3!@\imx6 rex_v1i1\.all_design(sch_1):ins314838@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F7!!!!!!!!!!
S!DRAM_A2!U5!P3!@\imx6 rex_v1i1\.all_design(sch_1):ins314838@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F7!!!!!!!!!!
S!DRAM_A3!U5!N2!@\imx6 rex_v1i1\.all_design(sch_1):ins314838@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F7!!!!!!!!!!
S!DRAM_A4!U5!P8!@\imx6 rex_v1i1\.all_design(sch_1):ins314838@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F7!!!!!!!!!!
S!DRAM_A5!U5!P2!@\imx6 rex_v1i1\.all_design(sch_1):ins314838@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F7!!!!!!!!!!
S!DRAM_A6!U5!R8!@\imx6 rex_v1i1\.all_design(sch_1):ins314838@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F7!!!!!!!!!!
S!DRAM_A7!U5!R2!@\imx6 rex_v1i1\.all_design(sch_1):ins314838@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F7!!!!!!!!!!
S!DRAM_A8!U5!T8!@\imx6 rex_v1i1\.all_design(sch_1):ins314838@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F7!!!!!!!!!!
S!DRAM_A9!U5!R3!@\imx6 rex_v1i1\.all_design(sch_1):ins314838@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F7!!!!!!!!!!
S!DRAM_SDBA0!U5!M2!@\imx6 rex_v1i1\.all_design(sch_1):ins314838@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F7!!!!!!!!!!
S!DRAM_SDBA1!U5!N8!@\imx6 rex_v1i1\.all_design(sch_1):ins314838@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F7!!!!!!!!!!
S!DRAM_SDBA2!U5!M3!@\imx6 rex_v1i1\.all_design(sch_1):ins314838@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F7!!!!!!!!!!
S!DRAM_CLK0_P!U5!J7!@\imx6 rex_v1i1\.all_design(sch_1):ins314838@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F7!!!!!!!!!!
S!DRAM_SDCKE0!U5!K9!@\imx6 rex_v1i1\.all_design(sch_1):ins314838@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F7!!!!!!!!!!
S!DRAM_CAS_B!U5!K3!@\imx6 rex_v1i1\.all_design(sch_1):ins314838@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F7!!!!!!!!!!
S!DRAM_CLK0_N!U5!K7!@\imx6 rex_v1i1\.all_design(sch_1):ins314838@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F7!!!!!!!!!!
S!DRAM_CS0_B!U5!L2!@\imx6 rex_v1i1\.all_design(sch_1):ins314838@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F7!!!!!!!!!!
S!DRAM_D32!U5!E3!@\imx6 rex_v1i1\.all_design(sch_1):ins314838@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F7!!!!!!!!!!
S!DRAM_D33!U5!F7!@\imx6 rex_v1i1\.all_design(sch_1):ins314838@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F7!!!!!!!!!!
S!DRAM_D42!U5!C8!@\imx6 rex_v1i1\.all_design(sch_1):ins314838@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F7!!!!!!!!!!
S!DRAM_D43!U5!C2!@\imx6 rex_v1i1\.all_design(sch_1):ins314838@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F7!!!!!!!!!!
S!DRAM_D44!U5!A7!@\imx6 rex_v1i1\.all_design(sch_1):ins314838@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F7!!!!!!!!!!
S!DRAM_D45!U5!A2!@\imx6 rex_v1i1\.all_design(sch_1):ins314838@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F7!!!!!!!!!!
S!DRAM_D46!U5!B8!@\imx6 rex_v1i1\.all_design(sch_1):ins314838@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F7!!!!!!!!!!
S!DRAM_D47!U5!A3!@\imx6 rex_v1i1\.all_design(sch_1):ins314838@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F7!!!!!!!!!!
S!DRAM_D34!U5!F2!@\imx6 rex_v1i1\.all_design(sch_1):ins314838@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F7!!!!!!!!!!
S!DRAM_D35!U5!F8!@\imx6 rex_v1i1\.all_design(sch_1):ins314838@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F7!!!!!!!!!!
S!DRAM_D36!U5!H3!@\imx6 rex_v1i1\.all_design(sch_1):ins314838@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F7!!!!!!!!!!
S!DRAM_D37!U5!H8!@\imx6 rex_v1i1\.all_design(sch_1):ins314838@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F7!!!!!!!!!!
S!DRAM_D38!U5!G2!@\imx6 rex_v1i1\.all_design(sch_1):ins314838@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F7!!!!!!!!!!
S!DRAM_D39!U5!H7!@\imx6 rex_v1i1\.all_design(sch_1):ins314838@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F7!!!!!!!!!!
S!DRAM_D40!U5!D7!@\imx6 rex_v1i1\.all_design(sch_1):ins314838@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F7!!!!!!!!!!
S!DRAM_D41!U5!C3!@\imx6 rex_v1i1\.all_design(sch_1):ins314838@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F7!!!!!!!!!!
S!DRAM_DQM4!U5!E7!@\imx6 rex_v1i1\.all_design(sch_1):ins314838@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F7!!!!!!!!!!
S!DRAM_DQS4_P!U5!F3!@\imx6 rex_v1i1\.all_design(sch_1):ins314838@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F7!!!!!!!!!!
S!DRAM_DQS4_N!U5!G3!@\imx6 rex_v1i1\.all_design(sch_1):ins314838@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F7!!!!!!!!!!
S!!U5!J1!@\imx6 rex_v1i1\.all_design(sch_1):ins314838@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F7!!!!!!!!!!
S!!U5!J9!@\imx6 rex_v1i1\.all_design(sch_1):ins314838@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F7!!!!!!!!!!
S!!U5!L1!@\imx6 rex_v1i1\.all_design(sch_1):ins314838@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F7!!!!!!!!!!
S!!U5!L9!@\imx6 rex_v1i1\.all_design(sch_1):ins314838@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F7!!!!!!!!!!
S!DRAM_A15!U5!M7!@\imx6 rex_v1i1\.all_design(sch_1):ins314838@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F7!!!!!!!!!!
S!DRAM_A14!U5!T7!@\imx6 rex_v1i1\.all_design(sch_1):ins314838@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F7!!!!!!!!!!
S!DRAM_SDODT0!U5!K1!@\imx6 rex_v1i1\.all_design(sch_1):ins314838@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F7!!!!!!!!!!
S!DRAM_RAS_B!U5!J3!@\imx6 rex_v1i1\.all_design(sch_1):ins314838@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F7!!!!!!!!!!
S!DRAM_RESET_B!U5!T2!@\imx6 rex_v1i1\.all_design(sch_1):ins314838@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F7!!!!!!!!!!
S!DRAM_DQM5!U5!D3!@\imx6 rex_v1i1\.all_design(sch_1):ins314838@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F7!!!!!!!!!!
S!DRAM_DQS5_P!U5!C7!@\imx6 rex_v1i1\.all_design(sch_1):ins314838@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F7!!!!!!!!!!
S!DRAM_DQS5_N!U5!B7!@\imx6 rex_v1i1\.all_design(sch_1):ins314838@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F7!!!!!!!!!!
S!+1V5_DDR!U5!B2!@\imx6 rex_v1i1\.all_design(sch_1):ins314838@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F7!!!!!!!!!!
S!+1V5_DDR!U5!D9!@\imx6 rex_v1i1\.all_design(sch_1):ins314838@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F7!!!!!!!!!!
S!+1V5_DDR!U5!G7!@\imx6 rex_v1i1\.all_design(sch_1):ins314838@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F7!!!!!!!!!!
S!+1V5_DDR!U5!K2!@\imx6 rex_v1i1\.all_design(sch_1):ins314838@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F7!!!!!!!!!!
S!+1V5_DDR!U5!K8!@\imx6 rex_v1i1\.all_design(sch_1):ins314838@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F7!!!!!!!!!!
S!+1V5_DDR!U5!N1!@\imx6 rex_v1i1\.all_design(sch_1):ins314838@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F7!!!!!!!!!!
S!+1V5_DDR!U5!N9!@\imx6 rex_v1i1\.all_design(sch_1):ins314838@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F7!!!!!!!!!!
S!+1V5_DDR!U5!R1!@\imx6 rex_v1i1\.all_design(sch_1):ins314838@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F7!!!!!!!!!!
S!+1V5_DDR!U5!R9!@\imx6 rex_v1i1\.all_design(sch_1):ins314838@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F7!!!!!!!!!!
S!+1V5_DDR!U5!A1!@\imx6 rex_v1i1\.all_design(sch_1):ins314838@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F7!!!!!!!!!!
S!+1V5_DDR!U5!A8!@\imx6 rex_v1i1\.all_design(sch_1):ins314838@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F7!!!!!!!!!!
S!+1V5_DDR!U5!C1!@\imx6 rex_v1i1\.all_design(sch_1):ins314838@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F7!!!!!!!!!!
S!+1V5_DDR!U5!C9!@\imx6 rex_v1i1\.all_design(sch_1):ins314838@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F7!!!!!!!!!!
S!+1V5_DDR!U5!D2!@\imx6 rex_v1i1\.all_design(sch_1):ins314838@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F7!!!!!!!!!!
S!+1V5_DDR!U5!E9!@\imx6 rex_v1i1\.all_design(sch_1):ins314838@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F7!!!!!!!!!!
S!+1V5_DDR!U5!F1!@\imx6 rex_v1i1\.all_design(sch_1):ins314838@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F7!!!!!!!!!!
S!+1V5_DDR!U5!H2!@\imx6 rex_v1i1\.all_design(sch_1):ins314838@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F7!!!!!!!!!!
S!+1V5_DDR!U5!H9!@\imx6 rex_v1i1\.all_design(sch_1):ins314838@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F7!!!!!!!!!!
S!+DDR_VREF!U5!M8!@\imx6 rex_v1i1\.all_design(sch_1):ins314838@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F7!!!!!!!!!!
S!+DDR_VREF!U5!H1!@\imx6 rex_v1i1\.all_design(sch_1):ins314838@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F7!!!!!!!!!!
S!GND!U5!A9!@\imx6 rex_v1i1\.all_design(sch_1):ins314838@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F7!!!!!!!!!!
S!GND!U5!P9!@\imx6 rex_v1i1\.all_design(sch_1):ins314838@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F7!!!!!!!!!!
S!GND!U5!T1!@\imx6 rex_v1i1\.all_design(sch_1):ins314838@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F7!!!!!!!!!!
S!GND!U5!T9!@\imx6 rex_v1i1\.all_design(sch_1):ins314838@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F7!!!!!!!!!!
S!GND!U5!B3!@\imx6 rex_v1i1\.all_design(sch_1):ins314838@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F7!!!!!!!!!!
S!GND!U5!E1!@\imx6 rex_v1i1\.all_design(sch_1):ins314838@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F7!!!!!!!!!!
S!GND!U5!G8!@\imx6 rex_v1i1\.all_design(sch_1):ins314838@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F7!!!!!!!!!!
S!GND!U5!J2!@\imx6 rex_v1i1\.all_design(sch_1):ins314838@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F7!!!!!!!!!!
S!GND!U5!J8!@\imx6 rex_v1i1\.all_design(sch_1):ins314838@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F7!!!!!!!!!!
S!GND!U5!M1!@\imx6 rex_v1i1\.all_design(sch_1):ins314838@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F7!!!!!!!!!!
S!GND!U5!M9!@\imx6 rex_v1i1\.all_design(sch_1):ins314838@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F7!!!!!!!!!!
S!GND!U5!P1!@\imx6 rex_v1i1\.all_design(sch_1):ins314838@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F7!!!!!!!!!!
S!GND!U5!B1!@\imx6 rex_v1i1\.all_design(sch_1):ins314838@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F7!!!!!!!!!!
S!GND!U5!B9!@\imx6 rex_v1i1\.all_design(sch_1):ins314838@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F7!!!!!!!!!!
S!GND!U5!D1!@\imx6 rex_v1i1\.all_design(sch_1):ins314838@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F7!!!!!!!!!!
S!GND!U5!D8!@\imx6 rex_v1i1\.all_design(sch_1):ins314838@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F7!!!!!!!!!!
S!GND!U5!E2!@\imx6 rex_v1i1\.all_design(sch_1):ins314838@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F7!!!!!!!!!!
S!GND!U5!E8!@\imx6 rex_v1i1\.all_design(sch_1):ins314838@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F7!!!!!!!!!!
S!GND!U5!F9!@\imx6 rex_v1i1\.all_design(sch_1):ins314838@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F7!!!!!!!!!!
S!GND!U5!G1!@\imx6 rex_v1i1\.all_design(sch_1):ins314838@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F7!!!!!!!!!!
S!GND!U5!G9!@\imx6 rex_v1i1\.all_design(sch_1):ins314838@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F7!!!!!!!!!!
S!DRAM_WE_B!U5!L3!@\imx6 rex_v1i1\.all_design(sch_1):ins314838@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F7!!!!!!!!!!
S!DRAM3_ZQ!U5!L8!@\imx6 rex_v1i1\.all_design(sch_1):ins314838@orcad_library.\mt41j128m16ha15edtr.normal\(chips)!MT41J128M16HA15EDTR_96_FPGA_DD3_MT41J128M16HA15EDTR!!!F7!!!!!!!!!!
S!+3V3!C1!1!@\imx6 rex_v1i1\.all_design(sch_1):ins308073@project_worklib.\c1005x5r1c105k_c1.normal\(chips)!C1005X5R1C105K_C1_C0402_1U!!!F478!!!!!!!!!!
S!GND!C1!2!@\imx6 rex_v1i1\.all_design(sch_1):ins308073@project_worklib.\c1005x5r1c105k_c1.normal\(chips)!C1005X5R1C105K_C1_C0402_1U!!!F478!!!!!!!!!!
S!+DDR_VREF!C10!1!@\imx6 rex_v1i1\.all_design(sch_1):ins313246@project_worklib.\c1005x5r1e224m_c10.normal\(chips)!C1005X5R1E224M_C10_C0402_220N!!!F477!!!!!!!!!!
S!GND!C10!2!@\imx6 rex_v1i1\.all_design(sch_1):ins313246@project_worklib.\c1005x5r1e224m_c10.normal\(chips)!C1005X5R1E224M_C10_C0402_220N!!!F477!!!!!!!!!!
S!+1V2_VDD_ARM_CAP!C100!1!@\imx6 rex_v1i1\.all_design(sch_1):ins327928@project_worklib.\c1005x5r1e224m_c100.normal\(chips)!C1005X5R1E224M_C100_C0402_220N!!!F476!!!!!!!!!!
S!GND!C100!2!@\imx6 rex_v1i1\.all_design(sch_1):ins327928@project_worklib.\c1005x5r1e224m_c100.normal\(chips)!C1005X5R1E224M_C100_C0402_220N!!!F476!!!!!!!!!!
S!+1V2_VDD_ARM_CAP!C101!1!@\imx6 rex_v1i1\.all_design(sch_1):ins329298@orcad_library.\grm188r60g226mea0l.normal\(chips)!GRM188R60G226MEA0L_C0603_22U!!!F475!!!!!!!!!!
S!GND!C101!2!@\imx6 rex_v1i1\.all_design(sch_1):ins329298@orcad_library.\grm188r60g226mea0l.normal\(chips)!GRM188R60G226MEA0L_C0603_22U!!!F475!!!!!!!!!!
S!+1V2_VDD_ARM_CAP!C106!1!@\imx6 rex_v1i1\.all_design(sch_1):ins328250@orcad_library.\grm188r60g226mea0l.normal\(chips)!GRM188R60G226MEA0L_C0603_22U!!!F474!!!!!!!!!!
S!GND!C106!2!@\imx6 rex_v1i1\.all_design(sch_1):ins328250@orcad_library.\grm188r60g226mea0l.normal\(chips)!GRM188R60G226MEA0L_C0603_22U!!!F474!!!!!!!!!!
S!+1V375!C111!1!@\imx6 rex_v1i1\.all_design(sch_1):ins328164@orcad_library.\grm188r60g226mea0l.normal\(chips)!GRM188R60G226MEA0L_C0603_22U!!!F473!!!!!!!!!!
S!GND!C111!2!@\imx6 rex_v1i1\.all_design(sch_1):ins328164@orcad_library.\grm188r60g226mea0l.normal\(chips)!GRM188R60G226MEA0L_C0603_22U!!!F473!!!!!!!!!!
S!+1V1_VDDSOC_CAP!C118!1!@\imx6 rex_v1i1\.all_design(sch_1):ins327392@orcad_library.\grm188r60g226mea0l.normal\(chips)!GRM188R60G226MEA0L_C0603_22U!!!F472!!!!!!!!!!
S!GND!C118!2!@\imx6 rex_v1i1\.all_design(sch_1):ins327392@orcad_library.\grm188r60g226mea0l.normal\(chips)!GRM188R60G226MEA0L_C0603_22U!!!F472!!!!!!!!!!
S!+1V5_DDR!C12!1!@\imx6 rex_v1i1\.all_design(sch_1):ins316108@orcad_library.\grm188r60g226mea0l.normal\(chips)!GRM188R60G226MEA0L_C0603_22U!!!F471!!!!!!!!!!
S!GND!C12!2!@\imx6 rex_v1i1\.all_design(sch_1):ins316108@orcad_library.\grm188r60g226mea0l.normal\(chips)!GRM188R60G226MEA0L_C0603_22U!!!F471!!!!!!!!!!
S!+1V375_VDDSOC_IN!C127!1!@\imx6 rex_v1i1\.all_design(sch_1):ins329490@orcad_library.\grm188r60g226mea0l.normal\(chips)!GRM188R60G226MEA0L_C0603_22U!!!F470!!!!!!!!!!
S!GND!C127!2!@\imx6 rex_v1i1\.all_design(sch_1):ins329490@orcad_library.\grm188r60g226mea0l.normal\(chips)!GRM188R60G226MEA0L_C0603_22U!!!F470!!!!!!!!!!
S!+1V375_VDDSOC_IN!C128!1!@\imx6 rex_v1i1\.all_design(sch_1):ins327564@orcad_library.\grm188r60g226mea0l.normal\(chips)!GRM188R60G226MEA0L_C0603_22U!!!F469!!!!!!!!!!
S!GND!C128!2!@\imx6 rex_v1i1\.all_design(sch_1):ins327564@orcad_library.\grm188r60g226mea0l.normal\(chips)!GRM188R60G226MEA0L_C0603_22U!!!F469!!!!!!!!!!
S!+1V375_VDDSOC_IN!C129!1!@\imx6 rex_v1i1\.all_design(sch_1):ins328380@orcad_library.\grm188r60g226mea0l.normal\(chips)!GRM188R60G226MEA0L_C0603_22U!!!F468!!!!!!!!!!
S!GND!C129!2!@\imx6 rex_v1i1\.all_design(sch_1):ins328380@orcad_library.\grm188r60g226mea0l.normal\(chips)!GRM188R60G226MEA0L_C0603_22U!!!F468!!!!!!!!!!
S!+1V5_DDR!C13!1!@\imx6 rex_v1i1\.all_design(sch_1):ins314062@orcad_library.\grm188r60g226mea0l.normal\(chips)!GRM188R60G226MEA0L_C0603_22U!!!F467!!!!!!!!!!
S!GND!C13!2!@\imx6 rex_v1i1\.all_design(sch_1):ins314062@orcad_library.\grm188r60g226mea0l.normal\(chips)!GRM188R60G226MEA0L_C0603_22U!!!F467!!!!!!!!!!
S!+VDDPU!C135!1!@\imx6 rex_v1i1\.all_design(sch_1):ins327328@orcad_library.\grm188r60g226mea0l.normal\(chips)!GRM188R60G226MEA0L_C0603_22U!!!F466!!!!!!!!!!
S!GND!C135!2!@\imx6 rex_v1i1\.all_design(sch_1):ins327328@orcad_library.\grm188r60g226mea0l.normal\(chips)!GRM188R60G226MEA0L_C0603_22U!!!F466!!!!!!!!!!
S!+1V5_DDR!C14!1!@\imx6 rex_v1i1\.all_design(sch_1):ins316046@orcad_library.\grm188r60g226mea0l.normal\(chips)!GRM188R60G226MEA0L_C0603_22U!!!F465!!!!!!!!!!
S!GND!C14!2!@\imx6 rex_v1i1\.all_design(sch_1):ins316046@orcad_library.\grm188r60g226mea0l.normal\(chips)!GRM188R60G226MEA0L_C0603_22U!!!F465!!!!!!!!!!
S!+1V5_DDR!C15!1!@\imx6 rex_v1i1\.all_design(sch_1):ins315806@orcad_library.\grm188r60g226mea0l.normal\(chips)!GRM188R60G226MEA0L_C0603_22U!!!F464!!!!!!!!!!
S!GND!C15!2!@\imx6 rex_v1i1\.all_design(sch_1):ins315806@orcad_library.\grm188r60g226mea0l.normal\(chips)!GRM188R60G226MEA0L_C0603_22U!!!F464!!!!!!!!!!
S!+1V1_NVCC_PLL_OUT!C151!1!@\imx6 rex_v1i1\.all_design(sch_1):ins329640@orcad_library.\grm188r60g226mea0l.normal\(chips)!GRM188R60G226MEA0L_C0603_22U!!!F463!!!!!!!!!!
S!GND!C151!2!@\imx6 rex_v1i1\.all_design(sch_1):ins329640@orcad_library.\grm188r60g226mea0l.normal\(chips)!GRM188R60G226MEA0L_C0603_22U!!!F463!!!!!!!!!!
S!+1V5_DDR!C16!1!@\imx6 rex_v1i1\.all_design(sch_1):ins313206@orcad_library.\grm188r60g226mea0l.normal\(chips)!GRM188R60G226MEA0L_C0603_22U!!!F462!!!!!!!!!!
S!GND!C16!2!@\imx6 rex_v1i1\.all_design(sch_1):ins313206@orcad_library.\grm188r60g226mea0l.normal\(chips)!GRM188R60G226MEA0L_C0603_22U!!!F462!!!!!!!!!!
S!+1V5_DDR!C17!1!@\imx6 rex_v1i1\.all_design(sch_1):ins312946@orcad_library.\grm188r60g226mea0l.normal\(chips)!GRM188R60G226MEA0L_C0603_22U!!!F461!!!!!!!!!!
S!GND!C17!2!@\imx6 rex_v1i1\.all_design(sch_1):ins312946@orcad_library.\grm188r60g226mea0l.normal\(chips)!GRM188R60G226MEA0L_C0603_22U!!!F461!!!!!!!!!!
S!+1V5_DDR!C172!1!@\imx6 rex_v1i1\.all_design(sch_1):ins329834@orcad_library.\grm188r60g226mea0l.normal\(chips)!GRM188R60G226MEA0L_C0603_22U!!!F460!!!!!!!!!!
S!GND!C172!2!@\imx6 rex_v1i1\.all_design(sch_1):ins329834@orcad_library.\grm188r60g226mea0l.normal\(chips)!GRM188R60G226MEA0L_C0603_22U!!!F460!!!!!!!!!!
S!+1V5_DDR!C173!1!@\imx6 rex_v1i1\.all_design(sch_1):ins327906@orcad_library.\grm188r60g226mea0l.normal\(chips)!GRM188R60G226MEA0L_C0603_22U!!!F459!!!!!!!!!!
S!GND!C173!2!@\imx6 rex_v1i1\.all_design(sch_1):ins327906@orcad_library.\grm188r60g226mea0l.normal\(chips)!GRM188R60G226MEA0L_C0603_22U!!!F459!!!!!!!!!!
S!+1V375!C96!1!@\imx6 rex_v1i1\.all_design(sch_1):ins327714@orcad_library.\grm188r60g226mea0l.normal\(chips)!GRM188R60G226MEA0L_C0603_22U!!!F458!!!!!!!!!!
S!GND!C96!2!@\imx6 rex_v1i1\.all_design(sch_1):ins327714@orcad_library.\grm188r60g226mea0l.normal\(chips)!GRM188R60G226MEA0L_C0603_22U!!!F458!!!!!!!!!!
S!+1V2_VDD_ARM_CAP!C102!1!@\imx6 rex_v1i1\.all_design(sch_1):ins327736@project_worklib.\c1005x5r1e224m_c102.normal\(chips)!C1005X5R1E224M_C102_C0402_220N!!!F457!!!!!!!!!!
S!GND!C102!2!@\imx6 rex_v1i1\.all_design(sch_1):ins327736@project_worklib.\c1005x5r1e224m_c102.normal\(chips)!C1005X5R1E224M_C102_C0402_220N!!!F457!!!!!!!!!!
S!+1V2_VDD_ARM_CAP!C103!1!@\imx6 rex_v1i1\.all_design(sch_1):ins327670@project_worklib.\c1005x5r1e224m_c103.normal\(chips)!C1005X5R1E224M_C103_C0402_220N!!!F456!!!!!!!!!!
S!GND!C103!2!@\imx6 rex_v1i1\.all_design(sch_1):ins327670@project_worklib.\c1005x5r1e224m_c103.normal\(chips)!C1005X5R1E224M_C103_C0402_220N!!!F456!!!!!!!!!!
S!+1V2_VDD_ARM_CAP!C104!1!@\imx6 rex_v1i1\.all_design(sch_1):ins327264@project_worklib.\c1005x5r1e224m_c104.normal\(chips)!C1005X5R1E224M_C104_C0402_220N!!!F455!!!!!!!!!!
S!GND!C104!2!@\imx6 rex_v1i1\.all_design(sch_1):ins327264@project_worklib.\c1005x5r1e224m_c104.normal\(chips)!C1005X5R1E224M_C104_C0402_220N!!!F455!!!!!!!!!!
S!+1V2_VDD_ARM_CAP!C105!1!@\imx6 rex_v1i1\.all_design(sch_1):ins329682@project_worklib.\c1005x5r1e224m_c105.normal\(chips)!C1005X5R1E224M_C105_C0402_220N!!!F454!!!!!!!!!!
S!GND!C105!2!@\imx6 rex_v1i1\.all_design(sch_1):ins329682@project_worklib.\c1005x5r1e224m_c105.normal\(chips)!C1005X5R1E224M_C105_C0402_220N!!!F454!!!!!!!!!!
S!+1V375!C107!1!@\imx6 rex_v1i1\.all_design(sch_1):ins329340@project_worklib.\c1005x5r1e224m_c107.normal\(chips)!C1005X5R1E224M_C107_C0402_220N!!!F453!!!!!!!!!!
S!GND!C107!2!@\imx6 rex_v1i1\.all_design(sch_1):ins329340@project_worklib.\c1005x5r1e224m_c107.normal\(chips)!C1005X5R1E224M_C107_C0402_220N!!!F453!!!!!!!!!!
S!+1V375!C108!1!@\imx6 rex_v1i1\.all_design(sch_1):ins329660@project_worklib.\c1005x5r1e224m_c108.normal\(chips)!C1005X5R1E224M_C108_C0402_220N!!!F452!!!!!!!!!!
S!GND!C108!2!@\imx6 rex_v1i1\.all_design(sch_1):ins329660@project_worklib.\c1005x5r1e224m_c108.normal\(chips)!C1005X5R1E224M_C108_C0402_220N!!!F452!!!!!!!!!!
S!+1V375!C109!1!@\imx6 rex_v1i1\.all_design(sch_1):ins328012@project_worklib.\c1005x5r1e224m_c109.normal\(chips)!C1005X5R1E224M_C109_C0402_220N!!!F451!!!!!!!!!!
S!GND!C109!2!@\imx6 rex_v1i1\.all_design(sch_1):ins328012@project_worklib.\c1005x5r1e224m_c109.normal\(chips)!C1005X5R1E224M_C109_C0402_220N!!!F451!!!!!!!!!!
S!+DDR_VREF!C11!1!@\imx6 rex_v1i1\.all_design(sch_1):ins314022@project_worklib.\c1005x5r1e224m_c11.normal\(chips)!C1005X5R1E224M_C11_C0402_220N!!!F450!!!!!!!!!!
S!GND!C11!2!@\imx6 rex_v1i1\.all_design(sch_1):ins314022@project_worklib.\c1005x5r1e224m_c11.normal\(chips)!C1005X5R1E224M_C11_C0402_220N!!!F450!!!!!!!!!!
S!+1V375!C110!1!@\imx6 rex_v1i1\.all_design(sch_1):ins327650@project_worklib.\c1005x5r1e224m_c110.normal\(chips)!C1005X5R1E224M_C110_C0402_220N!!!F449!!!!!!!!!!
S!GND!C110!2!@\imx6 rex_v1i1\.all_design(sch_1):ins327650@project_worklib.\c1005x5r1e224m_c110.normal\(chips)!C1005X5R1E224M_C110_C0402_220N!!!F449!!!!!!!!!!
S!+1V1_VDDSOC_CAP!C112!1!@\imx6 rex_v1i1\.all_design(sch_1):ins329318@project_worklib.\c1005x5r1e224m_c112.normal\(chips)!C1005X5R1E224M_C112_C0402_220N!!!F448!!!!!!!!!!
S!GND!C112!2!@\imx6 rex_v1i1\.all_design(sch_1):ins329318@project_worklib.\c1005x5r1e224m_c112.normal\(chips)!C1005X5R1E224M_C112_C0402_220N!!!F448!!!!!!!!!!
S!+1V1_VDDSOC_CAP!C113!1!@\imx6 rex_v1i1\.all_design(sch_1):ins329276@project_worklib.\c1005x5r1e224m_c113.normal\(chips)!C1005X5R1E224M_C113_C0402_220N!!!F447!!!!!!!!!!
S!GND!C113!2!@\imx6 rex_v1i1\.all_design(sch_1):ins329276@project_worklib.\c1005x5r1e224m_c113.normal\(chips)!C1005X5R1E224M_C113_C0402_220N!!!F447!!!!!!!!!!
S!+1V1_VDDSOC_CAP!C114!1!@\imx6 rex_v1i1\.all_design(sch_1):ins328422@project_worklib.\c1005x5r1e224m_c114.normal\(chips)!C1005X5R1E224M_C114_C0402_220N!!!F446!!!!!!!!!!
S!GND!C114!2!@\imx6 rex_v1i1\.all_design(sch_1):ins328422@project_worklib.\c1005x5r1e224m_c114.normal\(chips)!C1005X5R1E224M_C114_C0402_220N!!!F446!!!!!!!!!!
S!+1V1_VDDSOC_CAP!C115!1!@\imx6 rex_v1i1\.all_design(sch_1):ins327692@project_worklib.\c1005x5r1e224m_c115.normal\(chips)!C1005X5R1E224M_C115_C0402_220N!!!F445!!!!!!!!!!
S!GND!C115!2!@\imx6 rex_v1i1\.all_design(sch_1):ins327692@project_worklib.\c1005x5r1e224m_c115.normal\(chips)!C1005X5R1E224M_C115_C0402_220N!!!F445!!!!!!!!!!
S!+1V1_VDDSOC_CAP!C116!1!@\imx6 rex_v1i1\.all_design(sch_1):ins328098@project_worklib.\c1005x5r1e224m_c116.normal\(chips)!C1005X5R1E224M_C116_C0402_220N!!!F444!!!!!!!!!!
S!GND!C116!2!@\imx6 rex_v1i1\.all_design(sch_1):ins328098@project_worklib.\c1005x5r1e224m_c116.normal\(chips)!C1005X5R1E224M_C116_C0402_220N!!!F444!!!!!!!!!!
S!+1V1_VDDSOC_CAP!C117!1!@\imx6 rex_v1i1\.all_design(sch_1):ins327756@project_worklib.\c1005x5r1e224m_c117.normal\(chips)!C1005X5R1E224M_C117_C0402_220N!!!F443!!!!!!!!!!
S!GND!C117!2!@\imx6 rex_v1i1\.all_design(sch_1):ins327756@project_worklib.\c1005x5r1e224m_c117.normal\(chips)!C1005X5R1E224M_C117_C0402_220N!!!F443!!!!!!!!!!
S!+1V375_VDDSOC_IN!C119!1!@\imx6 rex_v1i1\.all_design(sch_1):ins329424@project_worklib.\c1005x5r1e224m_c119.normal\(chips)!C1005X5R1E224M_C119_C0402_220N!!!F442!!!!!!!!!!
S!GND!C119!2!@\imx6 rex_v1i1\.all_design(sch_1):ins329424@project_worklib.\c1005x5r1e224m_c119.normal\(chips)!C1005X5R1E224M_C119_C0402_220N!!!F442!!!!!!!!!!
S!+1V375_VDDSOC_IN!C120!1!@\imx6 rex_v1i1\.all_design(sch_1):ins328358@project_worklib.\c1005x5r1e224m_c120.normal\(chips)!C1005X5R1E224M_C120_C0402_220N!!!F441!!!!!!!!!!
S!GND!C120!2!@\imx6 rex_v1i1\.all_design(sch_1):ins328358@project_worklib.\c1005x5r1e224m_c120.normal\(chips)!C1005X5R1E224M_C120_C0402_220N!!!F441!!!!!!!!!!
S!+1V375_VDDSOC_IN!C121!1!@\imx6 rex_v1i1\.all_design(sch_1):ins327136@project_worklib.\c1005x5r1e224m_c121.normal\(chips)!C1005X5R1E224M_C121_C0402_220N!!!F440!!!!!!!!!!
S!GND!C121!2!@\imx6 rex_v1i1\.all_design(sch_1):ins327136@project_worklib.\c1005x5r1e224m_c121.normal\(chips)!C1005X5R1E224M_C121_C0402_220N!!!F440!!!!!!!!!!
S!+1V375_VDDSOC_IN!C122!1!@\imx6 rex_v1i1\.all_design(sch_1):ins327306@project_worklib.\c1005x5r1e224m_c122.normal\(chips)!C1005X5R1E224M_C122_C0402_220N!!!F439!!!!!!!!!!
S!GND!C122!2!@\imx6 rex_v1i1\.all_design(sch_1):ins327306@project_worklib.\c1005x5r1e224m_c122.normal\(chips)!C1005X5R1E224M_C122_C0402_220N!!!F439!!!!!!!!!!
S!+1V375_VDDSOC_IN!C123!1!@\imx6 rex_v1i1\.all_design(sch_1):ins329618@project_worklib.\c1005x5r1e224m_c123.normal\(chips)!C1005X5R1E224M_C123_C0402_220N!!!F438!!!!!!!!!!
S!GND!C123!2!@\imx6 rex_v1i1\.all_design(sch_1):ins329618@project_worklib.\c1005x5r1e224m_c123.normal\(chips)!C1005X5R1E224M_C123_C0402_220N!!!F438!!!!!!!!!!
S!+1V375_VDDSOC_IN!C124!1!@\imx6 rex_v1i1\.all_design(sch_1):ins328186@project_worklib.\c1005x5r1e224m_c124.normal\(chips)!C1005X5R1E224M_C124_C0402_220N!!!F437!!!!!!!!!!
S!GND!C124!2!@\imx6 rex_v1i1\.all_design(sch_1):ins328186@project_worklib.\c1005x5r1e224m_c124.normal\(chips)!C1005X5R1E224M_C124_C0402_220N!!!F437!!!!!!!!!!
S!+1V375_VDDSOC_IN!C125!1!@\imx6 rex_v1i1\.all_design(sch_1):ins329556@project_worklib.\c1005x5r1e224m_c125.normal\(chips)!C1005X5R1E224M_C125_C0402_220N!!!F436!!!!!!!!!!
S!GND!C125!2!@\imx6 rex_v1i1\.all_design(sch_1):ins329556@project_worklib.\c1005x5r1e224m_c125.normal\(chips)!C1005X5R1E224M_C125_C0402_220N!!!F436!!!!!!!!!!
S!+1V375_VDDSOC_IN!C126!1!@\imx6 rex_v1i1\.all_design(sch_1):ins327414@project_worklib.\c1005x5r1e224m_c126.normal\(chips)!C1005X5R1E224M_C126_C0402_220N!!!F435!!!!!!!!!!
S!GND!C126!2!@\imx6 rex_v1i1\.all_design(sch_1):ins327414@project_worklib.\c1005x5r1e224m_c126.normal\(chips)!C1005X5R1E224M_C126_C0402_220N!!!F435!!!!!!!!!!
S!+VDDPU!C130!1!@\imx6 rex_v1i1\.all_design(sch_1):ins327500@project_worklib.\c1005x5r1e224m_c130.normal\(chips)!C1005X5R1E224M_C130_C0402_220N!!!F434!!!!!!!!!!
S!GND!C130!2!@\imx6 rex_v1i1\.all_design(sch_1):ins327500@project_worklib.\c1005x5r1e224m_c130.normal\(chips)!C1005X5R1E224M_C130_C0402_220N!!!F434!!!!!!!!!!
S!+VDDPU!C131!1!@\imx6 rex_v1i1\.all_design(sch_1):ins328034@project_worklib.\c1005x5r1e224m_c131.normal\(chips)!C1005X5R1E224M_C131_C0402_220N!!!F433!!!!!!!!!!
S!GND!C131!2!@\imx6 rex_v1i1\.all_design(sch_1):ins328034@project_worklib.\c1005x5r1e224m_c131.normal\(chips)!C1005X5R1E224M_C131_C0402_220N!!!F433!!!!!!!!!!
S!+VDDPU!C132!1!@\imx6 rex_v1i1\.all_design(sch_1):ins327884@project_worklib.\c1005x5r1e224m_c132.normal\(chips)!C1005X5R1E224M_C132_C0402_220N!!!F432!!!!!!!!!!
S!GND!C132!2!@\imx6 rex_v1i1\.all_design(sch_1):ins327884@project_worklib.\c1005x5r1e224m_c132.normal\(chips)!C1005X5R1E224M_C132_C0402_220N!!!F432!!!!!!!!!!
S!+VDDPU!C133!1!@\imx6 rex_v1i1\.all_design(sch_1):ins328056@project_worklib.\c1005x5r1e224m_c133.normal\(chips)!C1005X5R1E224M_C133_C0402_220N!!!F431!!!!!!!!!!
S!GND!C133!2!@\imx6 rex_v1i1\.all_design(sch_1):ins328056@project_worklib.\c1005x5r1e224m_c133.normal\(chips)!C1005X5R1E224M_C133_C0402_220N!!!F431!!!!!!!!!!
S!+VDDPU!C134!1!@\imx6 rex_v1i1\.all_design(sch_1):ins327242@project_worklib.\c1005x5r1e224m_c134.normal\(chips)!C1005X5R1E224M_C134_C0402_220N!!!F430!!!!!!!!!!
S!GND!C134!2!@\imx6 rex_v1i1\.all_design(sch_1):ins327242@project_worklib.\c1005x5r1e224m_c134.normal\(chips)!C1005X5R1E224M_C134_C0402_220N!!!F430!!!!!!!!!!
S!+3V0_ALWAYS!C136!1!@\imx6 rex_v1i1\.all_design(sch_1):ins328142@project_worklib.\c1005x5r1e224m_c136.normal\(chips)!C1005X5R1E224M_C136_C0402_220N!!!F429!!!!!!!!!!
S!GND!C136!2!@\imx6 rex_v1i1\.all_design(sch_1):ins328142@project_worklib.\c1005x5r1e224m_c136.normal\(chips)!C1005X5R1E224M_C136_C0402_220N!!!F429!!!!!!!!!!
S!+3V0_ALWAYS!C137!1!@\imx6 rex_v1i1\.all_design(sch_1):ins329382@project_worklib.\c2012x5r1c226k_c137.normal\(chips)!C2012X5R1C226K_C137_C0805_22U!!!F428!!!!!!!!!!
S!GND!C137!2!@\imx6 rex_v1i1\.all_design(sch_1):ins329382@project_worklib.\c2012x5r1c226k_c137.normal\(chips)!C2012X5R1C226K_C137_C0805_22U!!!F428!!!!!!!!!!
S!+1V1_VDDSOC_CAP!C138!1!@\imx6 rex_v1i1\.all_design(sch_1):ins328314@project_worklib.\c1005x5r1e224m_c138.normal\(chips)!C1005X5R1E224M_C138_C0402_220N!!!F427!!!!!!!!!!
S!GND!C138!2!@\imx6 rex_v1i1\.all_design(sch_1):ins328314@project_worklib.\c1005x5r1e224m_c138.normal\(chips)!C1005X5R1E224M_C138_C0402_220N!!!F427!!!!!!!!!!
S!GND!C139!1!@\imx6 rex_v1i1\.all_design(sch_1):ins328466@project_worklib.\c1005x7r1c103k_c139.normal\(chips)!C1005X7R1C103K_C139_C0402_10N!!!F426!!!!!!!!!!
S!+2V5_VDDHIGH_VPH!C139!2!@\imx6 rex_v1i1\.all_design(sch_1):ins328466@project_worklib.\c1005x7r1c103k_c139.normal\(chips)!C1005X7R1C103K_C139_C0402_10N!!!F426!!!!!!!!!!
S!+2V5_VDDHIGH_VPH!C140!1!@\imx6 rex_v1i1\.all_design(sch_1):ins327842@project_worklib.\c1005x5r1e224m_c140.normal\(chips)!C1005X5R1E224M_C140_C0402_220N!!!F425!!!!!!!!!!
S!GND!C140!2!@\imx6 rex_v1i1\.all_design(sch_1):ins327842@project_worklib.\c1005x5r1e224m_c140.normal\(chips)!C1005X5R1E224M_C140_C0402_220N!!!F425!!!!!!!!!!
S!+2V5_VDDHIGH_VPH!C141!1!@\imx6 rex_v1i1\.all_design(sch_1):ins327820@project_worklib.\c2012x5r1c226k_c141.normal\(chips)!C2012X5R1C226K_C141_C0805_22U!!!F424!!!!!!!!!!
S!GND!C141!2!@\imx6 rex_v1i1\.all_design(sch_1):ins327820@project_worklib.\c2012x5r1c226k_c141.normal\(chips)!C2012X5R1C226K_C141_C0805_22U!!!F424!!!!!!!!!!
S!+3V0_ALWAYS!C142!1!@\imx6 rex_v1i1\.all_design(sch_1):ins327586@project_worklib.\c1005x5r1e224m_c142.normal\(chips)!C1005X5R1E224M_C142_C0402_220N!!!F423!!!!!!!!!!
S!GND!C142!2!@\imx6 rex_v1i1\.all_design(sch_1):ins327586@project_worklib.\c1005x5r1e224m_c142.normal\(chips)!C1005X5R1E224M_C142_C0402_220N!!!F423!!!!!!!!!!
S!+VDD_SNVS_CAP!C143!1!@\imx6 rex_v1i1\.all_design(sch_1):ins329856@project_worklib.\c1005x5r1e224m_c143.normal\(chips)!C1005X5R1E224M_C143_C0402_220N!!!F422!!!!!!!!!!
S!GND!C143!2!@\imx6 rex_v1i1\.all_design(sch_1):ins329856@project_worklib.\c1005x5r1e224m_c143.normal\(chips)!C1005X5R1E224M_C143_C0402_220N!!!F422!!!!!!!!!!
S!+3V3!C144!1!@\imx6 rex_v1i1\.all_design(sch_1):ins329768@project_worklib.\c1005x5r1e224m_c144.normal\(chips)!C1005X5R1E224M_C144_C0402_220N!!!F421!!!!!!!!!!
S!GND!C144!2!@\imx6 rex_v1i1\.all_design(sch_1):ins329768@project_worklib.\c1005x5r1e224m_c144.normal\(chips)!C1005X5R1E224M_C144_C0402_220N!!!F421!!!!!!!!!!
S!+NVCC_CSI!C145!1!@\imx6 rex_v1i1\.all_design(sch_1):ins328336@project_worklib.\c1005x5r1e224m_c145.normal\(chips)!C1005X5R1E224M_C145_C0402_220N!!!F420!!!!!!!!!!
S!GND!C145!2!@\imx6 rex_v1i1\.all_design(sch_1):ins328336@project_worklib.\c1005x5r1e224m_c145.normal\(chips)!C1005X5R1E224M_C145_C0402_220N!!!F420!!!!!!!!!!
S!+3V3!C146!1!@\imx6 rex_v1i1\.all_design(sch_1):ins329790@project_worklib.\c1005x5r1e224m_c146.normal\(chips)!C1005X5R1E224M_C146_C0402_220N!!!F419!!!!!!!!!!
S!GND!C146!2!@\imx6 rex_v1i1\.all_design(sch_1):ins329790@project_worklib.\c1005x5r1e224m_c146.normal\(chips)!C1005X5R1E224M_C146_C0402_220N!!!F419!!!!!!!!!!
S!+3V3!C147!1!@\imx6 rex_v1i1\.all_design(sch_1):ins329746@project_worklib.\c2012x5r1c226k_c147.normal\(chips)!C2012X5R1C226K_C147_C0805_22U!!!F418!!!!!!!!!!
S!GND!C147!2!@\imx6 rex_v1i1\.all_design(sch_1):ins329746@project_worklib.\c2012x5r1c226k_c147.normal\(chips)!C2012X5R1C226K_C147_C0805_22U!!!F418!!!!!!!!!!
S!+3V3!C148!1!@\imx6 rex_v1i1\.all_design(sch_1):ins328120@project_worklib.\c2012x5r1c226k_c148.normal\(chips)!C2012X5R1C226K_C148_C0805_22U!!!F417!!!!!!!!!!
S!GND!C148!2!@\imx6 rex_v1i1\.all_design(sch_1):ins328120@project_worklib.\c2012x5r1c226k_c148.normal\(chips)!C2012X5R1C226K_C148_C0805_22U!!!F417!!!!!!!!!!
S!+NVCC_MIPI!C149!1!@\imx6 rex_v1i1\.all_design(sch_1):ins327522@project_worklib.\c1005x5r1e224m_c149.normal\(chips)!C1005X5R1E224M_C149_C0402_220N!!!F416!!!!!!!!!!
S!GND!C149!2!@\imx6 rex_v1i1\.all_design(sch_1):ins327522@project_worklib.\c1005x5r1e224m_c149.normal\(chips)!C1005X5R1E224M_C149_C0402_220N!!!F416!!!!!!!!!!
S!+1V1_NVCC_PLL_OUT!C150!1!@\imx6 rex_v1i1\.all_design(sch_1):ins329360@project_worklib.\c1005x5r1e224m_c150.normal\(chips)!C1005X5R1E224M_C150_C0402_220N!!!F415!!!!!!!!!!
S!GND!C150!2!@\imx6 rex_v1i1\.all_design(sch_1):ins329360@project_worklib.\c1005x5r1e224m_c150.normal\(chips)!C1005X5R1E224M_C150_C0402_220N!!!F415!!!!!!!!!!
S!+NVCC_RGMII!C152!1!@\imx6 rex_v1i1\.all_design(sch_1):ins329446@project_worklib.\c1005x5r1e224m_c152.normal\(chips)!C1005X5R1E224M_C152_C0402_220N!!!F414!!!!!!!!!!
S!GND!C152!2!@\imx6 rex_v1i1\.all_design(sch_1):ins329446@project_worklib.\c1005x5r1e224m_c152.normal\(chips)!C1005X5R1E224M_C152_C0402_220N!!!F414!!!!!!!!!!
S!+2V5!C153!1!@\imx6 rex_v1i1\.all_design(sch_1):ins327864@project_worklib.\c1005x5r1e224m_c153.normal\(chips)!C1005X5R1E224M_C153_C0402_220N!!!F413!!!!!!!!!!
S!GND!C153!2!@\imx6 rex_v1i1\.all_design(sch_1):ins327864@project_worklib.\c1005x5r1e224m_c153.normal\(chips)!C1005X5R1E224M_C153_C0402_220N!!!F413!!!!!!!!!!
S!+3V3!C154!1!@\imx6 rex_v1i1\.all_design(sch_1):ins329812@project_worklib.\c1005x5r1e224m_c154.normal\(chips)!C1005X5R1E224M_C154_C0402_220N!!!F412!!!!!!!!!!
S!GND!C154!2!@\imx6 rex_v1i1\.all_design(sch_1):ins329812@project_worklib.\c1005x5r1e224m_c154.normal\(chips)!C1005X5R1E224M_C154_C0402_220N!!!F412!!!!!!!!!!
S!+NVCC_ENET!C155!1!@\imx6 rex_v1i1\.all_design(sch_1):ins328208@project_worklib.\c1005x5r1e224m_c155.normal\(chips)!C1005X5R1E224M_C155_C0402_220N!!!F411!!!!!!!!!!
S!GND!C155!2!@\imx6 rex_v1i1\.all_design(sch_1):ins328208@project_worklib.\c1005x5r1e224m_c155.normal\(chips)!C1005X5R1E224M_C155_C0402_220N!!!F411!!!!!!!!!!
S!+NVCC_ENET!C156!1!@\imx6 rex_v1i1\.all_design(sch_1):ins327284@project_worklib.\c2012x5r1c226k_c156.normal\(chips)!C2012X5R1C226K_C156_C0805_22U!!!F410!!!!!!!!!!
S!GND!C156!2!@\imx6 rex_v1i1\.all_design(sch_1):ins327284@project_worklib.\c2012x5r1c226k_c156.normal\(chips)!C2012X5R1C226K_C156_C0805_22U!!!F410!!!!!!!!!!
S!+1V5_DDR!C157!1!@\imx6 rex_v1i1\.all_design(sch_1):ins327370@project_worklib.\c1005x5r1e224m_c157.normal\(chips)!C1005X5R1E224M_C157_C0402_220N!!!F409!!!!!!!!!!
S!GND!C157!2!@\imx6 rex_v1i1\.all_design(sch_1):ins327370@project_worklib.\c1005x5r1e224m_c157.normal\(chips)!C1005X5R1E224M_C157_C0402_220N!!!F409!!!!!!!!!!
S!+1V5_DDR!C158!1!@\imx6 rex_v1i1\.all_design(sch_1):ins327992@project_worklib.\c1005x5r1e224m_c158.normal\(chips)!C1005X5R1E224M_C158_C0402_220N!!!F408!!!!!!!!!!
S!GND!C158!2!@\imx6 rex_v1i1\.all_design(sch_1):ins327992@project_worklib.\c1005x5r1e224m_c158.normal\(chips)!C1005X5R1E224M_C158_C0402_220N!!!F408!!!!!!!!!!
S!+1V5_DDR!C159!1!@\imx6 rex_v1i1\.all_design(sch_1):ins328272@project_worklib.\c1005x5r1e224m_c159.normal\(chips)!C1005X5R1E224M_C159_C0402_220N!!!F407!!!!!!!!!!
S!GND!C159!2!@\imx6 rex_v1i1\.all_design(sch_1):ins328272@project_worklib.\c1005x5r1e224m_c159.normal\(chips)!C1005X5R1E224M_C159_C0402_220N!!!F407!!!!!!!!!!
S!+1V5_DDR!C160!1!@\imx6 rex_v1i1\.all_design(sch_1):ins327348@project_worklib.\c1005x5r1e224m_c160.normal\(chips)!C1005X5R1E224M_C160_C0402_220N!!!F406!!!!!!!!!!
S!GND!C160!2!@\imx6 rex_v1i1\.all_design(sch_1):ins327348@project_worklib.\c1005x5r1e224m_c160.normal\(chips)!C1005X5R1E224M_C160_C0402_220N!!!F406!!!!!!!!!!
S!+1V5_DDR!C161!1!@\imx6 rex_v1i1\.all_design(sch_1):ins327158@project_worklib.\c1005x5r1e224m_c161.normal\(chips)!C1005X5R1E224M_C161_C0402_220N!!!F405!!!!!!!!!!
S!GND!C161!2!@\imx6 rex_v1i1\.all_design(sch_1):ins327158@project_worklib.\c1005x5r1e224m_c161.normal\(chips)!C1005X5R1E224M_C161_C0402_220N!!!F405!!!!!!!!!!
S!+1V5_DDR!C162!1!@\imx6 rex_v1i1\.all_design(sch_1):ins328444@project_worklib.\c1005x5r1e224m_c162.normal\(chips)!C1005X5R1E224M_C162_C0402_220N!!!F404!!!!!!!!!!
S!GND!C162!2!@\imx6 rex_v1i1\.all_design(sch_1):ins328444@project_worklib.\c1005x5r1e224m_c162.normal\(chips)!C1005X5R1E224M_C162_C0402_220N!!!F404!!!!!!!!!!
S!+3V3!C163!1!@\imx6 rex_v1i1\.all_design(sch_1):ins329512@project_worklib.\c1005x5r1e224m_c163.normal\(chips)!C1005X5R1E224M_C163_C0402_220N!!!F403!!!!!!!!!!
S!GND!C163!2!@\imx6 rex_v1i1\.all_design(sch_1):ins329512@project_worklib.\c1005x5r1e224m_c163.normal\(chips)!C1005X5R1E224M_C163_C0402_220N!!!F403!!!!!!!!!!
S!+3V3!C164!1!@\imx6 rex_v1i1\.all_design(sch_1):ins328228@project_worklib.\c1005x5r1e224m_c164.normal\(chips)!C1005X5R1E224M_C164_C0402_220N!!!F402!!!!!!!!!!
S!GND!C164!2!@\imx6 rex_v1i1\.all_design(sch_1):ins328228@project_worklib.\c1005x5r1e224m_c164.normal\(chips)!C1005X5R1E224M_C164_C0402_220N!!!F402!!!!!!!!!!
S!+3V3!C165!1!@\imx6 rex_v1i1\.all_design(sch_1):ins329876@project_worklib.\c1005x5r1e224m_c165.normal\(chips)!C1005X5R1E224M_C165_C0402_220N!!!F401!!!!!!!!!!
S!GND!C165!2!@\imx6 rex_v1i1\.all_design(sch_1):ins329876@project_worklib.\c1005x5r1e224m_c165.normal\(chips)!C1005X5R1E224M_C165_C0402_220N!!!F401!!!!!!!!!!
S!+3V3!C166!1!@\imx6 rex_v1i1\.all_design(sch_1):ins329724@project_worklib.\c1005x5r1e224m_c166.normal\(chips)!C1005X5R1E224M_C166_C0402_220N!!!F400!!!!!!!!!!
S!GND!C166!2!@\imx6 rex_v1i1\.all_design(sch_1):ins329724@project_worklib.\c1005x5r1e224m_c166.normal\(chips)!C1005X5R1E224M_C166_C0402_220N!!!F400!!!!!!!!!!
S!+1V5_DDR!C167!1!@\imx6 rex_v1i1\.all_design(sch_1):ins329468@project_worklib.\c1005x5r1e224m_c167.normal\(chips)!C1005X5R1E224M_C167_C0402_220N!!!F399!!!!!!!!!!
S!GND!C167!2!@\imx6 rex_v1i1\.all_design(sch_1):ins329468@project_worklib.\c1005x5r1e224m_c167.normal\(chips)!C1005X5R1E224M_C167_C0402_220N!!!F399!!!!!!!!!!
S!+1V5_DDR!C168!1!@\imx6 rex_v1i1\.all_design(sch_1):ins329404@project_worklib.\c1005x5r1e224m_c168.normal\(chips)!C1005X5R1E224M_C168_C0402_220N!!!F398!!!!!!!!!!
S!GND!C168!2!@\imx6 rex_v1i1\.all_design(sch_1):ins329404@project_worklib.\c1005x5r1e224m_c168.normal\(chips)!C1005X5R1E224M_C168_C0402_220N!!!F398!!!!!!!!!!
S!+1V5_DDR!C169!1!@\imx6 rex_v1i1\.all_design(sch_1):ins328076@project_worklib.\c1005x5r1e224m_c169.normal\(chips)!C1005X5R1E224M_C169_C0402_220N!!!F397!!!!!!!!!!
S!GND!C169!2!@\imx6 rex_v1i1\.all_design(sch_1):ins328076@project_worklib.\c1005x5r1e224m_c169.normal\(chips)!C1005X5R1E224M_C169_C0402_220N!!!F397!!!!!!!!!!
S!+1V5_DDR!C170!1!@\imx6 rex_v1i1\.all_design(sch_1):ins327178@project_worklib.\c1005x5r1e224m_c170.normal\(chips)!C1005X5R1E224M_C170_C0402_220N!!!F396!!!!!!!!!!
S!GND!C170!2!@\imx6 rex_v1i1\.all_design(sch_1):ins327178@project_worklib.\c1005x5r1e224m_c170.normal\(chips)!C1005X5R1E224M_C170_C0402_220N!!!F396!!!!!!!!!!
S!+1V5_DDR!C171!1!@\imx6 rex_v1i1\.all_design(sch_1):ins327198@project_worklib.\c1005x5r1e224m_c171.normal\(chips)!C1005X5R1E224M_C171_C0402_220N!!!F395!!!!!!!!!!
S!GND!C171!2!@\imx6 rex_v1i1\.all_design(sch_1):ins327198@project_worklib.\c1005x5r1e224m_c171.normal\(chips)!C1005X5R1E224M_C171_C0402_220N!!!F395!!!!!!!!!!
S!+3V3!C174!1!@\imx6 rex_v1i1\.all_design(sch_1):ins327542@project_worklib.\c1005x5r1e224m_c174.normal\(chips)!C1005X5R1E224M_C174_C0402_220N!!!F394!!!!!!!!!!
S!GND!C174!2!@\imx6 rex_v1i1\.all_design(sch_1):ins327542@project_worklib.\c1005x5r1e224m_c174.normal\(chips)!C1005X5R1E224M_C174_C0402_220N!!!F394!!!!!!!!!!
S!ETH_OSCI_25MHZ!C175!1!@\imx6 rex_v1i1\.all_design(sch_1):ins332465@project_worklib.\c1005c0g1h220j_c175.normal\(chips)!C1005C0G1H220J_C175_C0402_22PF!!!F393!!!!!!!!!!
S!GND!C175!2!@\imx6 rex_v1i1\.all_design(sch_1):ins332465@project_worklib.\c1005c0g1h220j_c175.normal\(chips)!C1005C0G1H220J_C175_C0402_22PF!!!F393!!!!!!!!!!
S!ETH_OSCO_25MHZ!C176!1!@\imx6 rex_v1i1\.all_design(sch_1):ins333487@project_worklib.\c1005c0g1h220j_c176.normal\(chips)!C1005C0G1H220J_C176_C0402_22PF!!!F392!!!!!!!!!!
S!GND!C176!2!@\imx6 rex_v1i1\.all_design(sch_1):ins333487@project_worklib.\c1005c0g1h220j_c176.normal\(chips)!C1005C0G1H220J_C176_C0402_22PF!!!F392!!!!!!!!!!
S!+3V3!C177!1!@\imx6 rex_v1i1\.all_design(sch_1):ins332077@project_worklib.\c1608x5r0j106m_c177.normal\(chips)!C1608X5R0J106M_C177_C0603_10U!!!F391!!!!!!!!!!
S!GND!C177!2!@\imx6 rex_v1i1\.all_design(sch_1):ins332077@project_worklib.\c1608x5r0j106m_c177.normal\(chips)!C1608X5R0J106M_C177_C0603_10U!!!F391!!!!!!!!!!
S!+1V2_ETH!C178!1!@\imx6 rex_v1i1\.all_design(sch_1):ins332913@project_worklib.\c1608x5r0j106m_c178.normal\(chips)!C1608X5R0J106M_C178_C0603_10U!!!F390!!!!!!!!!!
S!GND!C178!2!@\imx6 rex_v1i1\.all_design(sch_1):ins332913@project_worklib.\c1608x5r0j106m_c178.normal\(chips)!C1608X5R0J106M_C178_C0603_10U!!!F390!!!!!!!!!!
S!+1V2_ETH!C179!1!@\imx6 rex_v1i1\.all_design(sch_1):ins332737@project_worklib.\grm1555c1h561ja01d_c179.normal\(chips)!GRM1555C1H561JA01D_C179_C0402_560PF!!!F389!!!!!!!!!!
S!CFF!C179!2!@\imx6 rex_v1i1\.all_design(sch_1):ins332737@project_worklib.\grm1555c1h561ja01d_c179.normal\(chips)!GRM1555C1H561JA01D_C179_C0402_560PF!!!F389!!!!!!!!!!
S!+1V5_DDR!C18!1!@\imx6 rex_v1i1\.all_design(sch_1):ins313086@project_worklib.\c1005x5r1h104k_c18.normal\(chips)!C1005X5R1H104K_C18_C0402_100N!!!F388!!!!!!!!!!
S!+DDR_VREF!C18!2!@\imx6 rex_v1i1\.all_design(sch_1):ins313086@project_worklib.\c1005x5r1h104k_c18.normal\(chips)!C1005X5R1H104K_C18_C0402_100N!!!F388!!!!!!!!!!
S!+1V2_ETH_DVDDL!C180!1!@\imx6 rex_v1i1\.all_design(sch_1):ins333531@project_worklib.\c1608x5r0j106m_c180.normal\(chips)!C1608X5R0J106M_C180_C0603_10U!!!F387!!!!!!!!!!
S!GND!C180!2!@\imx6 rex_v1i1\.all_design(sch_1):ins333531@project_worklib.\c1608x5r0j106m_c180.normal\(chips)!C1608X5R0J106M_C180_C0603_10U!!!F387!!!!!!!!!!
S!+1V2_ETH_DVDDL!C181!1!@\imx6 rex_v1i1\.all_design(sch_1):ins333509@project_worklib.\c1005x5r1h104k_c181.normal\(chips)!C1005X5R1H104K_C181_C0402_100N!!!F386!!!!!!!!!!
S!GND!C181!2!@\imx6 rex_v1i1\.all_design(sch_1):ins333509@project_worklib.\c1005x5r1h104k_c181.normal\(chips)!C1005X5R1H104K_C181_C0402_100N!!!F386!!!!!!!!!!
S!+1V2_ETH_DVDDL!C182!1!@\imx6 rex_v1i1\.all_design(sch_1):ins332781@project_worklib.\c1005x7r1c103k_c182.normal\(chips)!C1005X7R1C103K_C182_C0402_10N!!!F385!!!!!!!!!!
S!GND!C182!2!@\imx6 rex_v1i1\.all_design(sch_1):ins332781@project_worklib.\c1005x7r1c103k_c182.normal\(chips)!C1005X7R1C103K_C182_C0402_10N!!!F385!!!!!!!!!!
S!+1V2_ETH_DVDDL!C183!1!@\imx6 rex_v1i1\.all_design(sch_1):ins332179@project_worklib.\c1005x7r1c103k_c183.normal\(chips)!C1005X7R1C103K_C183_C0402_10N!!!F384!!!!!!!!!!
S!GND!C183!2!@\imx6 rex_v1i1\.all_design(sch_1):ins332179@project_worklib.\c1005x7r1c103k_c183.normal\(chips)!C1005X7R1C103K_C183_C0402_10N!!!F384!!!!!!!!!!
S!+1V2_ETH_DVDDL!C184!1!@\imx6 rex_v1i1\.all_design(sch_1):ins333027@project_worklib.\c1005x7r1c103k_c184.normal\(chips)!C1005X7R1C103K_C184_C0402_10N!!!F383!!!!!!!!!!
S!GND!C184!2!@\imx6 rex_v1i1\.all_design(sch_1):ins333027@project_worklib.\c1005x7r1c103k_c184.normal\(chips)!C1005X7R1C103K_C184_C0402_10N!!!F383!!!!!!!!!!
S!+1V2_ETH_DVDDL!C185!1!@\imx6 rex_v1i1\.all_design(sch_1):ins332421@project_worklib.\c1005x7r1c103k_c185.normal\(chips)!C1005X7R1C103K_C185_C0402_10N!!!F382!!!!!!!!!!
S!GND!C185!2!@\imx6 rex_v1i1\.all_design(sch_1):ins332421@project_worklib.\c1005x7r1c103k_c185.normal\(chips)!C1005X7R1C103K_C185_C0402_10N!!!F382!!!!!!!!!!
S!+1V2_ETH_AVDDL!C186!1!@\imx6 rex_v1i1\.all_design(sch_1):ins333421@project_worklib.\c1608x5r0j106m_c186.normal\(chips)!C1608X5R0J106M_C186_C0603_10U!!!F381!!!!!!!!!!
S!GND!C186!2!@\imx6 rex_v1i1\.all_design(sch_1):ins333421@project_worklib.\c1608x5r0j106m_c186.normal\(chips)!C1608X5R0J106M_C186_C0603_10U!!!F381!!!!!!!!!!
S!+1V2_ETH_AVDDL!C187!1!@\imx6 rex_v1i1\.all_design(sch_1):ins332759@project_worklib.\c1005x5r1h104k_c187.normal\(chips)!C1005X5R1H104K_C187_C0402_100N!!!F380!!!!!!!!!!
S!GND!C187!2!@\imx6 rex_v1i1\.all_design(sch_1):ins332759@project_worklib.\c1005x5r1h104k_c187.normal\(chips)!C1005X5R1H104K_C187_C0402_100N!!!F380!!!!!!!!!!
S!+1V2_ETH_AVDDL!C188!1!@\imx6 rex_v1i1\.all_design(sch_1):ins332671@project_worklib.\c1005x7r1c103k_c188.normal\(chips)!C1005X7R1C103K_C188_C0402_10N!!!F379!!!!!!!!!!
S!GND!C188!2!@\imx6 rex_v1i1\.all_design(sch_1):ins332671@project_worklib.\c1005x7r1c103k_c188.normal\(chips)!C1005X7R1C103K_C188_C0402_10N!!!F379!!!!!!!!!!
S!+1V2_ETH_AVDDL!C189!1!@\imx6 rex_v1i1\.all_design(sch_1):ins332033@project_worklib.\c1005x7r1c103k_c189.normal\(chips)!C1005X7R1C103K_C189_C0402_10N!!!F378!!!!!!!!!!
S!GND!C189!2!@\imx6 rex_v1i1\.all_design(sch_1):ins332033@project_worklib.\c1005x7r1c103k_c189.normal\(chips)!C1005X7R1C103K_C189_C0402_10N!!!F378!!!!!!!!!!
S!+1V5_DDR!C19!1!@\imx6 rex_v1i1\.all_design(sch_1):ins313822@project_worklib.\c1608x5r0j106m_c19.normal\(chips)!C1608X5R0J106M_C19_C0603_10U!!!F377!!!!!!!!!!
S!GND!C19!2!@\imx6 rex_v1i1\.all_design(sch_1):ins313822@project_worklib.\c1608x5r0j106m_c19.normal\(chips)!C1608X5R0J106M_C19_C0603_10U!!!F377!!!!!!!!!!
S!+3V3_ETH_AVDDH!C190!1!@\imx6 rex_v1i1\.all_design(sch_1):ins332157@project_worklib.\c1005x5r1h104k_c190.normal\(chips)!C1005X5R1H104K_C190_C0402_100N!!!F376!!!!!!!!!!
S!GND!C190!2!@\imx6 rex_v1i1\.all_design(sch_1):ins332157@project_worklib.\c1005x5r1h104k_c190.normal\(chips)!C1005X5R1H104K_C190_C0402_100N!!!F376!!!!!!!!!!
S!+1V2_ETH_AVDDL_PLL!C191!1!@\imx6 rex_v1i1\.all_design(sch_1):ins332957@project_worklib.\c1608x5r0j106m_c191.normal\(chips)!C1608X5R0J106M_C191_C0603_10U!!!F375!!!!!!!!!!
S!GND!C191!2!@\imx6 rex_v1i1\.all_design(sch_1):ins332957@project_worklib.\c1608x5r0j106m_c191.normal\(chips)!C1608X5R0J106M_C191_C0603_10U!!!F375!!!!!!!!!!
S!+1V2_ETH_AVDDL_PLL!C192!1!@\imx6 rex_v1i1\.all_design(sch_1):ins332377@project_worklib.\c1005x5r1h104k_c192.normal\(chips)!C1005X5R1H104K_C192_C0402_100N!!!F374!!!!!!!!!!
S!GND!C192!2!@\imx6 rex_v1i1\.all_design(sch_1):ins332377@project_worklib.\c1005x5r1h104k_c192.normal\(chips)!C1005X5R1H104K_C192_C0402_100N!!!F374!!!!!!!!!!
S!+1V2_ETH_AVDDL_PLL!C193!1!@\imx6 rex_v1i1\.all_design(sch_1):ins333399@project_worklib.\c1005x7r1c103k_c193.normal\(chips)!C1005X7R1C103K_C193_C0402_10N!!!F373!!!!!!!!!!
S!GND!C193!2!@\imx6 rex_v1i1\.all_design(sch_1):ins333399@project_worklib.\c1005x7r1c103k_c193.normal\(chips)!C1005X7R1C103K_C193_C0402_10N!!!F373!!!!!!!!!!
S!+2V5_ETH_DVDDH!C194!1!@\imx6 rex_v1i1\.all_design(sch_1):ins332333@project_worklib.\c1608x5r0j106m_c194.normal\(chips)!C1608X5R0J106M_C194_C0603_10U!!!F372!!!!!!!!!!
S!GND!C194!2!@\imx6 rex_v1i1\.all_design(sch_1):ins332333@project_worklib.\c1608x5r0j106m_c194.normal\(chips)!C1608X5R0J106M_C194_C0603_10U!!!F372!!!!!!!!!!
S!+2V5_ETH_DVDDH!C195!1!@\imx6 rex_v1i1\.all_design(sch_1):ins332487@project_worklib.\c1005x5r1h104k_c195.normal\(chips)!C1005X5R1H104K_C195_C0402_100N!!!F371!!!!!!!!!!
S!GND!C195!2!@\imx6 rex_v1i1\.all_design(sch_1):ins332487@project_worklib.\c1005x5r1h104k_c195.normal\(chips)!C1005X5R1H104K_C195_C0402_100N!!!F371!!!!!!!!!!
S!+2V5_ETH_DVDDH!C196!1!@\imx6 rex_v1i1\.all_design(sch_1):ins332553@project_worklib.\c1005x7r1c103k_c196.normal\(chips)!C1005X7R1C103K_C196_C0402_10N!!!F370!!!!!!!!!!
S!GND!C196!2!@\imx6 rex_v1i1\.all_design(sch_1):ins332553@project_worklib.\c1005x7r1c103k_c196.normal\(chips)!C1005X7R1C103K_C196_C0402_10N!!!F370!!!!!!!!!!
S!+2V5_ETH_DVDDH!C197!1!@\imx6 rex_v1i1\.all_design(sch_1):ins333575@project_worklib.\c1005x7r1c103k_c197.normal\(chips)!C1005X7R1C103K_C197_C0402_10N!!!F369!!!!!!!!!!
S!GND!C197!2!@\imx6 rex_v1i1\.all_design(sch_1):ins333575@project_worklib.\c1005x7r1c103k_c197.normal\(chips)!C1005X7R1C103K_C197_C0402_10N!!!F369!!!!!!!!!!
S!+2V5_ETH_DVDDH!C198!1!@\imx6 rex_v1i1\.all_design(sch_1):ins332847@project_worklib.\c1005x7r1c103k_c198.normal\(chips)!C1005X7R1C103K_C198_C0402_10N!!!F368!!!!!!!!!!
S!GND!C198!2!@\imx6 rex_v1i1\.all_design(sch_1):ins332847@project_worklib.\c1005x7r1c103k_c198.normal\(chips)!C1005X7R1C103K_C198_C0402_10N!!!F368!!!!!!!!!!
S!+3V3_ETH_AVDDH!C199!1!@\imx6 rex_v1i1\.all_design(sch_1):ins333355@project_worklib.\c1608x5r0j106m_c199.normal\(chips)!C1608X5R0J106M_C199_C0603_10U!!!F367!!!!!!!!!!
S!GND!C199!2!@\imx6 rex_v1i1\.all_design(sch_1):ins333355@project_worklib.\c1608x5r0j106m_c199.normal\(chips)!C1608X5R0J106M_C199_C0603_10U!!!F367!!!!!!!!!!
S!+DDR_VREF!C20!1!@\imx6 rex_v1i1\.all_design(sch_1):ins315846@project_worklib.\c1005x5r1h104k_c20.normal\(chips)!C1005X5R1H104K_C20_C0402_100N!!!F366!!!!!!!!!!
S!GND!C20!2!@\imx6 rex_v1i1\.all_design(sch_1):ins315846@project_worklib.\c1005x5r1h104k_c20.normal\(chips)!C1005X5R1H104K_C20_C0402_100N!!!F366!!!!!!!!!!
S!+3V3_ETH_AVDDH!C200!1!@\imx6 rex_v1i1\.all_design(sch_1):ins332267@project_worklib.\c1005x7r1c103k_c200.normal\(chips)!C1005X7R1C103K_C200_C0402_10N!!!F365!!!!!!!!!!
S!GND!C200!2!@\imx6 rex_v1i1\.all_design(sch_1):ins332267@project_worklib.\c1005x7r1c103k_c200.normal\(chips)!C1005X7R1C103K_C200_C0402_10N!!!F365!!!!!!!!!!
S!+3V3_ETH_AVDDH!C201!1!@\imx6 rex_v1i1\.all_design(sch_1):ins333115@project_worklib.\c1005x7r1c103k_c201.normal\(chips)!C1005X7R1C103K_C201_C0402_10N!!!F364!!!!!!!!!!
S!GND!C201!2!@\imx6 rex_v1i1\.all_design(sch_1):ins333115@project_worklib.\c1005x7r1c103k_c201.normal\(chips)!C1005X7R1C103K_C201_C0402_10N!!!F364!!!!!!!!!!
S!+3V3_ETH_AVDDH!C202!1!@\imx6 rex_v1i1\.all_design(sch_1):ins332509@project_worklib.\c1005x7r1c103k_c202.normal\(chips)!C1005X7R1C103K_C202_C0402_10N!!!F363!!!!!!!!!!
S!GND!C202!2!@\imx6 rex_v1i1\.all_design(sch_1):ins332509@project_worklib.\c1005x7r1c103k_c202.normal\(chips)!C1005X7R1C103K_C202_C0402_10N!!!F363!!!!!!!!!!
S!+3V3!C203!1!@\imx6 rex_v1i1\.all_design(sch_1):ins334866@project_worklib.\c1005x5r1h104k_c203.normal\(chips)!C1005X5R1H104K_C203_C0402_100N!!!F362!!!!!!!!!!
S!GND!C203!2!@\imx6 rex_v1i1\.all_design(sch_1):ins334866@project_worklib.\c1005x5r1h104k_c203.normal\(chips)!C1005X5R1H104K_C203_C0402_100N!!!F362!!!!!!!!!!
S!+5V_LDO1!C204!1!@\imx6 rex_v1i1\.all_design(sch_1):ins336317@project_worklib.\c1608x5r0j106m_c204.normal\(chips)!C1608X5R0J106M_C204_C0603_10U!!!F361!!!!!!!!!!
S!GND!C204!2!@\imx6 rex_v1i1\.all_design(sch_1):ins336317@project_worklib.\c1608x5r0j106m_c204.normal\(chips)!C1608X5R0J106M_C204_C0603_10U!!!F361!!!!!!!!!!
S!+5V_LDO1!C205!1!@\imx6 rex_v1i1\.all_design(sch_1):ins337019@project_worklib.\c1005x5r1h104k_c205.normal\(chips)!C1005X5R1H104K_C205_C0402_100N!!!F360!!!!!!!!!!
S!GND!C205!2!@\imx6 rex_v1i1\.all_design(sch_1):ins337019@project_worklib.\c1005x5r1h104k_c205.normal\(chips)!C1005X5R1H104K_C205_C0402_100N!!!F360!!!!!!!!!!
S!+5V_PVCC1!C206!1!@\imx6 rex_v1i1\.all_design(sch_1):ins336563@project_worklib.\c1005x5r1c105k_c206.normal\(chips)!C1005X5R1C105K_C206_C0402_1U!!!F359!!!!!!!!!!
S!GND!C206!2!@\imx6 rex_v1i1\.all_design(sch_1):ins336563@project_worklib.\c1005x5r1c105k_c206.normal\(chips)!C1005X5R1C105K_C206_C0402_1U!!!F359!!!!!!!!!!
S!+5V_VCC1!C207!1!@\imx6 rex_v1i1\.all_design(sch_1):ins335763@project_worklib.\c1005x5r1c105k_c207.normal\(chips)!C1005X5R1C105K_C207_C0402_1U!!!F358!!!!!!!!!!
S!GND!C207!2!@\imx6 rex_v1i1\.all_design(sch_1):ins335763@project_worklib.\c1005x5r1c105k_c207.normal\(chips)!C1005X5R1C105K_C207_C0402_1U!!!F358!!!!!!!!!!
S!+1V5_DDR!C21!1!@\imx6 rex_v1i1\.all_design(sch_1):ins313186@project_worklib.\c1005x5r1e224m_c21.normal\(chips)!C1005X5R1E224M_C21_C0402_220N!!!F357!!!!!!!!!!
S!GND!C21!2!@\imx6 rex_v1i1\.all_design(sch_1):ins313186@project_worklib.\c1005x5r1e224m_c21.normal\(chips)!C1005X5R1E224M_C21_C0402_220N!!!F357!!!!!!!!!!
S!PHASE1_3V3!C211!1!@\imx6 rex_v1i1\.all_design(sch_1):ins336139@project_worklib.\c1005x5r1h104k_c211.normal\(chips)!C1005X5R1H104K_C211_C0402_100N!!!F356!!!!!!!!!!
S!N335199!C211!2!@\imx6 rex_v1i1\.all_design(sch_1):ins336139@project_worklib.\c1005x5r1h104k_c211.normal\(chips)!C1005X5R1H104K_C211_C0402_100N!!!F356!!!!!!!!!!
S!N335205!C212!1!@\imx6 rex_v1i1\.all_design(sch_1):ins336073@project_worklib.\c1005x5r1h104k_c212.normal\(chips)!C1005X5R1H104K_C212_C0402_100N!!!F355!!!!!!!!!!
S!PHASE2_1V375!C212!2!@\imx6 rex_v1i1\.all_design(sch_1):ins336073@project_worklib.\c1005x5r1h104k_c212.normal\(chips)!C1005X5R1H104K_C212_C0402_100N!!!F355!!!!!!!!!!
S!+VREF1_3V3_1V375!C218!1!@\imx6 rex_v1i1\.all_design(sch_1):ins336501@project_worklib.\c1005x7r1c103k_c218.normal\(chips)!C1005X7R1C103K_C218_C0402_10N!!!F354!!!!!!!!!!
S!GND!C218!2!@\imx6 rex_v1i1\.all_design(sch_1):ins336501@project_worklib.\c1005x7r1c103k_c218.normal\(chips)!C1005X7R1C103K_C218_C0402_10N!!!F354!!!!!!!!!!
S!+VREF1_2V_1V375!C219!1!@\imx6 rex_v1i1\.all_design(sch_1):ins335741@project_worklib.\c1005x5r1h104k_c219.normal\(chips)!C1005X5R1H104K_C219_C0402_100N!!!F353!!!!!!!!!!
S!GND!C219!2!@\imx6 rex_v1i1\.all_design(sch_1):ins335741@project_worklib.\c1005x5r1h104k_c219.normal\(chips)!C1005X5R1H104K_C219_C0402_100N!!!F353!!!!!!!!!!
S!+1V5_DDR!C22!1!@\imx6 rex_v1i1\.all_design(sch_1):ins313146@project_worklib.\c1005x5r1e224m_c22.normal\(chips)!C1005X5R1E224M_C22_C0402_220N!!!F352!!!!!!!!!!
S!GND!C22!2!@\imx6 rex_v1i1\.all_design(sch_1):ins313146@project_worklib.\c1005x5r1e224m_c22.normal\(chips)!C1005X5R1E224M_C22_C0402_220N!!!F352!!!!!!!!!!
S!+3V0_ALWAYS!C221!1!@\imx6 rex_v1i1\.all_design(sch_1):ins336927@project_worklib.\c1608x5r0j106m_c221.normal\(chips)!C1608X5R0J106M_C221_C0603_10U!!!F351!!!!!!!!!!
S!GND!C221!2!@\imx6 rex_v1i1\.all_design(sch_1):ins336927@project_worklib.\c1608x5r0j106m_c221.normal\(chips)!C1608X5R0J106M_C221_C0603_10U!!!F351!!!!!!!!!!
S!+3V0_ALWAYS!C222!1!@\imx6 rex_v1i1\.all_design(sch_1):ins336273@project_worklib.\c1608x5r0j106m_c222.normal\(chips)!C1608X5R0J106M_C222_C0603_10U!!!F350!!!!!!!!!!
S!GND!C222!2!@\imx6 rex_v1i1\.all_design(sch_1):ins336273@project_worklib.\c1608x5r0j106m_c222.normal\(chips)!C1608X5R0J106M_C222_C0603_10U!!!F350!!!!!!!!!!
S!+5V_LDO2!C223!1!@\imx6 rex_v1i1\.all_design(sch_1):ins338244@project_worklib.\c1608x5r0j106m_c223.normal\(chips)!C1608X5R0J106M_C223_C0603_10U!!!F349!!!!!!!!!!
S!GND!C223!2!@\imx6 rex_v1i1\.all_design(sch_1):ins338244@project_worklib.\c1608x5r0j106m_c223.normal\(chips)!C1608X5R0J106M_C223_C0603_10U!!!F349!!!!!!!!!!
S!+5V_LDO2!C224!1!@\imx6 rex_v1i1\.all_design(sch_1):ins338720@project_worklib.\c1005x5r1h104k_c224.normal\(chips)!C1005X5R1H104K_C224_C0402_100N!!!F348!!!!!!!!!!
S!GND!C224!2!@\imx6 rex_v1i1\.all_design(sch_1):ins338720@project_worklib.\c1005x5r1h104k_c224.normal\(chips)!C1005X5R1H104K_C224_C0402_100N!!!F348!!!!!!!!!!
S!+5V_PVCC2!C225!1!@\imx6 rex_v1i1\.all_design(sch_1):ins338354@project_worklib.\c1005x5r1c105k_c225.normal\(chips)!C1005X5R1C105K_C225_C0402_1U!!!F347!!!!!!!!!!
S!GND!C225!2!@\imx6 rex_v1i1\.all_design(sch_1):ins338354@project_worklib.\c1005x5r1c105k_c225.normal\(chips)!C1005X5R1C105K_C225_C0402_1U!!!F347!!!!!!!!!!
S!N338020!C226!1!@\imx6 rex_v1i1\.all_design(sch_1):ins338876@project_worklib.\c1005x5r1c105k_c226.normal\(chips)!C1005X5R1C105K_C226_C0402_1U!!!F346!!!!!!!!!!
S!GND!C226!2!@\imx6 rex_v1i1\.all_design(sch_1):ins338876@project_worklib.\c1005x5r1c105k_c226.normal\(chips)!C1005X5R1C105K_C226_C0402_1U!!!F346!!!!!!!!!!
S!+1V5_DDR!C23!1!@\imx6 rex_v1i1\.all_design(sch_1):ins314122@project_worklib.\c1005x5r1e224m_c23.normal\(chips)!C1005X5R1E224M_C23_C0402_220N!!!F345!!!!!!!!!!
S!GND!C23!2!@\imx6 rex_v1i1\.all_design(sch_1):ins314122@project_worklib.\c1005x5r1e224m_c23.normal\(chips)!C1005X5R1E224M_C23_C0402_220N!!!F345!!!!!!!!!!
S!PHASE1_2V5!C230!1!@\imx6 rex_v1i1\.all_design(sch_1):ins338522@project_worklib.\c1005x5r1h104k_c230.normal\(chips)!C1005X5R1H104K_C230_C0402_100N!!!F344!!!!!!!!!!
S!N337876!C230!2!@\imx6 rex_v1i1\.all_design(sch_1):ins338522@project_worklib.\c1005x5r1h104k_c230.normal\(chips)!C1005X5R1H104K_C230_C0402_100N!!!F344!!!!!!!!!!
S!N337882!C231!1!@\imx6 rex_v1i1\.all_design(sch_1):ins339056@project_worklib.\c1005x5r1h104k_c231.normal\(chips)!C1005X5R1H104K_C231_C0402_100N!!!F343!!!!!!!!!!
S!PHASE2_1V5!C231!2!@\imx6 rex_v1i1\.all_design(sch_1):ins339056@project_worklib.\c1005x5r1h104k_c231.normal\(chips)!C1005X5R1H104K_C231_C0402_100N!!!F343!!!!!!!!!!
S!+VREF1_3V3_1V5!C237!1!@\imx6 rex_v1i1\.all_design(sch_1):ins338332@project_worklib.\c1005x7r1c103k_c237.normal\(chips)!C1005X7R1C103K_C237_C0402_10N!!!F342!!!!!!!!!!
S!GND!C237!2!@\imx6 rex_v1i1\.all_design(sch_1):ins338332@project_worklib.\c1005x7r1c103k_c237.normal\(chips)!C1005X7R1C103K_C237_C0402_10N!!!F342!!!!!!!!!!
S!+VREF1_2V_1V5!C238!1!@\imx6 rex_v1i1\.all_design(sch_1):ins338808@project_worklib.\c1005x5r1h104k_c238.normal\(chips)!C1005X5R1H104K_C238_C0402_100N!!!F341!!!!!!!!!!
S!GND!C238!2!@\imx6 rex_v1i1\.all_design(sch_1):ins338808@project_worklib.\c1005x5r1h104k_c238.normal\(chips)!C1005X5R1H104K_C238_C0402_100N!!!F341!!!!!!!!!!
S!+VIN!C239!1!@\imx6 rex_v1i1\.all_design(sch_1):ins308143@project_worklib.\c1005x5r1h104k_c239.normal\(chips)!C1005X5R1H104K_C239_C0402_100N!!!F340!!!!!!!!!!
S!GND!C239!2!@\imx6 rex_v1i1\.all_design(sch_1):ins308143@project_worklib.\c1005x5r1h104k_c239.normal\(chips)!C1005X5R1H104K_C239_C0402_100N!!!F340!!!!!!!!!!
S!+1V5_DDR!C24!1!@\imx6 rex_v1i1\.all_design(sch_1):ins315826@project_worklib.\c1005x5r1e224m_c24.normal\(chips)!C1005X5R1E224M_C24_C0402_220N!!!F339!!!!!!!!!!
S!GND!C24!2!@\imx6 rex_v1i1\.all_design(sch_1):ins315826@project_worklib.\c1005x5r1e224m_c24.normal\(chips)!C1005X5R1E224M_C24_C0402_220N!!!F339!!!!!!!!!!
S!+VIN!C240!1!@\imx6 rex_v1i1\.all_design(sch_1):ins308053@project_worklib.\c1005x5r1h104k_c240.normal\(chips)!C1005X5R1H104K_C240_C0402_100N!!!F338!!!!!!!!!!
S!GND!C240!2!@\imx6 rex_v1i1\.all_design(sch_1):ins308053@project_worklib.\c1005x5r1h104k_c240.normal\(chips)!C1005X5R1H104K_C240_C0402_100N!!!F338!!!!!!!!!!
S!+5V_USB_VBUS!C242!1!@\imx6 rex_v1i1\.all_design(sch_1):ins308801@project_worklib.\c1005x5r1h104k_c242.normal\(chips)!C1005X5R1H104K_C242_C0402_100N!!!F337!!!!!!!!!!
S!GND!C242!2!@\imx6 rex_v1i1\.all_design(sch_1):ins308801@project_worklib.\c1005x5r1h104k_c242.normal\(chips)!C1005X5R1H104K_C242_C0402_100N!!!F337!!!!!!!!!!
S!+LVDS_2V5!C243!1!@\imx6 rex_v1i1\.all_design(sch_1):ins319875@project_worklib.\c1005x5r1a475m_c243.normal\(chips)!C1005X5R1A475M_C243_C0402_4U7!!!F336!!!!!!!!!!
S!GND!C243!2!@\imx6 rex_v1i1\.all_design(sch_1):ins319875@project_worklib.\c1005x5r1a475m_c243.normal\(chips)!C1005X5R1A475M_C243_C0402_4U7!!!F336!!!!!!!!!!
S!+2V5!C244!1!@\imx6 rex_v1i1\.all_design(sch_1):ins319061@project_worklib.\c1005x5r1a475m_c244.normal\(chips)!C1005X5R1A475M_C244_C0402_4U7!!!F335!!!!!!!!!!
S!GND!C244!2!@\imx6 rex_v1i1\.all_design(sch_1):ins319061@project_worklib.\c1005x5r1a475m_c244.normal\(chips)!C1005X5R1A475M_C244_C0402_4U7!!!F335!!!!!!!!!!
S!+2V5!C245!1!@\imx6 rex_v1i1\.all_design(sch_1):ins319191@project_worklib.\c1005x5r1a475m_c245.normal\(chips)!C1005X5R1A475M_C245_C0402_4U7!!!F334!!!!!!!!!!
S!GND!C245!2!@\imx6 rex_v1i1\.all_design(sch_1):ins319191@project_worklib.\c1005x5r1a475m_c245.normal\(chips)!C1005X5R1A475M_C245_C0402_4U7!!!F334!!!!!!!!!!
S!+1V1_VDDSOC_CAP!C246!1!@\imx6 rex_v1i1\.all_design(sch_1):ins320269@project_worklib.\c1005x5r1a475m_c246.normal\(chips)!C1005X5R1A475M_C246_C0402_4U7!!!F333!!!!!!!!!!
S!GND!C246!2!@\imx6 rex_v1i1\.all_design(sch_1):ins320269@project_worklib.\c1005x5r1a475m_c246.normal\(chips)!C1005X5R1A475M_C246_C0402_4U7!!!F333!!!!!!!!!!
S!+2V5!C247!1!@\imx6 rex_v1i1\.all_design(sch_1):ins319811@project_worklib.\c1005x5r1a475m_c247.normal\(chips)!C1005X5R1A475M_C247_C0402_4U7!!!F332!!!!!!!!!!
S!GND!C247!2!@\imx6 rex_v1i1\.all_design(sch_1):ins319811@project_worklib.\c1005x5r1a475m_c247.normal\(chips)!C1005X5R1A475M_C247_C0402_4U7!!!F332!!!!!!!!!!
S!+1V2_ETH_DVDDL!C248!1!@\imx6 rex_v1i1\.all_design(sch_1):ins333553@project_worklib.\c1005x7r1c103k_c248.normal\(chips)!C1005X7R1C103K_C248_C0402_10N!!!F331!!!!!!!!!!
S!GND!C248!2!@\imx6 rex_v1i1\.all_design(sch_1):ins333553@project_worklib.\c1005x7r1c103k_c248.normal\(chips)!C1005X7R1C103K_C248_C0402_10N!!!F331!!!!!!!!!!
S!+1V2_ETH_DVDDL!C249!1!@\imx6 rex_v1i1\.all_design(sch_1):ins332825@project_worklib.\c1005x7r1c103k_c249.normal\(chips)!C1005X7R1C103K_C249_C0402_10N!!!F330!!!!!!!!!!
S!GND!C249!2!@\imx6 rex_v1i1\.all_design(sch_1):ins332825@project_worklib.\c1005x7r1c103k_c249.normal\(chips)!C1005X7R1C103K_C249_C0402_10N!!!F330!!!!!!!!!!
S!+1V5_DDR!C25!1!@\imx6 rex_v1i1\.all_design(sch_1):ins314162@project_worklib.\c1005x5r1e224m_c25.normal\(chips)!C1005X5R1E224M_C25_C0402_220N!!!F329!!!!!!!!!!
S!GND!C25!2!@\imx6 rex_v1i1\.all_design(sch_1):ins314162@project_worklib.\c1005x5r1e224m_c25.normal\(chips)!C1005X5R1E224M_C25_C0402_220N!!!F329!!!!!!!!!!
S!+VIN!C250!1!@\imx6 rex_v1i1\.all_design(sch_1):ins308119@orcad_library.\grm31cr6ya106ka12l.normal\(chips)!GRM31CR6YA106KA12L_C1206_10UF!!!F328!!!!!!!!!!
S!GND!C250!2!@\imx6 rex_v1i1\.all_design(sch_1):ins308119@orcad_library.\grm31cr6ya106ka12l.normal\(chips)!GRM31CR6YA106KA12L_C1206_10UF!!!F328!!!!!!!!!!
S!+VIN!C251!1!@\imx6 rex_v1i1\.all_design(sch_1):ins308093@orcad_library.\grm31cr6ya106ka12l.normal\(chips)!GRM31CR6YA106KA12L_C1206_10UF!!!F327!!!!!!!!!!
S!GND!C251!2!@\imx6 rex_v1i1\.all_design(sch_1):ins308093@orcad_library.\grm31cr6ya106ka12l.normal\(chips)!GRM31CR6YA106KA12L_C1206_10UF!!!F327!!!!!!!!!!
S!+VIN!C253!1!@\imx6 rex_v1i1\.all_design(sch_1):ins336993@orcad_library.\grm31cr6ya106ka12l.normal\(chips)!GRM31CR6YA106KA12L_C1206_10UF!!!F326!!!!!!!!!!
S!GND!C253!2!@\imx6 rex_v1i1\.all_design(sch_1):ins336993@orcad_library.\grm31cr6ya106ka12l.normal\(chips)!GRM31CR6YA106KA12L_C1206_10UF!!!F326!!!!!!!!!!
S!+VIN!C254!1!@\imx6 rex_v1i1\.all_design(sch_1):ins335939@orcad_library.\grm31cr6ya106ka12l.normal\(chips)!GRM31CR6YA106KA12L_C1206_10UF!!!F325!!!!!!!!!!
S!GND!C254!2!@\imx6 rex_v1i1\.all_design(sch_1):ins335939@orcad_library.\grm31cr6ya106ka12l.normal\(chips)!GRM31CR6YA106KA12L_C1206_10UF!!!F325!!!!!!!!!!
S!+VIN!C255!1!@\imx6 rex_v1i1\.all_design(sch_1):ins335851@orcad_library.\grm31cr6ya106ka12l.normal\(chips)!GRM31CR6YA106KA12L_C1206_10UF!!!F324!!!!!!!!!!
S!GND!C255!2!@\imx6 rex_v1i1\.all_design(sch_1):ins335851@orcad_library.\grm31cr6ya106ka12l.normal\(chips)!GRM31CR6YA106KA12L_C1206_10UF!!!F324!!!!!!!!!!
S!+VIN!C257!1!@\imx6 rex_v1i1\.all_design(sch_1):ins338920@orcad_library.\grm31cr6ya106ka12l.normal\(chips)!GRM31CR6YA106KA12L_C1206_10UF!!!F323!!!!!!!!!!
S!GND!C257!2!@\imx6 rex_v1i1\.all_design(sch_1):ins338920@orcad_library.\grm31cr6ya106ka12l.normal\(chips)!GRM31CR6YA106KA12L_C1206_10UF!!!F323!!!!!!!!!!
S!+VIN!C258!1!@\imx6 rex_v1i1\.all_design(sch_1):ins339212@orcad_library.\grm31cr6ya106ka12l.normal\(chips)!GRM31CR6YA106KA12L_C1206_10UF!!!F322!!!!!!!!!!
S!GND!C258!2!@\imx6 rex_v1i1\.all_design(sch_1):ins339212@orcad_library.\grm31cr6ya106ka12l.normal\(chips)!GRM31CR6YA106KA12L_C1206_10UF!!!F322!!!!!!!!!!
S!+VIN!C252!1!@\imx6 rex_v1i1\.all_design(sch_1):ins336339@orcad_library.\grm21br71h105ka12l.normal\(chips)!GRM21BR71H105KA12L_C0805_1UF!!!F321!!!!!!!!!!
S!GND!C252!2!@\imx6 rex_v1i1\.all_design(sch_1):ins336339@orcad_library.\grm21br71h105ka12l.normal\(chips)!GRM21BR71H105KA12L_C0805_1UF!!!F321!!!!!!!!!!
S!+VIN!C256!1!@\imx6 rex_v1i1\.all_design(sch_1):ins338544@orcad_library.\grm21br71h105ka12l.normal\(chips)!GRM21BR71H105KA12L_C0805_1UF!!!F320!!!!!!!!!!
S!GND!C256!2!@\imx6 rex_v1i1\.all_design(sch_1):ins338544@orcad_library.\grm21br71h105ka12l.normal\(chips)!GRM21BR71H105KA12L_C0805_1UF!!!F320!!!!!!!!!!
S!N01413!C259!1!@\imx6 rex_v1i1\.all_design(sch_1):ins337107@orcad_library.\c3216x5r1a107m.normal\(chips)!C3216X5R1A107M_C1206_100U!!!F319!!!!!!!!!!
S!GND!C259!2!@\imx6 rex_v1i1\.all_design(sch_1):ins337107@orcad_library.\c3216x5r1a107m.normal\(chips)!C3216X5R1A107M_C1206_100U!!!F319!!!!!!!!!!
S!N01413!C260!1!@\imx6 rex_v1i1\.all_design(sch_1):ins336841@orcad_library.\c3216x5r1a107m.normal\(chips)!C3216X5R1A107M_C1206_100U!!!F318!!!!!!!!!!
S!GND!C260!2!@\imx6 rex_v1i1\.all_design(sch_1):ins336841@orcad_library.\c3216x5r1a107m.normal\(chips)!C3216X5R1A107M_C1206_100U!!!F318!!!!!!!!!!
S!+3V3!C261!1!@\imx6 rex_v1i1\.all_design(sch_1):ins336229@orcad_library.\c3216x5r1a107m.normal\(chips)!C3216X5R1A107M_C1206_100U!!!F317!!!!!!!!!!
S!GND!C261!2!@\imx6 rex_v1i1\.all_design(sch_1):ins336229@orcad_library.\c3216x5r1a107m.normal\(chips)!C3216X5R1A107M_C1206_100U!!!F317!!!!!!!!!!
S!+1V375!C262!1!@\imx6 rex_v1i1\.all_design(sch_1):ins336523@orcad_library.\c3216x5r1a107m.normal\(chips)!C3216X5R1A107M_C1206_100U!!!F316!!!!!!!!!!
S!GND!C262!2!@\imx6 rex_v1i1\.all_design(sch_1):ins336523@orcad_library.\c3216x5r1a107m.normal\(chips)!C3216X5R1A107M_C1206_100U!!!F316!!!!!!!!!!
S!+1V375!C263!1!@\imx6 rex_v1i1\.all_design(sch_1):ins335987@orcad_library.\c3216x5r1a107m.normal\(chips)!C3216X5R1A107M_C1206_100U!!!F315!!!!!!!!!!
S!GND!C263!2!@\imx6 rex_v1i1\.all_design(sch_1):ins335987@orcad_library.\c3216x5r1a107m.normal\(chips)!C3216X5R1A107M_C1206_100U!!!F315!!!!!!!!!!
S!+1V375!C264!1!@\imx6 rex_v1i1\.all_design(sch_1):ins336095@orcad_library.\c3216x5r1a107m.normal\(chips)!C3216X5R1A107M_C1206_100U!!!F314!!!!!!!!!!
S!GND!C264!2!@\imx6 rex_v1i1\.all_design(sch_1):ins336095@orcad_library.\c3216x5r1a107m.normal\(chips)!C3216X5R1A107M_C1206_100U!!!F314!!!!!!!!!!
S!+2V5!C265!1!@\imx6 rex_v1i1\.all_design(sch_1):ins338990@orcad_library.\c3216x5r1a107m.normal\(chips)!C3216X5R1A107M_C1206_100U!!!F313!!!!!!!!!!
S!GND!C265!2!@\imx6 rex_v1i1\.all_design(sch_1):ins338990@orcad_library.\c3216x5r1a107m.normal\(chips)!C3216X5R1A107M_C1206_100U!!!F313!!!!!!!!!!
S!+2V5!C266!1!@\imx6 rex_v1i1\.all_design(sch_1):ins338310@orcad_library.\c3216x5r1a107m.normal\(chips)!C3216X5R1A107M_C1206_100U!!!F312!!!!!!!!!!
S!GND!C266!2!@\imx6 rex_v1i1\.all_design(sch_1):ins338310@orcad_library.\c3216x5r1a107m.normal\(chips)!C3216X5R1A107M_C1206_100U!!!F312!!!!!!!!!!
S!+1V5_DDR!C267!1!@\imx6 rex_v1i1\.all_design(sch_1):ins339190@orcad_library.\c3216x5r1a107m.normal\(chips)!C3216X5R1A107M_C1206_100U!!!F311!!!!!!!!!!
S!GND!C267!2!@\imx6 rex_v1i1\.all_design(sch_1):ins339190@orcad_library.\c3216x5r1a107m.normal\(chips)!C3216X5R1A107M_C1206_100U!!!F311!!!!!!!!!!
S!+1V5_DDR!C268!1!@\imx6 rex_v1i1\.all_design(sch_1):ins338786@orcad_library.\c3216x5r1a107m.normal\(chips)!C3216X5R1A107M_C1206_100U!!!F310!!!!!!!!!!
S!GND!C268!2!@\imx6 rex_v1i1\.all_design(sch_1):ins338786@orcad_library.\c3216x5r1a107m.normal\(chips)!C3216X5R1A107M_C1206_100U!!!F310!!!!!!!!!!
S!+1V5_DDR!C26!1!@\imx6 rex_v1i1\.all_design(sch_1):ins316088@project_worklib.\c1005x5r1e224m_c26.normal\(chips)!C1005X5R1E224M_C26_C0402_220N!!!F309!!!!!!!!!!
S!GND!C26!2!@\imx6 rex_v1i1\.all_design(sch_1):ins316088@project_worklib.\c1005x5r1e224m_c26.normal\(chips)!C1005X5R1E224M_C26_C0402_220N!!!F309!!!!!!!!!!
S!+1V5_DDR!C27!1!@\imx6 rex_v1i1\.all_design(sch_1):ins312866@project_worklib.\c1005x5r1e224m_c27.normal\(chips)!C1005X5R1E224M_C27_C0402_220N!!!F308!!!!!!!!!!
S!GND!C27!2!@\imx6 rex_v1i1\.all_design(sch_1):ins312866@project_worklib.\c1005x5r1e224m_c27.normal\(chips)!C1005X5R1E224M_C27_C0402_220N!!!F308!!!!!!!!!!
S!+1V5_DDR!C28!1!@\imx6 rex_v1i1\.all_design(sch_1):ins313026@project_worklib.\c1005x5r1e224m_c28.normal\(chips)!C1005X5R1E224M_C28_C0402_220N!!!F307!!!!!!!!!!
S!GND!C28!2!@\imx6 rex_v1i1\.all_design(sch_1):ins313026@project_worklib.\c1005x5r1e224m_c28.normal\(chips)!C1005X5R1E224M_C28_C0402_220N!!!F307!!!!!!!!!!
S!+1V5_DDR!C29!1!@\imx6 rex_v1i1\.all_design(sch_1):ins313046@project_worklib.\c1005x5r1e224m_c29.normal\(chips)!C1005X5R1E224M_C29_C0402_220N!!!F306!!!!!!!!!!
S!GND!C29!2!@\imx6 rex_v1i1\.all_design(sch_1):ins313046@project_worklib.\c1005x5r1e224m_c29.normal\(chips)!C1005X5R1E224M_C29_C0402_220N!!!F306!!!!!!!!!!
S!+DDR_VREF!C3!1!@\imx6 rex_v1i1\.all_design(sch_1):ins315986@project_worklib.\c1005x5r1e224m_c3.normal\(chips)!C1005X5R1E224M_C3_C0402_220N!!!F305!!!!!!!!!!
S!GND!C3!2!@\imx6 rex_v1i1\.all_design(sch_1):ins315986@project_worklib.\c1005x5r1e224m_c3.normal\(chips)!C1005X5R1E224M_C3_C0402_220N!!!F305!!!!!!!!!!
S!+1V5_DDR!C30!1!@\imx6 rex_v1i1\.all_design(sch_1):ins313902@project_worklib.\c1005x5r1e224m_c30.normal\(chips)!C1005X5R1E224M_C30_C0402_220N!!!F304!!!!!!!!!!
S!GND!C30!2!@\imx6 rex_v1i1\.all_design(sch_1):ins313902@project_worklib.\c1005x5r1e224m_c30.normal\(chips)!C1005X5R1E224M_C30_C0402_220N!!!F304!!!!!!!!!!
S!+1V5_DDR!C31!1!@\imx6 rex_v1i1\.all_design(sch_1):ins316128@project_worklib.\c1005x5r1e224m_c31.normal\(chips)!C1005X5R1E224M_C31_C0402_220N!!!F303!!!!!!!!!!
S!GND!C31!2!@\imx6 rex_v1i1\.all_design(sch_1):ins316128@project_worklib.\c1005x5r1e224m_c31.normal\(chips)!C1005X5R1E224M_C31_C0402_220N!!!F303!!!!!!!!!!
S!+1V5_DDR!C32!1!@\imx6 rex_v1i1\.all_design(sch_1):ins315906@project_worklib.\c1005x5r1e224m_c32.normal\(chips)!C1005X5R1E224M_C32_C0402_220N!!!F302!!!!!!!!!!
S!GND!C32!2!@\imx6 rex_v1i1\.all_design(sch_1):ins315906@project_worklib.\c1005x5r1e224m_c32.normal\(chips)!C1005X5R1E224M_C32_C0402_220N!!!F302!!!!!!!!!!
S!+1V5_DDR!C33!1!@\imx6 rex_v1i1\.all_design(sch_1):ins315786@project_worklib.\c1005x5r1e224m_c33.normal\(chips)!C1005X5R1E224M_C33_C0402_220N!!!F301!!!!!!!!!!
S!GND!C33!2!@\imx6 rex_v1i1\.all_design(sch_1):ins315786@project_worklib.\c1005x5r1e224m_c33.normal\(chips)!C1005X5R1E224M_C33_C0402_220N!!!F301!!!!!!!!!!
S!+1V5_DDR!C34!1!@\imx6 rex_v1i1\.all_design(sch_1):ins312906@project_worklib.\c1005x5r1e224m_c34.normal\(chips)!C1005X5R1E224M_C34_C0402_220N!!!F300!!!!!!!!!!
S!GND!C34!2!@\imx6 rex_v1i1\.all_design(sch_1):ins312906@project_worklib.\c1005x5r1e224m_c34.normal\(chips)!C1005X5R1E224M_C34_C0402_220N!!!F300!!!!!!!!!!
S!+1V5_DDR!C35!1!@\imx6 rex_v1i1\.all_design(sch_1):ins315926@project_worklib.\c1005x5r1e224m_c35.normal\(chips)!C1005X5R1E224M_C35_C0402_220N!!!F299!!!!!!!!!!
S!GND!C35!2!@\imx6 rex_v1i1\.all_design(sch_1):ins315926@project_worklib.\c1005x5r1e224m_c35.normal\(chips)!C1005X5R1E224M_C35_C0402_220N!!!F299!!!!!!!!!!
S!+1V5_DDR!C36!1!@\imx6 rex_v1i1\.all_design(sch_1):ins313942@project_worklib.\c1005x5r1e224m_c36.normal\(chips)!C1005X5R1E224M_C36_C0402_220N!!!F298!!!!!!!!!!
S!GND!C36!2!@\imx6 rex_v1i1\.all_design(sch_1):ins313942@project_worklib.\c1005x5r1e224m_c36.normal\(chips)!C1005X5R1E224M_C36_C0402_220N!!!F298!!!!!!!!!!
S!+1V5_DDR!C37!1!@\imx6 rex_v1i1\.all_design(sch_1):ins315966@project_worklib.\c1005x5r1e224m_c37.normal\(chips)!C1005X5R1E224M_C37_C0402_220N!!!F297!!!!!!!!!!
S!GND!C37!2!@\imx6 rex_v1i1\.all_design(sch_1):ins315966@project_worklib.\c1005x5r1e224m_c37.normal\(chips)!C1005X5R1E224M_C37_C0402_220N!!!F297!!!!!!!!!!
S!+1V5_DDR!C38!1!@\imx6 rex_v1i1\.all_design(sch_1):ins313922@project_worklib.\c1005x5r1e224m_c38.normal\(chips)!C1005X5R1E224M_C38_C0402_220N!!!F296!!!!!!!!!!
S!GND!C38!2!@\imx6 rex_v1i1\.all_design(sch_1):ins313922@project_worklib.\c1005x5r1e224m_c38.normal\(chips)!C1005X5R1E224M_C38_C0402_220N!!!F296!!!!!!!!!!
S!+1V5_DDR!C39!1!@\imx6 rex_v1i1\.all_design(sch_1):ins313842@project_worklib.\c1005x5r1e224m_c39.normal\(chips)!C1005X5R1E224M_C39_C0402_220N!!!F295!!!!!!!!!!
S!GND!C39!2!@\imx6 rex_v1i1\.all_design(sch_1):ins313842@project_worklib.\c1005x5r1e224m_c39.normal\(chips)!C1005X5R1E224M_C39_C0402_220N!!!F295!!!!!!!!!!
S!+DDR_VREF!C4!1!@\imx6 rex_v1i1\.all_design(sch_1):ins316672@project_worklib.\c1005x5r1e224m_c4.normal\(chips)!C1005X5R1E224M_C4_C0402_220N!!!F294!!!!!!!!!!
S!GND!C4!2!@\imx6 rex_v1i1\.all_design(sch_1):ins316672@project_worklib.\c1005x5r1e224m_c4.normal\(chips)!C1005X5R1E224M_C4_C0402_220N!!!F294!!!!!!!!!!
S!+1V5_DDR!C40!1!@\imx6 rex_v1i1\.all_design(sch_1):ins314042@project_worklib.\c1005x5r1e224m_c40.normal\(chips)!C1005X5R1E224M_C40_C0402_220N!!!F293!!!!!!!!!!
S!GND!C40!2!@\imx6 rex_v1i1\.all_design(sch_1):ins314042@project_worklib.\c1005x5r1e224m_c40.normal\(chips)!C1005X5R1E224M_C40_C0402_220N!!!F293!!!!!!!!!!
S!+1V5_DDR!C41!1!@\imx6 rex_v1i1\.all_design(sch_1):ins312966@project_worklib.\c1005x5r1e224m_c41.normal\(chips)!C1005X5R1E224M_C41_C0402_220N!!!F292!!!!!!!!!!
S!GND!C41!2!@\imx6 rex_v1i1\.all_design(sch_1):ins312966@project_worklib.\c1005x5r1e224m_c41.normal\(chips)!C1005X5R1E224M_C41_C0402_220N!!!F292!!!!!!!!!!
S!+1V5_DDR!C42!1!@\imx6 rex_v1i1\.all_design(sch_1):ins313982@project_worklib.\c1005x5r1e224m_c42.normal\(chips)!C1005X5R1E224M_C42_C0402_220N!!!F291!!!!!!!!!!
S!GND!C42!2!@\imx6 rex_v1i1\.all_design(sch_1):ins313982@project_worklib.\c1005x5r1e224m_c42.normal\(chips)!C1005X5R1E224M_C42_C0402_220N!!!F291!!!!!!!!!!
S!+1V5_DDR!C43!1!@\imx6 rex_v1i1\.all_design(sch_1):ins312886@project_worklib.\c1005x5r1e224m_c43.normal\(chips)!C1005X5R1E224M_C43_C0402_220N!!!F290!!!!!!!!!!
S!GND!C43!2!@\imx6 rex_v1i1\.all_design(sch_1):ins312886@project_worklib.\c1005x5r1e224m_c43.normal\(chips)!C1005X5R1E224M_C43_C0402_220N!!!F290!!!!!!!!!!
S!+1V5_DDR!C44!1!@\imx6 rex_v1i1\.all_design(sch_1):ins316026@project_worklib.\c1005x5r1e224m_c44.normal\(chips)!C1005X5R1E224M_C44_C0402_220N!!!F289!!!!!!!!!!
S!GND!C44!2!@\imx6 rex_v1i1\.all_design(sch_1):ins316026@project_worklib.\c1005x5r1e224m_c44.normal\(chips)!C1005X5R1E224M_C44_C0402_220N!!!F289!!!!!!!!!!
S!+1V5_DDR!C45!1!@\imx6 rex_v1i1\.all_design(sch_1):ins316712@project_worklib.\c1005x5r1e224m_c45.normal\(chips)!C1005X5R1E224M_C45_C0402_220N!!!F288!!!!!!!!!!
S!GND!C45!2!@\imx6 rex_v1i1\.all_design(sch_1):ins316712@project_worklib.\c1005x5r1e224m_c45.normal\(chips)!C1005X5R1E224M_C45_C0402_220N!!!F288!!!!!!!!!!
S!+1V5_DDR!C46!1!@\imx6 rex_v1i1\.all_design(sch_1):ins315946@project_worklib.\c1005x5r1e224m_c46.normal\(chips)!C1005X5R1E224M_C46_C0402_220N!!!F287!!!!!!!!!!
S!GND!C46!2!@\imx6 rex_v1i1\.all_design(sch_1):ins315946@project_worklib.\c1005x5r1e224m_c46.normal\(chips)!C1005X5R1E224M_C46_C0402_220N!!!F287!!!!!!!!!!
S!+1V5_DDR!C47!1!@\imx6 rex_v1i1\.all_design(sch_1):ins314818@project_worklib.\c1005x5r1e224m_c47.normal\(chips)!C1005X5R1E224M_C47_C0402_220N!!!F286!!!!!!!!!!
S!GND!C47!2!@\imx6 rex_v1i1\.all_design(sch_1):ins314818@project_worklib.\c1005x5r1e224m_c47.normal\(chips)!C1005X5R1E224M_C47_C0402_220N!!!F286!!!!!!!!!!
S!+1V5_DDR!C48!1!@\imx6 rex_v1i1\.all_design(sch_1):ins314182@project_worklib.\c1005x5r1e224m_c48.normal\(chips)!C1005X5R1E224M_C48_C0402_220N!!!F285!!!!!!!!!!
S!GND!C48!2!@\imx6 rex_v1i1\.all_design(sch_1):ins314182@project_worklib.\c1005x5r1e224m_c48.normal\(chips)!C1005X5R1E224M_C48_C0402_220N!!!F285!!!!!!!!!!
S!+1V5_DDR!C49!1!@\imx6 rex_v1i1\.all_design(sch_1):ins313338@project_worklib.\c1005x5r1e224m_c49.normal\(chips)!C1005X5R1E224M_C49_C0402_220N!!!F284!!!!!!!!!!
S!GND!C49!2!@\imx6 rex_v1i1\.all_design(sch_1):ins313338@project_worklib.\c1005x5r1e224m_c49.normal\(chips)!C1005X5R1E224M_C49_C0402_220N!!!F284!!!!!!!!!!
S!+DDR_VREF!C5!1!@\imx6 rex_v1i1\.all_design(sch_1):ins315866@project_worklib.\c1005x5r1e224m_c5.normal\(chips)!C1005X5R1E224M_C5_C0402_220N!!!F283!!!!!!!!!!
S!GND!C5!2!@\imx6 rex_v1i1\.all_design(sch_1):ins315866@project_worklib.\c1005x5r1e224m_c5.normal\(chips)!C1005X5R1E224M_C5_C0402_220N!!!F283!!!!!!!!!!
S!+1V5_DDR!C50!1!@\imx6 rex_v1i1\.all_design(sch_1):ins313126@project_worklib.\c1005x5r1e224m_c50.normal\(chips)!C1005X5R1E224M_C50_C0402_220N!!!F282!!!!!!!!!!
S!GND!C50!2!@\imx6 rex_v1i1\.all_design(sch_1):ins313126@project_worklib.\c1005x5r1e224m_c50.normal\(chips)!C1005X5R1E224M_C50_C0402_220N!!!F282!!!!!!!!!!
S!+1V5_DDR!C51!1!@\imx6 rex_v1i1\.all_design(sch_1):ins314142@project_worklib.\c1005x5r1e224m_c51.normal\(chips)!C1005X5R1E224M_C51_C0402_220N!!!F281!!!!!!!!!!
S!GND!C51!2!@\imx6 rex_v1i1\.all_design(sch_1):ins314142@project_worklib.\c1005x5r1e224m_c51.normal\(chips)!C1005X5R1E224M_C51_C0402_220N!!!F281!!!!!!!!!!
S!+1V5_DDR!C52!1!@\imx6 rex_v1i1\.all_design(sch_1):ins314082@project_worklib.\c1005x5r1e224m_c52.normal\(chips)!C1005X5R1E224M_C52_C0402_220N!!!F280!!!!!!!!!!
S!GND!C52!2!@\imx6 rex_v1i1\.all_design(sch_1):ins314082@project_worklib.\c1005x5r1e224m_c52.normal\(chips)!C1005X5R1E224M_C52_C0402_220N!!!F280!!!!!!!!!!
S!+1V5_DDR!C53!1!@\imx6 rex_v1i1\.all_design(sch_1):ins313106@project_worklib.\c1005x5r1e224m_c53.normal\(chips)!C1005X5R1E224M_C53_C0402_220N!!!F279!!!!!!!!!!
S!GND!C53!2!@\imx6 rex_v1i1\.all_design(sch_1):ins313106@project_worklib.\c1005x5r1e224m_c53.normal\(chips)!C1005X5R1E224M_C53_C0402_220N!!!F279!!!!!!!!!!
S!+1V5_DDR!C54!1!@\imx6 rex_v1i1\.all_design(sch_1):ins316168@project_worklib.\c1005x5r1e224m_c54.normal\(chips)!C1005X5R1E224M_C54_C0402_220N!!!F278!!!!!!!!!!
S!GND!C54!2!@\imx6 rex_v1i1\.all_design(sch_1):ins316168@project_worklib.\c1005x5r1e224m_c54.normal\(chips)!C1005X5R1E224M_C54_C0402_220N!!!F278!!!!!!!!!!
S!+1V5_DDR!C55!1!@\imx6 rex_v1i1\.all_design(sch_1):ins313066@project_worklib.\c1005x5r1e224m_c55.normal\(chips)!C1005X5R1E224M_C55_C0402_220N!!!F277!!!!!!!!!!
S!GND!C55!2!@\imx6 rex_v1i1\.all_design(sch_1):ins313066@project_worklib.\c1005x5r1e224m_c55.normal\(chips)!C1005X5R1E224M_C55_C0402_220N!!!F277!!!!!!!!!!
S!+1V5_DDR!C56!1!@\imx6 rex_v1i1\.all_design(sch_1):ins313962@project_worklib.\c1005x5r1e224m_c56.normal\(chips)!C1005X5R1E224M_C56_C0402_220N!!!F276!!!!!!!!!!
S!GND!C56!2!@\imx6 rex_v1i1\.all_design(sch_1):ins313962@project_worklib.\c1005x5r1e224m_c56.normal\(chips)!C1005X5R1E224M_C56_C0402_220N!!!F276!!!!!!!!!!
S!+1V5_DDR!C57!1!@\imx6 rex_v1i1\.all_design(sch_1):ins314798@project_worklib.\c1005x5r1e224m_c57.normal\(chips)!C1005X5R1E224M_C57_C0402_220N!!!F275!!!!!!!!!!
S!GND!C57!2!@\imx6 rex_v1i1\.all_design(sch_1):ins314798@project_worklib.\c1005x5r1e224m_c57.normal\(chips)!C1005X5R1E224M_C57_C0402_220N!!!F275!!!!!!!!!!
S!+1V5_DDR!C58!1!@\imx6 rex_v1i1\.all_design(sch_1):ins316068@project_worklib.\c1005x5r1e224m_c58.normal\(chips)!C1005X5R1E224M_C58_C0402_220N!!!F274!!!!!!!!!!
S!GND!C58!2!@\imx6 rex_v1i1\.all_design(sch_1):ins316068@project_worklib.\c1005x5r1e224m_c58.normal\(chips)!C1005X5R1E224M_C58_C0402_220N!!!F274!!!!!!!!!!
S!+1V5_DDR!C59!1!@\imx6 rex_v1i1\.all_design(sch_1):ins313226@project_worklib.\c1005x5r1e224m_c59.normal\(chips)!C1005X5R1E224M_C59_C0402_220N!!!F273!!!!!!!!!!
S!GND!C59!2!@\imx6 rex_v1i1\.all_design(sch_1):ins313226@project_worklib.\c1005x5r1e224m_c59.normal\(chips)!C1005X5R1E224M_C59_C0402_220N!!!F273!!!!!!!!!!
S!+DDR_VREF!C6!1!@\imx6 rex_v1i1\.all_design(sch_1):ins312926@project_worklib.\c1005x5r1e224m_c6.normal\(chips)!C1005X5R1E224M_C6_C0402_220N!!!F272!!!!!!!!!!
S!GND!C6!2!@\imx6 rex_v1i1\.all_design(sch_1):ins312926@project_worklib.\c1005x5r1e224m_c6.normal\(chips)!C1005X5R1E224M_C6_C0402_220N!!!F272!!!!!!!!!!
S!+1V5_DDR!C60!1!@\imx6 rex_v1i1\.all_design(sch_1):ins313882@project_worklib.\c1005x5r1e224m_c60.normal\(chips)!C1005X5R1E224M_C60_C0402_220N!!!F271!!!!!!!!!!
S!GND!C60!2!@\imx6 rex_v1i1\.all_design(sch_1):ins313882@project_worklib.\c1005x5r1e224m_c60.normal\(chips)!C1005X5R1E224M_C60_C0402_220N!!!F271!!!!!!!!!!
S!+PCIE_VP!C61!1!@\imx6 rex_v1i1\.all_design(sch_1):ins318853@project_worklib.\c1005x5r1e224m_c61.normal\(chips)!C1005X5R1E224M_C61_C0402_220N!!!F270!!!!!!!!!!
S!GND!C61!2!@\imx6 rex_v1i1\.all_design(sch_1):ins318853@project_worklib.\c1005x5r1e224m_c61.normal\(chips)!C1005X5R1E224M_C61_C0402_220N!!!F270!!!!!!!!!!
S!+PCIE_VPTX!C62!1!@\imx6 rex_v1i1\.all_design(sch_1):ins318953@project_worklib.\c1005x5r1e224m_c62.normal\(chips)!C1005X5R1E224M_C62_C0402_220N!!!F269!!!!!!!!!!
S!GND!C62!2!@\imx6 rex_v1i1\.all_design(sch_1):ins318953@project_worklib.\c1005x5r1e224m_c62.normal\(chips)!C1005X5R1E224M_C62_C0402_220N!!!F269!!!!!!!!!!
S!PCIE_C_TX_N!C63!1!@\imx6 rex_v1i1\.all_design(sch_1):ins319039@project_worklib.\c1005x5r1h104k_c63.normal\(chips)!C1005X5R1H104K_C63_C0402_100N!!!F268!!!!!!!!!!
S!PCIE_TX_N!C63!2!@\imx6 rex_v1i1\.all_design(sch_1):ins319039@project_worklib.\c1005x5r1h104k_c63.normal\(chips)!C1005X5R1H104K_C63_C0402_100N!!!F268!!!!!!!!!!
S!+PCIE_VPH!C64!1!@\imx6 rex_v1i1\.all_design(sch_1):ins318997@project_worklib.\c1005x5r1e224m_c64.normal\(chips)!C1005X5R1E224M_C64_C0402_220N!!!F267!!!!!!!!!!
S!GND!C64!2!@\imx6 rex_v1i1\.all_design(sch_1):ins318997@project_worklib.\c1005x5r1e224m_c64.normal\(chips)!C1005X5R1E224M_C64_C0402_220N!!!F267!!!!!!!!!!
S!PCIE_C_TX_P!C65!1!@\imx6 rex_v1i1\.all_design(sch_1):ins318599@project_worklib.\c1005x5r1h104k_c65.normal\(chips)!C1005X5R1H104K_C65_C0402_100N!!!F266!!!!!!!!!!
S!PCIE_TX_P!C65!2!@\imx6 rex_v1i1\.all_design(sch_1):ins318599@project_worklib.\c1005x5r1h104k_c65.normal\(chips)!C1005X5R1H104K_C65_C0402_100N!!!F266!!!!!!!!!!
S!CLK1_C_N!C66!1!@\imx6 rex_v1i1\.all_design(sch_1):ins319169@project_worklib.\c1005x5r1h104k_c66.normal\(chips)!C1005X5R1H104K_C66_C0402_100N!!!F265!!!!!!!!!!
S!CLK1_N!C66!2!@\imx6 rex_v1i1\.all_design(sch_1):ins319169@project_worklib.\c1005x5r1h104k_c66.normal\(chips)!C1005X5R1H104K_C66_C0402_100N!!!F265!!!!!!!!!!
S!CLK1_C_P!C67!1!@\imx6 rex_v1i1\.all_design(sch_1):ins319105@project_worklib.\c1005x5r1h104k_c67.normal\(chips)!C1005X5R1H104K_C67_C0402_100N!!!F264!!!!!!!!!!
S!CLK1_P!C67!2!@\imx6 rex_v1i1\.all_design(sch_1):ins319105@project_worklib.\c1005x5r1h104k_c67.normal\(chips)!C1005X5R1H104K_C67_C0402_100N!!!F264!!!!!!!!!!
S!+SATA_VP!C68!1!@\imx6 rex_v1i1\.all_design(sch_1):ins318727@project_worklib.\c1005x5r1e224m_c68.normal\(chips)!C1005X5R1E224M_C68_C0402_220N!!!F263!!!!!!!!!!
S!GND!C68!2!@\imx6 rex_v1i1\.all_design(sch_1):ins318727@project_worklib.\c1005x5r1e224m_c68.normal\(chips)!C1005X5R1E224M_C68_C0402_220N!!!F263!!!!!!!!!!
S!SATA_C_RX_N!C69!1!@\imx6 rex_v1i1\.all_design(sch_1):ins318931@project_worklib.\c1005x7r1c103k_c69.normal\(chips)!C1005X7R1C103K_C69_C0402_10N!!!F262!!!!!!!!!!
S!SATA_RX_N!C69!2!@\imx6 rex_v1i1\.all_design(sch_1):ins318931@project_worklib.\c1005x7r1c103k_c69.normal\(chips)!C1005X7R1C103K_C69_C0402_10N!!!F262!!!!!!!!!!
S!+DDR_VREF!C7!1!@\imx6 rex_v1i1\.all_design(sch_1):ins313006@project_worklib.\c1005x5r1h104k_c7.normal\(chips)!C1005X5R1H104K_C7_C0402_100N!!!F261!!!!!!!!!!
S!GND!C7!2!@\imx6 rex_v1i1\.all_design(sch_1):ins313006@project_worklib.\c1005x5r1h104k_c7.normal\(chips)!C1005X5R1H104K_C7_C0402_100N!!!F261!!!!!!!!!!
S!SATA_C_RX_P!C70!1!@\imx6 rex_v1i1\.all_design(sch_1):ins318831@project_worklib.\c1005x7r1c103k_c70.normal\(chips)!C1005X7R1C103K_C70_C0402_10N!!!F260!!!!!!!!!!
S!SATA_RX_P!C70!2!@\imx6 rex_v1i1\.all_design(sch_1):ins318831@project_worklib.\c1005x7r1c103k_c70.normal\(chips)!C1005X7R1C103K_C70_C0402_10N!!!F260!!!!!!!!!!
S!SATA_C_TX_N!C71!1!@\imx6 rex_v1i1\.all_design(sch_1):ins318975@project_worklib.\c1005x7r1c103k_c71.normal\(chips)!C1005X7R1C103K_C71_C0402_10N!!!F259!!!!!!!!!!
S!SATA_TX_N!C71!2!@\imx6 rex_v1i1\.all_design(sch_1):ins318975@project_worklib.\c1005x7r1c103k_c71.normal\(chips)!C1005X7R1C103K_C71_C0402_10N!!!F259!!!!!!!!!!
S!SATA_C_TX_P!C72!1!@\imx6 rex_v1i1\.all_design(sch_1):ins319017@project_worklib.\c1005x7r1c103k_c72.normal\(chips)!C1005X7R1C103K_C72_C0402_10N!!!F258!!!!!!!!!!
S!SATA_TX_P!C72!2!@\imx6 rex_v1i1\.all_design(sch_1):ins319017@project_worklib.\c1005x7r1c103k_c72.normal\(chips)!C1005X7R1C103K_C72_C0402_10N!!!F258!!!!!!!!!!
S!+SATA_VPH!C73!1!@\imx6 rex_v1i1\.all_design(sch_1):ins318809@project_worklib.\c1005x5r1e224m_c73.normal\(chips)!C1005X5R1E224M_C73_C0402_220N!!!F257!!!!!!!!!!
S!GND!C73!2!@\imx6 rex_v1i1\.all_design(sch_1):ins318809@project_worklib.\c1005x5r1e224m_c73.normal\(chips)!C1005X5R1E224M_C73_C0402_220N!!!F257!!!!!!!!!!
S!GND!C74!1!@\imx6 rex_v1i1\.all_design(sch_1):ins320227@project_worklib.\c1005x5r1h104k_c74.normal\(chips)!C1005X5R1H104K_C74_C0402_100N!!!F256!!!!!!!!!!
S!HDMI_HPD!C74!2!@\imx6 rex_v1i1\.all_design(sch_1):ins320227@project_worklib.\c1005x5r1h104k_c74.normal\(chips)!C1005X5R1H104K_C74_C0402_100N!!!F256!!!!!!!!!!
S!+HDMI_VP!C75!1!@\imx6 rex_v1i1\.all_design(sch_1):ins320357@project_worklib.\c1005x5r1e224m_c75.normal\(chips)!C1005X5R1E224M_C75_C0402_220N!!!F255!!!!!!!!!!
S!GND!C75!2!@\imx6 rex_v1i1\.all_design(sch_1):ins320357@project_worklib.\c1005x5r1e224m_c75.normal\(chips)!C1005X5R1E224M_C75_C0402_220N!!!F255!!!!!!!!!!
S!+HDMI_VPH!C76!1!@\imx6 rex_v1i1\.all_design(sch_1):ins320047@project_worklib.\c1005x5r1e224m_c76.normal\(chips)!C1005X5R1E224M_C76_C0402_220N!!!F254!!!!!!!!!!
S!GND!C76!2!@\imx6 rex_v1i1\.all_design(sch_1):ins320047@project_worklib.\c1005x5r1e224m_c76.normal\(chips)!C1005X5R1E224M_C76_C0402_220N!!!F254!!!!!!!!!!
S!+LVDS_2V5!C77!1!@\imx6 rex_v1i1\.all_design(sch_1):ins320423@project_worklib.\c1005x5r1e224m_c77.normal\(chips)!C1005X5R1E224M_C77_C0402_220N!!!F253!!!!!!!!!!
S!GND!C77!2!@\imx6 rex_v1i1\.all_design(sch_1):ins320423@project_worklib.\c1005x5r1e224m_c77.normal\(chips)!C1005X5R1E224M_C77_C0402_220N!!!F253!!!!!!!!!!
S!+1V1_VDDSOC_CAP!C78!1!@\imx6 rex_v1i1\.all_design(sch_1):ins319127@project_worklib.\c1005x5r1a475m_c78.normal\(chips)!C1005X5R1A475M_C78_C0402_4U7!!!F252!!!!!!!!!!
S!GND!C78!2!@\imx6 rex_v1i1\.all_design(sch_1):ins319127@project_worklib.\c1005x5r1a475m_c78.normal\(chips)!C1005X5R1A475M_C78_C0402_4U7!!!F252!!!!!!!!!!
S!+5V_USB_VBUS!C79!1!@\imx6 rex_v1i1\.all_design(sch_1):ins321324@project_worklib.\c1005x5r1e224m_c79.normal\(chips)!C1005X5R1E224M_C79_C0402_220N!!!F251!!!!!!!!!!
S!GND!C79!2!@\imx6 rex_v1i1\.all_design(sch_1):ins321324@project_worklib.\c1005x5r1e224m_c79.normal\(chips)!C1005X5R1E224M_C79_C0402_220N!!!F251!!!!!!!!!!
S!+DDR_VREF!C8!1!@\imx6 rex_v1i1\.all_design(sch_1):ins314778@project_worklib.\c1005x5r1e224m_c8.normal\(chips)!C1005X5R1E224M_C8_C0402_220N!!!F250!!!!!!!!!!
S!GND!C8!2!@\imx6 rex_v1i1\.all_design(sch_1):ins314778@project_worklib.\c1005x5r1e224m_c8.normal\(chips)!C1005X5R1E224M_C8_C0402_220N!!!F250!!!!!!!!!!
S!+VDDUSB!C80!1!@\imx6 rex_v1i1\.all_design(sch_1):ins321402@project_worklib.\c1608x5r0j106m_c80.normal\(chips)!C1608X5R0J106M_C80_C0603_10U!!!F249!!!!!!!!!!
S!GND!C80!2!@\imx6 rex_v1i1\.all_design(sch_1):ins321402@project_worklib.\c1608x5r0j106m_c80.normal\(chips)!C1608X5R0J106M_C80_C0603_10U!!!F249!!!!!!!!!!
S!+VDDUSB!C81!1!@\imx6 rex_v1i1\.all_design(sch_1):ins321346@project_worklib.\c1005x5r1e224m_c81.normal\(chips)!C1005X5R1E224M_C81_C0402_220N!!!F248!!!!!!!!!!
S!GND!C81!2!@\imx6 rex_v1i1\.all_design(sch_1):ins321346@project_worklib.\c1005x5r1e224m_c81.normal\(chips)!C1005X5R1E224M_C81_C0402_220N!!!F248!!!!!!!!!!
S!+5V_USB_VBUS!C82!1!@\imx6 rex_v1i1\.all_design(sch_1):ins321302@project_worklib.\c1005x5r1e224m_c82.normal\(chips)!C1005X5R1E224M_C82_C0402_220N!!!F247!!!!!!!!!!
S!GND!C82!2!@\imx6 rex_v1i1\.all_design(sch_1):ins321302@project_worklib.\c1005x5r1e224m_c82.normal\(chips)!C1005X5R1E224M_C82_C0402_220N!!!F247!!!!!!!!!!
S!CPU_XTALI!C83!1!@\imx6 rex_v1i1\.all_design(sch_1):ins324132@project_worklib.\c1005c0g1h180j_c83.normal\(chips)!C1005C0G1H180J_C83_C0402_18P!!!F246!!!!!!!!!!
S!GND!C83!2!@\imx6 rex_v1i1\.all_design(sch_1):ins324132@project_worklib.\c1005c0g1h180j_c83.normal\(chips)!C1005C0G1H180J_C83_C0402_18P!!!F246!!!!!!!!!!
S!CPU_XTALO!C84!1!@\imx6 rex_v1i1\.all_design(sch_1):ins324566@project_worklib.\c1005c0g1h180j_c84.normal\(chips)!C1005C0G1H180J_C84_C0402_18P!!!F245!!!!!!!!!!
S!GND!C84!2!@\imx6 rex_v1i1\.all_design(sch_1):ins324566@project_worklib.\c1005c0g1h180j_c84.normal\(chips)!C1005C0G1H180J_C84_C0402_18P!!!F245!!!!!!!!!!
S!RTC_XTALI!C85!1!@\imx6 rex_v1i1\.all_design(sch_1):ins324260@project_worklib.\c1005c0g1h180j_c85.normal\(chips)!C1005C0G1H180J_C85_C0402_18P!!!F244!!!!!!!!!!
S!GND!C85!2!@\imx6 rex_v1i1\.all_design(sch_1):ins324260@project_worklib.\c1005c0g1h180j_c85.normal\(chips)!C1005C0G1H180J_C85_C0402_18P!!!F244!!!!!!!!!!
S!RTC_XTALO!C86!1!@\imx6 rex_v1i1\.all_design(sch_1):ins324654@project_worklib.\c1005c0g1h180j_c86.normal\(chips)!C1005C0G1H180J_C86_C0402_18P!!!F243!!!!!!!!!!
S!GND!C86!2!@\imx6 rex_v1i1\.all_design(sch_1):ins324654@project_worklib.\c1005c0g1h180j_c86.normal\(chips)!C1005C0G1H180J_C86_C0402_18P!!!F243!!!!!!!!!!
S!+3V0_ALWAYS!C87!1!@\imx6 rex_v1i1\.all_design(sch_1):ins324048@project_worklib.\c1005x5r1h104k_c87.normal\(chips)!C1005X5R1H104K_C87_C0402_100N!!!F242!!!!!!!!!!
S!GND!C87!2!@\imx6 rex_v1i1\.all_design(sch_1):ins324048@project_worklib.\c1005x5r1h104k_c87.normal\(chips)!C1005X5R1H104K_C87_C0402_100N!!!F242!!!!!!!!!!
S!N323644!C88!1!@\imx6 rex_v1i1\.all_design(sch_1):ins324522@project_worklib.\c1005x5r1h104k_c88.normal\(chips)!C1005X5R1H104K_C88_C0402_100N!!!F241!!!!!!!!!!
S!GND!C88!2!@\imx6 rex_v1i1\.all_design(sch_1):ins324522@project_worklib.\c1005x5r1h104k_c88.normal\(chips)!C1005X5R1H104K_C88_C0402_100N!!!F241!!!!!!!!!!
S!+3V3!C89!1!@\imx6 rex_v1i1\.all_design(sch_1):ins324282@project_worklib.\c1005x5r1h104k_c89.normal\(chips)!C1005X5R1H104K_C89_C0402_100N!!!F240!!!!!!!!!!
S!GND!C89!2!@\imx6 rex_v1i1\.all_design(sch_1):ins324282@project_worklib.\c1005x5r1h104k_c89.normal\(chips)!C1005X5R1H104K_C89_C0402_100N!!!F240!!!!!!!!!!
S!+DDR_VREF!C9!1!@\imx6 rex_v1i1\.all_design(sch_1):ins316652@project_worklib.\c1005x5r1e224m_c9.normal\(chips)!C1005X5R1E224M_C9_C0402_220N!!!F239!!!!!!!!!!
S!GND!C9!2!@\imx6 rex_v1i1\.all_design(sch_1):ins316652@project_worklib.\c1005x5r1e224m_c9.normal\(chips)!C1005X5R1E224M_C9_C0402_220N!!!F239!!!!!!!!!!
S!+1V375!C90!1!@\imx6 rex_v1i1\.all_design(sch_1):ins328488@project_worklib.\c1005x5r1e224m_c90.normal\(chips)!C1005X5R1E224M_C90_C0402_220N!!!F238!!!!!!!!!!
S!GND!C90!2!@\imx6 rex_v1i1\.all_design(sch_1):ins328488@project_worklib.\c1005x5r1e224m_c90.normal\(chips)!C1005X5R1E224M_C90_C0402_220N!!!F238!!!!!!!!!!
S!+1V375!C91!1!@\imx6 rex_v1i1\.all_design(sch_1):ins327608@project_worklib.\c1005x5r1e224m_c91.normal\(chips)!C1005X5R1E224M_C91_C0402_220N!!!F237!!!!!!!!!!
S!GND!C91!2!@\imx6 rex_v1i1\.all_design(sch_1):ins327608@project_worklib.\c1005x5r1e224m_c91.normal\(chips)!C1005X5R1E224M_C91_C0402_220N!!!F237!!!!!!!!!!
S!+1V375!C92!1!@\imx6 rex_v1i1\.all_design(sch_1):ins329598@project_worklib.\c1005x5r1e224m_c92.normal\(chips)!C1005X5R1E224M_C92_C0402_220N!!!F236!!!!!!!!!!
S!GND!C92!2!@\imx6 rex_v1i1\.all_design(sch_1):ins329598@project_worklib.\c1005x5r1e224m_c92.normal\(chips)!C1005X5R1E224M_C92_C0402_220N!!!F236!!!!!!!!!!
S!+1V375!C93!1!@\imx6 rex_v1i1\.all_design(sch_1):ins327948@project_worklib.\c1005x5r1e224m_c93.normal\(chips)!C1005X5R1E224M_C93_C0402_220N!!!F235!!!!!!!!!!
S!GND!C93!2!@\imx6 rex_v1i1\.all_design(sch_1):ins327948@project_worklib.\c1005x5r1e224m_c93.normal\(chips)!C1005X5R1E224M_C93_C0402_220N!!!F235!!!!!!!!!!
S!+1V375!C94!1!@\imx6 rex_v1i1\.all_design(sch_1):ins327434@project_worklib.\c1005x5r1e224m_c94.normal\(chips)!C1005X5R1E224M_C94_C0402_220N!!!F234!!!!!!!!!!
S!GND!C94!2!@\imx6 rex_v1i1\.all_design(sch_1):ins327434@project_worklib.\c1005x5r1e224m_c94.normal\(chips)!C1005X5R1E224M_C94_C0402_220N!!!F234!!!!!!!!!!
S!+1V375!C95!1!@\imx6 rex_v1i1\.all_design(sch_1):ins328402@project_worklib.\c1005x5r1e224m_c95.normal\(chips)!C1005X5R1E224M_C95_C0402_220N!!!F233!!!!!!!!!!
S!GND!C95!2!@\imx6 rex_v1i1\.all_design(sch_1):ins328402@project_worklib.\c1005x5r1e224m_c95.normal\(chips)!C1005X5R1E224M_C95_C0402_220N!!!F233!!!!!!!!!!
S!+1V2_VDD_ARM_CAP!C97!1!@\imx6 rex_v1i1\.all_design(sch_1):ins327478@project_worklib.\c1005x5r1e224m_c97.normal\(chips)!C1005X5R1E224M_C97_C0402_220N!!!F232!!!!!!!!!!
S!GND!C97!2!@\imx6 rex_v1i1\.all_design(sch_1):ins327478@project_worklib.\c1005x5r1e224m_c97.normal\(chips)!C1005X5R1E224M_C97_C0402_220N!!!F232!!!!!!!!!!
S!+1V2_VDD_ARM_CAP!C98!1!@\imx6 rex_v1i1\.all_design(sch_1):ins329578@project_worklib.\c1005x5r1e224m_c98.normal\(chips)!C1005X5R1E224M_C98_C0402_220N!!!F231!!!!!!!!!!
S!GND!C98!2!@\imx6 rex_v1i1\.all_design(sch_1):ins329578@project_worklib.\c1005x5r1e224m_c98.normal\(chips)!C1005X5R1E224M_C98_C0402_220N!!!F231!!!!!!!!!!
S!+1V2_VDD_ARM_CAP!C99!1!@\imx6 rex_v1i1\.all_design(sch_1):ins328294@project_worklib.\c1005x5r1e224m_c99.normal\(chips)!C1005X5R1E224M_C99_C0402_220N!!!F230!!!!!!!!!!
S!GND!C99!2!@\imx6 rex_v1i1\.all_design(sch_1):ins328294@project_worklib.\c1005x5r1e224m_c99.normal\(chips)!C1005X5R1E224M_C99_C0402_220N!!!F230!!!!!!!!!!
S!RGMII_RSTN!D1!2!@\imx6 rex_v1i1\.all_design(sch_1):ins324330@project_worklib.\rb751v-40-tp_d1.normal\(chips)!RB751V-40-TP_D1_SOD323_RB751V-40-TP!!!F229!!!!!!!!!!
S!POR_BN!D1!1!@\imx6 rex_v1i1\.all_design(sch_1):ins324330@project_worklib.\rb751v-40-tp_d1.normal\(chips)!RB751V-40-TP_D1_SOD323_RB751V-40-TP!!!F229!!!!!!!!!!
S!N3348980!D2!2!@\imx6 rex_v1i1\.all_design(sch_1):ins334910@project_worklib.\lg l29k-g2j1-24-z_d2.normal\(chips)!LG L29K-G2J1-24-Z_D2_LED_0603_GREEN!!!F228!!!!!!!!!!
S!N3348040!D2!1!@\imx6 rex_v1i1\.all_design(sch_1):ins334910@project_worklib.\lg l29k-g2j1-24-z_d2.normal\(chips)!LG L29K-G2J1-24-Z_D2_LED_0603_GREEN!!!F228!!!!!!!!!!
S!N3347580!D3!2!@\imx6 rex_v1i1\.all_design(sch_1):ins334748@project_worklib.\lo l29k-h2k1-24-z_d3.normal\(chips)!LO L29K-H2K1-24-Z_D3_LED_0603_ORANGE!!!F227!!!!!!!!!!
S!N3347581!D3!1!@\imx6 rex_v1i1\.all_design(sch_1):ins334748@project_worklib.\lo l29k-h2k1-24-z_d3.normal\(chips)!LO L29K-H2K1-24-Z_D3_LED_0603_ORANGE!!!F227!!!!!!!!!!
S!+1V1_VDDSOC_CAP!FB1!1!@\imx6 rex_v1i1\.all_design(sch_1):ins318683@project_worklib.\blm18sg221tn1d_fb1.normal\(chips)!BLM18SG221TN1D_FB1_C0603_220R, 2.5A!!!F226!!!!!!!!!!
S!+PCIE_VPTX!FB1!2!@\imx6 rex_v1i1\.all_design(sch_1):ins318683@project_worklib.\blm18sg221tn1d_fb1.normal\(chips)!BLM18SG221TN1D_FB1_C0603_220R, 2.5A!!!F226!!!!!!!!!!
S!+1V375_VDDSOC_IN!FB2!1!@\imx6 rex_v1i1\.all_design(sch_1):ins327220@project_worklib.\blm18sg221tn1d_fb2.normal\(chips)!BLM18SG221TN1D_FB2_C0603_220R, 2.5A!!!F225!!!!!!!!!!
S!+1V375!FB2!2!@\imx6 rex_v1i1\.all_design(sch_1):ins327220@project_worklib.\blm18sg221tn1d_fb2.normal\(chips)!BLM18SG221TN1D_FB2_C0603_220R, 2.5A!!!F225!!!!!!!!!!
S!+1V2_ETH!FB3!1!@\imx6 rex_v1i1\.all_design(sch_1):ins332979@project_worklib.\blm18kg101tn1d_fb3.normal\(chips)!BLM18KG101TN1D_FB3_C0603_BLM18KG101TN1D!!!F224!!!!!!!!!!
S!+1V2_ETH_DVDDL!FB3!2!@\imx6 rex_v1i1\.all_design(sch_1):ins332979@project_worklib.\blm18kg101tn1d_fb3.normal\(chips)!BLM18KG101TN1D_FB3_C0603_BLM18KG101TN1D!!!F224!!!!!!!!!!
S!+1V2_ETH!FB4!1!@\imx6 rex_v1i1\.all_design(sch_1):ins333465@project_worklib.\blm18kg101tn1d_fb4.normal\(chips)!BLM18KG101TN1D_FB4_C0603_BLM18KG101TN1D!!!F223!!!!!!!!!!
S!+1V2_ETH_AVDDL!FB4!2!@\imx6 rex_v1i1\.all_design(sch_1):ins333465@project_worklib.\blm18kg101tn1d_fb4.normal\(chips)!BLM18KG101TN1D_FB4_C0603_BLM18KG101TN1D!!!F223!!!!!!!!!!
S!+1V2_ETH!FB5!1!@\imx6 rex_v1i1\.all_design(sch_1):ins332715@project_worklib.\blm15ax601sn1d_fb5.normal\(chips)!BLM15AX601SN1D_FB5_C0402_BLM15AX601SN1D!!!F222!!!!!!!!!!
S!+1V2_ETH_AVDDL_PLL!FB5!2!@\imx6 rex_v1i1\.all_design(sch_1):ins332715@project_worklib.\blm15ax601sn1d_fb5.normal\(chips)!BLM15AX601SN1D_FB5_C0402_BLM15AX601SN1D!!!F222!!!!!!!!!!
S!+2V5!FB6!1!@\imx6 rex_v1i1\.all_design(sch_1):ins332135@project_worklib.\blm18kg101tn1d_fb6.normal\(chips)!BLM18KG101TN1D_FB6_C0603_BLM18KG101TN1D!!!F221!!!!!!!!!!
S!+2V5_ETH_DVDDH!FB6!2!@\imx6 rex_v1i1\.all_design(sch_1):ins332135@project_worklib.\blm18kg101tn1d_fb6.normal\(chips)!BLM18KG101TN1D_FB6_C0603_BLM18KG101TN1D!!!F221!!!!!!!!!!
S!+3V3!FB7!1!@\imx6 rex_v1i1\.all_design(sch_1):ins332399@project_worklib.\blm18kg101tn1d_fb7.normal\(chips)!BLM18KG101TN1D_FB7_C0603_BLM18KG101TN1D!!!F220!!!!!!!!!!
S!+3V3_ETH_AVDDH!FB7!2!@\imx6 rex_v1i1\.all_design(sch_1):ins332399@project_worklib.\blm18kg101tn1d_fb7.normal\(chips)!BLM18KG101TN1D_FB7_C0603_BLM18KG101TN1D!!!F220!!!!!!!!!!
S!+1V2_ETH!FB8!1!@\imx6 rex_v1i1\.all_design(sch_1):ins332531@project_worklib.\blm18sg221tn1d_fb8.normal\(chips)!BLM18SG221TN1D_FB8_C0603_220R, 2.5A!!!F219!!!!!!!!!!
S!+1V375!FB8!2!@\imx6 rex_v1i1\.all_design(sch_1):ins332531@project_worklib.\blm18sg221tn1d_fb8.normal\(chips)!BLM18SG221TN1D_FB8_C0603_220R, 2.5A!!!F219!!!!!!!!!!
S!PHASE2_1V375!L2!1!@\imx6 rex_v1i1\.all_design(sch_1):ins335829@orcad_library.\ihlp2525czer3r3m01.normal\(chips)!IHLP2525CZER3R3M01_IHLP_255MILX270MIL_3U3!!!F216!!!!!!!!!!
S!+1V375!L2!2!@\imx6 rex_v1i1\.all_design(sch_1):ins335829@orcad_library.\ihlp2525czer3r3m01.normal\(chips)!IHLP2525CZER3R3M01_IHLP_255MILX270MIL_3U3!!!F216!!!!!!!!!!
S!+2V5!L4!1!@\imx6 rex_v1i1\.all_design(sch_1):ins338946@orcad_library.\ihlp2525czer3r3m01.normal\(chips)!IHLP2525CZER3R3M01_IHLP_255MILX270MIL_3U3!!!F215!!!!!!!!!!
S!PHASE1_2V5!L4!2!@\imx6 rex_v1i1\.all_design(sch_1):ins338946@orcad_library.\ihlp2525czer3r3m01.normal\(chips)!IHLP2525CZER3R3M01_IHLP_255MILX270MIL_3U3!!!F215!!!!!!!!!!
S!PHASE2_1V5!L5!1!@\imx6 rex_v1i1\.all_design(sch_1):ins338266@orcad_library.\ihlp2525czer3r3m01.normal\(chips)!IHLP2525CZER3R3M01_IHLP_255MILX270MIL_3U3!!!F214!!!!!!!!!!
S!+1V5_DDR!L5!2!@\imx6 rex_v1i1\.all_design(sch_1):ins338266@orcad_library.\ihlp2525czer3r3m01.normal\(chips)!IHLP2525CZER3R3M01_IHLP_255MILX270MIL_3U3!!!F214!!!!!!!!!!
S!SW_3V0_SNVS!L3!1!@\imx6 rex_v1i1\.all_design(sch_1):ins336731@project_worklib.\vlcf4020t-100mr85_l3.normal\(chips)!VLCF4020T-100MR85_L3_VLCF4020_VLCF4020T-100MR85!!!F213!!!!!!!!!!
S!+3V0_ALWAYS!L3!2!@\imx6 rex_v1i1\.all_design(sch_1):ins336731@project_worklib.\vlcf4020t-100mr85_l3.normal\(chips)!VLCF4020T-100MR85_L3_VLCF4020_VLCF4020T-100MR85!!!F213!!!!!!!!!!
S!N01413!L6!1!@\imx6 rex_v1i1\.all_design(sch_1):ins336431@orcad_library.\ihlp2525czer4r7m01.normal\(chips)!IHLP2525CZER4R7M01_IHLP_255MILX270MIL_4U7!!!F212!!!!!!!!!!
S!PHASE1_3V3!L6!2!@\imx6 rex_v1i1\.all_design(sch_1):ins336431@orcad_library.\ihlp2525czer4r7m01.normal\(chips)!IHLP2525CZER4R7M01_IHLP_255MILX270MIL_4U7!!!F212!!!!!!!!!!
S!GND!MH1!1!@\imx6 rex_v1i1\.all_design(sch_1):ins339850@orcad_library.\mh_5mmc_2.2mmd.normal\(chips)!MH_5MMC_2.2MMD_MH_5MMD_2_2MMD_MH_5MMC_2.2MMD!!!F211!!!!!!!!!!
S!GND!MH2!1!@\imx6 rex_v1i1\.all_design(sch_1):ins339864@orcad_library.\mh_5mmc_2.2mmd.normal\(chips)!MH_5MMC_2.2MMD_MH_5MMD_2_2MMD_MH_5MMC_2.2MMD!!!F210!!!!!!!!!!
S!GND!MH3!1!@\imx6 rex_v1i1\.all_design(sch_1):ins339878@orcad_library.\mh_5mmc_2.2mmd.normal\(chips)!MH_5MMC_2.2MMD_MH_5MMD_2_2MMD_MH_5MMC_2.2MMD!!!F209!!!!!!!!!!
S!GND!MH4!1!@\imx6 rex_v1i1\.all_design(sch_1):ins339892@orcad_library.\mh_5mmc_2.2mmd.normal\(chips)!MH_5MMC_2.2MMD_MH_5MMD_2_2MMD_MH_5MMC_2.2MMD!!!F208!!!!!!!!!!
S!N3348040!Q1!3!@\imx6 rex_v1i1\.all_design(sch_1):ins334792@project_worklib.\2n7002bkw,115_q1.normal\(chips)!2N7002BKW,115_Q1_SC70_SOT323_2N7002BKW,115!!!F207!!!!!!!!!!
S!POK_3V3!Q1!1!@\imx6 rex_v1i1\.all_design(sch_1):ins334792@project_worklib.\2n7002bkw,115_q1.normal\(chips)!2N7002BKW,115_Q1_SC70_SOT323_2N7002BKW,115!!!F207!!!!!!!!!!
S!GND!Q1!2!@\imx6 rex_v1i1\.all_design(sch_1):ins334792@project_worklib.\2n7002bkw,115_q1.normal\(chips)!2N7002BKW,115_Q1_SC70_SOT323_2N7002BKW,115!!!F207!!!!!!!!!!
S!N3347581!Q2!3!@\imx6 rex_v1i1\.all_design(sch_1):ins334840@project_worklib.\2n7002bkw,115_q2.normal\(chips)!2N7002BKW,115_Q2_SC70_SOT323_2N7002BKW,115!!!F206!!!!!!!!!!
S!USER_LED!Q2!1!@\imx6 rex_v1i1\.all_design(sch_1):ins334840@project_worklib.\2n7002bkw,115_q2.normal\(chips)!2N7002BKW,115_Q2_SC70_SOT323_2N7002BKW,115!!!F206!!!!!!!!!!
S!GND!Q2!2!@\imx6 rex_v1i1\.all_design(sch_1):ins334840@project_worklib.\2n7002bkw,115_q2.normal\(chips)!2N7002BKW,115_Q2_SC70_SOT323_2N7002BKW,115!!!F206!!!!!!!!!!
S!GND!Q3!2!@\imx6 rex_v1i1\.all_design(sch_1):ins336183@project_worklib.\si4816bdy-t1-ge3_q3.normal\(chips)!SI4816BDY-T1-GE3_Q3_8_SOIC_3_9MM_SI4816BDY-T1-GE3!!!F205!!!!!!!!!!
S!GND!Q3!3!@\imx6 rex_v1i1\.all_design(sch_1):ins336183@project_worklib.\si4816bdy-t1-ge3_q3.normal\(chips)!SI4816BDY-T1-GE3_Q3_8_SOIC_3_9MM_SI4816BDY-T1-GE3!!!F205!!!!!!!!!!
S!+VIN!Q3!8!@\imx6 rex_v1i1\.all_design(sch_1):ins336183@project_worklib.\si4816bdy-t1-ge3_q3.normal\(chips)!SI4816BDY-T1-GE3_Q3_8_SOIC_3_9MM_SI4816BDY-T1-GE3!!!F205!!!!!!!!!!
S!PHASE1_3V3!Q3!5!@\imx6 rex_v1i1\.all_design(sch_1):ins336183@project_worklib.\si4816bdy-t1-ge3_q3.normal\(chips)!SI4816BDY-T1-GE3_Q3_8_SOIC_3_9MM_SI4816BDY-T1-GE3!!!F205!!!!!!!!!!
S!PHASE1_3V3!Q3!6!@\imx6 rex_v1i1\.all_design(sch_1):ins336183@project_worklib.\si4816bdy-t1-ge3_q3.normal\(chips)!SI4816BDY-T1-GE3_Q3_8_SOIC_3_9MM_SI4816BDY-T1-GE3!!!F205!!!!!!!!!!
S!PHASE1_3V3!Q3!7!@\imx6 rex_v1i1\.all_design(sch_1):ins336183@project_worklib.\si4816bdy-t1-ge3_q3.normal\(chips)!SI4816BDY-T1-GE3_Q3_8_SOIC_3_9MM_SI4816BDY-T1-GE3!!!F205!!!!!!!!!!
S!UGATE1_3V3!Q3!1!@\imx6 rex_v1i1\.all_design(sch_1):ins336183@project_worklib.\si4816bdy-t1-ge3_q3.normal\(chips)!SI4816BDY-T1-GE3_Q3_8_SOIC_3_9MM_SI4816BDY-T1-GE3!!!F205!!!!!!!!!!
S!LGATE1_3V3!Q3!4!@\imx6 rex_v1i1\.all_design(sch_1):ins336183@project_worklib.\si4816bdy-t1-ge3_q3.normal\(chips)!SI4816BDY-T1-GE3_Q3_8_SOIC_3_9MM_SI4816BDY-T1-GE3!!!F205!!!!!!!!!!
S!GND!Q4!2!@\imx6 rex_v1i1\.all_design(sch_1):ins335785@project_worklib.\si4816bdy-t1-ge3_q4.normal\(chips)!SI4816BDY-T1-GE3_Q4_8_SOIC_3_9MM_SI4816BDY-T1-GE3!!!F204!!!!!!!!!!
S!GND!Q4!3!@\imx6 rex_v1i1\.all_design(sch_1):ins335785@project_worklib.\si4816bdy-t1-ge3_q4.normal\(chips)!SI4816BDY-T1-GE3_Q4_8_SOIC_3_9MM_SI4816BDY-T1-GE3!!!F204!!!!!!!!!!
S!+VIN!Q4!8!@\imx6 rex_v1i1\.all_design(sch_1):ins335785@project_worklib.\si4816bdy-t1-ge3_q4.normal\(chips)!SI4816BDY-T1-GE3_Q4_8_SOIC_3_9MM_SI4816BDY-T1-GE3!!!F204!!!!!!!!!!
S!PHASE2_1V375!Q4!5!@\imx6 rex_v1i1\.all_design(sch_1):ins335785@project_worklib.\si4816bdy-t1-ge3_q4.normal\(chips)!SI4816BDY-T1-GE3_Q4_8_SOIC_3_9MM_SI4816BDY-T1-GE3!!!F204!!!!!!!!!!
S!PHASE2_1V375!Q4!6!@\imx6 rex_v1i1\.all_design(sch_1):ins335785@project_worklib.\si4816bdy-t1-ge3_q4.normal\(chips)!SI4816BDY-T1-GE3_Q4_8_SOIC_3_9MM_SI4816BDY-T1-GE3!!!F204!!!!!!!!!!
S!PHASE2_1V375!Q4!7!@\imx6 rex_v1i1\.all_design(sch_1):ins335785@project_worklib.\si4816bdy-t1-ge3_q4.normal\(chips)!SI4816BDY-T1-GE3_Q4_8_SOIC_3_9MM_SI4816BDY-T1-GE3!!!F204!!!!!!!!!!
S!UGATE2_1V375!Q4!1!@\imx6 rex_v1i1\.all_design(sch_1):ins335785@project_worklib.\si4816bdy-t1-ge3_q4.normal\(chips)!SI4816BDY-T1-GE3_Q4_8_SOIC_3_9MM_SI4816BDY-T1-GE3!!!F204!!!!!!!!!!
S!LGATE2_1V375!Q4!4!@\imx6 rex_v1i1\.all_design(sch_1):ins335785@project_worklib.\si4816bdy-t1-ge3_q4.normal\(chips)!SI4816BDY-T1-GE3_Q4_8_SOIC_3_9MM_SI4816BDY-T1-GE3!!!F204!!!!!!!!!!
S!EN_1V375!Q5!3!@\imx6 rex_v1i1\.all_design(sch_1):ins336453@project_worklib.\2n7002bkw,115_q5.normal\(chips)!2N7002BKW,115_Q5_SC70_SOT323_2N7002BKW,115!!!F203!!!!!!!!!!
S!N335453!Q5!1!@\imx6 rex_v1i1\.all_design(sch_1):ins336453@project_worklib.\2n7002bkw,115_q5.normal\(chips)!2N7002BKW,115_Q5_SC70_SOT323_2N7002BKW,115!!!F203!!!!!!!!!!
S!GND!Q5!2!@\imx6 rex_v1i1\.all_design(sch_1):ins336453@project_worklib.\2n7002bkw,115_q5.normal\(chips)!2N7002BKW,115_Q5_SC70_SOT323_2N7002BKW,115!!!F203!!!!!!!!!!
S!GND!Q6!2!@\imx6 rex_v1i1\.all_design(sch_1):ins339144@project_worklib.\si4816bdy-t1-ge3_q6.normal\(chips)!SI4816BDY-T1-GE3_Q6_8_SOIC_3_9MM_SI4816BDY-T1-GE3!!!F202!!!!!!!!!!
S!GND!Q6!3!@\imx6 rex_v1i1\.all_design(sch_1):ins339144@project_worklib.\si4816bdy-t1-ge3_q6.normal\(chips)!SI4816BDY-T1-GE3_Q6_8_SOIC_3_9MM_SI4816BDY-T1-GE3!!!F202!!!!!!!!!!
S!+VIN!Q6!8!@\imx6 rex_v1i1\.all_design(sch_1):ins339144@project_worklib.\si4816bdy-t1-ge3_q6.normal\(chips)!SI4816BDY-T1-GE3_Q6_8_SOIC_3_9MM_SI4816BDY-T1-GE3!!!F202!!!!!!!!!!
S!PHASE1_2V5!Q6!5!@\imx6 rex_v1i1\.all_design(sch_1):ins339144@project_worklib.\si4816bdy-t1-ge3_q6.normal\(chips)!SI4816BDY-T1-GE3_Q6_8_SOIC_3_9MM_SI4816BDY-T1-GE3!!!F202!!!!!!!!!!
S!PHASE1_2V5!Q6!6!@\imx6 rex_v1i1\.all_design(sch_1):ins339144@project_worklib.\si4816bdy-t1-ge3_q6.normal\(chips)!SI4816BDY-T1-GE3_Q6_8_SOIC_3_9MM_SI4816BDY-T1-GE3!!!F202!!!!!!!!!!
S!PHASE1_2V5!Q6!7!@\imx6 rex_v1i1\.all_design(sch_1):ins339144@project_worklib.\si4816bdy-t1-ge3_q6.normal\(chips)!SI4816BDY-T1-GE3_Q6_8_SOIC_3_9MM_SI4816BDY-T1-GE3!!!F202!!!!!!!!!!
S!UGATE1_2V5!Q6!1!@\imx6 rex_v1i1\.all_design(sch_1):ins339144@project_worklib.\si4816bdy-t1-ge3_q6.normal\(chips)!SI4816BDY-T1-GE3_Q6_8_SOIC_3_9MM_SI4816BDY-T1-GE3!!!F202!!!!!!!!!!
S!LGATE1_2V5!Q6!4!@\imx6 rex_v1i1\.all_design(sch_1):ins339144@project_worklib.\si4816bdy-t1-ge3_q6.normal\(chips)!SI4816BDY-T1-GE3_Q6_8_SOIC_3_9MM_SI4816BDY-T1-GE3!!!F202!!!!!!!!!!
S!GND!Q7!2!@\imx6 rex_v1i1\.all_design(sch_1):ins338830@project_worklib.\si4816bdy-t1-ge3_q7.normal\(chips)!SI4816BDY-T1-GE3_Q7_8_SOIC_3_9MM_SI4816BDY-T1-GE3!!!F201!!!!!!!!!!
S!GND!Q7!3!@\imx6 rex_v1i1\.all_design(sch_1):ins338830@project_worklib.\si4816bdy-t1-ge3_q7.normal\(chips)!SI4816BDY-T1-GE3_Q7_8_SOIC_3_9MM_SI4816BDY-T1-GE3!!!F201!!!!!!!!!!
S!+VIN!Q7!8!@\imx6 rex_v1i1\.all_design(sch_1):ins338830@project_worklib.\si4816bdy-t1-ge3_q7.normal\(chips)!SI4816BDY-T1-GE3_Q7_8_SOIC_3_9MM_SI4816BDY-T1-GE3!!!F201!!!!!!!!!!
S!PHASE2_1V5!Q7!5!@\imx6 rex_v1i1\.all_design(sch_1):ins338830@project_worklib.\si4816bdy-t1-ge3_q7.normal\(chips)!SI4816BDY-T1-GE3_Q7_8_SOIC_3_9MM_SI4816BDY-T1-GE3!!!F201!!!!!!!!!!
S!PHASE2_1V5!Q7!6!@\imx6 rex_v1i1\.all_design(sch_1):ins338830@project_worklib.\si4816bdy-t1-ge3_q7.normal\(chips)!SI4816BDY-T1-GE3_Q7_8_SOIC_3_9MM_SI4816BDY-T1-GE3!!!F201!!!!!!!!!!
S!PHASE2_1V5!Q7!7!@\imx6 rex_v1i1\.all_design(sch_1):ins338830@project_worklib.\si4816bdy-t1-ge3_q7.normal\(chips)!SI4816BDY-T1-GE3_Q7_8_SOIC_3_9MM_SI4816BDY-T1-GE3!!!F201!!!!!!!!!!
S!UGATE2_1V5!Q7!1!@\imx6 rex_v1i1\.all_design(sch_1):ins338830@project_worklib.\si4816bdy-t1-ge3_q7.normal\(chips)!SI4816BDY-T1-GE3_Q7_8_SOIC_3_9MM_SI4816BDY-T1-GE3!!!F201!!!!!!!!!!
S!LGATE2_1V5!Q7!4!@\imx6 rex_v1i1\.all_design(sch_1):ins338830@project_worklib.\si4816bdy-t1-ge3_q7.normal\(chips)!SI4816BDY-T1-GE3_Q7_8_SOIC_3_9MM_SI4816BDY-T1-GE3!!!F201!!!!!!!!!!
S!N335453!Q8!3!@\imx6 rex_v1i1\.all_design(sch_1):ins336901@project_worklib.\2n7002bkw,115_q8.normal\(chips)!2N7002BKW,115_Q8_SC70_SOT323_2N7002BKW,115!!!F200!!!!!!!!!!
S!PMIC_ON_REQ!Q8!1!@\imx6 rex_v1i1\.all_design(sch_1):ins336901@project_worklib.\2n7002bkw,115_q8.normal\(chips)!2N7002BKW,115_Q8_SC70_SOT323_2N7002BKW,115!!!F200!!!!!!!!!!
S!GND!Q8!2!@\imx6 rex_v1i1\.all_design(sch_1):ins336901@project_worklib.\2n7002bkw,115_q8.normal\(chips)!2N7002BKW,115_Q8_SC70_SOT323_2N7002BKW,115!!!F200!!!!!!!!!!
S!BOOT_MODE0!Q9!3!@\imx6 rex_v1i1\.all_design(sch_1):ins324434@project_worklib.\2n7002bkw,115_q9.normal\(chips)!2N7002BKW,115_Q9_SC70_SOT323_2N7002BKW,115!!!F199!!!!!!!!!!
S!BOOT_MODE!Q9!1!@\imx6 rex_v1i1\.all_design(sch_1):ins324434@project_worklib.\2n7002bkw,115_q9.normal\(chips)!2N7002BKW,115_Q9_SC70_SOT323_2N7002BKW,115!!!F199!!!!!!!!!!
S!GND!Q9!2!@\imx6 rex_v1i1\.all_design(sch_1):ins324434@project_worklib.\2n7002bkw,115_q9.normal\(chips)!2N7002BKW,115_Q9_SC70_SOT323_2N7002BKW,115!!!F199!!!!!!!!!!
S!SD3_CMD_R!R1!1!@\imx6 rex_v1i1\.all_design(sch_1):ins321929@project_worklib.\rc0402fr-0722rl_r1.normal\(chips)!RC0402FR-0722RL_R1_R0402_22R!!!F198!!!!!!!!!!
S!SD3_CMD!R1!2!@\imx6 rex_v1i1\.all_design(sch_1):ins321929@project_worklib.\rc0402fr-0722rl_r1.normal\(chips)!RC0402FR-0722RL_R1_R0402_22R!!!F198!!!!!!!!!!
S!ZQPAD!R10!1!@\imx6 rex_v1i1\.all_design(sch_1):ins315302@project_worklib.\rmcf0402ft240r_r10.normal\(chips)!RMCF0402FT240R_R10_R0402_240R!!!F197!!!!!!!!!!
S!GND!R10!2!@\imx6 rex_v1i1\.all_design(sch_1):ins315302@project_worklib.\rmcf0402ft240r_r10.normal\(chips)!RMCF0402FT240R_R10_R0402_240R!!!F197!!!!!!!!!!
S!GND!R101!1!@\imx6 rex_v1i1\.all_design(sch_1):ins333049@project_worklib.\rc0402fr-071kl_r101.normal\(chips)!RC0402FR-071KL_R101_R0402_1K!!!F196!!!!!!!!!!
S!RGMII_R_RXCLK!R101!2!@\imx6 rex_v1i1\.all_design(sch_1):ins333049@project_worklib.\rc0402fr-071kl_r101.normal\(chips)!RC0402FR-071KL_R101_R0402_1K!!!F196!!!!!!!!!!
S!GND!R102!1!@\imx6 rex_v1i1\.all_design(sch_1):ins332443@project_worklib.\rc0402fr-071kl_r102.normal\(chips)!RC0402FR-071KL_R102_R0402_1K!!!F195!!!!!!!!!!
S!LED2!R102!2!@\imx6 rex_v1i1\.all_design(sch_1):ins332443@project_worklib.\rc0402fr-071kl_r102.normal\(chips)!RC0402FR-071KL_R102_R0402_1K!!!F195!!!!!!!!!!
S!+1V1_NVCC_PLL_OUT!R105!1!@\imx6 rex_v1i1\.all_design(sch_1):ins327456@project_worklib.\rc0402jr-070rl_r105.normal\(chips)!RC0402JR-070RL_R105_R0402_0R!!!F194!!!!!!!!!!
S!+1V2_ETH!R105!2!@\imx6 rex_v1i1\.all_design(sch_1):ins327456@project_worklib.\rc0402jr-070rl_r105.normal\(chips)!RC0402JR-070RL_R105_R0402_0R!!!F194!!!!!!!!!!
S!N335493!R106!1!@\imx6 rex_v1i1\.all_design(sch_1):ins336861@project_worklib.\rc0402jr-070rl_r106.normal\(chips)!RC0402JR-070RL_R106_R0402_0R!!!F193!!!!!!!!!!
S!+3V0_ALWAYS!R106!2!@\imx6 rex_v1i1\.all_design(sch_1):ins336861@project_worklib.\rc0402jr-070rl_r106.normal\(chips)!RC0402JR-070RL_R106_R0402_0R!!!F193!!!!!!!!!!
S!POK_3V3!R107!1!@\imx6 rex_v1i1\.all_design(sch_1):ins336251@project_worklib.\rc0402jr-070rl_r107.normal\(chips)!RC0402JR-070RL_R107_R0402_0R!!!F192!!!!!!!!!!
S!POK_3V3_R!R107!2!@\imx6 rex_v1i1\.all_design(sch_1):ins336251@project_worklib.\rc0402jr-070rl_r107.normal\(chips)!RC0402JR-070RL_R107_R0402_0R!!!F192!!!!!!!!!!
S!POK_1V375!R108!1!@\imx6 rex_v1i1\.all_design(sch_1):ins335661@project_worklib.\rc0402jr-070rl_r108.normal\(chips)!RC0402JR-070RL_R108_R0402_0R!!!F191!!!!!!!!!!
S!POK_1V375_R!R108!2!@\imx6 rex_v1i1\.all_design(sch_1):ins335661@project_worklib.\rc0402jr-070rl_r108.normal\(chips)!RC0402JR-070RL_R108_R0402_0R!!!F191!!!!!!!!!!
S!+DDR_VREF!R11!1!@\imx6 rex_v1i1\.all_design(sch_1):ins316692@project_worklib.\rmcf0402ft240r_r11.normal\(chips)!RMCF0402FT240R_R11_R0402_240R!!!F190!!!!!!!!!!
S!+1V5_DDR!R11!2!@\imx6 rex_v1i1\.all_design(sch_1):ins316692@project_worklib.\rmcf0402ft240r_r11.normal\(chips)!RMCF0402FT240R_R11_R0402_240R!!!F190!!!!!!!!!!
S!BOARD_VARIANT_0!R111!1!@\imx6 rex_v1i1\.all_design(sch_1):ins324174@project_worklib.\rmcf0402ft100k_r111.normal\(chips)!RMCF0402FT100K_R111_R0402_100K!!!F189!!!!!!!!!!
S!+3V3!R111!2!@\imx6 rex_v1i1\.all_design(sch_1):ins324174@project_worklib.\rmcf0402ft100k_r111.normal\(chips)!RMCF0402FT100K_R111_R0402_100K!!!F189!!!!!!!!!!
S!CSPI3_CLK_R!R112!1!@\imx6 rex_v1i1\.all_design(sch_1):ins322299@project_worklib.\rc0402fr-0722rl_r112.normal\(chips)!RC0402FR-0722RL_R112_R0402_22R!!!F188!!!!!!!!!!
S!CSPI3_CLK!R112!2!@\imx6 rex_v1i1\.all_design(sch_1):ins322299@project_worklib.\rc0402fr-0722rl_r112.normal\(chips)!RC0402FR-0722RL_R112_R0402_22R!!!F188!!!!!!!!!!
S!N3348980!R113!1!@\imx6 rex_v1i1\.all_design(sch_1):ins334888@project_worklib.\rc0402fr-07220rl_r113.normal\(chips)!RC0402FR-07220RL_R113_R0402_220R!!!F187!!!!!!!!!!
S!+3V3!R113!2!@\imx6 rex_v1i1\.all_design(sch_1):ins334888@project_worklib.\rc0402fr-07220rl_r113.normal\(chips)!RC0402FR-07220RL_R113_R0402_220R!!!F187!!!!!!!!!!
S!N3347580!R114!1!@\imx6 rex_v1i1\.all_design(sch_1):ins334932@project_worklib.\rc0402fr-07220rl_r114.normal\(chips)!RC0402FR-07220RL_R114_R0402_220R!!!F186!!!!!!!!!!
S!+3V3!R114!2!@\imx6 rex_v1i1\.all_design(sch_1):ins334932@project_worklib.\rc0402fr-07220rl_r114.normal\(chips)!RC0402FR-07220RL_R114_R0402_220R!!!F186!!!!!!!!!!
S!+5V_PVCC1!R116!1!@\imx6 rex_v1i1\.all_design(sch_1):ins336009@project_worklib.\rc0402jr-070rl_r116.normal\(chips)!RC0402JR-070RL_R116_R0402_0R!!!F185!!!!!!!!!!
S!+5V_LDO1!R116!2!@\imx6 rex_v1i1\.all_design(sch_1):ins336009@project_worklib.\rc0402jr-070rl_r116.normal\(chips)!RC0402JR-070RL_R116_R0402_0R!!!F185!!!!!!!!!!
S!+VIN!R117!1!@\imx6 rex_v1i1\.all_design(sch_1):ins336949@project_worklib.\rc0402jr-070rl_r117.normal\(chips)!RC0402JR-070RL_R117_R0402_0R!!!F184!!!!!!!!!!
S!+5V_PVCC1!R117!2!@\imx6 rex_v1i1\.all_design(sch_1):ins336949@project_worklib.\rc0402jr-070rl_r117.normal\(chips)!RC0402JR-070RL_R117_R0402_0R!!!F184!!!!!!!!!!
S!N335377!R119!1!@\imx6 rex_v1i1\.all_design(sch_1):ins336971@project_worklib.\rc0402fr-0714kl_r119.normal\(chips)!RC0402FR-0714KL_R119_R0402_14K!!!F183!!!!!!!!!!
S!+VREF1_3V3_1V375!R119!2!@\imx6 rex_v1i1\.all_design(sch_1):ins336971@project_worklib.\rc0402fr-0714kl_r119.normal\(chips)!RC0402FR-0714KL_R119_R0402_14K!!!F183!!!!!!!!!!
S!GND!R12!1!@\imx6 rex_v1i1\.all_design(sch_1):ins314202@project_worklib.\rmcf0402ft240r_r12.normal\(chips)!RMCF0402FT240R_R12_R0402_240R!!!F182!!!!!!!!!!
S!+DDR_VREF!R12!2!@\imx6 rex_v1i1\.all_design(sch_1):ins314202@project_worklib.\rmcf0402ft240r_r12.normal\(chips)!RMCF0402FT240R_R12_R0402_240R!!!F182!!!!!!!!!!
S!+VREF1_2V_1V375!R120!1!@\imx6 rex_v1i1\.all_design(sch_1):ins336387@project_worklib.\rmcf0402ft4k99_r120.normal\(chips)!RMCF0402FT4K99_R120_R0402_4K99!!!F181!!!!!!!!!!
S!REFIN2_1V375!R120!2!@\imx6 rex_v1i1\.all_design(sch_1):ins336387@project_worklib.\rmcf0402ft4k99_r120.normal\(chips)!RMCF0402FT4K99_R120_R0402_4K99!!!F181!!!!!!!!!!
S!N335201!R121!1!@\imx6 rex_v1i1\.all_design(sch_1):ins335899@project_worklib.\rc0402fr-071rl_r121.normal\(chips)!RC0402FR-071RL_R121_R0402_1R!!!F180!!!!!!!!!!
S!N335205!R121!2!@\imx6 rex_v1i1\.all_design(sch_1):ins335899@project_worklib.\rc0402fr-071rl_r121.normal\(chips)!RC0402FR-071RL_R121_R0402_1R!!!F180!!!!!!!!!!
S!N335199!R122!1!@\imx6 rex_v1i1\.all_design(sch_1):ins336797@project_worklib.\rc0402fr-071rl_r122.normal\(chips)!RC0402FR-071RL_R122_R0402_1R!!!F179!!!!!!!!!!
S!N47797!R122!2!@\imx6 rex_v1i1\.all_design(sch_1):ins336797@project_worklib.\rc0402fr-071rl_r122.normal\(chips)!RC0402FR-071RL_R122_R0402_1R!!!F179!!!!!!!!!!
S!FB1_3V3!R123!1!@\imx6 rex_v1i1\.all_design(sch_1):ins336117@project_worklib.\rc0402fr-0739kl_r123.normal\(chips)!RC0402FR-0739KL_R123_R0402_39K!!!F178!!!!!!!!!!
S!N01413!R123!2!@\imx6 rex_v1i1\.all_design(sch_1):ins336117@project_worklib.\rc0402fr-0739kl_r123.normal\(chips)!RC0402FR-0739KL_R123_R0402_39K!!!F178!!!!!!!!!!
S!N44374!R124!1!@\imx6 rex_v1i1\.all_design(sch_1):ins337063@project_worklib.\rc0402fr-07200kl_r124.normal\(chips)!RC0402FR-07200KL_R124_R0402_200K!!!F177!!!!!!!!!!
S!GND!R124!2!@\imx6 rex_v1i1\.all_design(sch_1):ins337063@project_worklib.\rc0402fr-07200kl_r124.normal\(chips)!RC0402FR-07200KL_R124_R0402_200K!!!F177!!!!!!!!!!
S!GND!R125!1!@\imx6 rex_v1i1\.all_design(sch_1):ins336365@project_worklib.\rc0402fr-07200kl_r125.normal\(chips)!RC0402FR-07200KL_R125_R0402_200K!!!F176!!!!!!!!!!
S!N335217!R125!2!@\imx6 rex_v1i1\.all_design(sch_1):ins336365@project_worklib.\rc0402fr-07200kl_r125.normal\(chips)!RC0402FR-07200KL_R125_R0402_200K!!!F176!!!!!!!!!!
S!GND!R126!1!@\imx6 rex_v1i1\.all_design(sch_1):ins337041@project_worklib.\crcw040210k5fked_r126.normal\(chips)!CRCW040210K5FKED_R126_R0402_10K5!!!F175!!!!!!!!!!
S!FB1_3V3!R126!2!@\imx6 rex_v1i1\.all_design(sch_1):ins337041@project_worklib.\crcw040210k5fked_r126.normal\(chips)!CRCW040210K5FKED_R126_R0402_10K5!!!F175!!!!!!!!!!
S!N335295!R128!1!@\imx6 rex_v1i1\.all_design(sch_1):ins337085@project_worklib.\rc0402jr-070rl_r128.normal\(chips)!RC0402JR-070RL_R128_R0402_0R!!!F174!!!!!!!!!!
S!+5V_VCC1!R128!2!@\imx6 rex_v1i1\.all_design(sch_1):ins337085@project_worklib.\rc0402jr-070rl_r128.normal\(chips)!RC0402JR-070RL_R128_R0402_0R!!!F174!!!!!!!!!!
S!+1V1_VDDSOC_CAP!R13!1!@\imx6 rex_v1i1\.all_design(sch_1):ins319213@project_worklib.\rc0402jr-070rl_r13.normal\(chips)!RC0402JR-070RL_R13_R0402_0R!!!F173!!!!!!!!!!
S!+PCIE_VP!R13!2!@\imx6 rex_v1i1\.all_design(sch_1):ins319213@project_worklib.\rc0402jr-070rl_r13.normal\(chips)!RC0402JR-070RL_R13_R0402_0R!!!F173!!!!!!!!!!
S!N338052!R134!1!@\imx6 rex_v1i1\.all_design(sch_1):ins338742@project_worklib.\rc0402fr-0712kl_r134.normal\(chips)!RC0402FR-0712KL_R134_R0402_12K!!!F172!!!!!!!!!!
S!+VREF1_3V3_1V5!R134!2!@\imx6 rex_v1i1\.all_design(sch_1):ins338742@project_worklib.\rc0402fr-0712kl_r134.normal\(chips)!RC0402FR-0712KL_R134_R0402_12K!!!F172!!!!!!!!!!
S!REFIN2_1V5!R135!1!@\imx6 rex_v1i1\.all_design(sch_1):ins339100@project_worklib.\rc0402fr-073k3l_r135.normal\(chips)!RC0402FR-073K3L_R135_R0402_3K3!!!F171!!!!!!!!!!
S!+VREF1_2V_1V5!R135!2!@\imx6 rex_v1i1\.all_design(sch_1):ins339100@project_worklib.\rc0402fr-073k3l_r135.normal\(chips)!RC0402FR-073K3L_R135_R0402_3K3!!!F171!!!!!!!!!!
S!BOARD_VARIANT_1!R137!1!@\imx6 rex_v1i1\.all_design(sch_1):ins324350@project_worklib.\rmcf0402ft100k_r137.normal\(chips)!RMCF0402FT100K_R137_R0402_100K!!!F170!!!!!!!!!!
S!+3V3!R137!2!@\imx6 rex_v1i1\.all_design(sch_1):ins324350@project_worklib.\rmcf0402ft100k_r137.normal\(chips)!RMCF0402FT100K_R137_R0402_100K!!!F170!!!!!!!!!!
S!FB_3V0_SNVS!R138!1!@\imx6 rex_v1i1\.all_design(sch_1):ins336753@project_worklib.\crcw0402330kfked_r138.normal\(chips)!CRCW0402330KFKED_R138_R0402_330K!!!F169!!!!!!!!!!
S!+3V0_ALWAYS!R138!2!@\imx6 rex_v1i1\.all_design(sch_1):ins336753@project_worklib.\crcw0402330kfked_r138.normal\(chips)!CRCW0402330KFKED_R138_R0402_330K!!!F169!!!!!!!!!!
S!GND!R139!1!@\imx6 rex_v1i1\.all_design(sch_1):ins336031@project_worklib.\rc0402fr-07120kl_r139.normal\(chips)!RC0402FR-07120KL_R139_R0402_120K!!!F168!!!!!!!!!!
S!FB_3V0_SNVS!R139!2!@\imx6 rex_v1i1\.all_design(sch_1):ins336031@project_worklib.\rc0402fr-07120kl_r139.normal\(chips)!RC0402FR-07120KL_R139_R0402_120K!!!F168!!!!!!!!!!
S!+2V5!R14!1!@\imx6 rex_v1i1\.all_design(sch_1):ins318619@project_worklib.\rc0402jr-070rl_r14.normal\(chips)!RC0402JR-070RL_R14_R0402_0R!!!F167!!!!!!!!!!
S!+PCIE_VPH!R14!2!@\imx6 rex_v1i1\.all_design(sch_1):ins318619@project_worklib.\rc0402jr-070rl_r14.normal\(chips)!RC0402JR-070RL_R14_R0402_0R!!!F167!!!!!!!!!!
S!N338016!R140!1!@\imx6 rex_v1i1\.all_design(sch_1):ins339034@project_worklib.\rc0402jr-070rl_r140.normal\(chips)!RC0402JR-070RL_R140_R0402_0R!!!F166!!!!!!!!!!
S!+5V_LDO2!R140!2!@\imx6 rex_v1i1\.all_design(sch_1):ins339034@project_worklib.\rc0402jr-070rl_r140.normal\(chips)!RC0402JR-070RL_R140_R0402_0R!!!F166!!!!!!!!!!
S!+VIN!R141!1!@\imx6 rex_v1i1\.all_design(sch_1):ins338636@project_worklib.\rc0402jr-070rl_r141.normal\(chips)!RC0402JR-070RL_R141_R0402_0R!!!F165!!!!!!!!!!
S!N338016!R141!2!@\imx6 rex_v1i1\.all_design(sch_1):ins338636@project_worklib.\rc0402jr-070rl_r141.normal\(chips)!RC0402JR-070RL_R141_R0402_0R!!!F165!!!!!!!!!!
S!GND!R143!1!@\imx6 rex_v1i1\.all_design(sch_1):ins324610@project_worklib.\rmcf0402ft100k_r143.normal\(chips)!RMCF0402FT100K_R143_R0402_100K!!!F164!!!!!!!!!!
S!BOARD_VARIANT_0!R143!2!@\imx6 rex_v1i1\.all_design(sch_1):ins324610@project_worklib.\rmcf0402ft100k_r143.normal\(chips)!RMCF0402FT100K_R143_R0402_100K!!!F164!!!!!!!!!!
S!GND!R144!1!@\imx6 rex_v1i1\.all_design(sch_1):ins324950@project_worklib.\rmcf0402ft100k_r144.normal\(chips)!RMCF0402FT100K_R144_R0402_100K!!!F163!!!!!!!!!!
S!BOARD_VARIANT_1!R144!2!@\imx6 rex_v1i1\.all_design(sch_1):ins324950@project_worklib.\rmcf0402ft100k_r144.normal\(chips)!RMCF0402FT100K_R144_R0402_100K!!!F163!!!!!!!!!!
S!N337876!R145!1!@\imx6 rex_v1i1\.all_design(sch_1):ins339078@project_worklib.\rc0402fr-071rl_r145.normal\(chips)!RC0402FR-071RL_R145_R0402_1R!!!F162!!!!!!!!!!
S!N337874!R145!2!@\imx6 rex_v1i1\.all_design(sch_1):ins339078@project_worklib.\rc0402fr-071rl_r145.normal\(chips)!RC0402FR-071RL_R145_R0402_1R!!!F162!!!!!!!!!!
S!N337878!R146!1!@\imx6 rex_v1i1\.all_design(sch_1):ins338570@project_worklib.\rc0402fr-071rl_r146.normal\(chips)!RC0402FR-071RL_R146_R0402_1R!!!F161!!!!!!!!!!
S!N337882!R146!2!@\imx6 rex_v1i1\.all_design(sch_1):ins338570@project_worklib.\rc0402fr-071rl_r146.normal\(chips)!RC0402FR-071RL_R146_R0402_1R!!!F161!!!!!!!!!!
S!FB1_2V5!R147!1!@\imx6 rex_v1i1\.all_design(sch_1):ins338658@project_worklib.\rc0402fr-0727kl_r147.normal\(chips)!RC0402FR-0727KL_R147_R0402_27K!!!F160!!!!!!!!!!
S!+2V5!R147!2!@\imx6 rex_v1i1\.all_design(sch_1):ins338658@project_worklib.\rc0402fr-0727kl_r147.normal\(chips)!RC0402FR-0727KL_R147_R0402_27K!!!F160!!!!!!!!!!
S!N337988!R148!1!@\imx6 rex_v1i1\.all_design(sch_1):ins338680@project_worklib.\rc0402fr-07200kl_r148.normal\(chips)!RC0402FR-07200KL_R148_R0402_200K!!!F159!!!!!!!!!!
S!GND!R148!2!@\imx6 rex_v1i1\.all_design(sch_1):ins338680@project_worklib.\rc0402fr-07200kl_r148.normal\(chips)!RC0402FR-07200KL_R148_R0402_200K!!!F159!!!!!!!!!!
S!GND!R149!1!@\imx6 rex_v1i1\.all_design(sch_1):ins338222@project_worklib.\rc0402fr-07200kl_r149.normal\(chips)!RC0402FR-07200KL_R149_R0402_200K!!!F158!!!!!!!!!!
S!N337894!R149!2!@\imx6 rex_v1i1\.all_design(sch_1):ins338222@project_worklib.\rc0402fr-07200kl_r149.normal\(chips)!RC0402FR-07200KL_R149_R0402_200K!!!F158!!!!!!!!!!
S!GND!R15!1!@\imx6 rex_v1i1\.all_design(sch_1):ins318661@project_worklib.\crcw0402200rfked_r15.normal\(chips)!CRCW0402200RFKED_R15_R0402_200R!!!F157!!!!!!!!!!
S!PCIE_REXT!R15!2!@\imx6 rex_v1i1\.all_design(sch_1):ins318661@project_worklib.\crcw0402200rfked_r15.normal\(chips)!CRCW0402200RFKED_R15_R0402_200R!!!F157!!!!!!!!!!
S!GND!R150!1!@\imx6 rex_v1i1\.all_design(sch_1):ins338968@project_worklib.\crcw040210k5fked_r150.normal\(chips)!CRCW040210K5FKED_R150_R0402_10K5!!!F156!!!!!!!!!!
S!FB1_2V5!R150!2!@\imx6 rex_v1i1\.all_design(sch_1):ins338968@project_worklib.\crcw040210k5fked_r150.normal\(chips)!CRCW040210K5FKED_R150_R0402_10K5!!!F156!!!!!!!!!!
S!N337976!R152!1!@\imx6 rex_v1i1\.all_design(sch_1):ins339122@project_worklib.\rc0402jr-070rl_r152.normal\(chips)!RC0402JR-070RL_R152_R0402_0R!!!F155!!!!!!!!!!
S!+5V_VCC2!R152!2!@\imx6 rex_v1i1\.all_design(sch_1):ins339122@project_worklib.\rc0402jr-070rl_r152.normal\(chips)!RC0402JR-070RL_R152_R0402_0R!!!F155!!!!!!!!!!
S!I2C4_SDA!R156!1!@\imx6 rex_v1i1\.all_design(sch_1):ins321975@project_worklib.\rc0402jr-070rl_r156.normal\(chips)!RC0402JR-070RL_R156_R0402_0R!!!F154!!!!!!!!!!
S!I2C3_SDA!R156!2!@\imx6 rex_v1i1\.all_design(sch_1):ins321975@project_worklib.\rc0402jr-070rl_r156.normal\(chips)!RC0402JR-070RL_R156_R0402_0R!!!F154!!!!!!!!!!
S!I2C4_SCL!R157!1!@\imx6 rex_v1i1\.all_design(sch_1):ins322085@project_worklib.\rc0402jr-070rl_r157.normal\(chips)!RC0402JR-070RL_R157_R0402_0R!!!F153!!!!!!!!!!
S!I2C3_SCL!R157!2!@\imx6 rex_v1i1\.all_design(sch_1):ins322085@project_worklib.\rc0402jr-070rl_r157.normal\(chips)!RC0402JR-070RL_R157_R0402_0R!!!F153!!!!!!!!!!
S!CSPI2_CLK_R!R159!1!@\imx6 rex_v1i1\.all_design(sch_1):ins322321@project_worklib.\rc0402fr-0722rl_r159.normal\(chips)!RC0402FR-0722RL_R159_R0402_22R!!!F152!!!!!!!!!!
S!CSPI2_CLK!R159!2!@\imx6 rex_v1i1\.all_design(sch_1):ins322321@project_worklib.\rc0402fr-0722rl_r159.normal\(chips)!RC0402FR-0722RL_R159_R0402_22R!!!F152!!!!!!!!!!
S!GND!R16!1!@\imx6 rex_v1i1\.all_design(sch_1):ins318639@project_worklib.\rc0402fr-0749r9l_r16.normal\(chips)!RC0402FR-0749R9L_R16_R0402_49R9!!!F151!!!!!!!!!!
S!CLK1_P!R16!2!@\imx6 rex_v1i1\.all_design(sch_1):ins318639@project_worklib.\rc0402fr-0749r9l_r16.normal\(chips)!RC0402FR-0749R9L_R16_R0402_49R9!!!F151!!!!!!!!!!
S!AUD3_CLK_R!R160!1!@\imx6 rex_v1i1\.all_design(sch_1):ins323083@project_worklib.\rc0402fr-0722rl_r160.normal\(chips)!RC0402FR-0722RL_R160_R0402_22R!!!F150!!!!!!!!!!
S!AUD3_CLK!R160!2!@\imx6 rex_v1i1\.all_design(sch_1):ins323083@project_worklib.\rc0402fr-0722rl_r160.normal\(chips)!RC0402FR-0722RL_R160_R0402_22R!!!F150!!!!!!!!!!
S!JTAG_TDO_R!R161!1!@\imx6 rex_v1i1\.all_design(sch_1):ins324994@project_worklib.\rc0402fr-0722rl_r161.normal\(chips)!RC0402FR-0722RL_R161_R0402_22R!!!F149!!!!!!!!!!
S!JTAG_TDO!R161!2!@\imx6 rex_v1i1\.all_design(sch_1):ins324994@project_worklib.\rc0402fr-0722rl_r161.normal\(chips)!RC0402FR-0722RL_R161_R0402_22R!!!F149!!!!!!!!!!
S!RGMII_MDIO!R162!1!@\imx6 rex_v1i1\.all_design(sch_1):ins332245@project_worklib.\rc0402fr-071kl_r162.normal\(chips)!RC0402FR-071KL_R162_R0402_1K!!!F148!!!!!!!!!!
S!+2V5_ETH_DVDDH!R162!2!@\imx6 rex_v1i1\.all_design(sch_1):ins332245@project_worklib.\rc0402fr-071kl_r162.normal\(chips)!RC0402FR-071KL_R162_R0402_1K!!!F148!!!!!!!!!!
S!POK_2V5!R163!1!@\imx6 rex_v1i1\.all_design(sch_1):ins338200@project_worklib.\rc0402jr-070rl_r163.normal\(chips)!RC0402JR-070RL_R163_R0402_0R!!!F147!!!!!!!!!!
S!POK_2V5_R!R163!2!@\imx6 rex_v1i1\.all_design(sch_1):ins338200@project_worklib.\rc0402jr-070rl_r163.normal\(chips)!RC0402JR-070RL_R163_R0402_0R!!!F147!!!!!!!!!!
S!POK_1V5!R164!1!@\imx6 rex_v1i1\.all_design(sch_1):ins338898@project_worklib.\rc0402jr-070rl_r164.normal\(chips)!RC0402JR-070RL_R164_R0402_0R!!!F146!!!!!!!!!!
S!POK_1V5_R!R164!2!@\imx6 rex_v1i1\.all_design(sch_1):ins338898@project_worklib.\rc0402jr-070rl_r164.normal\(chips)!RC0402JR-070RL_R164_R0402_0R!!!F146!!!!!!!!!!
S!GND!R165!1!@\imx6 rex_v1i1\.all_design(sch_1):ins316006@orcad_library.\rc0402fr-0710kl.normal\(chips)!RC0402FR-0710KL_R0402_10K!!!F145!!!!!!!!!!
S!DRAM_SDCKE0!R165!2!@\imx6 rex_v1i1\.all_design(sch_1):ins316006@orcad_library.\rc0402fr-0710kl.normal\(chips)!RC0402FR-0710KL_R0402_10K!!!F145!!!!!!!!!!
S!DRAM_RESET_B!R166!1!@\imx6 rex_v1i1\.all_design(sch_1):ins314002@orcad_library.\rc0402fr-0710kl.normal\(chips)!RC0402FR-0710KL_R0402_10K!!!F144!!!!!!!!!!
S!GND!R166!2!@\imx6 rex_v1i1\.all_design(sch_1):ins314002@orcad_library.\rc0402fr-0710kl.normal\(chips)!RC0402FR-0710KL_R0402_10K!!!F144!!!!!!!!!!
S!!R167!1!@\imx6 rex_v1i1\.all_design(sch_1):ins320291@orcad_library.\rc0402fr-0710kl.normal\(chips)!RC0402FR-0710KL_R0402_10K!!!TF-148!!!!!!!!!!
S!!R167!2!@\imx6 rex_v1i1\.all_design(sch_1):ins320291@orcad_library.\rc0402fr-0710kl.normal\(chips)!RC0402FR-0710KL_R0402_10K!!!TF-148!!!!!!!!!!
S!!R168!1!@\imx6 rex_v1i1\.all_design(sch_1):ins321082@orcad_library.\rc0402fr-0710kl.normal\(chips)!RC0402FR-0710KL_R0402_10K!!!TF-147!!!!!!!!!!
S!!R168!2!@\imx6 rex_v1i1\.all_design(sch_1):ins321082@orcad_library.\rc0402fr-0710kl.normal\(chips)!RC0402FR-0710KL_R0402_10K!!!TF-147!!!!!!!!!!
S!SD3_CMD!R169!1!@\imx6 rex_v1i1\.all_design(sch_1):ins321997@orcad_library.\rc0402fr-0710kl.normal\(chips)!RC0402FR-0710KL_R0402_10K!!!F143!!!!!!!!!!
S!+3V3!R169!2!@\imx6 rex_v1i1\.all_design(sch_1):ins321997@orcad_library.\rc0402fr-0710kl.normal\(chips)!RC0402FR-0710KL_R0402_10K!!!F143!!!!!!!!!!
S!SD3_CD!R170!1!@\imx6 rex_v1i1\.all_design(sch_1):ins322107@orcad_library.\rc0402fr-0710kl.normal\(chips)!RC0402FR-0710KL_R0402_10K!!!F142!!!!!!!!!!
S!+3V3!R170!2!@\imx6 rex_v1i1\.all_design(sch_1):ins322107@orcad_library.\rc0402fr-0710kl.normal\(chips)!RC0402FR-0710KL_R0402_10K!!!F142!!!!!!!!!!
S!SD3_WP!R171!1!@\imx6 rex_v1i1\.all_design(sch_1):ins322277@orcad_library.\rc0402fr-0710kl.normal\(chips)!RC0402FR-0710KL_R0402_10K!!!F141!!!!!!!!!!
S!+3V3!R171!2!@\imx6 rex_v1i1\.all_design(sch_1):ins322277@orcad_library.\rc0402fr-0710kl.normal\(chips)!RC0402FR-0710KL_R0402_10K!!!F141!!!!!!!!!!
S!SD2_CMD!R172!1!@\imx6 rex_v1i1\.all_design(sch_1):ins322149@orcad_library.\rc0402fr-0710kl.normal\(chips)!RC0402FR-0710KL_R0402_10K!!!F140!!!!!!!!!!
S!+3V3!R172!2!@\imx6 rex_v1i1\.all_design(sch_1):ins322149@orcad_library.\rc0402fr-0710kl.normal\(chips)!RC0402FR-0710KL_R0402_10K!!!F140!!!!!!!!!!
S!SD2_CD!R173!1!@\imx6 rex_v1i1\.all_design(sch_1):ins322193@orcad_library.\rc0402fr-0710kl.normal\(chips)!RC0402FR-0710KL_R0402_10K!!!F139!!!!!!!!!!
S!+3V3!R173!2!@\imx6 rex_v1i1\.all_design(sch_1):ins322193@orcad_library.\rc0402fr-0710kl.normal\(chips)!RC0402FR-0710KL_R0402_10K!!!F139!!!!!!!!!!
S!SD2_WP!R174!1!@\imx6 rex_v1i1\.all_design(sch_1):ins322343@orcad_library.\rc0402fr-0710kl.normal\(chips)!RC0402FR-0710KL_R0402_10K!!!F138!!!!!!!!!!
S!+3V3!R174!2!@\imx6 rex_v1i1\.all_design(sch_1):ins322343@orcad_library.\rc0402fr-0710kl.normal\(chips)!RC0402FR-0710KL_R0402_10K!!!F138!!!!!!!!!!
S!ON_OFF!R175!1!@\imx6 rex_v1i1\.all_design(sch_1):ins324006@orcad_library.\rc0402fr-0710kl.normal\(chips)!RC0402FR-0710KL_R0402_10K!!!F137!!!!!!!!!!
S!+3V0_ALWAYS!R175!2!@\imx6 rex_v1i1\.all_design(sch_1):ins324006@orcad_library.\rc0402fr-0710kl.normal\(chips)!RC0402FR-0710KL_R0402_10K!!!F137!!!!!!!!!!
S!BOOT_MODE1!R176!1!@\imx6 rex_v1i1\.all_design(sch_1):ins324240@orcad_library.\rc0402fr-0710kl.normal\(chips)!RC0402FR-0710KL_R0402_10K!!!F136!!!!!!!!!!
S!+3V0_ALWAYS!R176!2!@\imx6 rex_v1i1\.all_design(sch_1):ins324240@orcad_library.\rc0402fr-0710kl.normal\(chips)!RC0402FR-0710KL_R0402_10K!!!F136!!!!!!!!!!
S!BOOT_MODE0!R177!1!@\imx6 rex_v1i1\.all_design(sch_1):ins324776@orcad_library.\rc0402fr-0710kl.normal\(chips)!RC0402FR-0710KL_R0402_10K!!!F135!!!!!!!!!!
S!+3V0_ALWAYS!R177!2!@\imx6 rex_v1i1\.all_design(sch_1):ins324776@orcad_library.\rc0402fr-0710kl.normal\(chips)!RC0402FR-0710KL_R0402_10K!!!F135!!!!!!!!!!
S!BOOT_MODE!R178!1!@\imx6 rex_v1i1\.all_design(sch_1):ins324196@orcad_library.\rc0402fr-0710kl.normal\(chips)!RC0402FR-0710KL_R0402_10K!!!F134!!!!!!!!!!
S!+3V0_ALWAYS!R178!2!@\imx6 rex_v1i1\.all_design(sch_1):ins324196@orcad_library.\rc0402fr-0710kl.normal\(chips)!RC0402FR-0710KL_R0402_10K!!!F134!!!!!!!!!!
S!GND!R179!1!@\imx6 rex_v1i1\.all_design(sch_1):ins324308@orcad_library.\rc0402fr-0710kl.normal\(chips)!RC0402FR-0710KL_R0402_10K!!!F133!!!!!!!!!!
S!BOOT_MODE0!R179!2!@\imx6 rex_v1i1\.all_design(sch_1):ins324308@orcad_library.\rc0402fr-0710kl.normal\(chips)!RC0402FR-0710KL_R0402_10K!!!F133!!!!!!!!!!
S!GND!R180!1!@\imx6 rex_v1i1\.all_design(sch_1):ins324696@orcad_library.\rc0402fr-0710kl.normal\(chips)!RC0402FR-0710KL_R0402_10K!!!F132!!!!!!!!!!
S!BOOT_MODE1!R180!2!@\imx6 rex_v1i1\.all_design(sch_1):ins324696@orcad_library.\rc0402fr-0710kl.normal\(chips)!RC0402FR-0710KL_R0402_10K!!!F132!!!!!!!!!!
S!POR_BN!R181!1!@\imx6 rex_v1i1\.all_design(sch_1):ins324218@orcad_library.\rc0402fr-0710kl.normal\(chips)!RC0402FR-0710KL_R0402_10K!!!F131!!!!!!!!!!
S!+3V0_ALWAYS!R181!2!@\imx6 rex_v1i1\.all_design(sch_1):ins324218@orcad_library.\rc0402fr-0710kl.normal\(chips)!RC0402FR-0710KL_R0402_10K!!!F131!!!!!!!!!!
S!RSTOUTN_R!R182!1!@\imx6 rex_v1i1\.all_design(sch_1):ins324394@orcad_library.\rc0402fr-0710kl.normal\(chips)!RC0402FR-0710KL_R0402_10K!!!F130!!!!!!!!!!
S!+3V3!R182!2!@\imx6 rex_v1i1\.all_design(sch_1):ins324394@orcad_library.\rc0402fr-0710kl.normal\(chips)!RC0402FR-0710KL_R0402_10K!!!F130!!!!!!!!!!
S!GND!R183!1!@\imx6 rex_v1i1\.all_design(sch_1):ins324632@orcad_library.\rc0402fr-0710kl.normal\(chips)!RC0402FR-0710KL_R0402_10K!!!F129!!!!!!!!!!
S!SENSE_1V5!R183!2!@\imx6 rex_v1i1\.all_design(sch_1):ins324632@orcad_library.\rc0402fr-0710kl.normal\(chips)!RC0402FR-0710KL_R0402_10K!!!F129!!!!!!!!!!
S!RSTINN!R184!1!@\imx6 rex_v1i1\.all_design(sch_1):ins324972@orcad_library.\rc0402fr-0710kl.normal\(chips)!RC0402FR-0710KL_R0402_10K!!!F128!!!!!!!!!!
S!+3V3!R184!2!@\imx6 rex_v1i1\.all_design(sch_1):ins324972@orcad_library.\rc0402fr-0710kl.normal\(chips)!RC0402FR-0710KL_R0402_10K!!!F128!!!!!!!!!!
S!WD_OUT_R!R185!1!@\imx6 rex_v1i1\.all_design(sch_1):ins324372@orcad_library.\rc0402fr-0710kl.normal\(chips)!RC0402FR-0710KL_R0402_10K!!!F127!!!!!!!!!!
S!+3V3!R185!2!@\imx6 rex_v1i1\.all_design(sch_1):ins324372@orcad_library.\rc0402fr-0710kl.normal\(chips)!RC0402FR-0710KL_R0402_10K!!!F127!!!!!!!!!!
S!JTAG_TDI_R!R186!1!@\imx6 rex_v1i1\.all_design(sch_1):ins324544@orcad_library.\rc0402fr-0710kl.normal\(chips)!RC0402FR-0710KL_R0402_10K!!!F126!!!!!!!!!!
S!+3V3!R186!2!@\imx6 rex_v1i1\.all_design(sch_1):ins324544@orcad_library.\rc0402fr-0710kl.normal\(chips)!RC0402FR-0710KL_R0402_10K!!!F126!!!!!!!!!!
S!JTAG_NTRST!R187!1!@\imx6 rex_v1i1\.all_design(sch_1):ins323940@orcad_library.\rc0402fr-0710kl.normal\(chips)!RC0402FR-0710KL_R0402_10K!!!F125!!!!!!!!!!
S!+3V3!R187!2!@\imx6 rex_v1i1\.all_design(sch_1):ins323940@orcad_library.\rc0402fr-0710kl.normal\(chips)!RC0402FR-0710KL_R0402_10K!!!F125!!!!!!!!!!
S!JTAG_TMS!R188!1!@\imx6 rex_v1i1\.all_design(sch_1):ins324070@orcad_library.\rc0402fr-0710kl.normal\(chips)!RC0402FR-0710KL_R0402_10K!!!F124!!!!!!!!!!
S!+3V3!R188!2!@\imx6 rex_v1i1\.all_design(sch_1):ins324070@orcad_library.\rc0402fr-0710kl.normal\(chips)!RC0402FR-0710KL_R0402_10K!!!F124!!!!!!!!!!
S!!R189!1!@\imx6 rex_v1i1\.all_design(sch_1):ins327778@orcad_library.\rc0402fr-0710kl.normal\(chips)!RC0402FR-0710KL_R0402_10K!!!TF-126!!!!!!!!!!
S!!R189!2!@\imx6 rex_v1i1\.all_design(sch_1):ins327778@orcad_library.\rc0402fr-0710kl.normal\(chips)!RC0402FR-0710KL_R0402_10K!!!TF-126!!!!!!!!!!
S!RGMII_RSTN!R190!1!@\imx6 rex_v1i1\.all_design(sch_1):ins333093@orcad_library.\rc0402fr-0710kl.normal\(chips)!RC0402FR-0710KL_R0402_10K!!!F123!!!!!!!!!!
S!+2V5_ETH_DVDDH!R190!2!@\imx6 rex_v1i1\.all_design(sch_1):ins333093@orcad_library.\rc0402fr-0710kl.normal\(chips)!RC0402FR-0710KL_R0402_10K!!!F123!!!!!!!!!!
S!RGMII_RXDV!R191!1!@\imx6 rex_v1i1\.all_design(sch_1):ins332311@orcad_library.\rc0402fr-0710kl.normal\(chips)!RC0402FR-0710KL_R0402_10K!!!F122!!!!!!!!!!
S!+2V5_ETH_DVDDH!R191!2!@\imx6 rex_v1i1\.all_design(sch_1):ins332311@orcad_library.\rc0402fr-0710kl.normal\(chips)!RC0402FR-0710KL_R0402_10K!!!F122!!!!!!!!!!
S!LED1!R192!1!@\imx6 rex_v1i1\.all_design(sch_1):ins332803@orcad_library.\rc0402fr-0710kl.normal\(chips)!RC0402FR-0710KL_R0402_10K!!!F121!!!!!!!!!!
S!+2V5_ETH_DVDDH!R192!2!@\imx6 rex_v1i1\.all_design(sch_1):ins332803@orcad_library.\rc0402fr-0710kl.normal\(chips)!RC0402FR-0710KL_R0402_10K!!!F121!!!!!!!!!!
S!RGMII_RXD3!R193!1!@\imx6 rex_v1i1\.all_design(sch_1):ins332693@orcad_library.\rc0402fr-0710kl.normal\(chips)!RC0402FR-0710KL_R0402_10K!!!F120!!!!!!!!!!
S!+2V5_ETH_DVDDH!R193!2!@\imx6 rex_v1i1\.all_design(sch_1):ins332693@orcad_library.\rc0402fr-0710kl.normal\(chips)!RC0402FR-0710KL_R0402_10K!!!F120!!!!!!!!!!
S!RGMII_RXD2!R194!1!@\imx6 rex_v1i1\.all_design(sch_1):ins332055@orcad_library.\rc0402fr-0710kl.normal\(chips)!RC0402FR-0710KL_R0402_10K!!!F119!!!!!!!!!!
S!+2V5_ETH_DVDDH!R194!2!@\imx6 rex_v1i1\.all_design(sch_1):ins332055@orcad_library.\rc0402fr-0710kl.normal\(chips)!RC0402FR-0710KL_R0402_10K!!!F119!!!!!!!!!!
S!RGMII_RXD1!R195!1!@\imx6 rex_v1i1\.all_design(sch_1):ins332891@orcad_library.\rc0402fr-0710kl.normal\(chips)!RC0402FR-0710KL_R0402_10K!!!F118!!!!!!!!!!
S!+2V5_ETH_DVDDH!R195!2!@\imx6 rex_v1i1\.all_design(sch_1):ins332891@orcad_library.\rc0402fr-0710kl.normal\(chips)!RC0402FR-0710KL_R0402_10K!!!F118!!!!!!!!!!
S!RGMII_RXD0!R196!1!@\imx6 rex_v1i1\.all_design(sch_1):ins333443@orcad_library.\rc0402fr-0710kl.normal\(chips)!RC0402FR-0710KL_R0402_10K!!!F117!!!!!!!!!!
S!+2V5_ETH_DVDDH!R196!2!@\imx6 rex_v1i1\.all_design(sch_1):ins333443@orcad_library.\rc0402fr-0710kl.normal\(chips)!RC0402FR-0710KL_R0402_10K!!!F117!!!!!!!!!!
S!N334654!R197!1!@\imx6 rex_v1i1\.all_design(sch_1):ins334818@orcad_library.\rc0402fr-0710kl.normal\(chips)!RC0402FR-0710KL_R0402_10K!!!F116!!!!!!!!!!
S!+3V3!R197!2!@\imx6 rex_v1i1\.all_design(sch_1):ins334818@orcad_library.\rc0402fr-0710kl.normal\(chips)!RC0402FR-0710KL_R0402_10K!!!F116!!!!!!!!!!
S!N334656!R198!1!@\imx6 rex_v1i1\.all_design(sch_1):ins334770@orcad_library.\rc0402fr-0710kl.normal\(chips)!RC0402FR-0710KL_R0402_10K!!!F115!!!!!!!!!!
S!+3V3!R198!2!@\imx6 rex_v1i1\.all_design(sch_1):ins334770@orcad_library.\rc0402fr-0710kl.normal\(chips)!RC0402FR-0710KL_R0402_10K!!!F115!!!!!!!!!!
S!USER_LED!R199!1!@\imx6 rex_v1i1\.all_design(sch_1):ins334954@orcad_library.\rc0402fr-0710kl.normal\(chips)!RC0402FR-0710KL_R0402_10K!!!F114!!!!!!!!!!
S!+3V3!R199!2!@\imx6 rex_v1i1\.all_design(sch_1):ins334954@orcad_library.\rc0402fr-0710kl.normal\(chips)!RC0402FR-0710KL_R0402_10K!!!F114!!!!!!!!!!
S!+5V_PVCC1!R200!1!@\imx6 rex_v1i1\.all_design(sch_1):ins336295@orcad_library.\rc0402fr-0710kl.normal\(chips)!RC0402FR-0710KL_R0402_10K!!!F113!!!!!!!!!!
S!+5V_VCC1!R200!2!@\imx6 rex_v1i1\.all_design(sch_1):ins336295@orcad_library.\rc0402fr-0710kl.normal\(chips)!RC0402FR-0710KL_R0402_10K!!!F113!!!!!!!!!!
S!POK_3V3_R!R201!1!@\imx6 rex_v1i1\.all_design(sch_1):ins335877@orcad_library.\rc0402fr-0710kl.normal\(chips)!RC0402FR-0710KL_R0402_10K!!!F112!!!!!!!!!!
S!+3V3!R201!2!@\imx6 rex_v1i1\.all_design(sch_1):ins335877@orcad_library.\rc0402fr-0710kl.normal\(chips)!RC0402FR-0710KL_R0402_10K!!!F112!!!!!!!!!!
S!POK_1V375_R!R202!1!@\imx6 rex_v1i1\.all_design(sch_1):ins336409@orcad_library.\rc0402fr-0710kl.normal\(chips)!RC0402FR-0710KL_R0402_10K!!!F111!!!!!!!!!!
S!+3V0_ALWAYS!R202!2!@\imx6 rex_v1i1\.all_design(sch_1):ins336409@orcad_library.\rc0402fr-0710kl.normal\(chips)!RC0402FR-0710KL_R0402_10K!!!F111!!!!!!!!!!
S!ON_5V_LDO!R203!1!@\imx6 rex_v1i1\.all_design(sch_1):ins336819@orcad_library.\rc0402fr-0710kl.normal\(chips)!RC0402FR-0710KL_R0402_10K!!!F110!!!!!!!!!!
S!+5V_VCC1!R203!2!@\imx6 rex_v1i1\.all_design(sch_1):ins336819@orcad_library.\rc0402fr-0710kl.normal\(chips)!RC0402FR-0710KL_R0402_10K!!!F110!!!!!!!!!!
S!N335453!R204!1!@\imx6 rex_v1i1\.all_design(sch_1):ins336775@orcad_library.\rc0402fr-0710kl.normal\(chips)!RC0402FR-0710KL_R0402_10K!!!F109!!!!!!!!!!
S!+5V_LDO1!R204!2!@\imx6 rex_v1i1\.all_design(sch_1):ins336775@orcad_library.\rc0402fr-0710kl.normal\(chips)!RC0402FR-0710KL_R0402_10K!!!F109!!!!!!!!!!
S!EN_1V375!R205!1!@\imx6 rex_v1i1\.all_design(sch_1):ins335965@orcad_library.\rc0402fr-0710kl.normal\(chips)!RC0402FR-0710KL_R0402_10K!!!F108!!!!!!!!!!
S!+5V_LDO1!R205!2!@\imx6 rex_v1i1\.all_design(sch_1):ins335965@orcad_library.\rc0402fr-0710kl.normal\(chips)!RC0402FR-0710KL_R0402_10K!!!F108!!!!!!!!!!
S!GND!R206!1!@\imx6 rex_v1i1\.all_design(sch_1):ins336161@orcad_library.\rc0402fr-0710kl.normal\(chips)!RC0402FR-0710KL_R0402_10K!!!F107!!!!!!!!!!
S!N335295!R206!2!@\imx6 rex_v1i1\.all_design(sch_1):ins336161@orcad_library.\rc0402fr-0710kl.normal\(chips)!RC0402FR-0710KL_R0402_10K!!!F107!!!!!!!!!!
S!N335377!R207!1!@\imx6 rex_v1i1\.all_design(sch_1):ins336479@orcad_library.\rc0402fr-0710kl.normal\(chips)!RC0402FR-0710KL_R0402_10K!!!F106!!!!!!!!!!
S!GND!R207!2!@\imx6 rex_v1i1\.all_design(sch_1):ins336479@orcad_library.\rc0402fr-0710kl.normal\(chips)!RC0402FR-0710KL_R0402_10K!!!F106!!!!!!!!!!
S!N338016!R208!1!@\imx6 rex_v1i1\.all_design(sch_1):ins339238@orcad_library.\rc0402fr-0710kl.normal\(chips)!RC0402FR-0710KL_R0402_10K!!!F105!!!!!!!!!!
S!N338020!R208!2!@\imx6 rex_v1i1\.all_design(sch_1):ins339238@orcad_library.\rc0402fr-0710kl.normal\(chips)!RC0402FR-0710KL_R0402_10K!!!F105!!!!!!!!!!
S!ON_5V_LDO_2!R209!1!@\imx6 rex_v1i1\.all_design(sch_1):ins339012@orcad_library.\rc0402fr-0710kl.normal\(chips)!RC0402FR-0710KL_R0402_10K!!!F104!!!!!!!!!!
S!+5V_VCC2!R209!2!@\imx6 rex_v1i1\.all_design(sch_1):ins339012@orcad_library.\rc0402fr-0710kl.normal\(chips)!RC0402FR-0710KL_R0402_10K!!!F104!!!!!!!!!!
S!POK_2V5_R!R210!1!@\imx6 rex_v1i1\.all_design(sch_1):ins338288@orcad_library.\rc0402fr-0710kl.normal\(chips)!RC0402FR-0710KL_R0402_10K!!!F103!!!!!!!!!!
S!+3V0_ALWAYS!R210!2!@\imx6 rex_v1i1\.all_design(sch_1):ins338288@orcad_library.\rc0402fr-0710kl.normal\(chips)!RC0402FR-0710KL_R0402_10K!!!F103!!!!!!!!!!
S!POK_1V5_R!R211!1!@\imx6 rex_v1i1\.all_design(sch_1):ins338764@orcad_library.\rc0402fr-0710kl.normal\(chips)!RC0402FR-0710KL_R0402_10K!!!F102!!!!!!!!!!
S!+3V0_ALWAYS!R211!2!@\imx6 rex_v1i1\.all_design(sch_1):ins338764@orcad_library.\rc0402fr-0710kl.normal\(chips)!RC0402FR-0710KL_R0402_10K!!!F102!!!!!!!!!!
S!GND!R212!1!@\imx6 rex_v1i1\.all_design(sch_1):ins338592@orcad_library.\rc0402fr-0710kl.normal\(chips)!RC0402FR-0710KL_R0402_10K!!!F101!!!!!!!!!!
S!N337976!R212!2!@\imx6 rex_v1i1\.all_design(sch_1):ins338592@orcad_library.\rc0402fr-0710kl.normal\(chips)!RC0402FR-0710KL_R0402_10K!!!F101!!!!!!!!!!
S!N338052!R213!1!@\imx6 rex_v1i1\.all_design(sch_1):ins338614@orcad_library.\rc0402fr-0710kl.normal\(chips)!RC0402FR-0710KL_R0402_10K!!!F100!!!!!!!!!!
S!GND!R213!2!@\imx6 rex_v1i1\.all_design(sch_1):ins338614@orcad_library.\rc0402fr-0710kl.normal\(chips)!RC0402FR-0710KL_R0402_10K!!!F100!!!!!!!!!!
S!GND!R17!1!@\imx6 rex_v1i1\.all_design(sch_1):ins318705@project_worklib.\rc0402fr-0749r9l_r17.normal\(chips)!RC0402FR-0749R9L_R17_R0402_49R9!!!F99!!!!!!!!!!
S!CLK1_N!R17!2!@\imx6 rex_v1i1\.all_design(sch_1):ins318705@project_worklib.\rc0402fr-0749r9l_r17.normal\(chips)!RC0402FR-0749R9L_R17_R0402_49R9!!!F99!!!!!!!!!!
S!+1V1_VDDSOC_CAP!R18!1!@\imx6 rex_v1i1\.all_design(sch_1):ins319083@project_worklib.\rc0402jr-070rl_r18.normal\(chips)!RC0402JR-070RL_R18_R0402_0R!!!F98!!!!!!!!!!
S!+SATA_VP!R18!2!@\imx6 rex_v1i1\.all_design(sch_1):ins319083@project_worklib.\rc0402jr-070rl_r18.normal\(chips)!RC0402JR-070RL_R18_R0402_0R!!!F98!!!!!!!!!!
S!+2V5!R19!1!@\imx6 rex_v1i1\.all_design(sch_1):ins319147@project_worklib.\rc0402jr-070rl_r19.normal\(chips)!RC0402JR-070RL_R19_R0402_0R!!!F97!!!!!!!!!!
S!+SATA_VPH!R19!2!@\imx6 rex_v1i1\.all_design(sch_1):ins319147@project_worklib.\rc0402jr-070rl_r19.normal\(chips)!RC0402JR-070RL_R19_R0402_0R!!!F97!!!!!!!!!!
S!DRAM_CLK0_N!R2!1!@\imx6 rex_v1i1\.all_design(sch_1):ins313862@project_worklib.\crcw0402200rfked_r2.normal\(chips)!CRCW0402200RFKED_R2_R0402_200R!!!F96!!!!!!!!!!
S!DRAM_CLK0_P!R2!2!@\imx6 rex_v1i1\.all_design(sch_1):ins313862@project_worklib.\crcw0402200rfked_r2.normal\(chips)!CRCW0402200RFKED_R2_R0402_200R!!!F96!!!!!!!!!!
S!GND!R20!1!@\imx6 rex_v1i1\.all_design(sch_1):ins318787@project_worklib.\crcw0402191rfked_r20.normal\(chips)!CRCW0402191RFKED_R20_R0402_191R!!!F95!!!!!!!!!!
S!SATA_REXT!R20!2!@\imx6 rex_v1i1\.all_design(sch_1):ins318787@project_worklib.\crcw0402191rfked_r20.normal\(chips)!CRCW0402191RFKED_R20_R0402_191R!!!F95!!!!!!!!!!
S!HDMI_HPD!R21!1!@\imx6 rex_v1i1\.all_design(sch_1):ins320247@project_worklib.\rc0402fr-0747kl_r21.normal\(chips)!RC0402FR-0747KL_R21_R0402_47K!!!F94!!!!!!!!!!
S!+3V3!R21!2!@\imx6 rex_v1i1\.all_design(sch_1):ins320247@project_worklib.\rc0402fr-0747kl_r21.normal\(chips)!RC0402FR-0747KL_R21_R0402_47K!!!F94!!!!!!!!!!
S!HDMI_CEC_IN!R22!1!@\imx6 rex_v1i1\.all_design(sch_1):ins319897@project_worklib.\rc0402fr-0747kl_r22.normal\(chips)!RC0402FR-0747KL_R22_R0402_47K!!!F93!!!!!!!!!!
S!+3V3!R22!2!@\imx6 rex_v1i1\.all_design(sch_1):ins319897@project_worklib.\rc0402fr-0747kl_r22.normal\(chips)!RC0402FR-0747KL_R22_R0402_47K!!!F93!!!!!!!!!!
S!+1V1_VDDSOC_CAP!R23!1!@\imx6 rex_v1i1\.all_design(sch_1):ins319853@project_worklib.\rc0402jr-070rl_r23.normal\(chips)!RC0402JR-070RL_R23_R0402_0R!!!F92!!!!!!!!!!
S!+HDMI_VP!R23!2!@\imx6 rex_v1i1\.all_design(sch_1):ins319853@project_worklib.\rc0402jr-070rl_r23.normal\(chips)!RC0402JR-070RL_R23_R0402_0R!!!F92!!!!!!!!!!
S!HDMI_DDC!R24!1!@\imx6 rex_v1i1\.all_design(sch_1):ins319791@project_worklib.\rc0402jr-070rl_r24.normal\(chips)!RC0402JR-070RL_R24_R0402_0R!!!F91!!!!!!!!!!
S!HDMI_CEC_IN!R24!2!@\imx6 rex_v1i1\.all_design(sch_1):ins319791@project_worklib.\rc0402jr-070rl_r24.normal\(chips)!RC0402JR-070RL_R24_R0402_0R!!!F91!!!!!!!!!!
S!HDMI_CEC!R25!1!@\imx6 rex_v1i1\.all_design(sch_1):ins320379@project_worklib.\rc0402jr-070rl_r25.normal\(chips)!RC0402JR-070RL_R25_R0402_0R!!!F90!!!!!!!!!!
S!HDMI_CEC_IN!R25!2!@\imx6 rex_v1i1\.all_design(sch_1):ins320379@project_worklib.\rc0402jr-070rl_r25.normal\(chips)!RC0402JR-070RL_R25_R0402_0R!!!F90!!!!!!!!!!
S!GND!R26!1!@\imx6 rex_v1i1\.all_design(sch_1):ins320069@project_worklib.\rc0402jr-070rl_r26.normal\(chips)!RC0402JR-070RL_R26_R0402_0R!!!F89!!!!!!!!!!
S!HDMI_DDC!R26!2!@\imx6 rex_v1i1\.all_design(sch_1):ins320069@project_worklib.\rc0402jr-070rl_r26.normal\(chips)!RC0402JR-070RL_R26_R0402_0R!!!F89!!!!!!!!!!
S!+2V5!R27!1!@\imx6 rex_v1i1\.all_design(sch_1):ins320313@project_worklib.\rc0402jr-070rl_r27.normal\(chips)!RC0402JR-070RL_R27_R0402_0R!!!F88!!!!!!!!!!
S!+HDMI_VPH!R27!2!@\imx6 rex_v1i1\.all_design(sch_1):ins320313@project_worklib.\rc0402jr-070rl_r27.normal\(chips)!RC0402JR-070RL_R27_R0402_0R!!!F88!!!!!!!!!!
S!I2C2_SCL!R28!1!@\imx6 rex_v1i1\.all_design(sch_1):ins320335@project_worklib.\rmcf0402ft4k99_r28.normal\(chips)!RMCF0402FT4K99_R28_R0402_4K99!!!F87!!!!!!!!!!
S!+3V3!R28!2!@\imx6 rex_v1i1\.all_design(sch_1):ins320335@project_worklib.\rmcf0402ft4k99_r28.normal\(chips)!RMCF0402FT4K99_R28_R0402_4K99!!!F87!!!!!!!!!!
S!I2C2_SDA!R29!1!@\imx6 rex_v1i1\.all_design(sch_1):ins320025@project_worklib.\rmcf0402ft4k99_r29.normal\(chips)!RMCF0402FT4K99_R29_R0402_4K99!!!F86!!!!!!!!!!
S!+3V3!R29!2!@\imx6 rex_v1i1\.all_design(sch_1):ins320025@project_worklib.\rmcf0402ft4k99_r29.normal\(chips)!RMCF0402FT4K99_R29_R0402_4K99!!!F86!!!!!!!!!!
S!DRAM_CLK1_N!R3!1!@\imx6 rex_v1i1\.all_design(sch_1):ins315886@project_worklib.\crcw0402200rfked_r3.normal\(chips)!CRCW0402200RFKED_R3_R0402_200R!!!F85!!!!!!!!!!
S!DRAM_CLK1_P!R3!2!@\imx6 rex_v1i1\.all_design(sch_1):ins315886@project_worklib.\crcw0402200rfked_r3.normal\(chips)!CRCW0402200RFKED_R3_R0402_200R!!!F85!!!!!!!!!!
S!GND!R30!1!@\imx6 rex_v1i1\.all_design(sch_1):ins319831@project_worklib.\erj-2rkf1601x_r30.normal\(chips)!ERJ-2RKF1601X_R30_R0402_1K6!!!F84!!!!!!!!!!
S!HDMI_RESREF!R30!2!@\imx6 rex_v1i1\.all_design(sch_1):ins319831@project_worklib.\erj-2rkf1601x_r30.normal\(chips)!ERJ-2RKF1601X_R30_R0402_1K6!!!F84!!!!!!!!!!
S!I2C3_SCL!R31!1!@\imx6 rex_v1i1\.all_design(sch_1):ins320401@project_worklib.\rmcf0402ft4k99_r31.normal\(chips)!RMCF0402FT4K99_R31_R0402_4K99!!!F83!!!!!!!!!!
S!+3V3!R31!2!@\imx6 rex_v1i1\.all_design(sch_1):ins320401@project_worklib.\rmcf0402ft4k99_r31.normal\(chips)!RMCF0402FT4K99_R31_R0402_4K99!!!F83!!!!!!!!!!
S!I2C3_SDA!R32!1!@\imx6 rex_v1i1\.all_design(sch_1):ins320205@project_worklib.\rmcf0402ft4k99_r32.normal\(chips)!RMCF0402FT4K99_R32_R0402_4K99!!!F82!!!!!!!!!!
S!+3V3!R32!2!@\imx6 rex_v1i1\.all_design(sch_1):ins320205@project_worklib.\rmcf0402ft4k99_r32.normal\(chips)!RMCF0402FT4K99_R32_R0402_4K99!!!F82!!!!!!!!!!
S!+2V5!R34!1!@\imx6 rex_v1i1\.all_design(sch_1):ins320003@project_worklib.\rc0402jr-070rl_r34.normal\(chips)!RC0402JR-070RL_R34_R0402_0R!!!F81!!!!!!!!!!
S!+LVDS_2V5!R34!2!@\imx6 rex_v1i1\.all_design(sch_1):ins320003@project_worklib.\rc0402jr-070rl_r34.normal\(chips)!RC0402JR-070RL_R34_R0402_0R!!!F81!!!!!!!!!!
S!RGMII_R_TXCLK!R35!1!@\imx6 rex_v1i1\.all_design(sch_1):ins321186@project_worklib.\rc0402fr-0722rl_r35.normal\(chips)!RC0402FR-0722RL_R35_R0402_22R!!!F80!!!!!!!!!!
S!RGMII_TXCLK!R35!2!@\imx6 rex_v1i1\.all_design(sch_1):ins321186@project_worklib.\rc0402fr-0722rl_r35.normal\(chips)!RC0402FR-0722RL_R35_R0402_22R!!!F80!!!!!!!!!!
S!ENET_REF_CLK_R!R36!1!@\imx6 rex_v1i1\.all_design(sch_1):ins333001@project_worklib.\rc0402fr-0722rl_r36.normal\(chips)!RC0402FR-0722RL_R36_R0402_22R!!!F79!!!!!!!!!!
S!ENET_REF_CLK!R36!2!@\imx6 rex_v1i1\.all_design(sch_1):ins333001@project_worklib.\rc0402fr-0722rl_r36.normal\(chips)!RC0402FR-0722RL_R36_R0402_22R!!!F79!!!!!!!!!!
S!CPU_XTALI!R37!1!@\imx6 rex_v1i1\.all_design(sch_1):ins325038@project_worklib.\crcw04022m20fked_r37.normal\(chips)!CRCW04022M20FKED_R37_R0402_2M2!!!F78!!!!!!!!!!
S!GND!R37!2!@\imx6 rex_v1i1\.all_design(sch_1):ins325038@project_worklib.\crcw04022m20fked_r37.normal\(chips)!CRCW04022M20FKED_R37_R0402_2M2!!!F78!!!!!!!!!!
S!GND!R4!1!@\imx6 rex_v1i1\.all_design(sch_1):ins316148@project_worklib.\rmcf0402ft240r_r4.normal\(chips)!RMCF0402FT240R_R4_R0402_240R!!!F77!!!!!!!!!!
S!DRAM0_ZQ!R4!2!@\imx6 rex_v1i1\.all_design(sch_1):ins316148@project_worklib.\rmcf0402ft240r_r4.normal\(chips)!RMCF0402FT240R_R4_R0402_240R!!!F77!!!!!!!!!!
S!I2C4_SDA!R44!1!@\imx6 rex_v1i1\.all_design(sch_1):ins322127@project_worklib.\rmcf0402ft4k99_r44.normal\(chips)!RMCF0402FT4K99_R44_R0402_4K99!!!F76!!!!!!!!!!
S!+3V3!R44!2!@\imx6 rex_v1i1\.all_design(sch_1):ins322127@project_worklib.\rmcf0402ft4k99_r44.normal\(chips)!RMCF0402FT4K99_R44_R0402_4K99!!!F76!!!!!!!!!!
S!I2C4_SCL!R45!1!@\imx6 rex_v1i1\.all_design(sch_1):ins322171@project_worklib.\rmcf0402ft4k99_r45.normal\(chips)!RMCF0402FT4K99_R45_R0402_4K99!!!F75!!!!!!!!!!
S!+3V3!R45!2!@\imx6 rex_v1i1\.all_design(sch_1):ins322171@project_worklib.\rmcf0402ft4k99_r45.normal\(chips)!RMCF0402FT4K99_R45_R0402_4K99!!!F75!!!!!!!!!!
S!I2C1_SDA!R46!1!@\imx6 rex_v1i1\.all_design(sch_1):ins323235@project_worklib.\rmcf0402ft4k99_r46.normal\(chips)!RMCF0402FT4K99_R46_R0402_4K99!!!F74!!!!!!!!!!
S!+3V3!R46!2!@\imx6 rex_v1i1\.all_design(sch_1):ins323235@project_worklib.\rmcf0402ft4k99_r46.normal\(chips)!RMCF0402FT4K99_R46_R0402_4K99!!!F74!!!!!!!!!!
S!I2C1_SCL!R47!1!@\imx6 rex_v1i1\.all_design(sch_1):ins323257@project_worklib.\rmcf0402ft4k99_r47.normal\(chips)!RMCF0402FT4K99_R47_R0402_4K99!!!F73!!!!!!!!!!
S!+3V3!R47!2!@\imx6 rex_v1i1\.all_design(sch_1):ins323257@project_worklib.\rmcf0402ft4k99_r47.normal\(chips)!RMCF0402FT4K99_R47_R0402_4K99!!!F73!!!!!!!!!!
S!GND!R5!1!@\imx6 rex_v1i1\.all_design(sch_1):ins312986@project_worklib.\rmcf0402ft240r_r5.normal\(chips)!RMCF0402FT240R_R5_R0402_240R!!!F72!!!!!!!!!!
S!DRAM1_ZQ!R5!2!@\imx6 rex_v1i1\.all_design(sch_1):ins312986@project_worklib.\rmcf0402ft240r_r5.normal\(chips)!RMCF0402FT240R_R5_R0402_240R!!!F72!!!!!!!!!!
S!SD3_CLK_R!R50!1!@\imx6 rex_v1i1\.all_design(sch_1):ins321951@project_worklib.\rc0402fr-0722rl_r50.normal\(chips)!RC0402FR-0722RL_R50_R0402_22R!!!F71!!!!!!!!!!
S!SD3_CLK!R50!2!@\imx6 rex_v1i1\.all_design(sch_1):ins321951@project_worklib.\rc0402fr-0722rl_r50.normal\(chips)!RC0402FR-0722RL_R50_R0402_22R!!!F71!!!!!!!!!!
S!RSTOUTN_R!R51!1!@\imx6 rex_v1i1\.all_design(sch_1):ins323962@project_worklib.\rc0402jr-070rl_r51.normal\(chips)!RC0402JR-070RL_R51_R0402_0R!!!F70!!!!!!!!!!
S!RSTOUTN!R51!2!@\imx6 rex_v1i1\.all_design(sch_1):ins323962@project_worklib.\rc0402jr-070rl_r51.normal\(chips)!RC0402JR-070RL_R51_R0402_0R!!!F70!!!!!!!!!!
S!SD2_CMD_R!R52!1!@\imx6 rex_v1i1\.all_design(sch_1):ins322365@project_worklib.\rc0402fr-0722rl_r52.normal\(chips)!RC0402FR-0722RL_R52_R0402_22R!!!F69!!!!!!!!!!
S!SD2_CMD!R52!2!@\imx6 rex_v1i1\.all_design(sch_1):ins322365@project_worklib.\rc0402fr-0722rl_r52.normal\(chips)!RC0402FR-0722RL_R52_R0402_22R!!!F69!!!!!!!!!!
S!CPU_XTALI!R53!1!@\imx6 rex_v1i1\.all_design(sch_1):ins323984@project_worklib.\crcw040210m0fked_r53.normal\(chips)!CRCW040210M0FKED_R53_R0402_10M!!!F68!!!!!!!!!!
S!CPU_XTALO!R53!2!@\imx6 rex_v1i1\.all_design(sch_1):ins323984@project_worklib.\crcw040210m0fked_r53.normal\(chips)!CRCW040210M0FKED_R53_R0402_10M!!!F68!!!!!!!!!!
S!RTC_XTALI!R54!1!@\imx6 rex_v1i1\.all_design(sch_1):ins324026@project_worklib.\crcw040210m0fked_r54.normal\(chips)!CRCW040210M0FKED_R54_R0402_10M!!!F67!!!!!!!!!!
S!RTC_XTALO!R54!2!@\imx6 rex_v1i1\.all_design(sch_1):ins324026@project_worklib.\crcw040210m0fked_r54.normal\(chips)!CRCW040210M0FKED_R54_R0402_10M!!!F67!!!!!!!!!!
S!TAMPER!R55!1!@\imx6 rex_v1i1\.all_design(sch_1):ins324502@project_worklib.\rmcf0402ft4k99_r55.normal\(chips)!RMCF0402FT4K99_R55_R0402_4K99!!!F66!!!!!!!!!!
S!+3V0_ALWAYS!R55!2!@\imx6 rex_v1i1\.all_design(sch_1):ins324502@project_worklib.\rmcf0402ft4k99_r55.normal\(chips)!RMCF0402FT4K99_R55_R0402_4K99!!!F66!!!!!!!!!!
S!GND!R56!1!@\imx6 rex_v1i1\.all_design(sch_1):ins324110@project_worklib.\rmcf0402ft4k99_r56.normal\(chips)!RMCF0402FT4K99_R56_R0402_4K99!!!F65!!!!!!!!!!
S!TEST_MODE!R56!2!@\imx6 rex_v1i1\.all_design(sch_1):ins324110@project_worklib.\rmcf0402ft4k99_r56.normal\(chips)!RMCF0402FT4K99_R56_R0402_4K99!!!F65!!!!!!!!!!
S!SENSE_1V5!R59!1!@\imx6 rex_v1i1\.all_design(sch_1):ins324674@project_worklib.\rmcf0402ft4k99_r59.normal\(chips)!RMCF0402FT4K99_R59_R0402_4K99!!!F64!!!!!!!!!!
S!+1V5_DDR!R59!2!@\imx6 rex_v1i1\.all_design(sch_1):ins324674@project_worklib.\rmcf0402ft4k99_r59.normal\(chips)!RMCF0402FT4K99_R59_R0402_4K99!!!F64!!!!!!!!!!
S!GND!R61!1!@\imx6 rex_v1i1\.all_design(sch_1):ins323918@project_worklib.\rc0402fr-071kl_r61.normal\(chips)!RC0402FR-071KL_R61_R0402_1K!!!F63!!!!!!!!!!
S!JTAG_MOD!R61!2!@\imx6 rex_v1i1\.all_design(sch_1):ins323918@project_worklib.\rc0402fr-071kl_r61.normal\(chips)!RC0402FR-071KL_R61_R0402_1K!!!F63!!!!!!!!!!
S!RGMII_RSTN_R!R65!1!@\imx6 rex_v1i1\.all_design(sch_1):ins324756@project_worklib.\rc0402jr-070rl_r65.normal\(chips)!RC0402JR-070RL_R65_R0402_0R!!!F62!!!!!!!!!!
S!RGMII_RSTN!R65!2!@\imx6 rex_v1i1\.all_design(sch_1):ins324756@project_worklib.\rc0402jr-070rl_r65.normal\(chips)!RC0402JR-070RL_R65_R0402_0R!!!F62!!!!!!!!!!
S!SD2_CLK_R!R66!1!@\imx6 rex_v1i1\.all_design(sch_1):ins322459@project_worklib.\rc0402fr-0722rl_r66.normal\(chips)!RC0402FR-0722RL_R66_R0402_22R!!!F61!!!!!!!!!!
S!SD2_CLK!R66!2!@\imx6 rex_v1i1\.all_design(sch_1):ins322459@project_worklib.\rc0402fr-0722rl_r66.normal\(chips)!RC0402FR-0722RL_R66_R0402_22R!!!F61!!!!!!!!!!
S!POR_BN!R70!1!@\imx6 rex_v1i1\.all_design(sch_1):ins325060@project_worklib.\rc0402jr-070rl_r70.normal\(chips)!RC0402JR-070RL_R70_R0402_0R!!!F60!!!!!!!!!!
S!RSTOUTN!R70!2!@\imx6 rex_v1i1\.all_design(sch_1):ins325060@project_worklib.\rc0402jr-070rl_r70.normal\(chips)!RC0402JR-070RL_R70_R0402_0R!!!F60!!!!!!!!!!
S!WD_OUT!R71!1!@\imx6 rex_v1i1\.all_design(sch_1):ins324460@project_worklib.\rc0402jr-070rl_r71.normal\(chips)!RC0402JR-070RL_R71_R0402_0R!!!F59!!!!!!!!!!
S!WD_OUT_R!R71!2!@\imx6 rex_v1i1\.all_design(sch_1):ins324460@project_worklib.\rc0402jr-070rl_r71.normal\(chips)!RC0402JR-070RL_R71_R0402_0R!!!F59!!!!!!!!!!
S!AUD3_TXC_R!R72!1!@\imx6 rex_v1i1\.all_design(sch_1):ins323105@project_worklib.\rc0402fr-0722rl_r72.normal\(chips)!RC0402FR-0722RL_R72_R0402_22R!!!F58!!!!!!!!!!
S!AUD3_TXC!R72!2!@\imx6 rex_v1i1\.all_design(sch_1):ins323105@project_worklib.\rc0402fr-0722rl_r72.normal\(chips)!RC0402FR-0722RL_R72_R0402_22R!!!F58!!!!!!!!!!
S!PMIC_ON_REQ!R73!1!@\imx6 rex_v1i1\.all_design(sch_1):ins324482@project_worklib.\rmcf0402ft100k_r73.normal\(chips)!RMCF0402FT100K_R73_R0402_100K!!!F57!!!!!!!!!!
S!+3V0_ALWAYS!R73!2!@\imx6 rex_v1i1\.all_design(sch_1):ins324482@project_worklib.\rmcf0402ft100k_r73.normal\(chips)!RMCF0402FT100K_R73_R0402_100K!!!F57!!!!!!!!!!
S!+NVCC_ENET!R74!1!@\imx6 rex_v1i1\.all_design(sch_1):ins327798@project_worklib.\rc0402jr-070rl_r74.normal\(chips)!RC0402JR-070RL_R74_R0402_0R!!!F56!!!!!!!!!!
S!+2V5!R74!2!@\imx6 rex_v1i1\.all_design(sch_1):ins327798@project_worklib.\rc0402jr-070rl_r74.normal\(chips)!RC0402JR-070RL_R74_R0402_0R!!!F56!!!!!!!!!!
S!+NVCC_CSI!R76!1!@\imx6 rex_v1i1\.all_design(sch_1):ins329534@project_worklib.\rc0402jr-070rl_r76.normal\(chips)!RC0402JR-070RL_R76_R0402_0R!!!F55!!!!!!!!!!
S!+3V3!R76!2!@\imx6 rex_v1i1\.all_design(sch_1):ins329534@project_worklib.\rc0402jr-070rl_r76.normal\(chips)!RC0402JR-070RL_R76_R0402_0R!!!F55!!!!!!!!!!
S!+1V375!R77!1!@\imx6 rex_v1i1\.all_design(sch_1):ins329704@project_worklib.\crcw04022r20fked_r77.normal\(chips)!CRCW04022R20FKED_R77_R0402_2R2!!!F54!!!!!!!!!!
S!+1V1_NVCC_PLL_OUT!R77!2!@\imx6 rex_v1i1\.all_design(sch_1):ins329704@project_worklib.\crcw04022r20fked_r77.normal\(chips)!CRCW04022R20FKED_R77_R0402_2R2!!!F54!!!!!!!!!!
S!+NVCC_MIPI!R78!1!@\imx6 rex_v1i1\.all_design(sch_1):ins327628@project_worklib.\rc0402jr-070rl_r78.normal\(chips)!RC0402JR-070RL_R78_R0402_0R!!!F53!!!!!!!!!!
S!+2V5!R78!2!@\imx6 rex_v1i1\.all_design(sch_1):ins327628@project_worklib.\rc0402jr-070rl_r78.normal\(chips)!RC0402JR-070RL_R78_R0402_0R!!!F53!!!!!!!!!!
S!GND!R8!1!@\imx6 rex_v1i1\.all_design(sch_1):ins314102@project_worklib.\rmcf0402ft240r_r8.normal\(chips)!RMCF0402FT240R_R8_R0402_240R!!!F52!!!!!!!!!!
S!DRAM2_ZQ!R8!2!@\imx6 rex_v1i1\.all_design(sch_1):ins314102@project_worklib.\rmcf0402ft240r_r8.normal\(chips)!RMCF0402FT240R_R8_R0402_240R!!!F52!!!!!!!!!!
S!+NVCC_RGMII!R80!1!@\imx6 rex_v1i1\.all_design(sch_1):ins327970@project_worklib.\rc0402jr-070rl_r80.normal\(chips)!RC0402JR-070RL_R80_R0402_0R!!!F51!!!!!!!!!!
S!+2V5!R80!2!@\imx6 rex_v1i1\.all_design(sch_1):ins327970@project_worklib.\rc0402jr-070rl_r80.normal\(chips)!RC0402JR-070RL_R80_R0402_0R!!!F51!!!!!!!!!!
S!LED2!R81!1!@\imx6 rex_v1i1\.all_design(sch_1):ins332935@project_worklib.\rc0402fr-07220rl_r81.normal\(chips)!RC0402FR-07220RL_R81_R0402_220R!!!F50!!!!!!!!!!
S!ENET_LED_LINK!R81!2!@\imx6 rex_v1i1\.all_design(sch_1):ins332935@project_worklib.\rc0402fr-07220rl_r81.normal\(chips)!RC0402FR-07220RL_R81_R0402_220R!!!F50!!!!!!!!!!
S!LED1!R82!1!@\imx6 rex_v1i1\.all_design(sch_1):ins332355@project_worklib.\rc0402fr-07220rl_r82.normal\(chips)!RC0402FR-07220RL_R82_R0402_220R!!!F49!!!!!!!!!!
S!ENET_LED_RX!R82!2!@\imx6 rex_v1i1\.all_design(sch_1):ins332355@project_worklib.\rc0402fr-07220rl_r82.normal\(chips)!RC0402FR-07220RL_R82_R0402_220R!!!F49!!!!!!!!!!
S!RGMII_RXCLK!R83!1!@\imx6 rex_v1i1\.all_design(sch_1):ins332575@project_worklib.\rc0402fr-0722rl_r83.normal\(chips)!RC0402FR-0722RL_R83_R0402_22R!!!F48!!!!!!!!!!
S!RGMII_R_RXCLK!R83!2!@\imx6 rex_v1i1\.all_design(sch_1):ins332575@project_worklib.\rc0402fr-0722rl_r83.normal\(chips)!RC0402FR-0722RL_R83_R0402_22R!!!F48!!!!!!!!!!
S!ETH_ISET!R84!1!@\imx6 rex_v1i1\.all_design(sch_1):ins333377@project_worklib.\rmcf0402ft4k99_r84.normal\(chips)!RMCF0402FT4K99_R84_R0402_4K99!!!F47!!!!!!!!!!
S!GND!R84!2!@\imx6 rex_v1i1\.all_design(sch_1):ins333377@project_worklib.\rmcf0402ft4k99_r84.normal\(chips)!RMCF0402FT4K99_R84_R0402_4K99!!!F47!!!!!!!!!!
S!RGMII_MDC!R85!1!@\imx6 rex_v1i1\.all_design(sch_1):ins333597@project_worklib.\rc0402fr-0722rl_r85.normal\(chips)!RC0402FR-0722RL_R85_R0402_22R!!!F46!!!!!!!!!!
S!RGMII_R_MDC!R85!2!@\imx6 rex_v1i1\.all_design(sch_1):ins333597@project_worklib.\rc0402fr-0722rl_r85.normal\(chips)!RC0402FR-0722RL_R85_R0402_22R!!!F46!!!!!!!!!!
S!RGMII_MDIO!R86!1!@\imx6 rex_v1i1\.all_design(sch_1):ins332869@project_worklib.\rc0402fr-0722rl_r86.normal\(chips)!RC0402FR-0722RL_R86_R0402_22R!!!F45!!!!!!!!!!
S!RGMII_R_MDIO!R86!2!@\imx6 rex_v1i1\.all_design(sch_1):ins332869@project_worklib.\rc0402fr-0722rl_r86.normal\(chips)!RC0402FR-0722RL_R86_R0402_22R!!!F45!!!!!!!!!!
S!RGMII_MDC!R87!1!@\imx6 rex_v1i1\.all_design(sch_1):ins333071@project_worklib.\rmcf0402ft4k99_r87.normal\(chips)!RMCF0402FT4K99_R87_R0402_4K99!!!F44!!!!!!!!!!
S!+2V5_ETH_DVDDH!R87!2!@\imx6 rex_v1i1\.all_design(sch_1):ins333071@project_worklib.\rmcf0402ft4k99_r87.normal\(chips)!RMCF0402FT4K99_R87_R0402_4K99!!!F44!!!!!!!!!!
S!RGMII_INT_R!R88!1!@\imx6 rex_v1i1\.all_design(sch_1):ins321368@project_worklib.\rc0402jr-070rl_r88.normal\(chips)!RC0402JR-070RL_R88_R0402_0R!!!F43!!!!!!!!!!
S!RGMII_INT!R88!2!@\imx6 rex_v1i1\.all_design(sch_1):ins321368@project_worklib.\rc0402jr-070rl_r88.normal\(chips)!RC0402JR-070RL_R88_R0402_0R!!!F43!!!!!!!!!!
S!RGMII_INT!R89!1!@\imx6 rex_v1i1\.all_design(sch_1):ins332289@project_worklib.\rmcf0402ft4k99_r89.normal\(chips)!RMCF0402FT4K99_R89_R0402_4K99!!!F42!!!!!!!!!!
S!+2V5_ETH_DVDDH!R89!2!@\imx6 rex_v1i1\.all_design(sch_1):ins332289@project_worklib.\rmcf0402ft4k99_r89.normal\(chips)!RMCF0402FT4K99_R89_R0402_4K99!!!F42!!!!!!!!!!
S!GND!R9!1!@\imx6 rex_v1i1\.all_design(sch_1):ins313166@project_worklib.\rmcf0402ft240r_r9.normal\(chips)!RMCF0402FT240R_R9_R0402_240R!!!F41!!!!!!!!!!
S!DRAM3_ZQ!R9!2!@\imx6 rex_v1i1\.all_design(sch_1):ins313166@project_worklib.\rmcf0402ft240r_r9.normal\(chips)!RMCF0402FT240R_R9_R0402_240R!!!F41!!!!!!!!!!
S!JTAG_TDI_R!R90!1!@\imx6 rex_v1i1\.all_design(sch_1):ins324588@project_worklib.\rc0402fr-0722rl_r90.normal\(chips)!RC0402FR-0722RL_R90_R0402_22R!!!F40!!!!!!!!!!
S!JTAG_TDI!R90!2!@\imx6 rex_v1i1\.all_design(sch_1):ins324588@project_worklib.\rc0402fr-0722rl_r90.normal\(chips)!RC0402FR-0722RL_R90_R0402_22R!!!F40!!!!!!!!!!
S!JTAG_TCK_R!R92!1!@\imx6 rex_v1i1\.all_design(sch_1):ins324154@project_worklib.\rc0402fr-0722rl_r92.normal\(chips)!RC0402FR-0722RL_R92_R0402_22R!!!F39!!!!!!!!!!
S!JTAG_TCK!R92!2!@\imx6 rex_v1i1\.all_design(sch_1):ins324154@project_worklib.\rc0402fr-0722rl_r92.normal\(chips)!RC0402FR-0722RL_R92_R0402_22R!!!F39!!!!!!!!!!
S!POK_3V0_SNVS!R93!1!@\imx6 rex_v1i1\.all_design(sch_1):ins336053@project_worklib.\rc0402jr-070rl_r93.normal\(chips)!RC0402JR-070RL_R93_R0402_0R!!!F38!!!!!!!!!!
S!EN_1V375!R93!2!@\imx6 rex_v1i1\.all_design(sch_1):ins336053@project_worklib.\rc0402jr-070rl_r93.normal\(chips)!RC0402JR-070RL_R93_R0402_0R!!!F38!!!!!!!!!!
S!GND!R99!1!@\imx6 rex_v1i1\.all_design(sch_1):ins332201@project_worklib.\rc0402fr-071kl_r99.normal\(chips)!RC0402FR-071KL_R99_R0402_1K!!!F37!!!!!!!!!!
S!ENET_REF_CLK_R!R99!2!@\imx6 rex_v1i1\.all_design(sch_1):ins332201@project_worklib.\rc0402fr-071kl_r99.normal\(chips)!RC0402FR-071KL_R99_R0402_1K!!!F37!!!!!!!!!!
S!GND!TP10!1!@\imx6 rex_v1i1\.all_design(sch_1):ins339832@project_worklib.\tp_25milc_tp10.normal\(chips)!TP_25MILC_TP10_TP_25C_TP_25MILC_TP10!!!F36!!!!!!!!!!
S!+3V0_ALWAYS!TP11!1!@\imx6 rex_v1i1\.all_design(sch_1):ins336883@project_worklib.\tp_25milc_tp11.normal\(chips)!TP_25MILC_TP11_TP_25C_TP_25MILC_TP11!!!F35!!!!!!!!!!
S!PMIC_STBY_REQ!TP3!1!@\imx6 rex_v1i1\.all_design(sch_1):ins324092@project_worklib.\tp_25milc_tp3.normal\(chips)!TP_25MILC_TP3_TP_25C_TP_25MILC_TP3!!!F34!!!!!!!!!!
S!+1V2_ETH!TP5!1!@\imx6 rex_v1i1\.all_design(sch_1):ins332099@project_worklib.\tp_25milc_tp5.normal\(chips)!TP_25MILC_TP5_TP_25C_TP_25MILC_TP5!!!F33!!!!!!!!!!
S!N01413!TP6!1!@\imx6 rex_v1i1\.all_design(sch_1):ins335921@project_worklib.\tp_25milc_tp6.normal\(chips)!TP_25MILC_TP6_TP_25C_TP_25MILC_TP6!!!F32!!!!!!!!!!
S!+1V375!TP7!1!@\imx6 rex_v1i1\.all_design(sch_1):ins336545@project_worklib.\tp_25milc_tp7.normal\(chips)!TP_25MILC_TP7_TP_25C_TP_25MILC_TP7!!!F31!!!!!!!!!!
S!+2V5!TP8!1!@\imx6 rex_v1i1\.all_design(sch_1):ins339260@project_worklib.\tp_25milc_tp8.normal\(chips)!TP_25MILC_TP8_TP_25C_TP_25MILC_TP8!!!F30!!!!!!!!!!
S!+1V5_DDR!TP9!1!@\imx6 rex_v1i1\.all_design(sch_1):ins338702@project_worklib.\tp_25milc_tp9.normal\(chips)!TP_25MILC_TP9_TP_25C_TP_25MILC_TP9!!!F29!!!!!!!!!!
S!BOARD_VARIANT_1!U1!H25!@\imx6 rex_v1i1\.all_design(sch_1):ins324832@project_worklib.\mcimx6q5eym10ac_u1a.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F28!!!!!!!!!!
S!BOARD_VARIANT_0!U1!G24!@\imx6 rex_v1i1\.all_design(sch_1):ins324832@project_worklib.\mcimx6q5eym10ac_u1a.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F28!!!!!!!!!!
S!RSTOUTN_R!U1!H19!@\imx6 rex_v1i1\.all_design(sch_1):ins324832@project_worklib.\mcimx6q5eym10ac_u1a.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F28!!!!!!!!!!
S!PMIC_STBY_REQ!U1!F11!@\imx6 rex_v1i1\.all_design(sch_1):ins324832@project_worklib.\mcimx6q5eym10ac_u1a.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F28!!!!!!!!!!
S!RGMII_RSTN_R!U1!U21!@\imx6 rex_v1i1\.all_design(sch_1):ins324832@project_worklib.\mcimx6q5eym10ac_u1a.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F28!!!!!!!!!!
S!USER_LED!U1!T1!@\imx6 rex_v1i1\.all_design(sch_1):ins324832@project_worklib.\mcimx6q5eym10ac_u1a.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F28!!!!!!!!!!
S!WD_OUT!U1!R22!@\imx6 rex_v1i1\.all_design(sch_1):ins324832@project_worklib.\mcimx6q5eym10ac_u1a.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F28!!!!!!!!!!
S!JTAG_MOD!U1!H6!@\imx6 rex_v1i1\.all_design(sch_1):ins324832@project_worklib.\mcimx6q5eym10ac_u1a.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F28!!!!!!!!!!
S!JTAG_TCK_R!U1!H5!@\imx6 rex_v1i1\.all_design(sch_1):ins324832@project_worklib.\mcimx6q5eym10ac_u1a.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F28!!!!!!!!!!
S!JTAG_TDI_R!U1!G5!@\imx6 rex_v1i1\.all_design(sch_1):ins324832@project_worklib.\mcimx6q5eym10ac_u1a.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F28!!!!!!!!!!
S!JTAG_TDO_R!U1!G6!@\imx6 rex_v1i1\.all_design(sch_1):ins324832@project_worklib.\mcimx6q5eym10ac_u1a.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F28!!!!!!!!!!
S!JTAG_TMS!U1!C3!@\imx6 rex_v1i1\.all_design(sch_1):ins324832@project_worklib.\mcimx6q5eym10ac_u1a.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F28!!!!!!!!!!
S!JTAG_NTRST!U1!C2!@\imx6 rex_v1i1\.all_design(sch_1):ins324832@project_worklib.\mcimx6q5eym10ac_u1a.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F28!!!!!!!!!!
S!PMIC_ON_REQ!U1!D11!@\imx6 rex_v1i1\.all_design(sch_1):ins324832@project_worklib.\mcimx6q5eym10ac_u1a.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F28!!!!!!!!!!
S!TAMPER!U1!E11!@\imx6 rex_v1i1\.all_design(sch_1):ins324832@project_worklib.\mcimx6q5eym10ac_u1a.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F28!!!!!!!!!!
S!BOOT_MODE0!U1!C12!@\imx6 rex_v1i1\.all_design(sch_1):ins324832@project_worklib.\mcimx6q5eym10ac_u1a.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F28!!!!!!!!!!
S!BOOT_MODE1!U1!F12!@\imx6 rex_v1i1\.all_design(sch_1):ins324832@project_worklib.\mcimx6q5eym10ac_u1a.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F28!!!!!!!!!!
S!ON_OFF!U1!D12!@\imx6 rex_v1i1\.all_design(sch_1):ins324832@project_worklib.\mcimx6q5eym10ac_u1a.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F28!!!!!!!!!!
S!TEST_MODE!U1!E12!@\imx6 rex_v1i1\.all_design(sch_1):ins324832@project_worklib.\mcimx6q5eym10ac_u1a.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F28!!!!!!!!!!
S!!U1!C5!@\imx6 rex_v1i1\.all_design(sch_1):ins324832@project_worklib.\mcimx6q5eym10ac_u1a.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F28!!!!!!!!!!
S!!U1!D5!@\imx6 rex_v1i1\.all_design(sch_1):ins324832@project_worklib.\mcimx6q5eym10ac_u1a.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F28!!!!!!!!!!
S!RTC_XTALI!U1!D9!@\imx6 rex_v1i1\.all_design(sch_1):ins324832@project_worklib.\mcimx6q5eym10ac_u1a.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F28!!!!!!!!!!
S!RTC_XTALO!U1!C9!@\imx6 rex_v1i1\.all_design(sch_1):ins324832@project_worklib.\mcimx6q5eym10ac_u1a.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F28!!!!!!!!!!
S!CPU_XTALI!U1!A7!@\imx6 rex_v1i1\.all_design(sch_1):ins324832@project_worklib.\mcimx6q5eym10ac_u1a.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F28!!!!!!!!!!
S!CPU_XTALO!U1!B7!@\imx6 rex_v1i1\.all_design(sch_1):ins324832@project_worklib.\mcimx6q5eym10ac_u1a.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F28!!!!!!!!!!
S!POR_BN!U1!C11!@\imx6 rex_v1i1\.all_design(sch_1):ins324832@project_worklib.\mcimx6q5eym10ac_u1a.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F28!!!!!!!!!!
S!GND!U1!A5!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!A13!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!AA7!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!W13!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!W15!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!W16!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!W17!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!W18!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!W19!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!Y5!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!Y24!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!AB24!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!AB3!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!AD10!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!AD13!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!AD16!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!AD19!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!AD22!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!AD4!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!AD7!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!A25!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!AE1!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!AE25!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!B4!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!C1!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!C10!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!C4!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!C6!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!D3!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!D6!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!D8!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!A4!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!E5!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!E6!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!E7!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!F5!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!F6!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!F7!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!F8!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!G10!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!G19!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!G3!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!A8!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!H12!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!H15!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!H18!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!H8!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!J12!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!J15!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!J18!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!J2!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!J8!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!K10!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!AA10!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!K12!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!K15!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!K18!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!K8!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!L10!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!L12!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!L15!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!L18!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!L2!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!L5!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!AA13!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!L8!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!M10!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!M12!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!M15!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!M18!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!M8!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!N10!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!N15!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!N18!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!N8!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!AA16!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!P10!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!P12!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!P15!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!P18!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!P8!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!R12!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!R15!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!R17!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!R8!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!T11!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!AA19!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!T12!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!T15!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!T17!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!T19!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!T8!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!U11!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!U12!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!U15!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!U17!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!U8!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!AA22!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!U19!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!V8!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!V19!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!W3!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!W7!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!W8!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!W9!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!W10!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!W11!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!W12!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GPANAIO!U1!C8!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!+NVCC_CSI!U1!N7!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!+3V3!U1!K19!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!+3V3!U1!L19!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!+3V3!U1!M19!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!+NVCC_ENET!U1!R19!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!+3V3!U1!P7!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!+3V3!U1!J7!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!+3V3!U1!P19!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!+NVCC_MIPI!U1!K7!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!+3V3!U1!G15!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!+1V1_NVCC_PLL_OUT!U1!E8!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!+NVCC_RGMII!U1!G18!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!+3V3!U1!G16!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!+3V3!U1!G17!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!+3V3!U1!G14!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!+1V2_VDD_ARM_CAP!U1!H11!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!+1V2_VDD_ARM_CAP!U1!J11!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!+1V2_VDD_ARM_CAP!U1!K11!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!+1V2_VDD_ARM_CAP!U1!L11!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!+1V2_VDD_ARM_CAP!U1!M11!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!+1V2_VDD_ARM_CAP!U1!N11!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!+1V2_VDD_ARM_CAP!U1!P11!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!+1V2_VDD_ARM_CAP!U1!R11!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!+1V375!U1!K9!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!+1V375!U1!L9!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!+1V375!U1!M9!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!+1V375!U1!N9!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!+1V375!U1!P9!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!+1V375!U1!R9!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!+1V375!U1!T9!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!+1V375!U1!U9!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!+1V2_VDD_ARM_CAP!U1!H13!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!+1V2_VDD_ARM_CAP!U1!J13!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!+1V2_VDD_ARM_CAP!U1!K13!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!+1V2_VDD_ARM_CAP!U1!L13!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!+1V2_VDD_ARM_CAP!U1!M13!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!+1V2_VDD_ARM_CAP!U1!N13!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!+1V2_VDD_ARM_CAP!U1!P13!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!+1V2_VDD_ARM_CAP!U1!R13!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!+1V375!U1!H14!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!+1V375!U1!J14!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!+1V375!U1!K14!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!+1V375!U1!L14!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!+1V375!U1!M14!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!+1V375!U1!N14!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!+1V375!U1!P14!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!+1V375!U1!R14!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!+2V5_VDDHIGH_VPH!U1!H10!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!+2V5_VDDHIGH_VPH!U1!J10!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!+3V0_ALWAYS!U1!H9!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!+3V0_ALWAYS!U1!J9!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!+VDDPU!U1!H17!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!+VDDPU!U1!J17!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!+VDDPU!U1!K17!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!+VDDPU!U1!L17!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!+VDDPU!U1!M17!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!+VDDPU!U1!N17!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!+VDDPU!U1!P17!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!+1V1_VDDSOC_CAP!U1!R10!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!+1V1_VDDSOC_CAP!U1!T10!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!+1V1_VDDSOC_CAP!U1!T13!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!+1V1_VDDSOC_CAP!U1!T14!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!+1V1_VDDSOC_CAP!U1!U10!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!+1V1_VDDSOC_CAP!U1!U13!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!+1V1_VDDSOC_CAP!U1!U14!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!+1V375_VDDSOC_IN!U1!H16!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!+1V375_VDDSOC_IN!U1!U16!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!+1V375_VDDSOC_IN!U1!J16!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!+1V375_VDDSOC_IN!U1!K16!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!+1V375_VDDSOC_IN!U1!L16!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!+1V375_VDDSOC_IN!U1!M16!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!+1V375_VDDSOC_IN!U1!N16!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!+1V375_VDDSOC_IN!U1!P16!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!+1V375_VDDSOC_IN!U1!R16!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!+1V375_VDDSOC_IN!U1!T16!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!+1V1_VDDSOC_CAP!U1!N12!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!GND!U1!B5!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!+VDD_SNVS_CAP!U1!G9!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!+3V0_ALWAYS!U1!G11!@\imx6 rex_v1i1\.all_design(sch_1):ins328510@project_worklib.\mcimx6q5eym10ac_u1b.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F27!!!!!!!!!!
S!DRAM_A0!U1!AC14!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_A1!U1!AB14!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_A10!U1!AA15!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_A11!U1!AC12!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_A12!U1!AD12!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_A13!U1!AC17!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_A14!U1!AA12!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_A15!U1!Y12!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_A2!U1!AA14!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_A3!U1!Y14!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_A4!U1!W14!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_A5!U1!AE13!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_A6!U1!AC13!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_A7!U1!Y13!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_A8!U1!AB13!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_A9!U1!AE12!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_CAS_B!U1!AE16!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_CS0_B!U1!Y16!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!!U1!AD17!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_D0!U1!AD2!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_D1!U1!AE2!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_D10!U1!AA6!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_D11!U1!AE7!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_D12!U1!AB5!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_D13!U1!AC5!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_D14!U1!AB6!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_D15!U1!AC7!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_D16!U1!AB7!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_D17!U1!AA8!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_D18!U1!AB9!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_D19!U1!Y9!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_D2!U1!AC4!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_D20!U1!Y7!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_D21!U1!Y8!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_D22!U1!AC8!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_D23!U1!AA9!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_D24!U1!AE9!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_D25!U1!Y10!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_D26!U1!AE11!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_D27!U1!AB11!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_D28!U1!AC9!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_D29!U1!AD9!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_D3!U1!AA5!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_D30!U1!AD11!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_D31!U1!AC11!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_D32!U1!AA17!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_D33!U1!AA18!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_D34!U1!AC18!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_D35!U1!AE19!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_D36!U1!Y17!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_D37!U1!Y18!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_D38!U1!AB19!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_D39!U1!AC19!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_D4!U1!AC1!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_D40!U1!Y19!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_D41!U1!AB20!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_D42!U1!AB21!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_D43!U1!AD21!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_D44!U1!Y20!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_D45!U1!AA20!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_D46!U1!AE21!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_D47!U1!AC21!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_D48!U1!AC22!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_D49!U1!AE22!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_D5!U1!AD1!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_D50!U1!AE24!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_D51!U1!AC24!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_D52!U1!AB22!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_D53!U1!AC23!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_D54!U1!AD25!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_D55!U1!AC25!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_D56!U1!AB25!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_D57!U1!AA21!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_D58!U1!Y25!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_D59!U1!Y22!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_D6!U1!AB4!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_D60!U1!AB23!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_D61!U1!AA23!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_D62!U1!Y23!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_D63!U1!W25!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_D7!U1!AE4!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_D8!U1!AD5!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_D9!U1!AE5!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_DQM0!U1!AC3!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_DQM1!U1!AC6!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_DQM2!U1!AB8!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_DQM3!U1!AE10!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_DQM4!U1!AB18!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_DQM5!U1!AC20!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_DQM6!U1!AD24!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_DQM7!U1!Y21!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_RAS_B!U1!AB15!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_RESET_B!U1!Y6!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_SDBA0!U1!AC15!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_SDBA1!U1!Y15!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_SDBA2!U1!AB12!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_SDCKE0!U1!Y11!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!!U1!AA11!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_CLK0_P!U1!AD15!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_CLK1_P!U1!AD14!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_SDODT0!U1!AC16!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!!U1!AB17!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_DQS0_P!U1!AE3!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_DQS1_P!U1!AD6!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_DQS2_P!U1!AD8!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_DQS3_P!U1!AC10!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_DQS4_P!U1!AD18!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_DQS5_P!U1!AD20!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_DQS6_P!U1!AD23!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_DQS7_P!U1!AA25!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_WE_B!U1!AB16!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!+DDR_VREF!U1!AC2!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_CLK0_N!U1!AE15!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_CLK1_N!U1!AE14!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_DQS0_N!U1!AD3!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_DQS1_N!U1!AE6!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_DQS2_N!U1!AE8!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_DQS3_N!U1!AB10!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_DQS4_N!U1!AE18!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_DQS5_N!U1!AE20!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_DQS6_N!U1!AE23!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!DRAM_DQS7_N!U1!AA24!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!+1V5_DDR!U1!R18!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!+1V5_DDR!U1!V16!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!+1V5_DDR!U1!V17!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!+1V5_DDR!U1!V18!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!+1V5_DDR!U1!V9!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!+1V5_DDR!U1!T18!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!+1V5_DDR!U1!U18!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!+1V5_DDR!U1!V10!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!+1V5_DDR!U1!V11!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!+1V5_DDR!U1!V12!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!+1V5_DDR!U1!V13!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!+1V5_DDR!U1!V14!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!+1V5_DDR!U1!V15!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!ZQPAD!U1!AE17!@\imx6 rex_v1i1\.all_design(sch_1):ins314222@project_worklib.\mcimx6q5eym10ac_u1c.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F26!!!!!!!!!!
S!SATA_C_RX_N!U1!A14!@\imx6 rex_v1i1\.all_design(sch_1):ins318747@project_worklib.\mcimx6q5eym10ac_u1d.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F25!!!!!!!!!!
S!SATA_C_RX_P!U1!B14!@\imx6 rex_v1i1\.all_design(sch_1):ins318747@project_worklib.\mcimx6q5eym10ac_u1d.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F25!!!!!!!!!!
S!SATA_C_TX_N!U1!B12!@\imx6 rex_v1i1\.all_design(sch_1):ins318747@project_worklib.\mcimx6q5eym10ac_u1d.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F25!!!!!!!!!!
S!SATA_C_TX_P!U1!A12!@\imx6 rex_v1i1\.all_design(sch_1):ins318747@project_worklib.\mcimx6q5eym10ac_u1d.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F25!!!!!!!!!!
S!SATA_REXT!U1!C14!@\imx6 rex_v1i1\.all_design(sch_1):ins318747@project_worklib.\mcimx6q5eym10ac_u1d.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F25!!!!!!!!!!
S!+SATA_VP!U1!G13!@\imx6 rex_v1i1\.all_design(sch_1):ins318747@project_worklib.\mcimx6q5eym10ac_u1d.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F25!!!!!!!!!!
S!+SATA_VPH!U1!G12!@\imx6 rex_v1i1\.all_design(sch_1):ins318747@project_worklib.\mcimx6q5eym10ac_u1d.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F25!!!!!!!!!!
S!USB_OC!U1!H20!@\imx6 rex_v1i1\.all_design(sch_1):ins321232@project_worklib.\mcimx6q5eym10ac_u1e.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F24!!!!!!!!!!
S!USB0_PWR_EN!U1!E23!@\imx6 rex_v1i1\.all_design(sch_1):ins321232@project_worklib.\mcimx6q5eym10ac_u1e.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F24!!!!!!!!!!
S!USB_OC!U1!J20!@\imx6 rex_v1i1\.all_design(sch_1):ins321232@project_worklib.\mcimx6q5eym10ac_u1e.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F24!!!!!!!!!!
S!USB1_PWR_EN!U1!H21!@\imx6 rex_v1i1\.all_design(sch_1):ins321232@project_worklib.\mcimx6q5eym10ac_u1e.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F24!!!!!!!!!!
S!USB0_ID!U1!T4!@\imx6 rex_v1i1\.all_design(sch_1):ins321232@project_worklib.\mcimx6q5eym10ac_u1e.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F24!!!!!!!!!!
S!USB1_N!U1!F10!@\imx6 rex_v1i1\.all_design(sch_1):ins321232@project_worklib.\mcimx6q5eym10ac_u1e.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F24!!!!!!!!!!
S!USB1_P!U1!E10!@\imx6 rex_v1i1\.all_design(sch_1):ins321232@project_worklib.\mcimx6q5eym10ac_u1e.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F24!!!!!!!!!!
S!+5V_USB_VBUS!U1!D10!@\imx6 rex_v1i1\.all_design(sch_1):ins321232@project_worklib.\mcimx6q5eym10ac_u1e.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F24!!!!!!!!!!
S!USB0_N!U1!B6!@\imx6 rex_v1i1\.all_design(sch_1):ins321232@project_worklib.\mcimx6q5eym10ac_u1e.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F24!!!!!!!!!!
S!USB0_P!U1!A6!@\imx6 rex_v1i1\.all_design(sch_1):ins321232@project_worklib.\mcimx6q5eym10ac_u1e.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F24!!!!!!!!!!
S!+5V_USB_VBUS!U1!E9!@\imx6 rex_v1i1\.all_design(sch_1):ins321232@project_worklib.\mcimx6q5eym10ac_u1e.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F24!!!!!!!!!!
S!!U1!B8!@\imx6 rex_v1i1\.all_design(sch_1):ins321232@project_worklib.\mcimx6q5eym10ac_u1e.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F24!!!!!!!!!!
S!+VDDUSB!U1!F9!@\imx6 rex_v1i1\.all_design(sch_1):ins321232@project_worklib.\mcimx6q5eym10ac_u1e.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F24!!!!!!!!!!
S!I2C3_SCL!U1!F21!@\imx6 rex_v1i1\.all_design(sch_1):ins320091@project_worklib.\mcimx6q5eym10ac_u1f.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F23!!!!!!!!!!
S!I2C3_SDA!U1!D24!@\imx6 rex_v1i1\.all_design(sch_1):ins320091@project_worklib.\mcimx6q5eym10ac_u1f.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F23!!!!!!!!!!
S!LVDS0_CLK_N!U1!V4!@\imx6 rex_v1i1\.all_design(sch_1):ins320091@project_worklib.\mcimx6q5eym10ac_u1f.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F23!!!!!!!!!!
S!LVDS0_CLK_P!U1!V3!@\imx6 rex_v1i1\.all_design(sch_1):ins320091@project_worklib.\mcimx6q5eym10ac_u1f.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F23!!!!!!!!!!
S!LVDS0_TX0_N!U1!U2!@\imx6 rex_v1i1\.all_design(sch_1):ins320091@project_worklib.\mcimx6q5eym10ac_u1f.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F23!!!!!!!!!!
S!LVDS0_TX0_P!U1!U1!@\imx6 rex_v1i1\.all_design(sch_1):ins320091@project_worklib.\mcimx6q5eym10ac_u1f.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F23!!!!!!!!!!
S!LVDS0_TX1_N!U1!U4!@\imx6 rex_v1i1\.all_design(sch_1):ins320091@project_worklib.\mcimx6q5eym10ac_u1f.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F23!!!!!!!!!!
S!LVDS0_TX1_P!U1!U3!@\imx6 rex_v1i1\.all_design(sch_1):ins320091@project_worklib.\mcimx6q5eym10ac_u1f.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F23!!!!!!!!!!
S!LVDS0_TX2_N!U1!V2!@\imx6 rex_v1i1\.all_design(sch_1):ins320091@project_worklib.\mcimx6q5eym10ac_u1f.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F23!!!!!!!!!!
S!LVDS0_TX2_P!U1!V1!@\imx6 rex_v1i1\.all_design(sch_1):ins320091@project_worklib.\mcimx6q5eym10ac_u1f.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F23!!!!!!!!!!
S!LVDS0_TX3_N!U1!W2!@\imx6 rex_v1i1\.all_design(sch_1):ins320091@project_worklib.\mcimx6q5eym10ac_u1f.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F23!!!!!!!!!!
S!LVDS0_TX3_P!U1!W1!@\imx6 rex_v1i1\.all_design(sch_1):ins320091@project_worklib.\mcimx6q5eym10ac_u1f.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F23!!!!!!!!!!
S!!U1!Y3!@\imx6 rex_v1i1\.all_design(sch_1):ins320091@project_worklib.\mcimx6q5eym10ac_u1f.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F23!!!!!!!!!!
S!!U1!Y4!@\imx6 rex_v1i1\.all_design(sch_1):ins320091@project_worklib.\mcimx6q5eym10ac_u1f.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F23!!!!!!!!!!
S!!U1!Y1!@\imx6 rex_v1i1\.all_design(sch_1):ins320091@project_worklib.\mcimx6q5eym10ac_u1f.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F23!!!!!!!!!!
S!!U1!Y2!@\imx6 rex_v1i1\.all_design(sch_1):ins320091@project_worklib.\mcimx6q5eym10ac_u1f.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F23!!!!!!!!!!
S!!U1!AA2!@\imx6 rex_v1i1\.all_design(sch_1):ins320091@project_worklib.\mcimx6q5eym10ac_u1f.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F23!!!!!!!!!!
S!!U1!AA1!@\imx6 rex_v1i1\.all_design(sch_1):ins320091@project_worklib.\mcimx6q5eym10ac_u1f.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F23!!!!!!!!!!
S!!U1!AB1!@\imx6 rex_v1i1\.all_design(sch_1):ins320091@project_worklib.\mcimx6q5eym10ac_u1f.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F23!!!!!!!!!!
S!!U1!AB2!@\imx6 rex_v1i1\.all_design(sch_1):ins320091@project_worklib.\mcimx6q5eym10ac_u1f.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F23!!!!!!!!!!
S!!U1!AA3!@\imx6 rex_v1i1\.all_design(sch_1):ins320091@project_worklib.\mcimx6q5eym10ac_u1f.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F23!!!!!!!!!!
S!!U1!AA4!@\imx6 rex_v1i1\.all_design(sch_1):ins320091@project_worklib.\mcimx6q5eym10ac_u1f.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F23!!!!!!!!!!
S!LVDS0_CABC!U1!A17!@\imx6 rex_v1i1\.all_design(sch_1):ins320091@project_worklib.\mcimx6q5eym10ac_u1f.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F23!!!!!!!!!!
S!+LVDS_2V5!U1!V7!@\imx6 rex_v1i1\.all_design(sch_1):ins320091@project_worklib.\mcimx6q5eym10ac_u1f.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F23!!!!!!!!!!
S!LVDS0_PWM!U1!F18!@\imx6 rex_v1i1\.all_design(sch_1):ins320091@project_worklib.\mcimx6q5eym10ac_u1f.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F23!!!!!!!!!!
S!I2C2_SDA!U1!T7!@\imx6 rex_v1i1\.all_design(sch_1):ins319925@project_worklib.\mcimx6q5eym10ac_u1g.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F22!!!!!!!!!!
S!HDMI_CEC!U1!W4!@\imx6 rex_v1i1\.all_design(sch_1):ins319925@project_worklib.\mcimx6q5eym10ac_u1g.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F22!!!!!!!!!!
S!I2C2_SCL!U1!U5!@\imx6 rex_v1i1\.all_design(sch_1):ins319925@project_worklib.\mcimx6q5eym10ac_u1g.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F22!!!!!!!!!!
S!HDMI_RESREF!U1!J1!@\imx6 rex_v1i1\.all_design(sch_1):ins319925@project_worklib.\mcimx6q5eym10ac_u1g.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F22!!!!!!!!!!
S!HDMI_CLK_N!U1!J5!@\imx6 rex_v1i1\.all_design(sch_1):ins319925@project_worklib.\mcimx6q5eym10ac_u1g.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F22!!!!!!!!!!
S!HDMI_CLK_P!U1!J6!@\imx6 rex_v1i1\.all_design(sch_1):ins319925@project_worklib.\mcimx6q5eym10ac_u1g.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F22!!!!!!!!!!
S!HDMI_D0_N!U1!K5!@\imx6 rex_v1i1\.all_design(sch_1):ins319925@project_worklib.\mcimx6q5eym10ac_u1g.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F22!!!!!!!!!!
S!HDMI_D0_P!U1!K6!@\imx6 rex_v1i1\.all_design(sch_1):ins319925@project_worklib.\mcimx6q5eym10ac_u1g.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F22!!!!!!!!!!
S!HDMI_D1_N!U1!J3!@\imx6 rex_v1i1\.all_design(sch_1):ins319925@project_worklib.\mcimx6q5eym10ac_u1g.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F22!!!!!!!!!!
S!HDMI_D1_P!U1!J4!@\imx6 rex_v1i1\.all_design(sch_1):ins319925@project_worklib.\mcimx6q5eym10ac_u1g.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F22!!!!!!!!!!
S!HDMI_D2_N!U1!K3!@\imx6 rex_v1i1\.all_design(sch_1):ins319925@project_worklib.\mcimx6q5eym10ac_u1g.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F22!!!!!!!!!!
S!HDMI_D2_P!U1!K4!@\imx6 rex_v1i1\.all_design(sch_1):ins319925@project_worklib.\mcimx6q5eym10ac_u1g.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F22!!!!!!!!!!
S!HDMI_DDC!U1!K2!@\imx6 rex_v1i1\.all_design(sch_1):ins319925@project_worklib.\mcimx6q5eym10ac_u1g.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F22!!!!!!!!!!
S!HDMI_HPD!U1!K1!@\imx6 rex_v1i1\.all_design(sch_1):ins319925@project_worklib.\mcimx6q5eym10ac_u1g.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F22!!!!!!!!!!
S!+HDMI_VP!U1!L7!@\imx6 rex_v1i1\.all_design(sch_1):ins319925@project_worklib.\mcimx6q5eym10ac_u1g.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F22!!!!!!!!!!
S!+HDMI_VPH!U1!M7!@\imx6 rex_v1i1\.all_design(sch_1):ins319925@project_worklib.\mcimx6q5eym10ac_u1g.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F22!!!!!!!!!!
S!RGMII_MDIO!U1!V23!@\imx6 rex_v1i1\.all_design(sch_1):ins321104@project_worklib.\mcimx6q5eym10ac_u1h.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F21!!!!!!!!!!
S!ENET_REF_CLK!U1!V22!@\imx6 rex_v1i1\.all_design(sch_1):ins321104@project_worklib.\mcimx6q5eym10ac_u1h.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F21!!!!!!!!!!
S!RGMII_INT_R!U1!V21!@\imx6 rex_v1i1\.all_design(sch_1):ins321104@project_worklib.\mcimx6q5eym10ac_u1h.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F21!!!!!!!!!!
S!RGMII_TXD2!U1!E21!@\imx6 rex_v1i1\.all_design(sch_1):ins321104@project_worklib.\mcimx6q5eym10ac_u1h.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F21!!!!!!!!!!
S!RGMII_TXD1!U1!F20!@\imx6 rex_v1i1\.all_design(sch_1):ins321104@project_worklib.\mcimx6q5eym10ac_u1h.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F21!!!!!!!!!!
S!RGMII_RXD0!U1!C24!@\imx6 rex_v1i1\.all_design(sch_1):ins321104@project_worklib.\mcimx6q5eym10ac_u1h.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F21!!!!!!!!!!
S!RGMII_TXD3!U1!A24!@\imx6 rex_v1i1\.all_design(sch_1):ins321104@project_worklib.\mcimx6q5eym10ac_u1h.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F21!!!!!!!!!!
S!RGMII_RXD2!U1!B24!@\imx6 rex_v1i1\.all_design(sch_1):ins321104@project_worklib.\mcimx6q5eym10ac_u1h.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F21!!!!!!!!!!
S!RGMII_RXD1!U1!B23!@\imx6 rex_v1i1\.all_design(sch_1):ins321104@project_worklib.\mcimx6q5eym10ac_u1h.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F21!!!!!!!!!!
S!RGMII_TXD0!U1!C22!@\imx6 rex_v1i1\.all_design(sch_1):ins321104@project_worklib.\mcimx6q5eym10ac_u1h.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F21!!!!!!!!!!
S!RGMII_RXD3!U1!D23!@\imx6 rex_v1i1\.all_design(sch_1):ins321104@project_worklib.\mcimx6q5eym10ac_u1h.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F21!!!!!!!!!!
S!RGMII_MDC!U1!V20!@\imx6 rex_v1i1\.all_design(sch_1):ins321104@project_worklib.\mcimx6q5eym10ac_u1h.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F21!!!!!!!!!!
S!RGMII_INT!U1!W22!@\imx6 rex_v1i1\.all_design(sch_1):ins321104@project_worklib.\mcimx6q5eym10ac_u1h.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F21!!!!!!!!!!
S!RGMII_R_TXCLK!U1!D21!@\imx6 rex_v1i1\.all_design(sch_1):ins321104@project_worklib.\mcimx6q5eym10ac_u1h.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F21!!!!!!!!!!
S!RGMII_TXEN!U1!C23!@\imx6 rex_v1i1\.all_design(sch_1):ins321104@project_worklib.\mcimx6q5eym10ac_u1h.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F21!!!!!!!!!!
S!RGMII_RXDV!U1!D22!@\imx6 rex_v1i1\.all_design(sch_1):ins321104@project_worklib.\mcimx6q5eym10ac_u1h.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F21!!!!!!!!!!
S!RGMII_RXCLK!U1!B25!@\imx6 rex_v1i1\.all_design(sch_1):ins321104@project_worklib.\mcimx6q5eym10ac_u1h.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F21!!!!!!!!!!
S!PCIE_WAKE!U1!P3!@\imx6 rex_v1i1\.all_design(sch_1):ins318875@project_worklib.\mcimx6q5eym10ac_u1i.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F20!!!!!!!!!!
S!PCIE_REXT!U1!A2!@\imx6 rex_v1i1\.all_design(sch_1):ins318875@project_worklib.\mcimx6q5eym10ac_u1i.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F20!!!!!!!!!!
S!PCIE_RX_N!U1!B1!@\imx6 rex_v1i1\.all_design(sch_1):ins318875@project_worklib.\mcimx6q5eym10ac_u1i.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F20!!!!!!!!!!
S!PCIE_RX_P!U1!B2!@\imx6 rex_v1i1\.all_design(sch_1):ins318875@project_worklib.\mcimx6q5eym10ac_u1i.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F20!!!!!!!!!!
S!PCIE_C_TX_N!U1!A3!@\imx6 rex_v1i1\.all_design(sch_1):ins318875@project_worklib.\mcimx6q5eym10ac_u1i.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F20!!!!!!!!!!
S!PCIE_C_TX_P!U1!B3!@\imx6 rex_v1i1\.all_design(sch_1):ins318875@project_worklib.\mcimx6q5eym10ac_u1i.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F20!!!!!!!!!!
S!+PCIE_VP!U1!H7!@\imx6 rex_v1i1\.all_design(sch_1):ins318875@project_worklib.\mcimx6q5eym10ac_u1i.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F20!!!!!!!!!!
S!+PCIE_VPH!U1!G7!@\imx6 rex_v1i1\.all_design(sch_1):ins318875@project_worklib.\mcimx6q5eym10ac_u1i.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F20!!!!!!!!!!
S!+PCIE_VPTX!U1!G8!@\imx6 rex_v1i1\.all_design(sch_1):ins318875@project_worklib.\mcimx6q5eym10ac_u1i.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F20!!!!!!!!!!
S!CLK1_C_N!U1!C7!@\imx6 rex_v1i1\.all_design(sch_1):ins318875@project_worklib.\mcimx6q5eym10ac_u1i.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F20!!!!!!!!!!
S!CLK1_C_P!U1!D7!@\imx6 rex_v1i1\.all_design(sch_1):ins318875@project_worklib.\mcimx6q5eym10ac_u1i.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F20!!!!!!!!!!
S!SD2_ACT!U1!T3!@\imx6 rex_v1i1\.all_design(sch_1):ins322019@project_worklib.\mcimx6q5eym10ac_u1j.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F19!!!!!!!!!!
S!SD2_CD!U1!F16!@\imx6 rex_v1i1\.all_design(sch_1):ins322019@project_worklib.\mcimx6q5eym10ac_u1j.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F19!!!!!!!!!!
S!SD2_WP!U1!D17!@\imx6 rex_v1i1\.all_design(sch_1):ins322019@project_worklib.\mcimx6q5eym10ac_u1j.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F19!!!!!!!!!!
S!SD2_DATA4!U1!A19!@\imx6 rex_v1i1\.all_design(sch_1):ins322019@project_worklib.\mcimx6q5eym10ac_u1j.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F19!!!!!!!!!!
S!SD2_DATA5!U1!B18!@\imx6 rex_v1i1\.all_design(sch_1):ins322019@project_worklib.\mcimx6q5eym10ac_u1j.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F19!!!!!!!!!!
S!SD2_DATA6!U1!E17!@\imx6 rex_v1i1\.all_design(sch_1):ins322019@project_worklib.\mcimx6q5eym10ac_u1j.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F19!!!!!!!!!!
S!SD2_DATA7!U1!C18!@\imx6 rex_v1i1\.all_design(sch_1):ins322019@project_worklib.\mcimx6q5eym10ac_u1j.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F19!!!!!!!!!!
S!SD2_CLK_R!U1!C21!@\imx6 rex_v1i1\.all_design(sch_1):ins322019@project_worklib.\mcimx6q5eym10ac_u1j.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F19!!!!!!!!!!
S!SD2_CMD_R!U1!F19!@\imx6 rex_v1i1\.all_design(sch_1):ins322019@project_worklib.\mcimx6q5eym10ac_u1j.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F19!!!!!!!!!!
S!SD2_DATA0!U1!A22!@\imx6 rex_v1i1\.all_design(sch_1):ins322019@project_worklib.\mcimx6q5eym10ac_u1j.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F19!!!!!!!!!!
S!SD2_DATA1!U1!E20!@\imx6 rex_v1i1\.all_design(sch_1):ins322019@project_worklib.\mcimx6q5eym10ac_u1j.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F19!!!!!!!!!!
S!SD2_DATA2!U1!A23!@\imx6 rex_v1i1\.all_design(sch_1):ins322019@project_worklib.\mcimx6q5eym10ac_u1j.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F19!!!!!!!!!!
S!SD2_DATA3!U1!B22!@\imx6 rex_v1i1\.all_design(sch_1):ins322019@project_worklib.\mcimx6q5eym10ac_u1j.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F19!!!!!!!!!!
S!SD3_CD!U1!A18!@\imx6 rex_v1i1\.all_design(sch_1):ins322215@project_worklib.\mcimx6q5eym10ac_u1k.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F18!!!!!!!!!!
S!SD3_WP!U1!C17!@\imx6 rex_v1i1\.all_design(sch_1):ins322215@project_worklib.\mcimx6q5eym10ac_u1k.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F18!!!!!!!!!!
S!SD3_CLK_R!U1!D14!@\imx6 rex_v1i1\.all_design(sch_1):ins322215@project_worklib.\mcimx6q5eym10ac_u1k.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F18!!!!!!!!!!
S!SD3_CMD_R!U1!B13!@\imx6 rex_v1i1\.all_design(sch_1):ins322215@project_worklib.\mcimx6q5eym10ac_u1k.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F18!!!!!!!!!!
S!SD3_DATA0!U1!E14!@\imx6 rex_v1i1\.all_design(sch_1):ins322215@project_worklib.\mcimx6q5eym10ac_u1k.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F18!!!!!!!!!!
S!SD3_DATA1!U1!F14!@\imx6 rex_v1i1\.all_design(sch_1):ins322215@project_worklib.\mcimx6q5eym10ac_u1k.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F18!!!!!!!!!!
S!SD3_DATA2!U1!A15!@\imx6 rex_v1i1\.all_design(sch_1):ins322215@project_worklib.\mcimx6q5eym10ac_u1k.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F18!!!!!!!!!!
S!SD3_DATA3!U1!B15!@\imx6 rex_v1i1\.all_design(sch_1):ins322215@project_worklib.\mcimx6q5eym10ac_u1k.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F18!!!!!!!!!!
S!!U1!D13!@\imx6 rex_v1i1\.all_design(sch_1):ins322215@project_worklib.\mcimx6q5eym10ac_u1k.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F18!!!!!!!!!!
S!!U1!C13!@\imx6 rex_v1i1\.all_design(sch_1):ins322215@project_worklib.\mcimx6q5eym10ac_u1k.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F18!!!!!!!!!!
S!!U1!E13!@\imx6 rex_v1i1\.all_design(sch_1):ins322215@project_worklib.\mcimx6q5eym10ac_u1k.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F18!!!!!!!!!!
S!!U1!F13!@\imx6 rex_v1i1\.all_design(sch_1):ins322215@project_worklib.\mcimx6q5eym10ac_u1k.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F18!!!!!!!!!!
S!CSPI3_CLK_R!U1!P24!@\imx6 rex_v1i1\.all_design(sch_1):ins322385@project_worklib.\mcimx6q5eym10ac_u1l.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F17!!!!!!!!!!
S!CSPI3_MOSI!U1!P22!@\imx6 rex_v1i1\.all_design(sch_1):ins322385@project_worklib.\mcimx6q5eym10ac_u1l.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F17!!!!!!!!!!
S!CSPI3_MISO!U1!P23!@\imx6 rex_v1i1\.all_design(sch_1):ins322385@project_worklib.\mcimx6q5eym10ac_u1l.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F17!!!!!!!!!!
S!!U1!P21!@\imx6 rex_v1i1\.all_design(sch_1):ins322385@project_worklib.\mcimx6q5eym10ac_u1l.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F17!!!!!!!!!!
S!!U1!P20!@\imx6 rex_v1i1\.all_design(sch_1):ins322385@project_worklib.\mcimx6q5eym10ac_u1l.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F17!!!!!!!!!!
S!CSPI3_CS2!U1!R25!@\imx6 rex_v1i1\.all_design(sch_1):ins322385@project_worklib.\mcimx6q5eym10ac_u1l.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F17!!!!!!!!!!
S!!U1!R23!@\imx6 rex_v1i1\.all_design(sch_1):ins322385@project_worklib.\mcimx6q5eym10ac_u1l.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F17!!!!!!!!!!
S!CSPI2_MOSI!U1!T21!@\imx6 rex_v1i1\.all_design(sch_1):ins322385@project_worklib.\mcimx6q5eym10ac_u1l.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F17!!!!!!!!!!
S!CSPI2_MISO!U1!U24!@\imx6 rex_v1i1\.all_design(sch_1):ins322385@project_worklib.\mcimx6q5eym10ac_u1l.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F17!!!!!!!!!!
S!CSPI2_CS0!U1!V25!@\imx6 rex_v1i1\.all_design(sch_1):ins322385@project_worklib.\mcimx6q5eym10ac_u1l.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F17!!!!!!!!!!
S!CSPI2_CLK_R!U1!U23!@\imx6 rex_v1i1\.all_design(sch_1):ins322385@project_worklib.\mcimx6q5eym10ac_u1l.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F17!!!!!!!!!!
S!I2C4_SDA!U1!D16!@\imx6 rex_v1i1\.all_design(sch_1):ins322385@project_worklib.\mcimx6q5eym10ac_u1l.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F17!!!!!!!!!!
S!I2C4_SCL!U1!E15!@\imx6 rex_v1i1\.all_design(sch_1):ins322385@project_worklib.\mcimx6q5eym10ac_u1l.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F17!!!!!!!!!!
S!UART1_CTS!U1!G21!@\imx6 rex_v1i1\.all_design(sch_1):ins323127@project_worklib.\mcimx6q5eym10ac_u1m.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F16!!!!!!!!!!
S!UART1_RTS!U1!G20!@\imx6 rex_v1i1\.all_design(sch_1):ins323127@project_worklib.\mcimx6q5eym10ac_u1m.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F16!!!!!!!!!!
S!UART1_DCD!U1!D25!@\imx6 rex_v1i1\.all_design(sch_1):ins323127@project_worklib.\mcimx6q5eym10ac_u1m.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F16!!!!!!!!!!
S!UART1_DTR!U1!F22!@\imx6 rex_v1i1\.all_design(sch_1):ins323127@project_worklib.\mcimx6q5eym10ac_u1m.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F16!!!!!!!!!!
S!UART1_DSR!U1!G22!@\imx6 rex_v1i1\.all_design(sch_1):ins323127@project_worklib.\mcimx6q5eym10ac_u1m.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F16!!!!!!!!!!
S!UART1_RI!U1!F23!@\imx6 rex_v1i1\.all_design(sch_1):ins323127@project_worklib.\mcimx6q5eym10ac_u1m.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F16!!!!!!!!!!
S!UART1_TXD!U1!M1!@\imx6 rex_v1i1\.all_design(sch_1):ins323127@project_worklib.\mcimx6q5eym10ac_u1m.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F16!!!!!!!!!!
S!UART1_RXD!U1!M3!@\imx6 rex_v1i1\.all_design(sch_1):ins323127@project_worklib.\mcimx6q5eym10ac_u1m.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F16!!!!!!!!!!
S!UART2_RXD!U1!E18!@\imx6 rex_v1i1\.all_design(sch_1):ins323127@project_worklib.\mcimx6q5eym10ac_u1m.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F16!!!!!!!!!!
S!UART2_RTS!U1!C19!@\imx6 rex_v1i1\.all_design(sch_1):ins323127@project_worklib.\mcimx6q5eym10ac_u1m.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F16!!!!!!!!!!
S!UART2_CTS!U1!B20!@\imx6 rex_v1i1\.all_design(sch_1):ins323127@project_worklib.\mcimx6q5eym10ac_u1m.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F16!!!!!!!!!!
S!UART2_TXD!U1!D19!@\imx6 rex_v1i1\.all_design(sch_1):ins323127@project_worklib.\mcimx6q5eym10ac_u1m.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F16!!!!!!!!!!
S!AUD3_CLK_R!U1!T5!@\imx6 rex_v1i1\.all_design(sch_1):ins323189@project_worklib.\mcimx6q5eym10ac_u1n.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F15!!!!!!!!!!
S!AUD3_TXC_R!U1!N1!@\imx6 rex_v1i1\.all_design(sch_1):ins323189@project_worklib.\mcimx6q5eym10ac_u1n.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F15!!!!!!!!!!
S!AUD3_TXD!U1!P2!@\imx6 rex_v1i1\.all_design(sch_1):ins323189@project_worklib.\mcimx6q5eym10ac_u1n.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F15!!!!!!!!!!
S!AUD3_TXFS!U1!N4!@\imx6 rex_v1i1\.all_design(sch_1):ins323189@project_worklib.\mcimx6q5eym10ac_u1n.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F15!!!!!!!!!!
S!AUD3_RXD!U1!N3!@\imx6 rex_v1i1\.all_design(sch_1):ins323189@project_worklib.\mcimx6q5eym10ac_u1n.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F15!!!!!!!!!!
S!I2C1_SDA!U1!N6!@\imx6 rex_v1i1\.all_design(sch_1):ins323189@project_worklib.\mcimx6q5eym10ac_u1n.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F15!!!!!!!!!!
S!I2C1_SCL!U1!N5!@\imx6 rex_v1i1\.all_design(sch_1):ins323189@project_worklib.\mcimx6q5eym10ac_u1n.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!F15!!!!!!!!!!
S!!U1!L20!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!J25!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!L21!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!K24!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!L22!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!L23!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!K25!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!L25!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!L24!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!M21!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!M22!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!M20!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!M24!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!M23!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!N23!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!N24!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!J22!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!G25!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!H22!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!H23!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!F24!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!J21!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!F25!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!N22!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!H24!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!J23!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!K21!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!K23!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!K22!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!J24!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!K20!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!M25!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!F4!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!F3!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!E4!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!E3!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!D1!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!D2!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!E1!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!E2!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!F2!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!F1!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!D4!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!H3!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!H4!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!G2!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!G1!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!H2!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!H1!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!G4!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!U7!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!V6!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!W5!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!U6!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!W6!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!C25!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!E24!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!E25!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!G23!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!J19!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!E22!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!W21!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!U20!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!T2!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!R7!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!R1!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!P6!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!R4!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!R2!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!R3!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!R5!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!R6!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!V5!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!T6!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!M2!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!L1!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!M4!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!M5!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!L4!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!L3!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!M6!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!L6!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!P4!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!P1!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!N2!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!N19!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!N25!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!N20!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!P25!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!N21!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!R24!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!T25!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!R21!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!T23!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!T24!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!R20!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!U25!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!T22!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!U22!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!T20!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!V24!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!W24!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!P5!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!W20!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!A11!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!B11!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!B10!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!A10!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!A9!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!B9!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!A16!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!F15!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!C16!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!C15!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!B16!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!D20!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!B21!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!A21!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!C20!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!E19!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!D15!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!E16!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!B17!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!D18!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!B19!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!F17!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!A20!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!!U1!W23!@\imx6 rex_v1i1\.all_design(sch_1):ins330953@project_worklib.\mcimx6q5eym10ac_u1o.normal\(chips)!MCIMX6Q5EYM10AC_U1_PBGA624_MCIMX6Q5EYM10AC!!!TF-16!!!!!!!!!!
S!GND!U10!9!@\imx6 rex_v1i1\.all_design(sch_1):ins334698@project_worklib.\sst25vf016b-75-4i-qaf_u10.normal\(chips)!SST25VF016B-75-4I-QAF_U10_WSON8_6X5MM_SST25VF016B-75-4I-QAF-ND!!!F14!!!!!!!!!!
S!CSPI3_CLK!U10!6!@\imx6 rex_v1i1\.all_design(sch_1):ins334698@project_worklib.\sst25vf016b-75-4i-qaf_u10.normal\(chips)!SST25VF016B-75-4I-QAF_U10_WSON8_6X5MM_SST25VF016B-75-4I-QAF-ND!!!F14!!!!!!!!!!
S!CSPI3_MOSI!U10!5!@\imx6 rex_v1i1\.all_design(sch_1):ins334698@project_worklib.\sst25vf016b-75-4i-qaf_u10.normal\(chips)!SST25VF016B-75-4I-QAF_U10_WSON8_6X5MM_SST25VF016B-75-4I-QAF-ND!!!F14!!!!!!!!!!
S!CSPI3_MISO!U10!2!@\imx6 rex_v1i1\.all_design(sch_1):ins334698@project_worklib.\sst25vf016b-75-4i-qaf_u10.normal\(chips)!SST25VF016B-75-4I-QAF_U10_WSON8_6X5MM_SST25VF016B-75-4I-QAF-ND!!!F14!!!!!!!!!!
S!+3V3!U10!8!@\imx6 rex_v1i1\.all_design(sch_1):ins334698@project_worklib.\sst25vf016b-75-4i-qaf_u10.normal\(chips)!SST25VF016B-75-4I-QAF_U10_WSON8_6X5MM_SST25VF016B-75-4I-QAF-ND!!!F14!!!!!!!!!!
S!GND!U10!4!@\imx6 rex_v1i1\.all_design(sch_1):ins334698@project_worklib.\sst25vf016b-75-4i-qaf_u10.normal\(chips)!SST25VF016B-75-4I-QAF_U10_WSON8_6X5MM_SST25VF016B-75-4I-QAF-ND!!!F14!!!!!!!!!!
S!CSPI3_CS2!U10!1!@\imx6 rex_v1i1\.all_design(sch_1):ins334698@project_worklib.\sst25vf016b-75-4i-qaf_u10.normal\(chips)!SST25VF016B-75-4I-QAF_U10_WSON8_6X5MM_SST25VF016B-75-4I-QAF-ND!!!F14!!!!!!!!!!
S!N334654!U10!7!@\imx6 rex_v1i1\.all_design(sch_1):ins334698@project_worklib.\sst25vf016b-75-4i-qaf_u10.normal\(chips)!SST25VF016B-75-4I-QAF_U10_WSON8_6X5MM_SST25VF016B-75-4I-QAF-ND!!!F14!!!!!!!!!!
S!N334656!U10!3!@\imx6 rex_v1i1\.all_design(sch_1):ins334698@project_worklib.\sst25vf016b-75-4i-qaf_u10.normal\(chips)!SST25VF016B-75-4I-QAF_U10_WSON8_6X5MM_SST25VF016B-75-4I-QAF-ND!!!F14!!!!!!!!!!
S!N47797!U11!17!@\imx6 rex_v1i1\.all_design(sch_1):ins336585@project_worklib.\isl6236airz_u11.normal\(chips)!ISL6236AIRZ_U11_32_VFQFN_EXPOSED_PAD_ISL6236AIRZ!!!F13!!!!!!!!!!
S!N335201!U11!24!@\imx6 rex_v1i1\.all_design(sch_1):ins336585@project_worklib.\isl6236airz_u11.normal\(chips)!ISL6236AIRZ_U11_32_VFQFN_EXPOSED_PAD_ISL6236AIRZ!!!F13!!!!!!!!!!
S!!U11!9!@\imx6 rex_v1i1\.all_design(sch_1):ins336585@project_worklib.\isl6236airz_u11.normal\(chips)!ISL6236AIRZ_U11_32_VFQFN_EXPOSED_PAD_ISL6236AIRZ!!!F13!!!!!!!!!!
S!ON_5V_LDO!U11!4!@\imx6 rex_v1i1\.all_design(sch_1):ins336585@project_worklib.\isl6236airz_u11.normal\(chips)!ISL6236AIRZ_U11_32_VFQFN_EXPOSED_PAD_ISL6236AIRZ!!!F13!!!!!!!!!!
S!POK_2V5!U11!14!@\imx6 rex_v1i1\.all_design(sch_1):ins336585@project_worklib.\isl6236airz_u11.normal\(chips)!ISL6236AIRZ_U11_32_VFQFN_EXPOSED_PAD_ISL6236AIRZ!!!F13!!!!!!!!!!
S!EN_1V375!U11!27!@\imx6 rex_v1i1\.all_design(sch_1):ins336585@project_worklib.\isl6236airz_u11.normal\(chips)!ISL6236AIRZ_U11_32_VFQFN_EXPOSED_PAD_ISL6236AIRZ!!!F13!!!!!!!!!!
S!GND!U11!33!@\imx6 rex_v1i1\.all_design(sch_1):ins336585@project_worklib.\isl6236airz_u11.normal\(chips)!ISL6236AIRZ_U11_32_VFQFN_EXPOSED_PAD_ISL6236AIRZ!!!F13!!!!!!!!!!
S!FB1_3V3!U11!11!@\imx6 rex_v1i1\.all_design(sch_1):ins336585@project_worklib.\isl6236airz_u11.normal\(chips)!ISL6236AIRZ_U11_32_VFQFN_EXPOSED_PAD_ISL6236AIRZ!!!F13!!!!!!!!!!
S!GND!U11!21!@\imx6 rex_v1i1\.all_design(sch_1):ins336585@project_worklib.\isl6236airz_u11.normal\(chips)!ISL6236AIRZ_U11_32_VFQFN_EXPOSED_PAD_ISL6236AIRZ!!!F13!!!!!!!!!!
S!N335217!U11!12!@\imx6 rex_v1i1\.all_design(sch_1):ins336585@project_worklib.\isl6236airz_u11.normal\(chips)!ISL6236AIRZ_U11_32_VFQFN_EXPOSED_PAD_ISL6236AIRZ!!!F13!!!!!!!!!!
S!N44374!U11!31!@\imx6 rex_v1i1\.all_design(sch_1):ins336585@project_worklib.\isl6236airz_u11.normal\(chips)!ISL6236AIRZ_U11_32_VFQFN_EXPOSED_PAD_ISL6236AIRZ!!!F13!!!!!!!!!!
S!+5V_LDO1!U11!7!@\imx6 rex_v1i1\.all_design(sch_1):ins336585@project_worklib.\isl6236airz_u11.normal\(chips)!ISL6236AIRZ_U11_32_VFQFN_EXPOSED_PAD_ISL6236AIRZ!!!F13!!!!!!!!!!
S!GND!U11!8!@\imx6 rex_v1i1\.all_design(sch_1):ins336585@project_worklib.\isl6236airz_u11.normal\(chips)!ISL6236AIRZ_U11_32_VFQFN_EXPOSED_PAD_ISL6236AIRZ!!!F13!!!!!!!!!!
S!LGATE1_3V3!U11!18!@\imx6 rex_v1i1\.all_design(sch_1):ins336585@project_worklib.\isl6236airz_u11.normal\(chips)!ISL6236AIRZ_U11_32_VFQFN_EXPOSED_PAD_ISL6236AIRZ!!!F13!!!!!!!!!!
S!LGATE2_1V375!U11!23!@\imx6 rex_v1i1\.all_design(sch_1):ins336585@project_worklib.\isl6236airz_u11.normal\(chips)!ISL6236AIRZ_U11_32_VFQFN_EXPOSED_PAD_ISL6236AIRZ!!!F13!!!!!!!!!!
S!N01413!U11!10!@\imx6 rex_v1i1\.all_design(sch_1):ins336585@project_worklib.\isl6236airz_u11.normal\(chips)!ISL6236AIRZ_U11_32_VFQFN_EXPOSED_PAD_ISL6236AIRZ!!!F13!!!!!!!!!!
S!+1V375!U11!30!@\imx6 rex_v1i1\.all_design(sch_1):ins336585@project_worklib.\isl6236airz_u11.normal\(chips)!ISL6236AIRZ_U11_32_VFQFN_EXPOSED_PAD_ISL6236AIRZ!!!F13!!!!!!!!!!
S!GND!U11!22!@\imx6 rex_v1i1\.all_design(sch_1):ins336585@project_worklib.\isl6236airz_u11.normal\(chips)!ISL6236AIRZ_U11_32_VFQFN_EXPOSED_PAD_ISL6236AIRZ!!!F13!!!!!!!!!!
S!PHASE1_3V3!U11!16!@\imx6 rex_v1i1\.all_design(sch_1):ins336585@project_worklib.\isl6236airz_u11.normal\(chips)!ISL6236AIRZ_U11_32_VFQFN_EXPOSED_PAD_ISL6236AIRZ!!!F13!!!!!!!!!!
S!PHASE2_1V375!U11!25!@\imx6 rex_v1i1\.all_design(sch_1):ins336585@project_worklib.\isl6236airz_u11.normal\(chips)!ISL6236AIRZ_U11_32_VFQFN_EXPOSED_PAD_ISL6236AIRZ!!!F13!!!!!!!!!!
S!POK_3V3_R!U11!13!@\imx6 rex_v1i1\.all_design(sch_1):ins336585@project_worklib.\isl6236airz_u11.normal\(chips)!ISL6236AIRZ_U11_32_VFQFN_EXPOSED_PAD_ISL6236AIRZ!!!F13!!!!!!!!!!
S!POK_1V375_R!U11!28!@\imx6 rex_v1i1\.all_design(sch_1):ins336585@project_worklib.\isl6236airz_u11.normal\(chips)!ISL6236AIRZ_U11_32_VFQFN_EXPOSED_PAD_ISL6236AIRZ!!!F13!!!!!!!!!!
S!+5V_PVCC1!U11!19!@\imx6 rex_v1i1\.all_design(sch_1):ins336585@project_worklib.\isl6236airz_u11.normal\(chips)!ISL6236AIRZ_U11_32_VFQFN_EXPOSED_PAD_ISL6236AIRZ!!!F13!!!!!!!!!!
S!+VREF1_2V_1V375!U11!1!@\imx6 rex_v1i1\.all_design(sch_1):ins336585@project_worklib.\isl6236airz_u11.normal\(chips)!ISL6236AIRZ_U11_32_VFQFN_EXPOSED_PAD_ISL6236AIRZ!!!F13!!!!!!!!!!
S!REFIN2_1V375!U11!32!@\imx6 rex_v1i1\.all_design(sch_1):ins336585@project_worklib.\isl6236airz_u11.normal\(chips)!ISL6236AIRZ_U11_32_VFQFN_EXPOSED_PAD_ISL6236AIRZ!!!F13!!!!!!!!!!
S!+5V_VCC1!U11!20!@\imx6 rex_v1i1\.all_design(sch_1):ins336585@project_worklib.\isl6236airz_u11.normal\(chips)!ISL6236AIRZ_U11_32_VFQFN_EXPOSED_PAD_ISL6236AIRZ!!!F13!!!!!!!!!!
S!GND!U11!29!@\imx6 rex_v1i1\.all_design(sch_1):ins336585@project_worklib.\isl6236airz_u11.normal\(chips)!ISL6236AIRZ_U11_32_VFQFN_EXPOSED_PAD_ISL6236AIRZ!!!F13!!!!!!!!!!
S!N335295!U11!2!@\imx6 rex_v1i1\.all_design(sch_1):ins336585@project_worklib.\isl6236airz_u11.normal\(chips)!ISL6236AIRZ_U11_32_VFQFN_EXPOSED_PAD_ISL6236AIRZ!!!F13!!!!!!!!!!
S!UGATE1_3V3!U11!15!@\imx6 rex_v1i1\.all_design(sch_1):ins336585@project_worklib.\isl6236airz_u11.normal\(chips)!ISL6236AIRZ_U11_32_VFQFN_EXPOSED_PAD_ISL6236AIRZ!!!F13!!!!!!!!!!
S!UGATE2_1V375!U11!26!@\imx6 rex_v1i1\.all_design(sch_1):ins336585@project_worklib.\isl6236airz_u11.normal\(chips)!ISL6236AIRZ_U11_32_VFQFN_EXPOSED_PAD_ISL6236AIRZ!!!F13!!!!!!!!!!
S!+5V_VCC1!U11!3!@\imx6 rex_v1i1\.all_design(sch_1):ins336585@project_worklib.\isl6236airz_u11.normal\(chips)!ISL6236AIRZ_U11_32_VFQFN_EXPOSED_PAD_ISL6236AIRZ!!!F13!!!!!!!!!!
S!+VIN!U11!6!@\imx6 rex_v1i1\.all_design(sch_1):ins336585@project_worklib.\isl6236airz_u11.normal\(chips)!ISL6236AIRZ_U11_32_VFQFN_EXPOSED_PAD_ISL6236AIRZ!!!F13!!!!!!!!!!
S!+VREF1_3V3_1V375!U11!5!@\imx6 rex_v1i1\.all_design(sch_1):ins336585@project_worklib.\isl6236airz_u11.normal\(chips)!ISL6236AIRZ_U11_32_VFQFN_EXPOSED_PAD_ISL6236AIRZ!!!F13!!!!!!!!!!
S!GND!U12!6!@\imx6 rex_v1i1\.all_design(sch_1):ins335683@project_worklib.\tps62175dqct_u12.normal\(chips)!TPS62175DQCT_U12_DQC_PWSON-N10_TPS62175DQCT_U12!!!F12!!!!!!!!!!
S!+VIN!U12!3!@\imx6 rex_v1i1\.all_design(sch_1):ins335683@project_worklib.\tps62175dqct_u12.normal\(chips)!TPS62175DQCT_U12_DQC_PWSON-N10_TPS62175DQCT_U12!!!F12!!!!!!!!!!
S!GND!U12!11!@\imx6 rex_v1i1\.all_design(sch_1):ins335683@project_worklib.\tps62175dqct_u12.normal\(chips)!TPS62175DQCT_U12_DQC_PWSON-N10_TPS62175DQCT_U12!!!F12!!!!!!!!!!
S!FB_3V0_SNVS!U12!5!@\imx6 rex_v1i1\.all_design(sch_1):ins335683@project_worklib.\tps62175dqct_u12.normal\(chips)!TPS62175DQCT_U12_DQC_PWSON-N10_TPS62175DQCT_U12!!!F12!!!!!!!!!!
S!GND!U12!4!@\imx6 rex_v1i1\.all_design(sch_1):ins335683@project_worklib.\tps62175dqct_u12.normal\(chips)!TPS62175DQCT_U12_DQC_PWSON-N10_TPS62175DQCT_U12!!!F12!!!!!!!!!!
S!POK_3V0_SNVS!U12!7!@\imx6 rex_v1i1\.all_design(sch_1):ins335683@project_worklib.\tps62175dqct_u12.normal\(chips)!TPS62175DQCT_U12_DQC_PWSON-N10_TPS62175DQCT_U12!!!F12!!!!!!!!!!
S!GND!U12!1!@\imx6 rex_v1i1\.all_design(sch_1):ins335683@project_worklib.\tps62175dqct_u12.normal\(chips)!TPS62175DQCT_U12_DQC_PWSON-N10_TPS62175DQCT_U12!!!F12!!!!!!!!!!
S!N335493!U12!8!@\imx6 rex_v1i1\.all_design(sch_1):ins335683@project_worklib.\tps62175dqct_u12.normal\(chips)!TPS62175DQCT_U12_DQC_PWSON-N10_TPS62175DQCT_U12!!!F12!!!!!!!!!!
S!SW_3V0_SNVS!U12!9!@\imx6 rex_v1i1\.all_design(sch_1):ins335683@project_worklib.\tps62175dqct_u12.normal\(chips)!TPS62175DQCT_U12_DQC_PWSON-N10_TPS62175DQCT_U12!!!F12!!!!!!!!!!
S!+VIN!U12!2!@\imx6 rex_v1i1\.all_design(sch_1):ins335683@project_worklib.\tps62175dqct_u12.normal\(chips)!TPS62175DQCT_U12_DQC_PWSON-N10_TPS62175DQCT_U12!!!F12!!!!!!!!!!
S!+3V0_ALWAYS!U12!10!@\imx6 rex_v1i1\.all_design(sch_1):ins335683@project_worklib.\tps62175dqct_u12.normal\(chips)!TPS62175DQCT_U12_DQC_PWSON-N10_TPS62175DQCT_U12!!!F12!!!!!!!!!!
S!N337874!U13!17!@\imx6 rex_v1i1\.all_design(sch_1):ins338376@project_worklib.\isl6236airz_u13.normal\(chips)!ISL6236AIRZ_U13_32_VFQFN_EXPOSED_PAD_ISL6236AIRZ!!!F11!!!!!!!!!!
S!N337878!U13!24!@\imx6 rex_v1i1\.all_design(sch_1):ins338376@project_worklib.\isl6236airz_u13.normal\(chips)!ISL6236AIRZ_U13_32_VFQFN_EXPOSED_PAD_ISL6236AIRZ!!!F11!!!!!!!!!!
S!!U13!9!@\imx6 rex_v1i1\.all_design(sch_1):ins338376@project_worklib.\isl6236airz_u13.normal\(chips)!ISL6236AIRZ_U13_32_VFQFN_EXPOSED_PAD_ISL6236AIRZ!!!F11!!!!!!!!!!
S!ON_5V_LDO_2!U13!4!@\imx6 rex_v1i1\.all_design(sch_1):ins338376@project_worklib.\isl6236airz_u13.normal\(chips)!ISL6236AIRZ_U13_32_VFQFN_EXPOSED_PAD_ISL6236AIRZ!!!F11!!!!!!!!!!
S!POK_1V5!U13!14!@\imx6 rex_v1i1\.all_design(sch_1):ins338376@project_worklib.\isl6236airz_u13.normal\(chips)!ISL6236AIRZ_U13_32_VFQFN_EXPOSED_PAD_ISL6236AIRZ!!!F11!!!!!!!!!!
S!POK_1V375!U13!27!@\imx6 rex_v1i1\.all_design(sch_1):ins338376@project_worklib.\isl6236airz_u13.normal\(chips)!ISL6236AIRZ_U13_32_VFQFN_EXPOSED_PAD_ISL6236AIRZ!!!F11!!!!!!!!!!
S!GND!U13!33!@\imx6 rex_v1i1\.all_design(sch_1):ins338376@project_worklib.\isl6236airz_u13.normal\(chips)!ISL6236AIRZ_U13_32_VFQFN_EXPOSED_PAD_ISL6236AIRZ!!!F11!!!!!!!!!!
S!FB1_2V5!U13!11!@\imx6 rex_v1i1\.all_design(sch_1):ins338376@project_worklib.\isl6236airz_u13.normal\(chips)!ISL6236AIRZ_U13_32_VFQFN_EXPOSED_PAD_ISL6236AIRZ!!!F11!!!!!!!!!!
S!GND!U13!21!@\imx6 rex_v1i1\.all_design(sch_1):ins338376@project_worklib.\isl6236airz_u13.normal\(chips)!ISL6236AIRZ_U13_32_VFQFN_EXPOSED_PAD_ISL6236AIRZ!!!F11!!!!!!!!!!
S!N337894!U13!12!@\imx6 rex_v1i1\.all_design(sch_1):ins338376@project_worklib.\isl6236airz_u13.normal\(chips)!ISL6236AIRZ_U13_32_VFQFN_EXPOSED_PAD_ISL6236AIRZ!!!F11!!!!!!!!!!
S!N337988!U13!31!@\imx6 rex_v1i1\.all_design(sch_1):ins338376@project_worklib.\isl6236airz_u13.normal\(chips)!ISL6236AIRZ_U13_32_VFQFN_EXPOSED_PAD_ISL6236AIRZ!!!F11!!!!!!!!!!
S!+5V_LDO2!U13!7!@\imx6 rex_v1i1\.all_design(sch_1):ins338376@project_worklib.\isl6236airz_u13.normal\(chips)!ISL6236AIRZ_U13_32_VFQFN_EXPOSED_PAD_ISL6236AIRZ!!!F11!!!!!!!!!!
S!GND!U13!8!@\imx6 rex_v1i1\.all_design(sch_1):ins338376@project_worklib.\isl6236airz_u13.normal\(chips)!ISL6236AIRZ_U13_32_VFQFN_EXPOSED_PAD_ISL6236AIRZ!!!F11!!!!!!!!!!
S!LGATE1_2V5!U13!18!@\imx6 rex_v1i1\.all_design(sch_1):ins338376@project_worklib.\isl6236airz_u13.normal\(chips)!ISL6236AIRZ_U13_32_VFQFN_EXPOSED_PAD_ISL6236AIRZ!!!F11!!!!!!!!!!
S!LGATE2_1V5!U13!23!@\imx6 rex_v1i1\.all_design(sch_1):ins338376@project_worklib.\isl6236airz_u13.normal\(chips)!ISL6236AIRZ_U13_32_VFQFN_EXPOSED_PAD_ISL6236AIRZ!!!F11!!!!!!!!!!
S!+2V5!U13!10!@\imx6 rex_v1i1\.all_design(sch_1):ins338376@project_worklib.\isl6236airz_u13.normal\(chips)!ISL6236AIRZ_U13_32_VFQFN_EXPOSED_PAD_ISL6236AIRZ!!!F11!!!!!!!!!!
S!+1V5_DDR!U13!30!@\imx6 rex_v1i1\.all_design(sch_1):ins338376@project_worklib.\isl6236airz_u13.normal\(chips)!ISL6236AIRZ_U13_32_VFQFN_EXPOSED_PAD_ISL6236AIRZ!!!F11!!!!!!!!!!
S!GND!U13!22!@\imx6 rex_v1i1\.all_design(sch_1):ins338376@project_worklib.\isl6236airz_u13.normal\(chips)!ISL6236AIRZ_U13_32_VFQFN_EXPOSED_PAD_ISL6236AIRZ!!!F11!!!!!!!!!!
S!PHASE1_2V5!U13!16!@\imx6 rex_v1i1\.all_design(sch_1):ins338376@project_worklib.\isl6236airz_u13.normal\(chips)!ISL6236AIRZ_U13_32_VFQFN_EXPOSED_PAD_ISL6236AIRZ!!!F11!!!!!!!!!!
S!PHASE2_1V5!U13!25!@\imx6 rex_v1i1\.all_design(sch_1):ins338376@project_worklib.\isl6236airz_u13.normal\(chips)!ISL6236AIRZ_U13_32_VFQFN_EXPOSED_PAD_ISL6236AIRZ!!!F11!!!!!!!!!!
S!POK_2V5_R!U13!13!@\imx6 rex_v1i1\.all_design(sch_1):ins338376@project_worklib.\isl6236airz_u13.normal\(chips)!ISL6236AIRZ_U13_32_VFQFN_EXPOSED_PAD_ISL6236AIRZ!!!F11!!!!!!!!!!
S!POK_1V5_R!U13!28!@\imx6 rex_v1i1\.all_design(sch_1):ins338376@project_worklib.\isl6236airz_u13.normal\(chips)!ISL6236AIRZ_U13_32_VFQFN_EXPOSED_PAD_ISL6236AIRZ!!!F11!!!!!!!!!!
S!N338016!U13!19!@\imx6 rex_v1i1\.all_design(sch_1):ins338376@project_worklib.\isl6236airz_u13.normal\(chips)!ISL6236AIRZ_U13_32_VFQFN_EXPOSED_PAD_ISL6236AIRZ!!!F11!!!!!!!!!!
S!+VREF1_2V_1V5!U13!1!@\imx6 rex_v1i1\.all_design(sch_1):ins338376@project_worklib.\isl6236airz_u13.normal\(chips)!ISL6236AIRZ_U13_32_VFQFN_EXPOSED_PAD_ISL6236AIRZ!!!F11!!!!!!!!!!
S!REFIN2_1V5!U13!32!@\imx6 rex_v1i1\.all_design(sch_1):ins338376@project_worklib.\isl6236airz_u13.normal\(chips)!ISL6236AIRZ_U13_32_VFQFN_EXPOSED_PAD_ISL6236AIRZ!!!F11!!!!!!!!!!
S!+5V_VCC2!U13!20!@\imx6 rex_v1i1\.all_design(sch_1):ins338376@project_worklib.\isl6236airz_u13.normal\(chips)!ISL6236AIRZ_U13_32_VFQFN_EXPOSED_PAD_ISL6236AIRZ!!!F11!!!!!!!!!!
S!GND!U13!29!@\imx6 rex_v1i1\.all_design(sch_1):ins338376@project_worklib.\isl6236airz_u13.normal\(chips)!ISL6236AIRZ_U13_32_VFQFN_EXPOSED_PAD_ISL6236AIRZ!!!F11!!!!!!!!!!
S!N337976!U13!2!@\imx6 rex_v1i1\.all_design(sch_1):ins338376@project_worklib.\isl6236airz_u13.normal\(chips)!ISL6236AIRZ_U13_32_VFQFN_EXPOSED_PAD_ISL6236AIRZ!!!F11!!!!!!!!!!
S!UGATE1_2V5!U13!15!@\imx6 rex_v1i1\.all_design(sch_1):ins338376@project_worklib.\isl6236airz_u13.normal\(chips)!ISL6236AIRZ_U13_32_VFQFN_EXPOSED_PAD_ISL6236AIRZ!!!F11!!!!!!!!!!
S!UGATE2_1V5!U13!26!@\imx6 rex_v1i1\.all_design(sch_1):ins338376@project_worklib.\isl6236airz_u13.normal\(chips)!ISL6236AIRZ_U13_32_VFQFN_EXPOSED_PAD_ISL6236AIRZ!!!F11!!!!!!!!!!
S!+5V_VCC2!U13!3!@\imx6 rex_v1i1\.all_design(sch_1):ins338376@project_worklib.\isl6236airz_u13.normal\(chips)!ISL6236AIRZ_U13_32_VFQFN_EXPOSED_PAD_ISL6236AIRZ!!!F11!!!!!!!!!!
S!+VIN!U13!6!@\imx6 rex_v1i1\.all_design(sch_1):ins338376@project_worklib.\isl6236airz_u13.normal\(chips)!ISL6236AIRZ_U13_32_VFQFN_EXPOSED_PAD_ISL6236AIRZ!!!F11!!!!!!!!!!
S!+VREF1_3V3_1V5!U13!5!@\imx6 rex_v1i1\.all_design(sch_1):ins338376@project_worklib.\isl6236airz_u13.normal\(chips)!ISL6236AIRZ_U13_32_VFQFN_EXPOSED_PAD_ISL6236AIRZ!!!F11!!!!!!!!!!
S!N323644!U6!4!@\imx6 rex_v1i1\.all_design(sch_1):ins324718@project_worklib.\tps3808g09dbvr_u6.normal\(chips)!TPS3808G09DBVR_U6_DBV_SOT_23_6_TPS3808G09DBVR_U6!!!F6!!!!!!!!!!
S!GND!U6!2!@\imx6 rex_v1i1\.all_design(sch_1):ins324718@project_worklib.\tps3808g09dbvr_u6.normal\(chips)!TPS3808G09DBVR_U6_DBV_SOT_23_6_TPS3808G09DBVR_U6!!!F6!!!!!!!!!!
S!POK_3V3!U6!3!@\imx6 rex_v1i1\.all_design(sch_1):ins324718@project_worklib.\tps3808g09dbvr_u6.normal\(chips)!TPS3808G09DBVR_U6_DBV_SOT_23_6_TPS3808G09DBVR_U6!!!F6!!!!!!!!!!
S!POR_BN!U6!1!@\imx6 rex_v1i1\.all_design(sch_1):ins324718@project_worklib.\tps3808g09dbvr_u6.normal\(chips)!TPS3808G09DBVR_U6_DBV_SOT_23_6_TPS3808G09DBVR_U6!!!F6!!!!!!!!!!
S!SENSE_1V5!U6!5!@\imx6 rex_v1i1\.all_design(sch_1):ins324718@project_worklib.\tps3808g09dbvr_u6.normal\(chips)!TPS3808G09DBVR_U6_DBV_SOT_23_6_TPS3808G09DBVR_U6!!!F6!!!!!!!!!!
S!+3V0_ALWAYS!U6!6!@\imx6 rex_v1i1\.all_design(sch_1):ins324718@project_worklib.\tps3808g09dbvr_u6.normal\(chips)!TPS3808G09DBVR_U6_DBV_SOT_23_6_TPS3808G09DBVR_U6!!!F6!!!!!!!!!!
S!RSTINN!U7!1!@\imx6 rex_v1i1\.all_design(sch_1):ins324798@project_worklib.\sn74ahc1g09dbvr_u7.normal\(chips)!SN74AHC1G09DBVR_U7_DBV_SOT_23_5_SN74AHC1G09DBVR!!!F5!!!!!!!!!!
S!WD_OUT_R!U7!2!@\imx6 rex_v1i1\.all_design(sch_1):ins324798@project_worklib.\sn74ahc1g09dbvr_u7.normal\(chips)!SN74AHC1G09DBVR_U7_DBV_SOT_23_5_SN74AHC1G09DBVR!!!F5!!!!!!!!!!
S!GND!U7!3!@\imx6 rex_v1i1\.all_design(sch_1):ins324798@project_worklib.\sn74ahc1g09dbvr_u7.normal\(chips)!SN74AHC1G09DBVR_U7_DBV_SOT_23_5_SN74AHC1G09DBVR!!!F5!!!!!!!!!!
S!+3V3!U7!5!@\imx6 rex_v1i1\.all_design(sch_1):ins324798@project_worklib.\sn74ahc1g09dbvr_u7.normal\(chips)!SN74AHC1G09DBVR_U7_DBV_SOT_23_5_SN74AHC1G09DBVR!!!F5!!!!!!!!!!
S!POK_3V3!U7!4!@\imx6 rex_v1i1\.all_design(sch_1):ins324798@project_worklib.\sn74ahc1g09dbvr_u7.normal\(chips)!SN74AHC1G09DBVR_U7_DBV_SOT_23_5_SN74AHC1G09DBVR!!!F5!!!!!!!!!!
S!+3V3_ETH_AVDDH!U8!47!@\imx6 rex_v1i1\.all_design(sch_1):ins333137@project_worklib.\ksz9021rn_u8.normal\(chips)!KSZ9021RN_U8_QFN48_7MMX7MM_KSZ9021RN!!!F4!!!!!!!!!!
S!+3V3_ETH_AVDDH!U8!1!@\imx6 rex_v1i1\.all_design(sch_1):ins333137@project_worklib.\ksz9021rn_u8.normal\(chips)!KSZ9021RN_U8_QFN48_7MMX7MM_KSZ9021RN!!!F4!!!!!!!!!!
S!+3V3_ETH_AVDDH!U8!12!@\imx6 rex_v1i1\.all_design(sch_1):ins333137@project_worklib.\ksz9021rn_u8.normal\(chips)!KSZ9021RN_U8_QFN48_7MMX7MM_KSZ9021RN!!!F4!!!!!!!!!!
S!+1V2_ETH_AVDDL!U8!4!@\imx6 rex_v1i1\.all_design(sch_1):ins333137@project_worklib.\ksz9021rn_u8.normal\(chips)!KSZ9021RN_U8_QFN48_7MMX7MM_KSZ9021RN!!!F4!!!!!!!!!!
S!+1V2_ETH_AVDDL!U8!9!@\imx6 rex_v1i1\.all_design(sch_1):ins333137@project_worklib.\ksz9021rn_u8.normal\(chips)!KSZ9021RN_U8_QFN48_7MMX7MM_KSZ9021RN!!!F4!!!!!!!!!!
S!+1V2_ETH_AVDDL_PLL!U8!44!@\imx6 rex_v1i1\.all_design(sch_1):ins333137@project_worklib.\ksz9021rn_u8.normal\(chips)!KSZ9021RN_U8_QFN48_7MMX7MM_KSZ9021RN!!!F4!!!!!!!!!!
S!ENET_REF_CLK_R!U8!41!@\imx6 rex_v1i1\.all_design(sch_1):ins333137@project_worklib.\ksz9021rn_u8.normal\(chips)!KSZ9021RN_U8_QFN48_7MMX7MM_KSZ9021RN!!!F4!!!!!!!!!!
S!+2V5_ETH_DVDDH!U8!16!@\imx6 rex_v1i1\.all_design(sch_1):ins333137@project_worklib.\ksz9021rn_u8.normal\(chips)!KSZ9021RN_U8_QFN48_7MMX7MM_KSZ9021RN!!!F4!!!!!!!!!!
S!+2V5_ETH_DVDDH!U8!34!@\imx6 rex_v1i1\.all_design(sch_1):ins333137@project_worklib.\ksz9021rn_u8.normal\(chips)!KSZ9021RN_U8_QFN48_7MMX7MM_KSZ9021RN!!!F4!!!!!!!!!!
S!+2V5_ETH_DVDDH!U8!40!@\imx6 rex_v1i1\.all_design(sch_1):ins333137@project_worklib.\ksz9021rn_u8.normal\(chips)!KSZ9021RN_U8_QFN48_7MMX7MM_KSZ9021RN!!!F4!!!!!!!!!!
S!+1V2_ETH_DVDDL!U8!14!@\imx6 rex_v1i1\.all_design(sch_1):ins333137@project_worklib.\ksz9021rn_u8.normal\(chips)!KSZ9021RN_U8_QFN48_7MMX7MM_KSZ9021RN!!!F4!!!!!!!!!!
S!+1V2_ETH_DVDDL!U8!18!@\imx6 rex_v1i1\.all_design(sch_1):ins333137@project_worklib.\ksz9021rn_u8.normal\(chips)!KSZ9021RN_U8_QFN48_7MMX7MM_KSZ9021RN!!!F4!!!!!!!!!!
S!+1V2_ETH_DVDDL!U8!23!@\imx6 rex_v1i1\.all_design(sch_1):ins333137@project_worklib.\ksz9021rn_u8.normal\(chips)!KSZ9021RN_U8_QFN48_7MMX7MM_KSZ9021RN!!!F4!!!!!!!!!!
S!+1V2_ETH_DVDDL!U8!26!@\imx6 rex_v1i1\.all_design(sch_1):ins333137@project_worklib.\ksz9021rn_u8.normal\(chips)!KSZ9021RN_U8_QFN48_7MMX7MM_KSZ9021RN!!!F4!!!!!!!!!!
S!+1V2_ETH_DVDDL!U8!30!@\imx6 rex_v1i1\.all_design(sch_1):ins333137@project_worklib.\ksz9021rn_u8.normal\(chips)!KSZ9021RN_U8_QFN48_7MMX7MM_KSZ9021RN!!!F4!!!!!!!!!!
S!+1V2_ETH_DVDDL!U8!39!@\imx6 rex_v1i1\.all_design(sch_1):ins333137@project_worklib.\ksz9021rn_u8.normal\(chips)!KSZ9021RN_U8_QFN48_7MMX7MM_KSZ9021RN!!!F4!!!!!!!!!!
S!RGMII_TXCLK!U8!24!@\imx6 rex_v1i1\.all_design(sch_1):ins333137@project_worklib.\ksz9021rn_u8.normal\(chips)!KSZ9021RN_U8_QFN48_7MMX7MM_KSZ9021RN!!!F4!!!!!!!!!!
S!RGMII_INT!U8!38!@\imx6 rex_v1i1\.all_design(sch_1):ins333137@project_worklib.\ksz9021rn_u8.normal\(chips)!KSZ9021RN_U8_QFN48_7MMX7MM_KSZ9021RN!!!F4!!!!!!!!!!
S!ETH_ISET!U8!48!@\imx6 rex_v1i1\.all_design(sch_1):ins333137@project_worklib.\ksz9021rn_u8.normal\(chips)!KSZ9021RN_U8_QFN48_7MMX7MM_KSZ9021RN!!!F4!!!!!!!!!!
S!!U8!43!@\imx6 rex_v1i1\.all_design(sch_1):ins333137@project_worklib.\ksz9021rn_u8.normal\(chips)!KSZ9021RN_U8_QFN48_7MMX7MM_KSZ9021RN!!!F4!!!!!!!!!!
S!LED1!U8!17!@\imx6 rex_v1i1\.all_design(sch_1):ins333137@project_worklib.\ksz9021rn_u8.normal\(chips)!KSZ9021RN_U8_QFN48_7MMX7MM_KSZ9021RN!!!F4!!!!!!!!!!
S!LED2!U8!15!@\imx6 rex_v1i1\.all_design(sch_1):ins333137@project_worklib.\ksz9021rn_u8.normal\(chips)!KSZ9021RN_U8_QFN48_7MMX7MM_KSZ9021RN!!!F4!!!!!!!!!!
S!RGMII_R_MDC!U8!36!@\imx6 rex_v1i1\.all_design(sch_1):ins333137@project_worklib.\ksz9021rn_u8.normal\(chips)!KSZ9021RN_U8_QFN48_7MMX7MM_KSZ9021RN!!!F4!!!!!!!!!!
S!RGMII_R_MDIO!U8!37!@\imx6 rex_v1i1\.all_design(sch_1):ins333137@project_worklib.\ksz9021rn_u8.normal\(chips)!KSZ9021RN_U8_QFN48_7MMX7MM_KSZ9021RN!!!F4!!!!!!!!!!
S!GND!U8!49!@\imx6 rex_v1i1\.all_design(sch_1):ins333137@project_worklib.\ksz9021rn_u8.normal\(chips)!KSZ9021RN_U8_QFN48_7MMX7MM_KSZ9021RN!!!F4!!!!!!!!!!
S!RGMII_RSTN!U8!42!@\imx6 rex_v1i1\.all_design(sch_1):ins333137@project_worklib.\ksz9021rn_u8.normal\(chips)!KSZ9021RN_U8_QFN48_7MMX7MM_KSZ9021RN!!!F4!!!!!!!!!!
S!RGMII_RXD0!U8!32!@\imx6 rex_v1i1\.all_design(sch_1):ins333137@project_worklib.\ksz9021rn_u8.normal\(chips)!KSZ9021RN_U8_QFN48_7MMX7MM_KSZ9021RN!!!F4!!!!!!!!!!
S!RGMII_RXD1!U8!31!@\imx6 rex_v1i1\.all_design(sch_1):ins333137@project_worklib.\ksz9021rn_u8.normal\(chips)!KSZ9021RN_U8_QFN48_7MMX7MM_KSZ9021RN!!!F4!!!!!!!!!!
S!RGMII_RXD2!U8!28!@\imx6 rex_v1i1\.all_design(sch_1):ins333137@project_worklib.\ksz9021rn_u8.normal\(chips)!KSZ9021RN_U8_QFN48_7MMX7MM_KSZ9021RN!!!F4!!!!!!!!!!
S!RGMII_RXD3!U8!27!@\imx6 rex_v1i1\.all_design(sch_1):ins333137@project_worklib.\ksz9021rn_u8.normal\(chips)!KSZ9021RN_U8_QFN48_7MMX7MM_KSZ9021RN!!!F4!!!!!!!!!!
S!RGMII_R_RXCLK!U8!35!@\imx6 rex_v1i1\.all_design(sch_1):ins333137@project_worklib.\ksz9021rn_u8.normal\(chips)!KSZ9021RN_U8_QFN48_7MMX7MM_KSZ9021RN!!!F4!!!!!!!!!!
S!RGMII_RXDV!U8!33!@\imx6 rex_v1i1\.all_design(sch_1):ins333137@project_worklib.\ksz9021rn_u8.normal\(chips)!KSZ9021RN_U8_QFN48_7MMX7MM_KSZ9021RN!!!F4!!!!!!!!!!
S!RGMII_TXD0!U8!19!@\imx6 rex_v1i1\.all_design(sch_1):ins333137@project_worklib.\ksz9021rn_u8.normal\(chips)!KSZ9021RN_U8_QFN48_7MMX7MM_KSZ9021RN!!!F4!!!!!!!!!!
S!RGMII_TXD1!U8!20!@\imx6 rex_v1i1\.all_design(sch_1):ins333137@project_worklib.\ksz9021rn_u8.normal\(chips)!KSZ9021RN_U8_QFN48_7MMX7MM_KSZ9021RN!!!F4!!!!!!!!!!
S!RGMII_TXD2!U8!21!@\imx6 rex_v1i1\.all_design(sch_1):ins333137@project_worklib.\ksz9021rn_u8.normal\(chips)!KSZ9021RN_U8_QFN48_7MMX7MM_KSZ9021RN!!!F4!!!!!!!!!!
S!RGMII_TXD3!U8!22!@\imx6 rex_v1i1\.all_design(sch_1):ins333137@project_worklib.\ksz9021rn_u8.normal\(chips)!KSZ9021RN_U8_QFN48_7MMX7MM_KSZ9021RN!!!F4!!!!!!!!!!
S!TRD0_N!U8!3!@\imx6 rex_v1i1\.all_design(sch_1):ins333137@project_worklib.\ksz9021rn_u8.normal\(chips)!KSZ9021RN_U8_QFN48_7MMX7MM_KSZ9021RN!!!F4!!!!!!!!!!
S!TRD1_N!U8!6!@\imx6 rex_v1i1\.all_design(sch_1):ins333137@project_worklib.\ksz9021rn_u8.normal\(chips)!KSZ9021RN_U8_QFN48_7MMX7MM_KSZ9021RN!!!F4!!!!!!!!!!
S!TRD2_N!U8!8!@\imx6 rex_v1i1\.all_design(sch_1):ins333137@project_worklib.\ksz9021rn_u8.normal\(chips)!KSZ9021RN_U8_QFN48_7MMX7MM_KSZ9021RN!!!F4!!!!!!!!!!
S!TRD3_N!U8!11!@\imx6 rex_v1i1\.all_design(sch_1):ins333137@project_worklib.\ksz9021rn_u8.normal\(chips)!KSZ9021RN_U8_QFN48_7MMX7MM_KSZ9021RN!!!F4!!!!!!!!!!
S!TRD0_P!U8!2!@\imx6 rex_v1i1\.all_design(sch_1):ins333137@project_worklib.\ksz9021rn_u8.normal\(chips)!KSZ9021RN_U8_QFN48_7MMX7MM_KSZ9021RN!!!F4!!!!!!!!!!
S!TRD1_P!U8!5!@\imx6 rex_v1i1\.all_design(sch_1):ins333137@project_worklib.\ksz9021rn_u8.normal\(chips)!KSZ9021RN_U8_QFN48_7MMX7MM_KSZ9021RN!!!F4!!!!!!!!!!
S!TRD2_P!U8!7!@\imx6 rex_v1i1\.all_design(sch_1):ins333137@project_worklib.\ksz9021rn_u8.normal\(chips)!KSZ9021RN_U8_QFN48_7MMX7MM_KSZ9021RN!!!F4!!!!!!!!!!
S!TRD3_P!U8!10!@\imx6 rex_v1i1\.all_design(sch_1):ins333137@project_worklib.\ksz9021rn_u8.normal\(chips)!KSZ9021RN_U8_QFN48_7MMX7MM_KSZ9021RN!!!F4!!!!!!!!!!
S!RGMII_TXEN!U8!25!@\imx6 rex_v1i1\.all_design(sch_1):ins333137@project_worklib.\ksz9021rn_u8.normal\(chips)!KSZ9021RN_U8_QFN48_7MMX7MM_KSZ9021RN!!!F4!!!!!!!!!!
S!GND!U8!29!@\imx6 rex_v1i1\.all_design(sch_1):ins333137@project_worklib.\ksz9021rn_u8.normal\(chips)!KSZ9021RN_U8_QFN48_7MMX7MM_KSZ9021RN!!!F4!!!!!!!!!!
S!GND!U8!13!@\imx6 rex_v1i1\.all_design(sch_1):ins333137@project_worklib.\ksz9021rn_u8.normal\(chips)!KSZ9021RN_U8_QFN48_7MMX7MM_KSZ9021RN!!!F4!!!!!!!!!!
S!ETH_OSCI_25MHZ!U8!46!@\imx6 rex_v1i1\.all_design(sch_1):ins333137@project_worklib.\ksz9021rn_u8.normal\(chips)!KSZ9021RN_U8_QFN48_7MMX7MM_KSZ9021RN!!!F4!!!!!!!!!!
S!ETH_OSCO_25MHZ!U8!45!@\imx6 rex_v1i1\.all_design(sch_1):ins333137@project_worklib.\ksz9021rn_u8.normal\(chips)!KSZ9021RN_U8_QFN48_7MMX7MM_KSZ9021RN!!!F4!!!!!!!!!!
S!GND!U9!12!@\imx6 rex_v1i1\.all_design(sch_1):ins332597@project_worklib.\mic33050-4yhl tr_u9.normal\(chips)!MIC33050-4YHL TR_U9_MLF_3X3_12PINS_MIC33050-4YHL TR!!!F3!!!!!!!!!!
S!CFF!U9!11!@\imx6 rex_v1i1\.all_design(sch_1):ins332597@project_worklib.\mic33050-4yhl tr_u9.normal\(chips)!MIC33050-4YHL TR_U9_MLF_3X3_12PINS_MIC33050-4YHL TR!!!F3!!!!!!!!!!
S!POK_3V3!U9!9!@\imx6 rex_v1i1\.all_design(sch_1):ins332597@project_worklib.\mic33050-4yhl tr_u9.normal\(chips)!MIC33050-4YHL TR_U9_MLF_3X3_12PINS_MIC33050-4YHL TR!!!F3!!!!!!!!!!
S!GND!U9!13!@\imx6 rex_v1i1\.all_design(sch_1):ins332597@project_worklib.\mic33050-4yhl tr_u9.normal\(chips)!MIC33050-4YHL TR_U9_MLF_3X3_12PINS_MIC33050-4YHL TR!!!F3!!!!!!!!!!
S!+1V2_ETH!U9!7!@\imx6 rex_v1i1\.all_design(sch_1):ins332597@project_worklib.\mic33050-4yhl tr_u9.normal\(chips)!MIC33050-4YHL TR_U9_MLF_3X3_12PINS_MIC33050-4YHL TR!!!F3!!!!!!!!!!
S!+1V2_ETH!U9!8!@\imx6 rex_v1i1\.all_design(sch_1):ins332597@project_worklib.\mic33050-4yhl tr_u9.normal\(chips)!MIC33050-4YHL TR_U9_MLF_3X3_12PINS_MIC33050-4YHL TR!!!F3!!!!!!!!!!
S!+1V2_ETH!U9!15!@\imx6 rex_v1i1\.all_design(sch_1):ins332597@project_worklib.\mic33050-4yhl tr_u9.normal\(chips)!MIC33050-4YHL TR_U9_MLF_3X3_12PINS_MIC33050-4YHL TR!!!F3!!!!!!!!!!
S!GND!U9!2!@\imx6 rex_v1i1\.all_design(sch_1):ins332597@project_worklib.\mic33050-4yhl tr_u9.normal\(chips)!MIC33050-4YHL TR_U9_MLF_3X3_12PINS_MIC33050-4YHL TR!!!F3!!!!!!!!!!
S!+1V2_ETH!U9!10!@\imx6 rex_v1i1\.all_design(sch_1):ins332597@project_worklib.\mic33050-4yhl tr_u9.normal\(chips)!MIC33050-4YHL TR_U9_MLF_3X3_12PINS_MIC33050-4YHL TR!!!F3!!!!!!!!!!
S!SW_EP!U9!3!@\imx6 rex_v1i1\.all_design(sch_1):ins332597@project_worklib.\mic33050-4yhl tr_u9.normal\(chips)!MIC33050-4YHL TR_U9_MLF_3X3_12PINS_MIC33050-4YHL TR!!!F3!!!!!!!!!!
S!SW_EP!U9!4!@\imx6 rex_v1i1\.all_design(sch_1):ins332597@project_worklib.\mic33050-4yhl tr_u9.normal\(chips)!MIC33050-4YHL TR_U9_MLF_3X3_12PINS_MIC33050-4YHL TR!!!F3!!!!!!!!!!
S!SW_EP!U9!5!@\imx6 rex_v1i1\.all_design(sch_1):ins332597@project_worklib.\mic33050-4yhl tr_u9.normal\(chips)!MIC33050-4YHL TR_U9_MLF_3X3_12PINS_MIC33050-4YHL TR!!!F3!!!!!!!!!!
S!SW_EP!U9!6!@\imx6 rex_v1i1\.all_design(sch_1):ins332597@project_worklib.\mic33050-4yhl tr_u9.normal\(chips)!MIC33050-4YHL TR_U9_MLF_3X3_12PINS_MIC33050-4YHL TR!!!F3!!!!!!!!!!
S!SW_EP!U9!14!@\imx6 rex_v1i1\.all_design(sch_1):ins332597@project_worklib.\mic33050-4yhl tr_u9.normal\(chips)!MIC33050-4YHL TR_U9_MLF_3X3_12PINS_MIC33050-4YHL TR!!!F3!!!!!!!!!!
S!+3V3!U9!1!@\imx6 rex_v1i1\.all_design(sch_1):ins332597@project_worklib.\mic33050-4yhl tr_u9.normal\(chips)!MIC33050-4YHL TR_U9_MLF_3X3_12PINS_MIC33050-4YHL TR!!!F3!!!!!!!!!!
S!CPU_XTALI!Y1!1!@\imx6 rex_v1i1\.all_design(sch_1):ins324414@project_worklib.\abm7-24.000mhz-d-2-y-t_y1.normal\(chips)!ABM7-24.000MHZ-D-2-Y-T_Y1_ABM7_V1_1_24MHZ!!!F2!!!!!!!!!!
S!CPU_XTALO!Y1!2!@\imx6 rex_v1i1\.all_design(sch_1):ins324414@project_worklib.\abm7-24.000mhz-d-2-y-t_y1.normal\(chips)!ABM7-24.000MHZ-D-2-Y-T_Y1_ABM7_V1_1_24MHZ!!!F2!!!!!!!!!!
S!RTC_XTALI!Y2!1!@\imx6 rex_v1i1\.all_design(sch_1):ins325016@project_worklib.\abs06-32.768khz-9-1-t_y2.normal\(chips)!ABS06-32.768KHZ-9-1-T_Y2_ABS06_32.768KHZ!!!F1!!!!!!!!!!
S!RTC_XTALO!Y2!2!@\imx6 rex_v1i1\.all_design(sch_1):ins325016@project_worklib.\abs06-32.768khz-9-1-t_y2.normal\(chips)!ABS06-32.768KHZ-9-1-T_Y2_ABS06_32.768KHZ!!!F1!!!!!!!!!!
S!ETH_OSCO_25MHZ!Y3!1!@\imx6 rex_v1i1\.all_design(sch_1):ins332223@project_worklib.\abm7-25.000mhz-d-2-y-t v1.1_y3.normal\(chips)!ABM7-25.000MHZ-D-2-Y-T V1.1_Y3_ABM7_V1_1_25MHZ!!!F0!!!!!!!!!!
S!ETH_OSCI_25MHZ!Y3!2!@\imx6 rex_v1i1\.all_design(sch_1):ins332223@project_worklib.\abm7-25.000mhz-d-2-y-t v1.1_y3.normal\(chips)!ABM7-25.000MHZ-D-2-Y-T V1.1_Y3_ABM7_V1_1_25MHZ!!!F0!!!!!!!!!!
