#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0033BAC8 .scope module, "teste" "teste" 2 10;
 .timescale 0 0;
v005ED498_0 .net "clock", 0 0, v005ED440_0; 1 drivers
v005ED4F0_0 .var "clr", 0 0;
v005ED548_0 .var "d", 0 0;
RS_005BC6F4/0/0 .resolv tri, L_005ED650, L_005ED700, L_005ED808, L_005ED910;
RS_005BC6F4/0/4 .resolv tri, L_005EDA18, C4<zzzzz>, C4<zzzzz>, C4<zzzzz>;
RS_005BC6F4 .resolv tri, RS_005BC6F4/0/0, RS_005BC6F4/0/4, C4<zzzzz>, C4<zzzzz>;
v005ED5A0_0 .net8 "s", 4 0, RS_005BC6F4; 5 drivers
RS_005BC70C/0/0 .resolv tri, L_005ED6A8, L_005ED758, L_005ED860, L_005ED968;
RS_005BC70C/0/4 .resolv tri, L_005EDA70, C4<zzzzz>, C4<zzzzz>, C4<zzzzz>;
RS_005BC70C .resolv tri, RS_005BC70C/0/0, RS_005BC70C/0/4, C4<zzzzz>, C4<zzzzz>;
v005ED5F8_0 .net8 "snot", 4 0, RS_005BC70C; 5 drivers
L_005ED650 .part/pv v005ED390_0, 0, 1, 5;
L_005ED6A8 .part/pv v005ED3E8_0, 0, 1, 5;
L_005ED700 .part/pv v005ED1D8_0, 1, 1, 5;
L_005ED758 .part/pv v005ED230_0, 1, 1, 5;
L_005ED7B0 .part RS_005BC6F4, 0, 1;
L_005ED808 .part/pv v005BB0C8_0, 2, 1, 5;
L_005ED860 .part/pv v005BB120_0, 2, 1, 5;
L_005ED8B8 .part RS_005BC6F4, 1, 1;
L_005ED910 .part/pv v00333A28_0, 3, 1, 5;
L_005ED968 .part/pv v00333A80_0, 3, 1, 5;
L_005ED9C0 .part RS_005BC6F4, 2, 1;
L_005EDA18 .part/pv v0033D6F0_0, 4, 1, 5;
L_005EDA70 .part/pv v0033DC08_0, 4, 1, 5;
L_005EDAC8 .part RS_005BC6F4, 3, 1;
S_0033B9B8 .scope module, "clk" "clock" 2 12, 3 1, S_0033BAC8;
 .timescale 0 0;
v005ED440_0 .var "clk", 0 0;
S_0033BE80 .scope module, "d1" "dff" 2 17, 4 1, S_0033BAC8;
 .timescale 0 0;
v005ED288_0 .alias "clk", 0 0, v005ED498_0;
v005ED2E0_0 .net "clr", 0 0, v005ED4F0_0; 1 drivers
v005ED338_0 .net "d", 0 0, v005ED548_0; 1 drivers
v005ED390_0 .var "q", 0 0;
v005ED3E8_0 .var "qnot", 0 0;
S_0033BF08 .scope module, "d2" "dff" 2 18, 4 1, S_0033BAC8;
 .timescale 0 0;
v005BB178_0 .alias "clk", 0 0, v005ED498_0;
v005BB1D0_0 .alias "clr", 0 0, v005ED2E0_0;
v005ED180_0 .net "d", 0 0, L_005ED7B0; 1 drivers
v005ED1D8_0 .var "q", 0 0;
v005ED230_0 .var "qnot", 0 0;
S_0033BF90 .scope module, "d3" "dff" 2 19, 4 1, S_0033BAC8;
 .timescale 0 0;
v00332FE8_0 .alias "clk", 0 0, v005ED498_0;
v00333040_0 .alias "clr", 0 0, v005ED2E0_0;
v00333098_0 .net "d", 0 0, L_005ED8B8; 1 drivers
v005BB0C8_0 .var "q", 0 0;
v005BB120_0 .var "qnot", 0 0;
S_0033C018 .scope module, "d4" "dff" 2 20, 4 1, S_0033BAC8;
 .timescale 0 0;
v0033DC60_0 .alias "clk", 0 0, v005ED498_0;
v0033DCB8_0 .alias "clr", 0 0, v005ED2E0_0;
v003339D0_0 .net "d", 0 0, L_005ED9C0; 1 drivers
v00333A28_0 .var "q", 0 0;
v00333A80_0 .var "qnot", 0 0;
S_0033BA40 .scope module, "d5" "dff" 2 21, 4 1, S_0033BAC8;
 .timescale 0 0;
v005B8908_0 .alias "clk", 0 0, v005ED498_0;
v005B9A88_0 .alias "clr", 0 0, v005ED2E0_0;
v0033D048_0 .net "d", 0 0, L_005EDAC8; 1 drivers
v0033D6F0_0 .var "q", 0 0;
v0033DC08_0 .var "qnot", 0 0;
E_0033AA00 .event posedge, v005B8908_0;
    .scope S_0033B9B8;
T_0 ;
    %set/v v005ED440_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0033B9B8;
T_1 ;
    %delay 12, 0;
    %load/v 8, v005ED440_0, 1;
    %inv 8, 1;
    %set/v v005ED440_0, 8, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0033BE80;
T_2 ;
    %wait E_0033AA00;
    %load/v 8, v005ED2E0_0, 1;
    %jmp/0xz  T_2.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005ED390_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005ED3E8_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v005ED338_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005ED390_0, 0, 8;
    %load/v 8, v005ED338_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005ED3E8_0, 0, 8;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0033BF08;
T_3 ;
    %wait E_0033AA00;
    %load/v 8, v005BB1D0_0, 1;
    %jmp/0xz  T_3.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005ED1D8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005ED230_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v005ED180_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005ED1D8_0, 0, 8;
    %load/v 8, v005ED180_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005ED230_0, 0, 8;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0033BF90;
T_4 ;
    %wait E_0033AA00;
    %load/v 8, v00333040_0, 1;
    %jmp/0xz  T_4.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005BB0C8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005BB120_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v00333098_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005BB0C8_0, 0, 8;
    %load/v 8, v00333098_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005BB120_0, 0, 8;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0033C018;
T_5 ;
    %wait E_0033AA00;
    %load/v 8, v0033DCB8_0, 1;
    %jmp/0xz  T_5.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00333A28_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00333A80_0, 0, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v003339D0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00333A28_0, 0, 8;
    %load/v 8, v003339D0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00333A80_0, 0, 8;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0033BA40;
T_6 ;
    %wait E_0033AA00;
    %load/v 8, v005B9A88_0, 1;
    %jmp/0xz  T_6.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0033D6F0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0033DC08_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v0033D048_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0033D6F0_0, 0, 8;
    %load/v 8, v0033D048_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0033DC08_0, 0, 8;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0033BAC8;
T_7 ;
    %set/v v005ED4F0_0, 1, 1;
    %set/v v005ED548_0, 1, 1;
    %delay 13, 0;
    %set/v v005ED4F0_0, 0, 1;
    %vpi_call 2 28 "$monitor", "%b, %b, %b, %b, %b", &PV<v005ED5F8_0, 4, 1>, &PV<v005ED5F8_0, 3, 1>, &PV<v005ED5F8_0, 2, 1>, &PV<v005ED5F8_0, 1, 1>, &PV<v005ED5F8_0, 0, 1>;
    %delay 1, 0;
    %set/v v005ED548_0, 1, 1;
    %delay 24, 0;
    %set/v v005ED548_0, 0, 1;
    %delay 24, 0;
    %set/v v005ED548_0, 1, 1;
    %delay 48, 0;
    %set/v v005ED548_0, 0, 1;
    %delay 1000, 0;
    %vpi_call 2 37 "$finish";
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "Exercicio02.v";
    "./Clock.v";
    "./FlipFlopD.v";
