
---------- Begin Simulation Statistics ----------
final_tick                               2261781567500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                              107160069                       # Simulator instruction rate (inst/s)
host_mem_usage                                 793676                       # Number of bytes of host memory used
host_op_rate                                107147807                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.10                       # Real time elapsed on the host
host_tick_rate                             1378448141                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   117472459                       # Number of instructions simulated
sim_ops                                     117472459                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001511                       # Number of seconds simulated
sim_ticks                                  1511313000                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.icache.prefetcher.num_hwpf_issued         2139                       # number of hwpf issued
system.cpu0.icache.prefetcher.pfBufferHit          171                       # number of redundant prefetches already in prefetch queue
system.cpu0.icache.prefetcher.pfIdentified         2736                       # number of prefetch candidates identified
system.cpu0.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu0.icache.prefetcher.pfRemovedFull          405                       # number of prefetches dropped due to prefetch queue size
system.cpu0.icache.prefetcher.pfSpanPage           16                       # number of prefetches that crossed the page
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.kern.callpal::wripir                    1      0.24%      0.24% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   12      2.86%      3.10% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.48%      3.58% # number of callpals executed
system.cpu0.kern.callpal::swpipl                  369     88.07%     91.65% # number of callpals executed
system.cpu0.kern.callpal::rdps                      4      0.95%     92.60% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.24%     92.84% # number of callpals executed
system.cpu0.kern.callpal::rti                      20      4.77%     97.61% # number of callpals executed
system.cpu0.kern.callpal::callsys                   9      2.15%     99.76% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.24%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   419                       # number of callpals executed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.hwrei                       628                       # number of hwrei instructions executed
system.cpu0.kern.inst.quiesce                       4                       # number of quiesce instructions executed
system.cpu0.kern.ipl_count::0                     176     44.90%     44.90% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      2      0.51%     45.41% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.26%     45.66% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    213     54.34%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 392                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      176     49.72%     49.72% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       2      0.56%     50.28% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.28%     50.56% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     175     49.44%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  354                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0              1398465000     96.28%     96.28% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                1164500      0.08%     96.36% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 977500      0.07%     96.43% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               51850500      3.57%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total          1452457500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.821596                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.903061                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.mode_good::kernel                 18                      
system.cpu0.kern.mode_good::user                   17                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch::kernel               33                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch_good::kernel     0.545455                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.700000                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel         242405000     77.93%     77.93% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            68652000     22.07%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu0.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.icache.prefetcher.num_hwpf_issued         3080                       # number of hwpf issued
system.cpu1.icache.prefetcher.pfBufferHit          207                       # number of redundant prefetches already in prefetch queue
system.cpu1.icache.prefetcher.pfIdentified         3616                       # number of prefetch candidates identified
system.cpu1.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu1.icache.prefetcher.pfRemovedFull          306                       # number of prefetches dropped due to prefetch queue size
system.cpu1.icache.prefetcher.pfSpanPage           32                       # number of prefetches that crossed the page
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.kern.callpal::wripir                    1      0.31%      0.31% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   58     18.12%     18.44% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      1.56%     20.00% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  169     52.81%     72.81% # number of callpals executed
system.cpu1.kern.callpal::rdps                      5      1.56%     74.37% # number of callpals executed
system.cpu1.kern.callpal::rti                      71     22.19%     96.56% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      2.81%     99.37% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.62%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   320                       # number of callpals executed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.hwrei                       834                       # number of hwrei instructions executed
system.cpu1.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu1.kern.ipl_count::0                     107     43.85%     43.85% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      2      0.82%     44.67% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      2      0.82%     45.49% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    133     54.51%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 244                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      107     49.54%     49.54% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       2      0.93%     50.46% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       2      0.93%     51.39% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     105     48.61%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  216                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0              1626144500     98.11%     98.11% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                 945000      0.06%     98.16% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                1713000      0.10%     98.27% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               28729000      1.73%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total          1657531500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.789474                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.885246                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.mode_good::kernel                 68                      
system.cpu1.kern.mode_good::user                   67                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch::kernel              123                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  6                       # number of protection mode switches
system.cpu1.kern.mode_switch_good::kernel     0.552846                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.166667                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.693878                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         220509500     15.46%     15.46% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            23384000      1.64%     17.10% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          1182674000     82.90%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu2.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu2.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu2.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu2.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu2.icache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.kern.callpal::swpipl                   32     82.05%     82.05% # number of callpals executed
system.cpu2.kern.callpal::rdps                      4     10.26%     92.31% # number of callpals executed
system.cpu2.kern.callpal::rti                       3      7.69%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                    39                       # number of callpals executed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.hwrei                        42                       # number of hwrei instructions executed
system.cpu2.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu2.kern.ipl_count::0                       9     23.68%     23.68% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      2      5.26%     28.95% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      2      5.26%     34.21% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                     25     65.79%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                  38                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                        9     40.91%     40.91% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       2      9.09%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       2      9.09%     59.09% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                       9     40.91%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                   22                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0              1649899500     99.55%     99.55% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                 803000      0.05%     99.60% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                1086000      0.07%     99.66% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31                5611500      0.34%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total          1657400000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.360000                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.mode_good::kernel                  0                      
system.cpu2.kern.mode_good::user                    0                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch::kernel                3                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu2.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu2.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.icache.prefetcher.num_hwpf_issued         6216                       # number of hwpf issued
system.cpu3.icache.prefetcher.pfBufferHit          273                       # number of redundant prefetches already in prefetch queue
system.cpu3.icache.prefetcher.pfIdentified         7228                       # number of prefetch candidates identified
system.cpu3.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu3.icache.prefetcher.pfRemovedFull          694                       # number of prefetches dropped due to prefetch queue size
system.cpu3.icache.prefetcher.pfSpanPage          324                       # number of prefetches that crossed the page
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.kern.callpal::wripir                    3      0.49%      0.49% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   53      8.66%      9.15% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  431     70.42%     79.58% # number of callpals executed
system.cpu3.kern.callpal::rdps                      5      0.82%     80.39% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     1      0.16%     80.56% # number of callpals executed
system.cpu3.kern.callpal::rti                     102     16.67%     97.22% # number of callpals executed
system.cpu3.kern.callpal::callsys                  15      2.45%     99.67% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.33%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   612                       # number of callpals executed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.hwrei                      1250                       # number of hwrei instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.kern.ipl_count::0                     259     48.32%     48.32% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      2      0.37%     48.69% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1      0.19%     48.88% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    274     51.12%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 536                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      257     49.81%     49.81% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       2      0.39%     50.19% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1      0.19%     50.39% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     256     49.61%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  516                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0              1674272000     97.53%     97.53% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                1076000      0.06%     97.59% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 566000      0.03%     97.63% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               40732000      2.37%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total          1716646000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.992278                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.934307                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.962687                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.mode_good::kernel                 96                      
system.cpu3.kern.mode_good::user                   97                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch::kernel              154                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch_good::kernel     0.623377                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.768924                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel        1507419500     86.44%     86.44% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user           236385000     13.56%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu3.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.disks.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disks.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disks.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disks.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disks.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disks.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5031                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          9640                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.Branches                    24027                       # Number of branches fetched
system.switch_cpus0.committedInsts             171920                       # Number of instructions committed
system.switch_cpus0.committedOps               171920                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.data_accesses           12737                       # DTB accesses
system.switch_cpus0.dtb.data_acv                    7                       # DTB access violations
system.switch_cpus0.dtb.data_hits               64332                       # DTB hits
system.switch_cpus0.dtb.data_misses               105                       # DTB misses
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.read_accesses            8141                       # DTB read accesses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_hits               35215                       # DTB read hits
system.switch_cpus0.dtb.read_misses                90                       # DTB read misses
system.switch_cpus0.dtb.write_accesses           4596                       # DTB write accesses
system.switch_cpus0.dtb.write_acv                   7                       # DTB write access violations
system.switch_cpus0.dtb.write_hits              29117                       # DTB write hits
system.switch_cpus0.dtb.write_misses               15                       # DTB write misses
system.switch_cpus0.idle_fraction            0.780576                       # Percentage of idle cycles
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.fetch_accesses          44313                       # ITB accesses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_hits              44219                       # ITB hits
system.switch_cpus0.itb.fetch_misses               94                       # ITB misses
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.not_idle_fraction        0.219424                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles                 2904236                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      637258.419143                       # Number of busy cycles
system.switch_cpus0.num_conditional_control_insts        17648                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses           246                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts                  246                       # number of float instructions
system.switch_cpus0.num_fp_register_reads          119                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes          102                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls               4359                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      2266977.580857                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses       165897                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts              165897                       # number of integer instructions
system.switch_cpus0.num_int_register_reads       229467                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       118058                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts              35419                       # Number of load instructions
system.switch_cpus0.num_mem_refs                64598                       # number of memory refs
system.switch_cpus0.num_store_insts             29179                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass         2879      1.67%      1.67% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu            99626     57.91%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             176      0.10%     59.69% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     59.69% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd             31      0.02%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::MemRead           36312     21.11%     80.81% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          29347     17.06%     97.87% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead           99      0.06%     97.93% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite          116      0.07%     98.00% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess          3446      2.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            172032                       # Class of executed instruction
system.switch_cpus1.Branches                    21441                       # Number of branches fetched
system.switch_cpus1.committedInsts             143302                       # Number of instructions committed
system.switch_cpus1.committedOps               143302                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.data_accesses            2699                       # DTB accesses
system.switch_cpus1.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus1.dtb.data_hits               41303                       # DTB hits
system.switch_cpus1.dtb.data_misses               364                       # DTB misses
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.read_accesses            1824                       # DTB read accesses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_hits               25866                       # DTB read hits
system.switch_cpus1.dtb.read_misses               326                       # DTB read misses
system.switch_cpus1.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus1.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus1.dtb.write_hits              15437                       # DTB write hits
system.switch_cpus1.dtb.write_misses               38                       # DTB write misses
system.switch_cpus1.idle_fraction            0.829725                       # Percentage of idle cycles
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.fetch_accesses          23839                       # ITB accesses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_hits              23714                       # ITB hits
system.switch_cpus1.itb.fetch_misses              125                       # ITB misses
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.not_idle_fraction        0.170275                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles                 2902406                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      494208.485167                       # Number of busy cycles
system.switch_cpus1.num_conditional_control_insts        16587                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses           297                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts                  297                       # number of float instructions
system.switch_cpus1.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls               2899                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      2408197.514833                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses       137812                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts              137812                       # number of integer instructions
system.switch_cpus1.num_int_register_reads       184393                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       105383                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts              26750                       # Number of load instructions
system.switch_cpus1.num_mem_refs                42413                       # number of memory refs
system.switch_cpus1.num_store_insts             15663                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass         2837      1.97%      1.97% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu            90643     63.08%     65.06% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             108      0.08%     65.13% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     65.13% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             25      0.02%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           27689     19.27%     84.42% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          15541     10.82%     95.24% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead          137      0.10%     95.33% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite          132      0.09%     95.43% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          6572      4.57%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            143687                       # Class of executed instruction
system.switch_cpus2.Branches                      564                       # Number of branches fetched
system.switch_cpus2.committedInsts               3767                       # Number of instructions committed
system.switch_cpus2.committedOps                 3767                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_hits                1291                       # DTB hits
system.switch_cpus2.dtb.data_misses                 0                       # DTB misses
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_hits                 834                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_hits                457                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.idle_fraction            0.994165                       # Percentage of idle cycles
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.fetch_accesses            541                       # ITB accesses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_hits                541                       # ITB hits
system.switch_cpus2.itb.fetch_misses                0                       # ITB misses
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.not_idle_fraction        0.005835                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles                 2902228                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      16934.478563                       # Number of busy cycles
system.switch_cpus2.num_conditional_control_insts          286                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls                158                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      2885293.521437                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses         3578                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts                3578                       # number of integer instructions
system.switch_cpus2.num_int_register_reads         4836                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes         2850                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts                834                       # Number of load instructions
system.switch_cpus2.num_mem_refs                 1294                       # number of memory refs
system.switch_cpus2.num_store_insts               460                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass           24      0.64%      0.64% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu             2218     58.88%     59.52% # Class of executed instruction
system.switch_cpus2.op_class::IntMult              10      0.27%     59.78% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     59.78% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0      0.00%     59.78% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     59.78% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     59.78% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     59.78% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     59.78% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     59.78% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     59.78% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     59.78% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     59.78% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     59.78% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     59.78% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     59.78% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     59.78% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     59.78% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     59.78% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     59.78% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     59.78% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus2.op_class::MemRead             875     23.23%     83.01% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite            461     12.24%     95.25% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead            0      0.00%     95.25% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite            0      0.00%     95.25% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess           179      4.75%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total              3767                       # Class of executed instruction
system.switch_cpus3.Branches                    60044                       # Number of branches fetched
system.switch_cpus3.committedInsts             454337                       # Number of instructions committed
system.switch_cpus3.committedOps               454337                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.data_accesses           49590                       # DTB accesses
system.switch_cpus3.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus3.dtb.data_hits              172072                       # DTB hits
system.switch_cpus3.dtb.data_misses               478                       # DTB misses
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.read_accesses           34074                       # DTB read accesses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_hits               83524                       # DTB read hits
system.switch_cpus3.dtb.read_misses               372                       # DTB read misses
system.switch_cpus3.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus3.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus3.dtb.write_hits              88548                       # DTB write hits
system.switch_cpus3.dtb.write_misses              106                       # DTB write misses
system.switch_cpus3.idle_fraction            0.309763                       # Percentage of idle cycles
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.fetch_accesses         162526                       # ITB accesses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_hits             162374                       # ITB hits
system.switch_cpus3.itb.fetch_misses              152                       # ITB misses
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.not_idle_fraction        0.690237                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles                 3022626                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles      2086328.000620                       # Number of busy cycles
system.switch_cpus3.num_conditional_control_insts        47190                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus3.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls               8663                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles      936297.999380                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses       437205                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts              437205                       # number of integer instructions
system.switch_cpus3.num_int_register_reads       631196                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       298544                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts              84364                       # Number of load instructions
system.switch_cpus3.num_mem_refs               173188                       # number of memory refs
system.switch_cpus3.num_store_insts             88824                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass         9725      2.14%      2.14% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           258427     56.82%     58.96% # Class of executed instruction
system.switch_cpus3.op_class::IntMult             528      0.12%     59.07% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     59.07% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd           1172      0.26%     59.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     59.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     59.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     59.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0      0.00%     59.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv            227      0.05%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           85461     18.79%     78.17% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          87888     19.32%     97.50% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead         1216      0.27%     97.76% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite         1003      0.22%     97.98% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess          9173      2.02%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            454820                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests        10953                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           42                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        32674                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           94                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        71581                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            136                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2261781567500                       # Cumulative time (in ticks) in various power states
system.membus.pwrStateResidencyTicks::UNDEFINED 2261781567500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1168                       # Transaction distribution
system.membus.trans_dist::WriteReq                 18                       # Transaction distribution
system.membus.trans_dist::WriteResp                18                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2894                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1836                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              181                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             93                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3468                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3454                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1168                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave           36                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        14262                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        14298                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  14298                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       481024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       481168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  481168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              257                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4928                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4928    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                4928                       # Request fanout histogram
system.membus.reqLayer0.occupancy               40000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            21133976                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.4                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2261781567500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy           24385227                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.6                       # Layer utilization (%)
system.iocache.pwrStateResidencyTicks::UNDEFINED 2261781567500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2261781567500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.switch_cpus2.numPwrStateTransitions            7                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples            3                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean    343520500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::stdev 448683396.447038                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10            3    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value     60199000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value    860832000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total            3                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::ON      8818500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED   1030561500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::OFF 2260742187500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numPwrStateTransitions            2                       # Number of power state transitions
system.switch_cpus3.pwrStateResidencyTicks::ON   1043164000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::OFF 2260738403500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numPwrStateTransitions            8                       # Number of power state transitions
system.switch_cpus0.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::mean    294923750                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::stdev 379884780.860482                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::1000-5e+10            4    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::min_value     59195000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::max_value    861676500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::total            4                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateResidencyTicks::ON     15290000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::CLK_GATED   1179695000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::OFF 2260586582500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numPwrStateTransitions            7                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples            3                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean 342205833.333333                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::stdev 449990430.496675                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10            3    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value     60110000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value    861153000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total            3                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::ON    257339500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED   1026617500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF 2260497610500                       # Cumulative time (in ticks) in various power states
system.cpu2.numPwrStateTransitions               9453                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples         4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    475670453.212653                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   479974245.928131                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10         4726    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        39065                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total           4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    12251692617                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 2248018561883                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::OFF    1511313000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2261781567500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     24110118                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst         3657                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        24113775                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     24110118                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst         3657                       # number of overall hits
system.cpu2.icache.overall_hits::total       24113775                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst       394863                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          110                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        394973                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst       394863                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          110                       # number of overall misses
system.cpu2.icache.overall_misses::total       394973                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst      1582500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      1582500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst      1582500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      1582500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     24504981                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst         3767                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     24508748                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     24504981                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst         3767                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     24508748                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.016114                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.029201                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.016116                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.016114                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.029201                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.016116                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 14386.363636                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total     4.006603                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 14386.363636                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total     4.006603                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks       394300                       # number of writebacks
system.cpu2.icache.writebacks::total           394300                       # number of writebacks
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          110                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          110                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          110                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          110                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst      1472500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1472500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst      1472500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1472500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.029201                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.029201                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 13386.363636                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 13386.363636                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 13386.363636                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 13386.363636                       # average overall mshr miss latency
system.cpu2.icache.replacements                394300                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     24110118                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst         3657                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       24113775                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst       394863                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          110                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       394973                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst      1582500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      1582500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     24504981                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst         3767                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     24508748                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.016114                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.029201                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.016116                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 14386.363636                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total     4.006603                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          110                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          110                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst      1472500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1472500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.029201                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 13386.363636                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 13386.363636                       # average ReadReq mshr miss latency
system.cpu2.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2261781567500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2261781567500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          480.689720                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           24463433                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           394461                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            62.017368                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst   480.640885                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst     0.048834                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.938752                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.000095                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.938847                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          503                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         49412469                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        49412469                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2261781567500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      7281670                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data         1182                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         7282852                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      7281670                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data         1182                       # number of overall hits
system.cpu2.dcache.overall_hits::total        7282852                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data       290767                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data           75                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        290842                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data       290767                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data           75                       # number of overall misses
system.cpu2.dcache.overall_misses::total       290842                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data      1555000                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total      1555000                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data      1555000                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total      1555000                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      7572437                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data         1257                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      7573694                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      7572437                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data         1257                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      7573694                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.038398                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.059666                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.038402                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.038398                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.059666                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.038402                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 20733.333333                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total     5.346546                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 20733.333333                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total     5.346546                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       108148                       # number of writebacks
system.cpu2.dcache.writebacks::total           108148                       # number of writebacks
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data           75                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total           75                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data           75                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total           75                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::.switch_cpus2.data            3                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total            3                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data      1480000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total      1480000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data      1480000                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total      1480000                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.059666                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.059666                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 19733.333333                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 19733.333333                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 19733.333333                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 19733.333333                       # average overall mshr miss latency
system.cpu2.dcache.replacements                166981                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4486658                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data          759                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4487417                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       152836                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data           59                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       152895                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data      1286000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total      1286000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4639494                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data          818                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      4640312                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.032942                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.072127                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.032949                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 21796.610169                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total     8.411001                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data           59                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total           59                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data      1227000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total      1227000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.072127                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 20796.610169                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 20796.610169                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2795012                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data          423                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2795435                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       137931                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data           16                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       137947                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data       269000                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total       269000                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2932943                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data          439                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      2933382                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.047028                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.036446                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.047027                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 16812.500000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total     1.950024                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data           16                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           16                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::.switch_cpus2.data            3                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total            3                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data       253000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       253000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.036446                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 15812.500000                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 15812.500000                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        51320                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::.switch_cpus2.data           11                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        51331                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data        15423                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::.switch_cpus2.data            5                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        15428                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.switch_cpus2.data        29000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total        29000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        66743                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::.switch_cpus2.data           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        66759                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.231080                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::.switch_cpus2.data     0.312500                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.231100                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus2.data         5800                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total     1.879699                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_misses::.switch_cpus2.data            5                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus2.data        24000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total        24000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus2.data     0.312500                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.000075                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus2.data         4800                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4800                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        43373                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::.switch_cpus2.data            7                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        43380                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data        22185                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::.switch_cpus2.data            8                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        22193                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.switch_cpus2.data        72000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        72000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        65558                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::.switch_cpus2.data           15                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        65573                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.338403                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::.switch_cpus2.data     0.533333                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.338447                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.switch_cpus2.data         9000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total     3.244266                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.switch_cpus2.data            8                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            8                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus2.data        64000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total        64000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus2.data     0.533333                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.000122                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus2.data         8000                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total         8000                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2261781567500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          720.466814                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            7698769                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           275556                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            27.939036                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data   720.441952                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data     0.024861                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.703557                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.000024                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.703581                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          621                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          612                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.606445                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         15688229                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        15688229                       # Number of data accesses
system.cpu3.numPwrStateTransitions               6599                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples         3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    682923953.925432                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   434588400.571056                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10         3299    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value       125000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total           3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON     7304130500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 2252966124000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::OFF    1511313000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2261781567500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     14271741                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst       449691                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        14721432                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     14271741                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst       449691                       # number of overall hits
system.cpu3.icache.overall_hits::total       14721432                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst       338995                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst         5130                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        344125                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst       338995                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst         5130                       # number of overall misses
system.cpu3.icache.overall_misses::total       344125                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     71985500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     71985500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     71985500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     71985500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     14610736                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst       454821                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     15065557                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     14610736                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst       454821                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     15065557                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.023202                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.011279                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.022842                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.023202                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.011279                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.022842                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 14032.261209                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total   209.184163                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 14032.261209                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total   209.184163                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.unused_prefetches             3762                       # number of HardPF blocks evicted w/o reference
system.cpu3.icache.writebacks::.writebacks       347832                       # number of writebacks
system.cpu3.icache.writebacks::total           347832                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst            4                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst         5126                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         5126                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.icache.prefetcher         4227                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst         5126                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         9353                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     66835500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     66835500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.icache.prefetcher     78030110                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     66835500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    144865610                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.011270                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000340                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.011270                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000621                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 13038.529067                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 13038.529067                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.icache.prefetcher 18459.926662                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 13038.529067                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 15488.678499                       # average overall mshr miss latency
system.cpu3.icache.replacements                347832                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     14271741                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst       449691                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       14721432                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst       338995                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst         5130                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       344125                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     71985500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     71985500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     14610736                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst       454821                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     15065557                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.023202                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.011279                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.022842                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 14032.261209                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total   209.184163                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst            4                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst         5126                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         5126                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     66835500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     66835500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.011270                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000340                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 13038.529067                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 13038.529067                       # average ReadReq mshr miss latency
system.cpu3.icache.HardPFReq_mshr_misses::.cpu3.icache.prefetcher         4227                       # number of HardPFReq MSHR misses
system.cpu3.icache.HardPFReq_mshr_misses::total         4227                       # number of HardPFReq MSHR misses
system.cpu3.icache.HardPFReq_mshr_miss_latency::.cpu3.icache.prefetcher     78030110                       # number of HardPFReq MSHR miss cycles
system.cpu3.icache.HardPFReq_mshr_miss_latency::total     78030110                       # number of HardPFReq MSHR miss cycles
system.cpu3.icache.HardPFReq_mshr_miss_rate::.cpu3.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu3.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu3.icache.HardPFReq_avg_mshr_miss_latency::.cpu3.icache.prefetcher 18459.926662                       # average HardPFReq mshr miss latency
system.cpu3.icache.HardPFReq_avg_mshr_miss_latency::total 18459.926662                       # average HardPFReq mshr miss latency
system.cpu3.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2261781567500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2261781567500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          500.799419                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           14930176                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           347837                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            42.922909                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst   500.573984                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.cpu3.icache.prefetcher     0.076637                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst     0.148799                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.977684                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.cpu3.icache.prefetcher     0.000150                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.000291                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.978124                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1022          177                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_blocks::1024          334                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::0           11                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::1           67                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::2           99                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          163                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1022     0.345703                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.652344                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         30479462                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        30479462                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2261781567500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4632189                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data       158617                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4790806                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4632189                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data       158617                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4790806                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data       202011                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data        11400                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        213411                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data       202011                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data        11400                       # number of overall misses
system.cpu3.dcache.overall_misses::total       213411                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data    357593500                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    357593500                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data    357593500                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    357593500                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      4834200                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data       170017                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5004217                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      4834200                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data       170017                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5004217                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.041788                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.067052                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.042646                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.041788                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.067052                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.042646                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 31367.850877                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total  1675.609505                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 31367.850877                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  1675.609505                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       105299                       # number of writebacks
system.cpu3.dcache.writebacks::total           105299                       # number of writebacks
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data        11400                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        11400                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data        11400                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        11400                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::.switch_cpus3.data            6                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total            6                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data    346193500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    346193500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data    346193500                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    346193500                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.067052                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002278                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.067052                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002278                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 30367.850877                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 30367.850877                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 30367.850877                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 30367.850877                       # average overall mshr miss latency
system.cpu3.dcache.replacements                147399                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      2791079                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data        78017                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        2869096                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       109612                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data         4682                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       114294                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data     63638000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total     63638000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      2900691                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data        82699                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      2983390                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.037788                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.056615                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.038310                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 13592.054677                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total   556.792133                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data         4682                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         4682                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data     58956000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     58956000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.056615                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.001569                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 12592.054677                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 12592.054677                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1841110                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data        80600                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1921710                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data        92399                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data         6718                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        99117                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data    293955500                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    293955500                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      1933509                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data        87318                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      2020827                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.047788                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.076937                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.049048                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 43756.400714                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  2965.742506                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data         6718                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         6718                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::.switch_cpus3.data            6                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total            6                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data    287237500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    287237500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.076937                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.003324                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 42756.400714                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 42756.400714                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        55757                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::.switch_cpus3.data         1199                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        56956                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data        13881                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::.switch_cpus3.data           94                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        13975                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.switch_cpus3.data      1188000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      1188000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        69638                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::.switch_cpus3.data         1293                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        70931                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.199331                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::.switch_cpus3.data     0.072699                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.197022                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus3.data 12638.297872                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total    85.008945                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_misses::.switch_cpus3.data           94                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           94                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus3.data      1094000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      1094000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus3.data     0.072699                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.001325                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus3.data 11638.297872                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11638.297872                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        48506                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::.switch_cpus3.data         1243                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        49749                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data        18262                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::.switch_cpus3.data           44                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        18306                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.switch_cpus3.data       206500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       206500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        66768                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::.switch_cpus3.data         1287                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        68055                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.273514                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::.switch_cpus3.data     0.034188                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.268988                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.switch_cpus3.data  4693.181818                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total    11.280454                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.switch_cpus3.data           44                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           44                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus3.data       162500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       162500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus3.data     0.034188                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.000647                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus3.data  3693.181818                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  3693.181818                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2261781567500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          998.094882                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5121701                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           193949                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            26.407463                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data   997.658548                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data     0.436333                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.974276                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.000426                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.974702                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          775                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          131                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         10481379                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        10481379                       # Number of data accesses
system.cpu0.numPwrStateTransitions              13678                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples         6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    325241406.332261                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   457203302.577209                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10         6838    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2000000000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total           6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    36269518000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 2224000736500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF    1511313000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2261781567500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     72043147                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst       169217                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        72212364                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     72043147                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst       169217                       # number of overall hits
system.cpu0.icache.overall_hits::total       72212364                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       501435                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst         2815                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        504250                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       501435                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst         2815                       # number of overall misses
system.cpu0.icache.overall_misses::total       504250                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     42894500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     42894500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     42894500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     42894500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     72544582                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst       172032                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     72716614                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     72544582                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst       172032                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     72716614                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.006912                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.016363                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.006934                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.006912                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.016363                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.006934                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 15237.833037                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total    85.065940                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 15237.833037                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total    85.065940                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.unused_prefetches             1231                       # number of HardPF blocks evicted w/o reference
system.cpu0.icache.writebacks::.writebacks       505188                       # number of writebacks
system.cpu0.icache.writebacks::total           505188                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst         2814                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         2814                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.icache.prefetcher         1486                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst         2814                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         4300                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst     40069500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     40069500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.icache.prefetcher     44669981                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst     40069500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     84739481                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.016357                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000039                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.016357                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000059                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 14239.339019                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 14239.339019                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.icache.prefetcher 30060.552490                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 14239.339019                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 19706.856047                       # average overall mshr miss latency
system.cpu0.icache.replacements                505188                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     72043147                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst       169217                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       72212364                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       501435                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst         2815                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       504250                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     42894500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     42894500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     72544582                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst       172032                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     72716614                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.006912                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.016363                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.006934                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 15237.833037                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total    85.065940                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst         2814                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         2814                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst     40069500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     40069500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.016357                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000039                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 14239.339019                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 14239.339019                       # average ReadReq mshr miss latency
system.cpu0.icache.HardPFReq_mshr_misses::.cpu0.icache.prefetcher         1486                       # number of HardPFReq MSHR misses
system.cpu0.icache.HardPFReq_mshr_misses::total         1486                       # number of HardPFReq MSHR misses
system.cpu0.icache.HardPFReq_mshr_miss_latency::.cpu0.icache.prefetcher     44669981                       # number of HardPFReq MSHR miss cycles
system.cpu0.icache.HardPFReq_mshr_miss_latency::total     44669981                       # number of HardPFReq MSHR miss cycles
system.cpu0.icache.HardPFReq_mshr_miss_rate::.cpu0.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.icache.HardPFReq_avg_mshr_miss_latency::.cpu0.icache.prefetcher 30060.552490                       # average HardPFReq mshr miss latency
system.cpu0.icache.HardPFReq_avg_mshr_miss_latency::total 30060.552490                       # average HardPFReq mshr miss latency
system.cpu0.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2261781567500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2261781567500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          511.472349                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           72702209                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           505223                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           143.901226                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   511.141492                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.cpu0.icache.prefetcher     0.072328                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst     0.258528                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.998323                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.cpu0.icache.prefetcher     0.000141                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.000505                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.998969                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1022          133                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_blocks::1024          379                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::1           23                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::3          110                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          339                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1022     0.259766                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.740234                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        145938963                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       145938963                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2261781567500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     14725648                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data        58688                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        14784336                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     14725648                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data        58688                       # number of overall hits
system.cpu0.dcache.overall_hits::total       14784336                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2583341                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data         4512                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2587853                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2583341                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data         4512                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2587853                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data     57518500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total     57518500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data     57518500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total     57518500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     17308989                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data        63200                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17372189                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     17308989                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data        63200                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17372189                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.149249                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.071392                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.148965                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.149249                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.071392                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.148965                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 12747.894504                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total    22.226340                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 12747.894504                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total    22.226340                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1352535                       # number of writebacks
system.cpu0.dcache.writebacks::total          1352535                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data         4512                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         4512                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data         4512                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         4512                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::.switch_cpus0.data            4                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total            4                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data     53006500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     53006500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data     53006500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     53006500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.071392                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.000260                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.071392                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.000260                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 11747.894504                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 11747.894504                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 11747.894504                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 11747.894504                       # average overall mshr miss latency
system.cpu0.dcache.replacements               2546679                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      9770153                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data        32278                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9802431                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2294904                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data         2419                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2297323                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data     27966000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     27966000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     12065057                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data        34697                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     12099754                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.190211                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.069718                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.189865                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 11560.975610                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total    12.173299                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data         2419                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         2419                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data     25547000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     25547000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.069718                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000200                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 10560.975610                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 10560.975610                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      4955495                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data        26410                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4981905                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       288437                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data         2093                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       290530                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data     29552500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     29552500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5243932                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data        28503                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5272435                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.055004                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.073431                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.055104                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 14119.684663                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total   101.719272                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data         2093                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         2093                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_uncacheable::.switch_cpus0.data            4                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total            4                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data     27459500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     27459500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.073431                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000397                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 13119.684663                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 13119.684663                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       206430                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus0.data          544                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       206974                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        12505                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus0.data           88                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        12593                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus0.data      1036000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      1036000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       218935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus0.data          632                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       219567                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.057117                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus0.data     0.139241                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.057354                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus0.data 11772.727273                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total    82.267927                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus0.data           88                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           88                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus0.data       948000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       948000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus0.data     0.139241                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.000401                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus0.data 10772.727273                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10772.727273                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       207731                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus0.data          604                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       208335                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        10991                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::.switch_cpus0.data           26                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        11017                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.switch_cpus0.data       140000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       140000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       218722                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus0.data          630                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       219352                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.050251                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::.switch_cpus0.data     0.041270                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.050225                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.switch_cpus0.data  5384.615385                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total    12.707634                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.switch_cpus0.data           26                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           26                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus0.data       115000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       115000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus0.data     0.041270                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.000119                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus0.data  4423.076923                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4423.076923                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.switch_cpus0.data         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus0.data         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2261781567500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse         1009.076258                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           17795982                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2580856                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             6.895380                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data  1008.447976                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data     0.628282                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.984812                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.000614                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.985426                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1003                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          997                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.979492                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         38204075                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        38204075                       # Number of data accesses
system.cpu1.numPwrStateTransitions               5023                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    899141591.596973                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   248917330.033139                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         2511    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       314500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON     2525718000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 2257744536500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF    1511313000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2261781567500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5015285                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst       141975                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         5157260                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5015285                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst       141975                       # number of overall hits
system.cpu1.icache.overall_hits::total        5157260                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        37731                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst         1712                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         39443                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        37731                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst         1712                       # number of overall misses
system.cpu1.icache.overall_misses::total        39443                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     23486000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     23486000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     23486000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     23486000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5053016                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst       143687                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5196703                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5053016                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst       143687                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5196703                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.007467                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.011915                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.007590                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.007467                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.011915                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.007590                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 13718.457944                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total   595.441523                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 13718.457944                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total   595.441523                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.unused_prefetches             2136                       # number of HardPF blocks evicted w/o reference
system.cpu1.icache.writebacks::.writebacks        41215                       # number of writebacks
system.cpu1.icache.writebacks::total            41215                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst         1711                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         1711                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.icache.prefetcher         2307                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst         1711                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4018                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst     21770000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     21770000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.icache.prefetcher     49071193                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst     21770000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     70841193                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.011908                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000329                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.011908                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000773                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 12723.553477                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 12723.553477                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.icache.prefetcher 21270.564803                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 12723.553477                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 17630.958935                       # average overall mshr miss latency
system.cpu1.icache.replacements                 41215                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5015285                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst       141975                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        5157260                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        37731                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst         1712                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        39443                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     23486000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     23486000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5053016                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst       143687                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5196703                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.007467                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.011915                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.007590                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 13718.457944                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total   595.441523                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst         1711                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         1711                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst     21770000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     21770000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.011908                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000329                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 12723.553477                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 12723.553477                       # average ReadReq mshr miss latency
system.cpu1.icache.HardPFReq_mshr_misses::.cpu1.icache.prefetcher         2307                       # number of HardPFReq MSHR misses
system.cpu1.icache.HardPFReq_mshr_misses::total         2307                       # number of HardPFReq MSHR misses
system.cpu1.icache.HardPFReq_mshr_miss_latency::.cpu1.icache.prefetcher     49071193                       # number of HardPFReq MSHR miss cycles
system.cpu1.icache.HardPFReq_mshr_miss_latency::total     49071193                       # number of HardPFReq MSHR miss cycles
system.cpu1.icache.HardPFReq_mshr_miss_rate::.cpu1.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.icache.HardPFReq_avg_mshr_miss_latency::.cpu1.icache.prefetcher 21270.564803                       # average HardPFReq mshr miss latency
system.cpu1.icache.HardPFReq_avg_mshr_miss_latency::total 21270.564803                       # average HardPFReq mshr miss latency
system.cpu1.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2261781567500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2261781567500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          499.194345                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5170325                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            41237                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           125.380726                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   498.944032                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.cpu1.icache.prefetcher     0.051198                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst     0.199115                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.974500                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.cpu1.icache.prefetcher     0.000100                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.000389                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.974989                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1022           73                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_blocks::1024          439                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::3           73                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          408                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1022     0.142578                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.857422                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         10435155                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        10435155                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2261781567500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1646226                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data        38824                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1685050                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1646226                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data        38824                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1685050                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data        34720                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data         2148                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         36868                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data        34720                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data         2148                       # number of overall misses
system.cpu1.dcache.overall_misses::total        36868                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data     50366500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total     50366500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data     50366500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total     50366500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1680946                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data        40972                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1721918                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1680946                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data        40972                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1721918                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.020655                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.052426                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.021411                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.020655                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.052426                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.021411                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 23448.091248                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  1366.130520                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 23448.091248                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  1366.130520                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks        15016                       # number of writebacks
system.cpu1.dcache.writebacks::total            15016                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data         2148                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         2148                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data         2148                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         2148                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::.switch_cpus1.data            5                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total            5                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data     48218500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     48218500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data     48218500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     48218500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.052426                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001247                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.052426                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001247                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 22448.091248                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 22448.091248                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 22448.091248                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 22448.091248                       # average overall mshr miss latency
system.cpu1.dcache.replacements                 24616                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1053400                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data        24536                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1077936                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data        22764                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data         1386                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        24150                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data     14267000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     14267000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1076164                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data        25922                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1102086                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.021153                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.053468                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021913                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 10293.650794                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total   590.766046                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data         1386                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         1386                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data     12881000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     12881000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.053468                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.001258                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data  9293.650794                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  9293.650794                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       592826                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data        14288                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        607114                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        11956                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data          762                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        12718                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data     36099500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     36099500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       604782                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data        15050                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       619832                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.019769                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.050631                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.020518                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 47374.671916                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total  2838.457305                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data          762                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          762                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::.switch_cpus1.data            5                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total            5                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data     35337500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     35337500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.050631                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.001229                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 46374.671916                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 46374.671916                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        11844                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus1.data          461                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        12305                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          974                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus1.data           29                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1003                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus1.data       407500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total       407500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        12818                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus1.data          490                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        13308                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.075987                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus1.data     0.059184                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.075368                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus1.data 14051.724138                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total   406.281157                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus1.data           29                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           29                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus1.data       378500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       378500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus1.data     0.059184                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.002179                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus1.data 13051.724138                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13051.724138                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        11268                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus1.data          459                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        11727                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1470                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::.switch_cpus1.data           30                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1500                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.switch_cpus1.data       151000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       151000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        12738                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus1.data          489                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        13227                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.115403                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::.switch_cpus1.data     0.061350                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.113404                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.switch_cpus1.data  5033.333333                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total   100.666667                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.switch_cpus1.data           30                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           30                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus1.data       121000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       121000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus1.data     0.061350                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.002268                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus1.data  4033.333333                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4033.333333                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2261781567500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          910.545531                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1737317                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            33881                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            51.277028                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   910.054962                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data     0.490569                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.888726                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.000479                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.889205                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          917                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          910                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.895508                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          3531704                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         3531704                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2261781567500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             26543                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                18                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               18                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        15420                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        17778                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            6935                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             191                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           107                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            298                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9398                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9398                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         17781                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         8762                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        12899                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        12878                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        12053                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         5617                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          330                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side          179                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        28057                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        34047                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                106060                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       550336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       482016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       514240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       161448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side        14080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side         4504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      1197056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      1216752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4140432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            6589                       # Total snoops (count)
system.tol2bus.snoopTraffic                    284672                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            41050                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.332643                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.749491                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  32638     79.51%     79.51% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4898     11.93%     91.44% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   1786      4.35%     95.79% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1727      4.21%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              41050                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           69032444                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.6                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy            115997                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            165000                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy          17212990                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          14031995                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           6843990                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           6451497                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           3245485                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           6032988                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.4                       # Layer utilization (%)
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2261781567500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2261781567500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2261781567500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2261781567500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2261781567500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2261781567500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2261781567500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2261781567500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2261781567500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2261781567500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2261781567500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2261781567500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2261781567500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2261781567500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2261781567500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2261781567500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2261781567500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2261781567500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2261781567500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2261781567500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2261781567500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2261781567500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2261781567500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2261781567500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2261781567500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2261781567500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2261781567500                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED 2261781567500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.icache.prefetcher         1146                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.icache.prefetcher         2039                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.icache.prefetcher         3873                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.inst         2747                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.data         3681                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.inst         1711                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.data         1112                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.inst          109                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.data           47                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.inst         5074                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.data         8191                       # number of demand (read+write) hits
system.l2.demand_hits::total                    29730                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.icache.prefetcher         1146                       # number of overall hits
system.l2.overall_hits::.cpu1.icache.prefetcher         2039                       # number of overall hits
system.l2.overall_hits::.cpu3.icache.prefetcher         3873                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.inst         2747                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.data         3681                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.inst         1711                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.data         1112                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.inst          109                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.data           47                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.inst         5074                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.data         8191                       # number of overall hits
system.l2.overall_hits::total                   29730                       # number of overall hits
system.l2.demand_misses::.cpu0.icache.prefetcher          340                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.icache.prefetcher          268                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.icache.prefetcher          354                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.inst           67                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.data           80                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.data          405                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.inst            1                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.data            5                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.inst           51                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.data         3087                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4658                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.icache.prefetcher          340                       # number of overall misses
system.l2.overall_misses::.cpu1.icache.prefetcher          268                       # number of overall misses
system.l2.overall_misses::.cpu3.icache.prefetcher          354                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.inst           67                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.data           80                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.data          405                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.inst            1                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.data            5                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.inst           51                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.data         3087                       # number of overall misses
system.l2.overall_misses::total                  4658                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.icache.prefetcher     30399612                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.icache.prefetcher     23841228                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.icache.prefetcher     30553156                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.inst      5585500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.data      6506000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.data     32175000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.inst        83500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.data       687000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.inst      4392000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.data    243007500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        377230496                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.icache.prefetcher     30399612                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.icache.prefetcher     23841228                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.icache.prefetcher     30553156                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.inst      5585500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.data      6506000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.data     32175000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.inst        83500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.data       687000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.inst      4392000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.data    243007500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       377230496                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.icache.prefetcher         1486                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.icache.prefetcher         2307                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.icache.prefetcher         4227                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.inst         2814                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.data         3761                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.inst         1711                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.data         1517                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.inst          110                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.data           52                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.inst         5125                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.data        11278                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                34388                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.icache.prefetcher         1486                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.icache.prefetcher         2307                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.icache.prefetcher         4227                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.inst         2814                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.data         3761                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.inst         1711                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.data         1517                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.inst          110                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.data           52                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.inst         5125                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.data        11278                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               34388                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.icache.prefetcher     0.228802                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.icache.prefetcher     0.116168                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.icache.prefetcher     0.083747                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.inst     0.023810                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.data     0.021271                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.data     0.266974                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.inst     0.009091                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.data     0.096154                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.inst     0.009951                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.data     0.273719                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.135454                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.icache.prefetcher     0.228802                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.icache.prefetcher     0.116168                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.icache.prefetcher     0.083747                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.inst     0.023810                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.data     0.021271                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.data     0.266974                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.inst     0.009091                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.data     0.096154                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.inst     0.009951                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.data     0.273719                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.135454                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.icache.prefetcher 89410.623529                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.icache.prefetcher 88959.805970                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.icache.prefetcher 86308.350282                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.inst 83365.671642                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.data        81325                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.data 79444.444444                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.inst        83500                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.data       137400                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.inst 86117.647059                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.data 78719.630709                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80985.507943                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.icache.prefetcher 89410.623529                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.icache.prefetcher 88959.805970                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.icache.prefetcher 86308.350282                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.inst 83365.671642                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.data        81325                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.data 79444.444444                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.inst        83500                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.data       137400                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.inst 86117.647059                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.data 78719.630709                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80985.507943                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                2894                       # number of writebacks
system.l2.writebacks::total                      2894                       # number of writebacks
system.l2.demand_mshr_hits::.cpu1.icache.prefetcher            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus0.data            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus2.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus3.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu1.icache.prefetcher            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus0.data            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus2.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus3.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.icache.prefetcher          340                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.icache.prefetcher          267                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.icache.prefetcher          354                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.inst           67                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.data           78                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.data          405                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.inst           51                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.data         3086                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4653                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.icache.prefetcher          340                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.icache.prefetcher          267                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.icache.prefetcher          354                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.inst           67                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.data           78                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.data          405                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.inst           51                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.data         3086                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4653                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus0.data            4                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus1.data            5                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus2.data            3                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus3.data            6                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total           18                       # number of overall MSHR uncacheable misses
system.l2.demand_mshr_miss_latency::.cpu0.icache.prefetcher     26999612                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.icache.prefetcher     21126729                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.icache.prefetcher     27013156                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.inst      4915500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.data      5349000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.data     28125000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.inst        73500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.data       570000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.inst      3882000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.data    212099500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    330153997                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.icache.prefetcher     26999612                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.icache.prefetcher     21126729                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.icache.prefetcher     27013156                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.inst      4915500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.data      5349000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.data     28125000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.inst        73500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.data       570000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.inst      3882000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.data    212099500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    330153997                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.icache.prefetcher     0.228802                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.icache.prefetcher     0.115735                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.icache.prefetcher     0.083747                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.inst     0.023810                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.data     0.020739                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.data     0.266974                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.inst     0.009091                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.data     0.076923                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.inst     0.009951                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.data     0.273630                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.135309                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.icache.prefetcher     0.228802                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.icache.prefetcher     0.115735                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.icache.prefetcher     0.083747                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.inst     0.023810                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.data     0.020739                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.data     0.266974                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.inst     0.009091                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.data     0.076923                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.inst     0.009951                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.data     0.273630                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.135309                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.icache.prefetcher 79410.623529                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.icache.prefetcher 79126.325843                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.icache.prefetcher 76308.350282                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.inst 73365.671642                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.data 68576.923077                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.data 69444.444444                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.inst        73500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.data       142500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.inst 76117.647059                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.data 68729.585224                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70955.082098                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.icache.prefetcher 79410.623529                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.icache.prefetcher 79126.325843                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.icache.prefetcher 76308.350282                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.inst 73365.671642                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.data 68576.923077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.data 69444.444444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.inst        73500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.data       142500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.inst 76117.647059                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.data 68729.585224                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70955.082098                       # average overall mshr miss latency
system.l2.replacements                           4792                       # number of replacements
system.l2.WriteReq_mshr_uncacheable::.switch_cpus0.data            4                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus1.data            5                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus2.data            3                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus3.data            6                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total           18                       # number of WriteReq MSHR uncacheable
system.l2.WritebackDirty_hits::.writebacks        12526                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            12526                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        12526                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        12526                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        12482                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            12482                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        12482                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        12482                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           26                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            26                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus0.data           13                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus1.data           11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus2.data           10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus3.data            7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   41                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus0.data           13                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus1.data           11                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus2.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus3.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               41                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_hits::.switch_cpus0.data            4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus1.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus2.data            4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus3.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 14                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_accesses::.switch_cpus0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus1.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus2.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus3.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus0.data         1916                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus1.data          320                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus2.data            4                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus3.data         3601                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5841                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus0.data           51                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus1.data          389                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus2.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus3.data         3044                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3485                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus0.data      3823000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus1.data     30621500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus2.data        70000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus3.data    239144500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     273659000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus0.data         1967                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus1.data          709                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus2.data            5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus3.data         6645                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9326                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus0.data     0.025928                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus1.data     0.548660                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus2.data     0.200000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus3.data     0.458089                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.373686                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus0.data 74960.784314                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus1.data 78718.508997                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus2.data        70000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus3.data 78562.582129                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78524.820660                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus0.data           51                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus1.data          389                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus2.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus3.data         3044                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3485                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus0.data      3313000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus1.data     26731500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus2.data        60000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus3.data    208704500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    238809000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.025928                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.548660                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.200000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.458089                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.373686                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 64960.784314                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 68718.508997                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data        60000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 68562.582129                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68524.820660                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.icache.prefetcher         1146                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.icache.prefetcher         2039                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.icache.prefetcher         3873                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus0.inst         2747                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus1.inst         1711                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus2.inst          109                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus3.inst         5074                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              16699                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.icache.prefetcher          340                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.icache.prefetcher          268                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.icache.prefetcher          354                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus0.inst           67                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus2.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus3.inst           51                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1081                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.icache.prefetcher     30399612                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.icache.prefetcher     23841228                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.icache.prefetcher     30553156                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus0.inst      5585500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus2.inst        83500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus3.inst      4392000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     94854996                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.icache.prefetcher         1486                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.icache.prefetcher         2307                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.icache.prefetcher         4227                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus0.inst         2814                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus1.inst         1711                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus2.inst          110                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus3.inst         5125                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          17780                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.icache.prefetcher     0.228802                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.icache.prefetcher     0.116168                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.icache.prefetcher     0.083747                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus0.inst     0.023810                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus2.inst     0.009091                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus3.inst     0.009951                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.060799                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.icache.prefetcher 89410.623529                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.icache.prefetcher 88959.805970                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.icache.prefetcher 86308.350282                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst 83365.671642                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus2.inst        83500                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus3.inst 86117.647059                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87747.452359                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu1.icache.prefetcher            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.icache.prefetcher          340                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.icache.prefetcher          267                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.icache.prefetcher          354                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus0.inst           67                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus2.inst            1                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus3.inst           51                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1080                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.icache.prefetcher     26999612                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.icache.prefetcher     21126729                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.icache.prefetcher     27013156                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst      4915500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus2.inst        73500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus3.inst      3882000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     84010497                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.icache.prefetcher     0.228802                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.icache.prefetcher     0.115735                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.icache.prefetcher     0.083747                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst     0.023810                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus2.inst     0.009091                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus3.inst     0.009951                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.060742                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.icache.prefetcher 79410.623529                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.icache.prefetcher 79126.325843                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.icache.prefetcher 76308.350282                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst 73365.671642                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus2.inst        73500                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus3.inst 76117.647059                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77787.497222                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus0.data         1765                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.data          792                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus2.data           43                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus3.data         4590                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              7190                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus0.data           29                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.data           16                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus2.data            4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus3.data           43                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              92                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.data      2683000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.data      1553500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus2.data       617000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus3.data      3863000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      8716500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus0.data         1794                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.data          808                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus2.data           47                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus3.data         4633                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          7282                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.data     0.016165                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.data     0.019802                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus2.data     0.085106                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus3.data     0.009281                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.012634                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 92517.241379                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 97093.750000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus2.data       154250                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 89837.209302                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94744.565217                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus0.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus2.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus3.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.data           27                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.data           16                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus2.data            3                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus3.data           42                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           88                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data      2036000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data      1393500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data       510000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data      3395000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      7334500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.015050                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.019802                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.063830                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.009065                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.012085                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 75407.407407                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 87093.750000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data       170000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 80833.333333                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83346.590909                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2261781567500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                       79776                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      4792                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     16.647746                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     808.407896                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst     1056.862071                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data     6066.435255                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.icache.prefetcher   299.127677                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      308.967055                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data     2168.354053                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.icache.prefetcher   208.268453                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst     3152.367578                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data     9757.573165                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst     1352.649439                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data     6240.552279                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.icache.prefetcher   182.167682                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.inst    58.539418                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.data    64.502882                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.data   309.762264                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.inst     0.686713                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.data     2.669065                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.inst    28.133869                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.data   701.973187                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.024671                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.032253                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.185133                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.icache.prefetcher     0.009129                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.009429                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.066173                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.icache.prefetcher     0.006356                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.096203                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.297778                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.041280                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.190447                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.icache.prefetcher     0.005559                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.inst     0.001786                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.data     0.001968                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.data     0.009453                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.inst     0.000021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.data     0.000081                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.inst     0.000859                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.data     0.021423                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           959                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         31809                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          336                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          623                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          625                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2222                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        23438                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5497                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.029266                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.970734                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    508432                       # Number of tag accesses
system.l2.tags.data_accesses                   508432                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2261781567500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.icache.prefetcher        21760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.icache.prefetcher        17088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.icache.prefetcher        22656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.inst         4288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.data         4992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.data        25920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.inst           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.data          256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.inst         3264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.data       195520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             295808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus0.inst         4288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus2.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus3.inst         3264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          7616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       185216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          185216                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.icache.prefetcher          340                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.icache.prefetcher          267                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.icache.prefetcher          354                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.inst           67                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.data           78                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.data          405                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.inst           51                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.data         3055                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                4622                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2894                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               2894                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.icache.prefetcher     14398076                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.icache.prefetcher     11306725                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.icache.prefetcher     14990938                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.inst      2837268                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.data      3303088                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.data     17150650                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.inst        42347                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.data       169389                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.inst      2159711                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.data    129370951                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             195729144                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus0.inst      2837268                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus2.inst        42347                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus3.inst      2159711                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5039327                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      122553038                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            122553038                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      122553038                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.icache.prefetcher     14398076                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.icache.prefetcher     11306725                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.icache.prefetcher     14990938                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.inst      2837268                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.data      3303088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.data     17150650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.inst        42347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.data       169389                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.inst      2159711                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.data    129370951                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            318282182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2894.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.icache.prefetcher::samples       340.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.icache.prefetcher::samples       267.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.icache.prefetcher::samples       354.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples        67.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples        78.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples       405.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples         1.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples         4.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples        51.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples      3046.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000633595250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          176                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          176                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               12270                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2703                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4622                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2894                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4622                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2894                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      9                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               493                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               431                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              474                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              630                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              301                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              387                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               295                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                85                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                95                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                78                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                82                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                95                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               406                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              356                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              125                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              271                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.26                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     53560763                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   23065000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               140054513                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11610.83                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30360.83                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     3967                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    2087                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                72.11                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4622                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2894                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4168                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     424                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1428                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    335.327731                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   204.551824                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   328.022076                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          446     31.23%     31.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          352     24.65%     55.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          154     10.78%     66.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           96      6.72%     73.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           72      5.04%     78.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           65      4.55%     82.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           52      3.64%     86.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           38      2.66%     89.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          153     10.71%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1428                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          176                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.136364                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.043440                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     15.339720                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15              2      1.14%      1.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23            98     55.68%     56.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31            45     25.57%     82.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            16      9.09%     91.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47             6      3.41%     94.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55             5      2.84%     97.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             1      0.57%     98.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             1      0.57%     98.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            1      0.57%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            1      0.57%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           176                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          176                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.301136                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.284942                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.752291                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              151     85.80%     85.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               22     12.50%     98.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                3      1.70%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           176                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 295232                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     576                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  183616                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  295808                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               185216                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       195.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       121.49                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    195.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    122.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.48                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.53                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.95                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    1503293000                       # Total gap between requests
system.mem_ctrls.avgGap                     200012.37                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.icache.prefetcher        21760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.icache.prefetcher        17088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.icache.prefetcher        22656                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.inst         4288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.data         4992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.data        25920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.inst           64                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.data          256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.inst         3264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.data       194944                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       183616                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.icache.prefetcher 14398076.374649062753                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.icache.prefetcher 11306724.682444998994                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.icache.prefetcher 14990938.343016965315                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.inst 2837267.991474962328                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.data 3303088.109478314407                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.data 17150649.799214325845                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.inst 42347.283454850185                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.data 169389.133819400740                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.inst 2159711.456197359599                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.data 128989825.403473660350                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 121494356.231965184212                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.icache.prefetcher          340                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.icache.prefetcher          267                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.icache.prefetcher          354                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.inst           67                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.data           78                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.data          405                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.inst            1                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.data            4                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.inst           51                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.data         3055                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2894                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.icache.prefetcher     12755510                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.icache.prefetcher      9964495                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.icache.prefetcher     12194512                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.inst      2159497                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.data      2145250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.data     11590750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.inst        32500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.data       402750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.inst      1785500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.data     87023749                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  36079480000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.icache.prefetcher     37516.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.icache.prefetcher     37320.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.icache.prefetcher     34447.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.inst     32231.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.data     27503.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.data     28619.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.inst     32500.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.data    100687.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.inst     35009.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.data     28485.68                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12466993.78                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    80.64                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              6547380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              3480015                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            22519560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            9964980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     119240160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        371382360                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        267309120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          800443575                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        529.634546                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    690537963                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     50440000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    770335037                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              3648540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1939245                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            10417260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            5011200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     119240160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        254356800                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        363219840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          757833045                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        501.440168                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    948458963                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     50440000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    512414037                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2261781567500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                  18                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 18                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                40000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy               18000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2474887734500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1664321                       # Simulator instruction rate (inst/s)
host_mem_usage                                 805964                       # Number of bytes of host memory used
host_op_rate                                  1664320                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   140.40                       # Real time elapsed on the host
host_tick_rate                             1506396872                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   233673834                       # Number of instructions simulated
sim_ops                                     233673834                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.211501                       # Number of seconds simulated
sim_ticks                                211501113000                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.icache.prefetcher.num_hwpf_issued        18942                       # number of hwpf issued
system.cpu0.icache.prefetcher.pfBufferHit          955                       # number of redundant prefetches already in prefetch queue
system.cpu0.icache.prefetcher.pfIdentified        22126                       # number of prefetch candidates identified
system.cpu0.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu0.icache.prefetcher.pfRemovedFull         2065                       # number of prefetches dropped due to prefetch queue size
system.cpu0.icache.prefetcher.pfSpanPage          274                       # number of prefetches that crossed the page
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.kern.callpal::swpipl                 3708     84.97%     84.97% # number of callpals executed
system.cpu0.kern.callpal::rdps                    436      9.99%     94.96% # number of callpals executed
system.cpu0.kern.callpal::rti                     220      5.04%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  4364                       # number of callpals executed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.hwrei                      4585                       # number of hwrei instructions executed
system.cpu0.kern.inst.quiesce                     220                       # number of quiesce instructions executed
system.cpu0.kern.ipl_count::0                    1033     24.90%     24.90% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                      3      0.07%     24.97% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    217      5.23%     30.20% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.02%     30.22% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   2895     69.78%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                4149                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     1033     45.17%     45.17% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                       3      0.13%     45.30% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     217      9.49%     54.79% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.04%     54.83% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    1033     45.17%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 2287                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            211479148000     99.67%     99.67% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                2207000      0.00%     99.67% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               86542500      0.04%     99.71% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 732500      0.00%     99.71% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              618009000      0.29%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        212186639000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.356822                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.551217                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch::kernel              221                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu0.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.icache.prefetcher.num_hwpf_issued         8471                       # number of hwpf issued
system.cpu1.icache.prefetcher.pfBufferHit          270                       # number of redundant prefetches already in prefetch queue
system.cpu1.icache.prefetcher.pfIdentified         9541                       # number of prefetch candidates identified
system.cpu1.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu1.icache.prefetcher.pfRemovedFull          750                       # number of prefetches dropped due to prefetch queue size
system.cpu1.icache.prefetcher.pfSpanPage          283                       # number of prefetches that crossed the page
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.kern.callpal::wripir                    1      0.02%      0.02% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   14      0.35%      0.37% # number of callpals executed
system.cpu1.kern.callpal::tbi                       2      0.05%      0.42% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 3328     82.62%     83.04% # number of callpals executed
system.cpu1.kern.callpal::rdps                    434     10.77%     93.82% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.02%     93.84% # number of callpals executed
system.cpu1.kern.callpal::rti                     238      5.91%     99.75% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      0.22%     99.98% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.02%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  4028                       # number of callpals executed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.hwrei                      4524                       # number of hwrei instructions executed
system.cpu1.kern.inst.quiesce                     218                       # number of quiesce instructions executed
system.cpu1.kern.ipl_count::0                    1067     28.20%     28.20% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    217      5.73%     33.93% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.03%     33.96% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   2499     66.04%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                3784                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     1067     45.38%     45.38% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     217      9.23%     54.62% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.04%     54.66% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    1066     45.34%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 2351                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            210760950500     99.78%     99.78% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               85092500      0.04%     99.82% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                1165500      0.00%     99.82% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              378691500      0.18%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        211225900000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.426571                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.621300                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.mode_good::kernel                 22                      
system.cpu1.kern.mode_good::user                   21                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch::kernel               35                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 21                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                218                       # number of protection mode switches
system.cpu1.kern.mode_switch_good::kernel     0.628571                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.004587                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.160584                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         267099000     51.09%     51.09% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user           255677500     48.91%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      14                       # number of times the context was actually changed
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.icache.prefetcher.num_hwpf_issued       621871                       # number of hwpf issued
system.cpu2.icache.prefetcher.pfBufferHit        24180                       # number of redundant prefetches already in prefetch queue
system.cpu2.icache.prefetcher.pfIdentified       720611                       # number of prefetch candidates identified
system.cpu2.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu2.icache.prefetcher.pfRemovedFull        69034                       # number of prefetches dropped due to prefetch queue size
system.cpu2.icache.prefetcher.pfSpanPage        37277                       # number of prefetches that crossed the page
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.kern.callpal::wripir                    4      0.00%      0.00% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  336      0.19%      0.19% # number of callpals executed
system.cpu2.kern.callpal::tbi                       9      0.01%      0.20% # number of callpals executed
system.cpu2.kern.callpal::swpipl                37863     21.57%     21.76% # number of callpals executed
system.cpu2.kern.callpal::rdps                   1752      1.00%     22.76% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.00%     22.76% # number of callpals executed
system.cpu2.kern.callpal::rti                    4998      2.85%     25.61% # number of callpals executed
system.cpu2.kern.callpal::callsys                1634      0.93%     26.54% # number of callpals executed
system.cpu2.kern.callpal::imb                       3      0.00%     26.54% # number of callpals executed
system.cpu2.kern.callpal::rdunique             128967     73.46%    100.00% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                175568                       # number of callpals executed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.hwrei                    248930                       # number of hwrei instructions executed
system.cpu2.kern.inst.quiesce                     789                       # number of quiesce instructions executed
system.cpu2.kern.ipl_count::0                   18171     41.94%     41.94% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                    250      0.58%     42.51% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    217      0.50%     43.02% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.00%     43.02% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                  24690     56.98%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               43329                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                    16683     49.31%     49.31% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                     250      0.74%     50.05% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     217      0.64%     50.69% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.00%     50.69% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                   16682     49.31%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                33833                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            200903905500     94.68%     94.68% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21              170907000      0.08%     94.76% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22              119628500      0.06%     94.82% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 567500      0.00%     94.82% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31            10994659000      5.18%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        212189667500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.918111                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.675658                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.780840                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.mode_good::kernel               3181                      
system.cpu2.kern.mode_good::user                 3182                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch::kernel             5333                       # number of protection mode switches
system.cpu2.kern.mode_switch::user               3182                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch_good::kernel     0.596475                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.747270                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      112159454500     52.19%     52.19% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        102734198500     47.81%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     336                       # number of times the context was actually changed
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu2.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.icache.prefetcher.num_hwpf_issued          327                       # number of hwpf issued
system.cpu3.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu3.icache.prefetcher.pfIdentified          342                       # number of prefetch candidates identified
system.cpu3.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu3.icache.prefetcher.pfRemovedFull            9                       # number of prefetches dropped due to prefetch queue size
system.cpu3.icache.prefetcher.pfSpanPage           10                       # number of prefetches that crossed the page
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.kern.callpal::swpctx                    3      0.08%      0.08% # number of callpals executed
system.cpu3.kern.callpal::swpipl                 3003     82.00%     82.09% # number of callpals executed
system.cpu3.kern.callpal::rdps                    437     11.93%     94.02% # number of callpals executed
system.cpu3.kern.callpal::rti                     219      5.98%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                  3662                       # number of callpals executed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.hwrei                      3883                       # number of hwrei instructions executed
system.cpu3.kern.inst.quiesce                     222                       # number of quiesce instructions executed
system.cpu3.kern.ipl_count::0                     941     27.35%     27.35% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    217      6.31%     33.65% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      3      0.09%     33.74% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                   2280     66.26%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                3441                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      941     44.79%     44.79% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     217     10.33%     55.12% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       3      0.14%     55.26% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     940     44.74%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                 2101                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            211481621000     99.80%     99.80% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22               84263500      0.04%     99.84% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                2223500      0.00%     99.84% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31              343946500      0.16%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        211912054500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.412281                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.610578                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch::kernel              222                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       3                       # number of times the context was actually changed
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu3.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.disks.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disks.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disks.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disks.dma_write_bytes                 22114304                       # Number of bytes transfered via DMA writes.
system.disks.dma_write_full_pages                2688                       # Number of full page size DMA writes.
system.disks.dma_write_txs                       2711                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests         4137                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1019088                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2029817                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.Branches                    74198                       # Number of branches fetched
system.switch_cpus0.committedInsts             499364                       # Number of instructions committed
system.switch_cpus0.committedOps               499364                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_hits              171583                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_hits              110968                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_hits              60615                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.idle_fraction            0.995663                       # Percentage of idle cycles
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.fetch_accesses          52611                       # ITB accesses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_hits              52611                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.not_idle_fraction        0.004337                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles               424374106                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      1840415.538576                       # Number of busy cycles
system.switch_cpus0.num_conditional_control_insts        35348                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls              25025                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      422533690.461424                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses       479194                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts              479194                       # number of integer instructions
system.switch_cpus0.num_int_register_reads       654225                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       381047                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts             110973                       # Number of load instructions
system.switch_cpus0.num_mem_refs               171806                       # number of memory refs
system.switch_cpus0.num_store_insts             60833                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass         2330      0.47%      0.47% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu           301065     60.29%     60.76% # Class of executed instruction
system.switch_cpus0.op_class::IntMult            1784      0.36%     61.11% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     61.11% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     61.11% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     61.11% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     61.11% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     61.11% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     61.11% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     61.11% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     61.11% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     61.11% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     61.11% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     61.11% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     61.11% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     61.11% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     61.11% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     61.11% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     61.11% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     61.11% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     61.11% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     61.11% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     61.11% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     61.11% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     61.11% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     61.11% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     61.11% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     61.11% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     61.11% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     61.11% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     61.11% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     61.11% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     61.11% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     61.11% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     61.11% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     61.11% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     61.11% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     61.11% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     61.11% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     61.11% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     61.11% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     61.11% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     61.11% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     61.11% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     61.11% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     61.11% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     61.11% # Class of executed instruction
system.switch_cpus0.op_class::MemRead          114334     22.90%     84.01% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          61267     12.27%     96.28% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead            0      0.00%     96.28% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite            0      0.00%     96.28% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess         18584      3.72%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            499364                       # Class of executed instruction
system.switch_cpus1.Branches                    94042                       # Number of branches fetched
system.switch_cpus1.committedInsts             650434                       # Number of instructions committed
system.switch_cpus1.committedOps               650434                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.data_accesses           59698                       # DTB accesses
system.switch_cpus1.dtb.data_acv                   10                       # DTB access violations
system.switch_cpus1.dtb.data_hits              227986                       # DTB hits
system.switch_cpus1.dtb.data_misses               147                       # DTB misses
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.read_accesses           37718                       # DTB read accesses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_hits              140269                       # DTB read hits
system.switch_cpus1.dtb.read_misses               129                       # DTB read misses
system.switch_cpus1.dtb.write_accesses          21980                       # DTB write accesses
system.switch_cpus1.dtb.write_acv                  10                       # DTB write access violations
system.switch_cpus1.dtb.write_hits              87717                       # DTB write hits
system.switch_cpus1.dtb.write_misses               18                       # DTB write misses
system.switch_cpus1.idle_fraction            0.994842                       # Percentage of idle cycles
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.fetch_accesses         219209                       # ITB accesses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_hits             219088                       # ITB hits
system.switch_cpus1.itb.fetch_misses              121                       # ITB misses
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.not_idle_fraction        0.005158                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles               422450308                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      2178828.429384                       # Number of busy cycles
system.switch_cpus1.num_conditional_control_insts        57907                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses           373                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts                  373                       # number of float instructions
system.switch_cpus1.num_fp_register_reads          208                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls              22187                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      420271479.570616                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses       626267                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts              626267                       # number of integer instructions
system.switch_cpus1.num_int_register_reads       862728                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       478670                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts             140528                       # Number of load instructions
system.switch_cpus1.num_mem_refs               228534                       # number of memory refs
system.switch_cpus1.num_store_insts             88006                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass         7565      1.16%      1.16% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           390690     60.05%     61.21% # Class of executed instruction
system.switch_cpus1.op_class::IntMult            1503      0.23%     61.45% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     61.45% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             46      0.01%     61.45% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     61.45% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     61.45% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     61.45% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     61.45% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     61.45% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     61.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     61.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     61.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     61.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     61.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     61.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     61.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     61.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     61.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     61.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     61.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     61.45% # Class of executed instruction
system.switch_cpus1.op_class::MemRead          142794     21.95%     83.40% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          88100     13.54%     96.94% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead          137      0.02%     96.96% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite          187      0.03%     96.99% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess         19566      3.01%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            650591                       # Class of executed instruction
system.switch_cpus2.Branches                 14414743                       # Number of branches fetched
system.switch_cpus2.committedInsts          113972310                       # Number of instructions committed
system.switch_cpus2.committedOps            113972310                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.data_accesses        21608770                       # DTB accesses
system.switch_cpus2.dtb.data_acv                   24                       # DTB access violations
system.switch_cpus2.dtb.data_hits            31500668                       # DTB hits
system.switch_cpus2.dtb.data_misses             70875                       # DTB misses
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.read_accesses        11561642                       # DTB read accesses
system.switch_cpus2.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus2.dtb.read_hits            16885679                       # DTB read hits
system.switch_cpus2.dtb.read_misses             66450                       # DTB read misses
system.switch_cpus2.dtb.write_accesses       10047128                       # DTB write accesses
system.switch_cpus2.dtb.write_acv                  12                       # DTB write access violations
system.switch_cpus2.dtb.write_hits           14614989                       # DTB write hits
system.switch_cpus2.dtb.write_misses             4425                       # DTB write misses
system.switch_cpus2.idle_fraction            0.006728                       # Percentage of idle cycles
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.fetch_accesses       79414280                       # ITB accesses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_hits           79412285                       # ITB hits
system.switch_cpus2.itb.fetch_misses             1995                       # ITB misses
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.not_idle_fraction        0.993272                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles               424380104                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      421524902.727960                       # Number of busy cycles
system.switch_cpus2.num_conditional_control_insts     10173490                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses      13590582                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts             13590582                       # number of float instructions
system.switch_cpus2.num_fp_register_reads      9055278                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes      9053992                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls            3447857                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      2855201.272040                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses     99166746                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts            99166746                       # number of integer instructions
system.switch_cpus2.num_int_register_reads    147238987                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes     69667346                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts           17091159                       # Number of load instructions
system.switch_cpus2.num_mem_refs             31711816                       # number of memory refs
system.switch_cpus2.num_store_insts          14620657                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass      8235728      7.22%      7.22% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu         62575652     54.87%     62.09% # Class of executed instruction
system.switch_cpus2.op_class::IntMult         1880933      1.65%     63.74% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     63.74% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd        4530918      3.97%     67.71% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp             48      0.00%     67.71% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt        2714621      2.38%     70.09% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult            51      0.00%     70.09% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     70.09% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv         904868      0.79%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::MemRead        14784105     12.96%     83.85% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite       11908874     10.44%     94.29% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead      2719553      2.38%     96.68% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite      2720523      2.39%     99.06% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess       1067335      0.94%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total         114043209                       # Class of executed instruction
system.switch_cpus3.Branches                    44230                       # Number of branches fetched
system.switch_cpus3.committedInsts             308410                       # Number of instructions committed
system.switch_cpus3.committedOps               308410                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.data_accesses              22                       # DTB accesses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_hits              108172                       # DTB hits
system.switch_cpus3.dtb.data_misses                 2                       # DTB misses
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.read_accesses              22                       # DTB read accesses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_hits               68590                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 2                       # DTB read misses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_hits              39582                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.idle_fraction            0.997498                       # Percentage of idle cycles
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.fetch_accesses          46240                       # ITB accesses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_hits              46240                       # ITB hits
system.switch_cpus3.itb.fetch_misses                0                       # ITB misses
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.not_idle_fraction        0.002502                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles               423824109                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles      1060413.361812                       # Number of busy cycles
system.switch_cpus3.num_conditional_control_insts        20351                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses           141                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts                  141                       # number of float instructions
system.switch_cpus3.num_fp_register_reads           66                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes           68                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls              13310                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles      422763695.638188                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses       293991                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts              293991                       # number of integer instructions
system.switch_cpus3.num_int_register_reads       403001                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       235492                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts              68609                       # Number of load instructions
system.switch_cpus3.num_mem_refs               108419                       # number of memory refs
system.switch_cpus3.num_store_insts             39810                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass         2156      0.70%      0.70% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           179447     58.18%     58.88% # Class of executed instruction
system.switch_cpus3.op_class::IntMult            1127      0.37%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             11      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           70005     22.70%     81.95% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          39751     12.89%     94.84% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead           66      0.02%     94.86% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite           64      0.02%     94.88% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess         15785      5.12%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            308412                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests       336149                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         1577                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1857402                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         5798                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3903390                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           7375                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 213106167000                       # Cumulative time (in ticks) in various power states
system.membus.pwrStateResidencyTicks::UNDEFINED 213106167000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                2795                       # Transaction distribution
system.membus.trans_dist::ReadResp             332739                       # Transaction distribution
system.membus.trans_dist::WriteReq               5279                       # Transaction distribution
system.membus.trans_dist::WriteResp              5279                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       700222                       # Transaction distribution
system.membus.trans_dist::CleanEvict           308765                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              983                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            290                       # Transaction distribution
system.membus.trans_dist::ReadExReq            343595                       # Transaction distribution
system.membus.trans_dist::ReadExResp           343570                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        329945                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        345536                       # Transaction distribution
system.membus.trans_dist::InvalidateResp         1987                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       692550                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       692550                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        16147                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2009531                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2025678                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2718228                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     22114304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     22114304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        21171                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     65755584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     65776755                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                87891059                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             3233                       # Total snoops (count)
system.membus.snoopTraffic                      49280                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1028423                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.005947                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.076887                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1022307     99.41%     99.41% # Request fanout histogram
system.membus.snoop_fanout::1                    6116      0.59%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1028423                       # Request fanout histogram
system.membus.reqLayer0.occupancy            15143499                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          4834021157                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy            6038096                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 213106167000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         3559759948                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.7                       # Layer utilization (%)
system.iocache.pwrStateResidencyTicks::UNDEFINED 213106167000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide       346275                       # number of demand (read+write) misses
system.iocache.demand_misses::total            346275                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide       346275                       # number of overall misses
system.iocache.overall_misses::total           346275                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide  40636836772                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  40636836772                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide  40636836772                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  40636836772                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide       346275                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          346275                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide       346275                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         346275                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117354.232249                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117354.232249                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117354.232249                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117354.232249                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           370                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   18                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    20.555556                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks         345536                       # number of writebacks
system.iocache.writebacks::total               345536                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide       346275                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       346275                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide       346275                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       346275                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide  23302715221                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total  23302715221                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide  23302715221                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total  23302715221                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67295.401692                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67295.401692                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67295.401692                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67295.401692                       # average overall mshr miss latency
system.iocache.replacements                    346275                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          739                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              739                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     91569748                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     91569748                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          739                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            739                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 123910.349120                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 123910.349120                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          739                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          739                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     54619748                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     54619748                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 73910.349120                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 73910.349120                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide       345536                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       345536                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide  40545267024                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  40545267024                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide       345536                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       345536                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117340.210641                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117340.210641                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide       345536                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       345536                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide  23248095473                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total  23248095473                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67281.254263                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67281.254263                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 213106167000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                 346275                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               346275                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              3116475                       # Number of tag accesses
system.iocache.tags.data_accesses             3116475                       # Number of data accesses
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.switch_cpus2.numPwrStateTransitions         1590                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples          795                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean 5101140.251572                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::stdev 51982551.037316                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10          795    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value        89000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value    974192500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total          795                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::ON 210090140500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED   4055406500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::OFF 2260742187500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numPwrStateTransitions          451                       # Number of power state transitions
system.switch_cpus3.pwrStateClkGateDist::samples          225                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::mean 943339675.555556                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::stdev 156359642.266678                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::1000-5e+10          225    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::max_value    974543000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::total          225                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateResidencyTicks::ON   1897904000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::CLK_GATED 212251427000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::OFF 2260738403500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numPwrStateTransitions          455                       # Number of power state transitions
system.switch_cpus0.pwrStateClkGateDist::samples          228                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::mean 934771975.877193                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::stdev 165827145.642260                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::1000-5e+10          228    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::min_value     54980500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::max_value    973848000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::total          228                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateResidencyTicks::ON   1173141500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::CLK_GATED 213128010500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::OFF 2260586582500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numPwrStateTransitions          443                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples          222                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean 954470078.828829                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::stdev 116750609.323893                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10          222    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value     60110000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value    974530500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total          222                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::ON   2497766500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED 211892357500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF 2260497610500                       # Cumulative time (in ticks) in various power states
system.cpu2.numPwrStateTransitions               9453                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples         4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    475670453.212653                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   479974245.928131                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10         4726    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        39065                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total           4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    12251692617                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 2248018561883                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::OFF  214617480000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2474887734500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     24110118                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst    113539268                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       137649386                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     24110118                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst    113539268                       # number of overall hits
system.cpu2.icache.overall_hits::total      137649386                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst       394863                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst       509478                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        904341                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst       394863                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst       509478                       # number of overall misses
system.cpu2.icache.overall_misses::total       904341                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst   7332295000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   7332295000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst   7332295000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   7332295000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     24504981                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst    114048746                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    138553727                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     24504981                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst    114048746                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    138553727                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.016114                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.004467                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.006527                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.016114                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.004467                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.006527                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 14391.779429                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total  8107.887401                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 14391.779429                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total  8107.887401                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.unused_prefetches           428374                       # number of HardPF blocks evicted w/o reference
system.cpu2.icache.writebacks::.writebacks      1371369                       # number of writebacks
system.cpu2.icache.writebacks::total          1371369                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst          634                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          634                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst          634                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          634                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst       508844                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total       508844                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.icache.prefetcher       468335                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst       508844                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total       977179                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst   6818574000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   6818574000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.icache.prefetcher   6117380022                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst   6818574000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total  12935954022                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.004462                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.003673                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.004462                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.007053                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 13400.126561                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 13400.126561                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.icache.prefetcher 13061.974915                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 13400.126561                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 13238.059784                       # average overall mshr miss latency
system.cpu2.icache.replacements               1371369                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     24110118                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst    113539268                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      137649386                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst       394863                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst       509478                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       904341                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst   7332295000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   7332295000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     24504981                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst    114048746                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    138553727                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.016114                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.004467                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.006527                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 14391.779429                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total  8107.887401                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst          634                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          634                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst       508844                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total       508844                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst   6818574000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   6818574000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.004462                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.003673                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 13400.126561                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 13400.126561                       # average ReadReq mshr miss latency
system.cpu2.icache.HardPFReq_mshr_misses::.cpu2.icache.prefetcher       468335                       # number of HardPFReq MSHR misses
system.cpu2.icache.HardPFReq_mshr_misses::total       468335                       # number of HardPFReq MSHR misses
system.cpu2.icache.HardPFReq_mshr_miss_latency::.cpu2.icache.prefetcher   6117380022                       # number of HardPFReq MSHR miss cycles
system.cpu2.icache.HardPFReq_mshr_miss_latency::total   6117380022                       # number of HardPFReq MSHR miss cycles
system.cpu2.icache.HardPFReq_mshr_miss_rate::.cpu2.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu2.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu2.icache.HardPFReq_avg_mshr_miss_latency::.cpu2.icache.prefetcher 13061.974915                       # average HardPFReq mshr miss latency
system.cpu2.icache.HardPFReq_avg_mshr_miss_latency::total 13061.974915                       # average HardPFReq mshr miss latency
system.cpu2.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2474887734500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2474887734500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          483.385767                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          138983635                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs          1371530                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           101.334739                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst   439.589522                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.cpu2.icache.prefetcher    14.894504                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst    28.901741                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.858573                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.cpu2.icache.prefetcher     0.029091                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.056449                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.944113                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1022           91                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_blocks::1024          421                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::1           85                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::2            6                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          105                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          238                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           78                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1022     0.177734                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.822266                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        278479496                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       278479496                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2474887734500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      7281670                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     29977026                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        37258696                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      7281670                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     29977026                       # number of overall hits
system.cpu2.dcache.overall_hits::total       37258696                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data       290767                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data       932481                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1223248                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data       290767                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data       932481                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1223248                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data  57149390500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  57149390500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data  57149390500                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  57149390500                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      7572437                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     30909507                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     38481944                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      7572437                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     30909507                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     38481944                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.038398                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.030168                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.031788                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.038398                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.030168                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.031788                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 61287.458404                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 46719.381924                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 61287.458404                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 46719.381924                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       657843                       # number of writebacks
system.cpu2.dcache.writebacks::total           657843                       # number of writebacks
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data       932481                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       932481                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data       932481                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       932481                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::.switch_cpus2.data         7093                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total         7093                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data  56216909500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  56216909500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  56216909500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  56216909500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::.switch_cpus2.data    456703500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total    456703500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.030168                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.024232                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.030168                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.024232                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 60287.458404                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 60287.458404                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 60287.458404                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 60287.458404                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus2.data 64387.917665                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 64387.917665                       # average overall mshr uncacheable latency
system.cpu2.dcache.replacements               1103402                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4486658                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     16135321                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       20621979                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       152836                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data       527400                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       680236                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data  27881477500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  27881477500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4639494                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     16662721                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     21302215                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.032942                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.031651                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.031933                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 52865.903489                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 40987.947565                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data       527400                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       527400                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::.switch_cpus2.data         2561                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total         2561                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  27354077500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  27354077500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus2.data    456703500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total    456703500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.031651                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.024758                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 51865.903489                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 51865.903489                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus2.data 178330.144475                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 178330.144475                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2795012                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     13841705                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      16636717                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       137931                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data       405081                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       543012                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data  29267913000                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  29267913000                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2932943                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     14246786                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     17179729                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.047028                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.028433                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.031608                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 72252.001452                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 53899.201123                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data       405081                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       405081                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::.switch_cpus2.data         4532                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total         4532                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data  28862832000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  28862832000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.028433                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.023579                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 71252.001452                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 71252.001452                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        51320                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::.switch_cpus2.data       354754                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       406074                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data        15423                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::.switch_cpus2.data         5892                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        21315                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.switch_cpus2.data     85723000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     85723000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        66743                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::.switch_cpus2.data       360646                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       427389                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.231080                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::.switch_cpus2.data     0.016337                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.049873                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus2.data 14549.049559                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total  4021.721792                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_misses::.switch_cpus2.data         5892                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         5892                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus2.data     79831000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     79831000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus2.data     0.016337                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.013786                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus2.data 13549.049559                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13549.049559                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        43373                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::.switch_cpus2.data       360465                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       403838                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data        22185                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::.switch_cpus2.data          122                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        22307                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.switch_cpus2.data      1124000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1124000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        65558                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::.switch_cpus2.data       360587                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       426145                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.338403                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::.switch_cpus2.data     0.000338                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.052346                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.switch_cpus2.data  9213.114754                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total    50.387771                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.switch_cpus2.data          122                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          122                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus2.data      1002000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1002000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus2.data     0.000338                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.000286                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus2.data  8213.114754                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  8213.114754                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2474887734500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          746.214055                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           39068530                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1213149                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            32.204230                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data   658.902688                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data    87.311366                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.643460                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.085265                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.728725                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024         1020                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          209                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          488                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          285                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         79885125                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        79885125                       # Number of data accesses
system.cpu3.numPwrStateTransitions               6599                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples         3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    682923953.925432                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   434588400.571056                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10         3299    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value       125000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total           3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON     7304130500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 2252966124000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::OFF  214617480000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2474887734500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     14271741                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst       921186                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        15192927                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     14271741                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst       921186                       # number of overall hits
system.cpu3.icache.overall_hits::total       15192927                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst       338995                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst         9593                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        348588                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst       338995                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst         9593                       # number of overall misses
system.cpu3.icache.overall_misses::total       348588                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst    141530500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    141530500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst    141530500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    141530500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     14610736                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst       930779                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     15541515                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     14610736                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst       930779                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     15541515                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.023202                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.010306                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.022429                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.023202                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.010306                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.022429                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 14753.518190                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total   406.010821                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 14753.518190                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total   406.010821                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.unused_prefetches             5444                       # number of HardPF blocks evicted w/o reference
system.cpu3.icache.writebacks::.writebacks       354056                       # number of writebacks
system.cpu3.icache.writebacks::total           354056                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst            5                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst            5                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst         9588                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         9588                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.icache.prefetcher         5990                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst         9588                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        15578                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst    131913500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    131913500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.icache.prefetcher    107562306                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst    131913500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    239475806                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.010301                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000617                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.010301                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001002                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 13758.187317                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 13758.187317                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.icache.prefetcher 17956.979299                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 13758.187317                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 15372.692643                       # average overall mshr miss latency
system.cpu3.icache.replacements                354056                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     14271741                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst       921186                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       15192927                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst       338995                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst         9593                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       348588                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst    141530500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    141530500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     14610736                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst       930779                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     15541515                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.023202                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.010306                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.022429                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 14753.518190                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total   406.010821                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst            5                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst         9588                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         9588                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst    131913500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    131913500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.010301                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000617                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 13758.187317                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 13758.187317                       # average ReadReq mshr miss latency
system.cpu3.icache.HardPFReq_mshr_misses::.cpu3.icache.prefetcher         5990                       # number of HardPFReq MSHR misses
system.cpu3.icache.HardPFReq_mshr_misses::total         5990                       # number of HardPFReq MSHR misses
system.cpu3.icache.HardPFReq_mshr_miss_latency::.cpu3.icache.prefetcher    107562306                       # number of HardPFReq MSHR miss cycles
system.cpu3.icache.HardPFReq_mshr_miss_latency::total    107562306                       # number of HardPFReq MSHR miss cycles
system.cpu3.icache.HardPFReq_mshr_miss_rate::.cpu3.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu3.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu3.icache.HardPFReq_avg_mshr_miss_latency::.cpu3.icache.prefetcher 17956.979299                       # average HardPFReq mshr miss latency
system.cpu3.icache.HardPFReq_avg_mshr_miss_latency::total 17956.979299                       # average HardPFReq mshr miss latency
system.cpu3.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2474887734500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2474887734500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          501.763870                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           15264408                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           354061                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            43.112368                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst   457.470882                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.cpu3.icache.prefetcher     6.941512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst    37.351477                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.893498                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.cpu3.icache.prefetcher     0.013558                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.072952                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.980008                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1022           83                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_blocks::1024          429                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::4           83                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          427                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1022     0.162109                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.837891                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         31437603                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        31437603                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2474887734500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4632189                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data       321374                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4953563                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4632189                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data       321374                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4953563                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data       202011                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data        17020                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        219031                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data       202011                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data        17020                       # number of overall misses
system.cpu3.dcache.overall_misses::total       219031                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data    446075000                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    446075000                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data    446075000                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    446075000                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      4834200                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data       338394                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5172594                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      4834200                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data       338394                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5172594                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.041788                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.050296                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.042345                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.041788                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.050296                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.042345                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 26208.871915                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total  2036.583863                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 26208.871915                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  2036.583863                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       109533                       # number of writebacks
system.cpu3.dcache.writebacks::total           109533                       # number of writebacks
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data        17020                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        17020                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data        17020                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        17020                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::.switch_cpus3.data          245                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total          245                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data    429055000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    429055000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data    429055000                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    429055000                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::.switch_cpus3.data       680500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total       680500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.050296                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003290                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.050296                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003290                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 25208.871915                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 25208.871915                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 25208.871915                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 25208.871915                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus3.data  2777.551020                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total  2777.551020                       # average overall mshr uncacheable latency
system.cpu3.dcache.replacements                152472                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      2791079                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data       176553                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        2967632                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       109612                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data         7796                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       117408                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data    107207000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    107207000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      2900691                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data       184349                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      3085040                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.037788                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.042289                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.038057                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 13751.539251                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total   913.114950                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data         7796                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         7796                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::.switch_cpus3.data            4                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total            4                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data     99411000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     99411000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus3.data       680500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total       680500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.042289                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002527                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 12751.539251                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 12751.539251                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus3.data       170125                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total       170125                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1841110                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data       144821                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1985931                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data        92399                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data         9224                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       101623                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data    338868000                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    338868000                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      1933509                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data       154045                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      2087554                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.047788                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.059879                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.048680                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 36737.640937                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  3334.560090                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data         9224                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         9224                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::.switch_cpus3.data          241                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total          241                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data    329644000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    329644000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.059879                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.004419                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 35737.640937                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 35737.640937                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        55757                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::.switch_cpus3.data         2428                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        58185                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data        13881                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::.switch_cpus3.data          209                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        14090                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.switch_cpus3.data      2816000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      2816000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        69638                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::.switch_cpus3.data         2637                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        72275                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.199331                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::.switch_cpus3.data     0.079257                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.194950                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus3.data 13473.684211                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total   199.858055                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_misses::.switch_cpus3.data          209                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          209                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus3.data      2607000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      2607000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus3.data     0.079257                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.002892                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus3.data 12473.684211                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12473.684211                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        48506                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::.switch_cpus3.data         2475                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        50981                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data        18262                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::.switch_cpus3.data          153                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        18415                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.switch_cpus3.data      2218000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      2218000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        66768                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::.switch_cpus3.data         2628                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        69396                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.273514                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::.switch_cpus3.data     0.058219                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.265361                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.switch_cpus3.data 14496.732026                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total   120.445289                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.switch_cpus3.data          153                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          153                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus3.data      2065000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      2065000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus3.data     0.058219                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.002205                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus3.data 13496.732026                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 13496.732026                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2474887734500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          986.276607                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5208705                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           199620                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            26.093102                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data   911.752789                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data    74.523818                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.890384                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.072777                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.963161                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          856                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          853                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.835938                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         10829006                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        10829006                       # Number of data accesses
system.cpu0.numPwrStateTransitions              13678                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples         6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    325241406.332261                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   457203302.577209                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10         6838    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2000000000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total           6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    36269518000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 2224000736500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF  214617480000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2474887734500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     72043147                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst       804759                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        72847906                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     72043147                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst       804759                       # number of overall hits
system.cpu0.icache.overall_hits::total       72847906                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       501435                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst         9343                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        510778                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       501435                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst         9343                       # number of overall misses
system.cpu0.icache.overall_misses::total       510778                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst    152985000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    152985000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst    152985000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    152985000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     72544582                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst       814102                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     73358684                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     72544582                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst       814102                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     73358684                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.006912                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.011476                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.006963                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.006912                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.011476                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.006963                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 16374.290913                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total   299.513683                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 16374.290913                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total   299.513683                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.unused_prefetches            15992                       # number of HardPF blocks evicted w/o reference
system.cpu0.icache.writebacks::.writebacks       527498                       # number of writebacks
system.cpu0.icache.writebacks::total           527498                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           33                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           33                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           33                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           33                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst         9310                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         9310                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.icache.prefetcher        17300                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst         9310                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        26610                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst    142793500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    142793500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.icache.prefetcher    423848094                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst    142793500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    566641594                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.011436                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000127                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.011436                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000363                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 15337.647691                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 15337.647691                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.icache.prefetcher 24499.889827                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 15337.647691                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 21294.310184                       # average overall mshr miss latency
system.cpu0.icache.replacements                527498                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     72043147                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst       804759                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       72847906                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       501435                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst         9343                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       510778                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst    152985000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    152985000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     72544582                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst       814102                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     73358684                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.006912                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.011476                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.006963                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 16374.290913                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total   299.513683                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           33                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           33                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst         9310                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         9310                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst    142793500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    142793500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.011436                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 15337.647691                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 15337.647691                       # average ReadReq mshr miss latency
system.cpu0.icache.HardPFReq_mshr_misses::.cpu0.icache.prefetcher        17300                       # number of HardPFReq MSHR misses
system.cpu0.icache.HardPFReq_mshr_misses::total        17300                       # number of HardPFReq MSHR misses
system.cpu0.icache.HardPFReq_mshr_miss_latency::.cpu0.icache.prefetcher    423848094                       # number of HardPFReq MSHR miss cycles
system.cpu0.icache.HardPFReq_mshr_miss_latency::total    423848094                       # number of HardPFReq MSHR miss cycles
system.cpu0.icache.HardPFReq_mshr_miss_rate::.cpu0.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.icache.HardPFReq_avg_mshr_miss_latency::.cpu0.icache.prefetcher 24499.889827                       # average HardPFReq mshr miss latency
system.cpu0.icache.HardPFReq_avg_mshr_miss_latency::total 24499.889827                       # average HardPFReq mshr miss latency
system.cpu0.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2474887734500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2474887734500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          511.517784                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           73238092                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           527533                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           138.831300                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   467.128424                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.cpu0.icache.prefetcher    23.519434                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst    20.869926                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.912360                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.cpu0.icache.prefetcher     0.045936                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.040762                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999058                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1022          250                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_blocks::1024          262                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::2           53                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::3           59                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::4          138                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           33                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          172                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1022     0.488281                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.511719                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        147245413                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       147245413                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2474887734500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     14725648                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data       264716                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        14990364                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     14725648                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data       264716                       # number of overall hits
system.cpu0.dcache.overall_hits::total       14990364                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2583341                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data         8614                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2591955                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2583341                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data         8614                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2591955                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data    124749000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    124749000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data    124749000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    124749000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     17308989                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data       273330                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17582319                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     17308989                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data       273330                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17582319                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.149249                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.031515                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.147418                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.149249                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.031515                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.147418                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 14482.122127                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total    48.129308                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 14482.122127                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total    48.129308                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1354115                       # number of writebacks
system.cpu0.dcache.writebacks::total          1354115                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data         8614                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         8614                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data         8614                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         8614                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::.switch_cpus0.data          539                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total          539                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data    116135000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    116135000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data    116135000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    116135000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::.switch_cpus0.data     54972000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total     54972000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.031515                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.000490                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.031515                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.000490                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 13482.122127                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 13482.122127                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 13482.122127                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 13482.122127                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus0.data 101988.868275                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 101988.868275                       # average overall mshr uncacheable latency
system.cpu0.dcache.replacements               2549382                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      9770153                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data       165478                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9935631                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2294904                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data         4722                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2299626                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data     57620000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     57620000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     12065057                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data       170200                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     12235257                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.190211                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.027744                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.187951                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 12202.456586                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total    25.056248                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data         4722                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         4722                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::.switch_cpus0.data          230                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total          230                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data     52898000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     52898000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus0.data     54972000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total     54972000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.027744                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000386                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 11202.456586                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 11202.456586                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus0.data 239008.695652                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 239008.695652                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      4955495                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data        99238                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5054733                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       288437                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data         3892                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       292329                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data     67129000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     67129000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5243932                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data       103130                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5347062                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.055004                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.037739                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.054671                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 17247.944502                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total   229.635103                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data         3892                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         3892                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_uncacheable::.switch_cpus0.data          309                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total          309                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data     63237000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     63237000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.037739                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000728                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 16247.944502                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 16247.944502                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       206430                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus0.data         2481                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       208911                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        12505                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus0.data          141                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        12646                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus0.data      1947500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      1947500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       218935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus0.data         2622                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       221557                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.057117                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus0.data     0.053776                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.057078                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus0.data 13812.056738                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total   154.001265                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus0.data          141                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          141                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus0.data      1806500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1806500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus0.data     0.053776                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.000636                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus0.data 12812.056738                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12812.056738                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       207731                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus0.data         2211                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       209942                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        10991                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::.switch_cpus0.data          338                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        11329                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.switch_cpus0.data      4922000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      4922000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       218722                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus0.data         2549                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       221271                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.050251                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::.switch_cpus0.data     0.132601                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.051200                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.switch_cpus0.data 14562.130178                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total   434.460235                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.switch_cpus0.data          338                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          338                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus0.data      4586000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      4586000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus0.data     0.132601                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.001528                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus0.data 13568.047337                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 13568.047337                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.switch_cpus0.data        11000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        11000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus0.data         9000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         9000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2474887734500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse         1002.023341                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           17849589                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2584249                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             6.907070                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data   921.896473                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data    80.126868                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.900290                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.078249                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.978538                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          920                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          908                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.898438                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         38635463                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        38635463                       # Number of data accesses
system.cpu1.numPwrStateTransitions               5023                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    899141591.596973                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   248917330.033139                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         2511    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       314500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON     2525718000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 2257744536500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF  214617480000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2474887734500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5015285                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst      1242190                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         6257475                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5015285                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst      1242190                       # number of overall hits
system.cpu1.icache.overall_hits::total        6257475                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        37731                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst        11899                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         49630                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        37731                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst        11899                       # number of overall misses
system.cpu1.icache.overall_misses::total        49630                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst    174989000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    174989000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst    174989000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    174989000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5053016                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst      1254089                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      6307105                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5053016                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst      1254089                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      6307105                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.007467                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.009488                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.007869                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.007467                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.009488                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.007869                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 14706.193798                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total  3525.871449                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 14706.193798                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total  3525.871449                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.unused_prefetches            10477                       # number of HardPF blocks evicted w/o reference
system.cpu1.icache.writebacks::.writebacks        60748                       # number of writebacks
system.cpu1.icache.writebacks::total            60748                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           18                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           18                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst        11881                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        11881                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.icache.prefetcher        11673                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst        11881                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        23554                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst    162273500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    162273500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.icache.prefetcher    247476539                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst    162273500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    409750039                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.009474                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001884                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.009474                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003735                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 13658.235839                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 13658.235839                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.icache.prefetcher 21200.765784                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 13658.235839                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 17396.197631                       # average overall mshr miss latency
system.cpu1.icache.replacements                 60748                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5015285                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst      1242190                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        6257475                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        37731                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst        11899                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        49630                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst    174989000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    174989000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5053016                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst      1254089                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      6307105                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.007467                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.009488                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.007869                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 14706.193798                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total  3525.871449                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           18                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst        11881                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        11881                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst    162273500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    162273500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.009474                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001884                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 13658.235839                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 13658.235839                       # average ReadReq mshr miss latency
system.cpu1.icache.HardPFReq_mshr_misses::.cpu1.icache.prefetcher        11673                       # number of HardPFReq MSHR misses
system.cpu1.icache.HardPFReq_mshr_misses::total        11673                       # number of HardPFReq MSHR misses
system.cpu1.icache.HardPFReq_mshr_miss_latency::.cpu1.icache.prefetcher    247476539                       # number of HardPFReq MSHR miss cycles
system.cpu1.icache.HardPFReq_mshr_miss_latency::total    247476539                       # number of HardPFReq MSHR miss cycles
system.cpu1.icache.HardPFReq_mshr_miss_rate::.cpu1.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.icache.HardPFReq_avg_mshr_miss_latency::.cpu1.icache.prefetcher 21200.765784                       # average HardPFReq mshr miss latency
system.cpu1.icache.HardPFReq_avg_mshr_miss_latency::total 21200.765784                       # average HardPFReq mshr miss latency
system.cpu1.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2474887734500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2474887734500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          500.296981                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            6162821                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            60773                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           101.407220                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   455.991461                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.cpu1.icache.prefetcher    22.758255                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst    21.547264                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.890608                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.cpu1.icache.prefetcher     0.044450                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.042085                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.977143                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1022          281                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_blocks::1024          231                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::3           36                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::4          245                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          209                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1022     0.548828                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.451172                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         12675495                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        12675495                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2474887734500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1646226                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data       419280                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2065506                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1646226                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data       419280                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2065506                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data        34720                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data        19054                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         53774                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data        34720                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data        19054                       # number of overall misses
system.cpu1.dcache.overall_misses::total        53774                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data    595198000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    595198000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data    595198000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    595198000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1680946                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data       438334                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2119280                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1680946                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data       438334                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2119280                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.020655                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.043469                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.025374                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.020655                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.043469                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.025374                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 31237.430461                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 11068.508945                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 31237.430461                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 11068.508945                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks        26204                       # number of writebacks
system.cpu1.dcache.writebacks::total            26204                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data        19054                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        19054                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data        19054                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        19054                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::.switch_cpus1.data          229                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total          229                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data    576144000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    576144000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data    576144000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    576144000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.043469                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.008991                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.043469                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.008991                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 30237.430461                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 30237.430461                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 30237.430461                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 30237.430461                       # average overall mshr miss latency
system.cpu1.dcache.replacements                 40524                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1053400                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data       239484                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1292884                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data        22764                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data         9208                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        31972                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data    120615000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    120615000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1076164                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data       248692                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1324856                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.021153                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.037026                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.024132                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 13098.935708                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  3772.519705                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data         9208                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         9208                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data    111407000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    111407000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.037026                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006950                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 12098.935708                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 12098.935708                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       592826                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data       179796                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        772622                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        11956                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data         9846                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        21802                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data    474583000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    474583000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       604782                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data       189642                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       794424                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.019769                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.051919                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.027444                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 48200.589072                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 21767.865333                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data         9846                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         9846                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::.switch_cpus1.data          229                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total          229                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data    464737000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    464737000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.051919                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.012394                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 47200.589072                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 47200.589072                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        11844                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus1.data         2854                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        14698                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          974                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus1.data          222                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1196                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus1.data      2638000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      2638000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        12818                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus1.data         3076                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        15894                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.075987                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus1.data     0.072172                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.075249                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus1.data 11882.882883                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total  2205.685619                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus1.data          222                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          222                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus1.data      2416000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2416000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus1.data     0.072172                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.013968                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus1.data 10882.882883                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10882.882883                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        11268                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus1.data         2896                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        14164                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1470                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::.switch_cpus1.data          171                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1641                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.switch_cpus1.data      2149500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      2149500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        12738                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus1.data         3067                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15805                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.115403                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::.switch_cpus1.data     0.055755                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.103828                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.switch_cpus1.data 12570.175439                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  1309.872029                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.switch_cpus1.data          171                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          171                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus1.data      1978500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1978500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus1.data     0.055755                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.010819                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus1.data 11570.175439                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 11570.175439                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2474887734500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          912.469466                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            2028162                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            50688                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            40.012666                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   831.698082                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data    80.771384                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.812205                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.078878                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.891083                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          924                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          921                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.902344                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          4353570                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         4353570                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 213106167000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq               2795                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           1547686                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              5279                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             5279                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       908867                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1006650                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          702964                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1491                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           568                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2059                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           407350                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          407350                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1006652                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       538979                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         5341                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           56                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        52971                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side         5081                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        29917                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        15758                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side      2931198                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      2823825                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         5868                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         3178                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5867796                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      2260096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        40242                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1276416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       516888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side    125064448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     95012029                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       250368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side        75948                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              224496435                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          681628                       # Total snoops (count)
system.tol2bus.snoopTraffic                  23061376                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2637849                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.157192                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.553177                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2386028     90.45%     90.45% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 154972      5.87%     96.33% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  30929      1.17%     97.50% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  65862      2.50%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                     58      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2637849                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3687049017                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1412186136                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        1465653391                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy           1756992                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           2938990                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           2351987                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          26558352                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           8757478                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          15025863                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            29497                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 213106167000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 213106167000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 213106167000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 213106167000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 213106167000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 213106167000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 213106167000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 213106167000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 213106167000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 213106167000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 213106167000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 213106167000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 213106167000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 213106167000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 213106167000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 213106167000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 213106167000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 213106167000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 213106167000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 213106167000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 213106167000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 213106167000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 213106167000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 213106167000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 213106167000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 213106167000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 213106167000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED 213106167000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.icache.prefetcher        10506                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.icache.prefetcher         4103                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.icache.prefetcher       462112                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.icache.prefetcher          177                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.inst         4507                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.data          253                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.inst         4884                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.data         3958                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.inst       500904                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.data       279918                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.inst         1633                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.data          464                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1273419                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.icache.prefetcher        10506                       # number of overall hits
system.l2.overall_hits::.cpu1.icache.prefetcher         4103                       # number of overall hits
system.l2.overall_hits::.cpu2.icache.prefetcher       462112                       # number of overall hits
system.l2.overall_hits::.cpu3.icache.prefetcher          177                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.inst         4507                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.data          253                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.inst         4884                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.data         3958                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.inst       500904                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.data       279918                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.inst         1633                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.data          464                       # number of overall hits
system.l2.overall_hits::total                 1273419                       # number of overall hits
system.l2.demand_misses::.cpu0.icache.prefetcher         2410                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.icache.prefetcher          842                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.icache.prefetcher         6223                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.icache.prefetcher           62                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.inst          234                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.data          167                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.inst          144                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.data          289                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.inst         7827                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.data       654708                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.inst           84                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.data          186                       # number of demand (read+write) misses
system.l2.demand_misses::total                 673176                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.icache.prefetcher         2410                       # number of overall misses
system.l2.overall_misses::.cpu1.icache.prefetcher          842                       # number of overall misses
system.l2.overall_misses::.cpu2.icache.prefetcher         6223                       # number of overall misses
system.l2.overall_misses::.cpu3.icache.prefetcher           62                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.inst          234                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.data          167                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.inst          144                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.data          289                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.inst         7827                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.data       654708                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.inst           84                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.data          186                       # number of overall misses
system.l2.overall_misses::total                673176                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.icache.prefetcher    209186244                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.icache.prefetcher     74896159                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.icache.prefetcher    527458179                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.icache.prefetcher      5259955                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.inst     21110500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.data     14682500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.inst     12535500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.data     24370500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.inst    645103000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.data  51848173500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.inst      7451500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.data     16965500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      53407193037                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.icache.prefetcher    209186244                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.icache.prefetcher     74896159                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.icache.prefetcher    527458179                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.icache.prefetcher      5259955                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.inst     21110500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.data     14682500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.inst     12535500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.data     24370500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.inst    645103000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.data  51848173500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.inst      7451500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.data     16965500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     53407193037                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.icache.prefetcher        12916                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.icache.prefetcher         4945                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.icache.prefetcher       468335                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.icache.prefetcher          239                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.inst         4741                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.data          420                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.inst         5028                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.data         4247                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.inst       508731                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.data       934626                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.inst         1717                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.data          650                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1946595                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.icache.prefetcher        12916                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.icache.prefetcher         4945                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.icache.prefetcher       468335                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.icache.prefetcher          239                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.inst         4741                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.data          420                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.inst         5028                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.data         4247                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.inst       508731                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.data       934626                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.inst         1717                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.data          650                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1946595                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.icache.prefetcher     0.186590                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.icache.prefetcher     0.170273                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.icache.prefetcher     0.013287                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.icache.prefetcher     0.259414                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.inst     0.049357                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.data     0.397619                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.inst     0.028640                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.data     0.068048                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.inst     0.015385                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.data     0.700503                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.inst     0.048923                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.data     0.286154                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.345822                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.icache.prefetcher     0.186590                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.icache.prefetcher     0.170273                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.icache.prefetcher     0.013287                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.icache.prefetcher     0.259414                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.inst     0.049357                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.data     0.397619                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.inst     0.028640                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.data     0.068048                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.inst     0.015385                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.data     0.700503                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.inst     0.048923                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.data     0.286154                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.345822                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.icache.prefetcher 86799.271369                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.icache.prefetcher 88950.307601                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.icache.prefetcher 84759.469548                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.icache.prefetcher 84837.983871                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.inst 90215.811966                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.data 87919.161677                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.inst 87052.083333                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.data 84326.989619                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.inst 82420.212086                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.data 79192.821074                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.inst 88708.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.data 91212.365591                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79336.151373                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.icache.prefetcher 86799.271369                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.icache.prefetcher 88950.307601                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.icache.prefetcher 84759.469548                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.icache.prefetcher 84837.983871                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.inst 90215.811966                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.data 87919.161677                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.inst 87052.083333                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.data 84326.989619                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.inst 82420.212086                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.data 79192.821074                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.inst 88708.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.data 91212.365591                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79336.151373                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              354686                       # number of writebacks
system.l2.writebacks::total                    354686                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.icache.prefetcher           43                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.icache.prefetcher           47                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus0.inst            4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  98                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.icache.prefetcher           43                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.icache.prefetcher           47                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus0.inst            4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus1.inst            4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 98                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.icache.prefetcher         2367                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.icache.prefetcher          795                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.icache.prefetcher         6223                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.icache.prefetcher           62                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.inst          230                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.data          167                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.inst          140                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.data          289                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.inst         7827                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.data       654708                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.inst           84                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.data          186                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            673078                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.icache.prefetcher         2367                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.icache.prefetcher          795                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.icache.prefetcher         6223                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.icache.prefetcher           62                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.inst          230                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.data          167                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.inst          140                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.data          289                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.inst         7827                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.data       654708                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.inst           84                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.data          186                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           673078                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus0.data          531                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus1.data          219                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus2.data         7088                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus3.data          236                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         8074                       # number of overall MSHR uncacheable misses
system.l2.demand_mshr_miss_latency::.cpu0.icache.prefetcher    182336758                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.icache.prefetcher     63116167                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.icache.prefetcher    465228179                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.icache.prefetcher      4639955                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.inst     18534000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.data     13012500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.inst     10896000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.data     21480500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.inst    566833000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.data  45301093500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.inst      6611500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.data     15105500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  46668887559                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.icache.prefetcher    182336758                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.icache.prefetcher     63116167                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.icache.prefetcher    465228179                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.icache.prefetcher      4639955                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.inst     18534000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.data     13012500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.inst     10896000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.data     21480500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.inst    566833000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.data  45301093500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.inst      6611500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.data     15105500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  46668887559                       # number of overall MSHR miss cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus0.data     52104500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus2.data    424646500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus3.data       630500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    477381500                       # number of overall MSHR uncacheable cycles
system.l2.demand_mshr_miss_rate::.cpu0.icache.prefetcher     0.183261                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.icache.prefetcher     0.160768                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.icache.prefetcher     0.013287                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.icache.prefetcher     0.259414                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.inst     0.048513                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.data     0.397619                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.inst     0.027844                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.data     0.068048                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.inst     0.015385                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.data     0.700503                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.inst     0.048923                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.data     0.286154                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.345772                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.icache.prefetcher     0.183261                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.icache.prefetcher     0.160768                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.icache.prefetcher     0.013287                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.icache.prefetcher     0.259414                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.inst     0.048513                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.data     0.397619                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.inst     0.027844                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.data     0.068048                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.inst     0.015385                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.data     0.700503                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.inst     0.048923                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.data     0.286154                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.345772                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.icache.prefetcher 77032.850866                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.icache.prefetcher 79391.405031                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.icache.prefetcher 74759.469548                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.icache.prefetcher 74837.983871                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.inst 80582.608696                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.data 77919.161677                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.inst 77828.571429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.data 74326.989619                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.inst 72420.212086                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.data 69192.821074                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.inst 78708.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.data 81212.365591                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69336.522006                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.icache.prefetcher 77032.850866                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.icache.prefetcher 79391.405031                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.icache.prefetcher 74759.469548                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.icache.prefetcher 74837.983871                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.inst 80582.608696                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.data 77919.161677                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.inst 77828.571429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.data 74326.989619                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.inst 72420.212086                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.data 69192.821074                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.inst 78708.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.data 81212.365591                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69336.522006                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus0.data 98125.235405                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus2.data 59910.623589                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus3.data  2671.610169                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 59125.774090                       # average overall mshr uncacheable latency
system.l2.replacements                         669393                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.switch_cpus0.data          230                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.switch_cpus2.data         2561                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.switch_cpus3.data            4                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         2795                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus0.data     52104500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus2.data    424646500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus3.data       630500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    477381500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus0.data 226541.304348                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus2.data 165812.768450                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus3.data       157625                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 170798.389982                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.switch_cpus0.data          301                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus1.data          219                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus2.data         4527                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus3.data          232                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         5279                       # number of WriteReq MSHR uncacheable
system.l2.WritebackDirty_hits::.writebacks       554181                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           554181                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       554181                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       554181                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       821115                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           821115                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       821115                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       821115                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           56                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            56                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus0.data          660                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus1.data           19                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus2.data          108                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus3.data           23                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  810                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus0.data          134                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus1.data          134                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus2.data            3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus3.data          101                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                372                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus2.data        59000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.switch_cpus3.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        88500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus0.data          794                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus1.data          153                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus2.data          111                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus3.data          124                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1182                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus0.data     0.168766                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus1.data     0.875817                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus2.data     0.027027                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus3.data     0.814516                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.314721                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus2.data 19666.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus3.data   292.079208                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   237.903226                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus0.data          134                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus1.data          134                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus2.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus3.data          101                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           372                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus0.data      2694500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus1.data      2673000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus2.data        58500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus3.data      2003500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      7429500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.168766                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.875817                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.027027                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.814516                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.314721                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data 20108.208955                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data 19947.761194                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        19500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data 19836.633663                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19971.774194                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.switch_cpus0.data          222                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus1.data            9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus2.data           37                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus3.data           10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                278                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.switch_cpus0.data           45                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus1.data           46                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus2.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus3.data           50                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              148                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.switch_cpus2.data       220500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       220500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.switch_cpus0.data          267                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus1.data           55                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus2.data           44                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus3.data           60                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            426                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.switch_cpus0.data     0.168539                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus1.data     0.836364                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus2.data     0.159091                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus3.data     0.833333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.347418                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus2.data        31500                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1489.864865                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus0.data           45                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus1.data           46                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus2.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus3.data           50                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          148                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus0.data       906500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus1.data       917000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus2.data       150500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus3.data       997500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2971500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.168539                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.836364                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.159091                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.833333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.347418                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data 20144.444444                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data 19934.782609                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        21500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data        19950                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20077.702703                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus0.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus1.data         1981                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus2.data        61091                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus3.data          146                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 63221                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus0.data           76                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus1.data          129                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus2.data       343569                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus3.data           98                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              343872                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus0.data      7007500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus1.data     10443000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus2.data  27577790500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus3.data      8831000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   27604072000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus0.data           79                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus1.data         2110                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus2.data       404660                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus3.data          244                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            407093                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus0.data     0.962025                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus1.data     0.061137                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus2.data     0.849031                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus3.data     0.401639                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.844701                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus0.data 92203.947368                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus1.data 80953.488372                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus2.data 80268.564684                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus3.data 90112.244898                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80274.264843                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus0.data           76                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus1.data          129                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus2.data       343569                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus3.data           98                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         343872                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus0.data      6247500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus1.data      9153000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus2.data  24142100500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus3.data      7851000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  24165352000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.962025                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.061137                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.849031                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.401639                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.844701                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 82203.947368                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 70953.488372                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 70268.564684                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 80112.244898                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70274.264843                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.icache.prefetcher        10506                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.icache.prefetcher         4103                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.icache.prefetcher       462112                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.icache.prefetcher          177                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus0.inst         4507                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus1.inst         4884                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus2.inst       500904                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus3.inst         1633                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             988826                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.icache.prefetcher         2410                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.icache.prefetcher          842                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.icache.prefetcher         6223                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.icache.prefetcher           62                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus0.inst          234                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus1.inst          144                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus2.inst         7827                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus3.inst           84                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            17826                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.icache.prefetcher    209186244                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.icache.prefetcher     74896159                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.icache.prefetcher    527458179                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.icache.prefetcher      5259955                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus0.inst     21110500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus1.inst     12535500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus2.inst    645103000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus3.inst      7451500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1503001037                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.icache.prefetcher        12916                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.icache.prefetcher         4945                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.icache.prefetcher       468335                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.icache.prefetcher          239                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus0.inst         4741                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus1.inst         5028                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus2.inst       508731                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus3.inst         1717                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1006652                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.icache.prefetcher     0.186590                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.icache.prefetcher     0.170273                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.icache.prefetcher     0.013287                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.icache.prefetcher     0.259414                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus0.inst     0.049357                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus1.inst     0.028640                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus2.inst     0.015385                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus3.inst     0.048923                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.017708                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.icache.prefetcher 86799.271369                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.icache.prefetcher 88950.307601                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.icache.prefetcher 84759.469548                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.icache.prefetcher 84837.983871                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst 90215.811966                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus1.inst 87052.083333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus2.inst 82420.212086                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus3.inst 88708.333333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84315.103613                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.icache.prefetcher           43                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.icache.prefetcher           47                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus0.inst            4                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus1.inst            4                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            98                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.icache.prefetcher         2367                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.icache.prefetcher          795                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.icache.prefetcher         6223                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.icache.prefetcher           62                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus0.inst          230                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus1.inst          140                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus2.inst         7827                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus3.inst           84                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        17728                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.icache.prefetcher    182336758                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.icache.prefetcher     63116167                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.icache.prefetcher    465228179                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.icache.prefetcher      4639955                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst     18534000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus1.inst     10896000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus2.inst    566833000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus3.inst      6611500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1318195559                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.icache.prefetcher     0.183261                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.icache.prefetcher     0.160768                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.icache.prefetcher     0.013287                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.icache.prefetcher     0.259414                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst     0.048513                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus1.inst     0.027844                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus2.inst     0.015385                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus3.inst     0.048923                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.017611                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.icache.prefetcher 77032.850866                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.icache.prefetcher 79391.405031                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.icache.prefetcher 74759.469548                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.icache.prefetcher 74837.983871                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst 80582.608696                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus1.inst 77828.571429                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus2.inst 72420.212086                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus3.inst 78708.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74356.698951                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus0.data          250                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.data         1977                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus2.data       218827                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus3.data          318                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            221372                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus0.data           91                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.data          160                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus2.data       311139                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus3.data           88                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          311478                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.data      7675000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.data     13927500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus2.data  24270383000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus3.data      8134500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  24300120000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus0.data          341                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.data         2137                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus2.data       529966                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus3.data          406                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        532850                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.data     0.266862                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.data     0.074871                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus2.data     0.587092                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus3.data     0.216749                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.584551                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 84340.659341                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 87046.875000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 78004.952770                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 92437.500000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78015.525976                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.data           91                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.data          160                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus2.data       311139                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus3.data           88                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       311478                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data      6765000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data     12327500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  21158993000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data      7254500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  21185340000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.266862                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.074871                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.587092                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.216749                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.584551                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 74340.659341                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 77046.875000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 68004.952770                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 82437.500000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68015.525976                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 213106167000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32737.597815                       # Cycle average of tags in use
system.l2.tags.total_refs                     3725490                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    674734                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.521420                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     245.787514                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      181.986588                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      179.436474                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.icache.prefetcher   369.468948                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       52.957931                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data       54.450584                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.icache.prefetcher   130.115119                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst      122.233273                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data      193.179463                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.icache.prefetcher   645.589959                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst      102.945996                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data      147.019498                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.icache.prefetcher    42.401153                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.inst    17.899130                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.data    11.447941                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.inst     5.712143                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.data   164.260385                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.inst  1058.406375                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.data 28902.458622                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.inst    40.363782                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.data    69.476935                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.007501                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.005554                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.005476                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.icache.prefetcher     0.011275                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001616                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.001662                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.icache.prefetcher     0.003971                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.003730                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.005895                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.icache.prefetcher     0.019702                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.003142                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.004487                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.icache.prefetcher     0.001294                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.inst     0.000546                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.data     0.000349                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.inst     0.000174                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.data     0.005013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.inst     0.032300                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.data     0.882033                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.inst     0.001232                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.data     0.002120                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999072                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          1978                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         30790                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           59                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          965                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4          928                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           96                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          231                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          696                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        23199                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6568                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.060364                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.939636                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  29960118                       # Number of tag accesses
system.l2.tags.data_accesses                 29960118                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 213106167000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.icache.prefetcher       151488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.icache.prefetcher        50880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.icache.prefetcher       398272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.icache.prefetcher         3968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.inst        14720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.data        10688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.inst         8960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.data        18496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.inst       500160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.data     41880832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.data        11840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           43055680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus0.inst        14720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus1.inst         8960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus2.inst       500160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus3.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        529216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     44814208                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        44814208                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.icache.prefetcher         2367                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.icache.prefetcher          795                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.icache.prefetcher         6223                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.icache.prefetcher           62                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.inst          230                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.data          167                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.inst          140                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.data          289                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.inst         7815                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.data       654388                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.inst           84                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.data          185                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              672745                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       700222                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             700222                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.icache.prefetcher       716252                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.icache.prefetcher       240566                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.icache.prefetcher      1883073                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.icache.prefetcher        18761                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.inst        69598                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.data        50534                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.inst        42364                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.data        87451                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.inst      2364810                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.data    198017076                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.inst        25418                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.data        55981                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             203571884                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus0.inst        69598                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus1.inst        42364                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus2.inst      2364810                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus3.inst        25418                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2502190                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      211886393                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            211886393                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      211886393                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.icache.prefetcher       716252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.icache.prefetcher       240566                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.icache.prefetcher      1883073                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.icache.prefetcher        18761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.inst        69598                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.data        50534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.inst        42364                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.data        87451                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.inst      2364810                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.data    198017076                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.inst        25418                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.data        55981                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            415458277                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    700222.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.icache.prefetcher::samples      2367.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.icache.prefetcher::samples       795.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.icache.prefetcher::samples      6223.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.icache.prefetcher::samples        62.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       230.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples       167.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples       140.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples       284.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples      7815.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples    654351.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples        84.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples       185.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006735398250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        34392                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        34392                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1783703                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             676278                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      672745                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     700222                       # Number of write requests accepted
system.mem_ctrls.readBursts                    672745                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   700222                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     42                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             42310                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             41183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             42022                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             41069                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             41398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             42454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             41248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             42707                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             42571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             42749                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            42999                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            42930                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            42332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            42458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            40954                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            41319                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             43964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             43574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             44095                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             43247                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             43853                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             43456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             43740                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             44073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             43960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             43991                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            44286                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            43570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            44017                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            43635                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            43573                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            43192                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.50                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6561261558                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3363515000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             19174442808                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9753.58                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28503.58                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       481                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   592512                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  617617                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.08                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.20                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                672745                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               700222                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  668182                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4144                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     318                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      52                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  10472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  25015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  25476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  27322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  28288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  31672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  36357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  35774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  39407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  44899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  47927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  43196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  42556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  42180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  40907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  41593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  42279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  10621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   9632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   7816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   6828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   4198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1513                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       162786                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    539.761405                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   330.226601                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   413.455458                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        37486     23.03%     23.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24978     15.34%     38.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        12114      7.44%     45.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         8119      4.99%     50.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         6778      4.16%     54.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         5824      3.58%     58.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         5487      3.37%     61.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5695      3.50%     65.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        56305     34.59%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       162786                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        34392                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.560014                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     32.653357                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          30161     87.70%     87.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          2479      7.21%     94.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           548      1.59%     96.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          209      0.61%     97.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          656      1.91%     99.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191          193      0.56%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223           57      0.17%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255           28      0.08%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           20      0.06%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319           10      0.03%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            6      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            4      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415           11      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-927            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::928-959            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         34392                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        34392                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      20.360142                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.575098                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     15.212323                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-23         29539     85.89%     85.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-31          2689      7.82%     93.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-39          1076      3.13%     96.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-47           138      0.40%     97.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-55            36      0.10%     97.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-63            44      0.13%     97.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-71            45      0.13%     97.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-79            35      0.10%     97.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-87            89      0.26%     97.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-95            64      0.19%     98.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-103          472      1.37%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-111           12      0.03%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-119           23      0.07%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::120-127           15      0.04%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-135           22      0.06%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::136-143            9      0.03%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-151            7      0.02%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::152-159            4      0.01%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-167            5      0.01%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::168-175           14      0.04%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-183            8      0.02%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::184-191            9      0.03%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-199            5      0.01%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::200-207            2      0.01%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::216-223            1      0.00%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-231           22      0.06%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::232-239            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::248-255            2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-263            4      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         34392                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               43052992                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2688                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                44814464                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                43055680                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             44814208                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       203.56                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       211.89                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    203.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    211.89                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.25                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.59                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.66                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  211505130000                       # Total gap between requests
system.mem_ctrls.avgGap                     154049.68                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.icache.prefetcher       151488                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.icache.prefetcher        50880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.icache.prefetcher       398272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.icache.prefetcher         3968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.inst        14720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.data        10688                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.inst         8960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.data        18176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.inst       500160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.data     41878464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.inst         5376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.data        11840                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     44814464                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.icache.prefetcher 716251.549938652082                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.icache.prefetcher 240566.109928698104                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.icache.prefetcher 1883072.832812941400                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.icache.prefetcher 18761.130585634317                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.inst 69597.742495095052                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.data 50534.013029047281                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.inst 42363.843257883942                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.data 85938.082037421715                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.inst 2364810.250431164633                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.data 198005879.997425824404                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.inst 25418.305954730367                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.data 55980.792876489497                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 211887603.636393159628                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.icache.prefetcher         2367                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.icache.prefetcher          795                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.icache.prefetcher         6223                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.icache.prefetcher           62                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.inst          230                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.data          167                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.inst          140                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.data          289                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.inst         7815                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.data       654388                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.inst           84                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.data          185                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       700222                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.icache.prefetcher     81980389                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.icache.prefetcher     29454748                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.icache.prefetcher    204056989                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.icache.prefetcher      2052006                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.inst      8821712                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.data      6139500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.inst      5075997                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.data      9687500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.inst    245238237                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.data  18571299480                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.inst      3143000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.data      7493250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 5138390186983                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.icache.prefetcher     34634.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.icache.prefetcher     37050.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.icache.prefetcher     32790.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.icache.prefetcher     33096.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.inst     38355.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.data     36763.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.inst     36257.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.data     33520.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.inst     31380.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.data     28379.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.inst     37416.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.data     40504.05                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7338230.14                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            613290300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            325948755                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2415547680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1828169280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     16695466320.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      36073586580                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      50838670080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       108790678995                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        514.374026                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 131429807504                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   7062380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  73010532496                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            549101700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            291824115                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2387551740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1827010440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     16695466320.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      36335434320                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      50618166720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       108704555355                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        513.966824                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 130875248216                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   7062380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  73565078034                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 213106167000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 3533                       # Transaction distribution
system.iobus.trans_dist::ReadResp                3533                       # Transaction distribution
system.iobus.trans_dist::WriteReq              350815                       # Transaction distribution
system.iobus.trans_dist::WriteResp             350815                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         3262                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          260                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          602                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio        12000                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        16146                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       692550                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       692550                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  708696                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        13048                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio         1040                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          301                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         6750                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        21171                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side     22120216                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total     22120216                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 22141387                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              3330501                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               220500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           347014000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            10867000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy          1802239772                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.9                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy            11081000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              486500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               22500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               5740227581500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 988211                       # Simulator instruction rate (inst/s)
host_mem_usage                                 814156                       # Number of bytes of host memory used
host_op_rate                                   988211                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7184.61                       # Real time elapsed on the host
host_tick_rate                              454491206                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  7099907689                       # Number of instructions simulated
sim_ops                                    7099907689                       # Number of ops (including micro ops) simulated
sim_seconds                                  3.265340                       # Number of seconds simulated
sim_ticks                                3265339847000                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.icache.prefetcher.num_hwpf_issued       701163                       # number of hwpf issued
system.cpu0.icache.prefetcher.pfBufferHit        21008                       # number of redundant prefetches already in prefetch queue
system.cpu0.icache.prefetcher.pfIdentified       770779                       # number of prefetch candidates identified
system.cpu0.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu0.icache.prefetcher.pfRemovedFull        40085                       # number of prefetches dropped due to prefetch queue size
system.cpu0.icache.prefetcher.pfSpanPage        88421                       # number of prefetches that crossed the page
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.kern.callpal::wripir                  128      0.14%      0.14% # number of callpals executed
system.cpu0.kern.callpal::swpctx                  425      0.48%      0.62% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.00%      0.62% # number of callpals executed
system.cpu0.kern.callpal::swpipl                68857     77.11%     77.73% # number of callpals executed
system.cpu0.kern.callpal::rdps                   6834      7.65%     85.39% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     2      0.00%     85.39% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     2      0.00%     85.39% # number of callpals executed
system.cpu0.kern.callpal::rti                    6242      6.99%     92.38% # number of callpals executed
system.cpu0.kern.callpal::callsys                 390      0.44%     92.82% # number of callpals executed
system.cpu0.kern.callpal::imb                       2      0.00%     92.82% # number of callpals executed
system.cpu0.kern.callpal::rdunique               6411      7.18%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 89295                       # number of callpals executed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.hwrei                    629897                       # number of hwrei instructions executed
system.cpu0.kern.inst.quiesce                    1209                       # number of quiesce instructions executed
system.cpu0.kern.ipl_count::0                   22217     28.20%     28.20% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     73      0.09%     28.30% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                   3343      4.24%     32.54% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                    267      0.34%     32.88% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                  52876     67.12%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               78776                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                    22215     46.35%     46.35% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      73      0.15%     46.50% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                    3343      6.97%     53.47% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                     267      0.56%     54.03% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                   22034     45.97%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                47932                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            3246714887500     99.43%     99.43% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               66252500      0.00%     99.43% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22             1834482500      0.06%     99.49% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30              277440000      0.01%     99.50% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31            16443375000      0.50%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        3265336437500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.999910                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.416711                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.608459                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.mode_good::kernel               4980                      
system.cpu0.kern.mode_good::user                 4981                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch::kernel             6665                       # number of protection mode switches
system.cpu0.kern.mode_switch::user               4981                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch_good::kernel     0.747187                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.855315                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      1238327092000     35.60%     35.60% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        2239675793000     64.40%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                     425                       # number of times the context was actually changed
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu0.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.icache.prefetcher.num_hwpf_issued       537809                       # number of hwpf issued
system.cpu1.icache.prefetcher.pfBufferHit        20226                       # number of redundant prefetches already in prefetch queue
system.cpu1.icache.prefetcher.pfIdentified       590894                       # number of prefetch candidates identified
system.cpu1.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu1.icache.prefetcher.pfRemovedFull        26441                       # number of prefetches dropped due to prefetch queue size
system.cpu1.icache.prefetcher.pfSpanPage        75250                       # number of prefetches that crossed the page
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.kern.callpal::wripir                   86      0.11%      0.11% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  365      0.48%      0.59% # number of callpals executed
system.cpu1.kern.callpal::tbi                       1      0.00%      0.60% # number of callpals executed
system.cpu1.kern.callpal::swpipl                55677     73.36%     73.96% # number of callpals executed
system.cpu1.kern.callpal::rdps                   6783      8.94%     82.89% # number of callpals executed
system.cpu1.kern.callpal::wrusp                     1      0.00%     82.89% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.00%     82.90% # number of callpals executed
system.cpu1.kern.callpal::rti                    5129      6.76%     89.65% # number of callpals executed
system.cpu1.kern.callpal::callsys                 457      0.60%     90.26% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.00%     90.26% # number of callpals executed
system.cpu1.kern.callpal::rdunique               7395      9.74%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                 75896                       # number of callpals executed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.hwrei                    571069                       # number of hwrei instructions executed
system.cpu1.kern.inst.quiesce                    1804                       # number of quiesce instructions executed
system.cpu1.kern.ipl_count::0                   18797     29.18%     29.18% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                   3343      5.19%     34.37% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                    269      0.42%     34.79% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                  41999     65.21%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total               64408                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                    18796     45.84%     45.84% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                    3343      8.15%     53.99% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                     269      0.66%     54.65% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                   18595     45.35%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                41003                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            3252630952000     99.60%     99.60% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22             1720559500      0.05%     99.66% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30              259864500      0.01%     99.66% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31            10983428000      0.34%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        3265594804000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                 0.999947                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.442749                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.636613                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.mode_good::kernel               3359                      
system.cpu1.kern.mode_good::user                 3314                      
system.cpu1.kern.mode_good::idle                   44                      
system.cpu1.kern.mode_switch::kernel             3599                       # number of protection mode switches
system.cpu1.kern.mode_switch::user               3314                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle               1895                       # number of protection mode switches
system.cpu1.kern.mode_switch_good::kernel     0.933315                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.023219                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.762602                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel       27222258500      0.78%      0.78% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        1690282625500     48.62%     49.41% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        1758813221500     50.59%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     365                       # number of times the context was actually changed
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.icache.prefetcher.num_hwpf_issued      3081909                       # number of hwpf issued
system.cpu2.icache.prefetcher.pfBufferHit       156018                       # number of redundant prefetches already in prefetch queue
system.cpu2.icache.prefetcher.pfIdentified      3546037                       # number of prefetch candidates identified
system.cpu2.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu2.icache.prefetcher.pfRemovedFull       275825                       # number of prefetches dropped due to prefetch queue size
system.cpu2.icache.prefetcher.pfSpanPage       175019                       # number of prefetches that crossed the page
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.kern.callpal::wripir                  612      0.09%      0.09% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  705      0.11%      0.20% # number of callpals executed
system.cpu2.kern.callpal::tbi                       2      0.00%      0.20% # number of callpals executed
system.cpu2.kern.callpal::swpipl                87017     13.38%     13.59% # number of callpals executed
system.cpu2.kern.callpal::rdps                   7258      1.12%     14.70% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     2      0.00%     14.70% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     2      0.00%     14.70% # number of callpals executed
system.cpu2.kern.callpal::rti                   10735      1.65%     16.35% # number of callpals executed
system.cpu2.kern.callpal::callsys                2837      0.44%     16.79% # number of callpals executed
system.cpu2.kern.callpal::imb                       1      0.00%     16.79% # number of callpals executed
system.cpu2.kern.callpal::rdunique             541038     83.21%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                650209                       # number of callpals executed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.hwrei                    938636                       # number of hwrei instructions executed
system.cpu2.kern.inst.quiesce                     332                       # number of quiesce instructions executed
system.cpu2.kern.ipl_count::0                   35090     34.65%     34.65% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     81      0.08%     34.73% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                   3343      3.30%     38.03% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                    107      0.11%     38.14% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                  62640     61.86%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total              101261                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                    35087     47.60%     47.60% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      81      0.11%     47.71% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                    3343      4.54%     52.25% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                     107      0.15%     52.39% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                   35088     47.61%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                73706                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            3242373662000     99.30%     99.30% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21               74481000      0.00%     99.30% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22             1876790500      0.06%     99.36% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30              113265500      0.00%     99.36% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31            20901513500      0.64%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        3265339712500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.999915                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.560153                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.727881                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.mode_good::kernel              10480                      
system.cpu2.kern.mode_good::user                10480                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch::kernel            11440                       # number of protection mode switches
system.cpu2.kern.mode_switch::user              10480                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch_good::kernel     0.916084                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.956204                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      176203200000      5.40%      5.40% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        3089136512500     94.60%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     705                       # number of times the context was actually changed
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu2.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.icache.prefetcher.num_hwpf_issued       700044                       # number of hwpf issued
system.cpu3.icache.prefetcher.pfBufferHit        25042                       # number of redundant prefetches already in prefetch queue
system.cpu3.icache.prefetcher.pfIdentified       761883                       # number of prefetch candidates identified
system.cpu3.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu3.icache.prefetcher.pfRemovedFull        28246                       # number of prefetches dropped due to prefetch queue size
system.cpu3.icache.prefetcher.pfSpanPage       110949                       # number of prefetches that crossed the page
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.kern.callpal::wripir                   81      0.10%      0.10% # number of callpals executed
system.cpu3.kern.callpal::swpctx                  566      0.72%      0.82% # number of callpals executed
system.cpu3.kern.callpal::tbi                       2      0.00%      0.82% # number of callpals executed
system.cpu3.kern.callpal::swpipl                55508     70.47%     71.30% # number of callpals executed
system.cpu3.kern.callpal::rdps                   6752      8.57%     79.87% # number of callpals executed
system.cpu3.kern.callpal::rdusp                     1      0.00%     79.87% # number of callpals executed
system.cpu3.kern.callpal::rti                    5144      6.53%     86.40% # number of callpals executed
system.cpu3.kern.callpal::callsys                 526      0.67%     87.07% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.00%     87.07% # number of callpals executed
system.cpu3.kern.callpal::rdunique              10183     12.93%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                 78765                       # number of callpals executed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.hwrei                    800903                       # number of hwrei instructions executed
system.cpu3.kern.inst.quiesce                    1194                       # number of quiesce instructions executed
system.cpu3.kern.ipl_count::0                   18290     28.45%     28.45% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                   3343      5.20%     33.65% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                    475      0.74%     34.38% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                  42189     65.62%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total               64297                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                    18290     45.31%     45.31% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                    3343      8.28%     53.60% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                     475      1.18%     54.77% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                   18254     45.23%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                40362                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            3252306821000     99.59%     99.59% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22             1855767000      0.06%     99.65% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30              352218000      0.01%     99.66% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31            11100108500      0.34%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        3265614914500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.432672                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.627743                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.mode_good::kernel               3932                      
system.cpu3.kern.mode_good::user                 3932                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch::kernel             5710                       # number of protection mode switches
system.cpu3.kern.mode_switch::user               3932                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch_good::kernel     0.688616                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.815598                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      1067382365500     31.93%     31.93% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user        2275161097000     68.07%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                     566                       # number of times the context was actually changed
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu3.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.disks.dma_read_bytes                      4096                       # Number of bytes transfered via DMA reads (not PRD).
system.disks.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disks.dma_read_txs                           1                       # Number of DMA read transactions (not PRD).
system.disks.dma_write_bytes                  1241088                       # Number of bytes transfered via DMA writes.
system.disks.dma_write_full_pages                 129                       # Number of full page size DMA writes.
system.disks.dma_write_txs                        174                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          293                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4681247                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9296162                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.Branches                188303594                       # Number of branches fetched
system.switch_cpus0.committedInsts         1665591698                       # Number of instructions committed
system.switch_cpus0.committedOps           1665591698                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.data_accesses       438842413                       # DTB accesses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_hits           444436845                       # DTB hits
system.switch_cpus0.dtb.data_misses            535367                       # DTB misses
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.read_accesses       334644181                       # DTB read accesses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_hits           336896447                       # DTB read hits
system.switch_cpus0.dtb.read_misses            221509                       # DTB read misses
system.switch_cpus0.dtb.write_accesses      104198232                       # DTB write accesses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_hits          107540398                       # DTB write hits
system.switch_cpus0.dtb.write_misses           313858                       # DTB write misses
system.switch_cpus0.idle_fraction            0.297851                       # Percentage of idle cycles
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.fetch_accesses     1652688359                       # ITB accesses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_hits         1652686801                       # ITB hits
system.switch_cpus0.itb.fetch_misses             1558                       # ITB misses
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.not_idle_fraction        0.702149                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles              6530679787                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      4585509040.300435                       # Number of busy cycles
system.switch_cpus0.num_conditional_control_insts    168777512                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses     403868752                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts            403868752                       # number of float instructions
system.switch_cpus0.num_fp_register_reads    453797966                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes    338907755                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls           10811566                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      1945170746.699565                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses   1310204109                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts          1310204109                       # number of integer instructions
system.switch_cpus0.num_int_register_reads   2344635829                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes    924875631                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts          337183269                       # Number of load instructions
system.switch_cpus0.num_mem_refs            445042531                       # number of memory refs
system.switch_cpus0.num_store_insts         107859262                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass    103980495      6.24%      6.24% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu        861912607     51.73%     57.97% # Class of executed instruction
system.switch_cpus0.op_class::IntMult          479248      0.03%     58.00% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     58.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd      165696968      9.95%     67.95% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp       47857740      2.87%     70.82% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt        5268786      0.32%     71.13% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult      26888101      1.61%     72.75% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     72.75% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv        1768942      0.11%     72.85% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     72.85% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt       1374540      0.08%     72.94% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     72.94% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     72.94% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     72.94% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     72.94% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     72.94% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     72.94% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     72.94% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     72.94% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     72.94% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     72.94% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     72.94% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     72.94% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     72.94% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     72.94% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     72.94% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     72.94% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     72.94% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     72.94% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     72.94% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     72.94% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     72.94% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     72.94% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     72.94% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     72.94% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     72.94% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     72.94% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     72.94% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     72.94% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     72.94% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     72.94% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     72.94% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     72.94% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     72.94% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     72.94% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     72.94% # Class of executed instruction
system.switch_cpus0.op_class::MemRead       199877739     12.00%     84.93% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite       90254375      5.42%     90.35% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead    137399525      8.25%     98.60% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite     17614150      1.06%     99.65% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess       5753849      0.35%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total        1666127065                       # Class of executed instruction
system.switch_cpus1.Branches                140040085                       # Number of branches fetched
system.switch_cpus1.committedInsts         1246544201                       # Number of instructions committed
system.switch_cpus1.committedOps           1246544201                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.data_accesses       331600415                       # DTB accesses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_hits           334958815                       # DTB hits
system.switch_cpus1.dtb.data_misses            489990                       # DTB misses
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.read_accesses       248833618                       # DTB read accesses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_hits           250347468                       # DTB read hits
system.switch_cpus1.dtb.read_misses            241437                       # DTB read misses
system.switch_cpus1.dtb.write_accesses       82766797                       # DTB write accesses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_hits           84611347                       # DTB write hits
system.switch_cpus1.dtb.write_misses           248553                       # DTB write misses
system.switch_cpus1.idle_fraction            0.472700                       # Percentage of idle cycles
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.fetch_accesses     1238124278                       # ITB accesses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_hits         1238122697                       # ITB hits
system.switch_cpus1.itb.fetch_misses             1581                       # ITB misses
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.not_idle_fraction        0.527300                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles              6531231612                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      3443919457.451253                       # Number of busy cycles
system.switch_cpus1.num_conditional_control_insts    125454126                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses     295618241                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts            295618241                       # number of float instructions
system.switch_cpus1.num_fp_register_reads    330607789                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes    248467799                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls            8189372                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      3087312154.548747                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses    984077372                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts           984077372                       # number of integer instructions
system.switch_cpus1.num_int_register_reads   1750732547                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes    691941674                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts          250649322                       # Number of load instructions
system.switch_cpus1.num_mem_refs            335514005                       # number of memory refs
system.switch_cpus1.num_store_insts          84864683                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass     79714980      6.39%      6.39% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu        645622420     51.77%     58.16% # Class of executed instruction
system.switch_cpus1.op_class::IntMult          606786      0.05%     58.21% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     58.21% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd      120198883      9.64%     67.85% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp       33767168      2.71%     70.56% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt        3248717      0.26%     70.82% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult      20762364      1.66%     72.49% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     72.49% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv        1235100      0.10%     72.58% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     72.58% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt       1060172      0.09%     72.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     72.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     72.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     72.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     72.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     72.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     72.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     72.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     72.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     72.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     72.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     72.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     72.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     72.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     72.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     72.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     72.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     72.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     72.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     72.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     72.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     72.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     72.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     72.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     72.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     72.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     72.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     72.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     72.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     72.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     72.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     72.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     72.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     72.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     72.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     72.67% # Class of executed instruction
system.switch_cpus1.op_class::MemRead       149022009     11.95%     84.62% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite       71219044      5.71%     90.33% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead    101698746      8.16%     98.49% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite     13647091      1.09%     99.58% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess       5230711      0.42%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total        1247034191                       # Class of executed instruction
system.switch_cpus2.Branches                216941024                       # Number of branches fetched
system.switch_cpus2.committedInsts         2274773679                       # Number of instructions committed
system.switch_cpus2.committedOps           2274773679                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.data_accesses       612023702                       # DTB accesses
system.switch_cpus2.dtb.data_acv                    1                       # DTB access violations
system.switch_cpus2.dtb.data_hits           622554352                       # DTB hits
system.switch_cpus2.dtb.data_misses            259098                       # DTB misses
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.read_accesses       420820642                       # DTB read accesses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_hits           424669484                       # DTB read hits
system.switch_cpus2.dtb.read_misses            213174                       # DTB read misses
system.switch_cpus2.dtb.write_accesses      191203060                       # DTB write accesses
system.switch_cpus2.dtb.write_acv                   1                       # DTB write access violations
system.switch_cpus2.dtb.write_hits          197884868                       # DTB write hits
system.switch_cpus2.dtb.write_misses            45924                       # DTB write misses
system.switch_cpus2.idle_fraction            0.022102                       # Percentage of idle cycles
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.fetch_accesses     2250549111                       # ITB accesses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_hits         2250523292                       # ITB hits
system.switch_cpus2.itb.fetch_misses            25819                       # ITB misses
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.not_idle_fraction        0.977898                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles              6530679694                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      6386340310.000044                       # Number of busy cycles
system.switch_cpus2.num_conditional_control_insts    179036430                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses     507177778                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts            507177778                       # number of float instructions
system.switch_cpus2.num_fp_register_reads    621050035                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes    434495125                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls           28083369                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      144339383.999956                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses   1752393107                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts          1752393107                       # number of integer instructions
system.switch_cpus2.num_int_register_reads   3080806228                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes   1260073290                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts          425459316                       # Number of load instructions
system.switch_cpus2.num_mem_refs            623396264                       # number of memory refs
system.switch_cpus2.num_store_insts         197936948                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass    169968053      7.47%      7.47% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu       1108385512     48.72%     56.19% # Class of executed instruction
system.switch_cpus2.op_class::IntMult        13312752      0.59%     56.78% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     56.78% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd      233801861     10.28%     67.05% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp       47291538      2.08%     69.13% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt        9398087      0.41%     69.54% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult      58467212      2.57%     72.11% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     72.11% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv        5996372      0.26%     72.38% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     72.38% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt        692023      0.03%     72.41% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     72.41% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     72.41% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     72.41% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     72.41% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     72.41% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     72.41% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     72.41% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     72.41% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     72.41% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     72.41% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     72.41% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     72.41% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     72.41% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     72.41% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     72.41% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     72.41% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     72.41% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     72.41% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     72.41% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     72.41% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     72.41% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     72.41% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     72.41% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     72.41% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     72.41% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     72.41% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     72.41% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     72.41% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     72.41% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     72.41% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     72.41% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     72.41% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     72.41% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     72.41% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     72.41% # Class of executed instruction
system.switch_cpus2.op_class::MemRead       300165473     13.19%     85.60% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite      172234685      7.57%     93.17% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead    125821853      5.53%     98.70% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite     25708832      1.13%     99.83% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess       3788525      0.17%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total        2275032778                       # Class of executed instruction
system.switch_cpus3.Branches                194443598                       # Number of branches fetched
system.switch_cpus3.committedInsts         1679324277                       # Number of instructions committed
system.switch_cpus3.committedOps           1679324277                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.data_accesses       444190909                       # DTB accesses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_hits           447080209                       # DTB hits
system.switch_cpus3.dtb.data_misses            716480                       # DTB misses
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.read_accesses       332913342                       # DTB read accesses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_hits           334228995                       # DTB read hits
system.switch_cpus3.dtb.read_misses            336770                       # DTB read misses
system.switch_cpus3.dtb.write_accesses      111277567                       # DTB write accesses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_hits          112851214                       # DTB write hits
system.switch_cpus3.dtb.write_misses           379710                       # DTB write misses
system.switch_cpus3.idle_fraction            0.293941                       # Percentage of idle cycles
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.fetch_accesses     1671930403                       # ITB accesses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_hits         1671928390                       # ITB hits
system.switch_cpus3.itb.fetch_misses             2013                       # ITB misses
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.not_idle_fraction        0.706059                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles              6531231611                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles      4611437130.157526                       # Number of busy cycles
system.switch_cpus3.num_conditional_control_insts    176378599                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses     382778751                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts            382778751                       # number of float instructions
system.switch_cpus3.num_fp_register_reads    417313826                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes    320806465                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls            9899831                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles      1919794480.842474                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses   1334966990                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts          1334966990                       # number of integer instructions
system.switch_cpus3.num_int_register_reads   2344446644                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes    936230996                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts          334659770                       # Number of load instructions
system.switch_cpus3.num_mem_refs            447896118                       # number of memory refs
system.switch_cpus3.num_store_insts         113236348                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass    111625186      6.64%      6.64% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu        885256815     52.69%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::IntMult          733159      0.04%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd      153490768      9.14%     68.52% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp       45321285      2.70%     71.21% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt        1562534      0.09%     71.31% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult      24369189      1.45%     72.76% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0      0.00%     72.76% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv         802015      0.05%     72.81% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0      0.00%     72.81% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt       1420927      0.08%     72.89% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     72.89% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     72.89% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     72.89% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     72.89% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     72.89% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     72.89% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     72.89% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     72.89% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     72.89% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     72.89% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     72.89% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     72.89% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     72.89% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     72.89% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     72.89% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     72.89% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     72.89% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     72.89% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     72.89% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     72.89% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     72.89% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     72.89% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     72.89% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     72.89% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     72.89% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     72.89% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     72.89% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     72.89% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     72.89% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     72.89% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     72.89% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     72.89% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     72.89% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     72.89% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     72.89% # Class of executed instruction
system.switch_cpus3.op_class::MemRead       195502637     11.64%     84.53% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite       96639224      5.75%     90.28% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead    139213323      8.29%     98.57% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite     16598710      0.99%     99.55% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess       7504985      0.45%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total        1680040757                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests      3700823                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        22973                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     41358979                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       184229                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     85119490                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         207202                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 3265339847000                       # Cumulative time (in ticks) in various power states
system.membus.pwrStateResidencyTicks::UNDEFINED 3265339847000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                2837                       # Transaction distribution
system.membus.trans_dist::ReadResp            2387381                       # Transaction distribution
system.membus.trans_dist::WriteReq              17580                       # Transaction distribution
system.membus.trans_dist::WriteResp             17580                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2776869                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1839519                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            17807                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           9852                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2248168                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2247163                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2384543                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         19392                       # Transaction distribution
system.membus.trans_dist::InvalidateResp         1487                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        39173                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        39173                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        40835                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     13888439                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     13929274                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               13968447                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1245120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1245120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave       130666                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    472888064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    473018730                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               474263850                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            28363                       # Total snoops (count)
system.membus.snoopTraffic                      15616                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4700179                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000381                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.019528                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4698386     99.96%     99.96% # Request fanout histogram
system.membus.snoop_fanout::1                    1793      0.04%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             4700179                       # Request fanout histogram
system.membus.reqLayer0.occupancy            42059987                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         20484716701                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2464762                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 3265339847000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy        24758475614                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.8                       # Layer utilization (%)
system.iocache.pwrStateResidencyTicks::UNDEFINED 3265339847000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        19555                       # number of demand (read+write) misses
system.iocache.demand_misses::total             19555                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        19555                       # number of overall misses
system.iocache.overall_misses::total            19555                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2314029575                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2314029575                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2314029575                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2314029575                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        19555                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           19555                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        19555                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          19555                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118334.419586                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118334.419586                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118334.419586                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118334.419586                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           360                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   32                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    11.250000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          19392                       # number of writebacks
system.iocache.writebacks::total                19392                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        19555                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        19555                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        19555                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        19555                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1335169680                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1335169680                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1335169680                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1335169680                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68277.661979                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68277.661979                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68277.661979                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68277.661979                       # average overall mshr miss latency
system.iocache.replacements                     19555                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          163                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              163                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     26529379                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     26529379                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          163                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            163                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 162756.926380                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 162756.926380                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          163                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          163                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     18379379                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     18379379                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 112756.926380                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 112756.926380                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        19392                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        19392                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2287500196                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2287500196                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        19392                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        19392                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117961.024959                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117961.024959                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        19392                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        19392                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1316790301                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1316790301                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67903.790274                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67903.790274                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 3265339847000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  19555                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                19555                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               175995                       # Number of tag accesses
system.iocache.tags.data_accesses              175995                       # Number of data accesses
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.switch_cpus2.numPwrStateTransitions         2254                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples         1127                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean 67635402.395741                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::stdev 241963120.782296                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10         1127    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value        89000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value    974539000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total         1127                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::ON 3403260295500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED  76225098500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::OFF 2260742187500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numPwrStateTransitions         2840                       # Number of power state transitions
system.switch_cpus3.pwrStateClkGateDist::samples         1420                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::mean 825399684.507042                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::stdev 321862332.832713                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::1000-5e+10         1420    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::max_value    974630000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::total         1420                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateResidencyTicks::ON 2307421626000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::CLK_GATED 1172067552000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::OFF 2260738403500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numPwrStateTransitions         2873                       # Number of power state transitions
system.switch_cpus0.pwrStateClkGateDist::samples         1437                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::mean 825131085.594990                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::stdev 319732271.164237                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::1000-5e+10         1437    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::max_value    973852500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::total         1437                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateResidencyTicks::ON 2293927629000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::CLK_GATED 1185713370000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::OFF 2260586582500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numPwrStateTransitions         4052                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples         2027                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean 866017754.809571                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::stdev 279454345.218109                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10         2027    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value    974628500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total         2027                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::ON 1724311982001                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED 1755417988999                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF 2260497610500                       # Cumulative time (in ticks) in various power states
system.cpu2.numPwrStateTransitions               9453                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples         4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    475670453.212653                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   479974245.928131                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10         4726    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        39065                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total           4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    12251692617                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 2248018561883                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::OFF  3479957327000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 5740227581500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     24110118                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst   2386841014                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total      2410951132                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     24110118                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst   2386841014                       # number of overall hits
system.cpu2.icache.overall_hits::total     2410951132                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst       394863                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst      2240510                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total       2635373                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst       394863                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst      2240510                       # number of overall misses
system.cpu2.icache.overall_misses::total      2635373                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst  48401252000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total  48401252000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst  48401252000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total  48401252000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     24504981                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst   2389081524                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total   2413586505                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     24504981                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst   2389081524                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total   2413586505                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.016114                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000938                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001092                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.016114                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000938                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001092                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 21602.783295                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 18365.996768                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 21602.783295                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 18365.996768                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.unused_prefetches          2374956                       # number of HardPF blocks evicted w/o reference
system.cpu2.icache.writebacks::.writebacks      5267340                       # number of writebacks
system.cpu2.icache.writebacks::total          5267340                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst         5096                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         5096                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst         5096                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         5096                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst      2235414                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total      2235414                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.icache.prefetcher      2637736                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst      2235414                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total      4873150                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst  46128645500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total  46128645500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.icache.prefetcher  44757691490                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst  46128645500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total  90886336990                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000936                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000926                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000936                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002019                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 20635.392594                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 20635.392594                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.icache.prefetcher 16968.222555                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 20635.392594                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 18650.428776                       # average overall mshr miss latency
system.cpu2.icache.replacements               5267340                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     24110118                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst   2386841014                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total     2410951132                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst       394863                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst      2240510                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total      2635373                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst  48401252000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total  48401252000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     24504981                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst   2389081524                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total   2413586505                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.016114                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000938                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001092                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 21602.783295                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 18365.996768                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst         5096                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         5096                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst      2235414                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total      2235414                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst  46128645500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total  46128645500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000936                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000926                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 20635.392594                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 20635.392594                       # average ReadReq mshr miss latency
system.cpu2.icache.HardPFReq_mshr_misses::.cpu2.icache.prefetcher      2637736                       # number of HardPFReq MSHR misses
system.cpu2.icache.HardPFReq_mshr_misses::total      2637736                       # number of HardPFReq MSHR misses
system.cpu2.icache.HardPFReq_mshr_miss_latency::.cpu2.icache.prefetcher  44757691490                       # number of HardPFReq MSHR miss cycles
system.cpu2.icache.HardPFReq_mshr_miss_latency::total  44757691490                       # number of HardPFReq MSHR miss cycles
system.cpu2.icache.HardPFReq_mshr_miss_rate::.cpu2.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu2.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu2.icache.HardPFReq_avg_mshr_miss_latency::.cpu2.icache.prefetcher 16968.222555                       # average HardPFReq mshr miss latency
system.cpu2.icache.HardPFReq_avg_mshr_miss_latency::total 16968.222555                       # average HardPFReq mshr miss latency
system.cpu2.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 5740227581500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 5740227581500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          499.663030                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs         2416192907                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs          5267501                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           458.698139                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst   189.528150                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.cpu2.icache.prefetcher   142.535391                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   167.599488                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.370172                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.cpu2.icache.prefetcher     0.278389                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.327343                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.975904                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1022          153                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_blocks::1024          359                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::0           16                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::1          118                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::2            8                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::3           11                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          207                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           39                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           47                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1022     0.298828                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.701172                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses       4832441023                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses      4832441023                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 5740227581500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      7281670                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data    641745529                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       649027199                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      7281670                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data    641745529                       # number of overall hits
system.cpu2.dcache.overall_hits::total      649027199                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data       290767                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data     11397715                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      11688482                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data       290767                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data     11397715                       # number of overall misses
system.cpu2.dcache.overall_misses::total     11688482                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 321566892000                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 321566892000                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 321566892000                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 321566892000                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      7572437                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data    653143244                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    660715681                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      7572437                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data    653143244                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    660715681                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.038398                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.017451                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.017691                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.038398                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.017451                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.017691                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 28213.277135                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 27511.433221                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 28213.277135                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 27511.433221                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks     10014270                       # number of writebacks
system.cpu2.dcache.writebacks::total         10014270                       # number of writebacks
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data     11397715                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total     11397715                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data     11397715                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total     11397715                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::.switch_cpus2.data        13392                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total        13392                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data 310169177000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 310169177000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data 310169177000                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 310169177000                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::.switch_cpus2.data    613553000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total    613553000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.017451                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.017251                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.017451                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.017251                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 27213.277135                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 27213.277135                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 27213.277135                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 27213.277135                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus2.data 45814.889486                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 45814.889486                       # average overall mshr uncacheable latency
system.cpu2.dcache.replacements              11560570                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4486658                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data    434354581                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      438841239                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       152836                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      7109939                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      7262775                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 156365472000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 156365472000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4639494                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data    441464520                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    446104014                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.032942                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.016105                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.016280                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 21992.519486                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 21529.714469                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      7109939                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      7109939                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::.switch_cpus2.data         3425                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total         3425                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data 149255533000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 149255533000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus2.data    613553000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total    613553000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.016105                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.015938                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 20992.519486                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 20992.519486                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus2.data 179139.562044                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 179139.562044                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2795012                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data    207390948                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     210185960                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       137931                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data      4287776                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      4425707                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data 165201420000                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 165201420000                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2932943                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data    211678724                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    214611667                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.047028                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.020256                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.020622                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 38528.463241                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 37327.690242                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data      4287776                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total      4287776                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::.switch_cpus2.data         9967                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total         9967                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data 160913644000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total 160913644000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.020256                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.019979                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 37528.463241                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 37528.463241                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        51320                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::.switch_cpus2.data       784795                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       836115                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data        15423                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::.switch_cpus2.data        19330                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        34753                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.switch_cpus2.data    425362500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    425362500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        66743                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::.switch_cpus2.data       804125                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       870868                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.231080                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::.switch_cpus2.data     0.024039                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.039906                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus2.data 22005.302638                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 12239.590827                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_misses::.switch_cpus2.data        19330                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total        19330                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus2.data    406032500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    406032500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus2.data     0.024039                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.022196                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus2.data 21005.302638                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 21005.302638                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        43373                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::.switch_cpus2.data       800728                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       844101                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data        22185                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::.switch_cpus2.data         2768                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        24953                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.switch_cpus2.data     16991500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     16991500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        65558                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::.switch_cpus2.data       803496                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       869054                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.338403                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::.switch_cpus2.data     0.003445                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.028713                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.switch_cpus2.data  6138.547688                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total   680.940168                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.switch_cpus2.data         2768                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         2768                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus2.data     14224500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     14224500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus2.data     0.003445                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.003185                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus2.data  5138.908960                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5138.908960                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.switch_cpus2.data         5500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total         5500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus2.data         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 5740227581500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          902.943589                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          662365145                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         11685053                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            56.684822                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data   284.084587                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   618.859002                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.277426                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.604354                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.881781                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          989                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          407                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          467                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           74                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.965820                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses       1336597248                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses      1336597248                       # Number of data accesses
system.cpu3.numPwrStateTransitions               6599                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples         3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    682923953.925432                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   434588400.571056                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10         3299    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value       125000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total           3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON     7304130500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 2252966124000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::OFF  3479957327000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 5740227581500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     14271741                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst   1680529102                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total      1694800843                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     14271741                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst   1680529102                       # number of overall hits
system.cpu3.icache.overall_hits::total     1694800843                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst       338995                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst       442435                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        781430                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst       338995                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst       442435                       # number of overall misses
system.cpu3.icache.overall_misses::total       781430                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst   8324303500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   8324303500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst   8324303500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   8324303500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     14610736                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst   1680971537                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total   1695582273                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     14610736                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst   1680971537                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total   1695582273                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.023202                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000263                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000461                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.023202                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000263                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000461                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 18814.749059                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 10652.654108                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 18814.749059                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 10652.654108                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.unused_prefetches           368882                       # number of HardPF blocks evicted w/o reference
system.cpu3.icache.writebacks::.writebacks      1259247                       # number of writebacks
system.cpu3.icache.writebacks::total          1259247                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst         1167                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1167                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst         1167                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1167                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst       441268                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total       441268                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.icache.prefetcher       479502                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst       441268                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total       920770                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst   7873012500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   7873012500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.icache.prefetcher   7742386752                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst   7873012500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total  15615399252                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000263                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000260                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000263                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000543                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 17841.793423                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 17841.793423                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.icache.prefetcher 16146.724627                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 17841.793423                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 16959.066056                       # average overall mshr miss latency
system.cpu3.icache.replacements               1259247                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     14271741                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst   1680529102                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total     1694800843                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst       338995                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst       442435                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       781430                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst   8324303500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   8324303500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     14610736                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst   1680971537                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total   1695582273                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.023202                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000263                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000461                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 18814.749059                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 10652.654108                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst         1167                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1167                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst       441268                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total       441268                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst   7873012500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   7873012500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000263                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000260                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 17841.793423                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 17841.793423                       # average ReadReq mshr miss latency
system.cpu3.icache.HardPFReq_mshr_misses::.cpu3.icache.prefetcher       479502                       # number of HardPFReq MSHR misses
system.cpu3.icache.HardPFReq_mshr_misses::total       479502                       # number of HardPFReq MSHR misses
system.cpu3.icache.HardPFReq_mshr_miss_latency::.cpu3.icache.prefetcher   7742386752                       # number of HardPFReq MSHR miss cycles
system.cpu3.icache.HardPFReq_mshr_miss_latency::total   7742386752                       # number of HardPFReq MSHR miss cycles
system.cpu3.icache.HardPFReq_mshr_miss_rate::.cpu3.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu3.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu3.icache.HardPFReq_avg_mshr_miss_latency::.cpu3.icache.prefetcher 16146.724627                       # average HardPFReq mshr miss latency
system.cpu3.icache.HardPFReq_avg_mshr_miss_latency::total 16146.724627                       # average HardPFReq mshr miss latency
system.cpu3.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 5740227581500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 5740227581500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          507.586713                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs         1694054240                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs          1259252                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1345.286122                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst   197.237663                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.cpu3.icache.prefetcher   108.638126                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   201.710923                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.385230                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.cpu3.icache.prefetcher     0.212184                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.393967                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.991380                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1022           78                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_blocks::1024          434                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::4           78                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          338                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1022     0.152344                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.847656                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses       3392424310                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses      3392424310                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 5740227581500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4632189                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data    438109903                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       442742092                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4632189                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data    438109903                       # number of overall hits
system.cpu3.dcache.overall_hits::total      442742092                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data       202011                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data      9330217                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       9532228                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data       202011                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data      9330217                       # number of overall misses
system.cpu3.dcache.overall_misses::total      9532228                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data 179296299500                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 179296299500                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data 179296299500                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 179296299500                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      4834200                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data    447440120                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    452274320                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      4834200                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data    447440120                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    452274320                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.041788                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.020852                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.021076                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.041788                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.020852                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.021076                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 19216.734134                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 18809.484991                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 19216.734134                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 18809.484991                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      8356378                       # number of writebacks
system.cpu3.dcache.writebacks::total          8356378                       # number of writebacks
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      9330217                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      9330217                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data      9330217                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      9330217                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::.switch_cpus3.data         4018                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total         4018                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data 169966082500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 169966082500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data 169966082500                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 169966082500                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::.switch_cpus3.data      1356500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total      1356500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.020852                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.020630                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.020852                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.020630                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 18216.734134                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 18216.734134                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 18216.734134                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 18216.734134                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus3.data   337.605774                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total   337.605774                       # average overall mshr uncacheable latency
system.cpu3.dcache.replacements               9448849                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      2791079                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data    332142417                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      334933496                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       109612                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      2330393                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2440005                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data  64886827500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  64886827500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      2900691                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data    334472810                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    337373501                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.037788                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.006967                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.007232                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 27843.727431                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 26592.907597                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data      2330393                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      2330393                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::.switch_cpus3.data            8                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total            8                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data  62556434500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  62556434500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus3.data      1356500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total      1356500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.006967                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.006907                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 26843.727431                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 26843.727431                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus3.data 169562.500000                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total 169562.500000                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1841110                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data    105967486                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total     107808596                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data        92399                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data      6999824                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      7092223                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data 114409472000                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 114409472000                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      1933509                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data    112967310                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total    114900819                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.047788                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.061963                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.061725                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 16344.621236                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 16131.680011                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data      6999824                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total      6999824                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::.switch_cpus3.data         4010                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total         4010                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data 107409648000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total 107409648000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.061963                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.060921                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 15344.621236                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 15344.621236                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        55757                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::.switch_cpus3.data        31623                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        87380                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data        13881                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::.switch_cpus3.data         5549                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        19430                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.switch_cpus3.data    111019500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    111019500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        69638                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::.switch_cpus3.data        37172                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       106810                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.199331                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::.switch_cpus3.data     0.149279                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.181912                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus3.data 20007.118400                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total  5713.818837                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_misses::.switch_cpus3.data         5549                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         5549                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus3.data    105470500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total    105470500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus3.data     0.149279                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.051952                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus3.data 19007.118400                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19007.118400                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        48506                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::.switch_cpus3.data        34574                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        83080                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data        18262                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::.switch_cpus3.data         2508                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        20770                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.switch_cpus3.data     17326000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     17326000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        66768                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::.switch_cpus3.data        37082                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       103850                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.273514                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::.switch_cpus3.data     0.067634                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.200000                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.switch_cpus3.data  6908.293461                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total   834.183919                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.switch_cpus3.data         2508                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         2508                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus3.data     14827000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     14827000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus3.data     0.067634                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.024150                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus3.data  5911.881978                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5911.881978                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.switch_cpus3.data        49500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        49500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus3.data        40500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        40500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 5740227581500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          985.886290                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          452377587                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          9512782                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            47.554710                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data   393.100406                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   592.785883                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.383887                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.578892                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.962780                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          936                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           37                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          850                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.914062                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        914483678                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       914483678                       # Number of data accesses
system.cpu0.numPwrStateTransitions              13678                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples         6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    325241406.332261                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   457203302.577209                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10         6838    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2000000000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total           6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    36269518000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 2224000736500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF  3479957327000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 5740227581500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     72043147                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst   1666453691                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      1738496838                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     72043147                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst   1666453691                       # number of overall hits
system.cpu0.icache.overall_hits::total     1738496838                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       501435                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst       487476                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        988911                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       501435                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst       487476                       # number of overall misses
system.cpu0.icache.overall_misses::total       988911                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst   8565831500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   8565831500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst   8565831500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   8565831500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     72544582                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst   1666941167                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   1739485749                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     72544582                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst   1666941167                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   1739485749                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.006912                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000292                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000569                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.006912                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000292                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000569                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 17571.801484                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total  8661.883122                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 17571.801484                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total  8661.883122                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.unused_prefetches           429807                       # number of HardPF blocks evicted w/o reference
system.cpu0.icache.writebacks::.writebacks      1496816                       # number of writebacks
system.cpu0.icache.writebacks::total          1496816                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst         1115                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1115                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst         1115                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1115                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst       486361                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       486361                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.icache.prefetcher       509567                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst       486361                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       995928                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst   8068705500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   8068705500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.icache.prefetcher   8714876221                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst   8068705500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  16783581721                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000292                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000280                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000292                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000573                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 16589.951703                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 16589.951703                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.icache.prefetcher 17102.512959                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 16589.951703                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 16852.203895                       # average overall mshr miss latency
system.cpu0.icache.replacements               1496816                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     72043147                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst   1666453691                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     1738496838                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       501435                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst       487476                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       988911                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst   8565831500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   8565831500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     72544582                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst   1666941167                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   1739485749                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.006912                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000292                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000569                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 17571.801484                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total  8661.883122                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst         1115                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1115                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst       486361                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       486361                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst   8068705500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   8068705500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000292                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000280                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 16589.951703                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 16589.951703                       # average ReadReq mshr miss latency
system.cpu0.icache.HardPFReq_mshr_misses::.cpu0.icache.prefetcher       509567                       # number of HardPFReq MSHR misses
system.cpu0.icache.HardPFReq_mshr_misses::total       509567                       # number of HardPFReq MSHR misses
system.cpu0.icache.HardPFReq_mshr_miss_latency::.cpu0.icache.prefetcher   8714876221                       # number of HardPFReq MSHR miss cycles
system.cpu0.icache.HardPFReq_mshr_miss_latency::total   8714876221                       # number of HardPFReq MSHR miss cycles
system.cpu0.icache.HardPFReq_mshr_miss_rate::.cpu0.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.icache.HardPFReq_avg_mshr_miss_latency::.cpu0.icache.prefetcher 17102.512959                       # average HardPFReq mshr miss latency
system.cpu0.icache.HardPFReq_avg_mshr_miss_latency::total 17102.512959                       # average HardPFReq mshr miss latency
system.cpu0.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 5740227581500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 5740227581500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          511.792093                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         1739966788                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1496851                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          1162.418162                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   201.401493                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.cpu0.icache.prefetcher   124.057558                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   186.333042                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.393362                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.cpu0.icache.prefetcher     0.242300                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.363932                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999594                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1022          106                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_blocks::1024          406                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::1           41                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::3           33                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::4            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          153                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          171                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           20                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1022     0.207031                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.792969                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses       3480468861                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses      3480468861                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 5740227581500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     14725648                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data    435434228                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       450159876                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     14725648                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data    435434228                       # number of overall hits
system.cpu0.dcache.overall_hits::total      450159876                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2583341                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      9225056                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      11808397                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2583341                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      9225056                       # number of overall misses
system.cpu0.dcache.overall_misses::total     11808397                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 181749824500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 181749824500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 181749824500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 181749824500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     17308989                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data    444659284                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    461968273                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     17308989                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data    444659284                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    461968273                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.149249                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.020746                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.025561                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.149249                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.020746                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.025561                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 19701.758396                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 15391.574699                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 19701.758396                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 15391.574699                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      9651296                       # number of writebacks
system.cpu0.dcache.writebacks::total          9651296                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      9225056                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      9225056                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      9225056                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      9225056                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::.switch_cpus0.data         7137                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total         7137                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data 172524768500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 172524768500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data 172524768500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 172524768500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::.switch_cpus0.data    525618500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    525618500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.020746                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.019969                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.020746                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.019969                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 18701.758396                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18701.758396                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 18701.758396                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18701.758396                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus0.data 73646.980524                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 73646.980524                       # average overall mshr uncacheable latency
system.cpu0.dcache.replacements              11753189                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      9770153                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data    333752461                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      343522614                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2294904                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      3323066                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      5617970                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  71658457500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  71658457500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     12065057                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data    337075527                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    349140584                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.190211                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.009859                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.016091                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 21563.958555                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 12755.222527                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      3323066                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      3323066                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::.switch_cpus0.data         2191                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total         2191                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data  68335391500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  68335391500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus0.data    525618500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    525618500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.009859                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.009518                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 20563.958555                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 20563.958555                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus0.data 239898.904610                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 239898.904610                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      4955495                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data    101681767                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     106637262                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       288437                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data      5901990                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      6190427                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data 110091367000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 110091367000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5243932                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data    107583757                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    112827689                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.055004                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.054859                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.054866                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 18653.262205                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 17784.131369                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data      5901990                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      5901990                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_uncacheable::.switch_cpus0.data         4946                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total         4946                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data 104189377000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 104189377000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.054859                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.052310                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 17653.262205                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 17653.262205                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       206430                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus0.data        46473                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       252903                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        12505                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus0.data        10620                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        23125                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus0.data    175080500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    175080500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       218935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus0.data        57093                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       276028                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.057117                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus0.data     0.186012                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.083778                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus0.data 16485.922787                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  7571.048649                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus0.data        10620                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        10620                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus0.data    164460500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    164460500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus0.data     0.186012                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.038474                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus0.data 15485.922787                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15485.922787                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       207731                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus0.data        50944                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       258675                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        10991                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::.switch_cpus0.data         5497                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        16488                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.switch_cpus0.data     43788500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     43788500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       218722                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus0.data        56441                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       275163                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.050251                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::.switch_cpus0.data     0.097394                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.059921                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.switch_cpus0.data  7965.890486                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  2655.779961                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.switch_cpus0.data         5497                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         5497                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus0.data     38297500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     38297500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus0.data     0.097394                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.019977                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus0.data  6966.981990                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6966.981990                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.switch_cpus0.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus0.data        27500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        27500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 5740227581500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          983.907693                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          462437174                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         11799755                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            39.190405                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data   397.501157                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   586.406536                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.388185                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.572663                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.960847                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          983                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          356                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           61                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          477                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.959961                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        936839666                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       936839666                       # Number of data accesses
system.cpu1.numPwrStateTransitions               5023                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    899141591.596973                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   248917330.033139                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         2511    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       314500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON     2525718000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 2257744536500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF  3479957327000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 5740227581500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5015285                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst   1247939422                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      1252954707                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5015285                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst   1247939422                       # number of overall hits
system.cpu1.icache.overall_hits::total     1252954707                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        37731                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst       348859                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        386590                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        37731                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst       348859                       # number of overall misses
system.cpu1.icache.overall_misses::total       386590                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst   6668657000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   6668657000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst   6668657000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   6668657000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5053016                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst   1248288281                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   1253341297                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5053016                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst   1248288281                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   1253341297                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.007467                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000279                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000308                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.007467                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000279                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000308                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 19115.622644                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 17249.946972                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 19115.622644                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 17249.946972                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.unused_prefetches           299133                       # number of HardPF blocks evicted w/o reference
system.cpu1.icache.writebacks::.writebacks       759393                       # number of writebacks
system.cpu1.icache.writebacks::total           759393                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst          898                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          898                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst          898                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          898                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst       347961                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       347961                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.icache.prefetcher       374238                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst       347961                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       722199                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst   6311232500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   6311232500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.icache.prefetcher   6330697519                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst   6311232500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  12641930019                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000279                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000278                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000279                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000576                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 18137.758255                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 18137.758255                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.icache.prefetcher 16916.233838                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 18137.758255                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 17504.773641                       # average overall mshr miss latency
system.cpu1.icache.replacements                759393                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5015285                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst   1247939422                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     1252954707                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        37731                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst       348859                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       386590                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst   6668657000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   6668657000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5053016                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst   1248288281                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   1253341297                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.007467                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000279                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000308                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 19115.622644                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 17249.946972                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst          898                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          898                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst       347961                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       347961                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst   6311232500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   6311232500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000279                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000278                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 18137.758255                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 18137.758255                       # average ReadReq mshr miss latency
system.cpu1.icache.HardPFReq_mshr_misses::.cpu1.icache.prefetcher       374238                       # number of HardPFReq MSHR misses
system.cpu1.icache.HardPFReq_mshr_misses::total       374238                       # number of HardPFReq MSHR misses
system.cpu1.icache.HardPFReq_mshr_miss_latency::.cpu1.icache.prefetcher   6330697519                       # number of HardPFReq MSHR miss cycles
system.cpu1.icache.HardPFReq_mshr_miss_latency::total   6330697519                       # number of HardPFReq MSHR miss cycles
system.cpu1.icache.HardPFReq_mshr_miss_rate::.cpu1.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.icache.HardPFReq_avg_mshr_miss_latency::.cpu1.icache.prefetcher 16916.233838                       # average HardPFReq mshr miss latency
system.cpu1.icache.HardPFReq_avg_mshr_miss_latency::total 16916.233838                       # average HardPFReq mshr miss latency
system.cpu1.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 5740227581500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 5740227581500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          506.954267                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         1253351954                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           759418                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1650.411175                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   196.599814                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.cpu1.icache.prefetcher   120.488549                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   189.865903                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.383984                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.cpu1.icache.prefetcher     0.235329                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.370832                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.990145                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1022           80                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_blocks::1024          432                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::1           67                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::2            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::3            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          296                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           87                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           18                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1022     0.156250                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses       2507442524                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses      2507442524                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 5740227581500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1646226                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data    328256863                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       329903089                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1646226                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data    328256863                       # number of overall hits
system.cpu1.dcache.overall_hits::total      329903089                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data        34720                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      7122358                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       7157078                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data        34720                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      7122358                       # number of overall misses
system.cpu1.dcache.overall_misses::total      7157078                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 140288391000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 140288391000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 140288391000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 140288391000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1680946                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data    335379221                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    337060167                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1680946                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data    335379221                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    337060167                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.020655                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.021237                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.021234                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.020655                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.021237                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.021234                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 19696.902487                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 19601.350020                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 19696.902487                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 19601.350020                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      6242802                       # number of writebacks
system.cpu1.dcache.writebacks::total          6242802                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      7122358                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      7122358                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      7122358                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      7122358                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::.switch_cpus1.data         3976                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total         3976                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data 133166033000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 133166033000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data 133166033000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 133166033000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::.switch_cpus1.data      1355000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total      1355000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.021237                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.021131                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.021237                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.021131                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 18696.902487                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 18696.902487                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 18696.902487                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 18696.902487                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus1.data   340.794769                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total   340.794769                       # average overall mshr uncacheable latency
system.cpu1.dcache.replacements               7120211                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1053400                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data    248051101                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      249104501                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data        22764                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      2568302                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2591066                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data  61773012000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  61773012000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1076164                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data    250619403                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    251695567                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.021153                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.010248                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010294                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 24052.082660                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 23840.771327                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      2568302                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2568302                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_uncacheable::.switch_cpus1.data            8                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_uncacheable::total            8                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  59204710000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  59204710000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus1.data      1355000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total      1355000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.010248                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.010204                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 23052.082660                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 23052.082660                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus1.data       169375                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total       169375                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       592826                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     80205762                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      80798588                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        11956                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data      4554056                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      4566012                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data  78515379000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  78515379000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       604782                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     84759818                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     85364600                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.019769                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.053729                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.053488                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 17240.758348                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 17195.613809                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data      4554056                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      4554056                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::.switch_cpus1.data         3968                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total         3968                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data  73961323000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  73961323000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.053729                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.053348                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 16240.758348                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 16240.758348                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        11844                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus1.data        35348                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        47192                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          974                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus1.data         4895                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         5869                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus1.data    111816000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    111816000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        12818                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus1.data        40243                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        53061                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.075987                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus1.data     0.121636                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.110609                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus1.data 22842.900919                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 19051.967967                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus1.data         4895                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         4895                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus1.data    106921000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    106921000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus1.data     0.121636                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.092252                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus1.data 21842.900919                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 21842.900919                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        11268                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus1.data        38042                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        49310                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1470                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::.switch_cpus1.data         2104                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         3574                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.switch_cpus1.data     14967500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     14967500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        12738                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus1.data        40146                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        52884                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.115403                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::.switch_cpus1.data     0.052409                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.067582                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.switch_cpus1.data  7113.830798                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4187.884723                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.switch_cpus1.data         2104                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         2104                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus1.data     12870500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     12870500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus1.data     0.052409                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.039785                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus1.data  6117.157795                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6117.157795                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.switch_cpus1.data        39500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        39500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus1.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 5740227581500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          925.052325                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          337077133                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          7154515                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            47.113904                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   358.584978                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   566.467347                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.350181                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.553191                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.903371                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          984                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          392                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           35                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          501                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           46                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.960938                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        681487723                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       681487723                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3265339847000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq               2837                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          21288468                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             17580                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            17580                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     34874528                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      6469125                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5909061                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           27557                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         12072                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          39629                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           21                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           21                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         21288046                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        21288046                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       6469126                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     14816605                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1548                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            4                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      2907954                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     27642890                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      2095935                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     21282728                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side     11687913                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     31402924                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side      2715574                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     27916585                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             127652503                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    124072704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1119054996                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     89426560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    851244481                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side    498684288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side   1267563635                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side    115864448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side   1122337826                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             5188248938                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4869356                       # Total snoops (count)
system.tol2bus.snoopTraffic                 182592192                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         47381942                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.095191                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.426669                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               44626341     94.18%     94.18% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1517471      3.20%     97.39% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 722480      1.52%     98.91% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 514676      1.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                    974      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           47381942                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        82249574740                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       15721572023                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        5848300682                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy       13980459664                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy        1360459982                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       13841211796                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1456834664                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       10664946980                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy        1050212395                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3999                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 3265339847000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 3265339847000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 3265339847000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 3265339847000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 3265339847000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 3265339847000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 3265339847000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 3265339847000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 3265339847000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 3265339847000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 3265339847000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 3265339847000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 3265339847000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 3265339847000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 3265339847000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 3265339847000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 3265339847000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 3265339847000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 3265339847000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 3265339847000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 3265339847000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 3265339847000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 3265339847000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 3265339847000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 3265339847000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 3265339847000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 3265339847000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED 3265339847000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.icache.prefetcher       463755                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.icache.prefetcher       342022                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.icache.prefetcher      2004166                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.icache.prefetcher       450260                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.inst       451765                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.data      8342319                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.inst       310946                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.data      6442587                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.inst      1477425                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.data      8657854                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.inst       400971                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.data      8499851                       # number of demand (read+write) hits
system.l2.demand_hits::total                 37843921                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.icache.prefetcher       463755                       # number of overall hits
system.l2.overall_hits::.cpu1.icache.prefetcher       342022                       # number of overall hits
system.l2.overall_hits::.cpu2.icache.prefetcher      2004166                       # number of overall hits
system.l2.overall_hits::.cpu3.icache.prefetcher       450260                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.inst       451765                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.data      8342319                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.inst       310946                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.data      6442587                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.inst      1477425                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.data      8657854                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.inst       400971                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.data      8499851                       # number of overall hits
system.l2.overall_hits::total                37843921                       # number of overall hits
system.l2.demand_misses::.cpu0.icache.prefetcher        28512                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.icache.prefetcher        20543                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.icache.prefetcher       165235                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.icache.prefetcher        23252                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.inst        25286                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.data       845207                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.inst        25134                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.data       641047                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.inst       249145                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.data      1790815                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.inst        30709                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.data       789366                       # number of demand (read+write) misses
system.l2.demand_misses::total                4634251                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.icache.prefetcher        28512                       # number of overall misses
system.l2.overall_misses::.cpu1.icache.prefetcher        20543                       # number of overall misses
system.l2.overall_misses::.cpu2.icache.prefetcher       165235                       # number of overall misses
system.l2.overall_misses::.cpu3.icache.prefetcher        23252                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.inst        25286                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.data       845207                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.inst        25134                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.data       641047                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.inst       249145                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.data      1790815                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.inst        30709                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.data       789366                       # number of overall misses
system.l2.overall_misses::total               4634251                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.icache.prefetcher   2521100042                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.icache.prefetcher   1810935244                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.icache.prefetcher  14343694141                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.icache.prefetcher   2029491558                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.inst   2121667500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.data  70553695500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.inst   2114712500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.data  53787565500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.inst  20694141500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.data 146930119000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.inst   2571089000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.data  66016510500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     385494721985                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.icache.prefetcher   2521100042                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.icache.prefetcher   1810935244                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.icache.prefetcher  14343694141                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.icache.prefetcher   2029491558                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.inst   2121667500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.data  70553695500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.inst   2114712500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.data  53787565500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.inst  20694141500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.data 146930119000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.inst   2571089000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.data  66016510500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    385494721985                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.icache.prefetcher       492267                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.icache.prefetcher       362565                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.icache.prefetcher      2169401                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.icache.prefetcher       473512                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.inst       477051                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.data      9187526                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.inst       336080                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.data      7083634                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.inst      1726570                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.data     10448669                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.inst       431680                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.data      9289217                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             42478172                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.icache.prefetcher       492267                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.icache.prefetcher       362565                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.icache.prefetcher      2169401                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.icache.prefetcher       473512                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.inst       477051                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.data      9187526                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.inst       336080                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.data      7083634                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.inst      1726570                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.data     10448669                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.inst       431680                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.data      9289217                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            42478172                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.icache.prefetcher     0.057920                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.icache.prefetcher     0.056660                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.icache.prefetcher     0.076166                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.icache.prefetcher     0.049105                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.inst     0.053005                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.data     0.091995                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.inst     0.074786                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.data     0.090497                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.inst     0.144301                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.data     0.171392                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.inst     0.071138                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.data     0.084977                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.109097                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.icache.prefetcher     0.057920                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.icache.prefetcher     0.056660                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.icache.prefetcher     0.076166                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.icache.prefetcher     0.049105                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.inst     0.053005                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.data     0.091995                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.inst     0.074786                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.data     0.090497                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.inst     0.144301                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.data     0.171392                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.inst     0.071138                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.data     0.084977                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.109097                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.icache.prefetcher 88422.420104                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.icache.prefetcher 88153.397459                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.icache.prefetcher 86807.844228                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.icache.prefetcher 87282.451316                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.inst 83906.806138                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.data 83475.048716                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.inst 84137.522877                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.data 83905.806439                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.inst 83060.633366                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.data 82046.508992                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.inst 83724.282784                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.data 83632.320749                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83183.824524                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.icache.prefetcher 88422.420104                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.icache.prefetcher 88153.397459                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.icache.prefetcher 86807.844228                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.icache.prefetcher 87282.451316                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.inst 83906.806138                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.data 83475.048716                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.inst 84137.522877                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.data 83905.806439                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.inst 83060.633366                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.data 82046.508992                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.inst 83724.282784                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.data 83632.320749                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83183.824524                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2757477                       # number of writebacks
system.l2.writebacks::total                   2757477                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.icache.prefetcher          315                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.icache.prefetcher          306                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.icache.prefetcher          335                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.icache.prefetcher          514                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus0.inst          219                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus0.data           65                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus1.inst          206                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus1.data           50                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus2.inst          193                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus2.data           43                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus3.inst          209                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus3.data           66                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                2521                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.icache.prefetcher          315                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.icache.prefetcher          306                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.icache.prefetcher          335                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.icache.prefetcher          514                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus0.inst          219                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus0.data           65                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus1.inst          206                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus1.data           50                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus2.inst          193                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus2.data           43                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus3.inst          209                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus3.data           66                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               2521                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.icache.prefetcher        28197                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.icache.prefetcher        20237                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.icache.prefetcher       164900                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.icache.prefetcher        22738                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.inst        25067                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.data       845142                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.inst        24928                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.data       640997                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.inst       248952                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.data      1790772                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.inst        30500                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.data       789300                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4631730                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.icache.prefetcher        28197                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.icache.prefetcher        20237                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.icache.prefetcher       164900                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.icache.prefetcher        22738                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.inst        25067                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.data       845142                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.inst        24928                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.data       640997                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.inst       248952                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.data      1790772                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.inst        30500                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.data       789300                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4631730                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus0.data         6598                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus1.data         3747                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus2.data         6299                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus3.data         3773                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total        20417                       # number of overall MSHR uncacheable misses
system.l2.demand_mshr_miss_latency::.cpu0.icache.prefetcher   2217088141                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.icache.prefetcher   1587195842                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.icache.prefetcher  12670533748                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.icache.prefetcher   1766280735                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.inst   1857108500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.data  62098144500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.inst   1850344500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.data  47374477000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.inst  18191522000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.data 129019808001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.inst   2251593000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.data  58119758501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 339003854468                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.icache.prefetcher   2217088141                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.icache.prefetcher   1587195842                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.icache.prefetcher  12670533748                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.icache.prefetcher   1766280735                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.inst   1857108500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.data  62098144500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.inst   1850344500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.data  47374477000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.inst  18191522000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.data 129019808001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.inst   2251593000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.data  58119758501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 339003854468                       # number of overall MSHR miss cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus0.data    446059000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus1.data      1255000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus2.data    146032500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus3.data       626000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    593972500                       # number of overall MSHR uncacheable cycles
system.l2.demand_mshr_miss_rate::.cpu0.icache.prefetcher     0.057280                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.icache.prefetcher     0.055816                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.icache.prefetcher     0.076012                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.icache.prefetcher     0.048020                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.inst     0.052546                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.data     0.091988                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.inst     0.074173                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.data     0.090490                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.inst     0.144189                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.data     0.171388                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.inst     0.070654                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.data     0.084969                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.109038                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.icache.prefetcher     0.057280                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.icache.prefetcher     0.055816                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.icache.prefetcher     0.076012                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.icache.prefetcher     0.048020                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.inst     0.052546                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.data     0.091988                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.inst     0.074173                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.data     0.090490                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.inst     0.144189                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.data     0.171388                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.inst     0.070654                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.data     0.084969                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.109038                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.icache.prefetcher 78628.511579                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.icache.prefetcher 78430.391955                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.icache.prefetcher 76837.681916                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.icache.prefetcher 77679.687527                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.inst 74085.790083                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.data 73476.580859                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.inst 74227.555359                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.data 73907.486306                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.inst 73072.407532                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.data 72047.032230                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.inst 73822.721311                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.data 73634.560371                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73191.626988                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.icache.prefetcher 78628.511579                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.icache.prefetcher 78430.391955                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.icache.prefetcher 76837.681916                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.icache.prefetcher 77679.687527                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.inst 74085.790083                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.data 73476.580859                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.inst 74227.555359                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.data 73907.486306                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.inst 73072.407532                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.data 72047.032230                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.inst 73822.721311                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.data 73634.560371                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73191.626988                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus0.data 67605.183389                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus1.data   334.934614                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus2.data 23183.441816                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus3.data   165.915717                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 29092.055640                       # average overall mshr uncacheable latency
system.l2.replacements                        4746550                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.switch_cpus0.data         1961                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.switch_cpus1.data            8                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.switch_cpus2.data          864                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.switch_cpus3.data            4                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         2837                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus0.data    446059000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus1.data      1255000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus2.data    146032500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus3.data       626000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    593972500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus0.data 227465.068842                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus1.data       156875                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus2.data 169019.097222                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus3.data       156500                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 209366.408178                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.switch_cpus0.data         4637                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus1.data         3739                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus2.data         5435                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus3.data         3769                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total        17580                       # number of WriteReq MSHR uncacheable
system.l2.WritebackDirty_hits::.writebacks     32117051                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         32117051                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     32117051                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     32117051                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      4752592                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          4752592                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      4752592                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      4752592                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        20457                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         20457                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus0.data         4573                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus1.data         1259                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus2.data         2293                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus3.data         1812                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 9937                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus0.data          288                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus1.data          435                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus2.data          429                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus3.data          304                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1456                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus0.data      1532000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.switch_cpus1.data      1677500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.switch_cpus2.data     11466500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.switch_cpus3.data      2049500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     16725500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus0.data         4861                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus1.data         1694                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus2.data         2722                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus3.data         2116                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            11393                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus0.data     0.059247                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus1.data     0.256789                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus2.data     0.157605                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus3.data     0.143667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.127798                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus0.data  5319.444444                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus1.data  3856.321839                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus2.data 26728.438228                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus3.data  6741.776316                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 11487.293956                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus0.data          288                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus1.data          435                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus2.data          429                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus3.data          304                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1456                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus0.data      5659500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus1.data      8572500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus2.data      8370500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus3.data      5968000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     28570500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.059247                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.256789                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.157605                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.143667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.127798                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data 19651.041667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data 19706.896552                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data 19511.655012                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data 19631.578947                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19622.596154                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.switch_cpus0.data         1234                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus1.data          202                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus2.data          412                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus3.data          372                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               2220                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.switch_cpus0.data          185                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus1.data          103                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus2.data           36                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus3.data           65                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              389                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.switch_cpus0.data       148500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.switch_cpus1.data       148500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.switch_cpus2.data       391000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.switch_cpus3.data       265500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       953500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.switch_cpus0.data         1419                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus1.data          305                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus2.data          448                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus3.data          437                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           2609                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.switch_cpus0.data     0.130374                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus1.data     0.337705                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus2.data     0.080357                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus3.data     0.148741                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.149099                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus0.data   802.702703                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus1.data  1441.747573                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus2.data 10861.111111                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus3.data  4084.615385                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2451.156812                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus0.data          185                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus1.data          103                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus2.data           36                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus3.data           65                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          389                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus0.data      3689000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus1.data      2048500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus2.data       714500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus3.data      1285500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      7737500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.130374                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.337705                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.080357                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.148741                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.149099                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data 19940.540541                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data 19888.349515                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data 19847.222222                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data 19776.923077                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19890.745501                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus0.data      5421091                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus1.data      4280677                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus2.data      2660581                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus3.data      6663242                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total              19025591                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus0.data       461394                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus1.data       256844                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus2.data      1210443                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus3.data       318669                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2247350                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus0.data  38111016000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus1.data  21416186500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus2.data  97946444000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus3.data  26517560500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  183991207000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus0.data      5882485                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus1.data      4537521                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus2.data      3871024                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus3.data      6981911                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          21272941                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus0.data     0.078435                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus1.data     0.056604                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus2.data     0.312693                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus3.data     0.045642                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.105644                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus0.data 82599.721713                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus1.data 83382.078226                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus2.data 80917.849085                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus3.data 83213.492684                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81870.294792                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus0.data       461394                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus1.data       256844                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus2.data      1210443                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus3.data       318669                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2247350                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus0.data  33497076000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus1.data  18847746500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus2.data  85842014000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus3.data  23330870500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 161517707000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.078435                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.056604                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.312693                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.045642                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.105644                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 72599.721713                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 73382.078226                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 70917.849085                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 73213.492684                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71870.294792                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.icache.prefetcher       463755                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.icache.prefetcher       342022                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.icache.prefetcher      2004166                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.icache.prefetcher       450260                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus0.inst       451765                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus1.inst       310946                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus2.inst      1477425                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus3.inst       400971                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            5901310                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.icache.prefetcher        28512                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.icache.prefetcher        20543                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.icache.prefetcher       165235                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.icache.prefetcher        23252                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus0.inst        25286                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus1.inst        25134                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus2.inst       249145                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus3.inst        30709                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           567816                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.icache.prefetcher   2521100042                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.icache.prefetcher   1810935244                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.icache.prefetcher  14343694141                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.icache.prefetcher   2029491558                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus0.inst   2121667500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus1.inst   2114712500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus2.inst  20694141500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus3.inst   2571089000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  48206831485                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.icache.prefetcher       492267                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.icache.prefetcher       362565                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.icache.prefetcher      2169401                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.icache.prefetcher       473512                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus0.inst       477051                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus1.inst       336080                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus2.inst      1726570                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus3.inst       431680                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        6469126                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.icache.prefetcher     0.057920                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.icache.prefetcher     0.056660                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.icache.prefetcher     0.076166                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.icache.prefetcher     0.049105                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus0.inst     0.053005                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus1.inst     0.074786                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus2.inst     0.144301                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus3.inst     0.071138                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.087773                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.icache.prefetcher 88422.420104                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.icache.prefetcher 88153.397459                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.icache.prefetcher 86807.844228                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.icache.prefetcher 87282.451316                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst 83906.806138                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus1.inst 84137.522877                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus2.inst 83060.633366                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus3.inst 83724.282784                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84898.684583                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.icache.prefetcher          315                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.icache.prefetcher          306                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.icache.prefetcher          335                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.icache.prefetcher          514                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus0.inst          219                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus1.inst          206                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus2.inst          193                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus3.inst          209                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          2297                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.icache.prefetcher        28197                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.icache.prefetcher        20237                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.icache.prefetcher       164900                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.icache.prefetcher        22738                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus0.inst        25067                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus1.inst        24928                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus2.inst       248952                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus3.inst        30500                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       565519                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.icache.prefetcher   2217088141                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.icache.prefetcher   1587195842                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.icache.prefetcher  12670533748                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.icache.prefetcher   1766280735                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst   1857108500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus1.inst   1850344500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus2.inst  18191522000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus3.inst   2251593000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  42391666466                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.icache.prefetcher     0.057280                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.icache.prefetcher     0.055816                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.icache.prefetcher     0.076012                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.icache.prefetcher     0.048020                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst     0.052546                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus1.inst     0.074173                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus2.inst     0.144189                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus3.inst     0.070654                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.087418                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.icache.prefetcher 78628.511579                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.icache.prefetcher 78430.391955                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.icache.prefetcher 76837.681916                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.icache.prefetcher 77679.687527                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst 74085.790083                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus1.inst 74227.555359                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus2.inst 73072.407532                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus3.inst 73822.721311                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74960.640520                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus0.data      2921228                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.data      2161910                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus2.data      5997273                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus3.data      1836609                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          12917020                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus0.data       383813                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.data       384203                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus2.data       580372                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus3.data       470697                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1819085                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.data  32442679500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.data  32371379000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus2.data  48983675000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus3.data  39498950000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 153296683500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus0.data      3305041                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.data      2546113                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus2.data      6577645                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus3.data      2307306                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      14736105                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.data     0.116130                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.data     0.150898                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus2.data     0.088234                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus3.data     0.204003                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.123444                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 84527.307569                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 84255.924602                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 84400.479348                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 83915.873694                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84271.314150                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus0.data           65                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus1.data           50                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus2.data           43                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus3.data           66                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          224                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.data       383748                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.data       384153                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus2.data       580329                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus3.data       470631                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1818861                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  28601068500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  28526730500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  43177794001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  34788888001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 135094481002                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.116110                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.150878                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.088227                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.203974                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.123429                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 74530.860096                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 74258.773197                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 74402.268370                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 73919.669552                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74274.219416                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3265339847000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32767.553053                       # Cycle average of tags in use
system.l2.tags.total_refs                    82573497                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4748035                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     17.391089                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     939.945492                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        6.828503                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       13.229990                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.icache.prefetcher   322.882892                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       13.307038                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        3.320404                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.icache.prefetcher   196.420963                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.765163                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.184909                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.icache.prefetcher  1138.541310                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        1.362424                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data               1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.icache.prefetcher   233.643418                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.inst   234.616569                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.data  5389.953903                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.inst   199.542207                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.data  3979.713324                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.inst  1681.210168                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.data 13132.760126                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.inst   278.697595                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.data  4998.626655                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.028685                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000208                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.000404                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.icache.prefetcher     0.009854                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000406                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.000101                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.icache.prefetcher     0.005994                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.000036                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.icache.prefetcher     0.034746                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000042                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.icache.prefetcher     0.007130                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.inst     0.007160                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.data     0.164488                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.inst     0.006090                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.data     0.121451                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.inst     0.051306                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.data     0.400780                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.inst     0.008505                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.data     0.152546                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999986                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          2070                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         30698                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          186                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           78                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          485                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4         1321                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          163                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1098                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          159                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5230                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        24048                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.063171                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.936829                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 666250707                       # Number of tag accesses
system.l2.tags.data_accesses                666250707                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 3265339847000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.icache.prefetcher      1804608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.icache.prefetcher      1295168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.icache.prefetcher     10552576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.icache.prefetcher      1455232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.inst      1604288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.data     54087168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.inst      1595392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.data     41020864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.inst     15932224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.data    114595968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.inst      1952000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.data     50514048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide         4032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          296413568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus0.inst      1604288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus1.inst      1595392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus2.inst     15932224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus3.inst      1952000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      21083904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    177719616                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       177719616                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.icache.prefetcher        28197                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.icache.prefetcher        20237                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.icache.prefetcher       164884                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.icache.prefetcher        22738                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.inst        25067                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.data       845112                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.inst        24928                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.data       640951                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.inst       248941                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.data      1790562                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.inst        30500                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.data       789282                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide           63                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4631462                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2776869                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2776869                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.icache.prefetcher       552655                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.icache.prefetcher       396641                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.icache.prefetcher      3231693                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.icache.prefetcher       445660                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.inst       491308                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.data     16564024                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.inst       488584                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.data     12562510                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.inst      4879193                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.data     35094653                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.inst       597794                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.data     15469767                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           1235                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              90775718                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus0.inst       491308                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus1.inst       488584                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus2.inst      4879193                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus3.inst       597794                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6456879                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       54426070                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             54426070                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       54426070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.icache.prefetcher       552655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.icache.prefetcher       396641                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.icache.prefetcher      3231693                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.icache.prefetcher       445660                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.inst       491308                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.data     16564024                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.inst       488584                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.data     12562510                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.inst      4879193                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.data     35094653                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.inst       597794                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.data     15469767                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          1235                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            145201788                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2776769.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.icache.prefetcher::samples     28197.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.icache.prefetcher::samples     20237.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.icache.prefetcher::samples    164884.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.icache.prefetcher::samples     22738.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples     25067.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples    839410.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples     24928.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples    637091.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples    248941.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples   1787115.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples     30500.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples    783873.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples        63.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.022868206500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       165640                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       165640                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            12644549                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2616138                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4631462                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2776869                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4631462                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2776869                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  18418                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   100                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            232682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            232030                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            282995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            283448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            256161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            287662                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            270295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            279361                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            362664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            315942                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           317485                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           271170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           353694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           339182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           260029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           268244                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            159354                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            156405                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            166523                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            190737                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            156028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            171707                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            157153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            158349                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            205420                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            181074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           173639                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           158593                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           205225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           213550                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           152246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           170767                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.02                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  63068997200                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                23065220000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            149563572200                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13671.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32421.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        12                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3133476                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1583147                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.93                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                57.01                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4631462                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2776869                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4315703                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  279511                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   16150                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1452                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     152                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  53653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  55635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 152775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 164852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 166455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 167036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 167543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 168282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 167820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 168020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 168475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 168616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 168069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 168117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 169124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 166921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 166927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 165835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     44                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2673199                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    176.922670                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   118.246123                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   213.473444                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1377880     51.54%     51.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       774222     28.96%     80.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       201254      7.53%     88.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        98301      3.68%     91.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        55434      2.07%     93.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        38482      1.44%     95.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        29249      1.09%     96.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        22350      0.84%     97.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        76027      2.84%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2673199                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       165640                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.849855                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     14.322256                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31         123595     74.62%     74.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63         37884     22.87%     97.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          3319      2.00%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          559      0.34%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          144      0.09%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           68      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223           37      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255           16      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            3      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            5      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        165640                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       165640                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.763886                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.689061                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.674231                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19        164920     99.57%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           397      0.24%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            37      0.02%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            19      0.01%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35            74      0.04%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39            19      0.01%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43            17      0.01%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             8      0.00%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             6      0.00%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55            14      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             6      0.00%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             7      0.00%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67             7      0.00%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71             5      0.00%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             3      0.00%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             3      0.00%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             8      0.00%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             2      0.00%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91             5      0.00%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95             1      0.00%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99            66      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::100-103            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::108-111            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-115            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::124-127            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-131            2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::172-175            2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-179            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::180-183            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::184-187            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::188-191            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-195            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-227            3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        165640                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              295234816                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1178752                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               177713280                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               296413568                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            177719616                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        90.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        54.42                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     90.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     54.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.71                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.43                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  3265339847000                       # Total gap between requests
system.mem_ctrls.avgGap                     440765.92                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.icache.prefetcher      1804608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.icache.prefetcher      1295168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.icache.prefetcher     10552576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.icache.prefetcher      1455232                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.inst      1604288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.data     53722240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.inst      1595392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.data     40773824                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.inst     15932224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.data    114375360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.inst      1952000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.data     50167872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide         4032                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    177713280                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.icache.prefetcher 552655.492094633402                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.icache.prefetcher 396641.103433666576                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.icache.prefetcher 3231693.022609906737                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.icache.prefetcher 445660.197157420102                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.inst 491308.125699052238                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.data 16452266.078630927950                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.inst 488583.753836756456                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.data 12486854.633970355615                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.inst 4879193.206991174258                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.data 35027092.235156252980                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.inst 597793.825899433228                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.data 15363752.120959555730                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 1234.787246939813                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 54424129.899762928486                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.icache.prefetcher        28197                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.icache.prefetcher        20237                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.icache.prefetcher       164884                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.icache.prefetcher        22738                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.inst        25067                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.data       845112                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.inst        24928                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.data       640951                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.inst       248941                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.data      1790562                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.inst        30500                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.data       789282                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide           63                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2776869                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.icache.prefetcher   1033964233                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.icache.prefetcher    738010074                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.icache.prefetcher   5761789219                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.icache.prefetcher    811779100                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.inst    826685216                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.data  27594776657                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.inst    826318896                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.data  21190326009                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.inst   8000411304                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.data  55885344975                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.inst    999253882                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.data  25889637367                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide      5275268                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 78268212920823                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.icache.prefetcher     36669.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.icache.prefetcher     36468.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.icache.prefetcher     34944.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.icache.prefetcher     35701.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.inst     32979.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.data     32652.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.inst     33148.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.data     33060.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.inst     32137.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.data     31211.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.inst     32762.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.data     32801.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide     83734.41                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  28185777.91                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    63.83                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          10039918140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           5336350635                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         17767247400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7623883080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     257763420720.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     552316455660                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     788781907200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1639629182835                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        502.131251                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 2044415634609                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 109036980000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1111887232391                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           9046665600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           4808439570                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         15169886760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6870856320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     257763420720.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     536071091430                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     802462213920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1632192574320                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        499.853813                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 2080123220540                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 109036980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1076179646460                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 3265339847000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 3001                       # Transaction distribution
system.iobus.trans_dist::ReadResp                3001                       # Transaction distribution
system.iobus.trans_dist::WriteReq               36972                       # Transaction distribution
system.iobus.trans_dist::WriteResp              36972                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        31004                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          280                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          586                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         5078                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         3888                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        40836                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        39110                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        39110                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   79946                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio       124016                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio         1120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          804                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         2539                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         2187                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       130666                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1245976                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1245976                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1376642                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy             33739512                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               213500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            19910000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            23256000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           101198575                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             3397000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             4113501                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              588000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               5771169604500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                              372740107                       # Simulator instruction rate (inst/s)
host_mem_usage                                 815180                       # Number of bytes of host memory used
host_op_rate                                372738282                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    19.10                       # Real time elapsed on the host
host_tick_rate                             1619925692                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  7119626974                       # Number of instructions simulated
sim_ops                                    7119626974                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.030942                       # Number of seconds simulated
sim_ticks                                 30942023000                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.icache.prefetcher.num_hwpf_issued        10089                       # number of hwpf issued
system.cpu0.icache.prefetcher.pfBufferHit          361                       # number of redundant prefetches already in prefetch queue
system.cpu0.icache.prefetcher.pfIdentified        11430                       # number of prefetch candidates identified
system.cpu0.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu0.icache.prefetcher.pfRemovedFull          905                       # number of prefetches dropped due to prefetch queue size
system.cpu0.icache.prefetcher.pfSpanPage          794                       # number of prefetches that crossed the page
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.kern.callpal::wripir                    2      0.12%      0.12% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   89      5.40%      5.53% # number of callpals executed
system.cpu0.kern.callpal::tbi                       4      0.24%      5.77% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 1252     76.02%     81.79% # number of callpals executed
system.cpu0.kern.callpal::rdps                     71      4.31%     86.10% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.06%     86.16% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.06%     86.22% # number of callpals executed
system.cpu0.kern.callpal::rti                     146      8.86%     95.08% # number of callpals executed
system.cpu0.kern.callpal::callsys                  34      2.06%     97.15% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.06%     97.21% # number of callpals executed
system.cpu0.kern.callpal::rdunique                 46      2.79%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  1647                       # number of callpals executed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.hwrei                      2280                       # number of hwrei instructions executed
system.cpu0.kern.inst.quiesce                      48                       # number of quiesce instructions executed
system.cpu0.kern.ipl_count::0                     498     34.27%     34.27% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                      4      0.28%     34.55% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     32      2.20%     36.75% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                     19      1.31%     38.06% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    900     61.94%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                1453                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      497     48.25%     48.25% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                       4      0.39%     48.64% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      32      3.11%     51.75% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                      19      1.84%     53.59% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     478     46.41%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 1030                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             29881751500     98.64%     98.64% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                3059500      0.01%     98.65% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               13072500      0.04%     98.70% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30               17654000      0.06%     98.76% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              376912000      1.24%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         30292449500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.997992                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.531111                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.708878                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.mode_good::kernel                 95                      
system.cpu0.kern.mode_good::user                   94                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch::kernel              236                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 94                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch_good::kernel     0.402542                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.572727                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel       29257978000     99.43%     99.43% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user           168121000      0.57%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      89                       # number of times the context was actually changed
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu0.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.icache.prefetcher.num_hwpf_issued        13593                       # number of hwpf issued
system.cpu1.icache.prefetcher.pfBufferHit          558                       # number of redundant prefetches already in prefetch queue
system.cpu1.icache.prefetcher.pfIdentified        15154                       # number of prefetch candidates identified
system.cpu1.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu1.icache.prefetcher.pfRemovedFull          886                       # number of prefetches dropped due to prefetch queue size
system.cpu1.icache.prefetcher.pfSpanPage         1614                       # number of prefetches that crossed the page
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.kern.callpal::wripir                    4      0.24%      0.24% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   96      5.66%      5.90% # number of callpals executed
system.cpu1.kern.callpal::tbi                       1      0.06%      5.96% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 1179     69.52%     75.47% # number of callpals executed
system.cpu1.kern.callpal::rdps                     65      3.83%     79.30% # number of callpals executed
system.cpu1.kern.callpal::wrusp                     6      0.35%     79.66% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     5      0.29%     79.95% # number of callpals executed
system.cpu1.kern.callpal::rti                     195     11.50%     91.45% # number of callpals executed
system.cpu1.kern.callpal::callsys                  57      3.36%     94.81% # number of callpals executed
system.cpu1.kern.callpal::imb                       3      0.18%     94.99% # number of callpals executed
system.cpu1.kern.callpal::rdunique                 85      5.01%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  1696                       # number of callpals executed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.hwrei                      2467                       # number of hwrei instructions executed
system.cpu1.kern.inst.quiesce                      46                       # number of quiesce instructions executed
system.cpu1.kern.ipl_count::0                     545     38.25%     38.25% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     32      2.25%     40.49% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     19      1.33%     41.82% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    829     58.18%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                1425                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      538     48.51%     48.51% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      32      2.89%     51.40% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      19      1.71%     53.11% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     520     46.89%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 1109                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             30655736000     99.01%     99.01% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               12876500      0.04%     99.05% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               17161500      0.06%     99.11% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              276540000      0.89%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         30962314000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                 0.987156                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.627262                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.778246                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.mode_good::kernel                148                      
system.cpu1.kern.mode_good::user                  144                      
system.cpu1.kern.mode_good::idle                    5                      
system.cpu1.kern.mode_switch::kernel              227                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                144                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 63                       # number of protection mode switches
system.cpu1.kern.mode_switch_good::kernel     0.651982                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.079365                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.684332                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel        1406173000      4.54%      4.54% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user           605997000      1.96%      6.50% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle         28929966000     93.50%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      96                       # number of times the context was actually changed
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.icache.prefetcher.num_hwpf_issued         6595                       # number of hwpf issued
system.cpu2.icache.prefetcher.pfBufferHit          287                       # number of redundant prefetches already in prefetch queue
system.cpu2.icache.prefetcher.pfIdentified         7420                       # number of prefetch candidates identified
system.cpu2.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu2.icache.prefetcher.pfRemovedFull          472                       # number of prefetches dropped due to prefetch queue size
system.cpu2.icache.prefetcher.pfSpanPage          292                       # number of prefetches that crossed the page
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.kern.callpal::wripir                   49      0.06%      0.06% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   21      0.02%      0.08% # number of callpals executed
system.cpu2.kern.callpal::tbi                       1      0.00%      0.08% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 4528      5.33%      5.41% # number of callpals executed
system.cpu2.kern.callpal::rdps                     84      0.10%      5.51% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.00%      5.51% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     1      0.00%      5.51% # number of callpals executed
system.cpu2.kern.callpal::rti                      54      0.06%      5.58% # number of callpals executed
system.cpu2.kern.callpal::callsys                  15      0.02%      5.60% # number of callpals executed
system.cpu2.kern.callpal::imb                       1      0.00%      5.60% # number of callpals executed
system.cpu2.kern.callpal::rdunique              80203     94.40%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                 84958                       # number of callpals executed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.hwrei                     89061                       # number of hwrei instructions executed
system.cpu2.kern.inst.quiesce                      11                       # number of quiesce instructions executed
system.cpu2.kern.ipl_count::0                    2098     45.43%     45.43% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                      1      0.02%     45.45% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                     32      0.69%     46.15% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      3      0.06%     46.21% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   2484     53.79%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                4618                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     2097     49.60%     49.60% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                       1      0.02%     49.62% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                      32      0.76%     50.38% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       3      0.07%     50.45% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    2095     49.55%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 4228                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0             29005954500     95.78%     95.78% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                1108500      0.00%     95.79% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22               16279500      0.05%     95.84% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                2531000      0.01%     95.85% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31             1257341000      4.15%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total         30283214500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.999523                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.843398                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.915548                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.mode_good::kernel                 45                      
system.cpu2.kern.mode_good::user                   44                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch::kernel               76                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                 44                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch_good::kernel     0.592105                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.741667                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel        2150208500      8.16%      8.16% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user         24214519500     91.84%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      21                       # number of times the context was actually changed
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu2.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.icache.prefetcher.num_hwpf_issued         8498                       # number of hwpf issued
system.cpu3.icache.prefetcher.pfBufferHit          354                       # number of redundant prefetches already in prefetch queue
system.cpu3.icache.prefetcher.pfIdentified         9953                       # number of prefetch candidates identified
system.cpu3.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu3.icache.prefetcher.pfRemovedFull         1003                       # number of prefetches dropped due to prefetch queue size
system.cpu3.icache.prefetcher.pfSpanPage         1375                       # number of prefetches that crossed the page
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.kern.callpal::wripir                    3      0.06%      0.06% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   61      1.18%      1.23% # number of callpals executed
system.cpu3.kern.callpal::tbi                       2      0.04%      1.27% # number of callpals executed
system.cpu3.kern.callpal::swpipl                 4759     91.80%     93.07% # number of callpals executed
system.cpu3.kern.callpal::rdps                     75      1.45%     94.52% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     5      0.10%     94.62% # number of callpals executed
system.cpu3.kern.callpal::rdusp                     5      0.10%     94.71% # number of callpals executed
system.cpu3.kern.callpal::rti                     122      2.35%     97.07% # number of callpals executed
system.cpu3.kern.callpal::callsys                  57      1.10%     98.17% # number of callpals executed
system.cpu3.kern.callpal::imb                       5      0.10%     98.26% # number of callpals executed
system.cpu3.kern.callpal::rdunique                 90      1.74%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                  5184                       # number of callpals executed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.hwrei                      5774                       # number of hwrei instructions executed
system.cpu3.kern.inst.quiesce                      44                       # number of quiesce instructions executed
system.cpu3.kern.ipl_count::0                    2264     45.92%     45.92% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                     32      0.65%     46.57% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                     30      0.61%     47.18% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                   2604     52.82%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                4930                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                     2259     49.36%     49.36% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                      32      0.70%     50.05% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                      30      0.66%     50.71% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                    2256     49.29%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                 4577                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0             29028568000     95.85%     95.85% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22               13235000      0.04%     95.89% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30               18593000      0.06%     95.95% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31             1225483000      4.05%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total         30285879000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.997792                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.866359                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.928398                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.mode_good::kernel                 75                      
system.cpu3.kern.mode_good::user                   75                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch::kernel              183                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 75                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch_good::kernel     0.409836                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.581395                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      164342237500     99.69%     99.69% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user           504193000      0.31%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      61                       # number of times the context was actually changed
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu3.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.disks.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disks.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disks.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disks.dma_write_bytes                   122880                       # Number of bytes transfered via DMA writes.
system.disks.dma_write_full_pages                  15                       # Number of full page size DMA writes.
system.disks.dma_write_txs                         15                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests           18                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        75138                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        146384                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.Branches                    76678                       # Number of branches fetched
system.switch_cpus0.committedInsts             456387                       # Number of instructions committed
system.switch_cpus0.committedOps               456387                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.data_accesses           25469                       # DTB accesses
system.switch_cpus0.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus0.dtb.data_hits              139580                       # DTB hits
system.switch_cpus0.dtb.data_misses               413                       # DTB misses
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.read_accesses           15410                       # DTB read accesses
system.switch_cpus0.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus0.dtb.read_hits               89316                       # DTB read hits
system.switch_cpus0.dtb.read_misses               366                       # DTB read misses
system.switch_cpus0.dtb.write_accesses          10059                       # DTB write accesses
system.switch_cpus0.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus0.dtb.write_hits              50264                       # DTB write hits
system.switch_cpus0.dtb.write_misses               47                       # DTB write misses
system.switch_cpus0.idle_fraction            0.966643                       # Percentage of idle cycles
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.fetch_accesses         130960                       # ITB accesses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_hits             130816                       # ITB hits
system.switch_cpus0.itb.fetch_misses              144                       # ITB misses
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.not_idle_fraction        0.033357                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles                60577159                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      2020664.341808                       # Number of busy cycles
system.switch_cpus0.num_conditional_control_insts        49214                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses          1702                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts                 1702                       # number of float instructions
system.switch_cpus0.num_fp_register_reads          861                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes          853                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls              17717                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      58556494.658192                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses       436175                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts              436175                       # number of integer instructions
system.switch_cpus0.num_int_register_reads       581151                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       330135                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts              90469                       # Number of load instructions
system.switch_cpus0.num_mem_refs               141110                       # number of memory refs
system.switch_cpus0.num_store_insts             50641                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass         8489      1.86%      1.86% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu           289823     63.44%     65.30% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             922      0.20%     65.50% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     65.50% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd             65      0.01%     65.52% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     65.52% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     65.52% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     65.52% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     65.52% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              3      0.00%     65.52% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     65.52% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     65.52% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     65.52% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     65.52% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     65.52% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     65.52% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     65.52% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     65.52% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     65.52% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     65.52% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     65.52% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     65.52% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     65.52% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     65.52% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     65.52% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     65.52% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     65.52% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     65.52% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     65.52% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     65.52% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     65.52% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     65.52% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     65.52% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     65.52% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     65.52% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     65.52% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     65.52% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     65.52% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     65.52% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     65.52% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     65.52% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     65.52% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     65.52% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     65.52% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     65.52% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     65.52% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     65.52% # Class of executed instruction
system.switch_cpus0.op_class::MemRead           92869     20.33%     85.85% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          49926     10.93%     96.78% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead          814      0.18%     96.96% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite          820      0.18%     97.13% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess         13090      2.87%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            456821                       # Class of executed instruction
system.switch_cpus1.Branches                   124636                       # Number of branches fetched
system.switch_cpus1.committedInsts             805931                       # Number of instructions committed
system.switch_cpus1.committedOps               805931                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.data_accesses           89587                       # DTB accesses
system.switch_cpus1.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus1.dtb.data_hits              283219                       # DTB hits
system.switch_cpus1.dtb.data_misses               549                       # DTB misses
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.read_accesses           57653                       # DTB read accesses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_hits              154216                       # DTB read hits
system.switch_cpus1.dtb.read_misses               424                       # DTB read misses
system.switch_cpus1.dtb.write_accesses          31934                       # DTB write accesses
system.switch_cpus1.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus1.dtb.write_hits             129003                       # DTB write hits
system.switch_cpus1.dtb.write_misses              125                       # DTB write misses
system.switch_cpus1.idle_fraction            0.931398                       # Percentage of idle cycles
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.fetch_accesses         335174                       # ITB accesses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_hits             335008                       # ITB hits
system.switch_cpus1.itb.fetch_misses              166                       # ITB misses
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.not_idle_fraction        0.068602                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles                61884046                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      4245352.001863                       # Number of busy cycles
system.switch_cpus1.num_conditional_control_insts        92662                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses          6248                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts                 6248                       # number of float instructions
system.switch_cpus1.num_fp_register_reads         3755                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes         3594                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls              18150                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      57638693.998137                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses       770168                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts              770168                       # number of integer instructions
system.switch_cpus1.num_int_register_reads      1077156                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       539551                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts             155441                       # Number of load instructions
system.switch_cpus1.num_mem_refs               284917                       # number of memory refs
system.switch_cpus1.num_store_insts            129476                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass        18997      2.36%      2.36% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           480681     59.60%     61.96% # Class of executed instruction
system.switch_cpus1.op_class::IntMult            1619      0.20%     62.16% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     62.16% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd           1249      0.15%     62.31% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     62.31% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     62.31% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     62.31% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     62.31% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv            227      0.03%     62.34% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     62.34% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     62.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     62.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     62.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     62.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     62.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     62.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     62.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     62.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     62.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     62.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     62.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     62.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     62.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     62.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     62.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     62.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     62.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     62.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     62.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     62.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     62.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     62.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     62.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     62.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     62.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     62.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     62.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     62.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     62.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     62.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     62.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     62.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     62.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     62.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     62.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     62.34% # Class of executed instruction
system.switch_cpus1.op_class::MemRead          156758     19.44%     81.78% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite         127215     15.77%     97.55% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead         2417      0.30%     97.85% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite         2355      0.29%     98.14% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess         14967      1.86%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            806485                       # Class of executed instruction
system.switch_cpus2.Branches                  3374679                       # Number of branches fetched
system.switch_cpus2.committedInsts           16543941                       # Number of instructions committed
system.switch_cpus2.committedOps             16543941                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.data_accesses         5090131                       # DTB accesses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_hits             5437139                       # DTB hits
system.switch_cpus2.dtb.data_misses              3846                       # DTB misses
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.read_accesses         3171376                       # DTB read accesses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_hits             3402915                       # DTB read hits
system.switch_cpus2.dtb.read_misses              3814                       # DTB read misses
system.switch_cpus2.dtb.write_accesses        1918755                       # DTB write accesses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_hits            2034224                       # DTB write hits
system.switch_cpus2.dtb.write_misses               32                       # DTB write misses
system.switch_cpus2.idle_fraction            0.146197                       # Percentage of idle cycles
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.fetch_accesses       15250753                       # ITB accesses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_hits           15250532                       # ITB hits
system.switch_cpus2.itb.fetch_misses              221                       # ITB misses
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.not_idle_fraction        0.853803                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles                60565391                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      51710898.704387                       # Number of busy cycles
system.switch_cpus2.num_conditional_control_insts      2152029                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses           835                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts                  835                       # number of float instructions
system.switch_cpus2.num_fp_register_reads          428                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes          374                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls             741973                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      8854492.295613                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses     15099624                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts            15099624                       # number of integer instructions
system.switch_cpus2.num_int_register_reads     20252665                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes     10788913                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts            3487390                       # Number of load instructions
system.switch_cpus2.num_mem_refs              5521793                       # number of memory refs
system.switch_cpus2.num_store_insts           2034403                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass       884999      5.35%      5.35% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu          9887783     59.75%     65.10% # Class of executed instruction
system.switch_cpus2.op_class::IntMult            5760      0.03%     65.14% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     65.14% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd             97      0.00%     65.14% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              2      0.00%     65.14% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              4      0.00%     65.14% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             2      0.00%     65.14% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     65.14% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     65.14% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     65.14% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     65.14% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     65.14% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     65.14% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     65.14% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     65.14% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     65.14% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     65.14% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     65.14% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     65.14% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     65.14% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     65.14% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     65.14% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     65.14% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     65.14% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     65.14% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     65.14% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     65.14% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     65.14% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     65.14% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     65.14% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     65.14% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     65.14% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     65.14% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     65.14% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     65.14% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     65.14% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     65.14% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     65.14% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     65.14% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     65.14% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     65.14% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     65.14% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     65.14% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     65.14% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     65.14% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     65.14% # Class of executed instruction
system.switch_cpus2.op_class::MemRead         3595173     21.73%     86.86% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite        2034155     12.29%     99.16% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead          347      0.00%     99.16% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite          383      0.00%     99.16% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess        139082      0.84%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total          16547787                       # Class of executed instruction
system.switch_cpus3.Branches                   295744                       # Number of branches fetched
system.switch_cpus3.committedInsts            1913026                       # Number of instructions committed
system.switch_cpus3.committedOps              1913026                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.data_accesses           69453                       # DTB accesses
system.switch_cpus3.dtb.data_acv                   12                       # DTB access violations
system.switch_cpus3.dtb.data_hits              505066                       # DTB hits
system.switch_cpus3.dtb.data_misses               314                       # DTB misses
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.read_accesses           42352                       # DTB read accesses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_hits              332557                       # DTB read hits
system.switch_cpus3.dtb.read_misses               274                       # DTB read misses
system.switch_cpus3.dtb.write_accesses          27101                       # DTB write accesses
system.switch_cpus3.dtb.write_acv                  12                       # DTB write access violations
system.switch_cpus3.dtb.write_hits             172509                       # DTB write hits
system.switch_cpus3.dtb.write_misses               40                       # DTB write misses
system.switch_cpus3.idle_fraction            0.887080                       # Percentage of idle cycles
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.fetch_accesses         305601                       # ITB accesses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_hits             305386                       # ITB hits
system.switch_cpus3.itb.fetch_misses              215                       # ITB misses
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.not_idle_fraction        0.112920                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles                60569976                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles      6839570.034341                       # Number of busy cycles
system.switch_cpus3.num_conditional_control_insts       225947                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses          3258                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts                 3258                       # number of float instructions
system.switch_cpus3.num_fp_register_reads         1736                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes         1573                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls              44785                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles      53730405.965659                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses      1863848                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts             1863848                       # number of integer instructions
system.switch_cpus3.num_int_register_reads      2569687                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes      1455133                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts             333332                       # Number of load instructions
system.switch_cpus3.num_mem_refs               506128                       # number of memory refs
system.switch_cpus3.num_store_insts            172796                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass        15659      0.82%      0.82% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu          1348780     70.49%     71.31% # Class of executed instruction
system.switch_cpus3.op_class::IntMult            6025      0.31%     71.63% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     71.63% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd            179      0.01%     71.64% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     71.64% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     71.64% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     71.64% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0      0.00%     71.64% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv             15      0.00%     71.64% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0      0.00%     71.64% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     71.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     71.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     71.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     71.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     71.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     71.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     71.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     71.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     71.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     71.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     71.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     71.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     71.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     71.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     71.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     71.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     71.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     71.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     71.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     71.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     71.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     71.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     71.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     71.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     71.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     71.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     71.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     71.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     71.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     71.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     71.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     71.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     71.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     71.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     71.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     71.64% # Class of executed instruction
system.switch_cpus3.op_class::MemRead          342193     17.88%     89.52% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite         171512      8.96%     98.48% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead         1456      0.08%     98.56% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite         1608      0.08%     98.65% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess         25925      1.35%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total           1913352                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests        52930                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          430                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       168225                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2449                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       371612                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2879                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  30942023000                       # Cumulative time (in ticks) in various power states
system.membus.pwrStateResidencyTicks::UNDEFINED  30942023000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 379                       # Transaction distribution
system.membus.trans_dist::ReadResp              58623                       # Transaction distribution
system.membus.trans_dist::WriteReq                400                       # Transaction distribution
system.membus.trans_dist::WriteResp               400                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        49696                       # Transaction distribution
system.membus.trans_dist::CleanEvict            22424                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1413                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1100                       # Transaction distribution
system.membus.trans_dist::ReadExReq             11583                       # Transaction distribution
system.membus.trans_dist::ReadExResp            11551                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         58244                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1920                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port         3846                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total         3846                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         1558                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       212326                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       213884                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 217730                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       122880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       122880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         2567                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      7524352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      7526919                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7649799                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             2349                       # Total snoops (count)
system.membus.snoopTraffic                        192                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             75039                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000040                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.006323                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   75036    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       3      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               75039                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1402998                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           344036423                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy              15999                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  30942023000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          371578644                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.2                       # Layer utilization (%)
system.iocache.pwrStateResidencyTicks::UNDEFINED  30942023000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide         1923                       # number of demand (read+write) misses
system.iocache.demand_misses::total              1923                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide         1923                       # number of overall misses
system.iocache.overall_misses::total             1923                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide    224983573                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total    224983573                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide    224983573                       # number of overall miss cycles
system.iocache.overall_miss_latency::total    224983573                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide         1923                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total            1923                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide         1923                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total           1923                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116996.137806                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116996.137806                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116996.137806                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116996.137806                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks           1920                       # number of writebacks
system.iocache.writebacks::total                 1920                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide         1923                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total         1923                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide         1923                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total         1923                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide    128724919                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total    128724919                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide    128724919                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total    128724919                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66939.635465                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66939.635465                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66939.635465                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66939.635465                       # average overall mshr miss latency
system.iocache.replacements                      1923                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       371999                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       371999                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 123999.666667                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 123999.666667                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       221999                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       221999                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 73999.666667                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 73999.666667                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide         1920                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total         1920                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide    224611574                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total    224611574                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide         1920                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total         1920                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116985.194792                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116985.194792                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide         1920                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total         1920                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide    128502920                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total    128502920                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66928.604167                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66928.604167                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  30942023000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                   1939                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 1939                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                17307                       # Number of tag accesses
system.iocache.tags.data_accesses               17307                       # Number of data accesses
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.switch_cpus2.numPwrStateTransitions         2275                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples         1138                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean 70956710.456942                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::stdev 246460954.371824                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10         1138    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value        89000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value    974539000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total         1138                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::ON 3429678680500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED  80748736500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::OFF 2260742187500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numPwrStateTransitions         2927                       # Number of power state transitions
system.switch_cpus3.pwrStateClkGateDist::samples         1464                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::mean 819341255.122951                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::stdev 326338882.297054                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::1000-5e+10         1464    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::max_value    974630000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::total         1464                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateResidencyTicks::ON 2310915603500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::CLK_GATED 1199515597500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::OFF 2260738403500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numPwrStateTransitions         2968                       # Number of power state transitions
system.switch_cpus0.pwrStateClkGateDist::samples         1485                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::mean 818601524.579125                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::stdev 324532339.683927                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::1000-5e+10         1485    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::max_value    973852500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::total         1485                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateResidencyTicks::ON 2294959758000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::CLK_GATED 1215623264000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::OFF 2260586582500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numPwrStateTransitions         4144                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples         2073                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean 860703008.200193                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::stdev 285395485.192258                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10         2073    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value    974628500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total         2073                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::ON 1726434658001                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED 1784237335999                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF 2260497610500                       # Cumulative time (in ticks) in various power states
system.cpu2.numPwrStateTransitions               9453                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples         4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    475670453.212653                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   479974245.928131                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10         4726    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        39065                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total           4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    12251692617                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 2248018561883                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::OFF  3510899350000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 5771169604500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     24110118                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst   2403371784                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total      2427481902                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     24110118                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst   2403371784                       # number of overall hits
system.cpu2.icache.overall_hits::total     2427481902                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst       394863                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst      2257526                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total       2652389                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst       394863                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst      2257526                       # number of overall misses
system.cpu2.icache.overall_misses::total      2652389                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst  48797281000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total  48797281000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst  48797281000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total  48797281000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     24504981                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst   2405629310                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total   2430134291                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     24504981                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst   2405629310                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total   2430134291                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.016114                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000938                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001091                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.016114                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000938                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001091                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 21615.379402                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 18397.482798                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 21615.379402                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 18397.482798                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.unused_prefetches          2379091                       # number of HardPF blocks evicted w/o reference
system.cpu2.icache.writebacks::.writebacks      5288870                       # number of writebacks
system.cpu2.icache.writebacks::total          5288870                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst         5100                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         5100                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst         5100                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         5100                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst      2252426                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total      2252426                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.icache.prefetcher      2642254                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst      2252426                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total      4894680                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst  46507562500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total  46507562500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.icache.prefetcher  44888361790                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst  46507562500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total  91395924290                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000936                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000927                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000936                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002014                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 20647.764899                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 20647.764899                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.icache.prefetcher 16988.662630                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 20647.764899                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 18672.502450                       # average overall mshr miss latency
system.cpu2.icache.replacements               5288870                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     24110118                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst   2403371784                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total     2427481902                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst       394863                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst      2257526                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total      2652389                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst  48797281000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total  48797281000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     24504981                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst   2405629310                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total   2430134291                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.016114                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000938                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001091                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 21615.379402                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 18397.482798                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst         5100                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         5100                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst      2252426                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total      2252426                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst  46507562500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total  46507562500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000936                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000927                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 20647.764899                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 20647.764899                       # average ReadReq mshr miss latency
system.cpu2.icache.HardPFReq_mshr_misses::.cpu2.icache.prefetcher      2642254                       # number of HardPFReq MSHR misses
system.cpu2.icache.HardPFReq_mshr_misses::total      2642254                       # number of HardPFReq MSHR misses
system.cpu2.icache.HardPFReq_mshr_miss_latency::.cpu2.icache.prefetcher  44888361790                       # number of HardPFReq MSHR miss cycles
system.cpu2.icache.HardPFReq_mshr_miss_latency::total  44888361790                       # number of HardPFReq MSHR miss cycles
system.cpu2.icache.HardPFReq_mshr_miss_rate::.cpu2.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu2.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu2.icache.HardPFReq_avg_mshr_miss_latency::.cpu2.icache.prefetcher 16988.662630                       # average HardPFReq mshr miss latency
system.cpu2.icache.HardPFReq_avg_mshr_miss_latency::total 16988.662630                       # average HardPFReq mshr miss latency
system.cpu2.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 5771169604500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 5771169604500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          499.729175                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs         2432771445                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs          5289543                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           459.920913                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst   188.511999                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.cpu2.icache.prefetcher   142.642145                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   168.575031                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.368187                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.cpu2.icache.prefetcher     0.278598                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.329248                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.976034                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1022          173                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_blocks::1024          339                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::2           43                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::3          130                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          332                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1022     0.337891                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.662109                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses       4865558125                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses      4865558125                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 5771169604500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      7281670                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data    646977247                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       654258917                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      7281670                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data    646977247                       # number of overall hits
system.cpu2.dcache.overall_hits::total      654258917                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data       290767                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data     11478343                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      11769110                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data       290767                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data     11478343                       # number of overall misses
system.cpu2.dcache.overall_misses::total     11769110                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 325584572000                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 325584572000                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 325584572000                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 325584572000                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      7572437                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data    658455590                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    666028027                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      7572437                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data    658455590                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    666028027                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.038398                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.017432                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.017671                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.038398                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.017432                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.017671                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 28365.119600                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 27664.332477                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 28365.119600                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 27664.332477                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks     10086746                       # number of writebacks
system.cpu2.dcache.writebacks::total         10086746                       # number of writebacks
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data     11478343                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total     11478343                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data     11478343                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total     11478343                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::.switch_cpus2.data        13506                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total        13506                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data 314106229000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 314106229000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data 314106229000                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 314106229000                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::.switch_cpus2.data    615313000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total    615313000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.017432                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.017234                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.017432                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.017234                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 27365.119600                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 27365.119600                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 27365.119600                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 27365.119600                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus2.data 45558.492522                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 45558.492522                       # average overall mshr uncacheable latency
system.cpu2.dcache.replacements              11640324                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4486658                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data    437659359                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      442146017                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       152836                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      7186001                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      7338837                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 160103647500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 160103647500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4639494                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data    444845360                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    449484854                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.032942                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.016154                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.016327                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 22279.936713                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 21815.942703                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      7186001                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      7186001                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::.switch_cpus2.data         3435                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total         3435                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data 152917646500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 152917646500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus2.data    615313000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total    615313000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.016154                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.015987                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 21279.936713                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 21279.936713                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus2.data 179130.422125                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 179130.422125                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2795012                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data    209317888                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     212112900                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       137931                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data      4292342                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      4430273                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data 165480924500                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 165480924500                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2932943                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data    213610230                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    216543173                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.047028                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.020094                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.020459                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 38552.595413                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 37352.308650                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data      4292342                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total      4292342                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::.switch_cpus2.data        10071                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total        10071                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data 161188582500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total 161188582500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.020094                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.019822                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 37552.595413                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 37552.595413                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        51320                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::.switch_cpus2.data       887197                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       938517                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data        15423                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::.switch_cpus2.data        19654                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        35077                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.switch_cpus2.data    435718000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    435718000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        66743                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::.switch_cpus2.data       906851                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       973594                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.231080                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::.switch_cpus2.data     0.021673                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.036028                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus2.data 22169.431159                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 12421.757847                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_misses::.switch_cpus2.data        19654                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total        19654                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus2.data    416064000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    416064000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus2.data     0.021673                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.020187                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus2.data 21169.431159                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 21169.431159                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        43373                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::.switch_cpus2.data       903244                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       946617                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data        22185                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::.switch_cpus2.data         2959                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        25144                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.switch_cpus2.data     18178000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     18178000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        65558                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::.switch_cpus2.data       906203                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       971761                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.338403                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::.switch_cpus2.data     0.003265                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.025875                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.switch_cpus2.data  6143.291653                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total   722.955775                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.switch_cpus2.data         2959                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         2959                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus2.data     15220000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     15220000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus2.data     0.003265                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.003045                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus2.data  5143.629605                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5143.629605                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.switch_cpus2.data         5500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total         5500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus2.data         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 5771169604500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          903.453236                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          667973383                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         11766626                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            56.768472                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data   282.561472                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   620.891763                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.275939                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.606340                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.882279                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          838                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          555                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          283                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.818359                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses       1347713390                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses      1347713390                       # Number of data accesses
system.cpu3.numPwrStateTransitions               6599                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples         3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    682923953.925432                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   434588400.571056                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10         3299    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value       125000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total           3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON     7304130500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 2252966124000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::OFF  3510899350000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 5771169604500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     14271741                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst   1682432750                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total      1696704491                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     14271741                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst   1682432750                       # number of overall hits
system.cpu3.icache.overall_hits::total     1696704491                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst       338995                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst       452138                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        791133                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst       338995                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst       452138                       # number of overall misses
system.cpu3.icache.overall_misses::total       791133                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst   8576803000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   8576803000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst   8576803000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   8576803000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     14610736                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst   1682884888                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total   1697495624                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     14610736                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst   1682884888                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total   1697495624                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.023202                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000269                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000466                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.023202                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000269                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000466                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 18969.436323                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 10841.164507                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 18969.436323                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 10841.164507                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.unused_prefetches           374620                       # number of HardPF blocks evicted w/o reference
system.cpu3.icache.writebacks::.writebacks      1275277                       # number of writebacks
system.cpu3.icache.writebacks::total          1275277                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst         1183                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1183                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst         1183                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1183                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst       450955                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total       450955                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.icache.prefetcher       485849                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst       450955                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total       936804                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst   8115638500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   8115638500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.icache.prefetcher   7894612000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst   8115638500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total  16010250500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000268                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000266                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000268                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000552                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 17996.559524                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 17996.559524                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.icache.prefetcher 16249.106204                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 17996.559524                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 17090.288363                       # average overall mshr miss latency
system.cpu3.icache.replacements               1275277                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     14271741                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst   1682432750                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total     1696704491                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst       338995                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst       452138                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       791133                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst   8576803000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   8576803000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     14610736                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst   1682884888                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total   1697495624                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.023202                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000269                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000466                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 18969.436323                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 10841.164507                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst         1183                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1183                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst       450955                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total       450955                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst   8115638500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   8115638500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000268                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000266                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 17996.559524                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 17996.559524                       # average ReadReq mshr miss latency
system.cpu3.icache.HardPFReq_mshr_misses::.cpu3.icache.prefetcher       485849                       # number of HardPFReq MSHR misses
system.cpu3.icache.HardPFReq_mshr_misses::total       485849                       # number of HardPFReq MSHR misses
system.cpu3.icache.HardPFReq_mshr_miss_latency::.cpu3.icache.prefetcher   7894612000                       # number of HardPFReq MSHR miss cycles
system.cpu3.icache.HardPFReq_mshr_miss_latency::total   7894612000                       # number of HardPFReq MSHR miss cycles
system.cpu3.icache.HardPFReq_mshr_miss_rate::.cpu3.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu3.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu3.icache.HardPFReq_avg_mshr_miss_latency::.cpu3.icache.prefetcher 16249.106204                       # average HardPFReq mshr miss latency
system.cpu3.icache.HardPFReq_avg_mshr_miss_latency::total 16249.106204                       # average HardPFReq mshr miss latency
system.cpu3.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 5771169604500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 5771169604500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          507.610340                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs         1697980290                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs          1275799                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1330.915207                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst   196.180177                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.cpu3.icache.prefetcher   108.946169                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   202.483994                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.383164                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.cpu3.icache.prefetcher     0.212785                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.395477                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.991426                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1022          100                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_blocks::1024          412                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::3          100                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           38                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          374                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1022     0.195312                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.804688                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses       3396267047                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses      3396267047                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 5771169604500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4632189                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data    438588438                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       443220627                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4632189                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data    438588438                       # number of overall hits
system.cpu3.dcache.overall_hits::total      443220627                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data       202011                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data      9344923                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       9546934                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data       202011                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data      9344923                       # number of overall misses
system.cpu3.dcache.overall_misses::total      9546934                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data 180102238500                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 180102238500                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data 180102238500                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 180102238500                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      4834200                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data    447933361                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    452767561                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      4834200                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data    447933361                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    452767561                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.041788                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.020862                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.021086                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.041788                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.020862                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.021086                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 19272.736490                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 18864.929673                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 19272.736490                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 18864.929673                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      8364844                       # number of writebacks
system.cpu3.dcache.writebacks::total          8364844                       # number of writebacks
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      9344923                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      9344923                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data      9344923                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      9344923                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::.switch_cpus3.data         4071                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total         4071                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data 170757315500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 170757315500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data 170757315500                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 170757315500                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::.switch_cpus3.data      1356500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total      1356500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.020862                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.020640                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.020862                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.020640                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 18272.736490                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 18272.736490                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 18272.736490                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 18272.736490                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus3.data   333.210513                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total   333.210513                       # average overall mshr uncacheable latency
system.cpu3.dcache.replacements               9462338                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      2791079                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data    332458724                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      335249803                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       109612                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      2340924                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2450536                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data  65480665500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  65480665500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      2900691                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data    334799648                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    337700339                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.037788                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.006992                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.007257                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 27972.144974                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 26720.956354                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data      2340924                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      2340924                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::.switch_cpus3.data            8                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total            8                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data  63139741500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  63139741500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus3.data      1356500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total      1356500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.006992                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.006932                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 26972.144974                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 26972.144974                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus3.data 169562.500000                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total 169562.500000                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1841110                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data    106129714                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total     107970824                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data        92399                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data      7003999                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      7096398                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data 114621573000                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 114621573000                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      1933509                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data    113133713                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total    115067222                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.047788                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.061909                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.061672                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 16365.161246                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 16152.077857                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data      7003999                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total      7003999                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::.switch_cpus3.data         4063                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total         4063                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data 107617574000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total 107617574000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.061909                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.060869                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 15365.161246                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 15365.161246                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        55757                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::.switch_cpus3.data        37188                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        92945                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data        13881                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::.switch_cpus3.data         6204                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        20085                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.switch_cpus3.data    137858000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    137858000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        69638                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::.switch_cpus3.data        43392                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       113030                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.199331                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::.switch_cpus3.data     0.142976                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.177696                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus3.data 22220.825274                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total  6863.729151                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_misses::.switch_cpus3.data         6204                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         6204                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus3.data    131654000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total    131654000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus3.data     0.142976                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.054888                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus3.data 21220.825274                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 21220.825274                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        48506                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::.switch_cpus3.data        40336                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        88842                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data        18262                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::.switch_cpus3.data         2911                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        21173                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.switch_cpus3.data     19717000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     19717000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        66768                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::.switch_cpus3.data        43247                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       110015                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.273514                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::.switch_cpus3.data     0.067311                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.192456                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.switch_cpus3.data  6773.273789                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total   931.233174                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.switch_cpus3.data         2911                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         2911                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus3.data     16818000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     16818000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus3.data     0.067311                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.026460                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus3.data  5777.396084                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5777.396084                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.switch_cpus3.data        66000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        66000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus3.data        54000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        54000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 5771169604500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          985.817855                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          452990619                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          9528379                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            47.541205                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data   390.992805                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   594.825050                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.381829                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.580884                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.962713                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          642                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          624                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.626953                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        915509591                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       915509591                       # Number of data accesses
system.cpu0.numPwrStateTransitions              13678                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples         6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    325241406.332261                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   457203302.577209                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10         6838    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2000000000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total           6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    36269518000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 2224000736500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF  3510899350000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 5771169604500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     72043147                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst   1666903671                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      1738946818                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     72043147                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst   1666903671                       # number of overall hits
system.cpu0.icache.overall_hits::total     1738946818                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       501435                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst       494316                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        995751                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       501435                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst       494316                       # number of overall misses
system.cpu0.icache.overall_misses::total       995751                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst   8682587000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   8682587000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst   8682587000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   8682587000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     72544582                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst   1667397987                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   1739942569                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     72544582                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst   1667397987                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   1739942569                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.006912                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000296                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000572                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.006912                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000296                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000572                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 17564.851229                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total  8719.636736                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 17564.851229                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total  8719.636736                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.unused_prefetches           436634                       # number of HardPF blocks evicted w/o reference
system.cpu0.icache.writebacks::.writebacks      1510918                       # number of writebacks
system.cpu0.icache.writebacks::total          1510918                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst         1124                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1124                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst         1124                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1124                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst       493192                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       493192                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.icache.prefetcher       516838                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst       493192                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      1010030                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst   8178560500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   8178560500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.icache.prefetcher   8856295095                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst   8178560500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  17034855595                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000296                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000283                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000296                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000580                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 16582.913956                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 16582.913956                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.icache.prefetcher 17135.533949                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 16582.913956                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 16865.692697                       # average overall mshr miss latency
system.cpu0.icache.replacements               1510918                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     72043147                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst   1666903671                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     1738946818                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       501435                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst       494316                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       995751                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst   8682587000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   8682587000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     72544582                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst   1667397987                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   1739942569                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.006912                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000296                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000572                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 17564.851229                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total  8719.636736                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst         1124                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1124                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst       493192                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       493192                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst   8178560500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   8178560500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000296                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000283                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 16582.913956                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 16582.913956                       # average ReadReq mshr miss latency
system.cpu0.icache.HardPFReq_mshr_misses::.cpu0.icache.prefetcher       516838                       # number of HardPFReq MSHR misses
system.cpu0.icache.HardPFReq_mshr_misses::total       516838                       # number of HardPFReq MSHR misses
system.cpu0.icache.HardPFReq_mshr_miss_latency::.cpu0.icache.prefetcher   8856295095                       # number of HardPFReq MSHR miss cycles
system.cpu0.icache.HardPFReq_mshr_miss_latency::total   8856295095                       # number of HardPFReq MSHR miss cycles
system.cpu0.icache.HardPFReq_mshr_miss_rate::.cpu0.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.icache.HardPFReq_avg_mshr_miss_latency::.cpu0.icache.prefetcher 17135.533949                       # average HardPFReq mshr miss latency
system.cpu0.icache.HardPFReq_avg_mshr_miss_latency::total 17135.533949                       # average HardPFReq mshr miss latency
system.cpu0.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 5771169604500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 5771169604500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          511.793208                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         1740458283                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1511465                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          1151.504192                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   200.321683                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.cpu0.icache.prefetcher   124.436382                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   187.035144                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.391253                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.cpu0.icache.prefetcher     0.243040                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.365303                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999596                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1022           48                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_blocks::1024          464                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::2           25                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::3           23                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          144                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          312                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1022     0.093750                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses       3481396603                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses      3481396603                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 5771169604500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     14725648                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data    435566592                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       450292240                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     14725648                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data    435566592                       # number of overall hits
system.cpu0.dcache.overall_hits::total      450292240                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2583341                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      9229985                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      11813326                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2583341                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      9229985                       # number of overall misses
system.cpu0.dcache.overall_misses::total     11813326                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 181941780000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 181941780000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 181941780000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 181941780000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     17308989                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data    444796577                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    462105566                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     17308989                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data    444796577                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    462105566                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.149249                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.020751                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.025564                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.149249                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.020751                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.025564                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 19712.034202                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 15401.401773                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 19712.034202                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 15401.401773                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      9653595                       # number of writebacks
system.cpu0.dcache.writebacks::total          9653595                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      9229985                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      9229985                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      9229985                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      9229985                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::.switch_cpus0.data         7694                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total         7694                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data 172711795000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 172711795000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data 172711795000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 172711795000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::.switch_cpus0.data    614283500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    614283500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.020751                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.019974                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.020751                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.019974                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 18712.034202                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18712.034202                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 18712.034202                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18712.034202                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus0.data 79839.290356                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 79839.290356                       # average overall mshr uncacheable latency
system.cpu0.dcache.replacements              11756567                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      9770153                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data    333837691                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      343607844                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2294904                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      3326146                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      5621050                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  71762986000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  71762986000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     12065057                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data    337163837                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    349228894                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.190211                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.009865                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.016096                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 21575.416714                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 12766.829329                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      3326146                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      3326146                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::.switch_cpus0.data         2560                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total         2560                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data  68436840000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  68436840000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus0.data    614283500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    614283500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.009865                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.009524                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 20575.416714                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 20575.416714                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus0.data 239954.492188                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 239954.492188                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      4955495                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data    101728901                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     106684396                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       288437                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data      5903839                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      6192276                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data 110178794000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 110178794000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5243932                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data    107632740                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    112876672                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.055004                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.054852                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.054859                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 18662.228763                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 17792.939785                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data      5903839                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      5903839                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_uncacheable::.switch_cpus0.data         5134                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total         5134                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data 104274955000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 104274955000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.054852                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.052303                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 17662.228763                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 17662.228763                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       206430                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus0.data        47682                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       254112                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        12505                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus0.data        10823                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        23328                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus0.data    177566500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    177566500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       218935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus0.data        58505                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       277440                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.057117                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus0.data     0.184993                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.084083                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus0.data 16406.403031                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  7611.732682                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus0.data        10823                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        10823                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus0.data    166743500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    166743500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus0.data     0.184993                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.039010                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus0.data 15406.403031                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15406.403031                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       207731                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus0.data        51941                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       259672                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        10991                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::.switch_cpus0.data         5767                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        16758                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.switch_cpus0.data     45455000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     45455000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       218722                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus0.data        57708                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       276430                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.050251                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::.switch_cpus0.data     0.099934                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.060623                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.switch_cpus0.data  7881.914340                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  2712.435852                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.switch_cpus0.data         5767                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         5767                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus0.data     39694000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     39694000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus0.data     0.099934                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.020862                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus0.data  6882.954743                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6882.954743                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.switch_cpus0.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus0.data        27500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        27500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 5771169604500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          983.570992                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          462659442                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         11805149                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            39.191326                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data   395.369962                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   588.201030                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.386103                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.574415                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.960519                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          923                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          813                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           49                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.901367                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        937124021                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       937124021                       # Number of data accesses
system.cpu1.numPwrStateTransitions               5023                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    899141591.596973                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   248917330.033139                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         2511    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       314500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON     2525718000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 2257744536500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF  3510899350000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 5771169604500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5015285                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst   1248735740                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      1253751025                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5015285                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst   1248735740                       # number of overall hits
system.cpu1.icache.overall_hits::total     1253751025                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        37731                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst       359026                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        396757                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        37731                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst       359026                       # number of overall misses
system.cpu1.icache.overall_misses::total       396757                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst   6880566500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   6880566500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst   6880566500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   6880566500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5053016                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst   1249094766                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   1254147782                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5053016                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst   1249094766                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   1254147782                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.007467                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000287                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000316                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.007467                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000287                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000316                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 19164.535438                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 17342.016650                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 19164.535438                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 17342.016650                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.unused_prefetches           308112                       # number of HardPF blocks evicted w/o reference
system.cpu1.icache.writebacks::.writebacks       779432                       # number of writebacks
system.cpu1.icache.writebacks::total           779432                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst          911                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          911                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst          911                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          911                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst       358115                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       358115                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.icache.prefetcher       384124                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst       358115                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       742239                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst   6512816000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   6512816000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.icache.prefetcher   6520441419                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst   6512816000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  13033257419                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000287                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000286                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000287                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000592                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 18186.381470                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 18186.381470                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.icache.prefetcher 16974.834738                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 18186.381470                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 17559.381034                       # average overall mshr miss latency
system.cpu1.icache.replacements                779432                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5015285                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst   1248735740                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     1253751025                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        37731                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst       359026                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       396757                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst   6880566500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   6880566500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5053016                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst   1249094766                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   1254147782                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.007467                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000287                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000316                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 19164.535438                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 17342.016650                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst          911                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          911                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst       358115                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       358115                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst   6512816000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   6512816000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000287                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000286                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 18186.381470                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 18186.381470                       # average ReadReq mshr miss latency
system.cpu1.icache.HardPFReq_mshr_misses::.cpu1.icache.prefetcher       384124                       # number of HardPFReq MSHR misses
system.cpu1.icache.HardPFReq_mshr_misses::total       384124                       # number of HardPFReq MSHR misses
system.cpu1.icache.HardPFReq_mshr_miss_latency::.cpu1.icache.prefetcher   6520441419                       # number of HardPFReq MSHR miss cycles
system.cpu1.icache.HardPFReq_mshr_miss_latency::total   6520441419                       # number of HardPFReq MSHR miss cycles
system.cpu1.icache.HardPFReq_mshr_miss_rate::.cpu1.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.icache.HardPFReq_avg_mshr_miss_latency::.cpu1.icache.prefetcher 16974.834738                       # average HardPFReq mshr miss latency
system.cpu1.icache.HardPFReq_avg_mshr_miss_latency::total 16974.834738                       # average HardPFReq mshr miss latency
system.cpu1.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 5771169604500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 5771169604500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          506.981317                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         1254530995                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           779970                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1608.434933                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   195.545748                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.cpu1.icache.prefetcher   120.838089                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   190.597481                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.381925                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.cpu1.icache.prefetcher     0.236012                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.372261                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.990198                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1022          196                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_blocks::1024          315                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::0           63                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::1           29                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::2          100                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::3            4                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          184                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           55                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1022     0.382812                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.615234                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses       2509075534                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses      2509075534                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 5771169604500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1646226                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data    328521842                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       330168068                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1646226                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data    328521842                       # number of overall hits
system.cpu1.dcache.overall_hits::total      330168068                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data        34720                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      7137248                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       7171968                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data        34720                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      7137248                       # number of overall misses
system.cpu1.dcache.overall_misses::total      7171968                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 141115284000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 141115284000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 141115284000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 141115284000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1680946                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data    335659090                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    337340036                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1680946                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data    335659090                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    337340036                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.020655                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.021263                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.021260                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.020655                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.021263                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.021260                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 19771.666054                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 19675.950032                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 19771.666054                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 19675.950032                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      6252160                       # number of writebacks
system.cpu1.dcache.writebacks::total          6252160                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      7137248                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      7137248                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      7137248                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      7137248                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::.switch_cpus1.data         4031                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total         4031                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data 133978036000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 133978036000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data 133978036000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 133978036000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::.switch_cpus1.data      1355000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total      1355000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.021263                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.021157                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.021263                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.021157                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 18771.666054                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 18771.666054                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 18771.666054                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 18771.666054                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus1.data   336.144877                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total   336.144877                       # average overall mshr uncacheable latency
system.cpu1.dcache.replacements               7133870                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1053400                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data    248197302                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      249250702                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data        22764                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      2574967                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2597731                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data  62083103000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  62083103000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1076164                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data    250772269                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    251848433                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.021153                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.010268                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010315                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 24110.251898                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 23898.972988                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      2574967                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2574967                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_uncacheable::.switch_cpus1.data            8                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_uncacheable::total            8                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  59508136000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  59508136000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus1.data      1355000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total      1355000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.010268                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.010224                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 23110.251898                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 23110.251898                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus1.data       169375                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total       169375                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       592826                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     80324540                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      80917366                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        11956                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data      4562281                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      4574237                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data  79032181000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  79032181000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       604782                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     84886821                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     85491603                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.019769                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.053745                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.053505                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 17322.953365                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 17277.675162                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data      4562281                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      4562281                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::.switch_cpus1.data         4023                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total         4023                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data  74469900000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  74469900000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.053745                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.053365                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 16322.953365                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 16322.953365                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        11844                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus1.data        37151                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        48995                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          974                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus1.data         5242                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         6216                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus1.data    115503500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    115503500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        12818                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus1.data        42393                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        55211                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.075987                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus1.data     0.123652                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.112586                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus1.data 22034.242655                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 18581.644144                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus1.data         5242                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         5242                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus1.data    110261500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    110261500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus1.data     0.123652                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.094945                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus1.data 21034.242655                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 21034.242655                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        11268                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus1.data        39755                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        51023                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1470                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::.switch_cpus1.data         2483                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         3953                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.switch_cpus1.data     16981000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     16981000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        12738                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus1.data        42238                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        54976                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.115403                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::.switch_cpus1.data     0.058786                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.071904                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.switch_cpus1.data  6838.904551                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4295.724766                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.switch_cpus1.data         2483                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         2483                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus1.data     14508000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     14508000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus1.data     0.058786                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.045165                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus1.data  5842.931937                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5842.931937                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.switch_cpus1.data        84500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        84500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus1.data        74500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        74500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 5771169604500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          925.304255                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          337450233                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          7170222                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            47.062732                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   356.662431                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   568.641824                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.348303                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.555314                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.903617                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          112                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          321                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          577                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        682070668                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       682070668                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  30942023000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq                379                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            169953                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               400                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              400                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       140375                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        71701                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           42629                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            2309                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          1237                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           3546                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            6                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            6                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            16506                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           16506                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         71706                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        97870                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        42306                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        13862                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        60118                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        43085                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        64590                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       240931                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        48099                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        43256                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                556247                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1805056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       370712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2564992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      1462584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2755840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      9739862                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2052160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      1404641                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               22155847                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           79282                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3329088                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           263137                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.258158                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.669360                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 221199     84.06%     84.06% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  23673      9.00%     93.06% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  10567      4.02%     97.07% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   7668      2.91%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::4                     30      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             263137                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          360054719                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         121247937                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          32325438                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy          22604930                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          24086431                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           7603444                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          21192419                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy          22579458                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          30109899                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  30942023000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  30942023000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  30942023000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  30942023000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  30942023000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  30942023000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  30942023000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  30942023000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  30942023000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  30942023000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  30942023000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  30942023000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  30942023000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  30942023000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  30942023000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  30942023000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  30942023000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  30942023000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  30942023000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  30942023000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  30942023000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  30942023000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  30942023000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  30942023000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  30942023000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  30942023000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  30942023000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED  30942023000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.icache.prefetcher         6690                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.icache.prefetcher         9078                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.icache.prefetcher         3610                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.icache.prefetcher         5505                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.inst         6543                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.data         1801                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.inst         9185                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.data         4925                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.inst        14761                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.data        36495                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.inst         8100                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.data         5201                       # number of demand (read+write) hits
system.l2.demand_hits::total                   111894                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.icache.prefetcher         6690                       # number of overall hits
system.l2.overall_hits::.cpu1.icache.prefetcher         9078                       # number of overall hits
system.l2.overall_hits::.cpu2.icache.prefetcher         3610                       # number of overall hits
system.l2.overall_hits::.cpu3.icache.prefetcher         5505                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.inst         6543                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.data         1801                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.inst         9185                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.data         4925                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.inst        14761                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.data        36495                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.inst         8100                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.data         5201                       # number of overall hits
system.l2.overall_hits::total                  111894                       # number of overall hits
system.l2.demand_misses::.cpu0.icache.prefetcher          581                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.icache.prefetcher          808                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.icache.prefetcher          908                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.icache.prefetcher          842                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.inst          288                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.data         1677                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.inst          968                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.data         8563                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.inst         2251                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.data        43203                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.inst         1587                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.data         8274                       # number of demand (read+write) misses
system.l2.demand_misses::total                  69950                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.icache.prefetcher          581                       # number of overall misses
system.l2.overall_misses::.cpu1.icache.prefetcher          808                       # number of overall misses
system.l2.overall_misses::.cpu2.icache.prefetcher          908                       # number of overall misses
system.l2.overall_misses::.cpu3.icache.prefetcher          842                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.inst          288                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.data         1677                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.inst          968                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.data         8563                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.inst         2251                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.data        43203                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.inst         1587                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.data         8274                       # number of overall misses
system.l2.overall_misses::total                 69950                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.icache.prefetcher     58392869                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.icache.prefetcher     77248672                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.icache.prefetcher     85449976                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.icache.prefetcher     83121700                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.inst     25868000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.data    153896000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.inst     83858500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.data    733783000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.inst    195191500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.data   3433711000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.inst    137392500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.data    729430000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5797343717                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.icache.prefetcher     58392869                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.icache.prefetcher     77248672                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.icache.prefetcher     85449976                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.icache.prefetcher     83121700                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.inst     25868000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.data    153896000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.inst     83858500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.data    733783000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.inst    195191500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.data   3433711000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.inst    137392500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.data    729430000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5797343717                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.icache.prefetcher         7271                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.icache.prefetcher         9886                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.icache.prefetcher         4518                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.icache.prefetcher         6347                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.inst         6831                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.data         3478                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.inst        10153                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.data        13488                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.inst        17012                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.data        79698                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.inst         9687                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.data        13475                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               181844                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.icache.prefetcher         7271                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.icache.prefetcher         9886                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.icache.prefetcher         4518                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.icache.prefetcher         6347                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.inst         6831                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.data         3478                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.inst        10153                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.data        13488                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.inst        17012                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.data        79698                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.inst         9687                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.data        13475                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              181844                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.icache.prefetcher     0.079906                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.icache.prefetcher     0.081732                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.icache.prefetcher     0.200974                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.icache.prefetcher     0.132661                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.inst     0.042161                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.data     0.482174                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.inst     0.095341                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.data     0.634861                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.inst     0.132318                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.data     0.542084                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.inst     0.163828                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.data     0.614026                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.384670                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.icache.prefetcher     0.079906                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.icache.prefetcher     0.081732                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.icache.prefetcher     0.200974                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.icache.prefetcher     0.132661                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.inst     0.042161                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.data     0.482174                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.inst     0.095341                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.data     0.634861                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.inst     0.132318                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.data     0.542084                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.inst     0.163828                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.data     0.614026                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.384670                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.icache.prefetcher 100504.077453                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.icache.prefetcher 95604.792079                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.icache.prefetcher 94107.903084                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.icache.prefetcher 98719.358670                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.inst 89819.444444                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.data 91768.634466                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.inst 86630.681818                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.data 85692.280743                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.inst 86713.238561                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.data 79478.531583                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.inst 86573.724008                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.data 88159.294175                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82878.394811                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.icache.prefetcher 100504.077453                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.icache.prefetcher 95604.792079                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.icache.prefetcher 94107.903084                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.icache.prefetcher 98719.358670                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.inst 89819.444444                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.data 91768.634466                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.inst 86630.681818                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.data 85692.280743                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.inst 86713.238561                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.data 79478.531583                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.inst 86573.724008                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.data 88159.294175                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82878.394811                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               47776                       # number of writebacks
system.l2.writebacks::total                     47776                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.icache.prefetcher           15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.icache.prefetcher           10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.icache.prefetcher           16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus0.data           31                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus1.inst           41                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus1.data            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus3.inst            4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus3.data           26                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 146                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.icache.prefetcher           15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.icache.prefetcher           10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.icache.prefetcher           16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus0.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus0.data           31                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus1.inst           41                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus1.data            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus3.inst            4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus3.data           26                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                146                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.icache.prefetcher          566                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.icache.prefetcher          798                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.icache.prefetcher          908                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.icache.prefetcher          826                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.inst          287                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.data         1646                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.inst          927                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.data         8561                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.inst         2251                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.data        43203                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.inst         1583                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.data         8248                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             69804                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.icache.prefetcher          566                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.icache.prefetcher          798                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.icache.prefetcher          908                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.icache.prefetcher          826                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.inst          287                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.data         1646                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.inst          927                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.data         8561                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.inst         2251                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.data        43203                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.inst         1583                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.data         8248                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            69804                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus0.data          557                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus1.data           55                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus2.data          114                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus3.data           53                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total          779                       # number of overall MSHR uncacheable misses
system.l2.demand_mshr_miss_latency::.cpu0.icache.prefetcher     51251372                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.icache.prefetcher     68608176                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.icache.prefetcher     76369976                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.icache.prefetcher     73592208                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.inst     22930500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.data    134428500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.inst     70734000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.data    647874000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.inst    172681500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.data   3001681000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.inst    121210500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.data    645005000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5086366732                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.icache.prefetcher     51251372                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.icache.prefetcher     68608176                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.icache.prefetcher     76369976                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.icache.prefetcher     73592208                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.inst     22930500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.data    134428500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.inst     70734000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.data    647874000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.inst    172681500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.data   3001681000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.inst    121210500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.data    645005000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5086366732                       # number of overall MSHR miss cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus0.data     84029000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus2.data      1635000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total     85664000                       # number of overall MSHR uncacheable cycles
system.l2.demand_mshr_miss_rate::.cpu0.icache.prefetcher     0.077843                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.icache.prefetcher     0.080720                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.icache.prefetcher     0.200974                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.icache.prefetcher     0.130140                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.inst     0.042014                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.data     0.473260                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.inst     0.091303                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.data     0.634712                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.inst     0.132318                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.data     0.542084                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.inst     0.163415                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.data     0.612096                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.383867                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.icache.prefetcher     0.077843                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.icache.prefetcher     0.080720                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.icache.prefetcher     0.200974                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.icache.prefetcher     0.130140                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.inst     0.042014                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.data     0.473260                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.inst     0.091303                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.data     0.634712                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.inst     0.132318                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.data     0.542084                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.inst     0.163415                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.data     0.612096                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.383867                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.icache.prefetcher 90550.127208                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.icache.prefetcher 85975.157895                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.icache.prefetcher 84107.903084                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.icache.prefetcher 89094.682809                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.inst 79897.212544                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.data 81669.805589                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.inst 76304.207120                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.data 75677.374139                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.inst 76713.238561                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.data 69478.531583                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.inst 76570.120025                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.data 78201.382153                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72866.407828                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.icache.prefetcher 90550.127208                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.icache.prefetcher 85975.157895                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.icache.prefetcher 84107.903084                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.icache.prefetcher 89094.682809                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.inst 79897.212544                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.data 81669.805589                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.inst 76304.207120                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.data 75677.374139                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.inst 76713.238561                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.data 69478.531583                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.inst 76570.120025                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.data 78201.382153                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72866.407828                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus0.data 150859.964093                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus2.data 14342.105263                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 109966.623877                       # average overall mshr uncacheable latency
system.l2.replacements                          72724                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.switch_cpus0.data          369                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.switch_cpus2.data           10                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          379                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus0.data     84029000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus2.data      1635000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     85664000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus0.data 227720.867209                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus2.data       163500                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 226026.385224                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.switch_cpus0.data          188                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus1.data           55                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus2.data          104                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus3.data           53                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          400                       # number of WriteReq MSHR uncacheable
system.l2.WritebackDirty_hits::.writebacks        92599                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            92599                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        92599                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        92599                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        45255                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            45255                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        45255                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        45255                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          228                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           228                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus0.data          401                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus1.data          149                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus2.data           64                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus3.data          294                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  908                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus0.data           32                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus1.data           21                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus2.data           19                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus3.data           85                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                157                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus0.data       176000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.switch_cpus1.data       179500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.switch_cpus2.data       354000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.switch_cpus3.data      1027500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1737000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus0.data          433                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus1.data          170                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus2.data           83                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus3.data          379                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1065                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus0.data     0.073903                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus1.data     0.123529                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus2.data     0.228916                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus3.data     0.224274                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.147418                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus0.data         5500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus1.data  8547.619048                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus2.data 18631.578947                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus3.data 12088.235294                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 11063.694268                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus0.data           32                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus1.data           21                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus2.data           19                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus3.data           85                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           157                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus0.data       636000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus1.data       419000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus2.data       375500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus3.data      1670000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      3100500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.073903                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.123529                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.228916                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.224274                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.147418                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data        19875                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data 19952.380952                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data 19763.157895                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data 19647.058824                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19748.407643                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.switch_cpus0.data           57                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus1.data           39                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus2.data           16                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus3.data           25                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                137                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.switch_cpus1.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus2.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus3.data           18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               30                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.switch_cpus2.data        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.switch_cpus3.data        89500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       119000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.switch_cpus0.data           57                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus1.data           42                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus2.data           25                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus3.data           43                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            167                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.switch_cpus1.data     0.071429                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus2.data     0.360000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus3.data     0.418605                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.179641                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus2.data  3277.777778                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus3.data  4972.222222                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3966.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus1.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus2.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus3.data           18                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           30                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus1.data        60500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus2.data       176500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus3.data       357000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       594000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.071429                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.360000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.418605                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.179641                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data 20166.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data 19611.111111                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data 19833.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        19800                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus0.data          265                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus1.data         2023                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus2.data          988                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus3.data         1294                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4570                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus0.data          790                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus1.data         5548                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus2.data         3170                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus3.data         2055                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               11563                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus0.data     73808000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus1.data    471506500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus2.data    254953500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus3.data    181285500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     981553500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus0.data         1055                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus1.data         7571                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus2.data         4158                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus3.data         3349                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             16133                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus0.data     0.748815                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus1.data     0.732796                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus2.data     0.762386                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus3.data     0.613616                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.716730                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus0.data 93427.848101                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus1.data 84986.751983                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus2.data 80426.971609                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus3.data 88216.788321                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84887.442705                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus0.data          790                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus1.data         5548                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus2.data         3170                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus3.data         2055                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          11563                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus0.data     65908000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus1.data    416026500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus2.data    223253500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus3.data    160735500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    865923500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.748815                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.732796                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.762386                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.613616                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.716730                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 83427.848101                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 74986.751983                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 70426.971609                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 78216.788321                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74887.442705                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.icache.prefetcher         6690                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.icache.prefetcher         9078                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.icache.prefetcher         3610                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.icache.prefetcher         5505                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus0.inst         6543                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus1.inst         9185                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus2.inst        14761                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus3.inst         8100                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              63472                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.icache.prefetcher          581                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.icache.prefetcher          808                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.icache.prefetcher          908                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.icache.prefetcher          842                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus0.inst          288                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus1.inst          968                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus2.inst         2251                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus3.inst         1587                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             8233                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.icache.prefetcher     58392869                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.icache.prefetcher     77248672                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.icache.prefetcher     85449976                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.icache.prefetcher     83121700                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus0.inst     25868000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus1.inst     83858500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus2.inst    195191500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus3.inst    137392500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    746523717                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.icache.prefetcher         7271                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.icache.prefetcher         9886                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.icache.prefetcher         4518                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.icache.prefetcher         6347                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus0.inst         6831                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus1.inst        10153                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus2.inst        17012                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus3.inst         9687                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          71705                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.icache.prefetcher     0.079906                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.icache.prefetcher     0.081732                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.icache.prefetcher     0.200974                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.icache.prefetcher     0.132661                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus0.inst     0.042161                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus1.inst     0.095341                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus2.inst     0.132318                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus3.inst     0.163828                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.114818                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.icache.prefetcher 100504.077453                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.icache.prefetcher 95604.792079                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.icache.prefetcher 94107.903084                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.icache.prefetcher 98719.358670                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst 89819.444444                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus1.inst 86630.681818                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus2.inst 86713.238561                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus3.inst 86573.724008                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 90674.567837                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.icache.prefetcher           15                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.icache.prefetcher           10                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.icache.prefetcher           16                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus0.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus1.inst           41                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus3.inst            4                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            87                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.icache.prefetcher          566                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.icache.prefetcher          798                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.icache.prefetcher          908                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.icache.prefetcher          826                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus0.inst          287                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus1.inst          927                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus2.inst         2251                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus3.inst         1583                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         8146                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.icache.prefetcher     51251372                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.icache.prefetcher     68608176                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.icache.prefetcher     76369976                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.icache.prefetcher     73592208                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst     22930500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus1.inst     70734000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus2.inst    172681500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus3.inst    121210500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    657378232                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.icache.prefetcher     0.077843                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.icache.prefetcher     0.080720                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.icache.prefetcher     0.200974                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.icache.prefetcher     0.130140                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst     0.042014                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus1.inst     0.091303                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus2.inst     0.132318                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus3.inst     0.163415                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.113604                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.icache.prefetcher 90550.127208                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.icache.prefetcher 85975.157895                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.icache.prefetcher 84107.903084                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.icache.prefetcher 89094.682809                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst 79897.212544                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus1.inst 76304.207120                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus2.inst 76713.238561                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus3.inst 76570.120025                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80699.512890                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus0.data         1536                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.data         2902                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus2.data        35507                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus3.data         3907                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             43852                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus0.data          887                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.data         3015                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus2.data        40033                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus3.data         6219                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           50154                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.data     80088000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.data    262276500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus2.data   3178757500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus3.data    548144500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4069266500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus0.data         2423                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.data         5917                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus2.data        75540                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus3.data        10126                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         94006                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.data     0.366075                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.data     0.509549                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus2.data     0.529958                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus3.data     0.614162                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.533519                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 90290.868095                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 86990.547264                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 79403.429671                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 88140.295868                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81135.432867                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus0.data           31                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus1.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus3.data           26                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           59                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.data          856                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.data         3013                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus2.data        40033                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus3.data         6193                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        50095                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data     68520500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data    231847500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data   2778427500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data    484269500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3563065000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.353281                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.509211                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.529958                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.611594                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.532892                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 80047.313084                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 76949.054099                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 69403.429671                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 78196.269982                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71126.160295                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  30942023000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                     1984775                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    105492                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     18.814460                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     967.516491                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst               2                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data               6                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.icache.prefetcher   369.561813                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst               9                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data               1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.icache.prefetcher   286.404013                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.icache.prefetcher   784.020339                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data               1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.icache.prefetcher   200.536551                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.inst   213.015846                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.data   438.310251                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.inst   251.901233                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.data  2805.769122                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.inst  1416.176024                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.data 23852.968054                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.inst   205.105318                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.data   957.714945                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.029526                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.000183                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.icache.prefetcher     0.011278                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000275                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.icache.prefetcher     0.008740                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.icache.prefetcher     0.023926                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.icache.prefetcher     0.006120                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.inst     0.006501                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.data     0.013376                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.inst     0.007687                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.data     0.085625                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.inst     0.043218                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.data     0.727935                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.inst     0.006259                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.data     0.029227                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          2739                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         30029                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3         1650                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4         1058                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          765                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5743                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        14794                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         8700                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.083588                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.916412                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2748300                       # Number of tag accesses
system.l2.tags.data_accesses                  2748300                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  30942023000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.icache.prefetcher        36224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.icache.prefetcher        51072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.icache.prefetcher        58112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.icache.prefetcher        52864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.inst        18368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.data       105344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.inst        59328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.data       547840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.inst       144064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.data      2764992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.inst       101312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.data       527168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4466688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus0.inst        18368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus1.inst        59328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus2.inst       144064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus3.inst       101312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        323072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3180544                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3180544                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.icache.prefetcher          566                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.icache.prefetcher          798                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.icache.prefetcher          908                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.icache.prefetcher          826                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.inst          287                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.data         1646                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.inst          927                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.data         8560                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.inst         2251                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.data        43203                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.inst         1583                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.data         8237                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               69792                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        49696                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              49696                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.icache.prefetcher      1170706                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.icache.prefetcher      1650571                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.icache.prefetcher      1878093                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.icache.prefetcher      1708486                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.inst       593626                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.data      3404561                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.inst      1917392                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.data     17705371                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.inst      4655933                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.data     89360414                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.inst      3274253                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.data     17037283                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             144356689                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus0.inst       593626                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus1.inst      1917392                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus2.inst      4655933                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus3.inst      3274253                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         10441205                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      102790435                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            102790435                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      102790435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.icache.prefetcher      1170706                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.icache.prefetcher      1650571                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.icache.prefetcher      1878093                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.icache.prefetcher      1708486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.inst       593626                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.data      3404561                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.inst      1917392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.data     17705371                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.inst      4655933                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.data     89360414                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.inst      3274253                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.data     17037283                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            247147124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     49696.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.icache.prefetcher::samples       566.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.icache.prefetcher::samples       798.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.icache.prefetcher::samples       908.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.icache.prefetcher::samples       826.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       287.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples      1646.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples       927.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples      8560.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples      2251.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples     43203.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples      1583.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples      8237.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003465620500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2898                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2898                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              192430                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              47007                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       69792                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      49696                       # Number of write requests accepted
system.mem_ctrls.readBursts                     69792                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    49696                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              4513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3759                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4442                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              3951                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              3828                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4551                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4557                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4043                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5412                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             5959                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             3521                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3460                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2979                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3525                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3332                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3045                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3733                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2755                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3561                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2886                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2283                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.51                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    923747244                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  348960000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2232347244                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13235.72                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31985.72                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         4                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    54465                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   24129                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.04                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                48.55                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 69792                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                49696                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   67151                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2246                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     336                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      48                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     16                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        40904                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    186.972814                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   124.260251                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   215.313670                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        20646     50.47%     50.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        11028     26.96%     77.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3627      8.87%     86.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1782      4.36%     90.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1134      2.77%     93.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          786      1.92%     95.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          504      1.23%     96.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          381      0.93%     97.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1016      2.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        40904                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2898                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.083161                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     15.161596                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7              72      2.48%      2.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            346     11.94%     14.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23          1516     52.31%     66.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           470     16.22%     82.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           212      7.32%     90.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           103      3.55%     93.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            58      2.00%     95.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            29      1.00%     96.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            31      1.07%     97.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            17      0.59%     98.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            15      0.52%     99.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            11      0.38%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            7      0.24%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            2      0.07%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            3      0.10%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            1      0.03%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            1      0.03%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      0.03%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            1      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::184-191            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2898                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2898                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.150104                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.914026                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      5.780704                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19          2854     98.48%     98.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23            19      0.66%     99.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27             4      0.14%     99.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31             4      0.14%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35             6      0.21%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39             1      0.03%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43             1      0.03%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             1      0.03%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71             1      0.03%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             2      0.07%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91             1      0.03%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             1      0.03%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::124-127            2      0.07%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-227            1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2898                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                4466688                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3180864                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 4466688                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3180544                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       144.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       102.80                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    144.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    102.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.93                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.80                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   30940690500                       # Total gap between requests
system.mem_ctrls.avgGap                     258943.91                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.icache.prefetcher        36224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.icache.prefetcher        51072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.icache.prefetcher        58112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.icache.prefetcher        52864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.inst        18368                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.data       105344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.inst        59328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.data       547840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.inst       144064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.data      2764992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.inst       101312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.data       527168                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3180864                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.icache.prefetcher 1170705.612881226232                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.icache.prefetcher 1650570.811094025848                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.icache.prefetcher 1878093.103350094520                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.icache.prefetcher 1708485.576395570533                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.inst 593626.344340833835                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.data 3404560.845940810163                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.inst 1917392.408376142848                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.data 17705371.106472257525                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.inst 4655933.453349187970                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.data 89360414.475808516145                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.inst 3274252.624012334272                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.data 17037282.921029437333                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 102800776.794717013836                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.icache.prefetcher          566                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.icache.prefetcher          798                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.icache.prefetcher          908                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.icache.prefetcher          826                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.inst          287                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.data         1646                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.inst          927                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.data         8560                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.inst         2251                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.data        43203                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.inst         1583                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.data         8237                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        49696                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.icache.prefetcher     27466306                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.icache.prefetcher     35151534                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.icache.prefetcher     38318336                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.icache.prefetcher     38851151                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.inst     11163498                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.data     67026487                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.inst     32810242                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.data    298330997                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.inst     80370995                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.data   1238365226                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.inst     56373990                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.data    308118482                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 727314242958                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.icache.prefetcher     48527.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.icache.prefetcher     44049.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.icache.prefetcher     42200.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.icache.prefetcher     47035.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.inst     38897.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.data     40720.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.inst     35394.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.data     34851.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.inst     35704.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.data     28663.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.inst     35612.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.data     37406.64                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14635267.28                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    65.78                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            150975300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             80260455                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           265422360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          131914620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2442579360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       6490151670                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       6416345760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        15977649525                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        516.373785                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  16592847402                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1033240000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  13315935598                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            141043560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             74970225                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           232892520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          127524600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2442579360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       6449754630                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       6450364320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        15919129215                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        514.482496                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  16678336443                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1033240000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  13230446557                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  30942023000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  382                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 382                       # Transaction distribution
system.iobus.trans_dist::WriteReq                2320                       # Transaction distribution
system.iobus.trans_dist::WriteResp               2320                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          502                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           32                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          976                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1558                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side         3846                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total         3846                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    5404                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         2008                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          488                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           27                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2567                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       122904                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       122904                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   125471                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               539501                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy             1926000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1158000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             9987573                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy               41000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              787001                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               33500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
