{
  "design": {
    "design_info": {
      "boundary_crc": "0x9E27C98469EF6150",
      "device": "xc7z010clg400-1",
      "name": "Ay2_BD",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.1",
      "validated": "true"
    },
    "design_tree": {
      "SM_0": "",
      "RAM_0": "",
      "ALU_1": ""
    },
    "ports": {
      "sws": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "nxt": {
        "direction": "I"
      },
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "Ay2_BD_clk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "leds": {
        "direction": "O",
        "left": "3",
        "right": "0"
      }
    },
    "components": {
      "SM_0": {
        "vlnv": "xilinx.com:user:SM:1.0",
        "xci_name": "Ay2_BD_SM_0_0"
      },
      "RAM_0": {
        "vlnv": "xilinx.com:user:RAM:1.0",
        "xci_name": "Ay2_BD_RAM_0_0"
      },
      "ALU_1": {
        "vlnv": "xilinx.com:user:ALU:1.0",
        "xci_name": "Ay2_BD_ALU_1_1"
      }
    },
    "nets": {
      "sw_0_1": {
        "ports": [
          "sws",
          "SM_0/sw",
          "ALU_1/sws"
        ]
      },
      "nxt_0_1": {
        "ports": [
          "nxt",
          "SM_0/nxt"
        ]
      },
      "clk_0_1": {
        "ports": [
          "clk",
          "SM_0/clk",
          "RAM_0/clk",
          "ALU_1/clk"
        ]
      },
      "SM_0_addr": {
        "ports": [
          "SM_0/addr",
          "RAM_0/address"
        ]
      },
      "ALU_1_y": {
        "ports": [
          "ALU_1/y",
          "leds"
        ]
      },
      "RAM_0_data_out": {
        "ports": [
          "RAM_0/data_out",
          "ALU_1/a"
        ]
      },
      "SM_0_b": {
        "ports": [
          "SM_0/b",
          "ALU_1/b"
        ]
      },
      "SM_0_instr": {
        "ports": [
          "SM_0/instr",
          "ALU_1/instr"
        ]
      },
      "SM_0_ledEn": {
        "ports": [
          "SM_0/ledEn",
          "ALU_1/ledEn"
        ]
      }
    }
  }
}