# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile C:/Users/User/OneDrive/Desktop/Sample_examples/Extra_work/test/sample.v
