
---------- Begin Simulation Statistics ----------
final_tick                               699605320000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  56586                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701652                       # Number of bytes of host memory used
host_op_rate                                    56755                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 12035.82                       # Real time elapsed on the host
host_tick_rate                               58126910                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   681057067                       # Number of instructions simulated
sim_ops                                     683094679                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.699605                       # Number of seconds simulated
sim_ticks                                699605320000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            84.829658                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               87782176                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           103480526                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         13053284                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        133076376                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          13631270                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       13776825                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          145555                       # Number of indirect misses.
system.cpu0.branchPred.lookups              170953899                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1083156                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018218                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          7721741                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 151209351                       # Number of branches committed
system.cpu0.commit.bw_lim_events             19683098                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058521                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       83269259                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           623664533                       # Number of instructions committed
system.cpu0.commit.committedOps             624684033                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1167810486                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.534919                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.333953                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    875417362     74.96%     74.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    171636566     14.70%     89.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     44012120      3.77%     93.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     33228648      2.85%     96.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     15719820      1.35%     97.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5022430      0.43%     98.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1752025      0.15%     98.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1338417      0.11%     98.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     19683098      1.69%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1167810486                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            13130598                       # Number of function calls committed.
system.cpu0.commit.int_insts                604979746                       # Number of committed integer instructions.
system.cpu0.commit.loads                    190159514                       # Number of loads committed
system.cpu0.commit.membars                    2037598                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037604      0.33%      0.33% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       347125901     55.57%     55.89% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4400507      0.70%     56.60% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1542070      0.25%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      191177724     30.60%     87.45% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      78400177     12.55%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        624684033                       # Class of committed instruction
system.cpu0.commit.refs                     269577929                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  623664533                       # Number of Instructions Simulated
system.cpu0.committedOps                    624684033                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.228872                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.228872                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            240353348                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              5338189                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            85901866                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             727713612                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               421533897                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                510120397                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               7729840                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             11064783                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              4725129                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  170953899                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                131766995                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    752513750                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2701490                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           90                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     751431794                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   9                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               26122766                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.122982                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         418887379                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         101413446                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.540572                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1184462611                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.635269                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.872276                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               639012956     53.95%     53.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               411034297     34.70%     88.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                83313914      7.03%     95.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                38380068      3.24%     98.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 6477376      0.55%     99.47% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 4748883      0.40%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  473010      0.04%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1019143      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    2964      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1184462611                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      205605674                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             7793958                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               161322514                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.503734                       # Inst execution rate
system.cpu0.iew.exec_refs                   317153387                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  95714208                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              183966700                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            218767209                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1021167                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          4682476                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            99349414                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          707929708                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            221439179                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3694574                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            700224296                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                811353                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              9803549                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               7729840                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             12066789                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      1056507                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        15220438                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         9602                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         9157                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      3231342                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     28607695                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     19930988                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          9157                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       688325                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       7105633                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                303974155                       # num instructions consuming a value
system.cpu0.iew.wb_count                    690538748                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.842479                       # average fanout of values written-back
system.cpu0.iew.wb_producers                256091835                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.496766                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     690608735                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               862909037                       # number of integer regfile reads
system.cpu0.int_regfile_writes              440244196                       # number of integer regfile writes
system.cpu0.ipc                              0.448657                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.448657                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038456      0.29%      0.29% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            376529593     53.49%     53.78% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4405157      0.63%     54.41% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1542586      0.22%     54.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     54.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     54.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     54.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     54.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     54.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     54.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     54.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     54.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     54.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     54.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     54.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     54.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     54.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     54.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     54.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     54.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     54.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     54.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     54.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     54.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     54.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     54.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     54.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     54.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     54.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     54.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     54.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     54.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     54.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     54.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     54.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     54.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     54.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     54.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     54.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     54.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     54.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     54.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     54.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     54.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     54.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     54.63% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           224020434     31.82%     86.45% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           95382594     13.55%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             703918871                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    3080342                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.004376                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 509634     16.54%     16.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    58      0.00%     16.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                 550832     17.88%     34.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     34.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     34.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     34.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     34.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     34.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     34.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     34.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     34.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     34.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     34.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     34.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     34.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     34.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     34.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     34.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     34.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     34.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     34.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     34.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     34.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     34.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     34.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     34.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     34.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     34.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     34.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     34.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     34.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     34.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     34.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     34.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     34.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     34.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     34.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     34.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     34.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     34.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     34.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     34.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     34.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     34.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     34.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     34.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1780495     57.80%     92.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               239319      7.77%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             704960702                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2595600541                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    690538697                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        791183772                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 704870653                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                703918871                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3059055                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       83245590                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           219953                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           534                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     22300563                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1184462611                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.594294                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.840566                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          680545034     57.46%     57.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          352031665     29.72%     87.18% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          121144725     10.23%     97.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           20073778      1.69%     99.10% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            6751991      0.57%     99.67% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1674129      0.14%     99.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1801857      0.15%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             328785      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             110647      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1184462611                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.506392                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         11457693                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         7227192                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           218767209                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           99349414                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    885                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1390068285                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     9954441                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              203384597                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            399066381                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               7642949                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               433078735                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              12840608                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                11139                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            892103149                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             721250607                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          462236915                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                502405171                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              16596653                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               7729840                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             37771085                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                63170466                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       892103105                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         93183                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2875                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 18429997                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2864                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1856069643                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1432572844                       # The number of ROB writes
system.cpu0.timesIdled                       13163050                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  852                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            73.688891                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                6840088                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             9282387                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           760082                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         10409102                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            763793                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         801693                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           37900                       # Number of indirect misses.
system.cpu1.branchPred.lookups               12570049                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        10102                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017938                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           449357                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  10114937                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2717203                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054481                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        6778020                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            57392534                       # Number of instructions committed
system.cpu1.commit.committedOps              58410646                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    243021227                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.240352                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.052981                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    222084213     91.38%     91.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9635526      3.96%     95.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3741048      1.54%     96.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2020919      0.83%     97.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1368289      0.56%     98.28% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       863800      0.36%     98.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       431116      0.18%     98.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       159113      0.07%     98.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2717203      1.12%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    243021227                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1443021                       # Number of function calls committed.
system.cpu1.commit.int_insts                 55974714                       # Number of committed integer instructions.
system.cpu1.commit.loads                     14461353                       # Number of loads committed
system.cpu1.commit.membars                    2035998                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035998      3.49%      3.49% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        34548342     59.15%     62.63% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         248003      0.42%     63.06% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv          493477      0.84%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       15479291     26.50%     90.40% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       5605523      9.60%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         58410646                       # Class of committed instruction
system.cpu1.commit.refs                      21084826                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   57392534                       # Number of Instructions Simulated
system.cpu1.committedOps                     58410646                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.267722                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.267722                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            204119035                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               318184                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             6358841                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              67631325                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 8387180                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 28504598                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                449687                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               747547                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2707010                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   12570049                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  8827403                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    233534052                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               106919                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      70137856                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1520824                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.051320                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           9873045                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           7603881                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.286352                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         244167510                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.291424                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.747938                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               199166138     81.57%     81.57% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                29046213     11.90%     93.47% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                10124405      4.15%     97.61% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3365730      1.38%     98.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1017837      0.42%     99.41% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  990846      0.41%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  456099      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      12      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     230      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           244167510                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         767869                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              487661                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                10992070                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.256989                       # Inst execution rate
system.cpu1.iew.exec_refs                    22610660                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6800038                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              171714328                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             15801669                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1018627                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           447933                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7038325                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           65180048                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             15810622                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           395887                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             62945818                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                728556                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3244653                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                449687                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              5381939                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        43519                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          871759                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         6449                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          366                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads           95                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      1340316                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       414852                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           366                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        77564                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        410097                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 37463493                       # num instructions consuming a value
system.cpu1.iew.wb_count                     62374263                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.818108                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 30649185                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.254656                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      62408603                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                80252528                       # number of integer regfile reads
system.cpu1.int_regfile_writes               44342234                       # number of integer regfile writes
system.cpu1.ipc                              0.234317                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.234317                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036100      3.21%      3.21% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             37830023     59.72%     62.94% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              248039      0.39%     63.33% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv               493552      0.78%     64.11% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.11% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.11% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.11% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.11% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.11% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.11% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.11% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.11% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            16930154     26.73%     90.84% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            5803825      9.16%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              63341705                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2128431                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.033602                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 340871     16.02%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  6721      0.32%     16.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                 532167     25.00%     41.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     41.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     41.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     41.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     41.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     41.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     41.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     41.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     41.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     41.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     41.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     41.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     41.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     41.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     41.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     41.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     41.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     41.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     41.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     41.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     41.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     41.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     41.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     41.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     41.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     41.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     41.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     41.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     41.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     41.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     41.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     41.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     41.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     41.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     41.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     41.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     41.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     41.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     41.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     41.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     41.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     41.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     41.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1091016     51.26%     92.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               157652      7.41%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              63434020                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         373143328                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     62374251                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         71949748                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  62125196                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 63341705                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3054852                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        6769401                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           164005                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           371                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      3593826                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    244167510                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.259419                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.747127                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          205352435     84.10%     84.10% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           25384852     10.40%     94.50% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            7913116      3.24%     97.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2047896      0.84%     98.58% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2356177      0.96%     99.54% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             443598      0.18%     99.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             396932      0.16%     99.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             217389      0.09%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              55115      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      244167510                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.258606                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6841767                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1191660                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            15801669                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7038325                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    102                       # number of misc regfile reads
system.cpu1.numCycles                       244935379                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1154257960                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              183701183                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             41368505                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               7414383                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 9743004                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               2247047                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                10170                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             85764683                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              66787573                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           47591416                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 29330415                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              10982436                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                449687                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             20916798                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 6222911                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        85764671                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         26423                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               612                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 14619097                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           612                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   305492378                       # The number of ROB reads
system.cpu1.rob.rob_writes                  131525971                       # The number of ROB writes
system.cpu1.timesIdled                          38662                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5553574                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      11052485                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1061187                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       179907                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     37333163                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      8706376                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     74642936                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        8886283                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 699605320000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3066658                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2693065                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2805761                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              347                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            258                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2486320                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2486315                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3066658                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            76                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     16605458                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               16605458                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    527746432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               527746432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              525                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5553659                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5553659    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5553659                       # Request fanout histogram
system.membus.respLayer1.occupancy        29559314500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         23495958000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   699605320000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 699605320000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 699605320000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 699605320000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 699605320000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   699605320000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 699605320000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 699605320000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 699605320000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 699605320000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 12                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       829537250                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1257828952.498262                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        35000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3170667500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   694628096500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4977223500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 699605320000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    116178310                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       116178310                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    116178310                       # number of overall hits
system.cpu0.icache.overall_hits::total      116178310                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     15588685                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      15588685                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     15588685                       # number of overall misses
system.cpu0.icache.overall_misses::total     15588685                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 273477371997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 273477371997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 273477371997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 273477371997                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    131766995                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    131766995                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    131766995                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    131766995                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.118305                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.118305                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.118305                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.118305                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 17543.325303                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 17543.325303                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 17543.325303                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 17543.325303                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2904                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               67                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    43.343284                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     14052947                       # number of writebacks
system.cpu0.icache.writebacks::total         14052947                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1535704                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1535704                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1535704                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1535704                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     14052981                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     14052981                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     14052981                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     14052981                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 245365165998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 245365165998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 245365165998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 245365165998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.106650                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.106650                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.106650                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.106650                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 17460.008378                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 17460.008378                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 17460.008378                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 17460.008378                       # average overall mshr miss latency
system.cpu0.icache.replacements              14052947                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    116178310                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      116178310                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     15588685                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     15588685                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 273477371997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 273477371997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    131766995                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    131766995                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.118305                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.118305                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 17543.325303                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 17543.325303                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1535704                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1535704                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     14052981                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     14052981                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 245365165998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 245365165998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.106650                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.106650                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 17460.008378                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 17460.008378                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 699605320000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999915                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          130231184                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         14052948                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             9.267179                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999915                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        277586970                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       277586970                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 699605320000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    238549251                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       238549251                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    238549251                       # number of overall hits
system.cpu0.dcache.overall_hits::total      238549251                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     39215322                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      39215322                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     39215322                       # number of overall misses
system.cpu0.dcache.overall_misses::total     39215322                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1183219037609                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1183219037609                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1183219037609                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1183219037609                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    277764573                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    277764573                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    277764573                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    277764573                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.141182                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.141182                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.141182                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.141182                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 30172.365730                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 30172.365730                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 30172.365730                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 30172.365730                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     25924246                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        78836                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          1576494                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1543                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    16.444240                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    51.092677                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     21812471                       # number of writebacks
system.cpu0.dcache.writebacks::total         21812471                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     17798469                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     17798469                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     17798469                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     17798469                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     21416853                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     21416853                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     21416853                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     21416853                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 474442868583                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 474442868583                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 474442868583                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 474442868583                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.077104                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.077104                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.077104                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.077104                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 22152.781671                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22152.781671                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 22152.781671                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22152.781671                       # average overall mshr miss latency
system.cpu0.dcache.replacements              21812471                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    175152208                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      175152208                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     24214016                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     24214016                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 662737608000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 662737608000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    199366224                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    199366224                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.121455                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.121455                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 27369.999590                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 27369.999590                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      7844692                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      7844692                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     16369324                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     16369324                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 330454034000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 330454034000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.082107                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.082107                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 20187.396498                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 20187.396498                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     63397043                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      63397043                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     15001306                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     15001306                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 520481429609                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 520481429609                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     78398349                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     78398349                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.191347                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.191347                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 34695.741131                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 34695.741131                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      9953777                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      9953777                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      5047529                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      5047529                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 143988834583                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 143988834583                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.064383                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.064383                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 28526.598774                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 28526.598774                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1138                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1138                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          767                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          767                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      6013500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      6013500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1905                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1905                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.402625                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.402625                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  7840.286832                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  7840.286832                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          753                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          753                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       503500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       503500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.007349                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.007349                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 35964.285714                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 35964.285714                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1689                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1689                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          153                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          153                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       682500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       682500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1842                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1842                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.083062                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.083062                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4460.784314                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4460.784314                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          153                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          153                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       529500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       529500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.083062                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.083062                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3460.784314                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3460.784314                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       610230                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         610230                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       407988                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       407988                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  34609934000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  34609934000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018218                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018218                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.400688                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.400688                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 84830.764630                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 84830.764630                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       407988                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       407988                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  34201946000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  34201946000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.400688                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.400688                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 83830.764630                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 83830.764630                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 699605320000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.978414                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          260987511                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         21824545                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            11.958440                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           183500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.978414                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999325                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999325                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        579397653                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       579397653                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 699605320000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            12992667                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            18569508                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               47196                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              146375                       # number of demand (read+write) hits
system.l2.demand_hits::total                 31755746                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           12992667                       # number of overall hits
system.l2.overall_hits::.cpu0.data           18569508                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              47196                       # number of overall hits
system.l2.overall_hits::.cpu1.data             146375                       # number of overall hits
system.l2.overall_hits::total                31755746                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           1060312                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3242773                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3869                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1246206                       # number of demand (read+write) misses
system.l2.demand_misses::total                5553160                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          1060312                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3242773                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3869                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1246206                       # number of overall misses
system.l2.overall_misses::total               5553160                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  85819170500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 259687431500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    339156000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 122081851500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     467927609500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  85819170500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 259687431500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    339156000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 122081851500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    467927609500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        14052979                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        21812281                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           51065                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1392581                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             37308906                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       14052979                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       21812281                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          51065                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1392581                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            37308906                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.075451                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.148667                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.075766                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.894889                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.148843                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.075451                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.148667                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.075766                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.894889                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.148843                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80937.658444                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 80081.902588                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 87659.860429                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 97962.817945                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84263.304047                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80937.658444                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 80081.902588                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 87659.860429                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 97962.817945                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84263.304047                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2693066                       # number of writebacks
system.l2.writebacks::total                   2693066                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data             58                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             19                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data             93                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 183                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data            58                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            19                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data            93                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                183                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      1060299                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3242715                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3850                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1246113                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5552977                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      1060299                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3242715                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3850                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1246113                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5552977                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  75215622000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 227256153000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    299594000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 109615681001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 412387050001                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  75215622000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 227256153000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    299594000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 109615681001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 412387050001                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.075450                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.148665                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.075394                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.894823                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.148838                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.075450                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.148665                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.075394                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.894823                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.148838                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70938.124057                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 70082.061791                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 77816.623377                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 87966.084136                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74264.137957                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70938.124057                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 70082.061791                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 77816.623377                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 87966.084136                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74264.137957                       # average overall mshr miss latency
system.l2.replacements                       13876970                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6567686                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6567686                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      6567686                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6567686                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     30609783                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         30609783                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     30609783                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     30609783                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data              22                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   32                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            68                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 75                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1394000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       122000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1516000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           90                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           17                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              107                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.755556                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.411765                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.700935                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data        20500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 17428.571429                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 20213.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           68                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            75                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1374000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       141500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1515500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.755556                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.411765                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.700935                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20205.882353                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20214.285714                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20206.666667                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        40000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       122000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       162000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20333.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20250                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          3737302                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            73619                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3810921                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1706225                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         780093                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2486318                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 127664594500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  77285121000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  204949715500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      5443527                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       853712                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6297239                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.313441                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.913766                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.394827                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 74822.836672                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 99071.676069                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82431.014657                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data      1706225                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       780093                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2486318                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 110602374500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  69484191000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 180086565500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.313441                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.913766                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.394827                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 64822.854254                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 89071.676069                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72431.026723                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      12992667                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         47196                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           13039863                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      1060312                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3869                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          1064181                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  85819170500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    339156000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  86158326500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     14052979                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        51065                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       14104044                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.075451                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.075766                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.075452                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80937.658444                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 87659.860429                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80962.098083                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           13                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           19                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            32                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      1060299                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3850                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      1064149                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  75215622000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    299594000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  75515216000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.075450                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.075394                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.075450                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70938.124057                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 77816.623377                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70963.009879                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     14832206                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        72756                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          14904962                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1536548                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       466113                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2002661                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 132022837000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  44796730500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 176819567500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     16368754                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       538869                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      16907623                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.093871                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.864984                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.118447                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 85921.713477                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 96107.018041                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88292.310830                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data           58                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data           93                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          151                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1536490                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       466020                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2002510                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 116653778500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  40131490001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 156785268501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.093867                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.864811                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.118438                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 75922.250389                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 86115.381316                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78294.374810                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 1                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           75                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              76                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           76                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            77                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.986842                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.987013                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           75                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           76                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1466000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        18500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1484500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.986842                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.987013                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19546.666667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        18500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19532.894737                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 699605320000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999859                       # Cycle average of tags in use
system.l2.tags.total_refs                    74486211                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  13876971                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.367613                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.593929                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.375679                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       28.705692                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.028140                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        3.296419                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.431155                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.068370                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.448526                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000440                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.051507                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 609769603                       # Number of tag accesses
system.l2.tags.data_accesses                609769603                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 699605320000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      67859072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     207533632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        246400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      79751232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          355390336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     67859072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       246400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      68105472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    172356160                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       172356160                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        1060298                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3242713                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3850                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1246113                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5552974                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2693065                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2693065                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         96996221                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        296643873                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           352199                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        113994605                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             507986898                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     96996221                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       352199                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         97348419                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      246361992                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            246361992                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      246361992                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        96996221                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       296643873                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          352199                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       113994605                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            754348889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2028625.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   1060298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2538429.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3850.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1219044.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005085530750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       123594                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       123594                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            11542807                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1909451                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5552974                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2693065                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5552974                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2693065                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 731353                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                664440                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            144768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            218298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            189610                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            186568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            756896                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            884004                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            228555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            218358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            187312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            177124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           170585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           263567                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           242154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           671355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           138925                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           143542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             91299                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            167560                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            135605                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            119842                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            113172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            171416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            177127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            154531                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            130420                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            121078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           111683                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           135442                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           138686                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            88478                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            86258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            86000                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.20                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.81                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  99601094750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                24108105000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            190006488500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     20657.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39407.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2942215                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1367354                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 61.02                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.40                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5552974                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2693065                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3417343                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  922786                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  287092                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  125313                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   48535                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   13285                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4089                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    3171                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  16525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  20610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  58572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 101541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 122257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 127743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 129349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 129646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 133261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 132406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 131897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 132614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 128278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 126452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 125657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 124318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 123931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 125627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2540643                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    172.559428                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   110.929328                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   219.033380                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1549424     60.99%     60.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       503229     19.81%     80.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       149919      5.90%     86.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       106996      4.21%     90.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        97189      3.83%     94.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        19051      0.75%     95.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        13116      0.52%     96.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        10251      0.40%     96.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        91468      3.60%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2540643                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       123594                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      39.011675                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    280.803215                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       123589    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::94208-98303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        123594                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       123594                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.413394                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.388642                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.939641                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           100731     81.50%     81.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3114      2.52%     84.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            13134     10.63%     94.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             5184      4.19%     98.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1144      0.93%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              213      0.17%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               48      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               16      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        123594                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              308583744                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                46806592                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               129830208                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               355390336                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            172356160                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       441.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       185.58                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    507.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    246.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.90                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.45                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.45                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  699605290500                       # Total gap between requests
system.mem_ctrls.avgGap                      84841.38                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     67859072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    162459456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       246400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     78018816                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    129830208                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 96996220.669105261564                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 232215867.083457857370                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 352198.579622007441                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 111518328.648501425982                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 185576358.967653363943                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      1060298                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3242713                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3850                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1246113                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2693065                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  31737778250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  99968443750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    138209250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  58162057250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 16949654183750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29932.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     30828.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     35898.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     46674.79                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6293815.48                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    62.91                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           7623963480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           4052221305                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         14241186960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4687794900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     55226018640.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     300394035600                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      15685044480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       401910265365                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        574.481431                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  37710731000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  23361260000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 638533329000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          10516270380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           5589518880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         20185186980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         5901481440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     55226018640.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     307141331370                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      10003111200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       414562918890                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        592.566847                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  22998079500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  23361260000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 653245980500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                155                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           78                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    7394581307.692307                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   33655514294.756229                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           75     96.15%     96.15% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.28%     97.44% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.28%     98.72% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      1.28%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        53500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 258260924500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             78                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   122827978000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 576777342000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 699605320000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      8775499                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         8775499                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      8775499                       # number of overall hits
system.cpu1.icache.overall_hits::total        8775499                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        51904                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         51904                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        51904                       # number of overall misses
system.cpu1.icache.overall_misses::total        51904                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1018138000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1018138000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1018138000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1018138000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      8827403                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      8827403                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      8827403                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      8827403                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.005880                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005880                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.005880                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005880                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 19615.790691                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 19615.790691                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 19615.790691                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 19615.790691                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          186                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           93                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        51033                       # number of writebacks
system.cpu1.icache.writebacks::total            51033                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          839                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          839                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          839                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          839                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        51065                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        51065                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        51065                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        51065                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    945392500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    945392500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    945392500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    945392500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.005785                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005785                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.005785                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005785                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 18513.512190                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 18513.512190                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 18513.512190                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 18513.512190                       # average overall mshr miss latency
system.cpu1.icache.replacements                 51033                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      8775499                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        8775499                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        51904                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        51904                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1018138000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1018138000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      8827403                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      8827403                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.005880                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005880                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 19615.790691                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 19615.790691                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          839                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          839                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        51065                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        51065                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    945392500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    945392500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.005785                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005785                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 18513.512190                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 18513.512190                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 699605320000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.983466                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            8791452                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            51033                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           172.269943                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        360342000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.983466                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999483                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999483                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         17705871                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        17705871                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 699605320000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16048711                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16048711                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16048711                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16048711                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      4301809                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4301809                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      4301809                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4301809                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 398603300465                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 398603300465                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 398603300465                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 398603300465                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20350520                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20350520                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20350520                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20350520                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.211386                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.211386                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.211386                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.211386                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 92659.460349                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 92659.460349                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 92659.460349                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 92659.460349                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2285126                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       148195                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            43378                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2270                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    52.679377                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    65.284141                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1392473                       # number of writebacks
system.cpu1.dcache.writebacks::total          1392473                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      3326364                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3326364                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      3326364                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3326364                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       975445                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       975445                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       975445                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       975445                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  90219384481                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  90219384481                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  90219384481                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  90219384481                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.047932                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.047932                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.047932                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.047932                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 92490.488424                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 92490.488424                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 92490.488424                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 92490.488424                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1392473                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     12260087                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       12260087                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2485341                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2485341                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 194375945000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 194375945000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     14745428                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     14745428                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.168550                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.168550                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 78208.964082                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 78208.964082                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1946163                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1946163                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       539178                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       539178                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  46750225000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  46750225000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.036566                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.036566                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 86706.477267                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 86706.477267                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3788624                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3788624                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1816468                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1816468                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 204227355465                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 204227355465                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5605092                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5605092                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.324075                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.324075                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 112431.022988                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 112431.022988                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1380201                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1380201                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       436267                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       436267                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  43469159481                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  43469159481                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.077834                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.077834                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 99638.889673                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 99638.889673                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          321                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          321                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          150                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          150                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6060500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6060500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          471                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          471                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.318471                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.318471                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 40403.333333                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 40403.333333                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          148                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          148                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data        17500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        17500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.004246                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.004246                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data         8750                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         8750                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          333                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          333                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          109                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          109                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       642000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       642000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          442                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          442                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.246606                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.246606                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5889.908257                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5889.908257                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          109                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          109                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       533000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       533000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.246606                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.246606                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4889.908257                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4889.908257                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       588513                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         588513                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       429425                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       429425                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  36828397500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  36828397500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017938                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017938                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.421858                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.421858                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 85762.117948                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 85762.117948                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       429425                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       429425                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  36398972500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  36398972500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.421858                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.421858                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 84762.117948                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 84762.117948                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 699605320000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.771735                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           18041673                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1404740                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.843425                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        360353500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.771735                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.930367                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.930367                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         44143511                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        44143511                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 699605320000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          31012423                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9260752                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     30741215                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        11183904                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             378                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           262                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            640                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6320894                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6320891                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      14104046                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     16908378                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           77                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           77                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     42158906                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     65449912                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       153163                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4190053                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             111952034                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1798779200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2791983040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      6534272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    178242880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4775539392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        13901903                       # Total snoops (count)
system.tol2bus.snoopTraffic                 173918592                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         51211005                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.198230                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.407383                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               41239358     80.53%     80.53% # Request fanout histogram
system.tol2bus.snoop_fanout::1                9791740     19.12%     99.65% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 179907      0.35%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           51211005                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        74630372992                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       32743173634                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       21137652402                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2107673170                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          76620953                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1366660542000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 124374                       # Simulator instruction rate (inst/s)
host_mem_usage                                 718064                       # Number of bytes of host memory used
host_op_rate                                   124977                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7415.95                       # Real time elapsed on the host
host_tick_rate                               89948703                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   922350689                       # Number of instructions simulated
sim_ops                                     926821512                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.667055                       # Number of seconds simulated
sim_ticks                                667055222000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.480672                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               16401773                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            18749025                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          2960646                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         32823487                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            933476                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1169697                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          236221                       # Number of indirect misses.
system.cpu0.branchPred.lookups               37787203                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       155451                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        183215                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          2353865                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  21630432                       # Number of branches committed
system.cpu0.commit.bw_lim_events              5930352                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3003197                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       50980283                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           118838852                       # Number of instructions committed
system.cpu0.commit.committedOps             120168494                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    643071982                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.186866                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.945304                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    600465008     93.37%     93.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     20377980      3.17%     96.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      5496726      0.85%     97.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      6664884      1.04%     98.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1615780      0.25%     98.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       799281      0.12%     98.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1153728      0.18%     98.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       568243      0.09%     99.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      5930352      0.92%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    643071982                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                     31923                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1881987                       # Number of function calls committed.
system.cpu0.commit.int_insts                116655622                       # Number of committed integer instructions.
system.cpu0.commit.loads                     37542867                       # Number of loads committed
system.cpu0.commit.membars                    2053006                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2060341      1.71%      1.71% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        69603900     57.92%     59.64% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        1235373      1.03%     60.66% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv          591865      0.49%     61.16% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     61.16% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp          4890      0.00%     61.16% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt         14671      0.01%     61.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     61.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     61.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv          2445      0.00%     61.18% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc         2479      0.00%     61.18% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     61.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     61.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     61.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     61.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     61.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     61.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     61.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     61.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     61.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     61.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     61.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     61.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     61.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     61.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     61.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     61.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     61.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     61.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     61.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     61.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     61.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     61.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     61.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     61.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     61.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     61.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     61.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     61.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     61.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     61.18% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       37721138     31.39%     92.57% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       8923954      7.43%     99.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead         4944      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite         2478      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        120168494                       # Class of committed instruction
system.cpu0.commit.refs                      46652514                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  118838852                       # Number of Instructions Simulated
system.cpu0.committedOps                    120168494                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              8.031328                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        8.031328                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            491314042                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               613082                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            13534775                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             182566371                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                87226517                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 64889816                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               2395326                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              1254104                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              5525100                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   37787203                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 14111537                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    551299104                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               834315                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles        13440                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     216091852                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                1786                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         3283                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                6005198                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.039591                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          97030589                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          17335249                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.226408                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         651350801                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.335573                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.880462                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               527870506     81.04%     81.04% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                78283428     12.02%     93.06% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                16944049      2.60%     95.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                13029331      2.00%     97.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                12361096      1.90%     99.56% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1484582      0.23%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  247380      0.04%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   78979      0.01%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1051450      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           651350801                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                    27305                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                   19801                       # number of floating regfile writes
system.cpu0.idleCycles                      303082978                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             2523053                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                25337387                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.168935                       # Inst execution rate
system.cpu0.iew.exec_refs                    71636018                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   9791675                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               17255203                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             57332005                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1292638                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           643723                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            10449696                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          170014601                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             61844343                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1568296                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            161237650                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                167528                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            143490967                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               2395326                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            143466834                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      2390654                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          303525                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         4527                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         2971                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads          381                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     19789138                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      1340060                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          2971                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1055018                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1468035                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                113798164                       # num instructions consuming a value
system.cpu0.iew.wb_count                    147374277                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.781242                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 88903956                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.154410                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     147807503                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               207254618                       # number of integer regfile reads
system.cpu0.int_regfile_writes              112788043                       # number of integer regfile writes
system.cpu0.ipc                              0.124512                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.124512                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2101046      1.29%      1.29% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             85730058     52.66%     53.95% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             1804887      1.11%     55.06% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv               593039      0.36%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 37      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp               4890      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt              14671      0.01%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc             53      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv               2445      0.00%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc              2479      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            62857398     38.61%     94.05% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            9687216      5.95%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead           5148      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite          2578      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             162805945                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                  32308                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads              64609                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses        32130                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes             32779                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2124068                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.013047                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 573577     27.00%     27.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  2432      0.11%     27.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     49      0.00%     27.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     27.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     27.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     27.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     27.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     27.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     27.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     27.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     27.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     27.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     27.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     27.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     27.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     27.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     27.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     27.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     27.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     27.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     27.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     27.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     27.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     27.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     27.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     27.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     27.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     27.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     27.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     27.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     27.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     27.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     27.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     27.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     27.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     27.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     27.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     27.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     27.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     27.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     27.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     27.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     27.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     27.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     27.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     27.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1419547     66.83%     93.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               128456      6.05%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             162796659                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         979510666                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    147342147                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        219829938                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 166097255                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                162805945                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3917346                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       49846191                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           488515                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        914149                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     28801815                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    651350801                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.249951                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.764054                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          560486700     86.05%     86.05% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           51899097      7.97%     94.02% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           21078220      3.24%     97.25% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            8673970      1.33%     98.59% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5641268      0.87%     99.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1933530      0.30%     99.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1177285      0.18%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             253782      0.04%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             206949      0.03%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      651350801                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.170579                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          3324364                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          555024                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            57332005                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           10449696                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                  76633                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                 24501                       # number of misc regfile writes
system.cpu0.numCycles                       954433779                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                   379676949                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              163957452                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             89297022                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               2562447                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                91423457                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             121306618                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               159743                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            228263145                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             174066258                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          133425567                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 65682818                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               3268102                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               2395326                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            126654591                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                44128613                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups            27390                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       228235755                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     201237157                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           1100821                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 29971288                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       1118345                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   807932842                       # The number of ROB reads
system.cpu0.rob.rob_writes                  350585044                       # The number of ROB writes
system.cpu0.timesIdled                        3462102                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                39832                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            83.414785                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               16187866                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            19406471                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2863071                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         31520985                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1337633                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1611227                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          273594                       # Number of indirect misses.
system.cpu1.branchPred.lookups               36954288                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       229928                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        165099                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2299660                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  22752515                       # Number of branches committed
system.cpu1.commit.bw_lim_events              5641459                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2551725                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       45376296                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           122454770                       # Number of instructions committed
system.cpu1.commit.committedOps             123558339                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    593982492                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.208017                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.972956                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    547870137     92.24%     92.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     22615038      3.81%     96.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      6761987      1.14%     97.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      6692225      1.13%     98.31% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1891390      0.32%     98.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       911926      0.15%     98.78% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1102520      0.19%     98.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       495810      0.08%     99.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      5641459      0.95%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    593982492                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                     93713                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             2560777                       # Number of function calls committed.
system.cpu1.commit.int_insts                120461589                       # Number of committed integer instructions.
system.cpu1.commit.loads                     36505618                       # Number of loads committed
system.cpu1.commit.membars                    1698038                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1719653      1.39%      1.39% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        73101777     59.16%     60.56% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult        1157571      0.94%     61.49% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv          524155      0.42%     61.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     61.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp         14410      0.01%     61.93% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt         43230      0.03%     61.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     61.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     61.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv          7205      0.01%     61.97% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc         7205      0.01%     61.97% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     61.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     61.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     61.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     61.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     61.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     61.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     61.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     61.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     61.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     61.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     61.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     61.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     61.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     61.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     61.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     61.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     61.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     61.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     61.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     61.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     61.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     61.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     61.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     61.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     61.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     61.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     61.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     61.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     61.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     61.97% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       36656275     29.67%     91.64% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite      10305195      8.34%     99.98% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead        14442      0.01%     99.99% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite         7221      0.01%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        123558339                       # Class of committed instruction
system.cpu1.commit.refs                      46983133                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  122454770                       # Number of Instructions Simulated
system.cpu1.committedOps                    123558339                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              8.279926                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        8.279926                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            416339786                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               571277                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            13667863                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             179284582                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               108921838                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 69013796                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2360402                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1087201                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4911991                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   36954288                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 15434972                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    477736906                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               956986                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles        38748                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     208824647                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                2473                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles         2122                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                5848298                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.036447                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         120843415                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          17525499                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.205958                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         601547813                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.350394                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.891105                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               480760701     79.92%     79.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                77642068     12.91%     92.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                16871921      2.80%     95.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                12062649      2.01%     97.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                11373648      1.89%     99.53% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1400228      0.23%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  330105      0.05%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  123427      0.02%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                  983066      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           601547813                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                    79400                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                   57757                       # number of floating regfile writes
system.cpu1.idleCycles                      412368660                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2449110                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                25962051                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.157370                       # Inst execution rate
system.cpu1.iew.exec_refs                    69167330                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11075686                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               15782526                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             54150986                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1122589                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           717573                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            11643862                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          167887236                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             58091644                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1576452                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            159559733                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                155874                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            132035708                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2360402                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            132013020                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      2169848                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          622273                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         5638                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         3247                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          292                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     17645368                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1166347                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          3247                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1074332                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1374778                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                105912563                       # num instructions consuming a value
system.cpu1.iew.wb_count                    146976215                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.784124                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 83048543                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.144959                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     147380617                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               204870711                       # number of integer regfile reads
system.cpu1.int_regfile_writes              110953709                       # number of integer regfile writes
system.cpu1.ipc                              0.120774                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.120774                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1779195      1.10%      1.10% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             87073548     54.04%     55.14% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult             1618824      1.00%     56.15% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv               525303      0.33%     56.47% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  7      0.00%     56.47% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp              14410      0.01%     56.48% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt              43230      0.03%     56.51% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     56.51% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc             27      0.00%     56.51% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv               7205      0.00%     56.51% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc              7205      0.00%     56.52% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     56.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     56.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     56.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     56.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     56.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     56.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     56.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     56.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     56.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     56.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     56.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     56.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     56.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     56.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     56.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     56.52% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            59058958     36.65%     93.17% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite           10985953      6.82%     99.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead          15045      0.01%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite          7275      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             161136185                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                  97868                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads             192319                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses        93823                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes             95089                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2044927                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.012691                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 529276     25.88%     25.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  2309      0.11%     26.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                    180      0.01%     26.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     26.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     26.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     26.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     26.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                1      0.00%     26.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     26.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     26.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     26.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     26.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     26.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     26.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     26.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     26.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     26.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     26.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     26.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     26.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     26.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     26.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     26.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     26.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     26.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     26.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     26.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     26.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     26.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     26.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     26.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     26.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     26.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     26.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     26.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     26.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     26.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     26.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     26.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     26.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     26.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     26.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     26.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     26.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     26.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1346628     65.85%     91.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               163070      7.97%     99.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead             3463      0.17%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             161304049                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         926117379                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    146882392                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        212123372                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 164629054                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                161136185                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3258182                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       44328897                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           444588                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        706457                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     26632900                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    601547813                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.267869                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.780075                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          509700173     84.73%     84.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           54116381      9.00%     93.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           20643707      3.43%     97.16% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            8274115      1.38%     98.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5359443      0.89%     99.43% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1913715      0.32%     99.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1081809      0.18%     99.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             254916      0.04%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             203554      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      601547813                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.158925                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          2749485                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          530263                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            54150986                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           11643862                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                 167046                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                 72050                       # number of misc regfile writes
system.cpu1.numCycles                      1013916473                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   320104646                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              150687775                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             90742000                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               2492459                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               112744341                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             104259186                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               142035                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            224631497                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             171835766                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          130238789                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 69631116                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               2654720                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2360402                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            108718442                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                39496789                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups            79456                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       224552041                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     157405737                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            939050                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 26429828                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        952732                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   756713795                       # The number of ROB reads
system.cpu1.rob.rob_writes                  345437891                       # The number of ROB writes
system.cpu1.timesIdled                        4453361                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     19417997                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      37166907                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2756989                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      1593481                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     23541591                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     13771240                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     47143793                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       15364721                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 667055222000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           17432907                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      4163161                       # Transaction distribution
system.membus.trans_dist::CleanEvict         13608917                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           145482                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          83564                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1726632                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1720693                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      17432908                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          6243                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     56320507                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               56320507                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1492272704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1492272704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           184234                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          19394829                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                19394829    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            19394829                       # Request fanout histogram
system.membus.respLayer1.occupancy       102525685750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             15.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         58528957936                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               8.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   667055222000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 667055222000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 667055222000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 667055222000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 667055222000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   667055222000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 667055222000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 667055222000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 667055222000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 667055222000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions              24932                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples        12466                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    15228999.478582                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   30551167.372112                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10        12466    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        15000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1010790000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total          12466                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   477210514500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 189844707500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 667055222000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     10619424                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        10619424                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     10619424                       # number of overall hits
system.cpu0.icache.overall_hits::total       10619424                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      3492102                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       3492102                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      3492102                       # number of overall misses
system.cpu0.icache.overall_misses::total      3492102                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 232388731764                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 232388731764                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 232388731764                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 232388731764                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     14111526                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     14111526                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     14111526                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     14111526                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.247465                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.247465                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.247465                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.247465                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 66546.948447                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 66546.948447                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 66546.948447                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 66546.948447                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs       356046                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs             3941                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    90.344075                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      3228852                       # number of writebacks
system.cpu0.icache.writebacks::total          3228852                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst       262198                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       262198                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst       262198                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       262198                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      3229904                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      3229904                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      3229904                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      3229904                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 213931167772                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 213931167772                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 213931167772                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 213931167772                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.228884                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.228884                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.228884                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.228884                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 66234.528262                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 66234.528262                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 66234.528262                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 66234.528262                       # average overall mshr miss latency
system.cpu0.icache.replacements               3228852                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     10619424                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       10619424                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      3492102                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      3492102                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 232388731764                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 232388731764                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     14111526                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     14111526                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.247465                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.247465                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 66546.948447                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 66546.948447                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst       262198                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       262198                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      3229904                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      3229904                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 213931167772                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 213931167772                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.228884                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.228884                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 66234.528262                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 66234.528262                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 667055222000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.993490                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           13849433                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          3229935                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             4.287836                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.993490                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999797                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999797                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         31452955                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        31452955                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 667055222000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     40269806                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        40269806                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     40269806                       # number of overall hits
system.cpu0.dcache.overall_hits::total       40269806                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     18362931                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      18362931                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     18362931                       # number of overall misses
system.cpu0.dcache.overall_misses::total     18362931                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1454668148047                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1454668148047                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1454668148047                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1454668148047                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     58632737                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     58632737                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     58632737                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     58632737                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.313186                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.313186                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.313186                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.313186                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 79217.644942                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 79217.644942                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 79217.644942                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 79217.644942                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    157298044                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        49474                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          2646395                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            779                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    59.438611                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    63.509628                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      8234902                       # number of writebacks
system.cpu0.dcache.writebacks::total          8234902                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      9964633                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      9964633                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      9964633                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      9964633                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      8398298                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      8398298                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      8398298                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      8398298                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 737492722131                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 737492722131                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 737492722131                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 737492722131                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.143236                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.143236                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.143236                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.143236                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 87814.545534                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 87814.545534                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 87814.545534                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 87814.545534                       # average overall mshr miss latency
system.cpu0.dcache.replacements               8234778                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     34724876                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       34724876                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     15701237                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     15701237                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1259293039000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1259293039000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     50426113                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     50426113                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.311371                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.311371                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 80203.428494                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 80203.428494                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8358945                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8358945                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      7342292                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      7342292                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 650341413500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 650341413500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.145605                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.145605                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 88574.713931                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 88574.713931                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      5544930                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5544930                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2661694                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2661694                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 195375109047                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 195375109047                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      8206624                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      8206624                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.324335                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.324335                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 73402.543285                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 73402.543285                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1605688                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1605688                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1056006                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1056006                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  87151308631                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  87151308631                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.128677                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.128677                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 82529.179409                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 82529.179409                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       696651                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       696651                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        57593                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        57593                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data   2514262000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total   2514262000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       754244                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       754244                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.076359                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.076359                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 43655.687323                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 43655.687323                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data        43309                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total        43309                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data        14284                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        14284                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    182850000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    182850000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.018938                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.018938                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 12801.036124                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12801.036124                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       668452                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       668452                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        49383                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        49383                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data    500036500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    500036500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       717835                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       717835                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.068794                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.068794                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 10125.680902                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 10125.680902                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data        49197                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        49197                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data    451467500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    451467500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.068535                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.068535                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  9176.728256                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9176.728256                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data     10139000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total     10139000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data      9511000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total      9511000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       122672                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         122672                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        60543                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        60543                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   1292780393                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   1292780393                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       183215                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       183215                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.330448                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.330448                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 21353.094379                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 21353.094379                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            7                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            7                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        60536                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        60536                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   1232173893                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   1232173893                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.330410                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.330410                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 20354.398920                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 20354.398920                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 667055222000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.729919                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           50313275                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          8386742                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.999144                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.729919                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.991560                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.991560                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        128962772                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       128962772                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 667055222000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              954765                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              988325                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst             1066706                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              968723                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3978519                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             954765                       # number of overall hits
system.l2.overall_hits::.cpu0.data             988325                       # number of overall hits
system.l2.overall_hits::.cpu1.inst            1066706                       # number of overall hits
system.l2.overall_hits::.cpu1.data             968723                       # number of overall hits
system.l2.overall_hits::total                 3978519                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           2274873                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           7221910                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst           3119135                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           6619551                       # number of demand (read+write) misses
system.l2.demand_misses::total               19235469                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          2274873                       # number of overall misses
system.l2.overall_misses::.cpu0.data          7221910                       # number of overall misses
system.l2.overall_misses::.cpu1.inst          3119135                       # number of overall misses
system.l2.overall_misses::.cpu1.data          6619551                       # number of overall misses
system.l2.overall_misses::total              19235469                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 198124274000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 711382598000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst 265789217500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 653177084500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1828473174000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 198124274000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 711382598000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst 265789217500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 653177084500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1828473174000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         3229638                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         8210235                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         4185841                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         7588274                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             23213988                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        3229638                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        8210235                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        4185841                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        7588274                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            23213988                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.704374                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.879623                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.745163                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.872339                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.828615                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.704374                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.879623                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.745163                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.872339                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.828615                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 87092.454832                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 98503.387331                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 85212.476376                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 98673.925845                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95057.374166                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 87092.454832                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 98503.387331                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 85212.476376                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 98673.925845                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95057.374166                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             4163160                       # number of writebacks
system.l2.writebacks::total                   4163160                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst          24707                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          12916                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst          24964                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          16845                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               79432                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst         24707                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         12916                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst         24964                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         16845                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              79432                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      2250166                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      7208994                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst      3094171                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      6602706                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          19156037                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      2250166                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      7208994                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst      3094171                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      6602706                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         19156037                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 173953787548                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 638432301597                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst 233150994566                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 586087908645                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1631624992356                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 173953787548                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 638432301597                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst 233150994566                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 586087908645                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1631624992356                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.696724                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.878050                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.739199                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.870120                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.825194                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.696724                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.878050                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.739199                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.870120                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.825194                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 77307.090920                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 88560.526142                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 75351.683719                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 88764.804710                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85175.498061                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 77307.090920                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 88560.526142                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 75351.683719                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 88764.804710                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85175.498061                       # average overall mshr miss latency
system.l2.replacements                       32858904                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4767484                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4767484                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4767484                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4767484                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     16405405                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         16405405                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     16405405                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     16405405                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data            9718                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            3575                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                13293                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         21544                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         13636                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              35180                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    232067500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data    178267000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    410334500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        31262                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        17211                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            48473                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.689143                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.792284                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.725765                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 10771.792610                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 13073.261954                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 11663.857305                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           36                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           21                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              57                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        21508                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        13615                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         35123                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    435909490                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    275901497                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    711810987                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.687992                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.791064                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.724589                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20267.318672                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20264.524201                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20266.235430                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data          8361                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data          3171                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total              11532                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         7685                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data         5460                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            13145                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data    102867500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     35845000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total    138712500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data        16046                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         8631                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          24677                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.478936                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.632603                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.532682                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 13385.491217                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  6565.018315                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 10552.491442                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           40                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            43                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         7645                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data         5457                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        13102                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data    155282430                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data    110585986                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    265868416                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.476443                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.632256                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.530940                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20311.632440                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20264.978193                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20292.200885                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           105103                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           127996                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                233099                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         898977                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         824182                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1723159                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  84422456000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  75675343000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  160097799000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1004080                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       952178                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1956258                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.895324                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.865576                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.880844                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 93909.472656                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 91818.728145                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92909.475562                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data           33                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data            9                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               42                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       898944                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       824173                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1723117                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  75431614011                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  67433200016                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 142864814027                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.895291                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.865566                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.880823                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 83911.360453                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 81819.229720                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82910.686870                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        954765                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst       1066706                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            2021471                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      2274873                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst      3119135                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          5394008                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 198124274000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst 265789217500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 463913491500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      3229638                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      4185841                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        7415479                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.704374                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.745163                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.727398                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 87092.454832                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 85212.476376                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86005.339907                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst        24707                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst        24964                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         49671                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      2250166                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst      3094171                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      5344337                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 173953787548                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst 233150994566                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 407104782114                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.696724                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.739199                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.720700                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 77307.090920                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 75351.683719                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76174.983373                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       883222                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       840727                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1723949                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      6322933                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      5795369                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        12118302                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 626960142000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 577501741500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1204461883500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      7206155                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      6636096                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13842251                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.877435                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.873310                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.875457                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 99156.537322                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 99648.830213                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99391.967909                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        12883                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        16836                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        29719                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      6310050                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      5778533                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     12088583                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 563000687586                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 518654708629                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 1081655396215                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.875647                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.870773                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.873310                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 89222.856806                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 89755.429039                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89477.434718                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         1591                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          952                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              2543                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         2110                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data         4133                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            6243                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data         3701                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data         5085                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          8786                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.570116                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.812783                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.710562                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data         2110                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data         4133                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         6243                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     40983500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data     81831500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    122815000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.570116                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.812783                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.710562                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19423.459716                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19799.540286                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19672.433125                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 667055222000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.998632                       # Cycle average of tags in use
system.l2.tags.total_refs                    44352855                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  32861511                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.349690                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      25.408465                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        5.996097                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       12.529424                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        9.149697                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data       10.914948                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.397007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.093689                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.195772                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.142964                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.170546                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999979                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 388613567                       # Number of tag accesses
system.l2.tags.data_accesses                388613567                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 667055222000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     144010624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     461228928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst     198026944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     422563840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1225830336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    144010624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst    198026944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     342037568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    266442304                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       266442304                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        2250166                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        7206702                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst        3094171                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        6602560                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            19153599                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      4163161                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            4163161                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        215890108                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        691440398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        296867392                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        633476549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1837674447                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    215890108                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    296867392                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        512757500                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      399430655                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            399430655                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      399430655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       215890108                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       691440398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       296867392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       633476549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2237105101                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   4040655.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   2250156.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   6960008.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples   3094162.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   6361458.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000265936250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       249010                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       249010                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            36206786                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3801216                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    19153600                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4163161                       # Number of write requests accepted
system.mem_ctrls.readBursts                  19153600                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4163161                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 487816                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                122506                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            352932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            381176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1451274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            664665                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            919865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           2969631                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1877387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1930157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1059848                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1139371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1072395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          2066909                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           907091                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           904417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           541364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           427302                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            120842                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            175785                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            341918                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            246310                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            336775                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            373986                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            259333                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            280415                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            242354                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            214266                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           220319                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           385339                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           394863                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           121018                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           196120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           131012                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.38                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.61                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 490331822500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                93328920000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            840315272500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     26269.02                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                45019.02                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 10105975                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2645635                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 54.14                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                65.48                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              19153600                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4163161                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6587778                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 4720486                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 3304490                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2188991                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1118989                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  493890                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  186986                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   60350                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    3584                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     225                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  18328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  23727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 136075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 209711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 243974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 257185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 263114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 264994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 267926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 267564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 268070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 270024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 262710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 259179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 256435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 254634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 253563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 254051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   7092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      9954829                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    145.980767                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   104.976577                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   166.123267                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      5868196     58.95%     58.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2558753     25.70%     84.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       687860      6.91%     91.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       347270      3.49%     95.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       173246      1.74%     96.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       100649      1.01%     97.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        62933      0.63%     98.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        36264      0.36%     98.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       119658      1.20%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      9954829                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       249010                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      74.959761                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     59.892583                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     55.161847                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          40527     16.28%     16.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63        100163     40.22%     56.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95         48243     19.37%     75.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127        24025      9.65%     85.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159        13145      5.28%     90.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191         8823      3.54%     94.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223         6576      2.64%     96.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255         4350      1.75%     98.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287         2097      0.84%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319          654      0.26%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351          253      0.10%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383          113      0.05%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415           19      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447           13      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        249010                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       249010                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.226878                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.212847                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.705108                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           222331     89.29%     89.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             5081      2.04%     91.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            15053      6.05%     97.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             5158      2.07%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1158      0.47%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              182      0.07%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               39      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        249010                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1194610176                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                31220224                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               258601920                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1225830400                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            266442304                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1790.87                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       387.68                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1837.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    399.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.02                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.99                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  667055205000                       # Total gap between requests
system.mem_ctrls.avgGap                      28608.40                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    144009984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    445440512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst    198026368                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    407133312                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    258601920                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 215889148.679807513952                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 667771568.693303823471                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 296866528.390658497810                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 610344239.236013412476                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 387676929.092386305332                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      2250167                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      7206702                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst      3094171                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      6602560                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4163161                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  80686384250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 340840120500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst 105067220750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 313721547000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 16482443247500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     35857.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     47294.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     33956.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     47515.14                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3959117.42                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    56.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          34097098560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          18123041475                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         57967496580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9945619020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     52656823440.000717                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     298827370650                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       4505103840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       476122553565.005676                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        713.767823                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   9229756000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  22274460000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 635551006000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          36980380500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          19655534580                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         75306201180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        11146600080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     52656823440.000717                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     301327064040                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2400098880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       499472702700.005737                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        748.772645                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3725763750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  22274460000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 641054998250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions              31524                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples        15763                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    10157007.359005                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   38934919.584398                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10        15763    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    945878000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total          15763                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   506950315000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 160104907000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 667055222000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     10956213                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        10956213                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     10956213                       # number of overall hits
system.cpu1.icache.overall_hits::total       10956213                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      4478755                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       4478755                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      4478755                       # number of overall misses
system.cpu1.icache.overall_misses::total      4478755                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst 306676081824                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 306676081824                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst 306676081824                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 306676081824                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     15434968                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15434968                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     15434968                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15434968                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.290169                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.290169                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.290169                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.290169                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 68473.511461                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 68473.511461                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 68473.511461                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 68473.511461                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs      1170397                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs            10498                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   111.487617                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      4185314                       # number of writebacks
system.cpu1.icache.writebacks::total          4185314                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst       292722                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total       292722                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst       292722                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total       292722                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      4186033                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      4186033                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      4186033                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      4186033                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst 284434315826                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 284434315826                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst 284434315826                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 284434315826                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.271205                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.271205                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.271205                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.271205                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 67948.416992                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 67948.416992                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 67948.416992                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 67948.416992                       # average overall mshr miss latency
system.cpu1.icache.replacements               4185314                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     10956213                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       10956213                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      4478755                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      4478755                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst 306676081824                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 306676081824                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     15434968                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15434968                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.290169                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.290169                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 68473.511461                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 68473.511461                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst       292722                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total       292722                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      4186033                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      4186033                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst 284434315826                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 284434315826                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.271205                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.271205                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 67948.416992                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 67948.416992                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 667055222000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.988950                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           15177358                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          4186065                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             3.625686                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.988950                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999655                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999655                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         35055969                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        35055969                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 667055222000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     39925522                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        39925522                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     39925522                       # number of overall hits
system.cpu1.dcache.overall_hits::total       39925522                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     17194415                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      17194415                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     17194415                       # number of overall misses
system.cpu1.dcache.overall_misses::total     17194415                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1344655415446                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1344655415446                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1344655415446                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1344655415446                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     57119937                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     57119937                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     57119937                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     57119937                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.301023                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.301023                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.301023                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.301023                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 78203.033685                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 78203.033685                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 78203.033685                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 78203.033685                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    143621076                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        40136                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          2397663                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            670                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    59.900443                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    59.904478                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      7642440                       # number of writebacks
system.cpu1.dcache.writebacks::total          7642440                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      9415091                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      9415091                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      9415091                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      9415091                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      7779324                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      7779324                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      7779324                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      7779324                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 676625882679                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 676625882679                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 676625882679                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 676625882679                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.136193                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.136193                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.136193                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.136193                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 86977.465224                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 86977.465224                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 86977.465224                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 86977.465224                       # average overall mshr miss latency
system.cpu1.dcache.replacements               7642439                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     32939437                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       32939437                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     14476109                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     14476109                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1156689805000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1156689805000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     47415546                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     47415546                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.305303                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.305303                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 79903.363880                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 79903.363880                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      7711173                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      7711173                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      6764936                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      6764936                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 597293008500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 597293008500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.142673                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.142673                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 88292.484733                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 88292.484733                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      6986085                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6986085                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2718306                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2718306                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 187965610446                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 187965610446                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9704391                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9704391                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.280111                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.280111                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 69148.068851                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 69148.068851                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1703918                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1703918                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1014388                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1014388                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  79332874179                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  79332874179                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.104529                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.104529                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 78207.622901                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 78207.622901                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       571557                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       571557                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data        77244                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        77244                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data   3929957000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   3929957000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       648801                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       648801                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.119057                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.119057                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 50877.181399                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 50877.181399                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data        37568                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        37568                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data        39676                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        39676                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data   2299744000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total   2299744000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.061153                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.061153                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 57963.101119                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 57963.101119                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       553770                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       553770                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data        47385                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        47385                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data    375864000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    375864000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       601155                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       601155                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.078823                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.078823                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7932.130421                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7932.130421                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data        47361                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        47361                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data    329328000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    329328000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.078783                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.078783                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6953.569393                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6953.569393                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data     12691500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total     12691500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data     11866500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total     11866500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       117440                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         117440                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        47659                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        47659                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    766920478                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    766920478                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       165099                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       165099                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.288669                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.288669                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 16091.828993                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 16091.828993                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data          148                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total          148                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        47511                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        47511                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    716525980                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    716525980                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.287773                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.287773                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 15081.264970                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 15081.264970                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 667055222000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.738930                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           49110173                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          7798139                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             6.297679                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.738930                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.991842                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.991842                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        124868094                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       124868094                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 667055222000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          21577150                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      8930644                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     18523986                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        28695744                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          156339                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         95105                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         251444                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq         1453                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp         1453                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2013489                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2013492                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       7415936                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     14161215                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         8786                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         8786                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      9688393                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     25018513                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side     12557188                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     23175625                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              70439719                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    413343360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1052488192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    535753920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    974763968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2976349440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        33415303                       # Total snoops (count)
system.tol2bus.snoopTraffic                 290640960                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         56711227                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.351821                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.533143                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               38352564     67.63%     67.63% # Request fanout histogram
system.tol2bus.snoop_fanout::1               16765144     29.56%     97.19% # Request fanout histogram
system.tol2bus.snoop_fanout::2                1593508      2.81%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                     11      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           56711227                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        46864000230                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12655778205                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        4859376875                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       11762639563                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy        6293526460                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
