parent	,	V_31
of_clk_add_provider	,	F_36
clk_register	,	F_33
prima2_clk_hw_array	,	V_50
fin	,	V_7
clk_dmn	,	V_27
bit	,	V_36
hw	,	V_5
prima2_clks	,	V_44
"rtc"	,	L_6
SIRFSOC_USBPHY_PLL_POWERDOWN	,	V_24
"mem"	,	L_2
MHZ	,	V_18
"sirf,prima2-rsc"	,	L_3
val	,	V_3
regofs	,	V_11
unlikely	,	F_11
init	,	V_29
"unable to map rsc registers\n"	,	L_4
"unable to map clkc registers\n"	,	L_5
clk	,	V_9
io	,	V_52
bits	,	V_35
dmn_clk_get_parent	,	F_17
sirfsoc_clk_vbase	,	V_2
to_pllclk	,	F_6
panic	,	F_30
clk_pll	,	V_8
"osc"	,	L_7
pll_clk_set_rate	,	F_10
wait	,	V_32
"io"	,	L_1
device_node	,	V_40
regcfg2	,	V_10
clk_hw	,	V_4
rtc	,	V_45
cfg0	,	V_14
u8	,	T_2
cfg	,	V_28
i	,	V_43
dmn_clk_set_parent	,	F_19
EINVAL	,	V_20
CLK_IS_ROOT	,	V_46
pll1	,	V_48
dmn_clk_round_rate	,	F_21
std_clk_enable	,	F_25
__init	,	T_3
of_iomap	,	F_29
of_clk_src_onecell_get	,	V_57
of_node_put	,	F_31
ratio	,	V_34
SIRFSOC_USBPHY_PLL_BYPASS	,	V_25
to_stdclk	,	F_24
SIRFSOC_USBPHY_PLL_CTRL	,	V_23
SIRFSOC_CLKC_CLK_EN0	,	V_39
std_clk_is_enabled	,	F_23
enable_bit	,	V_38
clk_num	,	V_56
hold	,	V_33
"cpu"	,	L_8
clk_data	,	V_54
reg	,	V_1
u32	,	T_1
clk_register_clkdev	,	F_35
clkc_readl	,	F_1
cpu	,	V_51
to_dmnclk	,	F_18
maxclk	,	V_49
pll_clk_round_rate	,	F_9
sirfsoc_rsc_vbase	,	V_22
sirfsoc_clk_init	,	F_27
nf	,	V_15
name	,	V_30
clks	,	V_55
np	,	V_41
nr	,	V_16
BUG_ON	,	F_12
usb_pll_clk_disable	,	F_15
usb_pll_clk_enable	,	F_14
std_clk_disable	,	F_26
parent_rate	,	V_6
mem	,	V_53
od	,	V_17
rate	,	V_19
of_find_compatible_node	,	F_28
pll_clk_recalc_rate	,	F_5
dmn_clk_recalc_rate	,	F_20
usb_pll_clk_recalc_rate	,	F_16
readl	,	F_2
dmn_clk_set_rate	,	F_22
clk_std	,	V_37
writel	,	F_4
WARN_ON	,	F_8
BIT	,	F_7
SIRFSOC_CLKC_PLL1_CFG2	,	V_12
SIRFSOC_CLKC_PLL1_CFG0	,	V_13
SIRFSOC_CLKC_PLL1_CFG1	,	V_21
rscnp	,	V_42
SIRFSOC_USBPHY_PLL_LOCK	,	V_26
clk_register_fixed_rate	,	F_32
osc	,	V_47
clkc_writel	,	F_3
cpu_relax	,	F_13
IS_ERR	,	F_34
