// Seed: 3771708401
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  id_8(
      1, 1'b0, 1 - id_4, 1
  );
  initial $display(1, id_7, 1'h0);
  assign id_7 = id_1;
  tri id_9, id_10 = id_7 ==? id_4;
  id_11(
      .id_0(id_2), .id_1(1), .id_2(1), .id_3({id_6}), .id_4(1)
  );
endmodule
module module_1 (
    input wire id_0,
    output tri1 id_1,
    input tri1 id_2,
    input wor id_3,
    input supply0 id_4,
    output wand id_5,
    input wor id_6,
    output tri1 id_7,
    input wor id_8,
    output tri id_9,
    output tri0 id_10,
    output wor id_11,
    output tri id_12,
    output tri id_13,
    input uwire id_14,
    input tri1 id_15,
    input wor id_16,
    output tri id_17
);
  wire id_19;
  module_0(
      id_19, id_19, id_19, id_19, id_19, id_19, id_19
  );
endmodule
