{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1539744056951 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1539744056955 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 16 22:40:56 2018 " "Processing started: Tue Oct 16 22:40:56 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1539744056955 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539744056955 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab5 -c top_level " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab5 -c top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539744056955 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1539744057475 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1539744057475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder7seg-BHV " "Found design unit 1: decoder7seg-BHV" {  } { { "decoder7seg.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Lab5/decoder7seg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539744069332 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder7seg " "Found entity 1: decoder7seg" {  } { { "decoder7seg.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Lab5/decoder7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539744069332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539744069332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gcd-FSM " "Found design unit 1: gcd-FSM" {  } { { "gcd.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Lab5/gcd.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539744069335 ""} { "Info" "ISGN_ENTITY_NAME" "1 gcd " "Found entity 1: gcd" {  } { { "gcd.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Lab5/gcd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539744069335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539744069335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gcd_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gcd_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gcd_tb-TB " "Found design unit 1: gcd_tb-TB" {  } { { "gcd_tb.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Lab5/gcd_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539744069338 ""} { "Info" "ISGN_ENTITY_NAME" "1 gcd_tb " "Found entity 1: gcd_tb" {  } { { "gcd_tb.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Lab5/gcd_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539744069338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539744069338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath1.vhd 3 1 " "Found 3 design units, including 1 entities, in source file datapath1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath1-FSM_D1 " "Found design unit 1: datapath1-FSM_D1" {  } { { "datapath1.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Lab5/datapath1.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539744069342 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 datapath1-FSM_D2 " "Found design unit 2: datapath1-FSM_D2" {  } { { "datapath1.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Lab5/datapath1.vhd" 81 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539744069342 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath1 " "Found entity 1: datapath1" {  } { { "datapath1.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Lab5/datapath1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539744069342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539744069342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file genmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 genmux-syn " "Found design unit 1: genmux-syn" {  } { { "genmux.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Lab5/genmux.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539744069344 ""} { "Info" "ISGN_ENTITY_NAME" "1 genmux " "Found entity 1: genmux" {  } { { "genmux.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Lab5/genmux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539744069344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539744069344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regis.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regis.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regis-syn " "Found design unit 1: regis-syn" {  } { { "regis.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Lab5/regis.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539744069348 ""} { "Info" "ISGN_ENTITY_NAME" "1 regis " "Found entity 1: regis" {  } { { "regis.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Lab5/regis.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539744069348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539744069348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cmp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cmp-syn " "Found design unit 1: cmp-syn" {  } { { "cmp.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Lab5/cmp.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539744069351 ""} { "Info" "ISGN_ENTITY_NAME" "1 cmp " "Found entity 1: cmp" {  } { { "cmp.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Lab5/cmp.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539744069351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539744069351 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "sub.vhd " "Can't analyze file -- file sub.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1539744069355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmp_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cmp_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cmp_tb-TB " "Found design unit 1: cmp_tb-TB" {  } { { "cmp_tb.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Lab5/cmp_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539744069358 ""} { "Info" "ISGN_ENTITY_NAME" "1 cmp_tb " "Found entity 1: cmp_tb" {  } { { "cmp_tb.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Lab5/cmp_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539744069358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539744069358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ctrl1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctrl1-FSM " "Found design unit 1: ctrl1-FSM" {  } { { "ctrl1.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Lab5/ctrl1.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539744069361 ""} { "Info" "ISGN_ENTITY_NAME" "1 ctrl1 " "Found entity 1: ctrl1" {  } { { "ctrl1.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Lab5/ctrl1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539744069361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539744069361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subtr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtr-syn " "Found design unit 1: subtr-syn" {  } { { "subtr.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Lab5/subtr.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539744069364 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtr " "Found entity 1: subtr" {  } { { "subtr.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Lab5/subtr.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539744069364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539744069364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genmux_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file genmux_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 genmux_tb-TB " "Found design unit 1: genmux_tb-TB" {  } { { "genmux_tb.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Lab5/genmux_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539744069367 ""} { "Info" "ISGN_ENTITY_NAME" "1 genmux_tb " "Found entity 1: genmux_tb" {  } { { "genmux_tb.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Lab5/genmux_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539744069367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539744069367 ""}
{ "Warning" "WSGN_SEARCH_FILE" "top_level.vhd 2 1 " "Using design file top_level.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-STR " "Found design unit 1: top_level-STR" {  } { { "top_level.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Lab5/top_level.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539744069411 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Lab5/top_level.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539744069411 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1539744069411 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1539744069413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gcd gcd:U_GCD " "Elaborating entity \"gcd\" for hierarchy \"gcd:U_GCD\"" {  } { { "top_level.vhd" "U_GCD" { Text "C:/intelFPGA_lite/18.0/4712/Lab5/top_level.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539744069432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl1 gcd:U_GCD\|ctrl1:controller " "Elaborating entity \"ctrl1\" for hierarchy \"gcd:U_GCD\|ctrl1:controller\"" {  } { { "gcd.vhd" "controller" { Text "C:/intelFPGA_lite/18.0/4712/Lab5/gcd.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539744069434 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst ctrl1.vhd(63) " "VHDL Process Statement warning at ctrl1.vhd(63): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ctrl1.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Lab5/ctrl1.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1539744069434 "|top_level|gcd:U_GCD|ctrl1:controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "go ctrl1.vhd(65) " "VHDL Process Statement warning at ctrl1.vhd(65): signal \"go\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ctrl1.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Lab5/ctrl1.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1539744069435 "|top_level|gcd:U_GCD|ctrl1:controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "datapath1 gcd:U_GCD\|ctrl1:controller\|datapath1:datapath A:fsm_d1 " "Elaborating entity \"datapath1\" using architecture \"A:fsm_d1\" for hierarchy \"gcd:U_GCD\|ctrl1:controller\|datapath1:datapath\"" {  } { { "ctrl1.vhd" "datapath" { Text "C:/intelFPGA_lite/18.0/4712/Lab5/ctrl1.vhd" 45 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539744069435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "genmux gcd:U_GCD\|ctrl1:controller\|datapath1:datapath\|genmux:xmux " "Elaborating entity \"genmux\" for hierarchy \"gcd:U_GCD\|ctrl1:controller\|datapath1:datapath\|genmux:xmux\"" {  } { { "datapath1.vhd" "xmux" { Text "C:/intelFPGA_lite/18.0/4712/Lab5/datapath1.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539744069437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regis gcd:U_GCD\|ctrl1:controller\|datapath1:datapath\|regis:xreg " "Elaborating entity \"regis\" for hierarchy \"gcd:U_GCD\|ctrl1:controller\|datapath1:datapath\|regis:xreg\"" {  } { { "datapath1.vhd" "xreg" { Text "C:/intelFPGA_lite/18.0/4712/Lab5/datapath1.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539744069439 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en regis.vhd(19) " "VHDL Process Statement warning at regis.vhd(19): signal \"en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regis.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Lab5/regis.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1539744069439 "|top_level|gcd:U_GCD|ctrl1:controller|datapath1:datapath|regis:xreg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmp gcd:U_GCD\|ctrl1:controller\|datapath1:datapath\|cmp:cmprtr " "Elaborating entity \"cmp\" for hierarchy \"gcd:U_GCD\|ctrl1:controller\|datapath1:datapath\|cmp:cmprtr\"" {  } { { "datapath1.vhd" "cmprtr" { Text "C:/intelFPGA_lite/18.0/4712/Lab5/datapath1.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539744069440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtr gcd:U_GCD\|ctrl1:controller\|datapath1:datapath\|subtr:xsub " "Elaborating entity \"subtr\" for hierarchy \"gcd:U_GCD\|ctrl1:controller\|datapath1:datapath\|subtr:xsub\"" {  } { { "datapath1.vhd" "xsub" { Text "C:/intelFPGA_lite/18.0/4712/Lab5/datapath1.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539744069442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder7seg decoder7seg:U_LED1 " "Elaborating entity \"decoder7seg\" for hierarchy \"decoder7seg:U_LED1\"" {  } { { "top_level.vhd" "U_LED1" { Text "C:/intelFPGA_lite/18.0/4712/Lab5/top_level.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539744069446 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1539744069926 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1539744070334 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539744070334 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "90 " "Implemented 90 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1539744070388 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1539744070388 ""} { "Info" "ICUT_CUT_TM_LCELLS" "62 " "Implemented 62 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1539744070388 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1539744070388 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4813 " "Peak virtual memory: 4813 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1539744070423 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 16 22:41:10 2018 " "Processing ended: Tue Oct 16 22:41:10 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1539744070423 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1539744070423 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1539744070423 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1539744070423 ""}
