st_had_hut_2016 = {
"cmssw_v_gensim": "CMSSW_7_1_20_patch3",
"pset_gensim": "TOP-RunIISummer15wmLHEGS-00143_1_st_had_hut_cfg.py",
"scram_arch_gensim": "slc6_amd64_gcc481",

"cmssw_v_aodsim": "CMSSW_8_0_21",
"pset_aodsim": "TOP-RunIISummer16DR80Premix-00120_1_cfg.py",
"scram_arch_aodsim": "slc6_amd64_gcc530",

"pset_aodsim2": "TOP-RunIISummer16DR80Premix-00120_2_cfg.py",

"cmssw_v_miniaodsim": "CMSSW_9_4_9",
"pset_miniaodsim": "TOP-RunIISummer16MiniAODv3-00104_1_cfg.py",
"scram_arch_miniaodsim": "slc6_amd64_gcc630"
}

st_had_hct_2016 = {
"cmssw_v_gensim": "CMSSW_7_1_20_patch3",
"pset_gensim": "TOP-RunIISummer15wmLHEGS-00143_1_st_had_hct_cfg.py",
"scram_arch_gensim": "slc6_amd64_gcc481",

"cmssw_v_aodsim": "CMSSW_8_0_21",
"pset_aodsim": "TOP-RunIISummer16DR80Premix-00120_1_cfg.py",
"scram_arch_aodsim": "slc6_amd64_gcc530",

"pset_aodsim2": "TOP-RunIISummer16DR80Premix-00120_2_cfg.py",

"cmssw_v_miniaodsim": "CMSSW_9_4_9",
"pset_miniaodsim": "TOP-RunIISummer16MiniAODv3-00104_1_cfg.py",
"scram_arch_miniaodsim": "slc6_amd64_gcc630"
}

tt_t2HJ_had_hut_2018 = {
"cmssw_v_gensim": "CMSSW_10_2_15_patch1",
"pset_gensim": "TOP-RunIIFall18wmLHEGS-00319_1_T_had_hut_cfg.py",
"scram_arch_gensim": "slc6_amd64_gcc700",

"cmssw_v_aodsim": "CMSSW_10_2_5",
"pset_aodsim": "TOP-RunIIAutumn18DRPremix-00181_1_cfg.py",
"scram_arch_aodsim": "slc6_amd64_gcc700",

"pset_aodsim2": "TOP-RunIIAutumn18DRPremix-00181_2_cfg.py",

"cmssw_v_miniaodsim": "CMSSW_10_2_5",
"pset_miniaodsim": "TOP-RunIIAutumn18MiniAOD-00188_1_cfg.py",
"scram_arch_miniaodsim": "slc6_amd64_gcc700"
}

tt_t2HJ_had_hct_2018 = {
"cmssw_v_gensim": "CMSSW_10_2_15_patch1",
"pset_gensim": "TOP-RunIIFall18wmLHEGS-00319_1_T_had_hct_cfg.py",
"scram_arch_gensim": "slc6_amd64_gcc700",

"cmssw_v_aodsim": "CMSSW_10_2_5",
"pset_aodsim": "TOP-RunIIAutumn18DRPremix-00181_1_cfg.py",
"scram_arch_aodsim": "slc6_amd64_gcc700",

"pset_aodsim2": "TOP-RunIIAutumn18DRPremix-00181_2_cfg.py",

"cmssw_v_miniaodsim": "CMSSW_10_2_5",
"pset_miniaodsim": "TOP-RunIIAutumn18MiniAOD-00188_1_cfg.py",
"scram_arch_miniaodsim": "slc6_amd64_gcc700"
}

tt_at2HJ_had_hut_2018 = {
"cmssw_v_gensim": "CMSSW_10_2_15_patch1",
"pset_gensim": "TOP-RunIIFall18wmLHEGS-00319_1_aT_had_hut_cfg.py",
"scram_arch_gensim": "slc6_amd64_gcc700",

"cmssw_v_aodsim": "CMSSW_10_2_5",
"pset_aodsim": "TOP-RunIIAutumn18DRPremix-00181_1_cfg.py",
"scram_arch_aodsim": "slc6_amd64_gcc700",

"pset_aodsim2": "TOP-RunIIAutumn18DRPremix-00181_2_cfg.py",

"cmssw_v_miniaodsim": "CMSSW_10_2_5",
"pset_miniaodsim": "TOP-RunIIAutumn18MiniAOD-00188_1_cfg.py",
"scram_arch_miniaodsim": "slc6_amd64_gcc700"
}

tt_at2HJ_had_hct_2018 = {
"cmssw_v_gensim": "CMSSW_10_2_15_patch1",
"pset_gensim": "TOP-RunIIFall18wmLHEGS-00319_1_aT_had_hct_cfg.py",
"scram_arch_gensim": "slc6_amd64_gcc700",

"cmssw_v_aodsim": "CMSSW_10_2_5",
"pset_aodsim": "TOP-RunIIAutumn18DRPremix-00181_1_cfg.py",
"scram_arch_aodsim": "slc6_amd64_gcc700",

"pset_aodsim2": "TOP-RunIIAutumn18DRPremix-00181_2_cfg.py",

"cmssw_v_miniaodsim": "CMSSW_10_2_5",
"pset_miniaodsim": "TOP-RunIIAutumn18MiniAOD-00188_1_cfg.py",
"scram_arch_miniaodsim": "slc6_amd64_gcc700"
}
