{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 30 00:24:20 2015 " "Info: Processing started: Wed Sep 30 00:24:20 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2CLK -c DE2CLK " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2CLK -c DE2CLK" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdiv.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file clkdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clkdiv-behav " "Info: Found design unit 1: clkdiv-behav" {  } { { "clkdiv.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clkdiv.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 clkdiv " "Info: Found entity 1: clkdiv" {  } { { "clkdiv.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clkdiv.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clktop.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file clktop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clktop-behav " "Info: Found design unit 1: clktop-behav" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 clktop " "Info: Found entity 1: clktop" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg-behav " "Info: Found design unit 1: seg-behav" {  } { { "seg.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/seg.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 seg " "Info: Found entity 1: seg" {  } { { "seg.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/seg.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "syreset.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file syreset.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 syreset-behav " "Info: Found design unit 1: syreset-behav" {  } { { "syreset.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/syreset.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 syreset " "Info: Found entity 1: syreset" {  } { { "syreset.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/syreset.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "clock.vhd " "Warning: Can't analyze file -- file clock.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyb.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file keyb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyb-behav " "Info: Found design unit 1: keyb-behav" {  } { { "keyb.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/keyb.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 keyb " "Info: Found entity 1: keyb" {  } { { "keyb.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/keyb.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_OUTDATED_CLEARBOX" "E:/FPGA/201309ST/lab2/step2/DE2CLK/gbrst.vhd E:/FPGA/201309ST/lab2/step2/DE2CLK/db/gbrst.vhd " "Warning: Clear box output file E:/FPGA/201309ST/lab2/step2/DE2CLK/gbrst.vhd is not compatible with the current compile. Used regenerated output file E:/FPGA/201309ST/lab2/step2/DE2CLK/db/gbrst.vhd for elaboration" {  } {  } 0 0 "Clear box output file %1!s! is not compatible with the current compile. Used regenerated output file %2!s! for elaboration" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/gbrst.vhd 4 2 " "Info: Found 4 design units, including 2 entities, in source file db/gbrst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gbrst_altclkctrl_7ji-RTL " "Info: Found design unit 1: gbrst_altclkctrl_7ji-RTL" {  } { { "db/gbrst.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/db/gbrst.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 gbrst-RTL " "Info: Found design unit 2: gbrst-RTL" {  } { { "db/gbrst.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/db/gbrst.vhd" 109 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 gbrst_altclkctrl_7ji " "Info: Found entity 1: gbrst_altclkctrl_7ji" {  } { { "db/gbrst.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/db/gbrst.vhd" 46 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 gbrst " "Info: Found entity 2: gbrst" {  } { { "db/gbrst.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/db/gbrst.vhd" 100 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "clktop " "Info: Elaborating entity \"clktop\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst clktop.vhd(112) " "Warning (10492): VHDL Process Statement warning at clktop.vhd(112): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mincntll clktop.vhd(113) " "Warning (10492): VHDL Process Statement warning at clktop.vhd(113): signal \"mincntll\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mincnthh clktop.vhd(114) " "Warning (10492): VHDL Process Statement warning at clktop.vhd(114): signal \"mincnthh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seccntll clktop.vhd(115) " "Warning (10492): VHDL Process Statement warning at clktop.vhd(115): signal \"seccntll\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seccnthh clktop.vhd(116) " "Warning (10492): VHDL Process Statement warning at clktop.vhd(116): signal \"seccnthh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv clkdiv:u1 " "Info: Elaborating entity \"clkdiv\" for hierarchy \"clkdiv:u1\"" {  } { { "clktop.vhd" "u1" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 81 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyb keyb:u2 " "Info: Elaborating entity \"keyb\" for hierarchy \"keyb:u2\"" {  } { { "clktop.vhd" "u2" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 82 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "dclk.vhd 2 1 " "Warning: Using design file dclk.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dclk-behav " "Info: Found design unit 1: dclk-behav" {  } { { "dclk.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/dclk.vhd" 26 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dclk " "Info: Found entity 1: dclk" {  } { { "dclk.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/dclk.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dclk dclk:u3 " "Info: Elaborating entity \"dclk\" for hierarchy \"dclk:u3\"" {  } { { "clktop.vhd" "u3" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 83 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "yearcnt0 dclk.vhd(39) " "Warning (10541): VHDL Signal Declaration warning at dclk.vhd(39): used implicit default value for signal \"yearcnt0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "dclk.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/dclk.vhd" 39 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "yearcnt1 dclk.vhd(39) " "Warning (10541): VHDL Signal Declaration warning at dclk.vhd(39): used implicit default value for signal \"yearcnt1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "dclk.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/dclk.vhd" 39 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "yearcnt2 dclk.vhd(39) " "Warning (10541): VHDL Signal Declaration warning at dclk.vhd(39): used implicit default value for signal \"yearcnt2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "dclk.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/dclk.vhd" 39 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "monoc dclk.vhd(40) " "Warning (10036): Verilog HDL or VHDL warning at dclk.vhd(40): object \"monoc\" assigned a value but never read" {  } { { "dclk.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/dclk.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg seg:u4 " "Info: Elaborating entity \"seg\" for hierarchy \"seg:u4\"" {  } { { "clktop.vhd" "u4" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 84 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gbrst gbrst:u10 " "Info: Elaborating entity \"gbrst\" for hierarchy \"gbrst:u10\"" {  } { { "clktop.vhd" "u10" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 92 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gbrst_altclkctrl_7ji gbrst:u10\|gbrst_altclkctrl_7ji:gbrst_altclkctrl_7ji_component " "Info: Elaborating entity \"gbrst_altclkctrl_7ji\" for hierarchy \"gbrst:u10\|gbrst_altclkctrl_7ji:gbrst_altclkctrl_7ji_component\"" {  } { { "db/gbrst.vhd" "gbrst_altclkctrl_7ji_component" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/db/gbrst.vhd" 141 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "dclk.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/dclk.vhd" 114 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CREATED_ALOAD_CCT" "" "Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "templl\[0\] templl\[0\]~_emulated templl\[0\]~latch " "Warning (13310): Register \"templl\[0\]\" is converted into an equivalent circuit using register \"templl\[0\]~_emulated\" and latch \"templl\[0\]~latch\"" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 112 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "templl\[1\] templl\[1\]~_emulated templl\[1\]~latch " "Warning (13310): Register \"templl\[1\]\" is converted into an equivalent circuit using register \"templl\[1\]~_emulated\" and latch \"templl\[1\]~latch\"" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 112 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "templl\[2\] templl\[2\]~_emulated templl\[2\]~latch " "Warning (13310): Register \"templl\[2\]\" is converted into an equivalent circuit using register \"templl\[2\]~_emulated\" and latch \"templl\[2\]~latch\"" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 112 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "templl\[3\] templl\[3\]~_emulated templl\[3\]~latch " "Warning (13310): Register \"templl\[3\]\" is converted into an equivalent circuit using register \"templl\[3\]~_emulated\" and latch \"templl\[3\]~latch\"" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 112 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "temphh\[0\] temphh\[0\]~_emulated temphh\[0\]~latch " "Warning (13310): Register \"temphh\[0\]\" is converted into an equivalent circuit using register \"temphh\[0\]~_emulated\" and latch \"temphh\[0\]~latch\"" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 112 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "temphh\[1\] temphh\[1\]~_emulated temphh\[1\]~latch " "Warning (13310): Register \"temphh\[1\]\" is converted into an equivalent circuit using register \"temphh\[1\]~_emulated\" and latch \"temphh\[1\]~latch\"" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 112 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "temphh\[2\] temphh\[2\]~_emulated temphh\[2\]~latch " "Warning (13310): Register \"temphh\[2\]\" is converted into an equivalent circuit using register \"temphh\[2\]~_emulated\" and latch \"temphh\[2\]~latch\"" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 112 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "temphh\[3\] temphh\[3\]~_emulated temphh\[3\]~latch " "Warning (13310): Register \"temphh\[3\]\" is converted into an equivalent circuit using register \"temphh\[3\]~_emulated\" and latch \"temphh\[3\]~latch\"" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 112 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "templ\[0\] templ\[0\]~_emulated templ\[0\]~latch " "Warning (13310): Register \"templ\[0\]\" is converted into an equivalent circuit using register \"templ\[0\]~_emulated\" and latch \"templ\[0\]~latch\"" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 112 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "templ\[1\] templ\[1\]~_emulated templ\[1\]~latch " "Warning (13310): Register \"templ\[1\]\" is converted into an equivalent circuit using register \"templ\[1\]~_emulated\" and latch \"templ\[1\]~latch\"" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 112 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "templ\[2\] templ\[2\]~_emulated templ\[2\]~latch " "Warning (13310): Register \"templ\[2\]\" is converted into an equivalent circuit using register \"templ\[2\]~_emulated\" and latch \"templ\[2\]~latch\"" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 112 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "templ\[3\] templ\[3\]~_emulated templ\[3\]~latch " "Warning (13310): Register \"templ\[3\]\" is converted into an equivalent circuit using register \"templ\[3\]~_emulated\" and latch \"templ\[3\]~latch\"" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 112 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "temph\[0\] temph\[0\]~_emulated temph\[0\]~latch " "Warning (13310): Register \"temph\[0\]\" is converted into an equivalent circuit using register \"temph\[0\]~_emulated\" and latch \"temph\[0\]~latch\"" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 112 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "temph\[1\] temph\[1\]~_emulated temph\[1\]~latch " "Warning (13310): Register \"temph\[1\]\" is converted into an equivalent circuit using register \"temph\[1\]~_emulated\" and latch \"temph\[1\]~latch\"" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 112 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "temph\[2\] temph\[2\]~_emulated temph\[2\]~latch " "Warning (13310): Register \"temph\[2\]\" is converted into an equivalent circuit using register \"temph\[2\]~_emulated\" and latch \"temph\[2\]~latch\"" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 112 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "temph\[3\] temph\[3\]~_emulated temph\[3\]~latch " "Warning (13310): Register \"temph\[3\]\" is converted into an equivalent circuit using register \"temph\[3\]~_emulated\" and latch \"temph\[3\]~latch\"" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 112 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[7\] GND " "Warning (13410): Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 3 " "Info: 3 registers lost all their fanouts during netlist optimizations. The first 3 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "clkdiv:u1\|divms\[14\] " "Info: Register \"clkdiv:u1\|divms\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "clkdiv:u1\|divms\[13\] " "Info: Register \"clkdiv:u1\|divms\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "clkdiv:u1\|divms\[12\] " "Info: Register \"clkdiv:u1\|divms\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[7\] " "Warning (15610): No output dependent on input pin \"KEY\[7\]\"" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "306 " "Info: Implemented 306 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Info: Implemented 9 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Info: Implemented 36 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "260 " "Info: Implemented 260 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "325 " "Info: Peak virtual memory: 325 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 30 00:24:21 2015 " "Info: Processing ended: Wed Sep 30 00:24:21 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
