<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Document Of Source Code: System AHB and APB busses clocks configuration functions</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Document Of Source Code
   &#160;<span id="projectnumber">0.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">System AHB and APB busses clocks configuration functions<div class="ingroups"><a class="el" href="group__STM32F4xx__StdPeriph__Driver.html">STM32F4xx_StdPeriph_Driver</a> &raquo; <a class="el" href="group__RCC.html">RCC</a> &raquo; <a class="el" href="group__RCC__Private__Functions.html">RCC_Private_Functions</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>System, AHB and APB busses clocks configuration functions.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga3551a36a8f0a3dc96a74d6b939048337"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Group2.html#ga3551a36a8f0a3dc96a74d6b939048337">RCC_SYSCLKConfig</a> (uint32_t RCC_SYSCLKSource)</td></tr>
<tr class="memdesc:ga3551a36a8f0a3dc96a74d6b939048337"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the system clock (SYSCLK).  <a href="#ga3551a36a8f0a3dc96a74d6b939048337">More...</a><br /></td></tr>
<tr class="separator:ga3551a36a8f0a3dc96a74d6b939048337"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaeb32311c208b2a980841c9c884a41ea"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Group2.html#gaaeb32311c208b2a980841c9c884a41ea">RCC_GetSYSCLKSource</a> (void)</td></tr>
<tr class="memdesc:gaaeb32311c208b2a980841c9c884a41ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the clock source used as system clock.  <a href="#gaaeb32311c208b2a980841c9c884a41ea">More...</a><br /></td></tr>
<tr class="separator:gaaeb32311c208b2a980841c9c884a41ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d0aec72e236c6cdf3a3a82dfb525491"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Group2.html#ga9d0aec72e236c6cdf3a3a82dfb525491">RCC_HCLKConfig</a> (uint32_t RCC_SYSCLK)</td></tr>
<tr class="memdesc:ga9d0aec72e236c6cdf3a3a82dfb525491"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the AHB clock (HCLK).  <a href="#ga9d0aec72e236c6cdf3a3a82dfb525491">More...</a><br /></td></tr>
<tr class="separator:ga9d0aec72e236c6cdf3a3a82dfb525491"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga448137346d4292985d4e7a61dd1a824f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Group2.html#ga448137346d4292985d4e7a61dd1a824f">RCC_PCLK1Config</a> (uint32_t RCC_HCLK)</td></tr>
<tr class="memdesc:ga448137346d4292985d4e7a61dd1a824f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the Low Speed APB clock (PCLK1).  <a href="#ga448137346d4292985d4e7a61dd1a824f">More...</a><br /></td></tr>
<tr class="separator:ga448137346d4292985d4e7a61dd1a824f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09f9c010a4adca9e036da42c2ca6126a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Group2.html#ga09f9c010a4adca9e036da42c2ca6126a">RCC_PCLK2Config</a> (uint32_t RCC_HCLK)</td></tr>
<tr class="memdesc:ga09f9c010a4adca9e036da42c2ca6126a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the High Speed APB clock (PCLK2).  <a href="#ga09f9c010a4adca9e036da42c2ca6126a">More...</a><br /></td></tr>
<tr class="separator:ga09f9c010a4adca9e036da42c2ca6126a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e9944fd1ed734275222bbb3e3f29993"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__Group2.html#ga3e9944fd1ed734275222bbb3e3f29993">RCC_GetClocksFreq</a> (<a class="el" href="structRCC__ClocksTypeDef.html">RCC_ClocksTypeDef</a> *RCC_Clocks)</td></tr>
<tr class="memdesc:ga3e9944fd1ed734275222bbb3e3f29993"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the frequencies of different on chip clocks; SYSCLK, HCLK, PCLK1 and PCLK2.  <a href="#ga3e9944fd1ed734275222bbb3e3f29993">More...</a><br /></td></tr>
<tr class="separator:ga3e9944fd1ed734275222bbb3e3f29993"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>System, AHB and APB busses clocks configuration functions. </p>
<pre class="fragment"> ===============================================================================
             System, AHB and APB busses clocks configuration functions
 ===============================================================================  

  This section provide functions allowing to configure the System, AHB, APB1 and 
  APB2 busses clocks.
  
  1. Several clock sources can be used to drive the System clock (SYSCLK): HSI,
     HSE and PLL.
     The AHB clock (HCLK) is derived from System clock through configurable prescaler
     and used to clock the CPU, memory and peripherals mapped on AHB bus (DMA, GPIO...).
     APB1 (PCLK1) and APB2 (PCLK2) clocks are derived from AHB clock through 
     configurable prescalers and used to clock the peripherals mapped on these busses.
     You can use "RCC_GetClocksFreq()" function to retrieve the frequencies of these clocks.  

@note All the peripheral clocks are derived from the System clock (SYSCLK) except:
       - I2S: the I2S clock can be derived either from a specific PLL (PLLI2S) or
          from an external clock mapped on the I2S_CKIN pin. 
          You have to use RCC_I2SCLKConfig() function to configure this clock. 
       - RTC: the RTC clock can be derived either from the LSI, LSE or HSE clock
          divided by 2 to 31. You have to use RCC_RTCCLKConfig() and RCC_RTCCLKCmd()
          functions to configure this clock. 
       - USB OTG FS, SDIO and RTC: USB OTG FS require a frequency equal to 48 MHz
          to work correctly, while the SDIO require a frequency equal or lower than
          to 48. This clock is derived of the main PLL through PLLQ divider.
       - IWDG clock which is always the LSI clock.
       
  2. The maximum frequency of the SYSCLK and HCLK is 168 MHz, PCLK2 82 MHz and PCLK1 42 MHz.
     Depending on the device voltage range, the maximum frequency should be 
     adapted accordingly:
 +-------------------------------------------------------------------------------------+     
 | Latency       |                HCLK clock frequency (MHz)                           |
 |               |---------------------------------------------------------------------|     
 |               | voltage range  | voltage range  | voltage range   | voltage range   |
 |               | 2.7 V - 3.6 V  | 2.4 V - 2.7 V  | 2.1 V - 2.4 V   | 1.8 V - 2.1 V   |
 |---------------|----------------|----------------|-----------------|-----------------|              
 |0WS(1CPU cycle)|0 &lt; HCLK &lt;= 30  |0 &lt; HCLK &lt;= 24  |0 &lt; HCLK &lt;= 18   |0 &lt; HCLK &lt;= 16   |
 |---------------|----------------|----------------|-----------------|-----------------|   
 |1WS(2CPU cycle)|30 &lt; HCLK &lt;= 60 |24 &lt; HCLK &lt;= 48 |18 &lt; HCLK &lt;= 36  |16 &lt; HCLK &lt;= 32  | 
 |---------------|----------------|----------------|-----------------|-----------------|   
 |2WS(3CPU cycle)|60 &lt; HCLK &lt;= 90 |48 &lt; HCLK &lt;= 72 |36 &lt; HCLK &lt;= 54  |32 &lt; HCLK &lt;= 48  |
 |---------------|----------------|----------------|-----------------|-----------------| 
 |3WS(4CPU cycle)|90 &lt; HCLK &lt;= 120|72 &lt; HCLK &lt;= 96 |54 &lt; HCLK &lt;= 72  |48 &lt; HCLK &lt;= 64  |
 |---------------|----------------|----------------|-----------------|-----------------| 
 |4WS(5CPU cycle)|120&lt; HCLK &lt;= 150|96 &lt; HCLK &lt;= 120|72 &lt; HCLK &lt;= 90  |64 &lt; HCLK &lt;= 80  |
 |---------------|----------------|----------------|-----------------|-----------------| 
 |5WS(6CPU cycle)|120&lt; HCLK &lt;= 168|120&lt; HCLK &lt;= 144|90 &lt; HCLK &lt;= 108 |80 &lt; HCLK &lt;= 96  | 
 |---------------|----------------|----------------|-----------------|-----------------| 
 |6WS(7CPU cycle)|      NA        |144&lt; HCLK &lt;= 168|108 &lt; HCLK &lt;= 120|96 &lt; HCLK &lt;= 112 | 
 |---------------|----------------|----------------|-----------------|-----------------| 
 |7WS(8CPU cycle)|      NA        |      NA        |120 &lt; HCLK &lt;= 138|112 &lt; HCLK &lt;= 120| 
 +-------------------------------------------------------------------------------------+    
   @note When VOS bit (in PWR_CR register) is reset to '0’, the maximum value of HCLK is 144 MHz.
         You can use PWR_MainRegulatorModeConfig() function to set or reset this bit.</pre> <h2 class="groupheader">Function Documentation</h2>
<a id="ga3e9944fd1ed734275222bbb3e3f29993"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e9944fd1ed734275222bbb3e3f29993">&#9670;&nbsp;</a></span>RCC_GetClocksFreq()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RCC_GetClocksFreq </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structRCC__ClocksTypeDef.html">RCC_ClocksTypeDef</a> *&#160;</td>
          <td class="paramname"><em>RCC_Clocks</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the frequencies of different on chip clocks; SYSCLK, HCLK, PCLK1 and PCLK2. </p>
<dl class="section note"><dt>Note</dt><dd>The system frequency computed by this function is not the real frequency in the chip. It is calculated based on the predefined constant and the selected clock source: </dd>
<dd>
If SYSCLK source is HSI, function returns values based on <a class="el" href="stm32f4xx__hal__conf_8h.html#aaa8c76e274d0f6dd2cefb5d0b17fbc37" title="Internal High Speed oscillator (HSI) value. This value is used by the RCC HAL module to compute the s...">HSI_VALUE(*)</a> </dd>
<dd>
If SYSCLK source is HSE, function returns values based on <a class="el" href="stm32f4xx__hal__conf_8h.html#aeafcff4f57440c60e64812dddd13e7cb" title="Adjust the value of External High Speed oscillator (HSE) used in your application. This value is used by the RCC HAL module to compute the system frequency (when HSE is used as system clock source, directly or through the PLL). ">HSE_VALUE(**)</a> </dd>
<dd>
If SYSCLK source is PLL, function returns values based on <a class="el" href="stm32f4xx__hal__conf_8h.html#aeafcff4f57440c60e64812dddd13e7cb" title="Adjust the value of External High Speed oscillator (HSE) used in your application. This value is used by the RCC HAL module to compute the system frequency (when HSE is used as system clock source, directly or through the PLL). ">HSE_VALUE(**)</a> or <a class="el" href="stm32f4xx__hal__conf_8h.html#aaa8c76e274d0f6dd2cefb5d0b17fbc37" title="Internal High Speed oscillator (HSI) value. This value is used by the RCC HAL module to compute the s...">HSI_VALUE(*)</a> multiplied/divided by the PLL factors. </dd>
<dd>
(*) HSI_VALUE is a constant defined in <a class="el" href="stm32f4xx_8h.html" title="CMSIS Cortex-M4 Device Peripheral Access Layer Header File. This file contains all the peripheral reg...">stm32f4xx.h</a> file (default value 16 MHz) but the real value may vary depending on the variations in voltage and temperature. </dd>
<dd>
(**) HSE_VALUE is a constant defined in <a class="el" href="stm32f4xx_8h.html" title="CMSIS Cortex-M4 Device Peripheral Access Layer Header File. This file contains all the peripheral reg...">stm32f4xx.h</a> file (default value 25 MHz), user has to ensure that HSE_VALUE is same as the real frequency of the crystal used. Otherwise, this function may have wrong result.</dd>
<dd>
The result of this function could be not correct when using fractional value for HSE crystal.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_Clocks</td><td>pointer to a <a class="el" href="structRCC__ClocksTypeDef.html">RCC_ClocksTypeDef</a> structure which will hold the clocks frequencies.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>This function can be used by the user application to compute the baudrate for the communication peripherals or configure other parameters. </dd>
<dd>
Each time SYSCLK, HCLK, PCLK1 and/or PCLK2 clock changes, this function must be called to update the structure's field. Otherwise, any configuration based on this function will be incorrect.</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__rcc_8c_source.html#l00855">855</a> of file <a class="el" href="stm32f4xx__rcc_8c_source.html">stm32f4xx_rcc.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__rcc_8h_source.html#l00045">RCC_ClocksTypeDef::HCLK_Frequency</a>, <a class="el" href="stm32f4xx__rcc_8h_source.html#l00046">RCC_ClocksTypeDef::PCLK1_Frequency</a>, <a class="el" href="stm32f4xx__rcc_8h_source.html#l00047">RCC_ClocksTypeDef::PCLK2_Frequency</a>, and <a class="el" href="stm32f4xx__rcc_8h_source.html#l00044">RCC_ClocksTypeDef::SYSCLK_Frequency</a>.</p>

<p class="reference">Referenced by <a class="el" href="stm32f4xx__i2c_8c_source.html#l00175">I2C_Init()</a>, <a class="el" href="stm32f4xx__it_8c_source.html#l00157">TIM4_IRQHandler()</a>, and <a class="el" href="stm32f4xx__usart_8c_source.html#l00227">USART_Init()</a>.</p>
<div class="fragment"><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;{</div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;</div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;</div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;  <span class="comment">/* Get SYSCLK source -------------------------------------------------------*/</span></div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;  tmp = <a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp; <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a>;</div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;</div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;  <span class="keywordflow">switch</span> (tmp)</div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;  {</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;    <span class="keywordflow">case</span> 0x00:  <span class="comment">/* HSI used as system clock source */</span></div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;      RCC_Clocks-&gt;<a class="code" href="structRCC__ClocksTypeDef.html#a48b5f04759728e39921969e75c4899e8">SYSCLK_Frequency</a> = <a class="code" href="group__Library__configuration__section.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a>;</div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;    <span class="keywordflow">case</span> 0x04:  <span class="comment">/* HSE used as system clock  source */</span></div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;      RCC_Clocks-&gt;<a class="code" href="structRCC__ClocksTypeDef.html#a48b5f04759728e39921969e75c4899e8">SYSCLK_Frequency</a> = <a class="code" href="group__Library__configuration__section.html#gaeafcff4f57440c60e64812dddd13e7cb">HSE_VALUE</a>;</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;    <span class="keywordflow">case</span> 0x08:  <span class="comment">/* PLL used as system clock  source */</span></div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;</div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;      <span class="comment">/* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN</span></div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="comment">         SYSCLK = PLL_VCO / PLLP</span></div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="comment">         */</span>    </div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;      pllsource = (<a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR &amp; <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a>) &gt;&gt; 22;</div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;      pllm = <a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR &amp; <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga9a42e8b9ee60126976d9be056e5e66b1">RCC_PLLCFGR_PLLM</a>;</div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;      </div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;      <span class="keywordflow">if</span> (pllsource != 0)</div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;      {</div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;        <span class="comment">/* HSE used as PLL clock source */</span></div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;        pllvco = (<a class="code" href="group__Library__configuration__section.html#gaeafcff4f57440c60e64812dddd13e7cb">HSE_VALUE</a> / pllm) * ((<a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR &amp; <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga4b571901d7cdc93ca1ecc1531f26ba6a">RCC_PLLCFGR_PLLN</a>) &gt;&gt; 6);</div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;      }</div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;      <span class="keywordflow">else</span></div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;      {</div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;        <span class="comment">/* HSI used as PLL clock source */</span></div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;        pllvco = (<a class="code" href="group__Library__configuration__section.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a> / pllm) * ((<a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR &amp; <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga4b571901d7cdc93ca1ecc1531f26ba6a">RCC_PLLCFGR_PLLN</a>) &gt;&gt; 6);      </div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;      }</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;</div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;      pllp = (((<a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR &amp; <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga2561745be271ee828e26de601f72162d">RCC_PLLCFGR_PLLP</a>) &gt;&gt;16) + 1 ) *2;</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;      RCC_Clocks-&gt;<a class="code" href="structRCC__ClocksTypeDef.html#a48b5f04759728e39921969e75c4899e8">SYSCLK_Frequency</a> = pllvco/pllp;</div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;      RCC_Clocks-&gt;<a class="code" href="structRCC__ClocksTypeDef.html#a48b5f04759728e39921969e75c4899e8">SYSCLK_Frequency</a> = <a class="code" href="group__Library__configuration__section.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a>;</div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;  }</div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;  <span class="comment">/* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/</span></div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;  <span class="comment">/* Get HCLK prescaler */</span></div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;  tmp = <a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp; <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gafe10e66938644ee8054a2426ff23efea">RCC_CFGR_HPRE</a>;</div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;  tmp = tmp &gt;&gt; 4;</div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;  presc = <a class="code" href="group__RCC.html#gab4232f78d57fe4cfed7055005999ee44">APBAHBPrescTable</a>[tmp];</div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;  <span class="comment">/* HCLK clock frequency */</span></div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;  RCC_Clocks-&gt;<a class="code" href="structRCC__ClocksTypeDef.html#a5f9bf60f522a160aa7a878acf92ce129">HCLK_Frequency</a> = RCC_Clocks-&gt;<a class="code" href="structRCC__ClocksTypeDef.html#a48b5f04759728e39921969e75c4899e8">SYSCLK_Frequency</a> &gt;&gt; presc;</div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;</div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;  <span class="comment">/* Get PCLK1 prescaler */</span></div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;  tmp = <a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp; <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga50b2423a5fea74a47b9eb8ab51869412">RCC_CFGR_PPRE1</a>;</div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;  tmp = tmp &gt;&gt; 10;</div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;  presc = <a class="code" href="group__RCC.html#gab4232f78d57fe4cfed7055005999ee44">APBAHBPrescTable</a>[tmp];</div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;  <span class="comment">/* PCLK1 clock frequency */</span></div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;  RCC_Clocks-&gt;<a class="code" href="structRCC__ClocksTypeDef.html#a9045b24904bde572d479e85c6d2801f6">PCLK1_Frequency</a> = RCC_Clocks-&gt;<a class="code" href="structRCC__ClocksTypeDef.html#a5f9bf60f522a160aa7a878acf92ce129">HCLK_Frequency</a> &gt;&gt; presc;</div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;</div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;  <span class="comment">/* Get PCLK2 prescaler */</span></div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;  tmp = <a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp; <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gad61bd4f9f345ba41806813b0bfff1311">RCC_CFGR_PPRE2</a>;</div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;  tmp = tmp &gt;&gt; 13;</div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;  presc = <a class="code" href="group__RCC.html#gab4232f78d57fe4cfed7055005999ee44">APBAHBPrescTable</a>[tmp];</div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;  <span class="comment">/* PCLK2 clock frequency */</span></div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;  RCC_Clocks-&gt;<a class="code" href="structRCC__ClocksTypeDef.html#a45ada83b2d388a60ed994451f260f389">PCLK2_Frequency</a> = RCC_Clocks-&gt;<a class="code" href="structRCC__ClocksTypeDef.html#a5f9bf60f522a160aa7a878acf92ce129">HCLK_Frequency</a> &gt;&gt; presc;</div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;}</div><div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga2561745be271ee828e26de601f72162d"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga2561745be271ee828e26de601f72162d">RCC_PLLCFGR_PLLP</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLP</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04821">stm32f4xx.h:4821</a></div></div>
<div class="ttc" id="structRCC__ClocksTypeDef_html_a5f9bf60f522a160aa7a878acf92ce129"><div class="ttname"><a href="structRCC__ClocksTypeDef.html#a5f9bf60f522a160aa7a878acf92ce129">RCC_ClocksTypeDef::HCLK_Frequency</a></div><div class="ttdeci">uint32_t HCLK_Frequency</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00045">stm32f4xx_rcc.h:45</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_gad61bd4f9f345ba41806813b0bfff1311"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gad61bd4f9f345ba41806813b0bfff1311">RCC_CFGR_PPRE2</a></div><div class="ttdeci">#define RCC_CFGR_PPRE2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04884">stm32f4xx.h:4884</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_gafe10e66938644ee8054a2426ff23efea"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gafe10e66938644ee8054a2426ff23efea">RCC_CFGR_HPRE</a></div><div class="ttdeci">#define RCC_CFGR_HPRE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04855">stm32f4xx.h:4855</a></div></div>
<div class="ttc" id="structRCC__ClocksTypeDef_html_a9045b24904bde572d479e85c6d2801f6"><div class="ttname"><a href="structRCC__ClocksTypeDef.html#a9045b24904bde572d479e85c6d2801f6">RCC_ClocksTypeDef::PCLK1_Frequency</a></div><div class="ttdeci">uint32_t PCLK1_Frequency</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00046">stm32f4xx_rcc.h:46</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga9a42e8b9ee60126976d9be056e5e66b1"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga9a42e8b9ee60126976d9be056e5e66b1">RCC_PLLCFGR_PLLM</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLM</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04802">stm32f4xx.h:4802</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga92cb53ea81d2c47537eb217cc6659a2e"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLSRC</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04825">stm32f4xx.h:4825</a></div></div>
<div class="ttc" id="group__Library__configuration__section_html_gaaa8c76e274d0f6dd2cefb5d0b17fbc37"><div class="ttname"><a href="group__Library__configuration__section.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a></div><div class="ttdeci">#define HSI_VALUE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00106">stm32f4xx.h:106</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga4b571901d7cdc93ca1ecc1531f26ba6a"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga4b571901d7cdc93ca1ecc1531f26ba6a">RCC_PLLCFGR_PLLN</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLN</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04810">stm32f4xx.h:4810</a></div></div>
<div class="ttc" id="structRCC__ClocksTypeDef_html_a48b5f04759728e39921969e75c4899e8"><div class="ttname"><a href="structRCC__ClocksTypeDef.html#a48b5f04759728e39921969e75c4899e8">RCC_ClocksTypeDef::SYSCLK_Frequency</a></div><div class="ttdeci">uint32_t SYSCLK_Frequency</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00044">stm32f4xx_rcc.h:44</a></div></div>
<div class="ttc" id="group__Library__configuration__section_html_gaeafcff4f57440c60e64812dddd13e7cb"><div class="ttname"><a href="group__Library__configuration__section.html#gaeafcff4f57440c60e64812dddd13e7cb">HSE_VALUE</a></div><div class="ttdeci">#define HSE_VALUE</div><div class="ttdoc">Comment the line below if you will not use the peripherals drivers. In this case, these drivers will ...</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00094">stm32f4xx.h:94</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_ga74944438a086975793d26ae48d5882d4"><div class="ttname"><a href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a></div><div class="ttdeci">#define RCC</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01193">stm32f4xx.h:1193</a></div></div>
<div class="ttc" id="group__RCC_html_gab4232f78d57fe4cfed7055005999ee44"><div class="ttname"><a href="group__RCC.html#gab4232f78d57fe4cfed7055005999ee44">APBAHBPrescTable</a></div><div class="ttdeci">static __I uint8_t APBAHBPrescTable[16]</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00127">stm32f4xx_rcc.c:127</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga15bf2269500dc97e137315f44aa015c9"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a></div><div class="ttdeci">#define RCC_CFGR_SWS</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04846">stm32f4xx.h:4846</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga50b2423a5fea74a47b9eb8ab51869412"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga50b2423a5fea74a47b9eb8ab51869412">RCC_CFGR_PPRE1</a></div><div class="ttdeci">#define RCC_CFGR_PPRE1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04872">stm32f4xx.h:4872</a></div></div>
<div class="ttc" id="structRCC__ClocksTypeDef_html_a45ada83b2d388a60ed994451f260f389"><div class="ttname"><a href="structRCC__ClocksTypeDef.html#a45ada83b2d388a60ed994451f260f389">RCC_ClocksTypeDef::PCLK2_Frequency</a></div><div class="ttdeci">uint32_t PCLK2_Frequency</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00047">stm32f4xx_rcc.h:47</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="gaaeb32311c208b2a980841c9c884a41ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaeb32311c208b2a980841c9c884a41ea">&#9670;&nbsp;</a></span>RCC_GetSYSCLKSource()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RCC_GetSYSCLKSource </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the clock source used as system clock. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source used as system clock. The returned value can be one of the following:<ul>
<li>0x00: HSI used as system clock</li>
<li>0x04: HSE used as system clock</li>
<li>0x08: PLL used as system clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__rcc_8c_source.html#l00715">715</a> of file <a class="el" href="stm32f4xx__rcc_8c_source.html">stm32f4xx_rcc.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;{</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;  <span class="keywordflow">return</span> ((uint8_t)(<a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp; <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a>));</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;}</div><div class="ttc" id="group__Peripheral__declaration_html_ga74944438a086975793d26ae48d5882d4"><div class="ttname"><a href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a></div><div class="ttdeci">#define RCC</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01193">stm32f4xx.h:1193</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga15bf2269500dc97e137315f44aa015c9"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a></div><div class="ttdeci">#define RCC_CFGR_SWS</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04846">stm32f4xx.h:4846</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga9d0aec72e236c6cdf3a3a82dfb525491"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9d0aec72e236c6cdf3a3a82dfb525491">&#9670;&nbsp;</a></span>RCC_HCLKConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RCC_HCLKConfig </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>RCC_SYSCLK</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the AHB clock (HCLK). </p>
<dl class="section note"><dt>Note</dt><dd>Depending on the device voltage range, the software has to set correctly these bits to ensure that HCLK not exceed the maximum allowed frequency (for more details refer to section above "CPU, AHB and APB busses clocks configuration functions") </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_SYSCLK</td><td>defines the AHB clock divider. This clock is derived from the system clock (SYSCLK). This parameter can be one of the following values: <ul>
<li>RCC_SYSCLK_Div1: AHB clock = SYSCLK </li>
<li>RCC_SYSCLK_Div2: AHB clock = SYSCLK/2 </li>
<li>RCC_SYSCLK_Div4: AHB clock = SYSCLK/4 </li>
<li>RCC_SYSCLK_Div8: AHB clock = SYSCLK/8 </li>
<li>RCC_SYSCLK_Div16: AHB clock = SYSCLK/16 </li>
<li>RCC_SYSCLK_Div64: AHB clock = SYSCLK/64 </li>
<li>RCC_SYSCLK_Div128: AHB clock = SYSCLK/128 </li>
<li>RCC_SYSCLK_Div256: AHB clock = SYSCLK/256 </li>
<li>RCC_SYSCLK_Div512: AHB clock = SYSCLK/512 </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__rcc_8c_source.html#l00740">740</a> of file <a class="el" href="stm32f4xx__rcc_8c_source.html">stm32f4xx_rcc.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;{</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;  uint32_t tmpreg = 0;</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;  </div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__RCC__AHB__Clock__Source.html#ga6e9f1c193a2f41bcb3c2f7fa8459b5b3">IS_RCC_HCLK</a>(RCC_SYSCLK));</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;  tmpreg = <a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR;</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;  <span class="comment">/* Clear HPRE[3:0] bits */</span></div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;  tmpreg &amp;= ~<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gafe10e66938644ee8054a2426ff23efea">RCC_CFGR_HPRE</a>;</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;  <span class="comment">/* Set HPRE[3:0] bits according to RCC_SYSCLK value */</span></div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;  tmpreg |= RCC_SYSCLK;</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;  <span class="comment">/* Store the new value */</span></div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;  <a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR = tmpreg;</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;}</div><div class="ttc" id="group__Library__configuration__section_html_ga631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00061">stm32f4xx.h:61</a></div></div>
<div class="ttc" id="group__RCC__AHB__Clock__Source_html_ga6e9f1c193a2f41bcb3c2f7fa8459b5b3"><div class="ttname"><a href="group__RCC__AHB__Clock__Source.html#ga6e9f1c193a2f41bcb3c2f7fa8459b5b3">IS_RCC_HCLK</a></div><div class="ttdeci">#define IS_RCC_HCLK(HCLK)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00111">stm32f4xx_rcc.h:111</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_gafe10e66938644ee8054a2426ff23efea"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gafe10e66938644ee8054a2426ff23efea">RCC_CFGR_HPRE</a></div><div class="ttdeci">#define RCC_CFGR_HPRE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04855">stm32f4xx.h:4855</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_ga74944438a086975793d26ae48d5882d4"><div class="ttname"><a href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a></div><div class="ttdeci">#define RCC</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01193">stm32f4xx.h:1193</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga448137346d4292985d4e7a61dd1a824f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga448137346d4292985d4e7a61dd1a824f">&#9670;&nbsp;</a></span>RCC_PCLK1Config()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RCC_PCLK1Config </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>RCC_HCLK</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the Low Speed APB clock (PCLK1). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_HCLK</td><td>defines the APB1 clock divider. This clock is derived from the AHB clock (HCLK). This parameter can be one of the following values: <ul>
<li>RCC_HCLK_Div1: APB1 clock = HCLK </li>
<li>RCC_HCLK_Div2: APB1 clock = HCLK/2 </li>
<li>RCC_HCLK_Div4: APB1 clock = HCLK/4 </li>
<li>RCC_HCLK_Div8: APB1 clock = HCLK/8 </li>
<li>RCC_HCLK_Div16: APB1 clock = HCLK/16 </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__rcc_8c_source.html#l00772">772</a> of file <a class="el" href="stm32f4xx__rcc_8c_source.html">stm32f4xx_rcc.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;{</div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;  uint32_t tmpreg = 0;</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;</div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__RCC__APB1__APB2__Clock__Source.html#gab70f1257ea47c1da4def8e351af4d9f2">IS_RCC_PCLK</a>(RCC_HCLK));</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;  tmpreg = <a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR;</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;  <span class="comment">/* Clear PPRE1[2:0] bits */</span></div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;  tmpreg &amp;= ~<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga50b2423a5fea74a47b9eb8ab51869412">RCC_CFGR_PPRE1</a>;</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;</div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;  <span class="comment">/* Set PPRE1[2:0] bits according to RCC_HCLK value */</span></div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;  tmpreg |= RCC_HCLK;</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;</div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;  <span class="comment">/* Store the new value */</span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;  <a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR = tmpreg;</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;}</div><div class="ttc" id="group__Library__configuration__section_html_ga631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00061">stm32f4xx.h:61</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_ga74944438a086975793d26ae48d5882d4"><div class="ttname"><a href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a></div><div class="ttdeci">#define RCC</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01193">stm32f4xx.h:1193</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga50b2423a5fea74a47b9eb8ab51869412"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga50b2423a5fea74a47b9eb8ab51869412">RCC_CFGR_PPRE1</a></div><div class="ttdeci">#define RCC_CFGR_PPRE1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04872">stm32f4xx.h:4872</a></div></div>
<div class="ttc" id="group__RCC__APB1__APB2__Clock__Source_html_gab70f1257ea47c1da4def8e351af4d9f2"><div class="ttname"><a href="group__RCC__APB1__APB2__Clock__Source.html#gab70f1257ea47c1da4def8e351af4d9f2">IS_RCC_PCLK</a></div><div class="ttdeci">#define IS_RCC_PCLK(PCLK)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00128">stm32f4xx_rcc.h:128</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga09f9c010a4adca9e036da42c2ca6126a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga09f9c010a4adca9e036da42c2ca6126a">&#9670;&nbsp;</a></span>RCC_PCLK2Config()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RCC_PCLK2Config </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>RCC_HCLK</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the High Speed APB clock (PCLK2). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_HCLK</td><td>defines the APB2 clock divider. This clock is derived from the AHB clock (HCLK). This parameter can be one of the following values: <ul>
<li>RCC_HCLK_Div1: APB2 clock = HCLK </li>
<li>RCC_HCLK_Div2: APB2 clock = HCLK/2 </li>
<li>RCC_HCLK_Div4: APB2 clock = HCLK/4 </li>
<li>RCC_HCLK_Div8: APB2 clock = HCLK/8 </li>
<li>RCC_HCLK_Div16: APB2 clock = HCLK/16 </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__rcc_8c_source.html#l00803">803</a> of file <a class="el" href="stm32f4xx__rcc_8c_source.html">stm32f4xx_rcc.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;{</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;  uint32_t tmpreg = 0;</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__RCC__APB1__APB2__Clock__Source.html#gab70f1257ea47c1da4def8e351af4d9f2">IS_RCC_PCLK</a>(RCC_HCLK));</div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;  tmpreg = <a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR;</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;  <span class="comment">/* Clear PPRE2[2:0] bits */</span></div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;  tmpreg &amp;= ~<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gad61bd4f9f345ba41806813b0bfff1311">RCC_CFGR_PPRE2</a>;</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;  <span class="comment">/* Set PPRE2[2:0] bits according to RCC_HCLK value */</span></div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;  tmpreg |= RCC_HCLK &lt;&lt; 3;</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;  <span class="comment">/* Store the new value */</span></div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;  <a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR = tmpreg;</div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;}</div><div class="ttc" id="group__Library__configuration__section_html_ga631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00061">stm32f4xx.h:61</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_gad61bd4f9f345ba41806813b0bfff1311"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gad61bd4f9f345ba41806813b0bfff1311">RCC_CFGR_PPRE2</a></div><div class="ttdeci">#define RCC_CFGR_PPRE2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04884">stm32f4xx.h:4884</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_ga74944438a086975793d26ae48d5882d4"><div class="ttname"><a href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a></div><div class="ttdeci">#define RCC</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01193">stm32f4xx.h:1193</a></div></div>
<div class="ttc" id="group__RCC__APB1__APB2__Clock__Source_html_gab70f1257ea47c1da4def8e351af4d9f2"><div class="ttname"><a href="group__RCC__APB1__APB2__Clock__Source.html#gab70f1257ea47c1da4def8e351af4d9f2">IS_RCC_PCLK</a></div><div class="ttdeci">#define IS_RCC_PCLK(PCLK)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00128">stm32f4xx_rcc.h:128</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga3551a36a8f0a3dc96a74d6b939048337"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3551a36a8f0a3dc96a74d6b939048337">&#9670;&nbsp;</a></span>RCC_SYSCLKConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RCC_SYSCLKConfig </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>RCC_SYSCLKSource</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the system clock (SYSCLK). </p>
<dl class="section note"><dt>Note</dt><dd>The HSI is used (enabled by hardware) as system clock source after startup from Reset, wake-up from STOP and STANDBY mode, or in case of failure of the HSE used directly or indirectly as system clock (if the Clock Security System CSS is enabled). </dd>
<dd>
A switch from one clock source to another occurs only if the target clock source is ready (clock stable after startup delay or PLL locked). If a clock source which is not yet ready is selected, the switch will occur when the clock source will be ready. You can use <a class="el" href="group__RCC__Group2.html#gaaeb32311c208b2a980841c9c884a41ea" title="Returns the clock source used as system clock. ">RCC_GetSYSCLKSource()</a> function to know which clock is currently used as system clock source. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_SYSCLKSource</td><td>specifies the clock source used as system clock. This parameter can be one of the following values: <ul>
<li>RCC_SYSCLKSource_HSI: HSI selected as system clock source </li>
<li>RCC_SYSCLKSource_HSE: HSE selected as system clock source </li>
<li>RCC_SYSCLKSource_PLLCLK: PLL selected as system clock source </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__rcc_8c_source.html#l00687">687</a> of file <a class="el" href="stm32f4xx__rcc_8c_source.html">stm32f4xx_rcc.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;{</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;  uint32_t tmpreg = 0;</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__RCC__System__Clock__Source.html#gaae9d6172a72b0a90cb3703aa59258c57">IS_RCC_SYSCLK_SOURCE</a>(RCC_SYSCLKSource));</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;  tmpreg = <a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR;</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;  <span class="comment">/* Clear SW[1:0] bits */</span></div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;  tmpreg &amp;= ~<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a>;</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;  <span class="comment">/* Set SW[1:0] bits according to RCC_SYSCLKSource value */</span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;  tmpreg |= RCC_SYSCLKSource;</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;  <span class="comment">/* Store the new value */</span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;  <a class="code" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR = tmpreg;</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;}</div><div class="ttc" id="group__Library__configuration__section_html_ga631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00061">stm32f4xx.h:61</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_ga74944438a086975793d26ae48d5882d4"><div class="ttname"><a href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a></div><div class="ttdeci">#define RCC</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01193">stm32f4xx.h:1193</a></div></div>
<div class="ttc" id="group__RCC__System__Clock__Source_html_gaae9d6172a72b0a90cb3703aa59258c57"><div class="ttname"><a href="group__RCC__System__Clock__Source.html#gaae9d6172a72b0a90cb3703aa59258c57">IS_RCC_SYSCLK_SOURCE</a></div><div class="ttdeci">#define IS_RCC_SYSCLK_SOURCE(SOURCE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00092">stm32f4xx_rcc.h:92</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga0eea5e5f7743a7e8995b8beeb18355c1"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a></div><div class="ttdeci">#define RCC_CFGR_SW</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04837">stm32f4xx.h:4837</a></div></div>
</div><!-- fragment -->
</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
