{
  "creator": "Yosys 0.48 (git sha1 aaa5347494801e9e3870b31387da59da24233f76, clang++ 18.1.2-wasi-sdk -Oz)",
  "modules": {
    "test": {
      "attributes": {
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "{workspace}/hdl/design/test.v:1.1-16.10"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "rst": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "in": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "out": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$procdff$4": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/hdl/design/test.v:8.1-14.4"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 4 ],
            "Q": [ 5 ]
          }
        }
      },
      "netnames": {
        "$0\\out[0:0]": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
            "src": "{workspace}/hdl/design/test.v:8.1-14.4"
          }
        },
        "$auto$rtlil.cc:2743:ReduceOr$3": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "{workspace}/hdl/design/test.v:2.16-2.19"
          }
        },
        "in": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "{workspace}/hdl/design/test.v:4.16-4.18"
          }
        },
        "out": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "{workspace}/hdl/design/test.v:5.16-5.19"
          }
        },
        "rst": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "{workspace}/hdl/design/test.v:3.16-3.19"
          }
        }
      }
    }
  }
}
