Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 24 18:56:50 2019
| Host         : inyo running 64-bit Pop!_OS 18.10
| Command      : report_timing_summary -max_paths 10 -file mmap_wrapper_timing_summary_routed.rpt -pb mmap_wrapper_timing_summary_routed.pb -rpx mmap_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : mmap_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 311 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -8.435    -1303.300                    190                16142        0.051        0.000                      0                16142       -0.303       -0.303                       1                  6599  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                    ------------         ----------      --------------
clk_fpga_0                               {0.000 5.000}        10.000          100.000         
sys_clk_pin                              {0.000 4.000}        8.000           125.000         
  clk_out1_mmap_clk_wiz_0_1              {0.000 4.630}        9.259           108.000         
    CLKFBIN_1                            {0.000 4.630}        9.259           108.000         
    PixelClkIO_1                         {0.000 4.630}        9.259           108.000         
    SerialClkIO_1                        {0.000 0.926}        1.852           540.000         
  clkfbout_mmap_clk_wiz_0_1              {0.000 20.000}       40.000          25.000          
sysclk                                   {0.000 4.000}        8.000           125.000         
  clk_out1_mmap_clk_wiz_0                {0.000 4.630}        9.259           108.000         
    CLKFBIN                              {0.000 4.630}        9.259           108.000         
    PixelClkIO                           {0.000 4.630}        9.259           108.000         
    SerialClkIO                          {0.000 0.926}        1.852           540.000         
    mmap_i/display/rgb2dvi/U0/SerialClk  {0.000 0.926}        1.852           540.000         
  clkfbout_mmap_clk_wiz_0                {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                         0.405        0.000                      0                14628        0.051        0.000                      0                14628        4.020        0.000                       0                  6275  
sys_clk_pin                                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_mmap_clk_wiz_0_1        1.591        0.000                      0                 1392        0.181        0.000                      0                 1392        2.630        0.000                       0                   298  
    CLKFBIN_1                                                                                                                                                                  8.010        0.000                       0                     2  
    PixelClkIO_1                                                                                                                                                               7.104        0.000                       0                    10  
    SerialClkIO_1                                                                                                                                                             -0.303       -0.303                       1                    10  
  clkfbout_mmap_clk_wiz_0_1                                                                                                                                                   37.845        0.000                       0                     3  
sysclk                                                                                                                                                                         2.000        0.000                       0                     1  
  clk_out1_mmap_clk_wiz_0          1.589        0.000                      0                 1392        0.181        0.000                      0                 1392        2.630        0.000                       0                   298  
    CLKFBIN                                                                                                                                                                    8.010        0.000                       0                     2  
    PixelClkIO                                                                                                                                                                 7.104        0.000                       0                    10  
    SerialClkIO                                                                                                                                                               -0.303       -0.303                       1                    10  
  clkfbout_mmap_clk_wiz_0                                                                                                                                                     37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                 To Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                 --------                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_mmap_clk_wiz_0_1  clk_fpga_0                      -5.129      -48.242                     13                   13        0.687        0.000                      0                   13  
clk_out1_mmap_clk_wiz_0    clk_fpga_0                      -5.130      -48.253                     13                   13        0.687        0.000                      0                   13  
clk_fpga_0                 clk_out1_mmap_clk_wiz_0_1       -8.434    -1254.897                    177                  177        1.565        0.000                      0                  177  
clk_out1_mmap_clk_wiz_0    clk_out1_mmap_clk_wiz_0_1        1.589        0.000                      0                 1392        0.071        0.000                      0                 1392  
clk_out1_mmap_clk_wiz_0_1  PixelClkIO_1                     2.454        0.000                      0                   38        0.065        0.000                      0                   38  
clk_out1_mmap_clk_wiz_0    PixelClkIO_1                     2.454        0.000                      0                   38        0.065        0.000                      0                   38  
clk_fpga_0                 clk_out1_mmap_clk_wiz_0         -8.435    -1255.047                    177                  177        1.565        0.000                      0                  177  
clk_out1_mmap_clk_wiz_0_1  clk_out1_mmap_clk_wiz_0          1.589        0.000                      0                 1392        0.071        0.000                      0                 1392  
clk_out1_mmap_clk_wiz_0_1  PixelClkIO                       2.454        0.000                      0                   38        0.065        0.000                      0                   38  
clk_out1_mmap_clk_wiz_0    PixelClkIO                       2.454        0.000                      0                   38        0.065        0.000                      0                   38  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                 From Clock                 To Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                 ----------                 --------                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**          clk_out1_mmap_clk_wiz_0    clk_out1_mmap_clk_wiz_0          7.539        0.000                      0                    4        0.466        0.000                      0                    4  
**async_default**          clk_out1_mmap_clk_wiz_0_1  clk_out1_mmap_clk_wiz_0          7.539        0.000                      0                    4        0.355        0.000                      0                    4  
**async_default**          clk_out1_mmap_clk_wiz_0    clk_out1_mmap_clk_wiz_0_1        7.539        0.000                      0                    4        0.355        0.000                      0                    4  
**async_default**          clk_out1_mmap_clk_wiz_0_1  clk_out1_mmap_clk_wiz_0_1        7.541        0.000                      0                    4        0.466        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.405ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.405ns  (required time - arrival time)
  Source:                 mmap_i/graphics_pipeline/xymc_packager_0/inst/xymc_tdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/graphics_pipeline/gslice_0/inst/g/D_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.462ns  (logic 4.401ns (46.511%)  route 5.061ns (53.489%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT3=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 12.715 - 10.000 ) 
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        1.704     2.998    mmap_i/graphics_pipeline/xymc_packager_0/inst/aclk
    SLICE_X55Y84         FDRE                                         r  mmap_i/graphics_pipeline/xymc_packager_0/inst/xymc_tdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y84         FDRE (Prop_fdre_C_Q)         0.419     3.417 r  mmap_i/graphics_pipeline/xymc_packager_0/inst/xymc_tdata_reg[10]/Q
                         net (fo=10, routed)          0.770     4.187    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_tdata[10]
    SLICE_X61Y83         LUT2 (Prop_lut2_I1_O)        0.299     4.486 r  mmap_i/graphics_pipeline/gslice_0/inst/g/dq1[0]_i_8/O
                         net (fo=1, routed)           0.000     4.486    mmap_i/graphics_pipeline/gslice_0/inst/g/dq1[0]_i_8_n_0
    SLICE_X61Y83         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     5.092 f  mmap_i/graphics_pipeline/gslice_0/inst/g/dq1_reg[0]_i_2/O[3]
                         net (fo=4, routed)           1.006     6.099    mmap_i/graphics_pipeline/gslice_0/inst/g/dq1_reg[0]_i_2_n_4
    SLICE_X64Y84         LUT5 (Prop_lut5_I0_O)        0.306     6.405 r  mmap_i/graphics_pipeline/gslice_0/inst/g/dq1[5]_i_5/O
                         net (fo=1, routed)           0.633     7.038    mmap_i/graphics_pipeline/gslice_0/inst/g/dq1[5]_i_5_n_0
    SLICE_X64Y84         LUT3 (Prop_lut3_I1_O)        0.150     7.188 r  mmap_i/graphics_pipeline/gslice_0/inst/g/dq1[5]_i_2/O
                         net (fo=7, routed)           0.607     7.794    mmap_i/graphics_pipeline/gslice_0/inst/g/p_0_in1_in[5]
    SLICE_X62Y84         LUT4 (Prop_lut4_I1_O)        0.326     8.120 r  mmap_i/graphics_pipeline/gslice_0/inst/g/steep0_carry_i_6/O
                         net (fo=1, routed)           0.000     8.120    mmap_i/graphics_pipeline/gslice_0/inst/g/steep0_carry_i_6_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.500 r  mmap_i/graphics_pipeline/gslice_0/inst/g/steep0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.500    mmap_i/graphics_pipeline/gslice_0/inst/g/steep0_carry_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.754 r  mmap_i/graphics_pipeline/gslice_0/inst/g/steep0_carry__0/CO[0]
                         net (fo=60, routed)          0.612     9.367    mmap_i/graphics_pipeline/gslice_0/inst/g/steep0_carry__0_n_3
    SLICE_X65Y84         LUT5 (Prop_lut5_I3_O)        0.367     9.734 r  mmap_i/graphics_pipeline/gslice_0/inst/g/D0_carry_i_5/O
                         net (fo=1, routed)           0.656    10.390    mmap_i/graphics_pipeline/gslice_0/inst/g/C[1]
    SLICE_X63Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633    11.023 r  mmap_i/graphics_pipeline/gslice_0/inst/g/D0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.023    mmap_i/graphics_pipeline/gslice_0/inst/g/D0_carry_n_0
    SLICE_X63Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.137 r  mmap_i/graphics_pipeline/gslice_0/inst/g/D0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.137    mmap_i/graphics_pipeline/gslice_0/inst/g/D0_carry__0_n_0
    SLICE_X63Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.359 r  mmap_i/graphics_pipeline/gslice_0/inst/g/D0_carry__1/O[0]
                         net (fo=1, routed)           0.777    12.135    mmap_i/graphics_pipeline/gslice_0/inst/g/D[9]
    SLICE_X67Y86         LUT3 (Prop_lut3_I2_O)        0.325    12.460 r  mmap_i/graphics_pipeline/gslice_0/inst/g/D[9]_i_1/O
                         net (fo=1, routed)           0.000    12.460    mmap_i/graphics_pipeline/gslice_0/inst/g/p_1_in[9]
    SLICE_X67Y86         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/D_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        1.536    12.715    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_aclk
    SLICE_X67Y86         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/D_reg[9]/C
                         clock pessimism              0.229    12.944    
                         clock uncertainty           -0.154    12.790    
    SLICE_X67Y86         FDRE (Setup_fdre_C_D)        0.075    12.865    mmap_i/graphics_pipeline/gslice_0/inst/g/D_reg[9]
  -------------------------------------------------------------------
                         required time                         12.865    
                         arrival time                         -12.460    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.442ns  (required time - arrival time)
  Source:                 mmap_i/graphics_pipeline/xymc_packager_0/inst/xymc_tdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/graphics_pipeline/gslice_0/inst/g/D_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.425ns  (logic 4.421ns (46.905%)  route 5.004ns (53.095%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT3=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 12.715 - 10.000 ) 
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        1.704     2.998    mmap_i/graphics_pipeline/xymc_packager_0/inst/aclk
    SLICE_X55Y84         FDRE                                         r  mmap_i/graphics_pipeline/xymc_packager_0/inst/xymc_tdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y84         FDRE (Prop_fdre_C_Q)         0.419     3.417 r  mmap_i/graphics_pipeline/xymc_packager_0/inst/xymc_tdata_reg[10]/Q
                         net (fo=10, routed)          0.770     4.187    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_tdata[10]
    SLICE_X61Y83         LUT2 (Prop_lut2_I1_O)        0.299     4.486 r  mmap_i/graphics_pipeline/gslice_0/inst/g/dq1[0]_i_8/O
                         net (fo=1, routed)           0.000     4.486    mmap_i/graphics_pipeline/gslice_0/inst/g/dq1[0]_i_8_n_0
    SLICE_X61Y83         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     5.092 f  mmap_i/graphics_pipeline/gslice_0/inst/g/dq1_reg[0]_i_2/O[3]
                         net (fo=4, routed)           1.006     6.099    mmap_i/graphics_pipeline/gslice_0/inst/g/dq1_reg[0]_i_2_n_4
    SLICE_X64Y84         LUT5 (Prop_lut5_I0_O)        0.306     6.405 r  mmap_i/graphics_pipeline/gslice_0/inst/g/dq1[5]_i_5/O
                         net (fo=1, routed)           0.633     7.038    mmap_i/graphics_pipeline/gslice_0/inst/g/dq1[5]_i_5_n_0
    SLICE_X64Y84         LUT3 (Prop_lut3_I1_O)        0.150     7.188 r  mmap_i/graphics_pipeline/gslice_0/inst/g/dq1[5]_i_2/O
                         net (fo=7, routed)           0.607     7.794    mmap_i/graphics_pipeline/gslice_0/inst/g/p_0_in1_in[5]
    SLICE_X62Y84         LUT4 (Prop_lut4_I1_O)        0.326     8.120 r  mmap_i/graphics_pipeline/gslice_0/inst/g/steep0_carry_i_6/O
                         net (fo=1, routed)           0.000     8.120    mmap_i/graphics_pipeline/gslice_0/inst/g/steep0_carry_i_6_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.500 r  mmap_i/graphics_pipeline/gslice_0/inst/g/steep0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.500    mmap_i/graphics_pipeline/gslice_0/inst/g/steep0_carry_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.754 r  mmap_i/graphics_pipeline/gslice_0/inst/g/steep0_carry__0/CO[0]
                         net (fo=60, routed)          0.612     9.367    mmap_i/graphics_pipeline/gslice_0/inst/g/steep0_carry__0_n_3
    SLICE_X65Y84         LUT5 (Prop_lut5_I3_O)        0.367     9.734 r  mmap_i/graphics_pipeline/gslice_0/inst/g/D0_carry_i_5/O
                         net (fo=1, routed)           0.656    10.390    mmap_i/graphics_pipeline/gslice_0/inst/g/C[1]
    SLICE_X63Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633    11.023 r  mmap_i/graphics_pipeline/gslice_0/inst/g/D0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.023    mmap_i/graphics_pipeline/gslice_0/inst/g/D0_carry_n_0
    SLICE_X63Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.137 r  mmap_i/graphics_pipeline/gslice_0/inst/g/D0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.137    mmap_i/graphics_pipeline/gslice_0/inst/g/D0_carry__0_n_0
    SLICE_X63Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.376 r  mmap_i/graphics_pipeline/gslice_0/inst/g/D0_carry__1/O[2]
                         net (fo=1, routed)           0.720    12.095    mmap_i/graphics_pipeline/gslice_0/inst/g/D0_carry__1_n_5
    SLICE_X65Y86         LUT3 (Prop_lut3_I2_O)        0.328    12.423 r  mmap_i/graphics_pipeline/gslice_0/inst/g/D[11]_i_2/O
                         net (fo=1, routed)           0.000    12.423    mmap_i/graphics_pipeline/gslice_0/inst/g/p_1_in[11]
    SLICE_X65Y86         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/D_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        1.536    12.715    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_aclk
    SLICE_X65Y86         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/D_reg[11]/C
                         clock pessimism              0.229    12.944    
                         clock uncertainty           -0.154    12.790    
    SLICE_X65Y86         FDRE (Setup_fdre_C_D)        0.075    12.865    mmap_i/graphics_pipeline/gslice_0/inst/g/D_reg[11]
  -------------------------------------------------------------------
                         required time                         12.865    
                         arrival time                         -12.423    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.491ns  (required time - arrival time)
  Source:                 mmap_i/graphics_pipeline/xymc_packager_0/inst/xymc_tdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/graphics_pipeline/gslice_0/inst/g/D_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.330ns  (logic 4.491ns (48.134%)  route 4.839ns (51.866%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT3=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 12.715 - 10.000 ) 
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        1.704     2.998    mmap_i/graphics_pipeline/xymc_packager_0/inst/aclk
    SLICE_X55Y84         FDRE                                         r  mmap_i/graphics_pipeline/xymc_packager_0/inst/xymc_tdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y84         FDRE (Prop_fdre_C_Q)         0.419     3.417 r  mmap_i/graphics_pipeline/xymc_packager_0/inst/xymc_tdata_reg[10]/Q
                         net (fo=10, routed)          0.770     4.187    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_tdata[10]
    SLICE_X61Y83         LUT2 (Prop_lut2_I1_O)        0.299     4.486 r  mmap_i/graphics_pipeline/gslice_0/inst/g/dq1[0]_i_8/O
                         net (fo=1, routed)           0.000     4.486    mmap_i/graphics_pipeline/gslice_0/inst/g/dq1[0]_i_8_n_0
    SLICE_X61Y83         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     5.092 f  mmap_i/graphics_pipeline/gslice_0/inst/g/dq1_reg[0]_i_2/O[3]
                         net (fo=4, routed)           1.006     6.099    mmap_i/graphics_pipeline/gslice_0/inst/g/dq1_reg[0]_i_2_n_4
    SLICE_X64Y84         LUT5 (Prop_lut5_I0_O)        0.306     6.405 r  mmap_i/graphics_pipeline/gslice_0/inst/g/dq1[5]_i_5/O
                         net (fo=1, routed)           0.633     7.038    mmap_i/graphics_pipeline/gslice_0/inst/g/dq1[5]_i_5_n_0
    SLICE_X64Y84         LUT3 (Prop_lut3_I1_O)        0.150     7.188 r  mmap_i/graphics_pipeline/gslice_0/inst/g/dq1[5]_i_2/O
                         net (fo=7, routed)           0.607     7.794    mmap_i/graphics_pipeline/gslice_0/inst/g/p_0_in1_in[5]
    SLICE_X62Y84         LUT4 (Prop_lut4_I1_O)        0.326     8.120 r  mmap_i/graphics_pipeline/gslice_0/inst/g/steep0_carry_i_6/O
                         net (fo=1, routed)           0.000     8.120    mmap_i/graphics_pipeline/gslice_0/inst/g/steep0_carry_i_6_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.500 r  mmap_i/graphics_pipeline/gslice_0/inst/g/steep0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.500    mmap_i/graphics_pipeline/gslice_0/inst/g/steep0_carry_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.754 r  mmap_i/graphics_pipeline/gslice_0/inst/g/steep0_carry__0/CO[0]
                         net (fo=60, routed)          0.612     9.367    mmap_i/graphics_pipeline/gslice_0/inst/g/steep0_carry__0_n_3
    SLICE_X65Y84         LUT5 (Prop_lut5_I3_O)        0.367     9.734 r  mmap_i/graphics_pipeline/gslice_0/inst/g/D0_carry_i_5/O
                         net (fo=1, routed)           0.656    10.390    mmap_i/graphics_pipeline/gslice_0/inst/g/C[1]
    SLICE_X63Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633    11.023 r  mmap_i/graphics_pipeline/gslice_0/inst/g/D0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.023    mmap_i/graphics_pipeline/gslice_0/inst/g/D0_carry_n_0
    SLICE_X63Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.137 r  mmap_i/graphics_pipeline/gslice_0/inst/g/D0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.137    mmap_i/graphics_pipeline/gslice_0/inst/g/D0_carry__0_n_0
    SLICE_X63Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.471 r  mmap_i/graphics_pipeline/gslice_0/inst/g/D0_carry__1/O[1]
                         net (fo=1, routed)           0.555    12.025    mmap_i/graphics_pipeline/gslice_0/inst/g/D[10]
    SLICE_X65Y86         LUT3 (Prop_lut3_I2_O)        0.303    12.328 r  mmap_i/graphics_pipeline/gslice_0/inst/g/D[10]_i_1/O
                         net (fo=1, routed)           0.000    12.328    mmap_i/graphics_pipeline/gslice_0/inst/g/p_1_in[10]
    SLICE_X65Y86         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/D_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        1.536    12.715    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_aclk
    SLICE_X65Y86         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/D_reg[10]/C
                         clock pessimism              0.229    12.944    
                         clock uncertainty           -0.154    12.790    
    SLICE_X65Y86         FDRE (Setup_fdre_C_D)        0.029    12.819    mmap_i/graphics_pipeline/gslice_0/inst/g/D_reg[10]
  -------------------------------------------------------------------
                         required time                         12.819    
                         arrival time                         -12.328    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.538ns  (required time - arrival time)
  Source:                 mmap_i/graphics_pipeline/xymc_packager_0/inst/xymc_tdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/graphics_pipeline/gslice_0/inst/g/D_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.328ns  (logic 4.310ns (46.203%)  route 5.018ns (53.797%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 12.715 - 10.000 ) 
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        1.704     2.998    mmap_i/graphics_pipeline/xymc_packager_0/inst/aclk
    SLICE_X55Y84         FDRE                                         r  mmap_i/graphics_pipeline/xymc_packager_0/inst/xymc_tdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y84         FDRE (Prop_fdre_C_Q)         0.419     3.417 r  mmap_i/graphics_pipeline/xymc_packager_0/inst/xymc_tdata_reg[10]/Q
                         net (fo=10, routed)          0.770     4.187    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_tdata[10]
    SLICE_X61Y83         LUT2 (Prop_lut2_I1_O)        0.299     4.486 r  mmap_i/graphics_pipeline/gslice_0/inst/g/dq1[0]_i_8/O
                         net (fo=1, routed)           0.000     4.486    mmap_i/graphics_pipeline/gslice_0/inst/g/dq1[0]_i_8_n_0
    SLICE_X61Y83         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     5.092 f  mmap_i/graphics_pipeline/gslice_0/inst/g/dq1_reg[0]_i_2/O[3]
                         net (fo=4, routed)           1.006     6.099    mmap_i/graphics_pipeline/gslice_0/inst/g/dq1_reg[0]_i_2_n_4
    SLICE_X64Y84         LUT5 (Prop_lut5_I0_O)        0.306     6.405 r  mmap_i/graphics_pipeline/gslice_0/inst/g/dq1[5]_i_5/O
                         net (fo=1, routed)           0.633     7.038    mmap_i/graphics_pipeline/gslice_0/inst/g/dq1[5]_i_5_n_0
    SLICE_X64Y84         LUT3 (Prop_lut3_I1_O)        0.150     7.188 r  mmap_i/graphics_pipeline/gslice_0/inst/g/dq1[5]_i_2/O
                         net (fo=7, routed)           0.607     7.794    mmap_i/graphics_pipeline/gslice_0/inst/g/p_0_in1_in[5]
    SLICE_X62Y84         LUT4 (Prop_lut4_I1_O)        0.326     8.120 r  mmap_i/graphics_pipeline/gslice_0/inst/g/steep0_carry_i_6/O
                         net (fo=1, routed)           0.000     8.120    mmap_i/graphics_pipeline/gslice_0/inst/g/steep0_carry_i_6_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.500 r  mmap_i/graphics_pipeline/gslice_0/inst/g/steep0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.500    mmap_i/graphics_pipeline/gslice_0/inst/g/steep0_carry_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.754 r  mmap_i/graphics_pipeline/gslice_0/inst/g/steep0_carry__0/CO[0]
                         net (fo=60, routed)          0.612     9.367    mmap_i/graphics_pipeline/gslice_0/inst/g/steep0_carry__0_n_3
    SLICE_X65Y84         LUT5 (Prop_lut5_I3_O)        0.367     9.734 r  mmap_i/graphics_pipeline/gslice_0/inst/g/D0_carry_i_5/O
                         net (fo=1, routed)           0.656    10.390    mmap_i/graphics_pipeline/gslice_0/inst/g/C[1]
    SLICE_X63Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633    11.023 r  mmap_i/graphics_pipeline/gslice_0/inst/g/D0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.023    mmap_i/graphics_pipeline/gslice_0/inst/g/D0_carry_n_0
    SLICE_X63Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.262 r  mmap_i/graphics_pipeline/gslice_0/inst/g/D0_carry__0/O[2]
                         net (fo=1, routed)           0.734    11.995    mmap_i/graphics_pipeline/gslice_0/inst/g/D[7]
    SLICE_X65Y86         LUT3 (Prop_lut3_I2_O)        0.331    12.326 r  mmap_i/graphics_pipeline/gslice_0/inst/g/D[7]_i_1/O
                         net (fo=1, routed)           0.000    12.326    mmap_i/graphics_pipeline/gslice_0/inst/g/p_1_in[7]
    SLICE_X65Y86         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/D_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        1.536    12.715    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_aclk
    SLICE_X65Y86         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/D_reg[7]/C
                         clock pessimism              0.229    12.944    
                         clock uncertainty           -0.154    12.790    
    SLICE_X65Y86         FDRE (Setup_fdre_C_D)        0.075    12.865    mmap_i/graphics_pipeline/gslice_0/inst/g/D_reg[7]
  -------------------------------------------------------------------
                         required time                         12.865    
                         arrival time                         -12.326    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.579ns  (required time - arrival time)
  Source:                 mmap_i/graphics_pipeline/xymc_packager_0/inst/xymc_tdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/graphics_pipeline/gslice_0/inst/g/D_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.288ns  (logic 4.402ns (47.396%)  route 4.886ns (52.604%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 12.715 - 10.000 ) 
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        1.704     2.998    mmap_i/graphics_pipeline/xymc_packager_0/inst/aclk
    SLICE_X55Y84         FDRE                                         r  mmap_i/graphics_pipeline/xymc_packager_0/inst/xymc_tdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y84         FDRE (Prop_fdre_C_Q)         0.419     3.417 r  mmap_i/graphics_pipeline/xymc_packager_0/inst/xymc_tdata_reg[10]/Q
                         net (fo=10, routed)          0.770     4.187    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_tdata[10]
    SLICE_X61Y83         LUT2 (Prop_lut2_I1_O)        0.299     4.486 r  mmap_i/graphics_pipeline/gslice_0/inst/g/dq1[0]_i_8/O
                         net (fo=1, routed)           0.000     4.486    mmap_i/graphics_pipeline/gslice_0/inst/g/dq1[0]_i_8_n_0
    SLICE_X61Y83         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     5.092 f  mmap_i/graphics_pipeline/gslice_0/inst/g/dq1_reg[0]_i_2/O[3]
                         net (fo=4, routed)           1.006     6.099    mmap_i/graphics_pipeline/gslice_0/inst/g/dq1_reg[0]_i_2_n_4
    SLICE_X64Y84         LUT5 (Prop_lut5_I0_O)        0.306     6.405 r  mmap_i/graphics_pipeline/gslice_0/inst/g/dq1[5]_i_5/O
                         net (fo=1, routed)           0.633     7.038    mmap_i/graphics_pipeline/gslice_0/inst/g/dq1[5]_i_5_n_0
    SLICE_X64Y84         LUT3 (Prop_lut3_I1_O)        0.150     7.188 r  mmap_i/graphics_pipeline/gslice_0/inst/g/dq1[5]_i_2/O
                         net (fo=7, routed)           0.607     7.794    mmap_i/graphics_pipeline/gslice_0/inst/g/p_0_in1_in[5]
    SLICE_X62Y84         LUT4 (Prop_lut4_I1_O)        0.326     8.120 r  mmap_i/graphics_pipeline/gslice_0/inst/g/steep0_carry_i_6/O
                         net (fo=1, routed)           0.000     8.120    mmap_i/graphics_pipeline/gslice_0/inst/g/steep0_carry_i_6_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.500 r  mmap_i/graphics_pipeline/gslice_0/inst/g/steep0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.500    mmap_i/graphics_pipeline/gslice_0/inst/g/steep0_carry_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.754 r  mmap_i/graphics_pipeline/gslice_0/inst/g/steep0_carry__0/CO[0]
                         net (fo=60, routed)          0.612     9.367    mmap_i/graphics_pipeline/gslice_0/inst/g/steep0_carry__0_n_3
    SLICE_X65Y84         LUT5 (Prop_lut5_I3_O)        0.367     9.734 r  mmap_i/graphics_pipeline/gslice_0/inst/g/D0_carry_i_5/O
                         net (fo=1, routed)           0.656    10.390    mmap_i/graphics_pipeline/gslice_0/inst/g/C[1]
    SLICE_X63Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633    11.023 r  mmap_i/graphics_pipeline/gslice_0/inst/g/D0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.023    mmap_i/graphics_pipeline/gslice_0/inst/g/D0_carry_n_0
    SLICE_X63Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.357 r  mmap_i/graphics_pipeline/gslice_0/inst/g/D0_carry__0/O[1]
                         net (fo=1, routed)           0.601    11.958    mmap_i/graphics_pipeline/gslice_0/inst/g/D[6]
    SLICE_X65Y86         LUT3 (Prop_lut3_I2_O)        0.328    12.286 r  mmap_i/graphics_pipeline/gslice_0/inst/g/D[6]_i_1/O
                         net (fo=1, routed)           0.000    12.286    mmap_i/graphics_pipeline/gslice_0/inst/g/p_1_in[6]
    SLICE_X65Y86         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/D_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        1.536    12.715    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_aclk
    SLICE_X65Y86         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/D_reg[6]/C
                         clock pessimism              0.229    12.944    
                         clock uncertainty           -0.154    12.790    
    SLICE_X65Y86         FDRE (Setup_fdre_C_D)        0.075    12.865    mmap_i/graphics_pipeline/gslice_0/inst/g/D_reg[6]
  -------------------------------------------------------------------
                         required time                         12.865    
                         arrival time                         -12.286    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.603ns  (required time - arrival time)
  Source:                 mmap_i/graphics_pipeline/xymc_packager_0/inst/xymc_tdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/graphics_pipeline/gslice_0/inst/g/D_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.263ns  (logic 4.385ns (47.337%)  route 4.878ns (52.663%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 12.715 - 10.000 ) 
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        1.704     2.998    mmap_i/graphics_pipeline/xymc_packager_0/inst/aclk
    SLICE_X55Y84         FDRE                                         r  mmap_i/graphics_pipeline/xymc_packager_0/inst/xymc_tdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y84         FDRE (Prop_fdre_C_Q)         0.419     3.417 r  mmap_i/graphics_pipeline/xymc_packager_0/inst/xymc_tdata_reg[10]/Q
                         net (fo=10, routed)          0.770     4.187    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_tdata[10]
    SLICE_X61Y83         LUT2 (Prop_lut2_I1_O)        0.299     4.486 r  mmap_i/graphics_pipeline/gslice_0/inst/g/dq1[0]_i_8/O
                         net (fo=1, routed)           0.000     4.486    mmap_i/graphics_pipeline/gslice_0/inst/g/dq1[0]_i_8_n_0
    SLICE_X61Y83         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     5.092 f  mmap_i/graphics_pipeline/gslice_0/inst/g/dq1_reg[0]_i_2/O[3]
                         net (fo=4, routed)           1.006     6.099    mmap_i/graphics_pipeline/gslice_0/inst/g/dq1_reg[0]_i_2_n_4
    SLICE_X64Y84         LUT5 (Prop_lut5_I0_O)        0.306     6.405 r  mmap_i/graphics_pipeline/gslice_0/inst/g/dq1[5]_i_5/O
                         net (fo=1, routed)           0.633     7.038    mmap_i/graphics_pipeline/gslice_0/inst/g/dq1[5]_i_5_n_0
    SLICE_X64Y84         LUT3 (Prop_lut3_I1_O)        0.150     7.188 r  mmap_i/graphics_pipeline/gslice_0/inst/g/dq1[5]_i_2/O
                         net (fo=7, routed)           0.607     7.794    mmap_i/graphics_pipeline/gslice_0/inst/g/p_0_in1_in[5]
    SLICE_X62Y84         LUT4 (Prop_lut4_I1_O)        0.326     8.120 r  mmap_i/graphics_pipeline/gslice_0/inst/g/steep0_carry_i_6/O
                         net (fo=1, routed)           0.000     8.120    mmap_i/graphics_pipeline/gslice_0/inst/g/steep0_carry_i_6_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.500 r  mmap_i/graphics_pipeline/gslice_0/inst/g/steep0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.500    mmap_i/graphics_pipeline/gslice_0/inst/g/steep0_carry_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.754 r  mmap_i/graphics_pipeline/gslice_0/inst/g/steep0_carry__0/CO[0]
                         net (fo=60, routed)          0.612     9.367    mmap_i/graphics_pipeline/gslice_0/inst/g/steep0_carry__0_n_3
    SLICE_X65Y84         LUT5 (Prop_lut5_I3_O)        0.367     9.734 r  mmap_i/graphics_pipeline/gslice_0/inst/g/D0_carry_i_5/O
                         net (fo=1, routed)           0.656    10.390    mmap_i/graphics_pipeline/gslice_0/inst/g/C[1]
    SLICE_X63Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633    11.023 r  mmap_i/graphics_pipeline/gslice_0/inst/g/D0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.023    mmap_i/graphics_pipeline/gslice_0/inst/g/D0_carry_n_0
    SLICE_X63Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.336 r  mmap_i/graphics_pipeline/gslice_0/inst/g/D0_carry__0/O[3]
                         net (fo=1, routed)           0.594    11.929    mmap_i/graphics_pipeline/gslice_0/inst/g/D[8]
    SLICE_X65Y86         LUT3 (Prop_lut3_I2_O)        0.332    12.261 r  mmap_i/graphics_pipeline/gslice_0/inst/g/D[8]_i_1/O
                         net (fo=1, routed)           0.000    12.261    mmap_i/graphics_pipeline/gslice_0/inst/g/p_1_in[8]
    SLICE_X65Y86         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/D_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        1.536    12.715    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_aclk
    SLICE_X65Y86         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/D_reg[8]/C
                         clock pessimism              0.229    12.944    
                         clock uncertainty           -0.154    12.790    
    SLICE_X65Y86         FDRE (Setup_fdre_C_D)        0.075    12.865    mmap_i/graphics_pipeline/gslice_0/inst/g/D_reg[8]
  -------------------------------------------------------------------
                         required time                         12.865    
                         arrival time                         -12.261    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.710ns  (required time - arrival time)
  Source:                 mmap_i/graphics_pipeline/xymc_packager_0/inst/xymc_tdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/graphics_pipeline/gslice_0/inst/g/D_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.113ns  (logic 4.135ns (45.374%)  route 4.978ns (54.626%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 12.715 - 10.000 ) 
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        1.704     2.998    mmap_i/graphics_pipeline/xymc_packager_0/inst/aclk
    SLICE_X55Y84         FDRE                                         r  mmap_i/graphics_pipeline/xymc_packager_0/inst/xymc_tdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y84         FDRE (Prop_fdre_C_Q)         0.419     3.417 r  mmap_i/graphics_pipeline/xymc_packager_0/inst/xymc_tdata_reg[10]/Q
                         net (fo=10, routed)          0.770     4.187    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_tdata[10]
    SLICE_X61Y83         LUT2 (Prop_lut2_I1_O)        0.299     4.486 r  mmap_i/graphics_pipeline/gslice_0/inst/g/dq1[0]_i_8/O
                         net (fo=1, routed)           0.000     4.486    mmap_i/graphics_pipeline/gslice_0/inst/g/dq1[0]_i_8_n_0
    SLICE_X61Y83         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     5.092 f  mmap_i/graphics_pipeline/gslice_0/inst/g/dq1_reg[0]_i_2/O[3]
                         net (fo=4, routed)           1.006     6.099    mmap_i/graphics_pipeline/gslice_0/inst/g/dq1_reg[0]_i_2_n_4
    SLICE_X64Y84         LUT5 (Prop_lut5_I0_O)        0.306     6.405 r  mmap_i/graphics_pipeline/gslice_0/inst/g/dq1[5]_i_5/O
                         net (fo=1, routed)           0.633     7.038    mmap_i/graphics_pipeline/gslice_0/inst/g/dq1[5]_i_5_n_0
    SLICE_X64Y84         LUT3 (Prop_lut3_I1_O)        0.150     7.188 r  mmap_i/graphics_pipeline/gslice_0/inst/g/dq1[5]_i_2/O
                         net (fo=7, routed)           0.607     7.794    mmap_i/graphics_pipeline/gslice_0/inst/g/p_0_in1_in[5]
    SLICE_X62Y84         LUT4 (Prop_lut4_I1_O)        0.326     8.120 r  mmap_i/graphics_pipeline/gslice_0/inst/g/steep0_carry_i_6/O
                         net (fo=1, routed)           0.000     8.120    mmap_i/graphics_pipeline/gslice_0/inst/g/steep0_carry_i_6_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.500 r  mmap_i/graphics_pipeline/gslice_0/inst/g/steep0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.500    mmap_i/graphics_pipeline/gslice_0/inst/g/steep0_carry_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.754 r  mmap_i/graphics_pipeline/gslice_0/inst/g/steep0_carry__0/CO[0]
                         net (fo=60, routed)          0.612     9.367    mmap_i/graphics_pipeline/gslice_0/inst/g/steep0_carry__0_n_3
    SLICE_X65Y84         LUT5 (Prop_lut5_I3_O)        0.367     9.734 r  mmap_i/graphics_pipeline/gslice_0/inst/g/D0_carry_i_5/O
                         net (fo=1, routed)           0.656    10.390    mmap_i/graphics_pipeline/gslice_0/inst/g/C[1]
    SLICE_X63Y84         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.722    11.112 r  mmap_i/graphics_pipeline/gslice_0/inst/g/D0_carry/O[3]
                         net (fo=1, routed)           0.693    11.805    mmap_i/graphics_pipeline/gslice_0/inst/g/D[4]
    SLICE_X65Y86         LUT3 (Prop_lut3_I2_O)        0.306    12.111 r  mmap_i/graphics_pipeline/gslice_0/inst/g/D[4]_i_1/O
                         net (fo=1, routed)           0.000    12.111    mmap_i/graphics_pipeline/gslice_0/inst/g/p_1_in[4]
    SLICE_X65Y86         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/D_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        1.536    12.715    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_aclk
    SLICE_X65Y86         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/D_reg[4]/C
                         clock pessimism              0.229    12.944    
                         clock uncertainty           -0.154    12.790    
    SLICE_X65Y86         FDRE (Setup_fdre_C_D)        0.031    12.821    mmap_i/graphics_pipeline/gslice_0/inst/g/D_reg[4]
  -------------------------------------------------------------------
                         required time                         12.821    
                         arrival time                         -12.111    
  -------------------------------------------------------------------
                         slack                                  0.710    

Slack (MET) :             0.725ns  (required time - arrival time)
  Source:                 mmap_i/graphics_pipeline/xymc_packager_0/inst/xymc_tdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/graphics_pipeline/gslice_0/inst/g/D_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.099ns  (logic 4.261ns (46.829%)  route 4.838ns (53.171%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 12.715 - 10.000 ) 
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        1.704     2.998    mmap_i/graphics_pipeline/xymc_packager_0/inst/aclk
    SLICE_X55Y84         FDRE                                         r  mmap_i/graphics_pipeline/xymc_packager_0/inst/xymc_tdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y84         FDRE (Prop_fdre_C_Q)         0.419     3.417 r  mmap_i/graphics_pipeline/xymc_packager_0/inst/xymc_tdata_reg[10]/Q
                         net (fo=10, routed)          0.770     4.187    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_tdata[10]
    SLICE_X61Y83         LUT2 (Prop_lut2_I1_O)        0.299     4.486 r  mmap_i/graphics_pipeline/gslice_0/inst/g/dq1[0]_i_8/O
                         net (fo=1, routed)           0.000     4.486    mmap_i/graphics_pipeline/gslice_0/inst/g/dq1[0]_i_8_n_0
    SLICE_X61Y83         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     5.092 f  mmap_i/graphics_pipeline/gslice_0/inst/g/dq1_reg[0]_i_2/O[3]
                         net (fo=4, routed)           1.006     6.099    mmap_i/graphics_pipeline/gslice_0/inst/g/dq1_reg[0]_i_2_n_4
    SLICE_X64Y84         LUT5 (Prop_lut5_I0_O)        0.306     6.405 r  mmap_i/graphics_pipeline/gslice_0/inst/g/dq1[5]_i_5/O
                         net (fo=1, routed)           0.633     7.038    mmap_i/graphics_pipeline/gslice_0/inst/g/dq1[5]_i_5_n_0
    SLICE_X64Y84         LUT3 (Prop_lut3_I1_O)        0.150     7.188 r  mmap_i/graphics_pipeline/gslice_0/inst/g/dq1[5]_i_2/O
                         net (fo=7, routed)           0.607     7.794    mmap_i/graphics_pipeline/gslice_0/inst/g/p_0_in1_in[5]
    SLICE_X62Y84         LUT4 (Prop_lut4_I1_O)        0.326     8.120 r  mmap_i/graphics_pipeline/gslice_0/inst/g/steep0_carry_i_6/O
                         net (fo=1, routed)           0.000     8.120    mmap_i/graphics_pipeline/gslice_0/inst/g/steep0_carry_i_6_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.500 r  mmap_i/graphics_pipeline/gslice_0/inst/g/steep0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.500    mmap_i/graphics_pipeline/gslice_0/inst/g/steep0_carry_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.754 r  mmap_i/graphics_pipeline/gslice_0/inst/g/steep0_carry__0/CO[0]
                         net (fo=60, routed)          0.612     9.367    mmap_i/graphics_pipeline/gslice_0/inst/g/steep0_carry__0_n_3
    SLICE_X65Y84         LUT5 (Prop_lut5_I3_O)        0.367     9.734 r  mmap_i/graphics_pipeline/gslice_0/inst/g/D0_carry_i_5/O
                         net (fo=1, routed)           0.656    10.390    mmap_i/graphics_pipeline/gslice_0/inst/g/C[1]
    SLICE_X63Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633    11.023 r  mmap_i/graphics_pipeline/gslice_0/inst/g/D0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.023    mmap_i/graphics_pipeline/gslice_0/inst/g/D0_carry_n_0
    SLICE_X63Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.245 r  mmap_i/graphics_pipeline/gslice_0/inst/g/D0_carry__0/O[0]
                         net (fo=1, routed)           0.553    11.798    mmap_i/graphics_pipeline/gslice_0/inst/g/D[5]
    SLICE_X65Y86         LUT3 (Prop_lut3_I2_O)        0.299    12.097 r  mmap_i/graphics_pipeline/gslice_0/inst/g/D[5]_i_1/O
                         net (fo=1, routed)           0.000    12.097    mmap_i/graphics_pipeline/gslice_0/inst/g/p_1_in[5]
    SLICE_X65Y86         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/D_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        1.536    12.715    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_aclk
    SLICE_X65Y86         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/D_reg[5]/C
                         clock pessimism              0.229    12.944    
                         clock uncertainty           -0.154    12.790    
    SLICE_X65Y86         FDRE (Setup_fdre_C_D)        0.032    12.822    mmap_i/graphics_pipeline/gslice_0/inst/g/D_reg[5]
  -------------------------------------------------------------------
                         required time                         12.822    
                         arrival time                         -12.097    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.896ns  (required time - arrival time)
  Source:                 mmap_i/graphics_pipeline/xymc_packager_0/inst/xymc_tdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/graphics_pipeline/gslice_0/inst/g/D_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.926ns  (logic 4.072ns (45.618%)  route 4.854ns (54.382%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 12.715 - 10.000 ) 
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        1.704     2.998    mmap_i/graphics_pipeline/xymc_packager_0/inst/aclk
    SLICE_X55Y84         FDRE                                         r  mmap_i/graphics_pipeline/xymc_packager_0/inst/xymc_tdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y84         FDRE (Prop_fdre_C_Q)         0.419     3.417 r  mmap_i/graphics_pipeline/xymc_packager_0/inst/xymc_tdata_reg[10]/Q
                         net (fo=10, routed)          0.770     4.187    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_tdata[10]
    SLICE_X61Y83         LUT2 (Prop_lut2_I1_O)        0.299     4.486 r  mmap_i/graphics_pipeline/gslice_0/inst/g/dq1[0]_i_8/O
                         net (fo=1, routed)           0.000     4.486    mmap_i/graphics_pipeline/gslice_0/inst/g/dq1[0]_i_8_n_0
    SLICE_X61Y83         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     5.092 f  mmap_i/graphics_pipeline/gslice_0/inst/g/dq1_reg[0]_i_2/O[3]
                         net (fo=4, routed)           1.006     6.099    mmap_i/graphics_pipeline/gslice_0/inst/g/dq1_reg[0]_i_2_n_4
    SLICE_X64Y84         LUT5 (Prop_lut5_I0_O)        0.306     6.405 r  mmap_i/graphics_pipeline/gslice_0/inst/g/dq1[5]_i_5/O
                         net (fo=1, routed)           0.633     7.038    mmap_i/graphics_pipeline/gslice_0/inst/g/dq1[5]_i_5_n_0
    SLICE_X64Y84         LUT3 (Prop_lut3_I1_O)        0.150     7.188 r  mmap_i/graphics_pipeline/gslice_0/inst/g/dq1[5]_i_2/O
                         net (fo=7, routed)           0.607     7.794    mmap_i/graphics_pipeline/gslice_0/inst/g/p_0_in1_in[5]
    SLICE_X62Y84         LUT4 (Prop_lut4_I1_O)        0.326     8.120 r  mmap_i/graphics_pipeline/gslice_0/inst/g/steep0_carry_i_6/O
                         net (fo=1, routed)           0.000     8.120    mmap_i/graphics_pipeline/gslice_0/inst/g/steep0_carry_i_6_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.500 r  mmap_i/graphics_pipeline/gslice_0/inst/g/steep0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.500    mmap_i/graphics_pipeline/gslice_0/inst/g/steep0_carry_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.754 r  mmap_i/graphics_pipeline/gslice_0/inst/g/steep0_carry__0/CO[0]
                         net (fo=60, routed)          0.612     9.367    mmap_i/graphics_pipeline/gslice_0/inst/g/steep0_carry__0_n_3
    SLICE_X65Y84         LUT5 (Prop_lut5_I3_O)        0.367     9.734 r  mmap_i/graphics_pipeline/gslice_0/inst/g/D0_carry_i_5/O
                         net (fo=1, routed)           0.656    10.390    mmap_i/graphics_pipeline/gslice_0/inst/g/C[1]
    SLICE_X63Y84         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.663    11.053 r  mmap_i/graphics_pipeline/gslice_0/inst/g/D0_carry/O[2]
                         net (fo=1, routed)           0.570    11.622    mmap_i/graphics_pipeline/gslice_0/inst/g/D[3]
    SLICE_X65Y86         LUT3 (Prop_lut3_I2_O)        0.302    11.924 r  mmap_i/graphics_pipeline/gslice_0/inst/g/D[3]_i_1/O
                         net (fo=1, routed)           0.000    11.924    mmap_i/graphics_pipeline/gslice_0/inst/g/p_1_in[3]
    SLICE_X65Y86         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/D_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        1.536    12.715    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_aclk
    SLICE_X65Y86         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/D_reg[3]/C
                         clock pessimism              0.229    12.944    
                         clock uncertainty           -0.154    12.790    
    SLICE_X65Y86         FDRE (Setup_fdre_C_D)        0.031    12.821    mmap_i/graphics_pipeline/gslice_0/inst/g/D_reg[3]
  -------------------------------------------------------------------
                         required time                         12.821    
                         arrival time                         -11.924    
  -------------------------------------------------------------------
                         slack                                  0.896    

Slack (MET) :             1.054ns  (required time - arrival time)
  Source:                 mmap_i/graphics_pipeline/xymc_packager_0/inst/xymc_tdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/graphics_pipeline/gslice_0/inst/g/D_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.767ns  (logic 3.924ns (44.761%)  route 4.843ns (55.239%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 12.715 - 10.000 ) 
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        1.704     2.998    mmap_i/graphics_pipeline/xymc_packager_0/inst/aclk
    SLICE_X55Y84         FDRE                                         r  mmap_i/graphics_pipeline/xymc_packager_0/inst/xymc_tdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y84         FDRE (Prop_fdre_C_Q)         0.419     3.417 r  mmap_i/graphics_pipeline/xymc_packager_0/inst/xymc_tdata_reg[10]/Q
                         net (fo=10, routed)          0.770     4.187    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_tdata[10]
    SLICE_X61Y83         LUT2 (Prop_lut2_I1_O)        0.299     4.486 r  mmap_i/graphics_pipeline/gslice_0/inst/g/dq1[0]_i_8/O
                         net (fo=1, routed)           0.000     4.486    mmap_i/graphics_pipeline/gslice_0/inst/g/dq1[0]_i_8_n_0
    SLICE_X61Y83         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     5.092 f  mmap_i/graphics_pipeline/gslice_0/inst/g/dq1_reg[0]_i_2/O[3]
                         net (fo=4, routed)           1.006     6.099    mmap_i/graphics_pipeline/gslice_0/inst/g/dq1_reg[0]_i_2_n_4
    SLICE_X64Y84         LUT5 (Prop_lut5_I0_O)        0.306     6.405 r  mmap_i/graphics_pipeline/gslice_0/inst/g/dq1[5]_i_5/O
                         net (fo=1, routed)           0.633     7.038    mmap_i/graphics_pipeline/gslice_0/inst/g/dq1[5]_i_5_n_0
    SLICE_X64Y84         LUT3 (Prop_lut3_I1_O)        0.150     7.188 r  mmap_i/graphics_pipeline/gslice_0/inst/g/dq1[5]_i_2/O
                         net (fo=7, routed)           0.607     7.794    mmap_i/graphics_pipeline/gslice_0/inst/g/p_0_in1_in[5]
    SLICE_X62Y84         LUT4 (Prop_lut4_I1_O)        0.326     8.120 r  mmap_i/graphics_pipeline/gslice_0/inst/g/steep0_carry_i_6/O
                         net (fo=1, routed)           0.000     8.120    mmap_i/graphics_pipeline/gslice_0/inst/g/steep0_carry_i_6_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.500 r  mmap_i/graphics_pipeline/gslice_0/inst/g/steep0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.500    mmap_i/graphics_pipeline/gslice_0/inst/g/steep0_carry_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.754 r  mmap_i/graphics_pipeline/gslice_0/inst/g/steep0_carry__0/CO[0]
                         net (fo=60, routed)          0.612     9.367    mmap_i/graphics_pipeline/gslice_0/inst/g/steep0_carry__0_n_3
    SLICE_X65Y84         LUT5 (Prop_lut5_I3_O)        0.367     9.734 r  mmap_i/graphics_pipeline/gslice_0/inst/g/D0_carry_i_5/O
                         net (fo=1, routed)           0.656    10.390    mmap_i/graphics_pipeline/gslice_0/inst/g/C[1]
    SLICE_X63Y84         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.514    10.904 r  mmap_i/graphics_pipeline/gslice_0/inst/g/D0_carry/O[1]
                         net (fo=1, routed)           0.558    11.462    mmap_i/graphics_pipeline/gslice_0/inst/g/D[2]
    SLICE_X67Y86         LUT3 (Prop_lut3_I2_O)        0.303    11.765 r  mmap_i/graphics_pipeline/gslice_0/inst/g/D[2]_i_1/O
                         net (fo=1, routed)           0.000    11.765    mmap_i/graphics_pipeline/gslice_0/inst/g/p_1_in[2]
    SLICE_X67Y86         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/D_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        1.536    12.715    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_aclk
    SLICE_X67Y86         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/D_reg[2]/C
                         clock pessimism              0.229    12.944    
                         clock uncertainty           -0.154    12.790    
    SLICE_X67Y86         FDRE (Setup_fdre_C_D)        0.029    12.819    mmap_i/graphics_pipeline/gslice_0/inst/g/D_reg[2]
  -------------------------------------------------------------------
                         required time                         12.819    
                         arrival time                         -11.765    
  -------------------------------------------------------------------
                         slack                                  1.054    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 mmap_i/matrix_provider/inst/sparse_matrix_provider_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.879%)  route 0.275ns (66.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        0.639     0.975    mmap_i/matrix_provider/inst/sparse_matrix_provider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y101        FDRE                                         r  mmap_i/matrix_provider/inst/sparse_matrix_provider_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  mmap_i/matrix_provider/inst/sparse_matrix_provider_v1_0_S00_AXI_inst/axi_rdata_reg[31]/Q
                         net (fo=1, routed)           0.275     1.391    mmap_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X34Y98         SRLC32E                                      r  mmap_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        0.826     1.192    mmap_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y98         SRLC32E                                      r  mmap_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism             -0.035     1.157    
    SLICE_X34Y98         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.340    mmap_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.340    
                         arrival time                           1.391    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.250ns (56.624%)  route 0.192ns (43.376%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.171ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        0.545     0.881    mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X48Y77         FDRE                                         r  mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[14]/Q
                         net (fo=2, routed)           0.192     1.213    mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][14]
    SLICE_X50Y76         LUT3 (Prop_lut3_I2_O)        0.045     1.258 r  mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[15].carrymux_i_1/O
                         net (fo=1, routed)           0.000     1.258    mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[15]
    SLICE_X50Y76         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.322 r  mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.322    mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[15]
    SLICE_X50Y76         FDRE                                         r  mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        0.805     1.171    mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X50Y76         FDRE                                         r  mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[15]/C
                         clock pessimism             -0.035     1.136    
    SLICE_X50Y76         FDRE (Hold_fdre_C_D)         0.134     1.270    mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.250ns (56.201%)  route 0.195ns (43.799%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.170ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        0.542     0.878    mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X48Y75         FDRE                                         r  mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDRE (Prop_fdre_C_Q)         0.141     1.019 r  mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=2, routed)           0.195     1.213    mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][6]
    SLICE_X50Y74         LUT3 (Prop_lut3_I2_O)        0.045     1.258 r  mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[7].carrymux_i_1/O
                         net (fo=1, routed)           0.000     1.258    mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[7]
    SLICE_X50Y74         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.322 r  mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.322    mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[7]
    SLICE_X50Y74         FDRE                                         r  mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        0.804     1.170    mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X50Y74         FDRE                                         r  mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[7]/C
                         clock pessimism             -0.035     1.135    
    SLICE_X50Y74         FDRE (Hold_fdre_C_D)         0.134     1.269    mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[25].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.148ns (44.461%)  route 0.185ns (55.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        0.546     0.882    mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X46Y71         FDRE                                         r  mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDRE (Prop_fdre_C_Q)         0.148     1.030 r  mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[15]/Q
                         net (fo=2, routed)           0.185     1.214    mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[25].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[15]_0[15]
    SLICE_X51Y71         FDRE                                         r  mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[25].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        0.808     1.174    mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[25].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X51Y71         FDRE                                         r  mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[25].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[15]/C
                         clock pessimism             -0.035     1.139    
    SLICE_X51Y71         FDRE (Hold_fdre_C_D)         0.022     1.161    mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[25].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[25].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.286%)  route 0.182ns (58.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        0.551     0.887    mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].num_stages.numerator_gen.del_numer/aclk
    SLICE_X47Y66         FDRE                                         r  mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y66         FDRE (Prop_fdre_C_Q)         0.128     1.015 r  mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=1, routed)           0.182     1.197    mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[25].num_stages.numerator_gen.del_numer/D[6]
    SLICE_X50Y67         FDRE                                         r  mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[25].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        0.812     1.178    mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[25].num_stages.numerator_gen.del_numer/aclk
    SLICE_X50Y67         FDRE                                         r  mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[25].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/C
                         clock pessimism             -0.035     1.143    
    SLICE_X50Y67         FDRE (Hold_fdre_C_D)         0.000     1.143    mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[25].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.143    
                         arrival time                           1.197    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[25].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.128ns (40.960%)  route 0.185ns (59.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        0.548     0.884    mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[25].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X47Y69         FDRE                                         r  mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[25].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y69         FDRE (Prop_fdre_C_Q)         0.128     1.012 r  mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[25].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[10]/Q
                         net (fo=2, routed)           0.185     1.196    mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[15]_0[10]
    SLICE_X50Y69         FDRE                                         r  mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        0.810     1.176    mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X50Y69         FDRE                                         r  mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[10]/C
                         clock pessimism             -0.035     1.141    
    SLICE_X50Y69         FDRE (Hold_fdre_C_D)         0.000     1.141    mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[25].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (39.984%)  route 0.192ns (60.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        0.547     0.883    mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X47Y70         FDRE                                         r  mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y70         FDRE (Prop_fdre_C_Q)         0.128     1.011 r  mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[11]/Q
                         net (fo=2, routed)           0.192     1.203    mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[25].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[15]_0[11]
    SLICE_X50Y70         FDRE                                         r  mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[25].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        0.809     1.175    mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[25].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X50Y70         FDRE                                         r  mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[25].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[11]/C
                         clock pessimism             -0.035     1.140    
    SLICE_X50Y70         FDRE (Hold_fdre_C_D)         0.007     1.147    mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[25].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.147    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[25].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.646%)  route 0.224ns (61.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        0.553     0.889    mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X47Y87         FDRE                                         r  mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[21]/Q
                         net (fo=1, routed)           0.224     1.253    mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[25].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[24]_0[22]
    SLICE_X52Y88         FDRE                                         r  mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[25].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        0.818     1.184    mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[25].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X52Y88         FDRE                                         r  mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[25].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[22]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X52Y88         FDRE (Hold_fdre_C_D)         0.047     1.196    mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[25].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.196    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.595%)  route 0.255ns (64.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        0.553     0.889    mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X47Y87         FDRE                                         r  mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[13]/Q
                         net (fo=1, routed)           0.255     1.285    mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[21]_0[14]
    SLICE_X52Y87         FDRE                                         r  mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        0.816     1.182    mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X52Y87         FDRE                                         r  mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[14]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X52Y87         FDRE (Hold_fdre_C_D)         0.075     1.222    mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[25].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (39.959%)  route 0.192ns (60.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        0.549     0.885    mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X47Y68         FDRE                                         r  mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y68         FDRE (Prop_fdre_C_Q)         0.128     1.013 r  mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=2, routed)           0.192     1.205    mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[25].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[15]_0[1]
    SLICE_X50Y68         FDRE                                         r  mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[25].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        0.811     1.177    mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[25].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X50Y68         FDRE                                         r  mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[25].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism             -0.035     1.142    
    SLICE_X50Y68         FDRE (Hold_fdre_C_D)         0.000     1.142    mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[25].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.142    
                         arrival time                           1.205    
  -------------------------------------------------------------------
                         slack                                  0.063    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y18   mmap_i/graphics_pipeline/dim_convert_0/inst/p01_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y18   mmap_i/graphics_pipeline/dim_convert_0/inst/p03_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y20   mmap_i/graphics_pipeline/dim_convert_0/inst/p10_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y21   mmap_i/graphics_pipeline/dim_convert_0/inst/p12_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y19   mmap_i/graphics_pipeline/dim_convert_0/inst/p13_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y18   mmap_i/graphics_pipeline/dim_convert_0/inst/p31_reg/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X4Y13  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y14  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y14  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X4Y10  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y83  mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_outfifo.i_output_fifo/fifo0/fifo_1_reg[7][31]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y83  mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_outfifo.i_output_fifo/fifo0/fifo_1_reg[7][47]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y83  mmap_i/graphics_pipeline/div_gen_1/U0/i_synth/i_outfifo.i_output_fifo/fifo0/fifo_1_reg[7][48]_srl8/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X46Y81  mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_has_diplomatic_bag.i_diplomatic_bag/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y81  mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_has_diplomatic_bag.i_diplomatic_bag/opt_has_pipe.i_pipe[35].pipe_reg[35][0]_srl2/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X46Y81  mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X42Y75  mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y81  mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[34].pipe_reg[34][0]_srl1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y75  mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[34].pipe_reg[34][1]_srl1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X54Y81  mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_outfifo.i_output_fifo/fifo0/fifo_1_reg[7][10]_srl8/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X42Y76  mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y76  mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[35].pipe_reg[35][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y79  mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_outfifo.i_output_fifo/fifo0/fifo_1_reg[7][0]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y79  mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_outfifo.i_output_fifo/fifo0/fifo_1_reg[7][1]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y85  mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_outfifo.i_output_fifo/fifo0/fifo_1_reg[7][24]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y85  mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_outfifo.i_output_fifo/fifo0/fifo_1_reg[7][25]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y85  mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_outfifo.i_output_fifo/fifo0/fifo_1_reg[7][26]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y85  mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_outfifo.i_output_fifo/fifo0/fifo_1_reg[7][27]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y85  mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_outfifo.i_output_fifo/fifo0/fifo_1_reg[7][28]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y85  mmap_i/graphics_pipeline/div_gen_0/U0/i_synth/i_outfifo.i_output_fifo/fifo0/fifo_1_reg[7][29]_srl8/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmap_clk_wiz_0_1
  To Clock:  clk_out1_mmap_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.591ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.630ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.591ns  (required time - arrival time)
  Source:                 mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/vidsel/inst/color_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.400ns  (logic 2.323ns (31.393%)  route 5.077ns (68.607%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=1 MUXF7=1 MUXF8=1 RAMB36E1=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.646ns = ( 7.613 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.759    -0.957    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y6          RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028     0.071 r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.136    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X3Y7          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     0.561 r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.927     3.488    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2_2[0]
    SLICE_X91Y61         LUT6 (Prop_lut6_I3_O)        0.124     3.612 r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.612    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_5_n_0
    SLICE_X91Y61         MUXF7 (Prop_muxf7_I0_O)      0.212     3.824 r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     3.824    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2_n_0
    SLICE_X91Y61         MUXF8 (Prop_muxf8_I1_O)      0.094     3.918 r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=1, routed)           1.633     5.551    mmap_i/display/buffer_mux_0/buffer_1_doutb
    SLICE_X62Y75         LUT3 (Prop_lut3_I2_O)        0.316     5.867 r  mmap_i/display/buffer_mux_0/vga_color_INST_0/O
                         net (fo=1, routed)           0.452     6.319    mmap_i/display/vidsel/inst/vga_color
    SLICE_X62Y75         LUT2 (Prop_lut2_I1_O)        0.124     6.443 r  mmap_i/display/vidsel/inst/color[23]_i_1/O
                         net (fo=1, routed)           0.000     6.443    mmap_i/display/vidsel/inst/color[23]_i_1_n_0
    SLICE_X62Y75         FDRE                                         r  mmap_i/display/vidsel/inst/color_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.523     7.613    mmap_i/display/vidsel/inst/vclock
    SLICE_X62Y75         FDRE                                         r  mmap_i/display/vidsel/inst/color_reg[23]/C
                         clock pessimism              0.452     8.066    
                         clock uncertainty           -0.109     7.957    
    SLICE_X62Y75         FDRE (Setup_fdre_C_D)        0.077     8.034    mmap_i/display/vidsel/inst/color_reg[23]
  -------------------------------------------------------------------
                         required time                          8.034    
                         arrival time                          -6.443    
  -------------------------------------------------------------------
                         slack                                  1.591    

Slack (MET) :             1.599ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.943ns  (logic 0.642ns (9.246%)  route 6.301ns (90.754%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 7.742 - 9.259 ) 
    Source Clock Delay      (SCD):    -1.022ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.694    -1.022    mmap_i/display/videogen/inst/vclock
    SLICE_X62Y74         FDRE                                         r  mmap_i/display/videogen/inst/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDRE (Prop_fdre_C_Q)         0.518    -0.504 r  mmap_i/display/videogen/inst/hcount_reg[8]/Q
                         net (fo=8, routed)           0.666     0.162    mmap_i/display/vidsel/hcount[8]
    SLICE_X63Y73         LUT3 (Prop_lut3_I0_O)        0.124     0.286 r  mmap_i/display/vidsel/vga_addr[9]_INST_0/O
                         net (fo=64, routed)          5.635     5.921    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X5Y6          RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.652     7.742    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y6          RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.452     8.195    
                         clock uncertainty           -0.109     8.086    
    RAMB36_X5Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566     7.520    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          7.520    
                         arrival time                          -5.921    
  -------------------------------------------------------------------
                         slack                                  1.599    

Slack (MET) :             1.943ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.605ns  (logic 0.642ns (9.719%)  route 5.963ns (90.281%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 7.748 - 9.259 ) 
    Source Clock Delay      (SCD):    -1.022ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.694    -1.022    mmap_i/display/videogen/inst/vclock
    SLICE_X62Y74         FDRE                                         r  mmap_i/display/videogen/inst/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDRE (Prop_fdre_C_Q)         0.518    -0.504 r  mmap_i/display/videogen/inst/hcount_reg[8]/Q
                         net (fo=8, routed)           0.666     0.162    mmap_i/display/vidsel/hcount[8]
    SLICE_X63Y73         LUT3 (Prop_lut3_I0_O)        0.124     0.286 r  mmap_i/display/vidsel/vga_addr[9]_INST_0/O
                         net (fo=64, routed)          5.297     5.583    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X5Y7          RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.658     7.748    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y7          RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.452     8.201    
                         clock uncertainty           -0.109     8.092    
    RAMB36_X5Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566     7.526    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          7.526    
                         arrival time                          -5.583    
  -------------------------------------------------------------------
                         slack                                  1.943    

Slack (MET) :             2.010ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.322ns  (logic 0.668ns (10.566%)  route 5.654ns (89.434%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 7.742 - 9.259 ) 
    Source Clock Delay      (SCD):    -1.020ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.696    -1.020    mmap_i/display/videogen/inst/vclock
    SLICE_X62Y73         FDRE                                         r  mmap_i/display/videogen/inst/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y73         FDRE (Prop_fdre_C_Q)         0.518    -0.502 f  mmap_i/display/videogen/inst/hcount_reg[7]/Q
                         net (fo=9, routed)           0.841     0.339    mmap_i/display/vidsel/inst/hcount[0]
    SLICE_X63Y74         LUT1 (Prop_lut1_I0_O)        0.150     0.489 r  mmap_i/display/vidsel/inst/tmphcount/O
                         net (fo=64, routed)          4.813     5.302    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X5Y6          RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.652     7.742    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y6          RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.452     8.195    
                         clock uncertainty           -0.109     8.086    
    RAMB36_X5Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.774     7.312    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          7.312    
                         arrival time                          -5.302    
  -------------------------------------------------------------------
                         slack                                  2.010    

Slack (MET) :             2.195ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.345ns  (logic 0.642ns (10.119%)  route 5.703ns (89.881%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 7.742 - 9.259 ) 
    Source Clock Delay      (SCD):    -1.020ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.696    -1.020    mmap_i/display/videogen/inst/vclock
    SLICE_X62Y73         FDRE                                         r  mmap_i/display/videogen/inst/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y73         FDRE (Prop_fdre_C_Q)         0.518    -0.502 r  mmap_i/display/videogen/inst/hcount_reg[7]/Q
                         net (fo=9, routed)           0.841     0.339    mmap_i/display/vidsel/hcount[7]
    SLICE_X63Y74         LUT2 (Prop_lut2_I0_O)        0.124     0.463 r  mmap_i/display/vidsel/vga_addr[8]_INST_0/O
                         net (fo=64, routed)          4.861     5.324    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X5Y6          RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.652     7.742    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y6          RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.452     8.195    
                         clock uncertainty           -0.109     8.086    
    RAMB36_X5Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566     7.520    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          7.520    
                         arrival time                          -5.324    
  -------------------------------------------------------------------
                         slack                                  2.195    

Slack (MET) :             2.245ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.294ns  (logic 0.518ns (8.230%)  route 5.776ns (91.770%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 7.742 - 9.259 ) 
    Source Clock Delay      (SCD):    -1.019ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.697    -1.019    mmap_i/display/videogen/inst/vclock
    SLICE_X62Y72         FDRE                                         r  mmap_i/display/videogen/inst/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.501 r  mmap_i/display/videogen/inst/hcount_reg[3]/Q
                         net (fo=69, routed)          5.776     5.275    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X5Y6          RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.652     7.742    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y6          RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.452     8.195    
                         clock uncertainty           -0.109     8.086    
    RAMB36_X5Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566     7.520    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          7.520    
                         arrival time                          -5.275    
  -------------------------------------------------------------------
                         slack                                  2.245    

Slack (MET) :             2.265ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.396ns  (logic 0.839ns (13.118%)  route 5.557ns (86.882%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 7.742 - 9.259 ) 
    Source Clock Delay      (SCD):    -1.018ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.698    -1.018    mmap_i/display/videogen/inst/vclock
    SLICE_X64Y72         FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDRE (Prop_fdre_C_Q)         0.419    -0.599 r  mmap_i/display/videogen/inst/vcount_reg[7]/Q
                         net (fo=39, routed)          3.487     2.887    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[17]
    SLICE_X88Y50         LUT5 (Prop_lut5_I0_O)        0.296     3.183 r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2__0/O
                         net (fo=3, routed)           1.134     4.317    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2__0_n_0
    SLICE_X90Y32         LUT3 (Prop_lut3_I2_O)        0.124     4.441 r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_266/O
                         net (fo=1, routed)           0.936     5.377    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_178
    RAMB36_X5Y6          RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.652     7.742    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y6          RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.452     8.195    
                         clock uncertainty           -0.109     8.086    
    RAMB36_X5Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     7.643    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          7.643    
                         arrival time                          -5.377    
  -------------------------------------------------------------------
                         slack                                  2.265    

Slack (MET) :             2.354ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.984ns  (logic 0.668ns (11.163%)  route 5.316ns (88.837%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 7.748 - 9.259 ) 
    Source Clock Delay      (SCD):    -1.020ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.696    -1.020    mmap_i/display/videogen/inst/vclock
    SLICE_X62Y73         FDRE                                         r  mmap_i/display/videogen/inst/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y73         FDRE (Prop_fdre_C_Q)         0.518    -0.502 f  mmap_i/display/videogen/inst/hcount_reg[7]/Q
                         net (fo=9, routed)           0.841     0.339    mmap_i/display/vidsel/inst/hcount[0]
    SLICE_X63Y74         LUT1 (Prop_lut1_I0_O)        0.150     0.489 r  mmap_i/display/vidsel/inst/tmphcount/O
                         net (fo=64, routed)          4.475     4.964    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X5Y7          RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.658     7.748    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y7          RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.452     8.201    
                         clock uncertainty           -0.109     8.092    
    RAMB36_X5Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.774     7.318    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          7.318    
                         arrival time                          -4.964    
  -------------------------------------------------------------------
                         slack                                  2.354    

Slack (MET) :             2.364ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.176ns  (logic 0.518ns (8.387%)  route 5.658ns (91.613%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 7.742 - 9.259 ) 
    Source Clock Delay      (SCD):    -1.020ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.696    -1.020    mmap_i/display/videogen/inst/vclock
    SLICE_X62Y73         FDRE                                         r  mmap_i/display/videogen/inst/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y73         FDRE (Prop_fdre_C_Q)         0.518    -0.502 r  mmap_i/display/videogen/inst/hcount_reg[5]/Q
                         net (fo=69, routed)          5.658     5.156    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X5Y6          RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.652     7.742    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y6          RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.452     8.195    
                         clock uncertainty           -0.109     8.086    
    RAMB36_X5Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566     7.520    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          7.520    
                         arrival time                          -5.156    
  -------------------------------------------------------------------
                         slack                                  2.364    

Slack (MET) :             2.504ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.084ns  (logic 0.580ns (9.533%)  route 5.504ns (90.467%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.590ns = ( 7.669 - 9.259 ) 
    Source Clock Delay      (SCD):    -1.018ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.698    -1.018    mmap_i/display/videogen/inst/vclock
    SLICE_X65Y72         FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y72         FDRE (Prop_fdre_C_Q)         0.456    -0.562 f  mmap_i/display/videogen/inst/vcount_reg[5]/Q
                         net (fo=102, routed)         5.162     4.600    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X55Y22         LUT3 (Prop_lut3_I0_O)        0.124     4.724 r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_215/O
                         net (fo=1, routed)           0.341     5.066    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_144
    RAMB36_X3Y4          RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.579     7.669    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y4          RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.452     8.122    
                         clock uncertainty           -0.109     8.013    
    RAMB36_X3Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     7.570    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          7.570    
                         arrival time                          -5.066    
  -------------------------------------------------------------------
                         slack                                  2.504    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 mmap_i/display/vidsel/inst/hcountd1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/vidsel/inst/hcountd2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.338%)  route 0.139ns (49.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.908ns
    Source Clock Delay      (SCD):    -0.665ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.566    -0.665    mmap_i/display/vidsel/inst/vclock
    SLICE_X63Y75         FDRE                                         r  mmap_i/display/vidsel/inst/hcountd1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.524 r  mmap_i/display/vidsel/inst/hcountd1_reg[8]/Q
                         net (fo=1, routed)           0.139    -0.385    mmap_i/display/vidsel/inst/hcountd1[8]
    SLICE_X62Y75         FDRE                                         r  mmap_i/display/vidsel/inst/hcountd2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.832    -0.908    mmap_i/display/vidsel/inst/vclock
    SLICE_X62Y75         FDRE                                         r  mmap_i/display/vidsel/inst/hcountd2_reg[8]/C
                         clock pessimism              0.255    -0.652    
    SLICE_X62Y75         FDRE (Hold_fdre_C_D)         0.086    -0.566    mmap_i/display/vidsel/inst/hcountd2_reg[8]
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.784%)  route 0.130ns (41.216%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.711    -0.520    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X111Y131       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y131       FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/Q
                         net (fo=1, routed)           0.130    -0.249    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg_n_0_[1]
    SLICE_X112Y130       LUT2 (Prop_lut2_I1_O)        0.045    -0.204 r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw[1]_i_1_n_0
    SLICE_X112Y130       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.984    -0.756    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y130       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
                         clock pessimism              0.249    -0.507    
    SLICE_X112Y130       FDRE (Hold_fdre_C_D)         0.120    -0.387    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.543%)  route 0.161ns (46.457%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.710    -0.521    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X110Y130       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y130       FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[1]/Q
                         net (fo=13, routed)          0.161    -0.219    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg_n_0_[1]
    SLICE_X108Y130       LUT6 (Prop_lut6_I0_O)        0.045    -0.174 r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.174    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_2[1]
    SLICE_X108Y130       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.981    -0.759    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X108Y130       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/C
                         clock pessimism              0.271    -0.488    
    SLICE_X108Y130       FDRE (Hold_fdre_C_D)         0.120    -0.368    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.443%)  route 0.062ns (32.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.908ns
    Source Clock Delay      (SCD):    -0.665ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.566    -0.665    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y75         FDRE                                         r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y75         FDRE (Prop_fdre_C_Q)         0.128    -0.537 r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.062    -0.476    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X64Y75         FDRE                                         r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.832    -0.908    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y75         FDRE                                         r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.242    -0.665    
    SLICE_X64Y75         FDRE (Hold_fdre_C_D)        -0.008    -0.673    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.673    
                         arrival time                          -0.476    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.128ns (66.266%)  route 0.065ns (33.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.908ns
    Source Clock Delay      (SCD):    -0.665ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.566    -0.665    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y75         FDRE                                         r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y75         FDRE (Prop_fdre_C_Q)         0.128    -0.537 r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=1, routed)           0.065    -0.472    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[5]
    SLICE_X64Y75         FDRE                                         r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.832    -0.908    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y75         FDRE                                         r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                         clock pessimism              0.242    -0.665    
    SLICE_X64Y75         FDRE (Hold_fdre_C_D)        -0.006    -0.671    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.671    
                         arrival time                          -0.472    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.603    -0.628    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X90Y62         FDRE                                         r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=1, routed)           0.116    -0.348    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[5]
    SLICE_X90Y61         FDRE                                         r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.874    -0.866    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X90Y61         FDRE                                         r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                         clock pessimism              0.254    -0.611    
    SLICE_X90Y61         FDRE (Hold_fdre_C_D)         0.063    -0.548    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.777%)  route 0.142ns (50.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.709    -0.522    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X110Y129       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y129       FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/Q
                         net (fo=9, routed)           0.142    -0.239    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/p_0_in
    SLICE_X111Y129       FDSE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.983    -0.757    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X111Y129       FDSE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                         clock pessimism              0.248    -0.509    
    SLICE_X111Y129       FDSE (Hold_fdse_C_D)         0.070    -0.439    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.806%)  route 0.069ns (23.194%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.643    -0.589    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X113Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y2         FDPE (Prop_fdpe_C_Q)         0.128    -0.461 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/Q
                         net (fo=2, routed)           0.069    -0.392    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg_n_0_[0]
    SLICE_X113Y2         LUT3 (Prop_lut3_I1_O)        0.099    -0.293 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost0/O
                         net (fo=1, routed)           0.000    -0.293    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost0_n_0
    SLICE_X113Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.914    -0.826    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X113Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.237    -0.589    
    SLICE_X113Y2         FDPE (Hold_fdpe_C_D)         0.091    -0.498    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 mmap_i/display/videogen/inst/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/videogen/inst/vcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.189ns (56.847%)  route 0.143ns (43.153%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.905ns
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.569    -0.662    mmap_i/display/videogen/inst/vclock
    SLICE_X65Y72         FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.521 r  mmap_i/display/videogen/inst/vcount_reg[1]/Q
                         net (fo=74, routed)          0.143    -0.378    mmap_i/display/videogen/inst/vcount[1]
    SLICE_X64Y72         LUT5 (Prop_lut5_I1_O)        0.048    -0.330 r  mmap_i/display/videogen/inst/vcount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.330    mmap_i/display/videogen/inst/p_0_in[4]
    SLICE_X64Y72         FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.835    -0.905    mmap_i/display/videogen/inst/vclock
    SLICE_X64Y72         FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[4]/C
                         clock pessimism              0.255    -0.649    
    SLICE_X64Y72         FDRE (Hold_fdre_C_D)         0.107    -0.542    mmap_i/display/videogen/inst/vcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.246%)  route 0.133ns (41.754%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.708    -0.523    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X111Y127       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y127       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[0]/Q
                         net (fo=14, routed)          0.133    -0.249    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg_n_0_[0]
    SLICE_X110Y127       LUT3 (Prop_lut3_I0_O)        0.045    -0.204 r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/p_0_in9_in
    SLICE_X110Y127       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.981    -0.759    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X110Y127       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[2]/C
                         clock pessimism              0.249    -0.510    
    SLICE_X110Y127       FDRE (Hold_fdre_C_D)         0.091    -0.419    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.215    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mmap_clk_wiz_0_1
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         9.259       6.367      RAMB36_X4Y13     mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         9.259       6.367      RAMB36_X5Y14     mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         9.259       6.367      RAMB36_X2Y14     mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         9.259       6.367      RAMB36_X4Y10     mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         9.259       6.367      RAMB36_X2Y16     mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         9.259       6.367      RAMB36_X2Y15     mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         9.259       6.367      RAMB36_X4Y11     mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         9.259       6.367      RAMB36_X2Y17     mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         9.259       6.367      RAMB36_X3Y6      mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         9.259       6.367      RAMB36_X4Y20     mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       9.259       90.741     MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y2  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         4.630       2.630      MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         4.630       2.630      MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X92Y72     mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_280_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X92Y72     mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_280_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X46Y82     mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_193_cooolDelFlop/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.630       4.130      SLICE_X112Y2     mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.630       4.130      SLICE_X112Y2     mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X113Y3     mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X113Y3     mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X113Y3     mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         4.630       2.630      MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         4.630       2.630      MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X91Y61     mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X90Y61     mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X90Y61     mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X90Y61     mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X90Y61     mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X90Y61     mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X90Y61     mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X53Y54     mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_286_cooolDelFlop/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN_1
  To Clock:  CLKFBIN_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.010ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN_1
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       9.259       90.741     MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO_1
  To Clock:  PixelClkIO_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.104ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO_1
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y0    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         9.259       7.592      OLOGIC_X1Y128    mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         9.259       7.592      OLOGIC_X1Y127    mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         9.259       7.592      OLOGIC_X1Y126    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         9.259       7.592      OLOGIC_X1Y125    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         9.259       7.592      OLOGIC_X1Y130    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         9.259       7.592      OLOGIC_X1Y129    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         9.259       7.592      OLOGIC_X1Y122    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         9.259       7.592      OLOGIC_X1Y121    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO_1
  To Clock:  SerialClkIO_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            1  Failing Endpoint ,  Worst Slack       -0.303ns,  Total Violation       -0.303ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO_1
Waveform(ns):       { 0.000 0.926 }
Period(ns):         1.852
Sources:            { mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         1.852       -0.303     BUFGCTRL_X0Y1    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.852       0.185      OLOGIC_X1Y128    mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.852       0.185      OLOGIC_X1Y127    mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.852       0.185      OLOGIC_X1Y126    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.852       0.185      OLOGIC_X1Y125    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.852       0.185      OLOGIC_X1Y130    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.852       0.185      OLOGIC_X1Y129    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.852       0.185      OLOGIC_X1Y122    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.852       0.185      OLOGIC_X1Y121    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         1.852       0.603      MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       1.852       211.508    MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mmap_clk_wiz_0_1
  To Clock:  clkfbout_mmap_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mmap_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y18   mmap_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmap_clk_wiz_0
  To Clock:  clk_out1_mmap_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.589ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.630ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.589ns  (required time - arrival time)
  Source:                 mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/vidsel/inst/color_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.400ns  (logic 2.323ns (31.393%)  route 5.077ns (68.607%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=1 MUXF7=1 MUXF8=1 RAMB36E1=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.646ns = ( 7.613 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.759    -0.957    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y6          RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028     0.071 r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.136    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X3Y7          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     0.561 r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.927     3.488    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2_2[0]
    SLICE_X91Y61         LUT6 (Prop_lut6_I3_O)        0.124     3.612 r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.612    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_5_n_0
    SLICE_X91Y61         MUXF7 (Prop_muxf7_I0_O)      0.212     3.824 r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     3.824    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2_n_0
    SLICE_X91Y61         MUXF8 (Prop_muxf8_I1_O)      0.094     3.918 r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=1, routed)           1.633     5.551    mmap_i/display/buffer_mux_0/buffer_1_doutb
    SLICE_X62Y75         LUT3 (Prop_lut3_I2_O)        0.316     5.867 r  mmap_i/display/buffer_mux_0/vga_color_INST_0/O
                         net (fo=1, routed)           0.452     6.319    mmap_i/display/vidsel/inst/vga_color
    SLICE_X62Y75         LUT2 (Prop_lut2_I1_O)        0.124     6.443 r  mmap_i/display/vidsel/inst/color[23]_i_1/O
                         net (fo=1, routed)           0.000     6.443    mmap_i/display/vidsel/inst/color[23]_i_1_n_0
    SLICE_X62Y75         FDRE                                         r  mmap_i/display/vidsel/inst/color_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.523     7.613    mmap_i/display/vidsel/inst/vclock
    SLICE_X62Y75         FDRE                                         r  mmap_i/display/vidsel/inst/color_reg[23]/C
                         clock pessimism              0.452     8.066    
                         clock uncertainty           -0.110     7.955    
    SLICE_X62Y75         FDRE (Setup_fdre_C_D)        0.077     8.032    mmap_i/display/vidsel/inst/color_reg[23]
  -------------------------------------------------------------------
                         required time                          8.032    
                         arrival time                          -6.443    
  -------------------------------------------------------------------
                         slack                                  1.589    

Slack (MET) :             1.597ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.943ns  (logic 0.642ns (9.246%)  route 6.301ns (90.754%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 7.742 - 9.259 ) 
    Source Clock Delay      (SCD):    -1.022ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.694    -1.022    mmap_i/display/videogen/inst/vclock
    SLICE_X62Y74         FDRE                                         r  mmap_i/display/videogen/inst/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDRE (Prop_fdre_C_Q)         0.518    -0.504 r  mmap_i/display/videogen/inst/hcount_reg[8]/Q
                         net (fo=8, routed)           0.666     0.162    mmap_i/display/vidsel/hcount[8]
    SLICE_X63Y73         LUT3 (Prop_lut3_I0_O)        0.124     0.286 r  mmap_i/display/vidsel/vga_addr[9]_INST_0/O
                         net (fo=64, routed)          5.635     5.921    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X5Y6          RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.652     7.742    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y6          RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.452     8.195    
                         clock uncertainty           -0.110     8.084    
    RAMB36_X5Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566     7.518    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          7.518    
                         arrival time                          -5.921    
  -------------------------------------------------------------------
                         slack                                  1.597    

Slack (MET) :             1.941ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.605ns  (logic 0.642ns (9.719%)  route 5.963ns (90.281%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 7.748 - 9.259 ) 
    Source Clock Delay      (SCD):    -1.022ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.694    -1.022    mmap_i/display/videogen/inst/vclock
    SLICE_X62Y74         FDRE                                         r  mmap_i/display/videogen/inst/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDRE (Prop_fdre_C_Q)         0.518    -0.504 r  mmap_i/display/videogen/inst/hcount_reg[8]/Q
                         net (fo=8, routed)           0.666     0.162    mmap_i/display/vidsel/hcount[8]
    SLICE_X63Y73         LUT3 (Prop_lut3_I0_O)        0.124     0.286 r  mmap_i/display/vidsel/vga_addr[9]_INST_0/O
                         net (fo=64, routed)          5.297     5.583    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X5Y7          RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.658     7.748    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y7          RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.452     8.201    
                         clock uncertainty           -0.110     8.090    
    RAMB36_X5Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566     7.524    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          7.524    
                         arrival time                          -5.583    
  -------------------------------------------------------------------
                         slack                                  1.941    

Slack (MET) :             2.008ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.322ns  (logic 0.668ns (10.566%)  route 5.654ns (89.434%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 7.742 - 9.259 ) 
    Source Clock Delay      (SCD):    -1.020ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.696    -1.020    mmap_i/display/videogen/inst/vclock
    SLICE_X62Y73         FDRE                                         r  mmap_i/display/videogen/inst/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y73         FDRE (Prop_fdre_C_Q)         0.518    -0.502 f  mmap_i/display/videogen/inst/hcount_reg[7]/Q
                         net (fo=9, routed)           0.841     0.339    mmap_i/display/vidsel/inst/hcount[0]
    SLICE_X63Y74         LUT1 (Prop_lut1_I0_O)        0.150     0.489 r  mmap_i/display/vidsel/inst/tmphcount/O
                         net (fo=64, routed)          4.813     5.302    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X5Y6          RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.652     7.742    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y6          RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.452     8.195    
                         clock uncertainty           -0.110     8.084    
    RAMB36_X5Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.774     7.310    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          7.310    
                         arrival time                          -5.302    
  -------------------------------------------------------------------
                         slack                                  2.008    

Slack (MET) :             2.194ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.345ns  (logic 0.642ns (10.119%)  route 5.703ns (89.881%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 7.742 - 9.259 ) 
    Source Clock Delay      (SCD):    -1.020ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.696    -1.020    mmap_i/display/videogen/inst/vclock
    SLICE_X62Y73         FDRE                                         r  mmap_i/display/videogen/inst/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y73         FDRE (Prop_fdre_C_Q)         0.518    -0.502 r  mmap_i/display/videogen/inst/hcount_reg[7]/Q
                         net (fo=9, routed)           0.841     0.339    mmap_i/display/vidsel/hcount[7]
    SLICE_X63Y74         LUT2 (Prop_lut2_I0_O)        0.124     0.463 r  mmap_i/display/vidsel/vga_addr[8]_INST_0/O
                         net (fo=64, routed)          4.861     5.324    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X5Y6          RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.652     7.742    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y6          RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.452     8.195    
                         clock uncertainty           -0.110     8.084    
    RAMB36_X5Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566     7.518    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          7.518    
                         arrival time                          -5.324    
  -------------------------------------------------------------------
                         slack                                  2.194    

Slack (MET) :             2.243ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.294ns  (logic 0.518ns (8.230%)  route 5.776ns (91.770%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 7.742 - 9.259 ) 
    Source Clock Delay      (SCD):    -1.019ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.697    -1.019    mmap_i/display/videogen/inst/vclock
    SLICE_X62Y72         FDRE                                         r  mmap_i/display/videogen/inst/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.501 r  mmap_i/display/videogen/inst/hcount_reg[3]/Q
                         net (fo=69, routed)          5.776     5.275    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X5Y6          RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.652     7.742    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y6          RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.452     8.195    
                         clock uncertainty           -0.110     8.084    
    RAMB36_X5Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566     7.518    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          7.518    
                         arrival time                          -5.275    
  -------------------------------------------------------------------
                         slack                                  2.243    

Slack (MET) :             2.264ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.396ns  (logic 0.839ns (13.118%)  route 5.557ns (86.882%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 7.742 - 9.259 ) 
    Source Clock Delay      (SCD):    -1.018ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.698    -1.018    mmap_i/display/videogen/inst/vclock
    SLICE_X64Y72         FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDRE (Prop_fdre_C_Q)         0.419    -0.599 r  mmap_i/display/videogen/inst/vcount_reg[7]/Q
                         net (fo=39, routed)          3.487     2.887    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[17]
    SLICE_X88Y50         LUT5 (Prop_lut5_I0_O)        0.296     3.183 r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2__0/O
                         net (fo=3, routed)           1.134     4.317    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2__0_n_0
    SLICE_X90Y32         LUT3 (Prop_lut3_I2_O)        0.124     4.441 r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_266/O
                         net (fo=1, routed)           0.936     5.377    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_178
    RAMB36_X5Y6          RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.652     7.742    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y6          RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.452     8.195    
                         clock uncertainty           -0.110     8.084    
    RAMB36_X5Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     7.641    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          7.641    
                         arrival time                          -5.377    
  -------------------------------------------------------------------
                         slack                                  2.264    

Slack (MET) :             2.352ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.984ns  (logic 0.668ns (11.163%)  route 5.316ns (88.837%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 7.748 - 9.259 ) 
    Source Clock Delay      (SCD):    -1.020ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.696    -1.020    mmap_i/display/videogen/inst/vclock
    SLICE_X62Y73         FDRE                                         r  mmap_i/display/videogen/inst/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y73         FDRE (Prop_fdre_C_Q)         0.518    -0.502 f  mmap_i/display/videogen/inst/hcount_reg[7]/Q
                         net (fo=9, routed)           0.841     0.339    mmap_i/display/vidsel/inst/hcount[0]
    SLICE_X63Y74         LUT1 (Prop_lut1_I0_O)        0.150     0.489 r  mmap_i/display/vidsel/inst/tmphcount/O
                         net (fo=64, routed)          4.475     4.964    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X5Y7          RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.658     7.748    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y7          RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.452     8.201    
                         clock uncertainty           -0.110     8.090    
    RAMB36_X5Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.774     7.316    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          7.316    
                         arrival time                          -4.964    
  -------------------------------------------------------------------
                         slack                                  2.352    

Slack (MET) :             2.362ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.176ns  (logic 0.518ns (8.387%)  route 5.658ns (91.613%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 7.742 - 9.259 ) 
    Source Clock Delay      (SCD):    -1.020ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.696    -1.020    mmap_i/display/videogen/inst/vclock
    SLICE_X62Y73         FDRE                                         r  mmap_i/display/videogen/inst/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y73         FDRE (Prop_fdre_C_Q)         0.518    -0.502 r  mmap_i/display/videogen/inst/hcount_reg[5]/Q
                         net (fo=69, routed)          5.658     5.156    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X5Y6          RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.652     7.742    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y6          RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.452     8.195    
                         clock uncertainty           -0.110     8.084    
    RAMB36_X5Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566     7.518    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          7.518    
                         arrival time                          -5.156    
  -------------------------------------------------------------------
                         slack                                  2.362    

Slack (MET) :             2.503ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.084ns  (logic 0.580ns (9.533%)  route 5.504ns (90.467%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.590ns = ( 7.669 - 9.259 ) 
    Source Clock Delay      (SCD):    -1.018ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.698    -1.018    mmap_i/display/videogen/inst/vclock
    SLICE_X65Y72         FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y72         FDRE (Prop_fdre_C_Q)         0.456    -0.562 f  mmap_i/display/videogen/inst/vcount_reg[5]/Q
                         net (fo=102, routed)         5.162     4.600    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X55Y22         LUT3 (Prop_lut3_I0_O)        0.124     4.724 r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_215/O
                         net (fo=1, routed)           0.341     5.066    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_144
    RAMB36_X3Y4          RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.579     7.669    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y4          RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.452     8.122    
                         clock uncertainty           -0.110     8.011    
    RAMB36_X3Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     7.568    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          7.568    
                         arrival time                          -5.066    
  -------------------------------------------------------------------
                         slack                                  2.503    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 mmap_i/display/vidsel/inst/hcountd1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/vidsel/inst/hcountd2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.338%)  route 0.139ns (49.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.908ns
    Source Clock Delay      (SCD):    -0.665ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.566    -0.665    mmap_i/display/vidsel/inst/vclock
    SLICE_X63Y75         FDRE                                         r  mmap_i/display/vidsel/inst/hcountd1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.524 r  mmap_i/display/vidsel/inst/hcountd1_reg[8]/Q
                         net (fo=1, routed)           0.139    -0.385    mmap_i/display/vidsel/inst/hcountd1[8]
    SLICE_X62Y75         FDRE                                         r  mmap_i/display/vidsel/inst/hcountd2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.832    -0.908    mmap_i/display/vidsel/inst/vclock
    SLICE_X62Y75         FDRE                                         r  mmap_i/display/vidsel/inst/hcountd2_reg[8]/C
                         clock pessimism              0.255    -0.652    
    SLICE_X62Y75         FDRE (Hold_fdre_C_D)         0.086    -0.566    mmap_i/display/vidsel/inst/hcountd2_reg[8]
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.784%)  route 0.130ns (41.216%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.711    -0.520    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X111Y131       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y131       FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/Q
                         net (fo=1, routed)           0.130    -0.249    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg_n_0_[1]
    SLICE_X112Y130       LUT2 (Prop_lut2_I1_O)        0.045    -0.204 r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw[1]_i_1_n_0
    SLICE_X112Y130       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.984    -0.756    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y130       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
                         clock pessimism              0.249    -0.507    
    SLICE_X112Y130       FDRE (Hold_fdre_C_D)         0.120    -0.387    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.543%)  route 0.161ns (46.457%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.710    -0.521    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X110Y130       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y130       FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[1]/Q
                         net (fo=13, routed)          0.161    -0.219    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg_n_0_[1]
    SLICE_X108Y130       LUT6 (Prop_lut6_I0_O)        0.045    -0.174 r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.174    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_2[1]
    SLICE_X108Y130       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.981    -0.759    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X108Y130       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/C
                         clock pessimism              0.271    -0.488    
    SLICE_X108Y130       FDRE (Hold_fdre_C_D)         0.120    -0.368    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.443%)  route 0.062ns (32.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.908ns
    Source Clock Delay      (SCD):    -0.665ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.566    -0.665    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y75         FDRE                                         r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y75         FDRE (Prop_fdre_C_Q)         0.128    -0.537 r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.062    -0.476    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X64Y75         FDRE                                         r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.832    -0.908    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y75         FDRE                                         r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.242    -0.665    
    SLICE_X64Y75         FDRE (Hold_fdre_C_D)        -0.008    -0.673    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.673    
                         arrival time                          -0.476    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.128ns (66.266%)  route 0.065ns (33.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.908ns
    Source Clock Delay      (SCD):    -0.665ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.566    -0.665    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y75         FDRE                                         r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y75         FDRE (Prop_fdre_C_Q)         0.128    -0.537 r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=1, routed)           0.065    -0.472    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[5]
    SLICE_X64Y75         FDRE                                         r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.832    -0.908    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y75         FDRE                                         r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                         clock pessimism              0.242    -0.665    
    SLICE_X64Y75         FDRE (Hold_fdre_C_D)        -0.006    -0.671    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.671    
                         arrival time                          -0.472    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.603    -0.628    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X90Y62         FDRE                                         r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=1, routed)           0.116    -0.348    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[5]
    SLICE_X90Y61         FDRE                                         r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.874    -0.866    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X90Y61         FDRE                                         r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                         clock pessimism              0.254    -0.611    
    SLICE_X90Y61         FDRE (Hold_fdre_C_D)         0.063    -0.548    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.777%)  route 0.142ns (50.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.709    -0.522    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X110Y129       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y129       FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/Q
                         net (fo=9, routed)           0.142    -0.239    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/p_0_in
    SLICE_X111Y129       FDSE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.983    -0.757    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X111Y129       FDSE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                         clock pessimism              0.248    -0.509    
    SLICE_X111Y129       FDSE (Hold_fdse_C_D)         0.070    -0.439    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.806%)  route 0.069ns (23.194%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.643    -0.589    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X113Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y2         FDPE (Prop_fdpe_C_Q)         0.128    -0.461 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/Q
                         net (fo=2, routed)           0.069    -0.392    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg_n_0_[0]
    SLICE_X113Y2         LUT3 (Prop_lut3_I1_O)        0.099    -0.293 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost0/O
                         net (fo=1, routed)           0.000    -0.293    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost0_n_0
    SLICE_X113Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.914    -0.826    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X113Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.237    -0.589    
    SLICE_X113Y2         FDPE (Hold_fdpe_C_D)         0.091    -0.498    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 mmap_i/display/videogen/inst/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/videogen/inst/vcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.189ns (56.847%)  route 0.143ns (43.153%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.905ns
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.569    -0.662    mmap_i/display/videogen/inst/vclock
    SLICE_X65Y72         FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.521 r  mmap_i/display/videogen/inst/vcount_reg[1]/Q
                         net (fo=74, routed)          0.143    -0.378    mmap_i/display/videogen/inst/vcount[1]
    SLICE_X64Y72         LUT5 (Prop_lut5_I1_O)        0.048    -0.330 r  mmap_i/display/videogen/inst/vcount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.330    mmap_i/display/videogen/inst/p_0_in[4]
    SLICE_X64Y72         FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.835    -0.905    mmap_i/display/videogen/inst/vclock
    SLICE_X64Y72         FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[4]/C
                         clock pessimism              0.255    -0.649    
    SLICE_X64Y72         FDRE (Hold_fdre_C_D)         0.107    -0.542    mmap_i/display/videogen/inst/vcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.246%)  route 0.133ns (41.754%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.708    -0.523    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X111Y127       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y127       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[0]/Q
                         net (fo=14, routed)          0.133    -0.249    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg_n_0_[0]
    SLICE_X110Y127       LUT3 (Prop_lut3_I0_O)        0.045    -0.204 r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/p_0_in9_in
    SLICE_X110Y127       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.981    -0.759    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X110Y127       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[2]/C
                         clock pessimism              0.249    -0.510    
    SLICE_X110Y127       FDRE (Hold_fdre_C_D)         0.091    -0.419    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.215    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mmap_clk_wiz_0
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         9.259       6.367      RAMB36_X4Y13     mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         9.259       6.367      RAMB36_X5Y14     mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         9.259       6.367      RAMB36_X2Y14     mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         9.259       6.367      RAMB36_X4Y10     mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         9.259       6.367      RAMB36_X2Y16     mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         9.259       6.367      RAMB36_X2Y15     mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         9.259       6.367      RAMB36_X4Y11     mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         9.259       6.367      RAMB36_X2Y17     mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         9.259       6.367      RAMB36_X3Y6      mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         9.259       6.367      RAMB36_X4Y20     mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       9.259       90.741     MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y2  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         4.630       2.630      MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         4.630       2.630      MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X92Y72     mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_280_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X92Y72     mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_280_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X46Y82     mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_193_cooolDelFlop/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.630       4.130      SLICE_X112Y2     mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.630       4.130      SLICE_X112Y2     mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X113Y3     mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X113Y3     mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X113Y3     mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         4.630       2.630      MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         4.630       2.630      MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X91Y61     mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X90Y61     mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X90Y61     mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X90Y61     mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X90Y61     mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X90Y61     mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X90Y61     mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X53Y54     mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_286_cooolDelFlop/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.010ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       9.259       90.741     MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO
  To Clock:  PixelClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.104ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y0    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         9.259       7.592      OLOGIC_X1Y128    mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         9.259       7.592      OLOGIC_X1Y127    mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         9.259       7.592      OLOGIC_X1Y126    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         9.259       7.592      OLOGIC_X1Y125    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         9.259       7.592      OLOGIC_X1Y130    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         9.259       7.592      OLOGIC_X1Y129    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         9.259       7.592      OLOGIC_X1Y122    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         9.259       7.592      OLOGIC_X1Y121    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO
  To Clock:  SerialClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            1  Failing Endpoint ,  Worst Slack       -0.303ns,  Total Violation       -0.303ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO
Waveform(ns):       { 0.000 0.926 }
Period(ns):         1.852
Sources:            { mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         1.852       -0.303     BUFGCTRL_X0Y1    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.852       0.185      OLOGIC_X1Y128    mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.852       0.185      OLOGIC_X1Y127    mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.852       0.185      OLOGIC_X1Y126    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.852       0.185      OLOGIC_X1Y125    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.852       0.185      OLOGIC_X1Y130    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.852       0.185      OLOGIC_X1Y129    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.852       0.185      OLOGIC_X1Y122    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.852       0.185      OLOGIC_X1Y121    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         1.852       0.603      MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       1.852       211.508    MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mmap_clk_wiz_0
  To Clock:  clkfbout_mmap_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mmap_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y18   mmap_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmap_clk_wiz_0_1
  To Clock:  clk_fpga_0

Setup :           13  Failing Endpoints,  Worst Slack       -5.129ns,  Total Violation      -48.242ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.687ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.129ns  (required time - arrival time)
  Source:                 mmap_i/display/vidsel/inst/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/graphics_pipeline/gslice_0/inst/g/state_m_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_fpga_0 rise@130.000ns - clk_out1_mmap_clk_wiz_0_1 rise@129.630ns)
  Data Path Delay:        8.882ns  (logic 0.642ns (7.228%)  route 8.240ns (92.772%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.721ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.707ns = ( 132.707 - 130.000 ) 
    Source Clock Delay      (SCD):    -1.014ns = ( 128.615 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.419ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                    129.630   129.630 r  
    H16                                               0.000   129.630 r  sysclk (IN)
                         net (fo=0)                   0.000   129.630    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   131.080 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   132.365    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   124.606 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   126.812    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   126.913 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.702   128.615    mmap_i/display/vidsel/inst/vclock
    SLICE_X62Y80         FDRE                                         r  mmap_i/display/vidsel/inst/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.518   129.133 r  mmap_i/display/vidsel/inst/vsync_out_reg/Q
                         net (fo=5, routed)           8.240   137.374    mmap_i/graphics_pipeline/gslice_0/inst/g/pixel_vsync
    SLICE_X62Y78         LUT5 (Prop_lut5_I0_O)        0.124   137.498 r  mmap_i/graphics_pipeline/gslice_0/inst/g/state_m[1]_i_1/O
                         net (fo=1, routed)           0.000   137.498    mmap_i/graphics_pipeline/gslice_0/inst/g/state_m[1]_i_1_n_0
    SLICE_X62Y78         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/state_m_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    130.000   130.000 r  
    PS7_X0Y0             PS7                          0.000   130.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   131.088    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   131.179 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        1.528   132.707    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_aclk
    SLICE_X62Y78         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/state_m_reg[1]/C
                         clock pessimism              0.000   132.707    
                         clock uncertainty           -0.419   132.287    
    SLICE_X62Y78         FDRE (Setup_fdre_C_D)        0.081   132.368    mmap_i/graphics_pipeline/gslice_0/inst/g/state_m_reg[1]
  -------------------------------------------------------------------
                         required time                        132.368    
                         arrival time                        -137.498    
  -------------------------------------------------------------------
                         slack                                 -5.129    

Slack (VIOLATED) :        -5.039ns  (required time - arrival time)
  Source:                 mmap_i/display/vidsel/inst/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/graphics_pipeline/gslice_0/inst/g/state_m_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_fpga_0 rise@130.000ns - clk_out1_mmap_clk_wiz_0_1 rise@129.630ns)
  Data Path Delay:        8.788ns  (logic 0.642ns (7.306%)  route 8.146ns (92.694%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.721ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.707ns = ( 132.707 - 130.000 ) 
    Source Clock Delay      (SCD):    -1.014ns = ( 128.615 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.419ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                    129.630   129.630 r  
    H16                                               0.000   129.630 r  sysclk (IN)
                         net (fo=0)                   0.000   129.630    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   131.080 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   132.365    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   124.606 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   126.812    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   126.913 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.702   128.615    mmap_i/display/vidsel/inst/vclock
    SLICE_X62Y80         FDRE                                         r  mmap_i/display/vidsel/inst/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.518   129.133 r  mmap_i/display/vidsel/inst/vsync_out_reg/Q
                         net (fo=5, routed)           8.146   137.279    mmap_i/graphics_pipeline/gslice_0/inst/g/pixel_vsync
    SLICE_X62Y78         LUT5 (Prop_lut5_I0_O)        0.124   137.403 r  mmap_i/graphics_pipeline/gslice_0/inst/g/state_m[0]_i_1/O
                         net (fo=1, routed)           0.000   137.403    mmap_i/graphics_pipeline/gslice_0/inst/g/state_m[0]_i_1_n_0
    SLICE_X62Y78         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/state_m_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    130.000   130.000 r  
    PS7_X0Y0             PS7                          0.000   130.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   131.088    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   131.179 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        1.528   132.707    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_aclk
    SLICE_X62Y78         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/state_m_reg[0]/C
                         clock pessimism              0.000   132.707    
                         clock uncertainty           -0.419   132.287    
    SLICE_X62Y78         FDRE (Setup_fdre_C_D)        0.077   132.364    mmap_i/graphics_pipeline/gslice_0/inst/g/state_m_reg[0]
  -------------------------------------------------------------------
                         required time                        132.364    
                         arrival time                        -137.403    
  -------------------------------------------------------------------
                         slack                                 -5.039    

Slack (VIOLATED) :        -3.650ns  (required time - arrival time)
  Source:                 mmap_i/display/vidsel/inst/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_fpga_0 rise@130.000ns - clk_out1_mmap_clk_wiz_0_1 rise@129.630ns)
  Data Path Delay:        7.310ns  (logic 0.642ns (8.782%)  route 6.668ns (91.218%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.741ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 132.727 - 130.000 ) 
    Source Clock Delay      (SCD):    -1.014ns = ( 128.615 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.419ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                    129.630   129.630 r  
    H16                                               0.000   129.630 r  sysclk (IN)
                         net (fo=0)                   0.000   129.630    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   131.080 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   132.365    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   124.606 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   126.812    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   126.913 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.702   128.615    mmap_i/display/vidsel/inst/vclock
    SLICE_X62Y80         FDRE                                         r  mmap_i/display/vidsel/inst/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.518   129.133 r  mmap_i/display/vidsel/inst/vsync_out_reg/Q
                         net (fo=5, routed)           4.613   133.746    mmap_i/graphics_pipeline/gslice_0/inst/g/pixel_vsync
    SLICE_X64Y79         LUT4 (Prop_lut4_I0_O)        0.124   133.870 r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_i_1/O
                         net (fo=11, routed)          2.056   135.926    mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_i_1_n_0
    SLICE_X54Y34         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    130.000   130.000 r  
    PS7_X0Y0             PS7                          0.000   130.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   131.088    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   131.179 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        1.547   132.727    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_aclk
    SLICE_X54Y34         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_4/C
                         clock pessimism              0.000   132.727    
                         clock uncertainty           -0.419   132.307    
    SLICE_X54Y34         FDRE (Setup_fdre_C_D)       -0.031   132.276    mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_4
  -------------------------------------------------------------------
                         required time                        132.276    
                         arrival time                        -135.926    
  -------------------------------------------------------------------
                         slack                                 -3.650    

Slack (VIOLATED) :        -3.610ns  (required time - arrival time)
  Source:                 mmap_i/display/vidsel/inst/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_fpga_0 rise@130.000ns - clk_out1_mmap_clk_wiz_0_1 rise@129.630ns)
  Data Path Delay:        7.148ns  (logic 0.642ns (8.982%)  route 6.506ns (91.018%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.654ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.640ns = ( 132.640 - 130.000 ) 
    Source Clock Delay      (SCD):    -1.014ns = ( 128.615 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.419ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                    129.630   129.630 r  
    H16                                               0.000   129.630 r  sysclk (IN)
                         net (fo=0)                   0.000   129.630    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   131.080 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   132.365    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   124.606 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   126.812    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   126.913 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.702   128.615    mmap_i/display/vidsel/inst/vclock
    SLICE_X62Y80         FDRE                                         r  mmap_i/display/vidsel/inst/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.518   129.133 r  mmap_i/display/vidsel/inst/vsync_out_reg/Q
                         net (fo=5, routed)           4.613   133.746    mmap_i/graphics_pipeline/gslice_0/inst/g/pixel_vsync
    SLICE_X64Y79         LUT4 (Prop_lut4_I0_O)        0.124   133.870 r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_i_1/O
                         net (fo=11, routed)          1.893   135.763    mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_i_1_n_0
    SLICE_X53Y63         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    130.000   130.000 r  
    PS7_X0Y0             PS7                          0.000   130.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   131.088    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   131.179 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        1.461   132.640    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_aclk
    SLICE_X53Y63         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_1/C
                         clock pessimism              0.000   132.640    
                         clock uncertainty           -0.419   132.220    
    SLICE_X53Y63         FDRE (Setup_fdre_C_D)       -0.067   132.153    mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_1
  -------------------------------------------------------------------
                         required time                        132.153    
                         arrival time                        -135.763    
  -------------------------------------------------------------------
                         slack                                 -3.610    

Slack (VIOLATED) :        -3.582ns  (required time - arrival time)
  Source:                 mmap_i/display/vidsel/inst/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_fpga_0 rise@130.000ns - clk_out1_mmap_clk_wiz_0_1 rise@129.630ns)
  Data Path Delay:        7.206ns  (logic 0.642ns (8.909%)  route 6.564ns (91.091%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.740ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 132.726 - 130.000 ) 
    Source Clock Delay      (SCD):    -1.014ns = ( 128.615 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.419ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                    129.630   129.630 r  
    H16                                               0.000   129.630 r  sysclk (IN)
                         net (fo=0)                   0.000   129.630    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   131.080 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   132.365    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   124.606 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   126.812    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   126.913 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.702   128.615    mmap_i/display/vidsel/inst/vclock
    SLICE_X62Y80         FDRE                                         r  mmap_i/display/vidsel/inst/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.518   129.133 r  mmap_i/display/vidsel/inst/vsync_out_reg/Q
                         net (fo=5, routed)           4.613   133.746    mmap_i/graphics_pipeline/gslice_0/inst/g/pixel_vsync
    SLICE_X64Y79         LUT4 (Prop_lut4_I0_O)        0.124   133.870 r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_i_1/O
                         net (fo=11, routed)          1.952   135.822    mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_i_1_n_0
    SLICE_X89Y50         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    130.000   130.000 r  
    PS7_X0Y0             PS7                          0.000   130.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   131.088    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   131.179 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        1.547   132.726    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_aclk
    SLICE_X89Y50         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica/C
                         clock pessimism              0.000   132.726    
                         clock uncertainty           -0.419   132.306    
    SLICE_X89Y50         FDRE (Setup_fdre_C_D)       -0.067   132.239    mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica
  -------------------------------------------------------------------
                         required time                        132.239    
                         arrival time                        -135.822    
  -------------------------------------------------------------------
                         slack                                 -3.582    

Slack (VIOLATED) :        -3.526ns  (required time - arrival time)
  Source:                 mmap_i/display/vidsel/inst/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_6/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_fpga_0 rise@130.000ns - clk_out1_mmap_clk_wiz_0_1 rise@129.630ns)
  Data Path Delay:        7.345ns  (logic 0.642ns (8.741%)  route 6.703ns (91.259%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.884ns = ( 132.884 - 130.000 ) 
    Source Clock Delay      (SCD):    -1.014ns = ( 128.615 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.419ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                    129.630   129.630 r  
    H16                                               0.000   129.630 r  sysclk (IN)
                         net (fo=0)                   0.000   129.630    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   131.080 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   132.365    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   124.606 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   126.812    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   126.913 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.702   128.615    mmap_i/display/vidsel/inst/vclock
    SLICE_X62Y80         FDRE                                         r  mmap_i/display/vidsel/inst/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.518   129.133 r  mmap_i/display/vidsel/inst/vsync_out_reg/Q
                         net (fo=5, routed)           4.613   133.746    mmap_i/graphics_pipeline/gslice_0/inst/g/pixel_vsync
    SLICE_X64Y79         LUT4 (Prop_lut4_I0_O)        0.124   133.870 r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_i_1/O
                         net (fo=11, routed)          2.090   135.960    mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_i_1_n_0
    SLICE_X54Y113        FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    130.000   130.000 r  
    PS7_X0Y0             PS7                          0.000   130.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   131.088    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   131.179 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        1.705   132.884    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_aclk
    SLICE_X54Y113        FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_6/C
                         clock pessimism              0.000   132.884    
                         clock uncertainty           -0.419   132.465    
    SLICE_X54Y113        FDRE (Setup_fdre_C_D)       -0.031   132.434    mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_6
  -------------------------------------------------------------------
                         required time                        132.434    
                         arrival time                        -135.960    
  -------------------------------------------------------------------
                         slack                                 -3.526    

Slack (VIOLATED) :        -3.520ns  (required time - arrival time)
  Source:                 mmap_i/display/vidsel/inst/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_fpga_0 rise@130.000ns - clk_out1_mmap_clk_wiz_0_1 rise@129.630ns)
  Data Path Delay:        7.203ns  (logic 0.642ns (8.912%)  route 6.561ns (91.088%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.785ns = ( 132.785 - 130.000 ) 
    Source Clock Delay      (SCD):    -1.014ns = ( 128.615 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.419ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                    129.630   129.630 r  
    H16                                               0.000   129.630 r  sysclk (IN)
                         net (fo=0)                   0.000   129.630    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   131.080 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   132.365    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   124.606 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   126.812    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   126.913 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.702   128.615    mmap_i/display/vidsel/inst/vclock
    SLICE_X62Y80         FDRE                                         r  mmap_i/display/vidsel/inst/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.518   129.133 r  mmap_i/display/vidsel/inst/vsync_out_reg/Q
                         net (fo=5, routed)           4.613   133.746    mmap_i/graphics_pipeline/gslice_0/inst/g/pixel_vsync
    SLICE_X64Y79         LUT4 (Prop_lut4_I0_O)        0.124   133.870 r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_i_1/O
                         net (fo=11, routed)          1.949   135.819    mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_i_1_n_0
    SLICE_X91Y97         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    130.000   130.000 r  
    PS7_X0Y0             PS7                          0.000   130.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   131.088    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   131.179 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        1.606   132.785    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_aclk
    SLICE_X91Y97         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_3/C
                         clock pessimism              0.000   132.785    
                         clock uncertainty           -0.419   132.365    
    SLICE_X91Y97         FDRE (Setup_fdre_C_D)       -0.067   132.298    mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_3
  -------------------------------------------------------------------
                         required time                        132.298    
                         arrival time                        -135.819    
  -------------------------------------------------------------------
                         slack                                 -3.520    

Slack (VIOLATED) :        -3.464ns  (required time - arrival time)
  Source:                 mmap_i/display/vidsel/inst/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_7/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_fpga_0 rise@130.000ns - clk_out1_mmap_clk_wiz_0_1 rise@129.630ns)
  Data Path Delay:        7.006ns  (logic 0.642ns (9.163%)  route 6.364ns (90.837%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 132.644 - 130.000 ) 
    Source Clock Delay      (SCD):    -1.014ns = ( 128.615 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.419ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                    129.630   129.630 r  
    H16                                               0.000   129.630 r  sysclk (IN)
                         net (fo=0)                   0.000   129.630    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   131.080 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   132.365    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   124.606 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   126.812    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   126.913 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.702   128.615    mmap_i/display/vidsel/inst/vclock
    SLICE_X62Y80         FDRE                                         r  mmap_i/display/vidsel/inst/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.518   129.133 r  mmap_i/display/vidsel/inst/vsync_out_reg/Q
                         net (fo=5, routed)           4.613   133.746    mmap_i/graphics_pipeline/gslice_0/inst/g/pixel_vsync
    SLICE_X64Y79         LUT4 (Prop_lut4_I0_O)        0.124   133.870 r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_i_1/O
                         net (fo=11, routed)          1.752   135.622    mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_i_1_n_0
    SLICE_X33Y72         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    130.000   130.000 r  
    PS7_X0Y0             PS7                          0.000   130.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   131.088    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   131.179 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        1.465   132.644    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_aclk
    SLICE_X33Y72         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_7/C
                         clock pessimism              0.000   132.644    
                         clock uncertainty           -0.419   132.224    
    SLICE_X33Y72         FDRE (Setup_fdre_C_D)       -0.067   132.157    mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_7
  -------------------------------------------------------------------
                         required time                        132.157    
                         arrival time                        -135.622    
  -------------------------------------------------------------------
                         slack                                 -3.464    

Slack (VIOLATED) :        -3.420ns  (required time - arrival time)
  Source:                 mmap_i/display/vidsel/inst/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_fpga_0 rise@130.000ns - clk_out1_mmap_clk_wiz_0_1 rise@129.630ns)
  Data Path Delay:        7.007ns  (logic 0.642ns (9.162%)  route 6.365ns (90.838%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.667ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 132.653 - 130.000 ) 
    Source Clock Delay      (SCD):    -1.014ns = ( 128.615 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.419ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                    129.630   129.630 r  
    H16                                               0.000   129.630 r  sysclk (IN)
                         net (fo=0)                   0.000   129.630    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   131.080 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   132.365    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   124.606 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   126.812    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   126.913 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.702   128.615    mmap_i/display/vidsel/inst/vclock
    SLICE_X62Y80         FDRE                                         r  mmap_i/display/vidsel/inst/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.518   129.133 r  mmap_i/display/vidsel/inst/vsync_out_reg/Q
                         net (fo=5, routed)           4.613   133.746    mmap_i/graphics_pipeline/gslice_0/inst/g/pixel_vsync
    SLICE_X64Y79         LUT4 (Prop_lut4_I0_O)        0.124   133.870 r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_i_1/O
                         net (fo=11, routed)          1.753   135.623    mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_i_1_n_0
    SLICE_X32Y86         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    130.000   130.000 r  
    PS7_X0Y0             PS7                          0.000   130.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   131.088    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   131.179 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        1.474   132.653    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_aclk
    SLICE_X32Y86         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_5/C
                         clock pessimism              0.000   132.653    
                         clock uncertainty           -0.419   132.233    
    SLICE_X32Y86         FDRE (Setup_fdre_C_D)       -0.031   132.202    mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_5
  -------------------------------------------------------------------
                         required time                        132.202    
                         arrival time                        -135.623    
  -------------------------------------------------------------------
                         slack                                 -3.420    

Slack (VIOLATED) :        -3.376ns  (required time - arrival time)
  Source:                 mmap_i/display/vidsel/inst/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_fpga_0 rise@130.000ns - clk_out1_mmap_clk_wiz_0_1 rise@129.630ns)
  Data Path Delay:        7.069ns  (logic 0.642ns (9.082%)  route 6.427ns (90.918%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.773ns = ( 132.773 - 130.000 ) 
    Source Clock Delay      (SCD):    -1.014ns = ( 128.615 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.419ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                    129.630   129.630 r  
    H16                                               0.000   129.630 r  sysclk (IN)
                         net (fo=0)                   0.000   129.630    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   131.080 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   132.365    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   124.606 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   126.812    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   126.913 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.702   128.615    mmap_i/display/vidsel/inst/vclock
    SLICE_X62Y80         FDRE                                         r  mmap_i/display/vidsel/inst/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.518   129.133 r  mmap_i/display/vidsel/inst/vsync_out_reg/Q
                         net (fo=5, routed)           4.613   133.746    mmap_i/graphics_pipeline/gslice_0/inst/g/pixel_vsync
    SLICE_X64Y79         LUT4 (Prop_lut4_I0_O)        0.124   133.870 r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_i_1/O
                         net (fo=11, routed)          1.814   135.684    mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_i_1_n_0
    SLICE_X92Y71         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    130.000   130.000 r  
    PS7_X0Y0             PS7                          0.000   130.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   131.088    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   131.179 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        1.594   132.773    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_aclk
    SLICE_X92Y71         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_2/C
                         clock pessimism              0.000   132.773    
                         clock uncertainty           -0.419   132.353    
    SLICE_X92Y71         FDRE (Setup_fdre_C_D)       -0.045   132.308    mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_2
  -------------------------------------------------------------------
                         required time                        132.308    
                         arrival time                        -135.684    
  -------------------------------------------------------------------
                         slack                                 -3.376    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.687ns  (arrival time - required time)
  Source:                 mmap_i/display/vidsel/inst/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.928ns  (logic 0.518ns (8.738%)  route 5.410ns (91.262%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.629ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.989ns
    Source Clock Delay      (SCD):    -1.640ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.419ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.529    -1.640    mmap_i/display/vidsel/inst/vclock
    SLICE_X62Y80         FDRE                                         r  mmap_i/display/vidsel/inst/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.418    -1.222 r  mmap_i/display/vidsel/inst/vsync_out_reg/Q
                         net (fo=5, routed)           4.020     2.798    mmap_i/graphics_pipeline/gslice_0/inst/g/pixel_vsync
    SLICE_X64Y79         LUT4 (Prop_lut4_I0_O)        0.100     2.898 r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_i_1/O
                         net (fo=11, routed)          1.390     4.288    mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_i_1_n_0
    SLICE_X65Y75         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        1.695     2.989    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_aclk
    SLICE_X65Y75         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg/C
                         clock pessimism              0.000     2.989    
                         clock uncertainty            0.419     3.408    
    SLICE_X65Y75         FDRE (Hold_fdre_C_D)         0.192     3.600    mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg
  -------------------------------------------------------------------
                         required time                         -3.600    
                         arrival time                           4.288    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.761ns  (arrival time - required time)
  Source:                 mmap_i/display/vidsel/inst/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.116ns  (logic 0.518ns (8.470%)  route 5.598ns (91.530%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.063ns
    Source Clock Delay      (SCD):    -1.640ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.419ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.529    -1.640    mmap_i/display/vidsel/inst/vclock
    SLICE_X62Y80         FDRE                                         r  mmap_i/display/vidsel/inst/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.418    -1.222 r  mmap_i/display/vidsel/inst/vsync_out_reg/Q
                         net (fo=5, routed)           4.020     2.798    mmap_i/graphics_pipeline/gslice_0/inst/g/pixel_vsync
    SLICE_X64Y79         LUT4 (Prop_lut4_I0_O)        0.100     2.898 r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_i_1/O
                         net (fo=11, routed)          1.578     4.476    mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_i_1_n_0
    SLICE_X92Y71         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        1.769     3.063    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_aclk
    SLICE_X92Y71         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_2/C
                         clock pessimism              0.000     3.063    
                         clock uncertainty            0.419     3.482    
    SLICE_X92Y71         FDRE (Hold_fdre_C_D)         0.232     3.714    mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_2
  -------------------------------------------------------------------
                         required time                         -3.714    
                         arrival time                           4.476    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.779ns  (arrival time - required time)
  Source:                 mmap_i/display/vidsel/inst/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_8/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.027ns  (logic 0.518ns (8.595%)  route 5.509ns (91.405%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.996ns
    Source Clock Delay      (SCD):    -1.640ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.419ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.529    -1.640    mmap_i/display/vidsel/inst/vclock
    SLICE_X62Y80         FDRE                                         r  mmap_i/display/vidsel/inst/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.418    -1.222 r  mmap_i/display/vidsel/inst/vsync_out_reg/Q
                         net (fo=5, routed)           4.020     2.798    mmap_i/graphics_pipeline/gslice_0/inst/g/pixel_vsync
    SLICE_X64Y79         LUT4 (Prop_lut4_I0_O)        0.100     2.898 r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_i_1/O
                         net (fo=11, routed)          1.489     4.386    mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_i_1_n_0
    SLICE_X65Y79         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        1.702     2.996    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_aclk
    SLICE_X65Y79         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_8/C
                         clock pessimism              0.000     2.996    
                         clock uncertainty            0.419     3.415    
    SLICE_X65Y79         FDRE (Hold_fdre_C_D)         0.192     3.607    mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_8
  -------------------------------------------------------------------
                         required time                         -3.607    
                         arrival time                           4.386    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.791ns  (arrival time - required time)
  Source:                 mmap_i/display/vidsel/inst/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_9/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.027ns  (logic 0.518ns (8.595%)  route 5.509ns (91.405%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.996ns
    Source Clock Delay      (SCD):    -1.640ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.419ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.529    -1.640    mmap_i/display/vidsel/inst/vclock
    SLICE_X62Y80         FDRE                                         r  mmap_i/display/vidsel/inst/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.418    -1.222 r  mmap_i/display/vidsel/inst/vsync_out_reg/Q
                         net (fo=5, routed)           4.020     2.798    mmap_i/graphics_pipeline/gslice_0/inst/g/pixel_vsync
    SLICE_X64Y79         LUT4 (Prop_lut4_I0_O)        0.100     2.898 r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_i_1/O
                         net (fo=11, routed)          1.489     4.386    mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_i_1_n_0
    SLICE_X65Y79         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        1.702     2.996    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_aclk
    SLICE_X65Y79         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_9/C
                         clock pessimism              0.000     2.996    
                         clock uncertainty            0.419     3.415    
    SLICE_X65Y79         FDRE (Hold_fdre_C_D)         0.180     3.595    mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_9
  -------------------------------------------------------------------
                         required time                         -3.595    
                         arrival time                           4.386    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.804ns  (arrival time - required time)
  Source:                 mmap_i/display/vidsel/inst/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.047ns  (logic 0.518ns (8.566%)  route 5.529ns (91.434%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.581ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.941ns
    Source Clock Delay      (SCD):    -1.640ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.419ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.529    -1.640    mmap_i/display/vidsel/inst/vclock
    SLICE_X62Y80         FDRE                                         r  mmap_i/display/vidsel/inst/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.418    -1.222 r  mmap_i/display/vidsel/inst/vsync_out_reg/Q
                         net (fo=5, routed)           4.020     2.798    mmap_i/graphics_pipeline/gslice_0/inst/g/pixel_vsync
    SLICE_X64Y79         LUT4 (Prop_lut4_I0_O)        0.100     2.898 r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_i_1/O
                         net (fo=11, routed)          1.510     4.407    mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_i_1_n_0
    SLICE_X32Y86         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        1.647     2.941    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_aclk
    SLICE_X32Y86         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_5/C
                         clock pessimism              0.000     2.941    
                         clock uncertainty            0.419     3.360    
    SLICE_X32Y86         FDRE (Hold_fdre_C_D)         0.243     3.603    mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_5
  -------------------------------------------------------------------
                         required time                         -3.603    
                         arrival time                           4.407    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.828ns  (arrival time - required time)
  Source:                 mmap_i/display/vidsel/inst/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_6/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.323ns  (logic 0.518ns (8.193%)  route 5.805ns (91.807%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.192ns
    Source Clock Delay      (SCD):    -1.640ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.419ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.529    -1.640    mmap_i/display/vidsel/inst/vclock
    SLICE_X62Y80         FDRE                                         r  mmap_i/display/vidsel/inst/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.418    -1.222 r  mmap_i/display/vidsel/inst/vsync_out_reg/Q
                         net (fo=5, routed)           4.020     2.798    mmap_i/graphics_pipeline/gslice_0/inst/g/pixel_vsync
    SLICE_X64Y79         LUT4 (Prop_lut4_I0_O)        0.100     2.898 r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_i_1/O
                         net (fo=11, routed)          1.785     4.683    mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_i_1_n_0
    SLICE_X54Y113        FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        1.898     3.192    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_aclk
    SLICE_X54Y113        FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_6/C
                         clock pessimism              0.000     3.192    
                         clock uncertainty            0.419     3.611    
    SLICE_X54Y113        FDRE (Hold_fdre_C_D)         0.243     3.854    mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_6
  -------------------------------------------------------------------
                         required time                         -3.854    
                         arrival time                           4.683    
  -------------------------------------------------------------------
                         slack                                  0.828    

Slack (MET) :             0.860ns  (arrival time - required time)
  Source:                 mmap_i/display/vidsel/inst/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/graphics_pipeline/gslice_0/inst/g/state_m_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.247ns  (logic 0.718ns (11.493%)  route 5.529ns (88.507%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        4.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.994ns
    Source Clock Delay      (SCD):    -1.640ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.419ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.529    -1.640    mmap_i/display/vidsel/inst/vclock
    SLICE_X62Y80         FDRE                                         r  mmap_i/display/vidsel/inst/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.418    -1.222 f  mmap_i/display/vidsel/inst/vsync_out_reg/Q
                         net (fo=5, routed)           3.025     1.803    mmap_i/graphics_pipeline/gslice_0/inst/g/pixel_vsync
    SLICE_X62Y79         LUT5 (Prop_lut5_I0_O)        0.100     1.903 r  mmap_i/graphics_pipeline/gslice_0/inst/g/state_m[1]_i_3/O
                         net (fo=1, routed)           1.127     3.029    mmap_i/graphics_pipeline/gslice_0/inst/g/state_m[1]_i_3_n_0
    SLICE_X62Y79         LUT5 (Prop_lut5_I0_O)        0.100     3.129 r  mmap_i/graphics_pipeline/gslice_0/inst/g/state_m[1]_i_2/O
                         net (fo=2, routed)           1.378     4.507    mmap_i/graphics_pipeline/gslice_0/inst/g/state_m[1]_i_2_n_0
    SLICE_X62Y78         LUT5 (Prop_lut5_I3_O)        0.100     4.607 r  mmap_i/graphics_pipeline/gslice_0/inst/g/state_m[1]_i_1/O
                         net (fo=1, routed)           0.000     4.607    mmap_i/graphics_pipeline/gslice_0/inst/g/state_m[1]_i_1_n_0
    SLICE_X62Y78         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/state_m_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        1.700     2.994    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_aclk
    SLICE_X62Y78         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/state_m_reg[1]/C
                         clock pessimism              0.000     2.994    
                         clock uncertainty            0.419     3.413    
    SLICE_X62Y78         FDRE (Hold_fdre_C_D)         0.333     3.746    mmap_i/graphics_pipeline/gslice_0/inst/g/state_m_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.746    
                         arrival time                           4.607    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.869ns  (arrival time - required time)
  Source:                 mmap_i/display/vidsel/inst/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_7/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.049ns  (logic 0.518ns (8.563%)  route 5.531ns (91.437%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.569ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.929ns
    Source Clock Delay      (SCD):    -1.640ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.419ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.529    -1.640    mmap_i/display/vidsel/inst/vclock
    SLICE_X62Y80         FDRE                                         r  mmap_i/display/vidsel/inst/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.418    -1.222 r  mmap_i/display/vidsel/inst/vsync_out_reg/Q
                         net (fo=5, routed)           4.020     2.798    mmap_i/graphics_pipeline/gslice_0/inst/g/pixel_vsync
    SLICE_X64Y79         LUT4 (Prop_lut4_I0_O)        0.100     2.898 r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_i_1/O
                         net (fo=11, routed)          1.512     4.409    mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_i_1_n_0
    SLICE_X33Y72         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        1.635     2.929    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_aclk
    SLICE_X33Y72         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_7/C
                         clock pessimism              0.000     2.929    
                         clock uncertainty            0.419     3.348    
    SLICE_X33Y72         FDRE (Hold_fdre_C_D)         0.192     3.540    mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_7
  -------------------------------------------------------------------
                         required time                         -3.540    
                         arrival time                           4.409    
  -------------------------------------------------------------------
                         slack                                  0.869    

Slack (MET) :             0.871ns  (arrival time - required time)
  Source:                 mmap_i/display/vidsel/inst/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/graphics_pipeline/gslice_0/inst/g/state_m_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.255ns  (logic 0.718ns (11.479%)  route 5.537ns (88.521%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        4.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.994ns
    Source Clock Delay      (SCD):    -1.640ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.419ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.529    -1.640    mmap_i/display/vidsel/inst/vclock
    SLICE_X62Y80         FDRE                                         r  mmap_i/display/vidsel/inst/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.418    -1.222 f  mmap_i/display/vidsel/inst/vsync_out_reg/Q
                         net (fo=5, routed)           3.025     1.803    mmap_i/graphics_pipeline/gslice_0/inst/g/pixel_vsync
    SLICE_X62Y79         LUT5 (Prop_lut5_I0_O)        0.100     1.903 r  mmap_i/graphics_pipeline/gslice_0/inst/g/state_m[1]_i_3/O
                         net (fo=1, routed)           1.127     3.029    mmap_i/graphics_pipeline/gslice_0/inst/g/state_m[1]_i_3_n_0
    SLICE_X62Y79         LUT5 (Prop_lut5_I0_O)        0.100     3.129 r  mmap_i/graphics_pipeline/gslice_0/inst/g/state_m[1]_i_2/O
                         net (fo=2, routed)           1.386     4.515    mmap_i/graphics_pipeline/gslice_0/inst/g/state_m[1]_i_2_n_0
    SLICE_X62Y78         LUT5 (Prop_lut5_I3_O)        0.100     4.615 r  mmap_i/graphics_pipeline/gslice_0/inst/g/state_m[0]_i_1/O
                         net (fo=1, routed)           0.000     4.615    mmap_i/graphics_pipeline/gslice_0/inst/g/state_m[0]_i_1_n_0
    SLICE_X62Y78         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/state_m_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        1.700     2.994    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_aclk
    SLICE_X62Y78         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/state_m_reg[0]/C
                         clock pessimism              0.000     2.994    
                         clock uncertainty            0.419     3.413    
    SLICE_X62Y78         FDRE (Hold_fdre_C_D)         0.330     3.743    mmap_i/graphics_pipeline/gslice_0/inst/g/state_m_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.743    
                         arrival time                           4.615    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.898ns  (arrival time - required time)
  Source:                 mmap_i/display/vidsel/inst/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.225ns  (logic 0.518ns (8.321%)  route 5.707ns (91.679%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.076ns
    Source Clock Delay      (SCD):    -1.640ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.419ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.529    -1.640    mmap_i/display/vidsel/inst/vclock
    SLICE_X62Y80         FDRE                                         r  mmap_i/display/vidsel/inst/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.418    -1.222 r  mmap_i/display/vidsel/inst/vsync_out_reg/Q
                         net (fo=5, routed)           4.020     2.798    mmap_i/graphics_pipeline/gslice_0/inst/g/pixel_vsync
    SLICE_X64Y79         LUT4 (Prop_lut4_I0_O)        0.100     2.898 r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_i_1/O
                         net (fo=11, routed)          1.688     4.585    mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_i_1_n_0
    SLICE_X91Y97         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        1.782     3.076    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_aclk
    SLICE_X91Y97         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_3/C
                         clock pessimism              0.000     3.076    
                         clock uncertainty            0.419     3.495    
    SLICE_X91Y97         FDRE (Hold_fdre_C_D)         0.192     3.687    mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_3
  -------------------------------------------------------------------
                         required time                         -3.687    
                         arrival time                           4.585    
  -------------------------------------------------------------------
                         slack                                  0.898    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmap_clk_wiz_0
  To Clock:  clk_fpga_0

Setup :           13  Failing Endpoints,  Worst Slack       -5.130ns,  Total Violation      -48.253ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.687ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.130ns  (required time - arrival time)
  Source:                 mmap_i/display/vidsel/inst/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/graphics_pipeline/gslice_0/inst/g/state_m_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_fpga_0 rise@130.000ns - clk_out1_mmap_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        8.882ns  (logic 0.642ns (7.228%)  route 8.240ns (92.772%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.721ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.707ns = ( 132.707 - 130.000 ) 
    Source Clock Delay      (SCD):    -1.014ns = ( 128.615 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    H16                                               0.000   129.630 r  sysclk (IN)
                         net (fo=0)                   0.000   129.630    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   131.080 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   132.365    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   124.606 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   126.812    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   126.913 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.702   128.615    mmap_i/display/vidsel/inst/vclock
    SLICE_X62Y80         FDRE                                         r  mmap_i/display/vidsel/inst/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.518   129.133 r  mmap_i/display/vidsel/inst/vsync_out_reg/Q
                         net (fo=5, routed)           8.240   137.374    mmap_i/graphics_pipeline/gslice_0/inst/g/pixel_vsync
    SLICE_X62Y78         LUT5 (Prop_lut5_I0_O)        0.124   137.498 r  mmap_i/graphics_pipeline/gslice_0/inst/g/state_m[1]_i_1/O
                         net (fo=1, routed)           0.000   137.498    mmap_i/graphics_pipeline/gslice_0/inst/g/state_m[1]_i_1_n_0
    SLICE_X62Y78         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/state_m_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    130.000   130.000 r  
    PS7_X0Y0             PS7                          0.000   130.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   131.088    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   131.179 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        1.528   132.707    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_aclk
    SLICE_X62Y78         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/state_m_reg[1]/C
                         clock pessimism              0.000   132.707    
                         clock uncertainty           -0.420   132.286    
    SLICE_X62Y78         FDRE (Setup_fdre_C_D)        0.081   132.367    mmap_i/graphics_pipeline/gslice_0/inst/g/state_m_reg[1]
  -------------------------------------------------------------------
                         required time                        132.368    
                         arrival time                        -137.498    
  -------------------------------------------------------------------
                         slack                                 -5.130    

Slack (VIOLATED) :        -5.040ns  (required time - arrival time)
  Source:                 mmap_i/display/vidsel/inst/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/graphics_pipeline/gslice_0/inst/g/state_m_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_fpga_0 rise@130.000ns - clk_out1_mmap_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        8.788ns  (logic 0.642ns (7.306%)  route 8.146ns (92.694%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.721ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.707ns = ( 132.707 - 130.000 ) 
    Source Clock Delay      (SCD):    -1.014ns = ( 128.615 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    H16                                               0.000   129.630 r  sysclk (IN)
                         net (fo=0)                   0.000   129.630    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   131.080 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   132.365    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   124.606 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   126.812    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   126.913 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.702   128.615    mmap_i/display/vidsel/inst/vclock
    SLICE_X62Y80         FDRE                                         r  mmap_i/display/vidsel/inst/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.518   129.133 r  mmap_i/display/vidsel/inst/vsync_out_reg/Q
                         net (fo=5, routed)           8.146   137.279    mmap_i/graphics_pipeline/gslice_0/inst/g/pixel_vsync
    SLICE_X62Y78         LUT5 (Prop_lut5_I0_O)        0.124   137.403 r  mmap_i/graphics_pipeline/gslice_0/inst/g/state_m[0]_i_1/O
                         net (fo=1, routed)           0.000   137.403    mmap_i/graphics_pipeline/gslice_0/inst/g/state_m[0]_i_1_n_0
    SLICE_X62Y78         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/state_m_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    130.000   130.000 r  
    PS7_X0Y0             PS7                          0.000   130.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   131.088    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   131.179 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        1.528   132.707    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_aclk
    SLICE_X62Y78         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/state_m_reg[0]/C
                         clock pessimism              0.000   132.707    
                         clock uncertainty           -0.420   132.286    
    SLICE_X62Y78         FDRE (Setup_fdre_C_D)        0.077   132.363    mmap_i/graphics_pipeline/gslice_0/inst/g/state_m_reg[0]
  -------------------------------------------------------------------
                         required time                        132.363    
                         arrival time                        -137.403    
  -------------------------------------------------------------------
                         slack                                 -5.040    

Slack (VIOLATED) :        -3.651ns  (required time - arrival time)
  Source:                 mmap_i/display/vidsel/inst/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_fpga_0 rise@130.000ns - clk_out1_mmap_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        7.310ns  (logic 0.642ns (8.782%)  route 6.668ns (91.218%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.741ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 132.727 - 130.000 ) 
    Source Clock Delay      (SCD):    -1.014ns = ( 128.615 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    H16                                               0.000   129.630 r  sysclk (IN)
                         net (fo=0)                   0.000   129.630    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   131.080 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   132.365    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   124.606 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   126.812    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   126.913 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.702   128.615    mmap_i/display/vidsel/inst/vclock
    SLICE_X62Y80         FDRE                                         r  mmap_i/display/vidsel/inst/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.518   129.133 r  mmap_i/display/vidsel/inst/vsync_out_reg/Q
                         net (fo=5, routed)           4.613   133.746    mmap_i/graphics_pipeline/gslice_0/inst/g/pixel_vsync
    SLICE_X64Y79         LUT4 (Prop_lut4_I0_O)        0.124   133.870 r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_i_1/O
                         net (fo=11, routed)          2.056   135.926    mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_i_1_n_0
    SLICE_X54Y34         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    130.000   130.000 r  
    PS7_X0Y0             PS7                          0.000   130.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   131.088    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   131.179 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        1.547   132.727    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_aclk
    SLICE_X54Y34         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_4/C
                         clock pessimism              0.000   132.727    
                         clock uncertainty           -0.420   132.306    
    SLICE_X54Y34         FDRE (Setup_fdre_C_D)       -0.031   132.275    mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_4
  -------------------------------------------------------------------
                         required time                        132.275    
                         arrival time                        -135.926    
  -------------------------------------------------------------------
                         slack                                 -3.651    

Slack (VIOLATED) :        -3.610ns  (required time - arrival time)
  Source:                 mmap_i/display/vidsel/inst/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_fpga_0 rise@130.000ns - clk_out1_mmap_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        7.148ns  (logic 0.642ns (8.982%)  route 6.506ns (91.018%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.654ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.640ns = ( 132.640 - 130.000 ) 
    Source Clock Delay      (SCD):    -1.014ns = ( 128.615 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    H16                                               0.000   129.630 r  sysclk (IN)
                         net (fo=0)                   0.000   129.630    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   131.080 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   132.365    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   124.606 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   126.812    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   126.913 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.702   128.615    mmap_i/display/vidsel/inst/vclock
    SLICE_X62Y80         FDRE                                         r  mmap_i/display/vidsel/inst/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.518   129.133 r  mmap_i/display/vidsel/inst/vsync_out_reg/Q
                         net (fo=5, routed)           4.613   133.746    mmap_i/graphics_pipeline/gslice_0/inst/g/pixel_vsync
    SLICE_X64Y79         LUT4 (Prop_lut4_I0_O)        0.124   133.870 r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_i_1/O
                         net (fo=11, routed)          1.893   135.763    mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_i_1_n_0
    SLICE_X53Y63         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    130.000   130.000 r  
    PS7_X0Y0             PS7                          0.000   130.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   131.088    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   131.179 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        1.461   132.640    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_aclk
    SLICE_X53Y63         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_1/C
                         clock pessimism              0.000   132.640    
                         clock uncertainty           -0.420   132.219    
    SLICE_X53Y63         FDRE (Setup_fdre_C_D)       -0.067   132.152    mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_1
  -------------------------------------------------------------------
                         required time                        132.152    
                         arrival time                        -135.763    
  -------------------------------------------------------------------
                         slack                                 -3.610    

Slack (VIOLATED) :        -3.583ns  (required time - arrival time)
  Source:                 mmap_i/display/vidsel/inst/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_fpga_0 rise@130.000ns - clk_out1_mmap_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        7.206ns  (logic 0.642ns (8.909%)  route 6.564ns (91.091%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.740ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 132.726 - 130.000 ) 
    Source Clock Delay      (SCD):    -1.014ns = ( 128.615 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    H16                                               0.000   129.630 r  sysclk (IN)
                         net (fo=0)                   0.000   129.630    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   131.080 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   132.365    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   124.606 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   126.812    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   126.913 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.702   128.615    mmap_i/display/vidsel/inst/vclock
    SLICE_X62Y80         FDRE                                         r  mmap_i/display/vidsel/inst/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.518   129.133 r  mmap_i/display/vidsel/inst/vsync_out_reg/Q
                         net (fo=5, routed)           4.613   133.746    mmap_i/graphics_pipeline/gslice_0/inst/g/pixel_vsync
    SLICE_X64Y79         LUT4 (Prop_lut4_I0_O)        0.124   133.870 r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_i_1/O
                         net (fo=11, routed)          1.952   135.822    mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_i_1_n_0
    SLICE_X89Y50         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    130.000   130.000 r  
    PS7_X0Y0             PS7                          0.000   130.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   131.088    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   131.179 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        1.547   132.726    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_aclk
    SLICE_X89Y50         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica/C
                         clock pessimism              0.000   132.726    
                         clock uncertainty           -0.420   132.306    
    SLICE_X89Y50         FDRE (Setup_fdre_C_D)       -0.067   132.239    mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica
  -------------------------------------------------------------------
                         required time                        132.238    
                         arrival time                        -135.822    
  -------------------------------------------------------------------
                         slack                                 -3.583    

Slack (VIOLATED) :        -3.527ns  (required time - arrival time)
  Source:                 mmap_i/display/vidsel/inst/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_6/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_fpga_0 rise@130.000ns - clk_out1_mmap_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        7.345ns  (logic 0.642ns (8.741%)  route 6.703ns (91.259%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.884ns = ( 132.884 - 130.000 ) 
    Source Clock Delay      (SCD):    -1.014ns = ( 128.615 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    H16                                               0.000   129.630 r  sysclk (IN)
                         net (fo=0)                   0.000   129.630    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   131.080 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   132.365    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   124.606 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   126.812    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   126.913 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.702   128.615    mmap_i/display/vidsel/inst/vclock
    SLICE_X62Y80         FDRE                                         r  mmap_i/display/vidsel/inst/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.518   129.133 r  mmap_i/display/vidsel/inst/vsync_out_reg/Q
                         net (fo=5, routed)           4.613   133.746    mmap_i/graphics_pipeline/gslice_0/inst/g/pixel_vsync
    SLICE_X64Y79         LUT4 (Prop_lut4_I0_O)        0.124   133.870 r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_i_1/O
                         net (fo=11, routed)          2.090   135.960    mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_i_1_n_0
    SLICE_X54Y113        FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    130.000   130.000 r  
    PS7_X0Y0             PS7                          0.000   130.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   131.088    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   131.179 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        1.705   132.884    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_aclk
    SLICE_X54Y113        FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_6/C
                         clock pessimism              0.000   132.884    
                         clock uncertainty           -0.420   132.464    
    SLICE_X54Y113        FDRE (Setup_fdre_C_D)       -0.031   132.433    mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_6
  -------------------------------------------------------------------
                         required time                        132.433    
                         arrival time                        -135.960    
  -------------------------------------------------------------------
                         slack                                 -3.527    

Slack (VIOLATED) :        -3.521ns  (required time - arrival time)
  Source:                 mmap_i/display/vidsel/inst/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_fpga_0 rise@130.000ns - clk_out1_mmap_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        7.203ns  (logic 0.642ns (8.912%)  route 6.561ns (91.088%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.785ns = ( 132.785 - 130.000 ) 
    Source Clock Delay      (SCD):    -1.014ns = ( 128.615 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    H16                                               0.000   129.630 r  sysclk (IN)
                         net (fo=0)                   0.000   129.630    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   131.080 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   132.365    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   124.606 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   126.812    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   126.913 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.702   128.615    mmap_i/display/vidsel/inst/vclock
    SLICE_X62Y80         FDRE                                         r  mmap_i/display/vidsel/inst/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.518   129.133 r  mmap_i/display/vidsel/inst/vsync_out_reg/Q
                         net (fo=5, routed)           4.613   133.746    mmap_i/graphics_pipeline/gslice_0/inst/g/pixel_vsync
    SLICE_X64Y79         LUT4 (Prop_lut4_I0_O)        0.124   133.870 r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_i_1/O
                         net (fo=11, routed)          1.949   135.819    mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_i_1_n_0
    SLICE_X91Y97         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    130.000   130.000 r  
    PS7_X0Y0             PS7                          0.000   130.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   131.088    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   131.179 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        1.606   132.785    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_aclk
    SLICE_X91Y97         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_3/C
                         clock pessimism              0.000   132.785    
                         clock uncertainty           -0.420   132.365    
    SLICE_X91Y97         FDRE (Setup_fdre_C_D)       -0.067   132.298    mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_3
  -------------------------------------------------------------------
                         required time                        132.298    
                         arrival time                        -135.819    
  -------------------------------------------------------------------
                         slack                                 -3.521    

Slack (VIOLATED) :        -3.465ns  (required time - arrival time)
  Source:                 mmap_i/display/vidsel/inst/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_7/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_fpga_0 rise@130.000ns - clk_out1_mmap_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        7.006ns  (logic 0.642ns (9.163%)  route 6.364ns (90.837%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 132.644 - 130.000 ) 
    Source Clock Delay      (SCD):    -1.014ns = ( 128.615 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    H16                                               0.000   129.630 r  sysclk (IN)
                         net (fo=0)                   0.000   129.630    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   131.080 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   132.365    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   124.606 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   126.812    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   126.913 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.702   128.615    mmap_i/display/vidsel/inst/vclock
    SLICE_X62Y80         FDRE                                         r  mmap_i/display/vidsel/inst/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.518   129.133 r  mmap_i/display/vidsel/inst/vsync_out_reg/Q
                         net (fo=5, routed)           4.613   133.746    mmap_i/graphics_pipeline/gslice_0/inst/g/pixel_vsync
    SLICE_X64Y79         LUT4 (Prop_lut4_I0_O)        0.124   133.870 r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_i_1/O
                         net (fo=11, routed)          1.752   135.622    mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_i_1_n_0
    SLICE_X33Y72         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    130.000   130.000 r  
    PS7_X0Y0             PS7                          0.000   130.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   131.088    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   131.179 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        1.465   132.644    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_aclk
    SLICE_X33Y72         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_7/C
                         clock pessimism              0.000   132.644    
                         clock uncertainty           -0.420   132.224    
    SLICE_X33Y72         FDRE (Setup_fdre_C_D)       -0.067   132.157    mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_7
  -------------------------------------------------------------------
                         required time                        132.156    
                         arrival time                        -135.622    
  -------------------------------------------------------------------
                         slack                                 -3.465    

Slack (VIOLATED) :        -3.421ns  (required time - arrival time)
  Source:                 mmap_i/display/vidsel/inst/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_fpga_0 rise@130.000ns - clk_out1_mmap_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        7.007ns  (logic 0.642ns (9.162%)  route 6.365ns (90.838%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.667ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 132.653 - 130.000 ) 
    Source Clock Delay      (SCD):    -1.014ns = ( 128.615 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    H16                                               0.000   129.630 r  sysclk (IN)
                         net (fo=0)                   0.000   129.630    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   131.080 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   132.365    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   124.606 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   126.812    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   126.913 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.702   128.615    mmap_i/display/vidsel/inst/vclock
    SLICE_X62Y80         FDRE                                         r  mmap_i/display/vidsel/inst/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.518   129.133 r  mmap_i/display/vidsel/inst/vsync_out_reg/Q
                         net (fo=5, routed)           4.613   133.746    mmap_i/graphics_pipeline/gslice_0/inst/g/pixel_vsync
    SLICE_X64Y79         LUT4 (Prop_lut4_I0_O)        0.124   133.870 r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_i_1/O
                         net (fo=11, routed)          1.753   135.623    mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_i_1_n_0
    SLICE_X32Y86         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    130.000   130.000 r  
    PS7_X0Y0             PS7                          0.000   130.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   131.088    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   131.179 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        1.474   132.653    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_aclk
    SLICE_X32Y86         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_5/C
                         clock pessimism              0.000   132.653    
                         clock uncertainty           -0.420   132.232    
    SLICE_X32Y86         FDRE (Setup_fdre_C_D)       -0.031   132.201    mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_5
  -------------------------------------------------------------------
                         required time                        132.202    
                         arrival time                        -135.623    
  -------------------------------------------------------------------
                         slack                                 -3.421    

Slack (VIOLATED) :        -3.377ns  (required time - arrival time)
  Source:                 mmap_i/display/vidsel/inst/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_fpga_0 rise@130.000ns - clk_out1_mmap_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        7.069ns  (logic 0.642ns (9.082%)  route 6.427ns (90.918%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.773ns = ( 132.773 - 130.000 ) 
    Source Clock Delay      (SCD):    -1.014ns = ( 128.615 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    H16                                               0.000   129.630 r  sysclk (IN)
                         net (fo=0)                   0.000   129.630    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   131.080 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   132.365    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   124.606 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   126.812    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   126.913 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.702   128.615    mmap_i/display/vidsel/inst/vclock
    SLICE_X62Y80         FDRE                                         r  mmap_i/display/vidsel/inst/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.518   129.133 r  mmap_i/display/vidsel/inst/vsync_out_reg/Q
                         net (fo=5, routed)           4.613   133.746    mmap_i/graphics_pipeline/gslice_0/inst/g/pixel_vsync
    SLICE_X64Y79         LUT4 (Prop_lut4_I0_O)        0.124   133.870 r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_i_1/O
                         net (fo=11, routed)          1.814   135.684    mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_i_1_n_0
    SLICE_X92Y71         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    130.000   130.000 r  
    PS7_X0Y0             PS7                          0.000   130.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   131.088    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   131.179 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        1.594   132.773    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_aclk
    SLICE_X92Y71         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_2/C
                         clock pessimism              0.000   132.773    
                         clock uncertainty           -0.420   132.353    
    SLICE_X92Y71         FDRE (Setup_fdre_C_D)       -0.045   132.308    mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_2
  -------------------------------------------------------------------
                         required time                        132.308    
                         arrival time                        -135.684    
  -------------------------------------------------------------------
                         slack                                 -3.377    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.687ns  (arrival time - required time)
  Source:                 mmap_i/display/vidsel/inst/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.928ns  (logic 0.518ns (8.738%)  route 5.410ns (91.262%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.629ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.989ns
    Source Clock Delay      (SCD):    -1.640ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.529    -1.640    mmap_i/display/vidsel/inst/vclock
    SLICE_X62Y80         FDRE                                         r  mmap_i/display/vidsel/inst/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.418    -1.222 r  mmap_i/display/vidsel/inst/vsync_out_reg/Q
                         net (fo=5, routed)           4.020     2.798    mmap_i/graphics_pipeline/gslice_0/inst/g/pixel_vsync
    SLICE_X64Y79         LUT4 (Prop_lut4_I0_O)        0.100     2.898 r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_i_1/O
                         net (fo=11, routed)          1.390     4.288    mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_i_1_n_0
    SLICE_X65Y75         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        1.695     2.989    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_aclk
    SLICE_X65Y75         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg/C
                         clock pessimism              0.000     2.989    
                         clock uncertainty            0.420     3.409    
    SLICE_X65Y75         FDRE (Hold_fdre_C_D)         0.192     3.601    mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg
  -------------------------------------------------------------------
                         required time                         -3.601    
                         arrival time                           4.288    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.761ns  (arrival time - required time)
  Source:                 mmap_i/display/vidsel/inst/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.116ns  (logic 0.518ns (8.470%)  route 5.598ns (91.530%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.063ns
    Source Clock Delay      (SCD):    -1.640ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.529    -1.640    mmap_i/display/vidsel/inst/vclock
    SLICE_X62Y80         FDRE                                         r  mmap_i/display/vidsel/inst/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.418    -1.222 r  mmap_i/display/vidsel/inst/vsync_out_reg/Q
                         net (fo=5, routed)           4.020     2.798    mmap_i/graphics_pipeline/gslice_0/inst/g/pixel_vsync
    SLICE_X64Y79         LUT4 (Prop_lut4_I0_O)        0.100     2.898 r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_i_1/O
                         net (fo=11, routed)          1.578     4.476    mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_i_1_n_0
    SLICE_X92Y71         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        1.769     3.063    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_aclk
    SLICE_X92Y71         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_2/C
                         clock pessimism              0.000     3.063    
                         clock uncertainty            0.420     3.483    
    SLICE_X92Y71         FDRE (Hold_fdre_C_D)         0.232     3.715    mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_2
  -------------------------------------------------------------------
                         required time                         -3.715    
                         arrival time                           4.476    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.778ns  (arrival time - required time)
  Source:                 mmap_i/display/vidsel/inst/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_8/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.027ns  (logic 0.518ns (8.595%)  route 5.509ns (91.405%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.996ns
    Source Clock Delay      (SCD):    -1.640ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.529    -1.640    mmap_i/display/vidsel/inst/vclock
    SLICE_X62Y80         FDRE                                         r  mmap_i/display/vidsel/inst/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.418    -1.222 r  mmap_i/display/vidsel/inst/vsync_out_reg/Q
                         net (fo=5, routed)           4.020     2.798    mmap_i/graphics_pipeline/gslice_0/inst/g/pixel_vsync
    SLICE_X64Y79         LUT4 (Prop_lut4_I0_O)        0.100     2.898 r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_i_1/O
                         net (fo=11, routed)          1.489     4.386    mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_i_1_n_0
    SLICE_X65Y79         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        1.702     2.996    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_aclk
    SLICE_X65Y79         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_8/C
                         clock pessimism              0.000     2.996    
                         clock uncertainty            0.420     3.416    
    SLICE_X65Y79         FDRE (Hold_fdre_C_D)         0.192     3.608    mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_8
  -------------------------------------------------------------------
                         required time                         -3.608    
                         arrival time                           4.386    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.790ns  (arrival time - required time)
  Source:                 mmap_i/display/vidsel/inst/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_9/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.027ns  (logic 0.518ns (8.595%)  route 5.509ns (91.405%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.996ns
    Source Clock Delay      (SCD):    -1.640ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.529    -1.640    mmap_i/display/vidsel/inst/vclock
    SLICE_X62Y80         FDRE                                         r  mmap_i/display/vidsel/inst/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.418    -1.222 r  mmap_i/display/vidsel/inst/vsync_out_reg/Q
                         net (fo=5, routed)           4.020     2.798    mmap_i/graphics_pipeline/gslice_0/inst/g/pixel_vsync
    SLICE_X64Y79         LUT4 (Prop_lut4_I0_O)        0.100     2.898 r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_i_1/O
                         net (fo=11, routed)          1.489     4.386    mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_i_1_n_0
    SLICE_X65Y79         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        1.702     2.996    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_aclk
    SLICE_X65Y79         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_9/C
                         clock pessimism              0.000     2.996    
                         clock uncertainty            0.420     3.416    
    SLICE_X65Y79         FDRE (Hold_fdre_C_D)         0.180     3.596    mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_9
  -------------------------------------------------------------------
                         required time                         -3.596    
                         arrival time                           4.386    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.803ns  (arrival time - required time)
  Source:                 mmap_i/display/vidsel/inst/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.047ns  (logic 0.518ns (8.566%)  route 5.529ns (91.434%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.581ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.941ns
    Source Clock Delay      (SCD):    -1.640ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.529    -1.640    mmap_i/display/vidsel/inst/vclock
    SLICE_X62Y80         FDRE                                         r  mmap_i/display/vidsel/inst/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.418    -1.222 r  mmap_i/display/vidsel/inst/vsync_out_reg/Q
                         net (fo=5, routed)           4.020     2.798    mmap_i/graphics_pipeline/gslice_0/inst/g/pixel_vsync
    SLICE_X64Y79         LUT4 (Prop_lut4_I0_O)        0.100     2.898 r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_i_1/O
                         net (fo=11, routed)          1.510     4.407    mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_i_1_n_0
    SLICE_X32Y86         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        1.647     2.941    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_aclk
    SLICE_X32Y86         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_5/C
                         clock pessimism              0.000     2.941    
                         clock uncertainty            0.420     3.361    
    SLICE_X32Y86         FDRE (Hold_fdre_C_D)         0.243     3.604    mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_5
  -------------------------------------------------------------------
                         required time                         -3.604    
                         arrival time                           4.407    
  -------------------------------------------------------------------
                         slack                                  0.803    

Slack (MET) :             0.827ns  (arrival time - required time)
  Source:                 mmap_i/display/vidsel/inst/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_6/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.323ns  (logic 0.518ns (8.193%)  route 5.805ns (91.807%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.192ns
    Source Clock Delay      (SCD):    -1.640ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.529    -1.640    mmap_i/display/vidsel/inst/vclock
    SLICE_X62Y80         FDRE                                         r  mmap_i/display/vidsel/inst/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.418    -1.222 r  mmap_i/display/vidsel/inst/vsync_out_reg/Q
                         net (fo=5, routed)           4.020     2.798    mmap_i/graphics_pipeline/gslice_0/inst/g/pixel_vsync
    SLICE_X64Y79         LUT4 (Prop_lut4_I0_O)        0.100     2.898 r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_i_1/O
                         net (fo=11, routed)          1.785     4.683    mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_i_1_n_0
    SLICE_X54Y113        FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        1.898     3.192    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_aclk
    SLICE_X54Y113        FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_6/C
                         clock pessimism              0.000     3.192    
                         clock uncertainty            0.420     3.612    
    SLICE_X54Y113        FDRE (Hold_fdre_C_D)         0.243     3.855    mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_6
  -------------------------------------------------------------------
                         required time                         -3.855    
                         arrival time                           4.683    
  -------------------------------------------------------------------
                         slack                                  0.827    

Slack (MET) :             0.860ns  (arrival time - required time)
  Source:                 mmap_i/display/vidsel/inst/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/graphics_pipeline/gslice_0/inst/g/state_m_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.247ns  (logic 0.718ns (11.493%)  route 5.529ns (88.507%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        4.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.994ns
    Source Clock Delay      (SCD):    -1.640ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.529    -1.640    mmap_i/display/vidsel/inst/vclock
    SLICE_X62Y80         FDRE                                         r  mmap_i/display/vidsel/inst/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.418    -1.222 f  mmap_i/display/vidsel/inst/vsync_out_reg/Q
                         net (fo=5, routed)           3.025     1.803    mmap_i/graphics_pipeline/gslice_0/inst/g/pixel_vsync
    SLICE_X62Y79         LUT5 (Prop_lut5_I0_O)        0.100     1.903 r  mmap_i/graphics_pipeline/gslice_0/inst/g/state_m[1]_i_3/O
                         net (fo=1, routed)           1.127     3.029    mmap_i/graphics_pipeline/gslice_0/inst/g/state_m[1]_i_3_n_0
    SLICE_X62Y79         LUT5 (Prop_lut5_I0_O)        0.100     3.129 r  mmap_i/graphics_pipeline/gslice_0/inst/g/state_m[1]_i_2/O
                         net (fo=2, routed)           1.378     4.507    mmap_i/graphics_pipeline/gslice_0/inst/g/state_m[1]_i_2_n_0
    SLICE_X62Y78         LUT5 (Prop_lut5_I3_O)        0.100     4.607 r  mmap_i/graphics_pipeline/gslice_0/inst/g/state_m[1]_i_1/O
                         net (fo=1, routed)           0.000     4.607    mmap_i/graphics_pipeline/gslice_0/inst/g/state_m[1]_i_1_n_0
    SLICE_X62Y78         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/state_m_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        1.700     2.994    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_aclk
    SLICE_X62Y78         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/state_m_reg[1]/C
                         clock pessimism              0.000     2.994    
                         clock uncertainty            0.420     3.414    
    SLICE_X62Y78         FDRE (Hold_fdre_C_D)         0.333     3.747    mmap_i/graphics_pipeline/gslice_0/inst/g/state_m_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.747    
                         arrival time                           4.607    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.868ns  (arrival time - required time)
  Source:                 mmap_i/display/vidsel/inst/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_7/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.049ns  (logic 0.518ns (8.563%)  route 5.531ns (91.437%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.569ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.929ns
    Source Clock Delay      (SCD):    -1.640ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.529    -1.640    mmap_i/display/vidsel/inst/vclock
    SLICE_X62Y80         FDRE                                         r  mmap_i/display/vidsel/inst/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.418    -1.222 r  mmap_i/display/vidsel/inst/vsync_out_reg/Q
                         net (fo=5, routed)           4.020     2.798    mmap_i/graphics_pipeline/gslice_0/inst/g/pixel_vsync
    SLICE_X64Y79         LUT4 (Prop_lut4_I0_O)        0.100     2.898 r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_i_1/O
                         net (fo=11, routed)          1.512     4.409    mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_i_1_n_0
    SLICE_X33Y72         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        1.635     2.929    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_aclk
    SLICE_X33Y72         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_7/C
                         clock pessimism              0.000     2.929    
                         clock uncertainty            0.420     3.349    
    SLICE_X33Y72         FDRE (Hold_fdre_C_D)         0.192     3.541    mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_7
  -------------------------------------------------------------------
                         required time                         -3.541    
                         arrival time                           4.409    
  -------------------------------------------------------------------
                         slack                                  0.868    

Slack (MET) :             0.871ns  (arrival time - required time)
  Source:                 mmap_i/display/vidsel/inst/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/graphics_pipeline/gslice_0/inst/g/state_m_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.255ns  (logic 0.718ns (11.479%)  route 5.537ns (88.521%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        4.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.994ns
    Source Clock Delay      (SCD):    -1.640ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.529    -1.640    mmap_i/display/vidsel/inst/vclock
    SLICE_X62Y80         FDRE                                         r  mmap_i/display/vidsel/inst/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.418    -1.222 f  mmap_i/display/vidsel/inst/vsync_out_reg/Q
                         net (fo=5, routed)           3.025     1.803    mmap_i/graphics_pipeline/gslice_0/inst/g/pixel_vsync
    SLICE_X62Y79         LUT5 (Prop_lut5_I0_O)        0.100     1.903 r  mmap_i/graphics_pipeline/gslice_0/inst/g/state_m[1]_i_3/O
                         net (fo=1, routed)           1.127     3.029    mmap_i/graphics_pipeline/gslice_0/inst/g/state_m[1]_i_3_n_0
    SLICE_X62Y79         LUT5 (Prop_lut5_I0_O)        0.100     3.129 r  mmap_i/graphics_pipeline/gslice_0/inst/g/state_m[1]_i_2/O
                         net (fo=2, routed)           1.386     4.515    mmap_i/graphics_pipeline/gslice_0/inst/g/state_m[1]_i_2_n_0
    SLICE_X62Y78         LUT5 (Prop_lut5_I3_O)        0.100     4.615 r  mmap_i/graphics_pipeline/gslice_0/inst/g/state_m[0]_i_1/O
                         net (fo=1, routed)           0.000     4.615    mmap_i/graphics_pipeline/gslice_0/inst/g/state_m[0]_i_1_n_0
    SLICE_X62Y78         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/state_m_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        1.700     2.994    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_aclk
    SLICE_X62Y78         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/state_m_reg[0]/C
                         clock pessimism              0.000     2.994    
                         clock uncertainty            0.420     3.414    
    SLICE_X62Y78         FDRE (Hold_fdre_C_D)         0.330     3.744    mmap_i/graphics_pipeline/gslice_0/inst/g/state_m_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.744    
                         arrival time                           4.615    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.897ns  (arrival time - required time)
  Source:                 mmap_i/display/vidsel/inst/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.225ns  (logic 0.518ns (8.321%)  route 5.707ns (91.679%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.076ns
    Source Clock Delay      (SCD):    -1.640ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.529    -1.640    mmap_i/display/vidsel/inst/vclock
    SLICE_X62Y80         FDRE                                         r  mmap_i/display/vidsel/inst/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.418    -1.222 r  mmap_i/display/vidsel/inst/vsync_out_reg/Q
                         net (fo=5, routed)           4.020     2.798    mmap_i/graphics_pipeline/gslice_0/inst/g/pixel_vsync
    SLICE_X64Y79         LUT4 (Prop_lut4_I0_O)        0.100     2.898 r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_i_1/O
                         net (fo=11, routed)          1.688     4.585    mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_i_1_n_0
    SLICE_X91Y97         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        1.782     3.076    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_aclk
    SLICE_X91Y97         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_3/C
                         clock pessimism              0.000     3.076    
                         clock uncertainty            0.420     3.496    
    SLICE_X91Y97         FDRE (Hold_fdre_C_D)         0.192     3.688    mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_3
  -------------------------------------------------------------------
                         required time                         -3.688    
                         arrival time                           4.585    
  -------------------------------------------------------------------
                         slack                                  0.897    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_mmap_clk_wiz_0_1

Setup :          177  Failing Endpoints,  Worst Slack       -8.434ns,  Total Violation    -1254.897ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.565ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.434ns  (required time - arrival time)
  Source:                 mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_mmap_clk_wiz_0_1 rise@120.370ns - clk_fpga_0 rise@120.000ns)
  Data Path Delay:        3.358ns  (logic 0.704ns (20.963%)  route 2.654ns (79.037%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -4.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.656ns = ( 118.715 - 120.370 ) 
    Source Clock Delay      (SCD):    2.928ns = ( 122.928 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.419ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    120.000   120.000 r  
    PS7_X0Y0             PS7                          0.000   120.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   121.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   121.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        1.634   122.928    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_aclk
    SLICE_X53Y63         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDRE (Prop_fdre_C_Q)         0.456   123.384 r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_1/Q
                         net (fo=93, routed)          1.263   124.647    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/pixel_buffer_sel_repN_1_alias
    SLICE_X52Y80         LUT5 (Prop_lut5_I3_O)        0.124   124.771 r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2__6/O
                         net (fo=3, routed)           0.175   124.946    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2__6_n_0
    SLICE_X52Y80         LUT3 (Prop_lut3_I2_O)        0.124   125.070 r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_224/O
                         net (fo=1, routed)           1.216   126.286    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_150
    RAMB36_X2Y18         RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                    120.370   120.370 r  
    H16                                               0.000   120.370 r  sysclk (IN)
                         net (fo=0)                   0.000   120.370    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   121.751 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.913    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   115.098 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   117.111    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   117.202 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.513   118.715    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y18         RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000   118.715    
                         clock uncertainty           -0.419   118.295    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   117.852    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        117.852    
                         arrival time                        -126.286    
  -------------------------------------------------------------------
                         slack                                 -8.434    

Slack (VIOLATED) :        -8.388ns  (required time - arrival time)
  Source:                 mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_mmap_clk_wiz_0_1 rise@120.370ns - clk_fpga_0 rise@120.000ns)
  Data Path Delay:        3.277ns  (logic 0.642ns (19.590%)  route 2.635ns (80.410%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.702ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 118.731 - 120.370 ) 
    Source Clock Delay      (SCD):    3.063ns = ( 123.063 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.419ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    120.000   120.000 r  
    PS7_X0Y0             PS7                          0.000   120.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   121.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   121.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        1.769   123.063    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_aclk
    SLICE_X92Y71         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y71         FDRE (Prop_fdre_C_Q)         0.518   123.581 f  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_2/Q
                         net (fo=20, routed)          0.265   123.846    mmap_i/display/buffer_mux_0/pixel_buffer_sel_repN_2_alias
    SLICE_X93Y71         LUT1 (Prop_lut1_I0_O)        0.124   123.970 r  mmap_i/display/buffer_mux_0/buffer_1_enb_INST_0/O
                         net (fo=72, routed)          2.370   126.340    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/enb
    RAMB36_X2Y8          RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                    120.370   120.370 r  
    H16                                               0.000   120.370 r  sysclk (IN)
                         net (fo=0)                   0.000   120.370    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   121.751 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.913    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   115.098 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   117.111    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   117.202 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.530   118.731    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y8          RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.000   118.731    
                         clock uncertainty           -0.419   118.312    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360   117.952    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        117.952    
                         arrival time                        -126.340    
  -------------------------------------------------------------------
                         slack                                 -8.388    

Slack (VIOLATED) :        -8.377ns  (required time - arrival time)
  Source:                 mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_mmap_clk_wiz_0_1 rise@120.370ns - clk_fpga_0 rise@120.000ns)
  Data Path Delay:        3.263ns  (logic 0.642ns (19.677%)  route 2.621ns (80.323%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.705ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.642ns = ( 118.728 - 120.370 ) 
    Source Clock Delay      (SCD):    3.063ns = ( 123.063 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.419ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    120.000   120.000 r  
    PS7_X0Y0             PS7                          0.000   120.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   121.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   121.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        1.769   123.063    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_aclk
    SLICE_X92Y71         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y71         FDRE (Prop_fdre_C_Q)         0.518   123.581 f  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_2/Q
                         net (fo=20, routed)          0.265   123.846    mmap_i/display/buffer_mux_0/pixel_buffer_sel_repN_2_alias
    SLICE_X93Y71         LUT1 (Prop_lut1_I0_O)        0.124   123.970 r  mmap_i/display/buffer_mux_0/buffer_1_enb_INST_0/O
                         net (fo=72, routed)          2.355   126.326    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/enb
    RAMB36_X2Y7          RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                    120.370   120.370 r  
    H16                                               0.000   120.370 r  sysclk (IN)
                         net (fo=0)                   0.000   120.370    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   121.751 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.913    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   115.098 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   117.111    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   117.202 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.527   118.728    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000   118.728    
                         clock uncertainty           -0.419   118.309    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360   117.949    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        117.949    
                         arrival time                        -126.326    
  -------------------------------------------------------------------
                         slack                                 -8.377    

Slack (VIOLATED) :        -8.273ns  (required time - arrival time)
  Source:                 mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_mmap_clk_wiz_0_1 rise@120.370ns - clk_fpga_0 rise@120.000ns)
  Data Path Delay:        3.263ns  (logic 0.704ns (21.578%)  route 2.559ns (78.422%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -4.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.590ns = ( 118.780 - 120.370 ) 
    Source Clock Delay      (SCD):    2.928ns = ( 122.928 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.419ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    120.000   120.000 r  
    PS7_X0Y0             PS7                          0.000   120.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   121.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   121.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        1.634   122.928    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_aclk
    SLICE_X53Y63         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDRE (Prop_fdre_C_Q)         0.456   123.384 r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_1/Q
                         net (fo=93, routed)          0.596   123.980    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/pixel_buffer_sel_repN_1_alias
    SLICE_X53Y63         LUT5 (Prop_lut5_I3_O)        0.124   124.104 r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2__1/O
                         net (fo=3, routed)           1.621   125.725    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2__1_n_0
    SLICE_X55Y22         LUT3 (Prop_lut3_I2_O)        0.124   125.849 r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_215/O
                         net (fo=1, routed)           0.341   126.191    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_144
    RAMB36_X3Y4          RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                    120.370   120.370 r  
    H16                                               0.000   120.370 r  sysclk (IN)
                         net (fo=0)                   0.000   120.370    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   121.751 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.913    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   115.098 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   117.111    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   117.202 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.579   118.780    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y4          RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000   118.780    
                         clock uncertainty           -0.419   118.361    
    RAMB36_X3Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   117.918    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        117.918    
                         arrival time                        -126.191    
  -------------------------------------------------------------------
                         slack                                 -8.273    

Slack (VIOLATED) :        -8.272ns  (required time - arrival time)
  Source:                 mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_mmap_clk_wiz_0_1 rise@120.370ns - clk_fpga_0 rise@120.000ns)
  Data Path Delay:        3.210ns  (logic 0.704ns (21.934%)  route 2.506ns (78.066%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -4.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.642ns = ( 118.728 - 120.370 ) 
    Source Clock Delay      (SCD):    2.928ns = ( 122.928 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.419ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    120.000   120.000 r  
    PS7_X0Y0             PS7                          0.000   120.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   121.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   121.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        1.634   122.928    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_aclk
    SLICE_X53Y63         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDRE (Prop_fdre_C_Q)         0.456   123.384 f  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_1/Q
                         net (fo=93, routed)          1.485   124.869    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/pixel_buffer_sel_repN_1_alias
    SLICE_X38Y43         LUT5 (Prop_lut5_I3_O)        0.124   124.993 r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2__1/O
                         net (fo=3, routed)           0.679   125.672    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2__1_n_0
    SLICE_X33Y37         LUT3 (Prop_lut3_I2_O)        0.124   125.796 r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_263/O
                         net (fo=1, routed)           0.341   126.138    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_176
    RAMB36_X2Y7          RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                    120.370   120.370 r  
    H16                                               0.000   120.370 r  sysclk (IN)
                         net (fo=0)                   0.000   120.370    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   121.751 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.913    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   115.098 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   117.111    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   117.202 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.527   118.728    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000   118.728    
                         clock uncertainty           -0.419   118.309    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   117.866    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        117.866    
                         arrival time                        -126.138    
  -------------------------------------------------------------------
                         slack                                 -8.272    

Slack (VIOLATED) :        -8.263ns  (required time - arrival time)
  Source:                 mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_mmap_clk_wiz_0_1 rise@120.370ns - clk_fpga_0 rise@120.000ns)
  Data Path Delay:        3.189ns  (logic 0.580ns (18.190%)  route 2.609ns (81.810%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.654ns = ( 118.717 - 120.370 ) 
    Source Clock Delay      (SCD):    2.928ns = ( 122.928 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.419ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    120.000   120.000 r  
    PS7_X0Y0             PS7                          0.000   120.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   121.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   121.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        1.634   122.928    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_aclk
    SLICE_X53Y63         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDRE (Prop_fdre_C_Q)         0.456   123.384 r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_1/Q
                         net (fo=93, routed)          1.263   124.647    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/pixel_buffer_sel_repN_1_alias
    SLICE_X52Y80         LUT5 (Prop_lut5_I3_O)        0.124   124.771 r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2__6/O
                         net (fo=3, routed)           1.345   126.117    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2__6_n_0
    RAMB36_X2Y19         RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                    120.370   120.370 r  
    H16                                               0.000   120.370 r  sysclk (IN)
                         net (fo=0)                   0.000   120.370    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   121.751 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.913    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   115.098 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   117.111    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   117.202 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.515   118.717    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y19         RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.000   118.717    
                         clock uncertainty           -0.419   118.297    
    RAMB36_X2Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   117.854    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        117.854    
                         arrival time                        -126.117    
  -------------------------------------------------------------------
                         slack                                 -8.263    

Slack (VIOLATED) :        -8.253ns  (required time - arrival time)
  Source:                 mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_mmap_clk_wiz_0_1 rise@120.370ns - clk_fpga_0 rise@120.000ns)
  Data Path Delay:        3.408ns  (logic 0.704ns (20.654%)  route 2.704ns (79.346%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -4.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 118.946 - 120.370 ) 
    Source Clock Delay      (SCD):    2.928ns = ( 122.928 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.419ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    120.000   120.000 r  
    PS7_X0Y0             PS7                          0.000   120.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   121.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   121.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        1.634   122.928    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_aclk
    SLICE_X53Y63         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDRE (Prop_fdre_C_Q)         0.456   123.384 r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_1/Q
                         net (fo=93, routed)          1.354   124.738    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/pixel_buffer_sel_repN_1_alias
    SLICE_X50Y93         LUT5 (Prop_lut5_I3_O)        0.124   124.862 r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2__8/O
                         net (fo=3, routed)           0.316   125.177    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2__8_n_0
    SLICE_X52Y93         LUT3 (Prop_lut3_I2_O)        0.124   125.301 r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_197/O
                         net (fo=1, routed)           1.035   126.336    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_132
    RAMB36_X3Y22         RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                    120.370   120.370 r  
    H16                                               0.000   120.370 r  sysclk (IN)
                         net (fo=0)                   0.000   120.370    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   121.751 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.913    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   115.098 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   117.111    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   117.202 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.744   118.946    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y22         RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000   118.946    
                         clock uncertainty           -0.419   118.527    
    RAMB36_X3Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   118.084    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        118.083    
                         arrival time                        -126.336    
  -------------------------------------------------------------------
                         slack                                 -8.253    

Slack (VIOLATED) :        -8.247ns  (required time - arrival time)
  Source:                 mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_mmap_clk_wiz_0_1 rise@120.370ns - clk_fpga_0 rise@120.000ns)
  Data Path Delay:        3.170ns  (logic 0.766ns (24.160%)  route 2.404ns (75.840%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -4.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 118.849 - 120.370 ) 
    Source Clock Delay      (SCD):    3.063ns = ( 123.063 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.419ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    120.000   120.000 r  
    PS7_X0Y0             PS7                          0.000   120.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   121.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   121.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        1.769   123.063    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_aclk
    SLICE_X92Y71         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y71         FDRE (Prop_fdre_C_Q)         0.518   123.581 f  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_2/Q
                         net (fo=20, routed)          0.866   124.447    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/pixel_buffer_sel_repN_2_alias
    SLICE_X93Y58         LUT5 (Prop_lut5_I3_O)        0.124   124.571 r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2__13/O
                         net (fo=3, routed)           0.317   124.887    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2__13_n_0
    SLICE_X93Y57         LUT3 (Prop_lut3_I2_O)        0.124   125.011 r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_254/O
                         net (fo=1, routed)           1.222   126.233    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_170
    RAMB36_X4Y6          RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                    120.370   120.370 r  
    H16                                               0.000   120.370 r  sysclk (IN)
                         net (fo=0)                   0.000   120.370    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   121.751 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.913    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   115.098 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   117.111    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   117.202 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.648   118.849    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y6          RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000   118.849    
                         clock uncertainty           -0.419   118.430    
    RAMB36_X4Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   117.987    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        117.987    
                         arrival time                        -126.233    
  -------------------------------------------------------------------
                         slack                                 -8.247    

Slack (VIOLATED) :        -8.144ns  (required time - arrival time)
  Source:                 mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_mmap_clk_wiz_0_1 rise@120.370ns - clk_fpga_0 rise@120.000ns)
  Data Path Delay:        3.019ns  (logic 0.642ns (21.265%)  route 2.377ns (78.735%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.716ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.653ns = ( 118.718 - 120.370 ) 
    Source Clock Delay      (SCD):    3.063ns = ( 123.063 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.419ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    120.000   120.000 r  
    PS7_X0Y0             PS7                          0.000   120.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   121.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   121.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        1.769   123.063    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_aclk
    SLICE_X92Y71         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y71         FDRE (Prop_fdre_C_Q)         0.518   123.581 f  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_2/Q
                         net (fo=20, routed)          0.265   123.846    mmap_i/display/buffer_mux_0/pixel_buffer_sel_repN_2_alias
    SLICE_X93Y71         LUT1 (Prop_lut1_I0_O)        0.124   123.970 r  mmap_i/display/buffer_mux_0/buffer_1_enb_INST_0/O
                         net (fo=72, routed)          2.112   126.082    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/enb
    RAMB36_X2Y10         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                    120.370   120.370 r  
    H16                                               0.000   120.370 r  sysclk (IN)
                         net (fo=0)                   0.000   120.370    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   121.751 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.913    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   115.098 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   117.111    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   117.202 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.516   118.718    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y10         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000   118.718    
                         clock uncertainty           -0.419   118.298    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360   117.938    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        117.938    
                         arrival time                        -126.082    
  -------------------------------------------------------------------
                         slack                                 -8.144    

Slack (VIOLATED) :        -8.124ns  (required time - arrival time)
  Source:                 mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_mmap_clk_wiz_0_1 rise@120.370ns - clk_fpga_0 rise@120.000ns)
  Data Path Delay:        3.113ns  (logic 0.704ns (22.611%)  route 2.409ns (77.389%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -4.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.590ns = ( 118.780 - 120.370 ) 
    Source Clock Delay      (SCD):    2.928ns = ( 122.928 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.419ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    120.000   120.000 r  
    PS7_X0Y0             PS7                          0.000   120.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   121.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   121.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        1.634   122.928    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_aclk
    SLICE_X53Y63         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDRE (Prop_fdre_C_Q)         0.456   123.384 f  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_1/Q
                         net (fo=93, routed)          0.896   124.280    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/pixel_buffer_sel_repN_1_alias
    SLICE_X53Y54         LUT5 (Prop_lut5_I3_O)        0.124   124.404 r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2__9/O
                         net (fo=3, routed)           1.151   125.555    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2__9_n_0
    SLICE_X56Y32         LUT3 (Prop_lut3_I2_O)        0.124   125.679 r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_287/O
                         net (fo=1, routed)           0.363   126.041    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_192
    RAMB36_X3Y6          RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                    120.370   120.370 r  
    H16                                               0.000   120.370 r  sysclk (IN)
                         net (fo=0)                   0.000   120.370    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   121.751 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.913    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   115.098 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   117.111    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   117.202 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.579   118.780    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y6          RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000   118.780    
                         clock uncertainty           -0.419   118.361    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   117.918    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        117.918    
                         arrival time                        -126.041    
  -------------------------------------------------------------------
                         slack                                 -8.124    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.565ns  (arrival time - required time)
  Source:                 mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_268_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (62.082%)  route 0.114ns (37.918%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.419ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        0.607     0.943    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_aclk
    SLICE_X91Y97         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y97         FDRE (Prop_fdre_C_Q)         0.141     1.084 f  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_3/Q
                         net (fo=8, routed)           0.114     1.197    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/pixel_buffer_sel_repN_3_alias
    SLICE_X90Y97         LUT5 (Prop_lut5_I3_O)        0.045     1.242 r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2/O
                         net (fo=3, routed)           0.000     1.242    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2_n_0
    SLICE_X90Y97         FDCE                                         r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_268_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.877    -0.863    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    SLICE_X90Y97         FDCE                                         r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_268_cooolDelFlop/C
                         clock pessimism              0.000    -0.863    
                         clock uncertainty            0.419    -0.443    
    SLICE_X90Y97         FDCE (Hold_fdce_C_D)         0.120    -0.323    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_268_cooolDelFlop
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  1.565    

Slack (MET) :             1.603ns  (arrival time - required time)
  Source:                 mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_265_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.272%)  route 0.123ns (39.728%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.419ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        0.584     0.920    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_aclk
    SLICE_X89Y50         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y50         FDRE (Prop_fdre_C_Q)         0.141     1.061 f  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica/Q
                         net (fo=9, routed)           0.123     1.183    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/pixel_buffer_sel_repN_alias
    SLICE_X88Y50         LUT5 (Prop_lut5_I3_O)        0.045     1.228 r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2__0/O
                         net (fo=3, routed)           0.000     1.228    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2__0_n_0
    SLICE_X88Y50         FDCE                                         r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_265_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.854    -0.886    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    SLICE_X88Y50         FDCE                                         r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_265_cooolDelFlop/C
                         clock pessimism              0.000    -0.886    
                         clock uncertainty            0.419    -0.466    
    SLICE_X88Y50         FDCE (Hold_fdce_C_D)         0.091    -0.375    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_265_cooolDelFlop
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  1.603    

Slack (MET) :             1.646ns  (arrival time - required time)
  Source:                 mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_7/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.429%)  route 0.226ns (61.571%))
  Logic Levels:           0  
  Clock Path Skew:        -1.768ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.884ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.419ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        0.548     0.884    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_aclk
    SLICE_X33Y72         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y72         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_7/Q
                         net (fo=7, routed)           0.226     1.251    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/pixel_buffer_sel_repN_7_alias
    RAMB36_X2Y14         RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.855    -0.884    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y14         RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000    -0.884    
                         clock uncertainty            0.419    -0.465    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_REGCEB)
                                                      0.069    -0.396    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  1.646    

Slack (MET) :             1.665ns  (arrival time - required time)
  Source:                 mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_6/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.495%)  route 0.231ns (58.505%))
  Logic Levels:           0  
  Clock Path Skew:        -1.758ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.419ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        0.654     0.990    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_aclk
    SLICE_X54Y113        FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y113        FDRE (Prop_fdre_C_Q)         0.164     1.154 r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_6/Q
                         net (fo=3, routed)           0.231     1.385    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/pixel_buffer_sel_repN_6_alias
    RAMB36_X3Y22         RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.971    -0.768    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y22         RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000    -0.768    
                         clock uncertainty            0.419    -0.349    
    RAMB36_X3Y22         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_REGCEB)
                                                      0.069    -0.280    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  1.665    

Slack (MET) :             1.703ns  (arrival time - required time)
  Source:                 mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_226_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.186ns (35.627%)  route 0.336ns (64.373%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.419ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        0.607     0.943    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_aclk
    SLICE_X91Y97         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y97         FDRE (Prop_fdre_C_Q)         0.141     1.084 r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_3/Q
                         net (fo=8, routed)           0.336     1.420    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/pixel_buffer_sel_repN_3_alias
    SLICE_X90Y106        LUT5 (Prop_lut5_I3_O)        0.045     1.465 r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2__5/O
                         net (fo=3, routed)           0.000     1.465    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2__5_n_0
    SLICE_X90Y106        FDCE                                         r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_226_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.962    -0.778    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    SLICE_X90Y106        FDCE                                         r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_226_cooolDelFlop/C
                         clock pessimism              0.000    -0.778    
                         clock uncertainty            0.419    -0.358    
    SLICE_X90Y106        FDCE (Hold_fdce_C_D)         0.120    -0.238    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_226_cooolDelFlop
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                           1.465    
  -------------------------------------------------------------------
                         slack                                  1.703    

Slack (MET) :             1.714ns  (arrival time - required time)
  Source:                 mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.186ns (39.945%)  route 0.280ns (60.055%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.764ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.419ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        0.607     0.943    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_aclk
    SLICE_X91Y97         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y97         FDRE (Prop_fdre_C_Q)         0.141     1.084 f  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_3/Q
                         net (fo=8, routed)           0.114     1.197    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/pixel_buffer_sel_repN_3_alias
    SLICE_X90Y97         LUT5 (Prop_lut5_I3_O)        0.045     1.242 r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2/O
                         net (fo=3, routed)           0.166     1.408    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2_n_0
    RAMB36_X4Y19         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.918    -0.821    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y19         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.000    -0.821    
                         clock uncertainty            0.419    -0.402    
    RAMB36_X4Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.096    -0.306    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                           1.408    
  -------------------------------------------------------------------
                         slack                                  1.714    

Slack (MET) :             1.729ns  (arrival time - required time)
  Source:                 mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.164ns (36.400%)  route 0.287ns (63.600%))
  Logic Levels:           0  
  Clock Path Skew:        -1.767ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.419ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        0.554     0.890    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_aclk
    SLICE_X32Y86         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y86         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_5/Q
                         net (fo=5, routed)           0.287     1.340    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/pixel_buffer_sel_repN_5_alias
    RAMB36_X2Y17         RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.862    -0.877    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y17         RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.000    -0.877    
                         clock uncertainty            0.419    -0.458    
    RAMB36_X2Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_REGCEB)
                                                      0.069    -0.389    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  1.729    

Slack (MET) :             1.744ns  (arrival time - required time)
  Source:                 mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_280_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.209ns (43.975%)  route 0.266ns (56.025%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.419ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        0.596     0.932    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_aclk
    SLICE_X92Y71         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y71         FDRE (Prop_fdre_C_Q)         0.164     1.096 f  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_2/Q
                         net (fo=20, routed)          0.266     1.362    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/pixel_buffer_sel_repN_2_alias
    SLICE_X92Y72         LUT5 (Prop_lut5_I3_O)        0.045     1.407 r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2__3/O
                         net (fo=3, routed)           0.000     1.407    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2__3_n_0
    SLICE_X92Y72         FDCE                                         r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_280_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.863    -0.877    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    SLICE_X92Y72         FDCE                                         r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_280_cooolDelFlop/C
                         clock pessimism              0.000    -0.877    
                         clock uncertainty            0.419    -0.457    
    SLICE_X92Y72         FDCE (Hold_fdce_C_D)         0.120    -0.337    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_280_cooolDelFlop
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                           1.407    
  -------------------------------------------------------------------
                         slack                                  1.744    

Slack (MET) :             1.749ns  (arrival time - required time)
  Source:                 mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_6/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.164ns (34.047%)  route 0.318ns (65.953%))
  Logic Levels:           0  
  Clock Path Skew:        -1.756ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.419ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        0.654     0.990    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_aclk
    SLICE_X54Y113        FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y113        FDRE (Prop_fdre_C_Q)         0.164     1.154 r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_6/Q
                         net (fo=3, routed)           0.318     1.472    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/pixel_buffer_sel_repN_6_alias
    RAMB36_X3Y21         RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.973    -0.766    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y21         RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.000    -0.766    
                         clock uncertainty            0.419    -0.347    
    RAMB36_X3Y21         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_REGCEB)
                                                      0.069    -0.278    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                           1.472    
  -------------------------------------------------------------------
                         slack                                  1.749    

Slack (MET) :             1.752ns  (arrival time - required time)
  Source:                 mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.598%)  route 0.182ns (56.402%))
  Logic Levels:           0  
  Clock Path Skew:        -1.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.908ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.419ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        0.566     0.902    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_aclk
    SLICE_X65Y75         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y75         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg/Q
                         net (fo=9, routed)           0.182     1.225    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/enb
    SLICE_X64Y75         FDRE                                         r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.832    -0.908    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y75         FDRE                                         r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.000    -0.908    
                         clock uncertainty            0.419    -0.488    
    SLICE_X64Y75         FDRE (Hold_fdre_C_CE)       -0.039    -0.527    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  1.752    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmap_clk_wiz_0
  To Clock:  clk_out1_mmap_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.589ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.589ns  (required time - arrival time)
  Source:                 mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/vidsel/inst/color_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.400ns  (logic 2.323ns (31.393%)  route 5.077ns (68.607%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=1 MUXF7=1 MUXF8=1 RAMB36E1=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.646ns = ( 7.613 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.759    -0.957    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y6          RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028     0.071 r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.136    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X3Y7          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     0.561 r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.927     3.488    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2_2[0]
    SLICE_X91Y61         LUT6 (Prop_lut6_I3_O)        0.124     3.612 r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.612    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_5_n_0
    SLICE_X91Y61         MUXF7 (Prop_muxf7_I0_O)      0.212     3.824 r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     3.824    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2_n_0
    SLICE_X91Y61         MUXF8 (Prop_muxf8_I1_O)      0.094     3.918 r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=1, routed)           1.633     5.551    mmap_i/display/buffer_mux_0/buffer_1_doutb
    SLICE_X62Y75         LUT3 (Prop_lut3_I2_O)        0.316     5.867 r  mmap_i/display/buffer_mux_0/vga_color_INST_0/O
                         net (fo=1, routed)           0.452     6.319    mmap_i/display/vidsel/inst/vga_color
    SLICE_X62Y75         LUT2 (Prop_lut2_I1_O)        0.124     6.443 r  mmap_i/display/vidsel/inst/color[23]_i_1/O
                         net (fo=1, routed)           0.000     6.443    mmap_i/display/vidsel/inst/color[23]_i_1_n_0
    SLICE_X62Y75         FDRE                                         r  mmap_i/display/vidsel/inst/color_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.523     7.613    mmap_i/display/vidsel/inst/vclock
    SLICE_X62Y75         FDRE                                         r  mmap_i/display/vidsel/inst/color_reg[23]/C
                         clock pessimism              0.452     8.066    
                         clock uncertainty           -0.110     7.955    
    SLICE_X62Y75         FDRE (Setup_fdre_C_D)        0.077     8.032    mmap_i/display/vidsel/inst/color_reg[23]
  -------------------------------------------------------------------
                         required time                          8.032    
                         arrival time                          -6.443    
  -------------------------------------------------------------------
                         slack                                  1.589    

Slack (MET) :             1.597ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.943ns  (logic 0.642ns (9.246%)  route 6.301ns (90.754%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 7.742 - 9.259 ) 
    Source Clock Delay      (SCD):    -1.022ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.694    -1.022    mmap_i/display/videogen/inst/vclock
    SLICE_X62Y74         FDRE                                         r  mmap_i/display/videogen/inst/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDRE (Prop_fdre_C_Q)         0.518    -0.504 r  mmap_i/display/videogen/inst/hcount_reg[8]/Q
                         net (fo=8, routed)           0.666     0.162    mmap_i/display/vidsel/hcount[8]
    SLICE_X63Y73         LUT3 (Prop_lut3_I0_O)        0.124     0.286 r  mmap_i/display/vidsel/vga_addr[9]_INST_0/O
                         net (fo=64, routed)          5.635     5.921    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X5Y6          RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.652     7.742    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y6          RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.452     8.195    
                         clock uncertainty           -0.110     8.084    
    RAMB36_X5Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566     7.518    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          7.518    
                         arrival time                          -5.921    
  -------------------------------------------------------------------
                         slack                                  1.597    

Slack (MET) :             1.941ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.605ns  (logic 0.642ns (9.719%)  route 5.963ns (90.281%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 7.748 - 9.259 ) 
    Source Clock Delay      (SCD):    -1.022ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.694    -1.022    mmap_i/display/videogen/inst/vclock
    SLICE_X62Y74         FDRE                                         r  mmap_i/display/videogen/inst/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDRE (Prop_fdre_C_Q)         0.518    -0.504 r  mmap_i/display/videogen/inst/hcount_reg[8]/Q
                         net (fo=8, routed)           0.666     0.162    mmap_i/display/vidsel/hcount[8]
    SLICE_X63Y73         LUT3 (Prop_lut3_I0_O)        0.124     0.286 r  mmap_i/display/vidsel/vga_addr[9]_INST_0/O
                         net (fo=64, routed)          5.297     5.583    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X5Y7          RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.658     7.748    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y7          RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.452     8.201    
                         clock uncertainty           -0.110     8.090    
    RAMB36_X5Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566     7.524    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          7.524    
                         arrival time                          -5.583    
  -------------------------------------------------------------------
                         slack                                  1.941    

Slack (MET) :             2.008ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.322ns  (logic 0.668ns (10.566%)  route 5.654ns (89.434%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 7.742 - 9.259 ) 
    Source Clock Delay      (SCD):    -1.020ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.696    -1.020    mmap_i/display/videogen/inst/vclock
    SLICE_X62Y73         FDRE                                         r  mmap_i/display/videogen/inst/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y73         FDRE (Prop_fdre_C_Q)         0.518    -0.502 f  mmap_i/display/videogen/inst/hcount_reg[7]/Q
                         net (fo=9, routed)           0.841     0.339    mmap_i/display/vidsel/inst/hcount[0]
    SLICE_X63Y74         LUT1 (Prop_lut1_I0_O)        0.150     0.489 r  mmap_i/display/vidsel/inst/tmphcount/O
                         net (fo=64, routed)          4.813     5.302    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X5Y6          RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.652     7.742    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y6          RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.452     8.195    
                         clock uncertainty           -0.110     8.084    
    RAMB36_X5Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.774     7.310    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          7.310    
                         arrival time                          -5.302    
  -------------------------------------------------------------------
                         slack                                  2.008    

Slack (MET) :             2.194ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.345ns  (logic 0.642ns (10.119%)  route 5.703ns (89.881%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 7.742 - 9.259 ) 
    Source Clock Delay      (SCD):    -1.020ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.696    -1.020    mmap_i/display/videogen/inst/vclock
    SLICE_X62Y73         FDRE                                         r  mmap_i/display/videogen/inst/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y73         FDRE (Prop_fdre_C_Q)         0.518    -0.502 r  mmap_i/display/videogen/inst/hcount_reg[7]/Q
                         net (fo=9, routed)           0.841     0.339    mmap_i/display/vidsel/hcount[7]
    SLICE_X63Y74         LUT2 (Prop_lut2_I0_O)        0.124     0.463 r  mmap_i/display/vidsel/vga_addr[8]_INST_0/O
                         net (fo=64, routed)          4.861     5.324    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X5Y6          RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.652     7.742    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y6          RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.452     8.195    
                         clock uncertainty           -0.110     8.084    
    RAMB36_X5Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566     7.518    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          7.518    
                         arrival time                          -5.324    
  -------------------------------------------------------------------
                         slack                                  2.194    

Slack (MET) :             2.243ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.294ns  (logic 0.518ns (8.230%)  route 5.776ns (91.770%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 7.742 - 9.259 ) 
    Source Clock Delay      (SCD):    -1.019ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.697    -1.019    mmap_i/display/videogen/inst/vclock
    SLICE_X62Y72         FDRE                                         r  mmap_i/display/videogen/inst/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.501 r  mmap_i/display/videogen/inst/hcount_reg[3]/Q
                         net (fo=69, routed)          5.776     5.275    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X5Y6          RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.652     7.742    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y6          RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.452     8.195    
                         clock uncertainty           -0.110     8.084    
    RAMB36_X5Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566     7.518    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          7.518    
                         arrival time                          -5.275    
  -------------------------------------------------------------------
                         slack                                  2.243    

Slack (MET) :             2.264ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.396ns  (logic 0.839ns (13.118%)  route 5.557ns (86.882%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 7.742 - 9.259 ) 
    Source Clock Delay      (SCD):    -1.018ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.698    -1.018    mmap_i/display/videogen/inst/vclock
    SLICE_X64Y72         FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDRE (Prop_fdre_C_Q)         0.419    -0.599 r  mmap_i/display/videogen/inst/vcount_reg[7]/Q
                         net (fo=39, routed)          3.487     2.887    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[17]
    SLICE_X88Y50         LUT5 (Prop_lut5_I0_O)        0.296     3.183 r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2__0/O
                         net (fo=3, routed)           1.134     4.317    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2__0_n_0
    SLICE_X90Y32         LUT3 (Prop_lut3_I2_O)        0.124     4.441 r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_266/O
                         net (fo=1, routed)           0.936     5.377    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_178
    RAMB36_X5Y6          RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.652     7.742    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y6          RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.452     8.195    
                         clock uncertainty           -0.110     8.084    
    RAMB36_X5Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     7.641    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          7.641    
                         arrival time                          -5.377    
  -------------------------------------------------------------------
                         slack                                  2.264    

Slack (MET) :             2.352ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.984ns  (logic 0.668ns (11.163%)  route 5.316ns (88.837%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 7.748 - 9.259 ) 
    Source Clock Delay      (SCD):    -1.020ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.696    -1.020    mmap_i/display/videogen/inst/vclock
    SLICE_X62Y73         FDRE                                         r  mmap_i/display/videogen/inst/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y73         FDRE (Prop_fdre_C_Q)         0.518    -0.502 f  mmap_i/display/videogen/inst/hcount_reg[7]/Q
                         net (fo=9, routed)           0.841     0.339    mmap_i/display/vidsel/inst/hcount[0]
    SLICE_X63Y74         LUT1 (Prop_lut1_I0_O)        0.150     0.489 r  mmap_i/display/vidsel/inst/tmphcount/O
                         net (fo=64, routed)          4.475     4.964    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X5Y7          RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.658     7.748    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y7          RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.452     8.201    
                         clock uncertainty           -0.110     8.090    
    RAMB36_X5Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.774     7.316    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          7.316    
                         arrival time                          -4.964    
  -------------------------------------------------------------------
                         slack                                  2.352    

Slack (MET) :             2.362ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.176ns  (logic 0.518ns (8.387%)  route 5.658ns (91.613%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 7.742 - 9.259 ) 
    Source Clock Delay      (SCD):    -1.020ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.696    -1.020    mmap_i/display/videogen/inst/vclock
    SLICE_X62Y73         FDRE                                         r  mmap_i/display/videogen/inst/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y73         FDRE (Prop_fdre_C_Q)         0.518    -0.502 r  mmap_i/display/videogen/inst/hcount_reg[5]/Q
                         net (fo=69, routed)          5.658     5.156    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X5Y6          RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.652     7.742    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y6          RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.452     8.195    
                         clock uncertainty           -0.110     8.084    
    RAMB36_X5Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566     7.518    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          7.518    
                         arrival time                          -5.156    
  -------------------------------------------------------------------
                         slack                                  2.362    

Slack (MET) :             2.503ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.084ns  (logic 0.580ns (9.533%)  route 5.504ns (90.467%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.590ns = ( 7.669 - 9.259 ) 
    Source Clock Delay      (SCD):    -1.018ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.698    -1.018    mmap_i/display/videogen/inst/vclock
    SLICE_X65Y72         FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y72         FDRE (Prop_fdre_C_Q)         0.456    -0.562 f  mmap_i/display/videogen/inst/vcount_reg[5]/Q
                         net (fo=102, routed)         5.162     4.600    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X55Y22         LUT3 (Prop_lut3_I0_O)        0.124     4.724 r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_215/O
                         net (fo=1, routed)           0.341     5.066    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_144
    RAMB36_X3Y4          RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.579     7.669    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y4          RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.452     8.122    
                         clock uncertainty           -0.110     8.011    
    RAMB36_X3Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     7.568    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          7.568    
                         arrival time                          -5.066    
  -------------------------------------------------------------------
                         slack                                  2.503    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 mmap_i/display/vidsel/inst/hcountd1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/vidsel/inst/hcountd2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.338%)  route 0.139ns (49.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.908ns
    Source Clock Delay      (SCD):    -0.665ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.566    -0.665    mmap_i/display/vidsel/inst/vclock
    SLICE_X63Y75         FDRE                                         r  mmap_i/display/vidsel/inst/hcountd1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.524 r  mmap_i/display/vidsel/inst/hcountd1_reg[8]/Q
                         net (fo=1, routed)           0.139    -0.385    mmap_i/display/vidsel/inst/hcountd1[8]
    SLICE_X62Y75         FDRE                                         r  mmap_i/display/vidsel/inst/hcountd2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.832    -0.908    mmap_i/display/vidsel/inst/vclock
    SLICE_X62Y75         FDRE                                         r  mmap_i/display/vidsel/inst/hcountd2_reg[8]/C
                         clock pessimism              0.255    -0.652    
                         clock uncertainty            0.110    -0.542    
    SLICE_X62Y75         FDRE (Hold_fdre_C_D)         0.086    -0.456    mmap_i/display/vidsel/inst/hcountd2_reg[8]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.784%)  route 0.130ns (41.216%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.711    -0.520    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X111Y131       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y131       FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/Q
                         net (fo=1, routed)           0.130    -0.249    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg_n_0_[1]
    SLICE_X112Y130       LUT2 (Prop_lut2_I1_O)        0.045    -0.204 r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw[1]_i_1_n_0
    SLICE_X112Y130       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.984    -0.756    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y130       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
                         clock pessimism              0.249    -0.507    
                         clock uncertainty            0.110    -0.397    
    SLICE_X112Y130       FDRE (Hold_fdre_C_D)         0.120    -0.277    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.543%)  route 0.161ns (46.457%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.710    -0.521    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X110Y130       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y130       FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[1]/Q
                         net (fo=13, routed)          0.161    -0.219    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg_n_0_[1]
    SLICE_X108Y130       LUT6 (Prop_lut6_I0_O)        0.045    -0.174 r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.174    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_2[1]
    SLICE_X108Y130       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.981    -0.759    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X108Y130       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/C
                         clock pessimism              0.271    -0.488    
                         clock uncertainty            0.110    -0.378    
    SLICE_X108Y130       FDRE (Hold_fdre_C_D)         0.120    -0.258    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.443%)  route 0.062ns (32.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.908ns
    Source Clock Delay      (SCD):    -0.665ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.566    -0.665    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y75         FDRE                                         r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y75         FDRE (Prop_fdre_C_Q)         0.128    -0.537 r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.062    -0.476    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X64Y75         FDRE                                         r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.832    -0.908    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y75         FDRE                                         r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.242    -0.665    
                         clock uncertainty            0.110    -0.555    
    SLICE_X64Y75         FDRE (Hold_fdre_C_D)        -0.008    -0.563    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.563    
                         arrival time                          -0.476    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.128ns (66.266%)  route 0.065ns (33.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.908ns
    Source Clock Delay      (SCD):    -0.665ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.566    -0.665    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y75         FDRE                                         r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y75         FDRE (Prop_fdre_C_Q)         0.128    -0.537 r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=1, routed)           0.065    -0.472    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[5]
    SLICE_X64Y75         FDRE                                         r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.832    -0.908    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y75         FDRE                                         r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                         clock pessimism              0.242    -0.665    
                         clock uncertainty            0.110    -0.555    
    SLICE_X64Y75         FDRE (Hold_fdre_C_D)        -0.006    -0.561    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.561    
                         arrival time                          -0.472    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.603    -0.628    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X90Y62         FDRE                                         r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=1, routed)           0.116    -0.348    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[5]
    SLICE_X90Y61         FDRE                                         r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.874    -0.866    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X90Y61         FDRE                                         r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                         clock pessimism              0.254    -0.611    
                         clock uncertainty            0.110    -0.501    
    SLICE_X90Y61         FDRE (Hold_fdre_C_D)         0.063    -0.438    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.777%)  route 0.142ns (50.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.709    -0.522    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X110Y129       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y129       FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/Q
                         net (fo=9, routed)           0.142    -0.239    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/p_0_in
    SLICE_X111Y129       FDSE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.983    -0.757    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X111Y129       FDSE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                         clock pessimism              0.248    -0.509    
                         clock uncertainty            0.110    -0.399    
    SLICE_X111Y129       FDSE (Hold_fdse_C_D)         0.070    -0.329    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.806%)  route 0.069ns (23.194%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.643    -0.589    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X113Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y2         FDPE (Prop_fdpe_C_Q)         0.128    -0.461 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/Q
                         net (fo=2, routed)           0.069    -0.392    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg_n_0_[0]
    SLICE_X113Y2         LUT3 (Prop_lut3_I1_O)        0.099    -0.293 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost0/O
                         net (fo=1, routed)           0.000    -0.293    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost0_n_0
    SLICE_X113Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.914    -0.826    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X113Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.237    -0.589    
                         clock uncertainty            0.110    -0.478    
    SLICE_X113Y2         FDPE (Hold_fdpe_C_D)         0.091    -0.387    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 mmap_i/display/videogen/inst/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/videogen/inst/vcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.189ns (56.847%)  route 0.143ns (43.153%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.905ns
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.569    -0.662    mmap_i/display/videogen/inst/vclock
    SLICE_X65Y72         FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.521 r  mmap_i/display/videogen/inst/vcount_reg[1]/Q
                         net (fo=74, routed)          0.143    -0.378    mmap_i/display/videogen/inst/vcount[1]
    SLICE_X64Y72         LUT5 (Prop_lut5_I1_O)        0.048    -0.330 r  mmap_i/display/videogen/inst/vcount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.330    mmap_i/display/videogen/inst/p_0_in[4]
    SLICE_X64Y72         FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.835    -0.905    mmap_i/display/videogen/inst/vclock
    SLICE_X64Y72         FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[4]/C
                         clock pessimism              0.255    -0.649    
                         clock uncertainty            0.110    -0.539    
    SLICE_X64Y72         FDRE (Hold_fdre_C_D)         0.107    -0.432    mmap_i/display/videogen/inst/vcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.246%)  route 0.133ns (41.754%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.708    -0.523    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X111Y127       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y127       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[0]/Q
                         net (fo=14, routed)          0.133    -0.249    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg_n_0_[0]
    SLICE_X110Y127       LUT3 (Prop_lut3_I0_O)        0.045    -0.204 r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/p_0_in9_in
    SLICE_X110Y127       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.981    -0.759    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X110Y127       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[2]/C
                         clock pessimism              0.249    -0.510    
                         clock uncertainty            0.110    -0.400    
    SLICE_X110Y127       FDRE (Hold_fdre_C_D)         0.091    -0.309    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.105    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmap_clk_wiz_0_1
  To Clock:  PixelClkIO_1

Setup :            0  Failing Endpoints,  Worst Slack        2.454ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.454ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.156ns  (logic 0.518ns (5.657%)  route 8.638ns (94.343%))
  Logic Levels:           0  
  Clock Path Skew:        3.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.170ns = ( 11.429 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         2.039    -0.677    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y126       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDRE (Prop_fdre_C_Q)         0.518    -0.159 r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           8.638     8.479    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[3]
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    11.429    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.882    
                         clock uncertainty           -0.324    11.558    
    OLOGIC_X1Y126        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    10.933    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.933    
                         arrival time                          -8.479    
  -------------------------------------------------------------------
                         slack                                  2.454    

Slack (MET) :             3.560ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.645ns  (logic 0.419ns (5.481%)  route 7.226ns (94.519%))
  Logic Levels:           0  
  Clock Path Skew:        3.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.173ns = ( 11.432 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         2.048    -0.668    mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y117       FDPE                                         r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.419    -0.249 r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.226     6.977    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    11.432    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.885    
                         clock uncertainty           -0.324    11.561    
    OLOGIC_X1Y130        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.537    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.537    
                         arrival time                          -6.977    
  -------------------------------------------------------------------
                         slack                                  3.560    

Slack (MET) :             3.711ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.493ns  (logic 0.419ns (5.592%)  route 7.074ns (94.408%))
  Logic Levels:           0  
  Clock Path Skew:        3.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.172ns = ( 11.431 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         2.048    -0.668    mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y117       FDPE                                         r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.419    -0.249 r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.074     6.825    mmap_i/display/rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y127        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    11.431    mmap_i/display/rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y127        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.452    11.884    
                         clock uncertainty           -0.324    11.560    
    OLOGIC_X1Y127        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.536    mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.536    
                         arrival time                          -6.825    
  -------------------------------------------------------------------
                         slack                                  3.711    

Slack (MET) :             3.851ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.354ns  (logic 0.419ns (5.697%)  route 6.935ns (94.303%))
  Logic Levels:           0  
  Clock Path Skew:        3.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.173ns = ( 11.432 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         2.048    -0.668    mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y117       FDPE                                         r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.419    -0.249 r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.935     6.686    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y129        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    11.432    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y129        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.452    11.885    
                         clock uncertainty           -0.324    11.561    
    OLOGIC_X1Y129        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.537    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.537    
                         arrival time                          -6.686    
  -------------------------------------------------------------------
                         slack                                  3.851    

Slack (MET) :             3.998ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.206ns  (logic 0.419ns (5.815%)  route 6.787ns (94.185%))
  Logic Levels:           0  
  Clock Path Skew:        3.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.172ns = ( 11.431 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         2.048    -0.668    mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y117       FDPE                                         r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.419    -0.249 r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.787     6.538    mmap_i/display/rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y128        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    11.431    mmap_i/display/rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y128        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.884    
                         clock uncertainty           -0.324    11.560    
    OLOGIC_X1Y128        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.536    mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.536    
                         arrival time                          -6.538    
  -------------------------------------------------------------------
                         slack                                  3.998    

Slack (MET) :             4.007ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.195ns  (logic 0.419ns (5.823%)  route 6.776ns (94.177%))
  Logic Levels:           0  
  Clock Path Skew:        3.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.170ns = ( 11.429 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         2.048    -0.668    mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y117       FDPE                                         r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.419    -0.249 r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.776     6.527    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    11.429    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.882    
                         clock uncertainty           -0.324    11.558    
    OLOGIC_X1Y126        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.534    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.534    
                         arrival time                          -6.527    
  -------------------------------------------------------------------
                         slack                                  4.007    

Slack (MET) :             4.307ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.895ns  (logic 0.419ns (6.077%)  route 6.476ns (93.923%))
  Logic Levels:           0  
  Clock Path Skew:        3.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.170ns = ( 11.429 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         2.048    -0.668    mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y117       FDPE                                         r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.419    -0.249 r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.476     6.226    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y125        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    11.429    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y125        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.452    11.882    
                         clock uncertainty           -0.324    11.558    
    OLOGIC_X1Y125        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.534    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.534    
                         arrival time                          -6.226    
  -------------------------------------------------------------------
                         slack                                  4.307    

Slack (MET) :             4.476ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.727ns  (logic 0.419ns (6.228%)  route 6.308ns (93.772%))
  Logic Levels:           0  
  Clock Path Skew:        3.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.172ns = ( 11.431 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         2.048    -0.668    mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y117       FDPE                                         r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.419    -0.249 r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.308     6.059    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    11.431    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.884    
                         clock uncertainty           -0.324    11.560    
    OLOGIC_X1Y122        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.536    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.536    
                         arrival time                          -6.059    
  -------------------------------------------------------------------
                         slack                                  4.476    

Slack (MET) :             4.481ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.723ns  (logic 0.419ns (6.233%)  route 6.304ns (93.767%))
  Logic Levels:           0  
  Clock Path Skew:        3.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.172ns = ( 11.431 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         2.048    -0.668    mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y117       FDPE                                         r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.419    -0.249 r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.304     6.054    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y121        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    11.431    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y121        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.452    11.884    
                         clock uncertainty           -0.324    11.560    
    OLOGIC_X1Y121        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.536    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.536    
                         arrival time                          -6.054    
  -------------------------------------------------------------------
                         slack                                  4.481    

Slack (MET) :             4.484ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.124ns  (logic 0.518ns (7.272%)  route 6.606ns (92.728%))
  Logic Levels:           0  
  Clock Path Skew:        3.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.173ns = ( 11.432 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         2.044    -0.672    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y129       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y129       FDRE (Prop_fdre_C_Q)         0.518    -0.154 r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           6.606     6.451    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[0]
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    11.432    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.885    
                         clock uncertainty           -0.324    11.561    
    OLOGIC_X1Y130        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    10.936    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.936    
                         arrival time                          -6.451    
  -------------------------------------------------------------------
                         slack                                  4.484    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.432ns  (logic 0.418ns (9.432%)  route 4.014ns (90.568%))
  Logic Levels:           0  
  Clock Path Skew:        4.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.232ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.843    -1.326    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y125       FDSE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y125       FDSE (Prop_fdse_C_Q)         0.418    -0.908 r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           4.014     3.106    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[8]
    OLOGIC_X1Y125        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.806    -0.910    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.822 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.889     1.067    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.168 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.064     3.232    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y125        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.452     2.780    
                         clock uncertainty            0.324     3.104    
    OLOGIC_X1Y125        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.063     3.041    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -3.041    
                         arrival time                           3.106    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.515ns  (logic 0.367ns (8.128%)  route 4.148ns (91.872%))
  Logic Levels:           0  
  Clock Path Skew:        4.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.232ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.843    -1.326    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X110Y125       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y125       FDRE (Prop_fdre_C_Q)         0.367    -0.959 r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           4.148     3.189    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[5]
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.806    -0.910    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.822 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.889     1.067    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.168 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.064     3.232    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.452     2.780    
                         clock uncertainty            0.324     3.104    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                     -0.063     3.041    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.041    
                         arrival time                           3.189    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.528ns  (logic 0.418ns (9.231%)  route 4.110ns (90.769%))
  Logic Levels:           0  
  Clock Path Skew:        4.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.232ns
    Source Clock Delay      (SCD):    -1.323ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.846    -1.323    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y127       FDSE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y127       FDSE (Prop_fdse_C_Q)         0.418    -0.905 r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           4.110     3.205    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[2]
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.806    -0.910    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.822 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.889     1.067    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.168 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.064     3.232    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.452     2.780    
                         clock uncertainty            0.324     3.104    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.063     3.041    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.041    
                         arrival time                           3.205    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.533ns  (logic 0.418ns (9.221%)  route 4.115ns (90.779%))
  Logic Levels:           0  
  Clock Path Skew:        4.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.236ns
    Source Clock Delay      (SCD):    -1.320ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.849    -1.320    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y130       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y130       FDRE (Prop_fdre_C_Q)         0.418    -0.902 r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           4.115     3.213    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[3]
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.806    -0.910    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.822 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.889     1.067    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.168 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.068     3.236    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.452     2.784    
                         clock uncertainty            0.324     3.108    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.063     3.045    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.045    
                         arrival time                           3.213    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.312ns  (logic 0.141ns (6.100%)  route 2.171ns (93.900%))
  Logic Levels:           0  
  Clock Path Skew:        1.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.762ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.705    -0.526    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X110Y125       FDSE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y125       FDSE (Prop_fdse_C_Q)         0.141    -0.385 r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           2.171     1.786    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[4]
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.864    -0.876    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.823 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576    -0.247    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.218 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.980     0.762    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.509     1.271    
                         clock uncertainty            0.324     1.595    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     1.614    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.311ns  (logic 0.141ns (6.101%)  route 2.170ns (93.899%))
  Logic Levels:           0  
  Clock Path Skew:        1.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.762ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.706    -0.525    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X113Y126       FDSE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y126       FDSE (Prop_fdse_C_Q)         0.141    -0.384 r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           2.170     1.786    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[6]
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.864    -0.876    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.823 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576    -0.247    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.218 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.980     0.762    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.509     1.271    
                         clock uncertainty            0.324     1.595    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     1.614    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.313ns  (logic 0.164ns (7.089%)  route 2.149ns (92.911%))
  Logic Levels:           0  
  Clock Path Skew:        1.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.764ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.710    -0.521    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y130       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y130       FDRE (Prop_fdre_C_Q)         0.164    -0.357 r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           2.149     1.792    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[1]
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.864    -0.876    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.823 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576    -0.247    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.218 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.982     0.764    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.509     1.273    
                         clock uncertainty            0.324     1.597    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     1.616    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.266ns  (logic 0.148ns (6.531%)  route 2.118ns (93.469%))
  Logic Levels:           0  
  Clock Path Skew:        1.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.763ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.708    -0.523    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y122       FDSE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDSE (Prop_fdse_C_Q)         0.148    -0.375 r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           2.118     1.743    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[6]
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.864    -0.876    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.823 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576    -0.247    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.218 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.981     0.763    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.509     1.272    
                         clock uncertainty            0.324     1.596    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                     -0.034     1.562    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.553ns  (logic 0.418ns (9.180%)  route 4.135ns (90.820%))
  Logic Levels:           0  
  Clock Path Skew:        4.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.232ns
    Source Clock Delay      (SCD):    -1.324ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.845    -1.324    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y126       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDRE (Prop_fdre_C_Q)         0.418    -0.906 r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           4.135     3.229    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[0]
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.806    -0.910    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.822 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.889     1.067    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.168 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.064     3.232    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.452     2.780    
                         clock uncertainty            0.324     3.104    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                     -0.063     3.041    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.041    
                         arrival time                           3.229    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.328ns  (logic 0.141ns (6.058%)  route 2.187ns (93.942%))
  Logic Levels:           0  
  Clock Path Skew:        1.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.764ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.709    -0.522    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X113Y129       FDSE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y129       FDSE (Prop_fdse_C_Q)         0.141    -0.381 r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           2.187     1.806    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[9]
    OLOGIC_X1Y129        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.864    -0.876    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.823 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576    -0.247    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.218 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.982     0.764    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y129        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.509     1.273    
                         clock uncertainty            0.324     1.597    
    OLOGIC_X1Y129        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.616    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.189    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmap_clk_wiz_0
  To Clock:  PixelClkIO_1

Setup :            0  Failing Endpoints,  Worst Slack        2.454ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.454ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.156ns  (logic 0.518ns (5.657%)  route 8.638ns (94.343%))
  Logic Levels:           0  
  Clock Path Skew:        3.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.170ns = ( 11.429 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         2.039    -0.677    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y126       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDRE (Prop_fdre_C_Q)         0.518    -0.159 r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           8.638     8.479    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[3]
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    11.429    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.882    
                         clock uncertainty           -0.324    11.558    
    OLOGIC_X1Y126        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    10.933    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.933    
                         arrival time                          -8.479    
  -------------------------------------------------------------------
                         slack                                  2.454    

Slack (MET) :             3.560ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.645ns  (logic 0.419ns (5.481%)  route 7.226ns (94.519%))
  Logic Levels:           0  
  Clock Path Skew:        3.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.173ns = ( 11.432 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         2.048    -0.668    mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y117       FDPE                                         r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.419    -0.249 r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.226     6.977    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    11.432    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.885    
                         clock uncertainty           -0.324    11.561    
    OLOGIC_X1Y130        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.537    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.537    
                         arrival time                          -6.977    
  -------------------------------------------------------------------
                         slack                                  3.560    

Slack (MET) :             3.711ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.493ns  (logic 0.419ns (5.592%)  route 7.074ns (94.408%))
  Logic Levels:           0  
  Clock Path Skew:        3.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.172ns = ( 11.431 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         2.048    -0.668    mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y117       FDPE                                         r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.419    -0.249 r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.074     6.825    mmap_i/display/rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y127        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    11.431    mmap_i/display/rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y127        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.452    11.884    
                         clock uncertainty           -0.324    11.560    
    OLOGIC_X1Y127        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.536    mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.536    
                         arrival time                          -6.825    
  -------------------------------------------------------------------
                         slack                                  3.711    

Slack (MET) :             3.850ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.354ns  (logic 0.419ns (5.697%)  route 6.935ns (94.303%))
  Logic Levels:           0  
  Clock Path Skew:        3.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.173ns = ( 11.432 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         2.048    -0.668    mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y117       FDPE                                         r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.419    -0.249 r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.935     6.686    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y129        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    11.432    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y129        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.452    11.885    
                         clock uncertainty           -0.324    11.561    
    OLOGIC_X1Y129        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.537    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.537    
                         arrival time                          -6.686    
  -------------------------------------------------------------------
                         slack                                  3.850    

Slack (MET) :             3.998ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.206ns  (logic 0.419ns (5.815%)  route 6.787ns (94.185%))
  Logic Levels:           0  
  Clock Path Skew:        3.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.172ns = ( 11.431 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         2.048    -0.668    mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y117       FDPE                                         r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.419    -0.249 r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.787     6.538    mmap_i/display/rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y128        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    11.431    mmap_i/display/rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y128        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.884    
                         clock uncertainty           -0.324    11.560    
    OLOGIC_X1Y128        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.536    mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.536    
                         arrival time                          -6.538    
  -------------------------------------------------------------------
                         slack                                  3.998    

Slack (MET) :             4.007ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.195ns  (logic 0.419ns (5.823%)  route 6.776ns (94.177%))
  Logic Levels:           0  
  Clock Path Skew:        3.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.170ns = ( 11.429 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         2.048    -0.668    mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y117       FDPE                                         r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.419    -0.249 r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.776     6.527    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    11.429    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.882    
                         clock uncertainty           -0.324    11.558    
    OLOGIC_X1Y126        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.534    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.534    
                         arrival time                          -6.527    
  -------------------------------------------------------------------
                         slack                                  4.007    

Slack (MET) :             4.307ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.895ns  (logic 0.419ns (6.077%)  route 6.476ns (93.923%))
  Logic Levels:           0  
  Clock Path Skew:        3.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.170ns = ( 11.429 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         2.048    -0.668    mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y117       FDPE                                         r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.419    -0.249 r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.476     6.226    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y125        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    11.429    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y125        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.452    11.882    
                         clock uncertainty           -0.324    11.558    
    OLOGIC_X1Y125        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.534    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.534    
                         arrival time                          -6.226    
  -------------------------------------------------------------------
                         slack                                  4.307    

Slack (MET) :             4.476ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.727ns  (logic 0.419ns (6.228%)  route 6.308ns (93.772%))
  Logic Levels:           0  
  Clock Path Skew:        3.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.172ns = ( 11.431 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         2.048    -0.668    mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y117       FDPE                                         r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.419    -0.249 r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.308     6.059    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    11.431    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.884    
                         clock uncertainty           -0.324    11.560    
    OLOGIC_X1Y122        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.536    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.536    
                         arrival time                          -6.059    
  -------------------------------------------------------------------
                         slack                                  4.476    

Slack (MET) :             4.481ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.723ns  (logic 0.419ns (6.233%)  route 6.304ns (93.767%))
  Logic Levels:           0  
  Clock Path Skew:        3.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.172ns = ( 11.431 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         2.048    -0.668    mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y117       FDPE                                         r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.419    -0.249 r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.304     6.054    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y121        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    11.431    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y121        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.452    11.884    
                         clock uncertainty           -0.324    11.560    
    OLOGIC_X1Y121        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.536    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.536    
                         arrival time                          -6.054    
  -------------------------------------------------------------------
                         slack                                  4.481    

Slack (MET) :             4.484ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.124ns  (logic 0.518ns (7.272%)  route 6.606ns (92.728%))
  Logic Levels:           0  
  Clock Path Skew:        3.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.173ns = ( 11.432 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         2.044    -0.672    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y129       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y129       FDRE (Prop_fdre_C_Q)         0.518    -0.154 r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           6.606     6.451    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[0]
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    11.432    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.885    
                         clock uncertainty           -0.324    11.561    
    OLOGIC_X1Y130        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    10.936    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.936    
                         arrival time                          -6.451    
  -------------------------------------------------------------------
                         slack                                  4.484    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.432ns  (logic 0.418ns (9.432%)  route 4.014ns (90.568%))
  Logic Levels:           0  
  Clock Path Skew:        4.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.232ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.843    -1.326    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y125       FDSE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y125       FDSE (Prop_fdse_C_Q)         0.418    -0.908 r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           4.014     3.106    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[8]
    OLOGIC_X1Y125        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.806    -0.910    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.822 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.889     1.067    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.168 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.064     3.232    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y125        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.452     2.780    
                         clock uncertainty            0.324     3.104    
    OLOGIC_X1Y125        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.063     3.041    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -3.041    
                         arrival time                           3.106    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.515ns  (logic 0.367ns (8.128%)  route 4.148ns (91.872%))
  Logic Levels:           0  
  Clock Path Skew:        4.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.232ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.843    -1.326    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X110Y125       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y125       FDRE (Prop_fdre_C_Q)         0.367    -0.959 r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           4.148     3.189    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[5]
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.806    -0.910    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.822 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.889     1.067    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.168 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.064     3.232    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.452     2.780    
                         clock uncertainty            0.324     3.104    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                     -0.063     3.041    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.041    
                         arrival time                           3.189    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.528ns  (logic 0.418ns (9.231%)  route 4.110ns (90.769%))
  Logic Levels:           0  
  Clock Path Skew:        4.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.232ns
    Source Clock Delay      (SCD):    -1.323ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.846    -1.323    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y127       FDSE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y127       FDSE (Prop_fdse_C_Q)         0.418    -0.905 r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           4.110     3.205    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[2]
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.806    -0.910    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.822 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.889     1.067    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.168 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.064     3.232    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.452     2.780    
                         clock uncertainty            0.324     3.104    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.063     3.041    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.041    
                         arrival time                           3.205    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.533ns  (logic 0.418ns (9.221%)  route 4.115ns (90.779%))
  Logic Levels:           0  
  Clock Path Skew:        4.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.236ns
    Source Clock Delay      (SCD):    -1.320ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.849    -1.320    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y130       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y130       FDRE (Prop_fdre_C_Q)         0.418    -0.902 r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           4.115     3.213    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[3]
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.806    -0.910    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.822 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.889     1.067    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.168 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.068     3.236    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.452     2.784    
                         clock uncertainty            0.324     3.108    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.063     3.045    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.045    
                         arrival time                           3.213    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.312ns  (logic 0.141ns (6.100%)  route 2.171ns (93.900%))
  Logic Levels:           0  
  Clock Path Skew:        1.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.762ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.705    -0.526    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X110Y125       FDSE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y125       FDSE (Prop_fdse_C_Q)         0.141    -0.385 r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           2.171     1.786    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[4]
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.864    -0.876    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.823 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576    -0.247    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.218 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.980     0.762    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.509     1.271    
                         clock uncertainty            0.324     1.595    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     1.614    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.311ns  (logic 0.141ns (6.101%)  route 2.170ns (93.899%))
  Logic Levels:           0  
  Clock Path Skew:        1.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.762ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.706    -0.525    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X113Y126       FDSE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y126       FDSE (Prop_fdse_C_Q)         0.141    -0.384 r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           2.170     1.786    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[6]
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.864    -0.876    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.823 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576    -0.247    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.218 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.980     0.762    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.509     1.271    
                         clock uncertainty            0.324     1.595    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     1.614    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.313ns  (logic 0.164ns (7.089%)  route 2.149ns (92.911%))
  Logic Levels:           0  
  Clock Path Skew:        1.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.764ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.710    -0.521    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y130       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y130       FDRE (Prop_fdre_C_Q)         0.164    -0.357 r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           2.149     1.792    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[1]
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.864    -0.876    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.823 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576    -0.247    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.218 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.982     0.764    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.509     1.273    
                         clock uncertainty            0.324     1.597    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     1.616    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.266ns  (logic 0.148ns (6.531%)  route 2.118ns (93.469%))
  Logic Levels:           0  
  Clock Path Skew:        1.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.763ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.708    -0.523    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y122       FDSE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDSE (Prop_fdse_C_Q)         0.148    -0.375 r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           2.118     1.743    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[6]
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.864    -0.876    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.823 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576    -0.247    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.218 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.981     0.763    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.509     1.272    
                         clock uncertainty            0.324     1.596    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                     -0.034     1.562    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.553ns  (logic 0.418ns (9.180%)  route 4.135ns (90.820%))
  Logic Levels:           0  
  Clock Path Skew:        4.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.232ns
    Source Clock Delay      (SCD):    -1.324ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.845    -1.324    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y126       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDRE (Prop_fdre_C_Q)         0.418    -0.906 r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           4.135     3.229    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[0]
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.806    -0.910    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.822 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.889     1.067    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.168 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.064     3.232    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.452     2.780    
                         clock uncertainty            0.324     3.104    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                     -0.063     3.041    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.041    
                         arrival time                           3.229    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.328ns  (logic 0.141ns (6.058%)  route 2.187ns (93.942%))
  Logic Levels:           0  
  Clock Path Skew:        1.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.764ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.709    -0.522    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X113Y129       FDSE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y129       FDSE (Prop_fdse_C_Q)         0.141    -0.381 r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           2.187     1.806    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[9]
    OLOGIC_X1Y129        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.864    -0.876    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.823 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576    -0.247    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.218 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.982     0.764    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y129        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.509     1.273    
                         clock uncertainty            0.324     1.597    
    OLOGIC_X1Y129        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.616    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.189    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_mmap_clk_wiz_0

Setup :          177  Failing Endpoints,  Worst Slack       -8.435ns,  Total Violation    -1255.047ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.565ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.435ns  (required time - arrival time)
  Source:                 mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_mmap_clk_wiz_0 rise@120.370ns - clk_fpga_0 rise@120.000ns)
  Data Path Delay:        3.358ns  (logic 0.704ns (20.963%)  route 2.654ns (79.037%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -4.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.656ns = ( 118.715 - 120.370 ) 
    Source Clock Delay      (SCD):    2.928ns = ( 122.928 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    120.000   120.000 r  
    PS7_X0Y0             PS7                          0.000   120.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   121.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   121.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        1.634   122.928    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_aclk
    SLICE_X53Y63         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDRE (Prop_fdre_C_Q)         0.456   123.384 r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_1/Q
                         net (fo=93, routed)          1.263   124.647    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/pixel_buffer_sel_repN_1_alias
    SLICE_X52Y80         LUT5 (Prop_lut5_I3_O)        0.124   124.771 r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2__6/O
                         net (fo=3, routed)           0.175   124.946    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2__6_n_0
    SLICE_X52Y80         LUT3 (Prop_lut3_I2_O)        0.124   125.070 r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_224/O
                         net (fo=1, routed)           1.216   126.286    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_150
    RAMB36_X2Y18         RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    H16                                               0.000   120.370 r  sysclk (IN)
                         net (fo=0)                   0.000   120.370    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   121.751 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.913    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   115.098 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   117.111    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   117.202 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.513   118.715    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y18         RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000   118.715    
                         clock uncertainty           -0.420   118.294    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   117.851    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        117.851    
                         arrival time                        -126.286    
  -------------------------------------------------------------------
                         slack                                 -8.435    

Slack (VIOLATED) :        -8.389ns  (required time - arrival time)
  Source:                 mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_mmap_clk_wiz_0 rise@120.370ns - clk_fpga_0 rise@120.000ns)
  Data Path Delay:        3.277ns  (logic 0.642ns (19.590%)  route 2.635ns (80.410%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.702ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 118.731 - 120.370 ) 
    Source Clock Delay      (SCD):    3.063ns = ( 123.063 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    120.000   120.000 r  
    PS7_X0Y0             PS7                          0.000   120.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   121.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   121.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        1.769   123.063    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_aclk
    SLICE_X92Y71         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y71         FDRE (Prop_fdre_C_Q)         0.518   123.581 f  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_2/Q
                         net (fo=20, routed)          0.265   123.846    mmap_i/display/buffer_mux_0/pixel_buffer_sel_repN_2_alias
    SLICE_X93Y71         LUT1 (Prop_lut1_I0_O)        0.124   123.970 r  mmap_i/display/buffer_mux_0/buffer_1_enb_INST_0/O
                         net (fo=72, routed)          2.370   126.340    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/enb
    RAMB36_X2Y8          RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    H16                                               0.000   120.370 r  sysclk (IN)
                         net (fo=0)                   0.000   120.370    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   121.751 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.913    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   115.098 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   117.111    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   117.202 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.530   118.731    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y8          RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.000   118.731    
                         clock uncertainty           -0.420   118.311    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360   117.951    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        117.951    
                         arrival time                        -126.340    
  -------------------------------------------------------------------
                         slack                                 -8.389    

Slack (VIOLATED) :        -8.378ns  (required time - arrival time)
  Source:                 mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_mmap_clk_wiz_0 rise@120.370ns - clk_fpga_0 rise@120.000ns)
  Data Path Delay:        3.263ns  (logic 0.642ns (19.677%)  route 2.621ns (80.323%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.705ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.642ns = ( 118.728 - 120.370 ) 
    Source Clock Delay      (SCD):    3.063ns = ( 123.063 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    120.000   120.000 r  
    PS7_X0Y0             PS7                          0.000   120.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   121.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   121.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        1.769   123.063    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_aclk
    SLICE_X92Y71         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y71         FDRE (Prop_fdre_C_Q)         0.518   123.581 f  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_2/Q
                         net (fo=20, routed)          0.265   123.846    mmap_i/display/buffer_mux_0/pixel_buffer_sel_repN_2_alias
    SLICE_X93Y71         LUT1 (Prop_lut1_I0_O)        0.124   123.970 r  mmap_i/display/buffer_mux_0/buffer_1_enb_INST_0/O
                         net (fo=72, routed)          2.355   126.326    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/enb
    RAMB36_X2Y7          RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    H16                                               0.000   120.370 r  sysclk (IN)
                         net (fo=0)                   0.000   120.370    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   121.751 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.913    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   115.098 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   117.111    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   117.202 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.527   118.728    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000   118.728    
                         clock uncertainty           -0.420   118.308    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360   117.948    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        117.948    
                         arrival time                        -126.326    
  -------------------------------------------------------------------
                         slack                                 -8.378    

Slack (VIOLATED) :        -8.274ns  (required time - arrival time)
  Source:                 mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_mmap_clk_wiz_0 rise@120.370ns - clk_fpga_0 rise@120.000ns)
  Data Path Delay:        3.263ns  (logic 0.704ns (21.578%)  route 2.559ns (78.422%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -4.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.590ns = ( 118.780 - 120.370 ) 
    Source Clock Delay      (SCD):    2.928ns = ( 122.928 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    120.000   120.000 r  
    PS7_X0Y0             PS7                          0.000   120.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   121.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   121.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        1.634   122.928    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_aclk
    SLICE_X53Y63         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDRE (Prop_fdre_C_Q)         0.456   123.384 r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_1/Q
                         net (fo=93, routed)          0.596   123.980    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/pixel_buffer_sel_repN_1_alias
    SLICE_X53Y63         LUT5 (Prop_lut5_I3_O)        0.124   124.104 r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2__1/O
                         net (fo=3, routed)           1.621   125.725    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2__1_n_0
    SLICE_X55Y22         LUT3 (Prop_lut3_I2_O)        0.124   125.849 r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_215/O
                         net (fo=1, routed)           0.341   126.191    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_144
    RAMB36_X3Y4          RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    H16                                               0.000   120.370 r  sysclk (IN)
                         net (fo=0)                   0.000   120.370    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   121.751 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.913    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   115.098 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   117.111    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   117.202 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.579   118.780    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y4          RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000   118.780    
                         clock uncertainty           -0.420   118.360    
    RAMB36_X3Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   117.917    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        117.917    
                         arrival time                        -126.191    
  -------------------------------------------------------------------
                         slack                                 -8.274    

Slack (VIOLATED) :        -8.273ns  (required time - arrival time)
  Source:                 mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_mmap_clk_wiz_0 rise@120.370ns - clk_fpga_0 rise@120.000ns)
  Data Path Delay:        3.210ns  (logic 0.704ns (21.934%)  route 2.506ns (78.066%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -4.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.642ns = ( 118.728 - 120.370 ) 
    Source Clock Delay      (SCD):    2.928ns = ( 122.928 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    120.000   120.000 r  
    PS7_X0Y0             PS7                          0.000   120.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   121.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   121.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        1.634   122.928    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_aclk
    SLICE_X53Y63         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDRE (Prop_fdre_C_Q)         0.456   123.384 f  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_1/Q
                         net (fo=93, routed)          1.485   124.869    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/pixel_buffer_sel_repN_1_alias
    SLICE_X38Y43         LUT5 (Prop_lut5_I3_O)        0.124   124.993 r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2__1/O
                         net (fo=3, routed)           0.679   125.672    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2__1_n_0
    SLICE_X33Y37         LUT3 (Prop_lut3_I2_O)        0.124   125.796 r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_263/O
                         net (fo=1, routed)           0.341   126.138    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_176
    RAMB36_X2Y7          RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    H16                                               0.000   120.370 r  sysclk (IN)
                         net (fo=0)                   0.000   120.370    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   121.751 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.913    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   115.098 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   117.111    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   117.202 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.527   118.728    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000   118.728    
                         clock uncertainty           -0.420   118.308    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   117.865    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        117.865    
                         arrival time                        -126.138    
  -------------------------------------------------------------------
                         slack                                 -8.273    

Slack (VIOLATED) :        -8.263ns  (required time - arrival time)
  Source:                 mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_mmap_clk_wiz_0 rise@120.370ns - clk_fpga_0 rise@120.000ns)
  Data Path Delay:        3.189ns  (logic 0.580ns (18.190%)  route 2.609ns (81.810%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.654ns = ( 118.717 - 120.370 ) 
    Source Clock Delay      (SCD):    2.928ns = ( 122.928 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    120.000   120.000 r  
    PS7_X0Y0             PS7                          0.000   120.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   121.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   121.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        1.634   122.928    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_aclk
    SLICE_X53Y63         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDRE (Prop_fdre_C_Q)         0.456   123.384 r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_1/Q
                         net (fo=93, routed)          1.263   124.647    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/pixel_buffer_sel_repN_1_alias
    SLICE_X52Y80         LUT5 (Prop_lut5_I3_O)        0.124   124.771 r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2__6/O
                         net (fo=3, routed)           1.345   126.117    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2__6_n_0
    RAMB36_X2Y19         RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    H16                                               0.000   120.370 r  sysclk (IN)
                         net (fo=0)                   0.000   120.370    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   121.751 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.913    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   115.098 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   117.111    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   117.202 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.515   118.717    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y19         RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.000   118.717    
                         clock uncertainty           -0.420   118.296    
    RAMB36_X2Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   117.853    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        117.853    
                         arrival time                        -126.117    
  -------------------------------------------------------------------
                         slack                                 -8.263    

Slack (VIOLATED) :        -8.254ns  (required time - arrival time)
  Source:                 mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_mmap_clk_wiz_0 rise@120.370ns - clk_fpga_0 rise@120.000ns)
  Data Path Delay:        3.408ns  (logic 0.704ns (20.654%)  route 2.704ns (79.346%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -4.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 118.946 - 120.370 ) 
    Source Clock Delay      (SCD):    2.928ns = ( 122.928 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    120.000   120.000 r  
    PS7_X0Y0             PS7                          0.000   120.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   121.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   121.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        1.634   122.928    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_aclk
    SLICE_X53Y63         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDRE (Prop_fdre_C_Q)         0.456   123.384 r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_1/Q
                         net (fo=93, routed)          1.354   124.738    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/pixel_buffer_sel_repN_1_alias
    SLICE_X50Y93         LUT5 (Prop_lut5_I3_O)        0.124   124.862 r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2__8/O
                         net (fo=3, routed)           0.316   125.177    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2__8_n_0
    SLICE_X52Y93         LUT3 (Prop_lut3_I2_O)        0.124   125.301 r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_197/O
                         net (fo=1, routed)           1.035   126.336    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_132
    RAMB36_X3Y22         RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    H16                                               0.000   120.370 r  sysclk (IN)
                         net (fo=0)                   0.000   120.370    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   121.751 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.913    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   115.098 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   117.111    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   117.202 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.744   118.946    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y22         RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000   118.946    
                         clock uncertainty           -0.420   118.526    
    RAMB36_X3Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   118.083    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        118.083    
                         arrival time                        -126.336    
  -------------------------------------------------------------------
                         slack                                 -8.254    

Slack (VIOLATED) :        -8.248ns  (required time - arrival time)
  Source:                 mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_mmap_clk_wiz_0 rise@120.370ns - clk_fpga_0 rise@120.000ns)
  Data Path Delay:        3.170ns  (logic 0.766ns (24.160%)  route 2.404ns (75.840%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -4.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 118.849 - 120.370 ) 
    Source Clock Delay      (SCD):    3.063ns = ( 123.063 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    120.000   120.000 r  
    PS7_X0Y0             PS7                          0.000   120.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   121.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   121.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        1.769   123.063    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_aclk
    SLICE_X92Y71         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y71         FDRE (Prop_fdre_C_Q)         0.518   123.581 f  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_2/Q
                         net (fo=20, routed)          0.866   124.447    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/pixel_buffer_sel_repN_2_alias
    SLICE_X93Y58         LUT5 (Prop_lut5_I3_O)        0.124   124.571 r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2__13/O
                         net (fo=3, routed)           0.317   124.887    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2__13_n_0
    SLICE_X93Y57         LUT3 (Prop_lut3_I2_O)        0.124   125.011 r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_254/O
                         net (fo=1, routed)           1.222   126.233    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_170
    RAMB36_X4Y6          RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    H16                                               0.000   120.370 r  sysclk (IN)
                         net (fo=0)                   0.000   120.370    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   121.751 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.913    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   115.098 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   117.111    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   117.202 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.648   118.849    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y6          RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000   118.849    
                         clock uncertainty           -0.420   118.429    
    RAMB36_X4Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   117.986    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        117.986    
                         arrival time                        -126.233    
  -------------------------------------------------------------------
                         slack                                 -8.248    

Slack (VIOLATED) :        -8.145ns  (required time - arrival time)
  Source:                 mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_mmap_clk_wiz_0 rise@120.370ns - clk_fpga_0 rise@120.000ns)
  Data Path Delay:        3.019ns  (logic 0.642ns (21.265%)  route 2.377ns (78.735%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.716ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.653ns = ( 118.718 - 120.370 ) 
    Source Clock Delay      (SCD):    3.063ns = ( 123.063 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    120.000   120.000 r  
    PS7_X0Y0             PS7                          0.000   120.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   121.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   121.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        1.769   123.063    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_aclk
    SLICE_X92Y71         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y71         FDRE (Prop_fdre_C_Q)         0.518   123.581 f  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_2/Q
                         net (fo=20, routed)          0.265   123.846    mmap_i/display/buffer_mux_0/pixel_buffer_sel_repN_2_alias
    SLICE_X93Y71         LUT1 (Prop_lut1_I0_O)        0.124   123.970 r  mmap_i/display/buffer_mux_0/buffer_1_enb_INST_0/O
                         net (fo=72, routed)          2.112   126.082    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/enb
    RAMB36_X2Y10         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    H16                                               0.000   120.370 r  sysclk (IN)
                         net (fo=0)                   0.000   120.370    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   121.751 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.913    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   115.098 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   117.111    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   117.202 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.516   118.718    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y10         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000   118.718    
                         clock uncertainty           -0.420   118.297    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360   117.937    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        117.937    
                         arrival time                        -126.082    
  -------------------------------------------------------------------
                         slack                                 -8.145    

Slack (VIOLATED) :        -8.125ns  (required time - arrival time)
  Source:                 mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_mmap_clk_wiz_0 rise@120.370ns - clk_fpga_0 rise@120.000ns)
  Data Path Delay:        3.113ns  (logic 0.704ns (22.611%)  route 2.409ns (77.389%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -4.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.590ns = ( 118.780 - 120.370 ) 
    Source Clock Delay      (SCD):    2.928ns = ( 122.928 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    120.000   120.000 r  
    PS7_X0Y0             PS7                          0.000   120.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   121.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   121.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        1.634   122.928    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_aclk
    SLICE_X53Y63         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDRE (Prop_fdre_C_Q)         0.456   123.384 f  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_1/Q
                         net (fo=93, routed)          0.896   124.280    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/pixel_buffer_sel_repN_1_alias
    SLICE_X53Y54         LUT5 (Prop_lut5_I3_O)        0.124   124.404 r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2__9/O
                         net (fo=3, routed)           1.151   125.555    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2__9_n_0
    SLICE_X56Y32         LUT3 (Prop_lut3_I2_O)        0.124   125.679 r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_287/O
                         net (fo=1, routed)           0.363   126.041    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_192
    RAMB36_X3Y6          RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    H16                                               0.000   120.370 r  sysclk (IN)
                         net (fo=0)                   0.000   120.370    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   121.751 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.913    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   115.098 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   117.111    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   117.202 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.579   118.780    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y6          RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000   118.780    
                         clock uncertainty           -0.420   118.360    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   117.917    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        117.917    
                         arrival time                        -126.041    
  -------------------------------------------------------------------
                         slack                                 -8.125    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.565ns  (arrival time - required time)
  Source:                 mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_268_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (62.082%)  route 0.114ns (37.918%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        0.607     0.943    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_aclk
    SLICE_X91Y97         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y97         FDRE (Prop_fdre_C_Q)         0.141     1.084 f  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_3/Q
                         net (fo=8, routed)           0.114     1.197    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/pixel_buffer_sel_repN_3_alias
    SLICE_X90Y97         LUT5 (Prop_lut5_I3_O)        0.045     1.242 r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2/O
                         net (fo=3, routed)           0.000     1.242    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2_n_0
    SLICE_X90Y97         FDCE                                         r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_268_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.877    -0.863    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    SLICE_X90Y97         FDCE                                         r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_268_cooolDelFlop/C
                         clock pessimism              0.000    -0.863    
                         clock uncertainty            0.420    -0.442    
    SLICE_X90Y97         FDCE (Hold_fdce_C_D)         0.120    -0.322    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_268_cooolDelFlop
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  1.565    

Slack (MET) :             1.603ns  (arrival time - required time)
  Source:                 mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_265_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.272%)  route 0.123ns (39.728%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        0.584     0.920    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_aclk
    SLICE_X89Y50         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y50         FDRE (Prop_fdre_C_Q)         0.141     1.061 f  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica/Q
                         net (fo=9, routed)           0.123     1.183    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/pixel_buffer_sel_repN_alias
    SLICE_X88Y50         LUT5 (Prop_lut5_I3_O)        0.045     1.228 r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2__0/O
                         net (fo=3, routed)           0.000     1.228    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2__0_n_0
    SLICE_X88Y50         FDCE                                         r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_265_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.854    -0.886    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    SLICE_X88Y50         FDCE                                         r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_265_cooolDelFlop/C
                         clock pessimism              0.000    -0.886    
                         clock uncertainty            0.420    -0.465    
    SLICE_X88Y50         FDCE (Hold_fdce_C_D)         0.091    -0.374    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_265_cooolDelFlop
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  1.603    

Slack (MET) :             1.645ns  (arrival time - required time)
  Source:                 mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_7/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.429%)  route 0.226ns (61.571%))
  Logic Levels:           0  
  Clock Path Skew:        -1.768ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.884ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        0.548     0.884    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_aclk
    SLICE_X33Y72         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y72         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_7/Q
                         net (fo=7, routed)           0.226     1.251    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/pixel_buffer_sel_repN_7_alias
    RAMB36_X2Y14         RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.855    -0.884    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y14         RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000    -0.884    
                         clock uncertainty            0.420    -0.464    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_REGCEB)
                                                      0.069    -0.395    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  1.645    

Slack (MET) :             1.664ns  (arrival time - required time)
  Source:                 mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_6/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.495%)  route 0.231ns (58.505%))
  Logic Levels:           0  
  Clock Path Skew:        -1.758ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        0.654     0.990    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_aclk
    SLICE_X54Y113        FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y113        FDRE (Prop_fdre_C_Q)         0.164     1.154 r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_6/Q
                         net (fo=3, routed)           0.231     1.385    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/pixel_buffer_sel_repN_6_alias
    RAMB36_X3Y22         RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.971    -0.768    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y22         RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000    -0.768    
                         clock uncertainty            0.420    -0.348    
    RAMB36_X3Y22         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_REGCEB)
                                                      0.069    -0.279    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  1.664    

Slack (MET) :             1.702ns  (arrival time - required time)
  Source:                 mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_226_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.186ns (35.627%)  route 0.336ns (64.373%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        0.607     0.943    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_aclk
    SLICE_X91Y97         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y97         FDRE (Prop_fdre_C_Q)         0.141     1.084 r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_3/Q
                         net (fo=8, routed)           0.336     1.420    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/pixel_buffer_sel_repN_3_alias
    SLICE_X90Y106        LUT5 (Prop_lut5_I3_O)        0.045     1.465 r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2__5/O
                         net (fo=3, routed)           0.000     1.465    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2__5_n_0
    SLICE_X90Y106        FDCE                                         r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_226_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.962    -0.778    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    SLICE_X90Y106        FDCE                                         r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_226_cooolDelFlop/C
                         clock pessimism              0.000    -0.778    
                         clock uncertainty            0.420    -0.357    
    SLICE_X90Y106        FDCE (Hold_fdce_C_D)         0.120    -0.237    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_226_cooolDelFlop
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                           1.465    
  -------------------------------------------------------------------
                         slack                                  1.702    

Slack (MET) :             1.713ns  (arrival time - required time)
  Source:                 mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.186ns (39.945%)  route 0.280ns (60.055%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.764ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        0.607     0.943    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_aclk
    SLICE_X91Y97         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y97         FDRE (Prop_fdre_C_Q)         0.141     1.084 f  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_3/Q
                         net (fo=8, routed)           0.114     1.197    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/pixel_buffer_sel_repN_3_alias
    SLICE_X90Y97         LUT5 (Prop_lut5_I3_O)        0.045     1.242 r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2/O
                         net (fo=3, routed)           0.166     1.408    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2_n_0
    RAMB36_X4Y19         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.918    -0.821    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y19         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.000    -0.821    
                         clock uncertainty            0.420    -0.401    
    RAMB36_X4Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.096    -0.305    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                           1.408    
  -------------------------------------------------------------------
                         slack                                  1.713    

Slack (MET) :             1.728ns  (arrival time - required time)
  Source:                 mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.164ns (36.400%)  route 0.287ns (63.600%))
  Logic Levels:           0  
  Clock Path Skew:        -1.767ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        0.554     0.890    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_aclk
    SLICE_X32Y86         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y86         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_5/Q
                         net (fo=5, routed)           0.287     1.340    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/pixel_buffer_sel_repN_5_alias
    RAMB36_X2Y17         RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.862    -0.877    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y17         RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.000    -0.877    
                         clock uncertainty            0.420    -0.457    
    RAMB36_X2Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_REGCEB)
                                                      0.069    -0.388    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  1.728    

Slack (MET) :             1.743ns  (arrival time - required time)
  Source:                 mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_280_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.209ns (43.975%)  route 0.266ns (56.025%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        0.596     0.932    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_aclk
    SLICE_X92Y71         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y71         FDRE (Prop_fdre_C_Q)         0.164     1.096 f  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_2/Q
                         net (fo=20, routed)          0.266     1.362    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/pixel_buffer_sel_repN_2_alias
    SLICE_X92Y72         LUT5 (Prop_lut5_I3_O)        0.045     1.407 r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2__3/O
                         net (fo=3, routed)           0.000     1.407    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2__3_n_0
    SLICE_X92Y72         FDCE                                         r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_280_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.863    -0.877    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    SLICE_X92Y72         FDCE                                         r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_280_cooolDelFlop/C
                         clock pessimism              0.000    -0.877    
                         clock uncertainty            0.420    -0.456    
    SLICE_X92Y72         FDCE (Hold_fdce_C_D)         0.120    -0.336    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_280_cooolDelFlop
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                           1.407    
  -------------------------------------------------------------------
                         slack                                  1.743    

Slack (MET) :             1.749ns  (arrival time - required time)
  Source:                 mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_6/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.164ns (34.047%)  route 0.318ns (65.953%))
  Logic Levels:           0  
  Clock Path Skew:        -1.756ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        0.654     0.990    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_aclk
    SLICE_X54Y113        FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y113        FDRE (Prop_fdre_C_Q)         0.164     1.154 r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg_replica_6/Q
                         net (fo=3, routed)           0.318     1.472    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/pixel_buffer_sel_repN_6_alias
    RAMB36_X3Y21         RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.973    -0.766    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y21         RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.000    -0.766    
                         clock uncertainty            0.420    -0.346    
    RAMB36_X3Y21         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_REGCEB)
                                                      0.069    -0.277    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                           1.472    
  -------------------------------------------------------------------
                         slack                                  1.749    

Slack (MET) :             1.751ns  (arrival time - required time)
  Source:                 mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.598%)  route 0.182ns (56.402%))
  Logic Levels:           0  
  Clock Path Skew:        -1.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.908ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6275, routed)        0.566     0.902    mmap_i/graphics_pipeline/gslice_0/inst/g/xymc_aclk
    SLICE_X65Y75         FDRE                                         r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y75         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  mmap_i/graphics_pipeline/gslice_0/inst/g/buffer_sel_reg/Q
                         net (fo=9, routed)           0.182     1.225    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/enb
    SLICE_X64Y75         FDRE                                         r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.832    -0.908    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y75         FDRE                                         r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.000    -0.908    
                         clock uncertainty            0.420    -0.487    
    SLICE_X64Y75         FDRE (Hold_fdre_C_CE)       -0.039    -0.526    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  1.751    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmap_clk_wiz_0_1
  To Clock:  clk_out1_mmap_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.589ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.589ns  (required time - arrival time)
  Source:                 mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/vidsel/inst/color_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.400ns  (logic 2.323ns (31.393%)  route 5.077ns (68.607%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=1 MUXF7=1 MUXF8=1 RAMB36E1=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.646ns = ( 7.613 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.759    -0.957    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y6          RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028     0.071 r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.136    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X3Y7          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     0.561 r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.927     3.488    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2_2[0]
    SLICE_X91Y61         LUT6 (Prop_lut6_I3_O)        0.124     3.612 r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.612    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_5_n_0
    SLICE_X91Y61         MUXF7 (Prop_muxf7_I0_O)      0.212     3.824 r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     3.824    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2_n_0
    SLICE_X91Y61         MUXF8 (Prop_muxf8_I1_O)      0.094     3.918 r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=1, routed)           1.633     5.551    mmap_i/display/buffer_mux_0/buffer_1_doutb
    SLICE_X62Y75         LUT3 (Prop_lut3_I2_O)        0.316     5.867 r  mmap_i/display/buffer_mux_0/vga_color_INST_0/O
                         net (fo=1, routed)           0.452     6.319    mmap_i/display/vidsel/inst/vga_color
    SLICE_X62Y75         LUT2 (Prop_lut2_I1_O)        0.124     6.443 r  mmap_i/display/vidsel/inst/color[23]_i_1/O
                         net (fo=1, routed)           0.000     6.443    mmap_i/display/vidsel/inst/color[23]_i_1_n_0
    SLICE_X62Y75         FDRE                                         r  mmap_i/display/vidsel/inst/color_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.523     7.613    mmap_i/display/vidsel/inst/vclock
    SLICE_X62Y75         FDRE                                         r  mmap_i/display/vidsel/inst/color_reg[23]/C
                         clock pessimism              0.452     8.066    
                         clock uncertainty           -0.110     7.955    
    SLICE_X62Y75         FDRE (Setup_fdre_C_D)        0.077     8.032    mmap_i/display/vidsel/inst/color_reg[23]
  -------------------------------------------------------------------
                         required time                          8.032    
                         arrival time                          -6.443    
  -------------------------------------------------------------------
                         slack                                  1.589    

Slack (MET) :             1.597ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.943ns  (logic 0.642ns (9.246%)  route 6.301ns (90.754%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 7.742 - 9.259 ) 
    Source Clock Delay      (SCD):    -1.022ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.694    -1.022    mmap_i/display/videogen/inst/vclock
    SLICE_X62Y74         FDRE                                         r  mmap_i/display/videogen/inst/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDRE (Prop_fdre_C_Q)         0.518    -0.504 r  mmap_i/display/videogen/inst/hcount_reg[8]/Q
                         net (fo=8, routed)           0.666     0.162    mmap_i/display/vidsel/hcount[8]
    SLICE_X63Y73         LUT3 (Prop_lut3_I0_O)        0.124     0.286 r  mmap_i/display/vidsel/vga_addr[9]_INST_0/O
                         net (fo=64, routed)          5.635     5.921    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X5Y6          RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.652     7.742    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y6          RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.452     8.195    
                         clock uncertainty           -0.110     8.084    
    RAMB36_X5Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566     7.518    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          7.518    
                         arrival time                          -5.921    
  -------------------------------------------------------------------
                         slack                                  1.597    

Slack (MET) :             1.941ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.605ns  (logic 0.642ns (9.719%)  route 5.963ns (90.281%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 7.748 - 9.259 ) 
    Source Clock Delay      (SCD):    -1.022ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.694    -1.022    mmap_i/display/videogen/inst/vclock
    SLICE_X62Y74         FDRE                                         r  mmap_i/display/videogen/inst/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDRE (Prop_fdre_C_Q)         0.518    -0.504 r  mmap_i/display/videogen/inst/hcount_reg[8]/Q
                         net (fo=8, routed)           0.666     0.162    mmap_i/display/vidsel/hcount[8]
    SLICE_X63Y73         LUT3 (Prop_lut3_I0_O)        0.124     0.286 r  mmap_i/display/vidsel/vga_addr[9]_INST_0/O
                         net (fo=64, routed)          5.297     5.583    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X5Y7          RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.658     7.748    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y7          RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.452     8.201    
                         clock uncertainty           -0.110     8.090    
    RAMB36_X5Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566     7.524    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          7.524    
                         arrival time                          -5.583    
  -------------------------------------------------------------------
                         slack                                  1.941    

Slack (MET) :             2.008ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.322ns  (logic 0.668ns (10.566%)  route 5.654ns (89.434%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 7.742 - 9.259 ) 
    Source Clock Delay      (SCD):    -1.020ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.696    -1.020    mmap_i/display/videogen/inst/vclock
    SLICE_X62Y73         FDRE                                         r  mmap_i/display/videogen/inst/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y73         FDRE (Prop_fdre_C_Q)         0.518    -0.502 f  mmap_i/display/videogen/inst/hcount_reg[7]/Q
                         net (fo=9, routed)           0.841     0.339    mmap_i/display/vidsel/inst/hcount[0]
    SLICE_X63Y74         LUT1 (Prop_lut1_I0_O)        0.150     0.489 r  mmap_i/display/vidsel/inst/tmphcount/O
                         net (fo=64, routed)          4.813     5.302    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X5Y6          RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.652     7.742    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y6          RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.452     8.195    
                         clock uncertainty           -0.110     8.084    
    RAMB36_X5Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.774     7.310    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          7.310    
                         arrival time                          -5.302    
  -------------------------------------------------------------------
                         slack                                  2.008    

Slack (MET) :             2.194ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.345ns  (logic 0.642ns (10.119%)  route 5.703ns (89.881%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 7.742 - 9.259 ) 
    Source Clock Delay      (SCD):    -1.020ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.696    -1.020    mmap_i/display/videogen/inst/vclock
    SLICE_X62Y73         FDRE                                         r  mmap_i/display/videogen/inst/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y73         FDRE (Prop_fdre_C_Q)         0.518    -0.502 r  mmap_i/display/videogen/inst/hcount_reg[7]/Q
                         net (fo=9, routed)           0.841     0.339    mmap_i/display/vidsel/hcount[7]
    SLICE_X63Y74         LUT2 (Prop_lut2_I0_O)        0.124     0.463 r  mmap_i/display/vidsel/vga_addr[8]_INST_0/O
                         net (fo=64, routed)          4.861     5.324    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X5Y6          RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.652     7.742    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y6          RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.452     8.195    
                         clock uncertainty           -0.110     8.084    
    RAMB36_X5Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566     7.518    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          7.518    
                         arrival time                          -5.324    
  -------------------------------------------------------------------
                         slack                                  2.194    

Slack (MET) :             2.243ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.294ns  (logic 0.518ns (8.230%)  route 5.776ns (91.770%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 7.742 - 9.259 ) 
    Source Clock Delay      (SCD):    -1.019ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.697    -1.019    mmap_i/display/videogen/inst/vclock
    SLICE_X62Y72         FDRE                                         r  mmap_i/display/videogen/inst/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.501 r  mmap_i/display/videogen/inst/hcount_reg[3]/Q
                         net (fo=69, routed)          5.776     5.275    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X5Y6          RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.652     7.742    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y6          RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.452     8.195    
                         clock uncertainty           -0.110     8.084    
    RAMB36_X5Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566     7.518    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          7.518    
                         arrival time                          -5.275    
  -------------------------------------------------------------------
                         slack                                  2.243    

Slack (MET) :             2.264ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.396ns  (logic 0.839ns (13.118%)  route 5.557ns (86.882%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 7.742 - 9.259 ) 
    Source Clock Delay      (SCD):    -1.018ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.698    -1.018    mmap_i/display/videogen/inst/vclock
    SLICE_X64Y72         FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDRE (Prop_fdre_C_Q)         0.419    -0.599 r  mmap_i/display/videogen/inst/vcount_reg[7]/Q
                         net (fo=39, routed)          3.487     2.887    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[17]
    SLICE_X88Y50         LUT5 (Prop_lut5_I0_O)        0.296     3.183 r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2__0/O
                         net (fo=3, routed)           1.134     4.317    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2__0_n_0
    SLICE_X90Y32         LUT3 (Prop_lut3_I2_O)        0.124     4.441 r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_266/O
                         net (fo=1, routed)           0.936     5.377    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_178
    RAMB36_X5Y6          RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.652     7.742    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y6          RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.452     8.195    
                         clock uncertainty           -0.110     8.084    
    RAMB36_X5Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     7.641    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          7.641    
                         arrival time                          -5.377    
  -------------------------------------------------------------------
                         slack                                  2.264    

Slack (MET) :             2.352ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.984ns  (logic 0.668ns (11.163%)  route 5.316ns (88.837%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 7.748 - 9.259 ) 
    Source Clock Delay      (SCD):    -1.020ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.696    -1.020    mmap_i/display/videogen/inst/vclock
    SLICE_X62Y73         FDRE                                         r  mmap_i/display/videogen/inst/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y73         FDRE (Prop_fdre_C_Q)         0.518    -0.502 f  mmap_i/display/videogen/inst/hcount_reg[7]/Q
                         net (fo=9, routed)           0.841     0.339    mmap_i/display/vidsel/inst/hcount[0]
    SLICE_X63Y74         LUT1 (Prop_lut1_I0_O)        0.150     0.489 r  mmap_i/display/vidsel/inst/tmphcount/O
                         net (fo=64, routed)          4.475     4.964    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X5Y7          RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.658     7.748    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y7          RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.452     8.201    
                         clock uncertainty           -0.110     8.090    
    RAMB36_X5Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.774     7.316    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          7.316    
                         arrival time                          -4.964    
  -------------------------------------------------------------------
                         slack                                  2.352    

Slack (MET) :             2.362ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.176ns  (logic 0.518ns (8.387%)  route 5.658ns (91.613%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 7.742 - 9.259 ) 
    Source Clock Delay      (SCD):    -1.020ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.696    -1.020    mmap_i/display/videogen/inst/vclock
    SLICE_X62Y73         FDRE                                         r  mmap_i/display/videogen/inst/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y73         FDRE (Prop_fdre_C_Q)         0.518    -0.502 r  mmap_i/display/videogen/inst/hcount_reg[5]/Q
                         net (fo=69, routed)          5.658     5.156    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X5Y6          RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.652     7.742    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y6          RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.452     8.195    
                         clock uncertainty           -0.110     8.084    
    RAMB36_X5Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566     7.518    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          7.518    
                         arrival time                          -5.156    
  -------------------------------------------------------------------
                         slack                                  2.362    

Slack (MET) :             2.503ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.084ns  (logic 0.580ns (9.533%)  route 5.504ns (90.467%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.590ns = ( 7.669 - 9.259 ) 
    Source Clock Delay      (SCD):    -1.018ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.698    -1.018    mmap_i/display/videogen/inst/vclock
    SLICE_X65Y72         FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y72         FDRE (Prop_fdre_C_Q)         0.456    -0.562 f  mmap_i/display/videogen/inst/vcount_reg[5]/Q
                         net (fo=102, routed)         5.162     4.600    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X55Y22         LUT3 (Prop_lut3_I0_O)        0.124     4.724 r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_215/O
                         net (fo=1, routed)           0.341     5.066    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_144
    RAMB36_X3Y4          RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.579     7.669    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y4          RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.452     8.122    
                         clock uncertainty           -0.110     8.011    
    RAMB36_X3Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     7.568    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          7.568    
                         arrival time                          -5.066    
  -------------------------------------------------------------------
                         slack                                  2.503    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 mmap_i/display/vidsel/inst/hcountd1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/vidsel/inst/hcountd2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.338%)  route 0.139ns (49.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.908ns
    Source Clock Delay      (SCD):    -0.665ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.566    -0.665    mmap_i/display/vidsel/inst/vclock
    SLICE_X63Y75         FDRE                                         r  mmap_i/display/vidsel/inst/hcountd1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.524 r  mmap_i/display/vidsel/inst/hcountd1_reg[8]/Q
                         net (fo=1, routed)           0.139    -0.385    mmap_i/display/vidsel/inst/hcountd1[8]
    SLICE_X62Y75         FDRE                                         r  mmap_i/display/vidsel/inst/hcountd2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.832    -0.908    mmap_i/display/vidsel/inst/vclock
    SLICE_X62Y75         FDRE                                         r  mmap_i/display/vidsel/inst/hcountd2_reg[8]/C
                         clock pessimism              0.255    -0.652    
                         clock uncertainty            0.110    -0.542    
    SLICE_X62Y75         FDRE (Hold_fdre_C_D)         0.086    -0.456    mmap_i/display/vidsel/inst/hcountd2_reg[8]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.784%)  route 0.130ns (41.216%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.711    -0.520    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X111Y131       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y131       FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/Q
                         net (fo=1, routed)           0.130    -0.249    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg_n_0_[1]
    SLICE_X112Y130       LUT2 (Prop_lut2_I1_O)        0.045    -0.204 r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw[1]_i_1_n_0
    SLICE_X112Y130       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.984    -0.756    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y130       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
                         clock pessimism              0.249    -0.507    
                         clock uncertainty            0.110    -0.397    
    SLICE_X112Y130       FDRE (Hold_fdre_C_D)         0.120    -0.277    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.543%)  route 0.161ns (46.457%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.710    -0.521    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X110Y130       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y130       FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[1]/Q
                         net (fo=13, routed)          0.161    -0.219    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg_n_0_[1]
    SLICE_X108Y130       LUT6 (Prop_lut6_I0_O)        0.045    -0.174 r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.174    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_2[1]
    SLICE_X108Y130       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.981    -0.759    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X108Y130       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/C
                         clock pessimism              0.271    -0.488    
                         clock uncertainty            0.110    -0.378    
    SLICE_X108Y130       FDRE (Hold_fdre_C_D)         0.120    -0.258    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.443%)  route 0.062ns (32.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.908ns
    Source Clock Delay      (SCD):    -0.665ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.566    -0.665    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y75         FDRE                                         r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y75         FDRE (Prop_fdre_C_Q)         0.128    -0.537 r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.062    -0.476    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X64Y75         FDRE                                         r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.832    -0.908    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y75         FDRE                                         r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.242    -0.665    
                         clock uncertainty            0.110    -0.555    
    SLICE_X64Y75         FDRE (Hold_fdre_C_D)        -0.008    -0.563    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.563    
                         arrival time                          -0.476    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.128ns (66.266%)  route 0.065ns (33.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.908ns
    Source Clock Delay      (SCD):    -0.665ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.566    -0.665    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y75         FDRE                                         r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y75         FDRE (Prop_fdre_C_Q)         0.128    -0.537 r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=1, routed)           0.065    -0.472    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[5]
    SLICE_X64Y75         FDRE                                         r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.832    -0.908    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y75         FDRE                                         r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                         clock pessimism              0.242    -0.665    
                         clock uncertainty            0.110    -0.555    
    SLICE_X64Y75         FDRE (Hold_fdre_C_D)        -0.006    -0.561    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.561    
                         arrival time                          -0.472    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.603    -0.628    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X90Y62         FDRE                                         r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=1, routed)           0.116    -0.348    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[5]
    SLICE_X90Y61         FDRE                                         r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.874    -0.866    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X90Y61         FDRE                                         r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                         clock pessimism              0.254    -0.611    
                         clock uncertainty            0.110    -0.501    
    SLICE_X90Y61         FDRE (Hold_fdre_C_D)         0.063    -0.438    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.777%)  route 0.142ns (50.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.709    -0.522    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X110Y129       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y129       FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/Q
                         net (fo=9, routed)           0.142    -0.239    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/p_0_in
    SLICE_X111Y129       FDSE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.983    -0.757    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X111Y129       FDSE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                         clock pessimism              0.248    -0.509    
                         clock uncertainty            0.110    -0.399    
    SLICE_X111Y129       FDSE (Hold_fdse_C_D)         0.070    -0.329    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.806%)  route 0.069ns (23.194%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.643    -0.589    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X113Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y2         FDPE (Prop_fdpe_C_Q)         0.128    -0.461 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/Q
                         net (fo=2, routed)           0.069    -0.392    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg_n_0_[0]
    SLICE_X113Y2         LUT3 (Prop_lut3_I1_O)        0.099    -0.293 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost0/O
                         net (fo=1, routed)           0.000    -0.293    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost0_n_0
    SLICE_X113Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.914    -0.826    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X113Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.237    -0.589    
                         clock uncertainty            0.110    -0.478    
    SLICE_X113Y2         FDPE (Hold_fdpe_C_D)         0.091    -0.387    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 mmap_i/display/videogen/inst/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/videogen/inst/vcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.189ns (56.847%)  route 0.143ns (43.153%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.905ns
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.569    -0.662    mmap_i/display/videogen/inst/vclock
    SLICE_X65Y72         FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.521 r  mmap_i/display/videogen/inst/vcount_reg[1]/Q
                         net (fo=74, routed)          0.143    -0.378    mmap_i/display/videogen/inst/vcount[1]
    SLICE_X64Y72         LUT5 (Prop_lut5_I1_O)        0.048    -0.330 r  mmap_i/display/videogen/inst/vcount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.330    mmap_i/display/videogen/inst/p_0_in[4]
    SLICE_X64Y72         FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.835    -0.905    mmap_i/display/videogen/inst/vclock
    SLICE_X64Y72         FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[4]/C
                         clock pessimism              0.255    -0.649    
                         clock uncertainty            0.110    -0.539    
    SLICE_X64Y72         FDRE (Hold_fdre_C_D)         0.107    -0.432    mmap_i/display/videogen/inst/vcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.246%)  route 0.133ns (41.754%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.708    -0.523    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X111Y127       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y127       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[0]/Q
                         net (fo=14, routed)          0.133    -0.249    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg_n_0_[0]
    SLICE_X110Y127       LUT3 (Prop_lut3_I0_O)        0.045    -0.204 r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/p_0_in9_in
    SLICE_X110Y127       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.981    -0.759    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X110Y127       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[2]/C
                         clock pessimism              0.249    -0.510    
                         clock uncertainty            0.110    -0.400    
    SLICE_X110Y127       FDRE (Hold_fdre_C_D)         0.091    -0.309    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.105    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmap_clk_wiz_0_1
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack        2.454ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.454ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.156ns  (logic 0.518ns (5.657%)  route 8.638ns (94.343%))
  Logic Levels:           0  
  Clock Path Skew:        3.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.170ns = ( 11.429 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         2.039    -0.677    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y126       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDRE (Prop_fdre_C_Q)         0.518    -0.159 r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           8.638     8.479    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[3]
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    11.429    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.882    
                         clock uncertainty           -0.324    11.558    
    OLOGIC_X1Y126        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    10.933    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.933    
                         arrival time                          -8.479    
  -------------------------------------------------------------------
                         slack                                  2.454    

Slack (MET) :             3.560ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.645ns  (logic 0.419ns (5.481%)  route 7.226ns (94.519%))
  Logic Levels:           0  
  Clock Path Skew:        3.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.173ns = ( 11.432 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         2.048    -0.668    mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y117       FDPE                                         r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.419    -0.249 r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.226     6.977    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    11.432    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.885    
                         clock uncertainty           -0.324    11.561    
    OLOGIC_X1Y130        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.537    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.537    
                         arrival time                          -6.977    
  -------------------------------------------------------------------
                         slack                                  3.560    

Slack (MET) :             3.711ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.493ns  (logic 0.419ns (5.592%)  route 7.074ns (94.408%))
  Logic Levels:           0  
  Clock Path Skew:        3.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.172ns = ( 11.431 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         2.048    -0.668    mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y117       FDPE                                         r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.419    -0.249 r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.074     6.825    mmap_i/display/rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y127        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    11.431    mmap_i/display/rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y127        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.452    11.884    
                         clock uncertainty           -0.324    11.560    
    OLOGIC_X1Y127        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.536    mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.536    
                         arrival time                          -6.825    
  -------------------------------------------------------------------
                         slack                                  3.711    

Slack (MET) :             3.851ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.354ns  (logic 0.419ns (5.697%)  route 6.935ns (94.303%))
  Logic Levels:           0  
  Clock Path Skew:        3.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.173ns = ( 11.432 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         2.048    -0.668    mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y117       FDPE                                         r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.419    -0.249 r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.935     6.686    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y129        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    11.432    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y129        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.452    11.885    
                         clock uncertainty           -0.324    11.561    
    OLOGIC_X1Y129        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.537    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.537    
                         arrival time                          -6.686    
  -------------------------------------------------------------------
                         slack                                  3.851    

Slack (MET) :             3.998ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.206ns  (logic 0.419ns (5.815%)  route 6.787ns (94.185%))
  Logic Levels:           0  
  Clock Path Skew:        3.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.172ns = ( 11.431 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         2.048    -0.668    mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y117       FDPE                                         r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.419    -0.249 r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.787     6.538    mmap_i/display/rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y128        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    11.431    mmap_i/display/rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y128        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.884    
                         clock uncertainty           -0.324    11.560    
    OLOGIC_X1Y128        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.536    mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.536    
                         arrival time                          -6.538    
  -------------------------------------------------------------------
                         slack                                  3.998    

Slack (MET) :             4.007ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.195ns  (logic 0.419ns (5.823%)  route 6.776ns (94.177%))
  Logic Levels:           0  
  Clock Path Skew:        3.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.170ns = ( 11.429 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         2.048    -0.668    mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y117       FDPE                                         r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.419    -0.249 r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.776     6.527    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    11.429    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.882    
                         clock uncertainty           -0.324    11.558    
    OLOGIC_X1Y126        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.534    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.534    
                         arrival time                          -6.527    
  -------------------------------------------------------------------
                         slack                                  4.007    

Slack (MET) :             4.307ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.895ns  (logic 0.419ns (6.077%)  route 6.476ns (93.923%))
  Logic Levels:           0  
  Clock Path Skew:        3.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.170ns = ( 11.429 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         2.048    -0.668    mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y117       FDPE                                         r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.419    -0.249 r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.476     6.226    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y125        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    11.429    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y125        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.452    11.882    
                         clock uncertainty           -0.324    11.558    
    OLOGIC_X1Y125        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.534    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.534    
                         arrival time                          -6.226    
  -------------------------------------------------------------------
                         slack                                  4.307    

Slack (MET) :             4.476ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.727ns  (logic 0.419ns (6.228%)  route 6.308ns (93.772%))
  Logic Levels:           0  
  Clock Path Skew:        3.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.172ns = ( 11.431 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         2.048    -0.668    mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y117       FDPE                                         r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.419    -0.249 r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.308     6.059    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    11.431    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.884    
                         clock uncertainty           -0.324    11.560    
    OLOGIC_X1Y122        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.536    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.536    
                         arrival time                          -6.059    
  -------------------------------------------------------------------
                         slack                                  4.476    

Slack (MET) :             4.481ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.723ns  (logic 0.419ns (6.233%)  route 6.304ns (93.767%))
  Logic Levels:           0  
  Clock Path Skew:        3.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.172ns = ( 11.431 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         2.048    -0.668    mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y117       FDPE                                         r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.419    -0.249 r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.304     6.054    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y121        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    11.431    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y121        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.452    11.884    
                         clock uncertainty           -0.324    11.560    
    OLOGIC_X1Y121        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.536    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.536    
                         arrival time                          -6.054    
  -------------------------------------------------------------------
                         slack                                  4.481    

Slack (MET) :             4.484ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.124ns  (logic 0.518ns (7.272%)  route 6.606ns (92.728%))
  Logic Levels:           0  
  Clock Path Skew:        3.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.173ns = ( 11.432 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         2.044    -0.672    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y129       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y129       FDRE (Prop_fdre_C_Q)         0.518    -0.154 r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           6.606     6.451    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[0]
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    11.432    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.885    
                         clock uncertainty           -0.324    11.561    
    OLOGIC_X1Y130        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    10.936    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.936    
                         arrival time                          -6.451    
  -------------------------------------------------------------------
                         slack                                  4.484    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.432ns  (logic 0.418ns (9.432%)  route 4.014ns (90.568%))
  Logic Levels:           0  
  Clock Path Skew:        4.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.232ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.843    -1.326    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y125       FDSE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y125       FDSE (Prop_fdse_C_Q)         0.418    -0.908 r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           4.014     3.106    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[8]
    OLOGIC_X1Y125        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.806    -0.910    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.822 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.889     1.067    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.168 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.064     3.232    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y125        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.452     2.780    
                         clock uncertainty            0.324     3.104    
    OLOGIC_X1Y125        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.063     3.041    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -3.041    
                         arrival time                           3.106    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.515ns  (logic 0.367ns (8.128%)  route 4.148ns (91.872%))
  Logic Levels:           0  
  Clock Path Skew:        4.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.232ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.843    -1.326    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X110Y125       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y125       FDRE (Prop_fdre_C_Q)         0.367    -0.959 r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           4.148     3.189    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[5]
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.806    -0.910    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.822 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.889     1.067    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.168 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.064     3.232    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.452     2.780    
                         clock uncertainty            0.324     3.104    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                     -0.063     3.041    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.041    
                         arrival time                           3.189    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.528ns  (logic 0.418ns (9.231%)  route 4.110ns (90.769%))
  Logic Levels:           0  
  Clock Path Skew:        4.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.232ns
    Source Clock Delay      (SCD):    -1.323ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.846    -1.323    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y127       FDSE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y127       FDSE (Prop_fdse_C_Q)         0.418    -0.905 r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           4.110     3.205    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[2]
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.806    -0.910    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.822 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.889     1.067    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.168 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.064     3.232    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.452     2.780    
                         clock uncertainty            0.324     3.104    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.063     3.041    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.041    
                         arrival time                           3.205    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.533ns  (logic 0.418ns (9.221%)  route 4.115ns (90.779%))
  Logic Levels:           0  
  Clock Path Skew:        4.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.236ns
    Source Clock Delay      (SCD):    -1.320ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.849    -1.320    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y130       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y130       FDRE (Prop_fdre_C_Q)         0.418    -0.902 r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           4.115     3.213    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[3]
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.806    -0.910    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.822 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.889     1.067    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.168 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.068     3.236    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.452     2.784    
                         clock uncertainty            0.324     3.108    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.063     3.045    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.045    
                         arrival time                           3.213    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.312ns  (logic 0.141ns (6.100%)  route 2.171ns (93.900%))
  Logic Levels:           0  
  Clock Path Skew:        1.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.762ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.705    -0.526    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X110Y125       FDSE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y125       FDSE (Prop_fdse_C_Q)         0.141    -0.385 r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           2.171     1.786    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[4]
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.864    -0.876    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.823 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576    -0.247    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.218 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.980     0.762    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.509     1.271    
                         clock uncertainty            0.324     1.595    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     1.614    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.311ns  (logic 0.141ns (6.101%)  route 2.170ns (93.899%))
  Logic Levels:           0  
  Clock Path Skew:        1.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.762ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.706    -0.525    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X113Y126       FDSE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y126       FDSE (Prop_fdse_C_Q)         0.141    -0.384 r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           2.170     1.786    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[6]
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.864    -0.876    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.823 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576    -0.247    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.218 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.980     0.762    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.509     1.271    
                         clock uncertainty            0.324     1.595    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     1.614    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.313ns  (logic 0.164ns (7.089%)  route 2.149ns (92.911%))
  Logic Levels:           0  
  Clock Path Skew:        1.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.764ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.710    -0.521    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y130       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y130       FDRE (Prop_fdre_C_Q)         0.164    -0.357 r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           2.149     1.792    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[1]
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.864    -0.876    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.823 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576    -0.247    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.218 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.982     0.764    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.509     1.273    
                         clock uncertainty            0.324     1.597    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     1.616    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.266ns  (logic 0.148ns (6.531%)  route 2.118ns (93.469%))
  Logic Levels:           0  
  Clock Path Skew:        1.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.763ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.708    -0.523    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y122       FDSE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDSE (Prop_fdse_C_Q)         0.148    -0.375 r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           2.118     1.743    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[6]
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.864    -0.876    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.823 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576    -0.247    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.218 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.981     0.763    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.509     1.272    
                         clock uncertainty            0.324     1.596    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                     -0.034     1.562    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.553ns  (logic 0.418ns (9.180%)  route 4.135ns (90.820%))
  Logic Levels:           0  
  Clock Path Skew:        4.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.232ns
    Source Clock Delay      (SCD):    -1.324ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.845    -1.324    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y126       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDRE (Prop_fdre_C_Q)         0.418    -0.906 r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           4.135     3.229    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[0]
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.806    -0.910    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.822 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.889     1.067    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.168 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.064     3.232    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.452     2.780    
                         clock uncertainty            0.324     3.104    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                     -0.063     3.041    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.041    
                         arrival time                           3.229    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.328ns  (logic 0.141ns (6.058%)  route 2.187ns (93.942%))
  Logic Levels:           0  
  Clock Path Skew:        1.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.764ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.709    -0.522    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X113Y129       FDSE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y129       FDSE (Prop_fdse_C_Q)         0.141    -0.381 r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           2.187     1.806    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[9]
    OLOGIC_X1Y129        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.864    -0.876    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.823 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576    -0.247    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.218 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.982     0.764    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y129        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.509     1.273    
                         clock uncertainty            0.324     1.597    
    OLOGIC_X1Y129        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.616    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.189    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmap_clk_wiz_0
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack        2.454ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.454ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.156ns  (logic 0.518ns (5.657%)  route 8.638ns (94.343%))
  Logic Levels:           0  
  Clock Path Skew:        3.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.170ns = ( 11.429 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         2.039    -0.677    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y126       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDRE (Prop_fdre_C_Q)         0.518    -0.159 r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           8.638     8.479    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[3]
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    11.429    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.882    
                         clock uncertainty           -0.324    11.558    
    OLOGIC_X1Y126        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    10.933    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.933    
                         arrival time                          -8.479    
  -------------------------------------------------------------------
                         slack                                  2.454    

Slack (MET) :             3.560ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.645ns  (logic 0.419ns (5.481%)  route 7.226ns (94.519%))
  Logic Levels:           0  
  Clock Path Skew:        3.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.173ns = ( 11.432 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         2.048    -0.668    mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y117       FDPE                                         r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.419    -0.249 r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.226     6.977    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    11.432    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.885    
                         clock uncertainty           -0.324    11.561    
    OLOGIC_X1Y130        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.537    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.537    
                         arrival time                          -6.977    
  -------------------------------------------------------------------
                         slack                                  3.560    

Slack (MET) :             3.711ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.493ns  (logic 0.419ns (5.592%)  route 7.074ns (94.408%))
  Logic Levels:           0  
  Clock Path Skew:        3.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.172ns = ( 11.431 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         2.048    -0.668    mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y117       FDPE                                         r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.419    -0.249 r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.074     6.825    mmap_i/display/rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y127        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    11.431    mmap_i/display/rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y127        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.452    11.884    
                         clock uncertainty           -0.324    11.560    
    OLOGIC_X1Y127        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.536    mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.536    
                         arrival time                          -6.825    
  -------------------------------------------------------------------
                         slack                                  3.711    

Slack (MET) :             3.850ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.354ns  (logic 0.419ns (5.697%)  route 6.935ns (94.303%))
  Logic Levels:           0  
  Clock Path Skew:        3.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.173ns = ( 11.432 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         2.048    -0.668    mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y117       FDPE                                         r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.419    -0.249 r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.935     6.686    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y129        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    11.432    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y129        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.452    11.885    
                         clock uncertainty           -0.324    11.561    
    OLOGIC_X1Y129        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.537    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.537    
                         arrival time                          -6.686    
  -------------------------------------------------------------------
                         slack                                  3.850    

Slack (MET) :             3.998ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.206ns  (logic 0.419ns (5.815%)  route 6.787ns (94.185%))
  Logic Levels:           0  
  Clock Path Skew:        3.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.172ns = ( 11.431 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         2.048    -0.668    mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y117       FDPE                                         r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.419    -0.249 r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.787     6.538    mmap_i/display/rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y128        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    11.431    mmap_i/display/rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y128        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.884    
                         clock uncertainty           -0.324    11.560    
    OLOGIC_X1Y128        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.536    mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.536    
                         arrival time                          -6.538    
  -------------------------------------------------------------------
                         slack                                  3.998    

Slack (MET) :             4.007ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.195ns  (logic 0.419ns (5.823%)  route 6.776ns (94.177%))
  Logic Levels:           0  
  Clock Path Skew:        3.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.170ns = ( 11.429 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         2.048    -0.668    mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y117       FDPE                                         r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.419    -0.249 r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.776     6.527    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    11.429    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.882    
                         clock uncertainty           -0.324    11.558    
    OLOGIC_X1Y126        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.534    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.534    
                         arrival time                          -6.527    
  -------------------------------------------------------------------
                         slack                                  4.007    

Slack (MET) :             4.307ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.895ns  (logic 0.419ns (6.077%)  route 6.476ns (93.923%))
  Logic Levels:           0  
  Clock Path Skew:        3.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.170ns = ( 11.429 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         2.048    -0.668    mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y117       FDPE                                         r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.419    -0.249 r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.476     6.226    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y125        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    11.429    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y125        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.452    11.882    
                         clock uncertainty           -0.324    11.558    
    OLOGIC_X1Y125        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.534    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.534    
                         arrival time                          -6.226    
  -------------------------------------------------------------------
                         slack                                  4.307    

Slack (MET) :             4.476ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.727ns  (logic 0.419ns (6.228%)  route 6.308ns (93.772%))
  Logic Levels:           0  
  Clock Path Skew:        3.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.172ns = ( 11.431 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         2.048    -0.668    mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y117       FDPE                                         r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.419    -0.249 r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.308     6.059    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    11.431    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.884    
                         clock uncertainty           -0.324    11.560    
    OLOGIC_X1Y122        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.536    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.536    
                         arrival time                          -6.059    
  -------------------------------------------------------------------
                         slack                                  4.476    

Slack (MET) :             4.481ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.723ns  (logic 0.419ns (6.233%)  route 6.304ns (93.767%))
  Logic Levels:           0  
  Clock Path Skew:        3.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.172ns = ( 11.431 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         2.048    -0.668    mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y117       FDPE                                         r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDPE (Prop_fdpe_C_Q)         0.419    -0.249 r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.304     6.054    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y121        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    11.431    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y121        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.452    11.884    
                         clock uncertainty           -0.324    11.560    
    OLOGIC_X1Y121        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.536    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.536    
                         arrival time                          -6.054    
  -------------------------------------------------------------------
                         slack                                  4.481    

Slack (MET) :             4.484ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.124ns  (logic 0.518ns (7.272%)  route 6.606ns (92.728%))
  Logic Levels:           0  
  Clock Path Skew:        3.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.173ns = ( 11.432 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         2.044    -0.672    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y129       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y129       FDRE (Prop_fdre_C_Q)         0.518    -0.154 r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           6.606     6.451    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[0]
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    11.432    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.885    
                         clock uncertainty           -0.324    11.561    
    OLOGIC_X1Y130        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    10.936    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.936    
                         arrival time                          -6.451    
  -------------------------------------------------------------------
                         slack                                  4.484    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.432ns  (logic 0.418ns (9.432%)  route 4.014ns (90.568%))
  Logic Levels:           0  
  Clock Path Skew:        4.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.232ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.843    -1.326    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y125       FDSE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y125       FDSE (Prop_fdse_C_Q)         0.418    -0.908 r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           4.014     3.106    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[8]
    OLOGIC_X1Y125        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.806    -0.910    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.822 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.889     1.067    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.168 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.064     3.232    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y125        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.452     2.780    
                         clock uncertainty            0.324     3.104    
    OLOGIC_X1Y125        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.063     3.041    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -3.041    
                         arrival time                           3.106    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.515ns  (logic 0.367ns (8.128%)  route 4.148ns (91.872%))
  Logic Levels:           0  
  Clock Path Skew:        4.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.232ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.843    -1.326    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X110Y125       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y125       FDRE (Prop_fdre_C_Q)         0.367    -0.959 r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           4.148     3.189    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[5]
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.806    -0.910    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.822 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.889     1.067    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.168 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.064     3.232    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.452     2.780    
                         clock uncertainty            0.324     3.104    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                     -0.063     3.041    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.041    
                         arrival time                           3.189    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.528ns  (logic 0.418ns (9.231%)  route 4.110ns (90.769%))
  Logic Levels:           0  
  Clock Path Skew:        4.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.232ns
    Source Clock Delay      (SCD):    -1.323ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.846    -1.323    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y127       FDSE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y127       FDSE (Prop_fdse_C_Q)         0.418    -0.905 r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           4.110     3.205    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[2]
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.806    -0.910    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.822 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.889     1.067    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.168 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.064     3.232    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.452     2.780    
                         clock uncertainty            0.324     3.104    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.063     3.041    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.041    
                         arrival time                           3.205    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.533ns  (logic 0.418ns (9.221%)  route 4.115ns (90.779%))
  Logic Levels:           0  
  Clock Path Skew:        4.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.236ns
    Source Clock Delay      (SCD):    -1.320ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.849    -1.320    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y130       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y130       FDRE (Prop_fdre_C_Q)         0.418    -0.902 r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           4.115     3.213    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[3]
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.806    -0.910    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.822 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.889     1.067    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.168 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.068     3.236    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.452     2.784    
                         clock uncertainty            0.324     3.108    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.063     3.045    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.045    
                         arrival time                           3.213    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.312ns  (logic 0.141ns (6.100%)  route 2.171ns (93.900%))
  Logic Levels:           0  
  Clock Path Skew:        1.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.762ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.705    -0.526    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X110Y125       FDSE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y125       FDSE (Prop_fdse_C_Q)         0.141    -0.385 r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           2.171     1.786    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[4]
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.864    -0.876    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.823 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576    -0.247    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.218 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.980     0.762    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.509     1.271    
                         clock uncertainty            0.324     1.595    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     1.614    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.311ns  (logic 0.141ns (6.101%)  route 2.170ns (93.899%))
  Logic Levels:           0  
  Clock Path Skew:        1.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.762ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.706    -0.525    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X113Y126       FDSE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y126       FDSE (Prop_fdse_C_Q)         0.141    -0.384 r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           2.170     1.786    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[6]
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.864    -0.876    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.823 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576    -0.247    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.218 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.980     0.762    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.509     1.271    
                         clock uncertainty            0.324     1.595    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     1.614    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.313ns  (logic 0.164ns (7.089%)  route 2.149ns (92.911%))
  Logic Levels:           0  
  Clock Path Skew:        1.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.764ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.710    -0.521    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y130       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y130       FDRE (Prop_fdre_C_Q)         0.164    -0.357 r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           2.149     1.792    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[1]
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.864    -0.876    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.823 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576    -0.247    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.218 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.982     0.764    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.509     1.273    
                         clock uncertainty            0.324     1.597    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     1.616    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.266ns  (logic 0.148ns (6.531%)  route 2.118ns (93.469%))
  Logic Levels:           0  
  Clock Path Skew:        1.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.763ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.708    -0.523    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y122       FDSE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDSE (Prop_fdse_C_Q)         0.148    -0.375 r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           2.118     1.743    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[6]
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.864    -0.876    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.823 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576    -0.247    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.218 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.981     0.763    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.509     1.272    
                         clock uncertainty            0.324     1.596    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                     -0.034     1.562    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.553ns  (logic 0.418ns (9.180%)  route 4.135ns (90.820%))
  Logic Levels:           0  
  Clock Path Skew:        4.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.232ns
    Source Clock Delay      (SCD):    -1.324ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.845    -1.324    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y126       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDRE (Prop_fdre_C_Q)         0.418    -0.906 r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           4.135     3.229    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[0]
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.806    -0.910    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.822 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.889     1.067    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.168 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.064     3.232    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.452     2.780    
                         clock uncertainty            0.324     3.104    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                     -0.063     3.041    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.041    
                         arrival time                           3.229    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.328ns  (logic 0.141ns (6.058%)  route 2.187ns (93.942%))
  Logic Levels:           0  
  Clock Path Skew:        1.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.764ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.709    -0.522    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X113Y129       FDSE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y129       FDSE (Prop_fdse_C_Q)         0.141    -0.381 r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           2.187     1.806    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[9]
    OLOGIC_X1Y129        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.864    -0.876    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.823 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576    -0.247    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.218 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.982     0.764    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y129        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.509     1.273    
                         clock uncertainty            0.324     1.597    
    OLOGIC_X1Y129        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.616    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.189    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_mmap_clk_wiz_0
  To Clock:  clk_out1_mmap_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.539ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.466ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.539ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 7.794 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.883    -0.833    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y2         FDPE (Prop_fdpe_C_Q)         0.478    -0.355 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     0.224    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y2         FDPE                                         f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.703     7.794    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X113Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.610     8.404    
                         clock uncertainty           -0.110     8.293    
    SLICE_X113Y2         FDPE (Recov_fdpe_C_PRE)     -0.530     7.763    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          7.763    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  7.539    

Slack (MET) :             7.539ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 7.794 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.883    -0.833    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y2         FDPE (Prop_fdpe_C_Q)         0.478    -0.355 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     0.224    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y2         FDPE                                         f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.703     7.794    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X113Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.610     8.404    
                         clock uncertainty           -0.110     8.293    
    SLICE_X113Y2         FDPE (Recov_fdpe_C_PRE)     -0.530     7.763    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          7.763    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  7.539    

Slack (MET) :             7.539ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 7.794 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.883    -0.833    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y2         FDPE (Prop_fdpe_C_Q)         0.478    -0.355 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     0.224    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y2         FDPE                                         f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.703     7.794    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X113Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.610     8.404    
                         clock uncertainty           -0.110     8.293    
    SLICE_X113Y2         FDPE (Recov_fdpe_C_PRE)     -0.530     7.763    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          7.763    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  7.539    

Slack (MET) :             7.539ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 7.794 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.883    -0.833    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y2         FDPE (Prop_fdpe_C_Q)         0.478    -0.355 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     0.224    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y2         FDPE                                         f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.703     7.794    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X113Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.610     8.404    
                         clock uncertainty           -0.110     8.293    
    SLICE_X113Y2         FDPE (Recov_fdpe_C_PRE)     -0.530     7.763    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          7.763    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  7.539    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.643    -0.589    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y2         FDPE (Prop_fdpe_C_Q)         0.148    -0.441 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.258    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y2         FDPE                                         f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.914    -0.826    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X113Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.250    -0.576    
    SLICE_X113Y2         FDPE (Remov_fdpe_C_PRE)     -0.148    -0.724    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.724    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.643    -0.589    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y2         FDPE (Prop_fdpe_C_Q)         0.148    -0.441 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.258    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y2         FDPE                                         f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.914    -0.826    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X113Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.250    -0.576    
    SLICE_X113Y2         FDPE (Remov_fdpe_C_PRE)     -0.148    -0.724    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.724    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.643    -0.589    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y2         FDPE (Prop_fdpe_C_Q)         0.148    -0.441 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.258    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y2         FDPE                                         f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.914    -0.826    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X113Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.250    -0.576    
    SLICE_X113Y2         FDPE (Remov_fdpe_C_PRE)     -0.148    -0.724    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.724    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.643    -0.589    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y2         FDPE (Prop_fdpe_C_Q)         0.148    -0.441 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.258    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y2         FDPE                                         f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.914    -0.826    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X113Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.250    -0.576    
    SLICE_X113Y2         FDPE (Remov_fdpe_C_PRE)     -0.148    -0.724    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.724    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.466    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_mmap_clk_wiz_0_1
  To Clock:  clk_out1_mmap_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.539ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.355ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.539ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 7.794 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.883    -0.833    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y2         FDPE (Prop_fdpe_C_Q)         0.478    -0.355 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     0.224    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y2         FDPE                                         f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.703     7.794    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X113Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.610     8.404    
                         clock uncertainty           -0.110     8.293    
    SLICE_X113Y2         FDPE (Recov_fdpe_C_PRE)     -0.530     7.763    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          7.763    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  7.539    

Slack (MET) :             7.539ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 7.794 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.883    -0.833    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y2         FDPE (Prop_fdpe_C_Q)         0.478    -0.355 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     0.224    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y2         FDPE                                         f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.703     7.794    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X113Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.610     8.404    
                         clock uncertainty           -0.110     8.293    
    SLICE_X113Y2         FDPE (Recov_fdpe_C_PRE)     -0.530     7.763    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          7.763    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  7.539    

Slack (MET) :             7.539ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 7.794 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.883    -0.833    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y2         FDPE (Prop_fdpe_C_Q)         0.478    -0.355 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     0.224    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y2         FDPE                                         f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.703     7.794    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X113Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.610     8.404    
                         clock uncertainty           -0.110     8.293    
    SLICE_X113Y2         FDPE (Recov_fdpe_C_PRE)     -0.530     7.763    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          7.763    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  7.539    

Slack (MET) :             7.539ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 7.794 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.883    -0.833    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y2         FDPE (Prop_fdpe_C_Q)         0.478    -0.355 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     0.224    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y2         FDPE                                         f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.703     7.794    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X113Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.610     8.404    
                         clock uncertainty           -0.110     8.293    
    SLICE_X113Y2         FDPE (Recov_fdpe_C_PRE)     -0.530     7.763    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          7.763    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  7.539    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.643    -0.589    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y2         FDPE (Prop_fdpe_C_Q)         0.148    -0.441 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.258    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y2         FDPE                                         f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.914    -0.826    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X113Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.250    -0.576    
                         clock uncertainty            0.110    -0.465    
    SLICE_X113Y2         FDPE (Remov_fdpe_C_PRE)     -0.148    -0.613    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.613    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.643    -0.589    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y2         FDPE (Prop_fdpe_C_Q)         0.148    -0.441 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.258    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y2         FDPE                                         f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.914    -0.826    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X113Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.250    -0.576    
                         clock uncertainty            0.110    -0.465    
    SLICE_X113Y2         FDPE (Remov_fdpe_C_PRE)     -0.148    -0.613    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.613    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.643    -0.589    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y2         FDPE (Prop_fdpe_C_Q)         0.148    -0.441 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.258    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y2         FDPE                                         f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.914    -0.826    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X113Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.250    -0.576    
                         clock uncertainty            0.110    -0.465    
    SLICE_X113Y2         FDPE (Remov_fdpe_C_PRE)     -0.148    -0.613    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.613    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.643    -0.589    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y2         FDPE (Prop_fdpe_C_Q)         0.148    -0.441 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.258    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y2         FDPE                                         f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.914    -0.826    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X113Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.250    -0.576    
                         clock uncertainty            0.110    -0.465    
    SLICE_X113Y2         FDPE (Remov_fdpe_C_PRE)     -0.148    -0.613    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.613    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.355    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_mmap_clk_wiz_0
  To Clock:  clk_out1_mmap_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.539ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.355ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.539ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 7.794 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.883    -0.833    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y2         FDPE (Prop_fdpe_C_Q)         0.478    -0.355 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     0.224    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y2         FDPE                                         f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.703     7.794    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X113Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.610     8.404    
                         clock uncertainty           -0.110     8.293    
    SLICE_X113Y2         FDPE (Recov_fdpe_C_PRE)     -0.530     7.763    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          7.763    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  7.539    

Slack (MET) :             7.539ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 7.794 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.883    -0.833    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y2         FDPE (Prop_fdpe_C_Q)         0.478    -0.355 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     0.224    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y2         FDPE                                         f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.703     7.794    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X113Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.610     8.404    
                         clock uncertainty           -0.110     8.293    
    SLICE_X113Y2         FDPE (Recov_fdpe_C_PRE)     -0.530     7.763    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          7.763    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  7.539    

Slack (MET) :             7.539ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 7.794 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.883    -0.833    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y2         FDPE (Prop_fdpe_C_Q)         0.478    -0.355 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     0.224    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y2         FDPE                                         f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.703     7.794    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X113Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.610     8.404    
                         clock uncertainty           -0.110     8.293    
    SLICE_X113Y2         FDPE (Recov_fdpe_C_PRE)     -0.530     7.763    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          7.763    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  7.539    

Slack (MET) :             7.539ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 7.794 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.883    -0.833    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y2         FDPE (Prop_fdpe_C_Q)         0.478    -0.355 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     0.224    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y2         FDPE                                         f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.703     7.794    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X113Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.610     8.404    
                         clock uncertainty           -0.110     8.293    
    SLICE_X113Y2         FDPE (Recov_fdpe_C_PRE)     -0.530     7.763    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          7.763    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  7.539    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.643    -0.589    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y2         FDPE (Prop_fdpe_C_Q)         0.148    -0.441 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.258    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y2         FDPE                                         f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.914    -0.826    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X113Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.250    -0.576    
                         clock uncertainty            0.110    -0.465    
    SLICE_X113Y2         FDPE (Remov_fdpe_C_PRE)     -0.148    -0.613    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.613    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.643    -0.589    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y2         FDPE (Prop_fdpe_C_Q)         0.148    -0.441 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.258    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y2         FDPE                                         f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.914    -0.826    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X113Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.250    -0.576    
                         clock uncertainty            0.110    -0.465    
    SLICE_X113Y2         FDPE (Remov_fdpe_C_PRE)     -0.148    -0.613    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.613    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.643    -0.589    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y2         FDPE (Prop_fdpe_C_Q)         0.148    -0.441 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.258    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y2         FDPE                                         f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.914    -0.826    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X113Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.250    -0.576    
                         clock uncertainty            0.110    -0.465    
    SLICE_X113Y2         FDPE (Remov_fdpe_C_PRE)     -0.148    -0.613    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.613    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.643    -0.589    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y2         FDPE (Prop_fdpe_C_Q)         0.148    -0.441 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.258    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y2         FDPE                                         f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.914    -0.826    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X113Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.250    -0.576    
                         clock uncertainty            0.110    -0.465    
    SLICE_X113Y2         FDPE (Remov_fdpe_C_PRE)     -0.148    -0.613    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.613    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.355    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_mmap_clk_wiz_0_1
  To Clock:  clk_out1_mmap_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.541ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.466ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.541ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 7.794 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.883    -0.833    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y2         FDPE (Prop_fdpe_C_Q)         0.478    -0.355 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     0.224    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y2         FDPE                                         f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.703     7.794    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X113Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.610     8.404    
                         clock uncertainty           -0.109     8.295    
    SLICE_X113Y2         FDPE (Recov_fdpe_C_PRE)     -0.530     7.765    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          7.765    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  7.541    

Slack (MET) :             7.541ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 7.794 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.883    -0.833    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y2         FDPE (Prop_fdpe_C_Q)         0.478    -0.355 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     0.224    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y2         FDPE                                         f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.703     7.794    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X113Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.610     8.404    
                         clock uncertainty           -0.109     8.295    
    SLICE_X113Y2         FDPE (Recov_fdpe_C_PRE)     -0.530     7.765    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          7.765    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  7.541    

Slack (MET) :             7.541ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 7.794 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.883    -0.833    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y2         FDPE (Prop_fdpe_C_Q)         0.478    -0.355 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     0.224    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y2         FDPE                                         f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.703     7.794    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X113Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.610     8.404    
                         clock uncertainty           -0.109     8.295    
    SLICE_X113Y2         FDPE (Recov_fdpe_C_PRE)     -0.530     7.765    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          7.765    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  7.541    

Slack (MET) :             7.541ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 7.794 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.883    -0.833    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y2         FDPE (Prop_fdpe_C_Q)         0.478    -0.355 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     0.224    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y2         FDPE                                         f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         1.703     7.794    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X113Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.610     8.404    
                         clock uncertainty           -0.109     8.295    
    SLICE_X113Y2         FDPE (Recov_fdpe_C_PRE)     -0.530     7.765    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          7.765    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  7.541    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.643    -0.589    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y2         FDPE (Prop_fdpe_C_Q)         0.148    -0.441 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.258    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y2         FDPE                                         f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.914    -0.826    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X113Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.250    -0.576    
    SLICE_X113Y2         FDPE (Remov_fdpe_C_PRE)     -0.148    -0.724    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.724    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.643    -0.589    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y2         FDPE (Prop_fdpe_C_Q)         0.148    -0.441 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.258    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y2         FDPE                                         f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.914    -0.826    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X113Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.250    -0.576    
    SLICE_X113Y2         FDPE (Remov_fdpe_C_PRE)     -0.148    -0.724    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.724    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.643    -0.589    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y2         FDPE (Prop_fdpe_C_Q)         0.148    -0.441 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.258    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y2         FDPE                                         f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.914    -0.826    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X113Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.250    -0.576    
    SLICE_X113Y2         FDPE (Remov_fdpe_C_PRE)     -0.148    -0.724    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.724    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.643    -0.589    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y2         FDPE (Prop_fdpe_C_Q)         0.148    -0.441 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.258    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y2         FDPE                                         f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=296, routed)         0.914    -0.826    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X113Y2         FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.250    -0.576    
    SLICE_X113Y2         FDPE (Remov_fdpe_C_PRE)     -0.148    -0.724    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.724    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.466    





