Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri May  9 13:34:21 2025
| Host         : LAPTOP-PFVE9KOE running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file assemble_control_sets_placed.rpt
| Design       : assemble
| Device       : xc7z020
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    29 |
| Unused register locations in slices containing registers |    68 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            3 |
|      4 |            4 |
|      5 |            1 |
|      8 |           15 |
|      9 |            1 |
|     12 |            1 |
|     13 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             108 |           39 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              97 |           22 |
| Yes          | No                    | Yes                    |              87 |           28 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------+--------------------+------------------+----------------+
|  Clock Signal  |              Enable Signal             |  Set/Reset Signal  | Slice Load Count | Bel Load Count |
+----------------+----------------------------------------+--------------------+------------------+----------------+
|  dri_clk_BUFG  | u_i2c_dri/scl_i_1_n_0                  | u_uart_recv/rest_n |                1 |              1 |
|  clk_IBUF_BUFG | u_led_twinkle/led_i_1_n_0              |                    |                1 |              1 |
|  clk_IBUF_BUFG | u_uart_send/uart_txd_i_1_n_0           | u_i2c_dri/rest_n   |                1 |              1 |
|  dri_clk_BUFG  | u_mpu6050/i2c_data_w[4]_i_1_n_0        | u_i2c_dri/rest_n   |                1 |              4 |
|  clk_IBUF_BUFG | u_uart_recv/rx_cnt[3]_i_1_n_0          | u_uart_recv/rest_n |                1 |              4 |
|  clk_IBUF_BUFG | u_uart_recv/uart_data_reg[0]_2         | u_uart_recv/rest_n |                2 |              4 |
|  clk_IBUF_BUFG | u_uart_send/tx_cnt[3]_i_1_n_0          | u_i2c_dri/rest_n   |                1 |              4 |
|  clk_IBUF_BUFG | rest_n_IBUF                            | u_i2c_dri/rest_n   |                2 |              5 |
|  dri_clk_BUFG  | u_i2c_dri/i2c_data_r[7]_i_1_n_0        | u_i2c_dri/rest_n   |                1 |              8 |
|  dri_clk_BUFG  | u_mpu6050/Acc_x_h[7]_i_1_n_0           |                    |                3 |              8 |
|  dri_clk_BUFG  | u_mpu6050/Acc_y_l[7]_i_1_n_0           |                    |                2 |              8 |
|  dri_clk_BUFG  | u_mpu6050/Gyro_x_l[7]_i_1_n_0          |                    |                2 |              8 |
|  dri_clk_BUFG  | u_mpu6050/Acc_z_l[7]_i_1_n_0           |                    |                1 |              8 |
|  dri_clk_BUFG  | u_mpu6050/Acc_x_l[7]_i_1_n_0           |                    |                1 |              8 |
|  dri_clk_BUFG  | u_mpu6050/Gyro_y_h[7]_i_1_n_0          |                    |                2 |              8 |
|  dri_clk_BUFG  | u_mpu6050/Acc_y_h[7]_i_1_n_0           |                    |                2 |              8 |
|  dri_clk_BUFG  | u_mpu6050/Gyro_x_h[7]_i_1_n_0          |                    |                2 |              8 |
|  dri_clk_BUFG  | u_mpu6050/Acc_z_h[7]_i_1_n_0           |                    |                1 |              8 |
|  dri_clk_BUFG  | u_mpu6050/Gyro_z_h[7]_i_1_n_0          |                    |                3 |              8 |
|  dri_clk_BUFG  | u_mpu6050/i2c_addr[6]_i_1_n_0          | u_i2c_dri/rest_n   |                3 |              8 |
|  dri_clk_BUFG  | u_mpu6050/Gyro_z_l[7]_i_1_n_0          |                    |                1 |              8 |
|  dri_clk_BUFG  | u_mpu6050/Gyro_y_l[7]_i_1_n_0          |                    |                1 |              8 |
|  clk_IBUF_BUFG | u_LT_Pack/send_data                    | u_i2c_dri/rest_n   |                4 |              8 |
|  clk_IBUF_BUFG | u_uart_send/tx_data[7]_i_1_n_0         | u_i2c_dri/rest_n   |                2 |              9 |
|  dri_clk_BUFG  | u_i2c_dri/addr_t                       | u_i2c_dri/rest_n   |                5 |             12 |
|  clk_IBUF_BUFG |                                        | u_i2c_dri/rest_n   |                5 |             13 |
|  dri_clk_BUFG  | u_mpu6050/FSM_onehot_state[18]_i_1_n_0 | u_i2c_dri/rest_n   |                4 |             19 |
|  dri_clk_BUFG  |                                        | u_i2c_dri/rest_n   |               13 |             27 |
|  clk_IBUF_BUFG |                                        | u_uart_recv/rest_n |               21 |             68 |
+----------------+----------------------------------------+--------------------+------------------+----------------+


