module half_adder (
    input A,
    input B,
    output S,
    output C
);
    XOR_gate xor1(
        .A(A),
        .B(B),
        .Y(S)
    );

    // Sum is the output of XOR gate
    assign S = xor_output;

    // Carry is the AND of A and B
    assign C = A & B;
endmodule
