Implementation;Compile;RootName:top
Implementation;Compile||(null)||Please refer to the log file for details about 16 Warning(s) , 1 Info(s)||top_compile_log.rpt;liberoaction://open_report/file/top_compile_log.rpt||(null);(null)
HelpInfo,C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:top
Implementation;Synthesis|| CL169 ||@W:Pruning unused register data3[7:0]. Make sure that there are no unused intermediate registers.||top.srr(43);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/43||data_rate.v(19);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\data_rate.v'/linenumber/19
Implementation;Synthesis|| CL169 ||@W:Pruning unused register data4[7:0]. Make sure that there are no unused intermediate registers.||top.srr(44);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/44||data_rate.v(19);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\data_rate.v'/linenumber/19
Implementation;Synthesis|| CL169 ||@W:Pruning unused register data5[7:0]. Make sure that there are no unused intermediate registers.||top.srr(45);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/45||data_rate.v(19);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\data_rate.v'/linenumber/19
Implementation;Synthesis|| CL169 ||@W:Pruning unused register data6[7:0]. Make sure that there are no unused intermediate registers.||top.srr(46);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/46||data_rate.v(19);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\data_rate.v'/linenumber/19
Implementation;Synthesis|| CL169 ||@W:Pruning unused register data7[7:0]. Make sure that there are no unused intermediate registers.||top.srr(47);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/47||data_rate.v(19);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\data_rate.v'/linenumber/19
Implementation;Synthesis|| CL169 ||@W:Pruning unused register data8[7:0]. Make sure that there are no unused intermediate registers.||top.srr(48);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/48||data_rate.v(19);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\data_rate.v'/linenumber/19
Implementation;Synthesis|| CL169 ||@W:Pruning unused register data9[7:0]. Make sure that there are no unused intermediate registers.||top.srr(49);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/49||data_rate.v(19);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\data_rate.v'/linenumber/19
Implementation;Synthesis|| CL169 ||@W:Pruning unused register data10[7:0]. Make sure that there are no unused intermediate registers.||top.srr(50);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/50||data_rate.v(19);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\data_rate.v'/linenumber/19
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal data2[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||top.srr(52);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/52||data_rate.v(19);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\data_rate.v'/linenumber/19
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal data1[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||top.srr(53);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/53||data_rate.v(19);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\data_rate.v'/linenumber/19
Implementation;Synthesis|| CL251 ||@W:All reachable assignments to data1[7] assign 1, register removed by optimization||top.srr(54);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/54||data_rate.v(19);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\data_rate.v'/linenumber/19
Implementation;Synthesis|| CL250 ||@W:All reachable assignments to data1[6:0] assign 0, register removed by optimization||top.srr(55);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/55||data_rate.v(19);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\data_rate.v'/linenumber/19
Implementation;Synthesis|| CL250 ||@W:All reachable assignments to data2[7:0] assign 0, register removed by optimization||top.srr(56);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/56||data_rate.v(19);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\data_rate.v'/linenumber/19
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit data4[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(60);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/60||data_source.v(18);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\data_source.v'/linenumber/18
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit data4[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(61);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/61||data_source.v(18);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\data_source.v'/linenumber/18
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit data4[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(62);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/62||data_source.v(18);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\data_source.v'/linenumber/18
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit data4[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(63);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/63||data_source.v(18);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\data_source.v'/linenumber/18
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit data4[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(64);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/64||data_source.v(18);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\data_source.v'/linenumber/18
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit data4[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(65);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/65||data_source.v(18);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\data_source.v'/linenumber/18
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit data4[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(66);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/66||data_source.v(18);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\data_source.v'/linenumber/18
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit data4[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(67);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/67||data_source.v(18);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\data_source.v'/linenumber/18
Implementation;Synthesis|| CL169 ||@W:Pruning unused register data4[7:0]. Make sure that there are no unused intermediate registers.||top.srr(68);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/68||data_source.v(18);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\data_source.v'/linenumber/18
Implementation;Synthesis|| CL169 ||@W:Pruning unused register j[3:0]. Make sure that there are no unused intermediate registers.||top.srr(78);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/78||mac.v(63);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\mac.v'/linenumber/63
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 9 of data_len[9:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(116);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/116||mac.v(63);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\mac.v'/linenumber/63
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 2 to 0 of data_len[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(117);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/117||mac.v(63);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\mac.v'/linenumber/63
Implementation;Synthesis|| CL168 ||@W:Removing instance ten_mhz_clock_0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(155);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/155||top.v(291);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\component\work\top\top.v'/linenumber/291
Implementation;Synthesis|| CL168 ||@W:Removing instance data_rate_0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(156);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/156||top.v(145);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\component\work\top\top.v'/linenumber/145
Implementation;Synthesis|| CL138 ||@W:Removing register 'd1' because it is only assigned 0 or its original value.||top.srr(157);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/157||randgen.v(41);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\randgen.v'/linenumber/41
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit d2[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(158);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/158||randgen.v(41);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\randgen.v'/linenumber/41
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit d2[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(159);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/159||randgen.v(41);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\randgen.v'/linenumber/41
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit d4[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(160);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/160||randgen.v(41);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\randgen.v'/linenumber/41
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit counter[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(161);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/161||randgen.v(41);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\randgen.v'/linenumber/41
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit counter[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(162);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/162||randgen.v(41);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\randgen.v'/linenumber/41
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 2 to 0 of cur_rand[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(166);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/166||randgen.v(41);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\randgen.v'/linenumber/41
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 5 to 4 of counter[5:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(167);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/167||randgen.v(41);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\randgen.v'/linenumber/41
Implementation;Synthesis|| CL169 ||@W:Pruning unused register d4[2]. Make sure that there are no unused intermediate registers.||top.srr(168);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/168||randgen.v(41);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\randgen.v'/linenumber/41
Implementation;Synthesis|| CL169 ||@W:Pruning unused register d2[2]. Make sure that there are no unused intermediate registers.||top.srr(169);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/169||randgen.v(41);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\randgen.v'/linenumber/41
Implementation;Synthesis|| CL169 ||@W:Pruning unused register d2[1]. Make sure that there are no unused intermediate registers.||top.srr(170);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/170||randgen.v(41);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\randgen.v'/linenumber/41
Implementation;Synthesis|| CL169 ||@W:Pruning unused register d4[0]. Make sure that there are no unused intermediate registers.||top.srr(175);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/175||randgen.v(41);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\randgen.v'/linenumber/41
Implementation;Synthesis|| CL169 ||@W:Pruning unused register d8[0]. Make sure that there are no unused intermediate registers.||top.srr(176);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/176||randgen.v(41);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\randgen.v'/linenumber/41
Implementation;Synthesis|| CL169 ||@W:Pruning unused register d8[1]. Make sure that there are no unused intermediate registers.||top.srr(177);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/177||randgen.v(41);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\randgen.v'/linenumber/41
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 11 of cur_rand[23:3]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(181);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/181||randgen.v(41);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\randgen.v'/linenumber/41
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 5 to 4 of cur_rand[23:3]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(182);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/182||randgen.v(41);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\randgen.v'/linenumber/41
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rd[2:0]. Make sure that there are no unused intermediate registers.||top.srr(191);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/191||mac.v(63);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\mac.v'/linenumber/63
Implementation;Synthesis|| CL169 ||@W:Pruning unused register flag[7:0]. Make sure that there are no unused intermediate registers.||top.srr(192);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/192||mac.v(63);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\mac.v'/linenumber/63
Implementation;Synthesis|| CL169 ||@W:Pruning unused register randint[23:0]. Make sure that there are no unused intermediate registers.||top.srr(193);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/193||mac.v(63);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\mac.v'/linenumber/63
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 47 to 6 of scheme[47:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(194);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/194||mac.v(63);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\mac.v'/linenumber/63
Implementation;Synthesis|| CL169 ||@W:Pruning unused register resuming. Make sure that there are no unused intermediate registers.||top.srr(195);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/195||mac.v(63);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\mac.v'/linenumber/63
Implementation;Synthesis|| CL169 ||@W:Pruning unused register cnt[3:0]. Make sure that there are no unused intermediate registers.||top.srr(196);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/196||mac.v(63);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\mac.v'/linenumber/63
Implementation;Synthesis|| CL169 ||@W:Pruning unused register frame_begin[9:0]. Make sure that there are no unused intermediate registers.||top.srr(197);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/197||mac.v(63);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\mac.v'/linenumber/63
Implementation;Synthesis|| CL169 ||@W:Pruning unused register scheme[5:0]. Make sure that there are no unused intermediate registers.||top.srr(198);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/198||mac.v(63);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\mac.v'/linenumber/63
Implementation;Synthesis|| CL169 ||@W:Pruning unused register choice[2:0]. Make sure that there are no unused intermediate registers.||top.srr(199);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/199||mac.v(63);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\mac.v'/linenumber/63
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit id[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(201);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/201||mac.v(63);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\mac.v'/linenumber/63
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit id[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(202);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/202||mac.v(63);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\mac.v'/linenumber/63
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit id[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(203);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/203||mac.v(63);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\mac.v'/linenumber/63
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit sending to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(204);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/204||mac.v(63);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\mac.v'/linenumber/63
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit data_sent[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(206);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/206||mac.v(63);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\mac.v'/linenumber/63
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit data_sent[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(207);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/207||mac.v(63);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\mac.v'/linenumber/63
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit data_sent[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(208);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/208||mac.v(63);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\mac.v'/linenumber/63
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit data_sent[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(209);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/209||mac.v(63);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\mac.v'/linenumber/63
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit data_sent[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(210);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/210||mac.v(63);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\mac.v'/linenumber/63
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit data_sent[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(211);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/211||mac.v(63);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\mac.v'/linenumber/63
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit data_sent[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(212);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/212||mac.v(63);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\mac.v'/linenumber/63
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit data_sent[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(213);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/213||mac.v(63);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\mac.v'/linenumber/63
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit data_sent[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(214);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/214||mac.v(63);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\mac.v'/linenumber/63
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit data_sent[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(215);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/215||mac.v(63);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\mac.v'/linenumber/63
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit data_sent[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(216);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/216||mac.v(63);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\mac.v'/linenumber/63
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit data_sent[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(217);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/217||mac.v(63);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\mac.v'/linenumber/63
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit data_sent[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(218);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/218||mac.v(63);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\mac.v'/linenumber/63
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit data_sent[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(219);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/219||mac.v(63);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\mac.v'/linenumber/63
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit data_sent[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(220);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/220||mac.v(63);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\mac.v'/linenumber/63
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit data_sent[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(221);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/221||mac.v(63);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\mac.v'/linenumber/63
Implementation;Synthesis|| CL169 ||@W:Pruning unused register data_sent[15:0]. Make sure that there are no unused intermediate registers.||top.srr(222);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/222||mac.v(63);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\mac.v'/linenumber/63
Implementation;Synthesis|| CL169 ||@W:Pruning unused register sending. Make sure that there are no unused intermediate registers.||top.srr(223);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/223||mac.v(63);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\mac.v'/linenumber/63
Implementation;Synthesis|| CL169 ||@W:Pruning unused register id[2:0]. Make sure that there are no unused intermediate registers.||top.srr(224);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/224||mac.v(63);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\mac.v'/linenumber/63
Implementation;Synthesis|| CL169 ||@W:Pruning unused register data_len[8:3]. Make sure that there are no unused intermediate registers.||top.srr(225);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/225||mac.v(63);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\mac.v'/linenumber/63
Implementation;Synthesis|| CL169 ||@W:Pruning unused register data_size[15:0]. Make sure that there are no unused intermediate registers.||top.srr(226);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/226||mac.v(63);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\mac.v'/linenumber/63
Implementation;Synthesis|| CL169 ||@W:Pruning unused register tick[9:0]. Make sure that there are no unused intermediate registers.||top.srr(227);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/227||mac.v(63);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\mac.v'/linenumber/63
Implementation;Synthesis|| CL305 ||@W:Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)||top.srr(228);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/228||mac.v(63);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\mac.v'/linenumber/63
Implementation;Synthesis|| CL305 ||@W:Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)||top.srr(229);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/229||mac.v(63);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\mac.v'/linenumber/63
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit awaitheartbeat to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(230);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/230||mac.v(63);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\mac.v'/linenumber/63
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit awaitbeacon to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(231);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/231||mac.v(63);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\mac.v'/linenumber/63
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit awaitscheme to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(232);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/232||mac.v(63);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\mac.v'/linenumber/63
Implementation;Synthesis|| CL169 ||@W:Pruning unused register awaitscheme. Make sure that there are no unused intermediate registers.||top.srr(233);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/233||mac.v(63);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\mac.v'/linenumber/63
Implementation;Synthesis|| CL169 ||@W:Pruning unused register awaitheartbeat. Make sure that there are no unused intermediate registers.||top.srr(234);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/234||mac.v(63);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\mac.v'/linenumber/63
Implementation;Synthesis|| CL169 ||@W:Pruning unused register awaitbeacon. Make sure that there are no unused intermediate registers.||top.srr(235);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/235||mac.v(63);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\mac.v'/linenumber/63
Implementation;Synthesis|| CL169 ||@W:Pruning unused register counter[9:0]. Make sure that there are no unused intermediate registers.||top.srr(236);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/236||mac.v(63);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\mac.v'/linenumber/63
Implementation;Synthesis|| MT530 ||@W:Found inferred clock main_clock|clock_out_inferred_clock which controls 179 sequential elements including dbpsk_modulator_0.counter[15:0]. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(341);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/341||dbpsk_modulator.v(9);liberoaction://cross_probe/hdl/file/'c:\users\neuromancer\documents\workspace\hitchhike\hitchhike_fpga_code\hdl\dbpsk_modulator.v'/linenumber/9
Implementation;Synthesis|| MT530 ||@W:Found inferred clock pll_core|GLA_inferred_clock which controls 22 sequential elements including main_clock_0.counter[7:0]. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(342);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/342||main_clock.v(7);liberoaction://cross_probe/hdl/file/'c:\users\neuromancer\documents\workspace\hitchhike\hitchhike_fpga_code\hdl\main_clock.v'/linenumber/7
Implementation;Synthesis|| MO160 ||@W:Register bit state[0] (in view view:work.whitening(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(403);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/403||whitening.v(10);liberoaction://cross_probe/hdl/file/'c:\users\neuromancer\documents\workspace\hitchhike\hitchhike_fpga_code\hdl\whitening.v'/linenumber/10
Implementation;Synthesis|| MO160 ||@W:Register bit state[1] (in view view:work.whitening(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(404);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/404||whitening.v(10);liberoaction://cross_probe/hdl/file/'c:\users\neuromancer\documents\workspace\hitchhike\hitchhike_fpga_code\hdl\whitening.v'/linenumber/10
Implementation;Synthesis|| MO160 ||@W:Register bit state[2] (in view view:work.whitening(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(405);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/405||whitening.v(10);liberoaction://cross_probe/hdl/file/'c:\users\neuromancer\documents\workspace\hitchhike\hitchhike_fpga_code\hdl\whitening.v'/linenumber/10
Implementation;Synthesis|| MO160 ||@W:Register bit state[3] (in view view:work.whitening(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(406);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/406||whitening.v(10);liberoaction://cross_probe/hdl/file/'c:\users\neuromancer\documents\workspace\hitchhike\hitchhike_fpga_code\hdl\whitening.v'/linenumber/10
Implementation;Synthesis|| MO160 ||@W:Register bit state[4] (in view view:work.whitening(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(407);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/407||whitening.v(10);liberoaction://cross_probe/hdl/file/'c:\users\neuromancer\documents\workspace\hitchhike\hitchhike_fpga_code\hdl\whitening.v'/linenumber/10
Implementation;Synthesis|| MO160 ||@W:Register bit state[5] (in view view:work.whitening(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(408);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/408||whitening.v(10);liberoaction://cross_probe/hdl/file/'c:\users\neuromancer\documents\workspace\hitchhike\hitchhike_fpga_code\hdl\whitening.v'/linenumber/10
Implementation;Synthesis|| MO160 ||@W:Register bit state[6] (in view view:work.whitening(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(409);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/409||whitening.v(10);liberoaction://cross_probe/hdl/file/'c:\users\neuromancer\documents\workspace\hitchhike\hitchhike_fpga_code\hdl\whitening.v'/linenumber/10
Implementation;Synthesis|| MO160 ||@W:Register bit output_whitening (in view view:work.whitening(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(410);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/410||whitening.v(58);liberoaction://cross_probe/hdl/file/'c:\users\neuromancer\documents\workspace\hitchhike\hitchhike_fpga_code\hdl\whitening.v'/linenumber/58
Implementation;Synthesis|| MO160 ||@W:Register bit dbpsk_modulator_0.output_dbpsk (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(454);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/454||dbpsk_modulator.v(9);liberoaction://cross_probe/hdl/file/'c:\users\neuromancer\documents\workspace\hitchhike\hitchhike_fpga_code\hdl\dbpsk_modulator.v'/linenumber/9
Implementation;Synthesis|| MT420 ||@W:Found inferred clock pll_core|GLA_inferred_clock with period 1000.00ns. Please declare a user-defined clock on object "n:pll_core_0.GLA"||top.srr(531);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/531||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock main_clock|clock_out_inferred_clock with period 1000.00ns. Please declare a user-defined clock on object "n:main_clock_0.clock_out"||top.srr(532);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/532||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||top.srr(548);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/548||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||top.srr(550);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/550||null;null
