{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1531176731970 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1531176731970 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 09 19:52:11 2018 " "Processing started: Mon Jul 09 19:52:11 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1531176731970 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1531176731970 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off testeverilog -c testeverilog --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off testeverilog -c testeverilog --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1531176731971 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1531176732230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/leo/ufrgs/circuitosdigitais/pong/teste/clk_pixel.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /leo/ufrgs/circuitosdigitais/pong/teste/clk_pixel.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 clk_pixel " "Found entity 1: clk_pixel" {  } { { "../../Teste/clk_pixel.bdf" "" { Schematic "D:/Leo/UFRGS/CircuitosDigitais/Pong/Teste/clk_pixel.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531176732273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531176732273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong.v 1 1 " "Found 1 design units, including 1 entities, in source file pong.v" { { "Info" "ISGN_ENTITY_NAME" "1 pong " "Found entity 1: pong" {  } { { "pong.v" "" { Text "D:/Leo/UFRGS/CircuitosDigitais/Pong/vgaSync/testeverilog/pong.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531176732276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531176732276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testeverilog.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testeverilog.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testeverilog " "Found entity 1: testeverilog" {  } { { "testeverilog.bdf" "" { Schematic "D:/Leo/UFRGS/CircuitosDigitais/Pong/vgaSync/testeverilog/testeverilog.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531176732278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531176732278 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pong " "Elaborating entity \"pong\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1531176732302 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 pong.v(28) " "Verilog HDL assignment warning at pong.v(28): truncated value with size 32 to match size of target (9)" {  } { { "pong.v" "" { Text "D:/Leo/UFRGS/CircuitosDigitais/Pong/vgaSync/testeverilog/pong.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531176732304 "|pong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 pong.v(33) " "Verilog HDL assignment warning at pong.v(33): truncated value with size 32 to match size of target (9)" {  } { { "pong.v" "" { Text "D:/Leo/UFRGS/CircuitosDigitais/Pong/vgaSync/testeverilog/pong.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531176732304 "|pong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pong.v(73) " "Verilog HDL assignment warning at pong.v(73): truncated value with size 32 to match size of target (10)" {  } { { "pong.v" "" { Text "D:/Leo/UFRGS/CircuitosDigitais/Pong/vgaSync/testeverilog/pong.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531176732304 "|pong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 pong.v(79) " "Verilog HDL assignment warning at pong.v(79): truncated value with size 32 to match size of target (9)" {  } { { "pong.v" "" { Text "D:/Leo/UFRGS/CircuitosDigitais/Pong/vgaSync/testeverilog/pong.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531176732304 "|pong"}
{ "Warning" "WSGN_SEARCH_FILE" "hvsync_generator.v 1 1 " "Using design file hvsync_generator.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 hvsync_generator " "Found entity 1: hvsync_generator" {  } { { "hvsync_generator.v" "" { Text "D:/Leo/UFRGS/CircuitosDigitais/Pong/vgaSync/testeverilog/hvsync_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531176732313 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1531176732313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hvsync_generator hvsync_generator:syncgen " "Elaborating entity \"hvsync_generator\" for hierarchy \"hvsync_generator:syncgen\"" {  } { { "pong.v" "syncgen" { Text "D:/Leo/UFRGS/CircuitosDigitais/Pong/vgaSync/testeverilog/pong.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531176732314 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 hvsync_generator.v(17) " "Verilog HDL assignment warning at hvsync_generator.v(17): truncated value with size 32 to match size of target (10)" {  } { { "hvsync_generator.v" "" { Text "D:/Leo/UFRGS/CircuitosDigitais/Pong/vgaSync/testeverilog/hvsync_generator.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531176732315 "|pong|hvsync_generator:syncgen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 hvsync_generator.v(20) " "Verilog HDL assignment warning at hvsync_generator.v(20): truncated value with size 32 to match size of target (9)" {  } { { "hvsync_generator.v" "" { Text "D:/Leo/UFRGS/CircuitosDigitais/Pong/vgaSync/testeverilog/hvsync_generator.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531176732315 "|pong|hvsync_generator:syncgen"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4622 " "Peak virtual memory: 4622 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1531176732377 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 09 19:52:12 2018 " "Processing ended: Mon Jul 09 19:52:12 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1531176732377 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1531176732377 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1531176732377 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1531176732377 ""}
