PPA Report for cdc_parity_module.v (Module: cdc_parity_module)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 3
FF Count: 3
IO Count: 12
Cell Count: 48

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 395.95 MHz
Reg-to-Reg Critical Path Delay: 3.098 ns

POWER METRICS:
-------------
Total Power Consumption: 1.203 W
