Make sure all the verilog or systemverilog file is placed in RTL folder.
Run module_track.py first. It will created an All_RTL folder in RTL folder.
Run RESET.py, and several Extracted_CFG text file will be created.
Run Module_check.py.
The questionable module and sub_CFG will be printed out.
