// Seed: 425202360
module module_0;
  assign id_1 = id_1;
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input tri0 id_1,
    input tri0 id_2,
    output tri1 id_3,
    output supply1 id_4,
    input tri0 id_5,
    input supply1 id_6
);
  assign id_3 = -1;
  always id_4 = 1;
  tri0 id_8, id_9, id_10, id_11;
  assign id_10 = id_1 < id_11;
  module_0 modCall_1 ();
  assign id_8 = 1'h0;
  assign id_3 = id_1;
  assign id_8 = id_10;
  wire id_12, id_13;
  wire id_14 = id_5, id_15;
  assign (highz1, strong0) id_8 = id_5;
endmodule
