<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Keyfob: src/hll/stm32f030xx/vendor_cmsis/include/stm32f030x6.h Source File</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="../../logo_small.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Keyfob
   &#160;<span id="projectnumber">eco</span>
   </div>
   <div id="projectbrief">Smart RFID and RF-Remote based Access Controller System</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('d0/dc9/stm32f030x6_8h_source.html','../../'); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">stm32f030x6.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="../../d0/dc9/stm32f030x6_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160; </div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#ifndef __STM32F030x6_H</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define __STM32F030x6_H</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160; </div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;{</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __cplusplus */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160; </div>
<div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="../../da/deb/group___configuration__section__for___c_m_s_i_s.html#ga905517438930a3f13cbc632e52990534">   67</a></span>&#160;<span class="preprocessor">#define __CM0_REV     0 </span></div>
<div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="../../da/deb/group___configuration__section__for___c_m_s_i_s.html#ga4127d1b31aaf336fab3d7329d117f448">   68</a></span>&#160;<span class="preprocessor">#define __MPU_PRESENT 0 </span></div>
<div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="../../da/deb/group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">   69</a></span>&#160;<span class="preprocessor">#define __NVIC_PRIO_BITS                                 \</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">    2 </span></div>
<div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="../../da/deb/group___configuration__section__for___c_m_s_i_s.html#gab58771b4ec03f9bdddc84770f7c95c68">   72</a></span>&#160;<span class="preprocessor">#define __Vendor_SysTickConfig \</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">    0 </span></div>
<div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="../../d0/dba/group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">   89</a></span>&#160;<span class="preprocessor">    typedef enum</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    {</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">        /******  Cortex-M0 Processor Exceptions Numbers</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">         * **************************************************************/</span></div>
<div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="../../d0/dba/group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">   93</a></span>&#160;        <a class="code" href="../../d0/dba/group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a> = -14, </div>
<div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="../../d0/dba/group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">   94</a></span>&#160;        <a class="code" href="../../d0/dba/group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a>      = -13, </div>
<div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="../../d0/dba/group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a59050edea936c20ef456024c900e71f9">   95</a></span>&#160;        <a class="code" href="../../d0/dba/group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a59050edea936c20ef456024c900e71f9">SVC_IRQn</a>            = -5,  </div>
<div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="../../d0/dba/group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">   96</a></span>&#160;        <a class="code" href="../../d0/dba/group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a>         = -2,  </div>
<div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="../../d0/dba/group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">   97</a></span>&#160;        <a class="code" href="../../d0/dba/group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>        = -1,  </div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">        /******  STM32F0 specific Interrupt Numbers</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">         * ******************************************************************/</span></div>
<div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="../../d0/dba/group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">  101</a></span>&#160;        <a class="code" href="../../d0/dba/group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a>    = 0, </div>
<div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="../../d0/dba/group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858">  102</a></span>&#160;        <a class="code" href="../../d0/dba/group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a>     = 2, </div>
<div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="../../d0/dba/group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">  103</a></span>&#160;        <a class="code" href="../../d0/dba/group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a>   = 3, </div>
<div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="../../d0/dba/group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">  104</a></span>&#160;        <a class="code" href="../../d0/dba/group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">RCC_IRQn</a>     = 4, </div>
<div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="../../d0/dba/group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa192e935e6b7fc8089fc612477bf3a79">  105</a></span>&#160;        <a class="code" href="../../d0/dba/group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa192e935e6b7fc8089fc612477bf3a79">EXTI0_1_IRQn</a> = 5, </div>
<div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="../../d0/dba/group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a78602dc46ee54b2c1f3e6f0ef8f59e5f">  106</a></span>&#160;        <a class="code" href="../../d0/dba/group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a78602dc46ee54b2c1f3e6f0ef8f59e5f">EXTI2_3_IRQn</a> = 6, </div>
<div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="../../d0/dba/group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aec19518b6dd2358a8b78c2aa29e5d462">  107</a></span>&#160;        <a class="code" href="../../d0/dba/group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aec19518b6dd2358a8b78c2aa29e5d462">EXTI4_15_IRQn</a>      = 7, </div>
<div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="../../d0/dba/group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f">  108</a></span>&#160;        <a class="code" href="../../d0/dba/group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f">DMA1_Channel1_IRQn</a> = 9, </div>
<div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="../../d0/dba/group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa9d5577443e46249121f0d7e2ad50e71">  109</a></span>&#160;        <a class="code" href="../../d0/dba/group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa9d5577443e46249121f0d7e2ad50e71">DMA1_Channel2_3_IRQn</a></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;        = 10, </div>
<div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="../../d0/dba/group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac482c79ad1cc214f715cb3fcbf0ba09c">  111</a></span>&#160;        <a class="code" href="../../d0/dba/group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac482c79ad1cc214f715cb3fcbf0ba09c">DMA1_Channel4_5_IRQn</a></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;        = 11,           </div>
<div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="../../d0/dba/group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a34f5005b5e508c84906c6f951f31c1bb">  113</a></span>&#160;        <a class="code" href="../../d0/dba/group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a34f5005b5e508c84906c6f951f31c1bb">ADC1_IRQn</a> = 12, </div>
<div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="../../d0/dba/group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a82ac24e8e4e0df100fe48bc65524dbf5">  114</a></span>&#160;        <a class="code" href="../../d0/dba/group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a82ac24e8e4e0df100fe48bc65524dbf5">TIM1_BRK_UP_TRG_COM_IRQn</a></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;        = 13, </div>
<div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="../../d0/dba/group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">  116</a></span>&#160;        <a class="code" href="../../d0/dba/group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a> = 14, </div>
<div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="../../d0/dba/group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">  117</a></span>&#160;        <a class="code" href="../../d0/dba/group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a>    = 16, </div>
<div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="../../d0/dba/group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad1f8257995120fd90b0d4c177a02de5f">  118</a></span>&#160;        <a class="code" href="../../d0/dba/group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad1f8257995120fd90b0d4c177a02de5f">TIM14_IRQn</a>   = 19, </div>
<div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="../../d0/dba/group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8affb53ebc9ffb3bdec7cb44ab642d32cb">  119</a></span>&#160;        <a class="code" href="../../d0/dba/group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8affb53ebc9ffb3bdec7cb44ab642d32cb">TIM16_IRQn</a>   = 21, </div>
<div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="../../d0/dba/group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a35a4ce7d826d3458485265d1dea2b50d">  120</a></span>&#160;        <a class="code" href="../../d0/dba/group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a35a4ce7d826d3458485265d1dea2b50d">TIM17_IRQn</a>   = 22, </div>
<div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="../../d0/dba/group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af651b1769e03e4653b1a4a7c88132398">  121</a></span>&#160;        <a class="code" href="../../d0/dba/group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af651b1769e03e4653b1a4a7c88132398">I2C1_IRQn</a>    = 23, </div>
<div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="../../d0/dba/group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">  122</a></span>&#160;        <a class="code" href="../../d0/dba/group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a>    = 25, </div>
<div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="../../d0/dba/group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">  123</a></span>&#160;        <a class="code" href="../../d0/dba/group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a>  = 27  </div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    } <a class="code" href="../../d0/dba/group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a>;</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160; </div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#include &quot;core_cm0.h&quot;</span>         <span class="comment">/* Cortex-M0 processor and core peripherals */</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../d4/dab/system__stm32f0xx_8h.html">system_stm32f0xx.h</a>&quot;</span> <span class="comment">/* STM32F0xx System Header */</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160; </div>
<div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="../../dc/d6f/struct_a_d_c___type_def.html">  142</a></span>&#160;    <span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    {</div>
<div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="../../dc/d6f/struct_a_d_c___type_def.html#add06351bbb4cf771125247d62b145d75">  144</a></span>&#160;        __IO uint32_t <a class="code" href="../../dc/d6f/struct_a_d_c___type_def.html#add06351bbb4cf771125247d62b145d75">ISR</a>; </div>
<div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="../../dc/d6f/struct_a_d_c___type_def.html#a78d24b9deed83e90a2ff96c95ba94934">  146</a></span>&#160;        __IO uint32_t <a class="code" href="../../dc/d6f/struct_a_d_c___type_def.html#a78d24b9deed83e90a2ff96c95ba94934">IER</a>; </div>
<div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="../../dc/d6f/struct_a_d_c___type_def.html#a6126350919b341bfb13c0b24b30dc22a">  148</a></span>&#160;        __IO uint32_t <a class="code" href="../../dc/d6f/struct_a_d_c___type_def.html#a6126350919b341bfb13c0b24b30dc22a">CR</a>;  </div>
<div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="../../dc/d6f/struct_a_d_c___type_def.html#aaeb1a6623bedc6fc8a2b48bbfd82bbb8">  149</a></span>&#160;        __IO uint32_t <a class="code" href="../../dc/d6f/struct_a_d_c___type_def.html#aaeb1a6623bedc6fc8a2b48bbfd82bbb8">CFGR1</a>;  </div>
<div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="../../dc/d6f/struct_a_d_c___type_def.html#a0a4c0d337b0e546e549678b77ea63246">  151</a></span>&#160;        __IO uint32_t <a class="code" href="../../dc/d6f/struct_a_d_c___type_def.html#a0a4c0d337b0e546e549678b77ea63246">CFGR2</a>;  </div>
<div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="../../dc/d6f/struct_a_d_c___type_def.html#acc2ee020956d58aa315d6b8a8bc0b60e">  153</a></span>&#160;        __IO uint32_t <a class="code" href="../../dc/d6f/struct_a_d_c___type_def.html#acc2ee020956d58aa315d6b8a8bc0b60e">SMPR</a>;   </div>
<div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="../../dc/d6f/struct_a_d_c___type_def.html#a54d49ecc780f3fd305613ecf4f817f80">  155</a></span>&#160;        uint32_t <a class="code" href="../../dc/d6f/struct_a_d_c___type_def.html#a54d49ecc780f3fd305613ecf4f817f80">RESERVED1</a>;   </div>
<div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="../../dc/d6f/struct_a_d_c___type_def.html#a30aca300e6a05f1afa16406770c0dd52">  157</a></span>&#160;        uint32_t <a class="code" href="../../dc/d6f/struct_a_d_c___type_def.html#a30aca300e6a05f1afa16406770c0dd52">RESERVED2</a>;   </div>
<div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="../../dc/d6f/struct_a_d_c___type_def.html#ab38d345f173abcb914c40d04a06ab468">  159</a></span>&#160;        __IO uint32_t <a class="code" href="../../dc/d6f/struct_a_d_c___type_def.html#ab38d345f173abcb914c40d04a06ab468">TR</a>;     </div>
<div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="../../dc/d6f/struct_a_d_c___type_def.html#ad4ffd02fea1594fdd917132e217e466a">  161</a></span>&#160;        uint32_t <a class="code" href="../../dc/d6f/struct_a_d_c___type_def.html#ad4ffd02fea1594fdd917132e217e466a">RESERVED3</a>;   </div>
<div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="../../dc/d6f/struct_a_d_c___type_def.html#af10e238d4a65578cae4a77332d54465a">  163</a></span>&#160;        __IO uint32_t <a class="code" href="../../dc/d6f/struct_a_d_c___type_def.html#af10e238d4a65578cae4a77332d54465a">CHSELR</a>; </div>
<div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="../../dc/d6f/struct_a_d_c___type_def.html#af27457de291227d5c51daa4081fe59c7">  165</a></span>&#160;        uint32_t      RESERVED4[5]; </div>
<div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="../../dc/d6f/struct_a_d_c___type_def.html#a84114accead82bd11a0e12a429cdfed9">  166</a></span>&#160;        __IO uint32_t <a class="code" href="../../dc/d6f/struct_a_d_c___type_def.html#a84114accead82bd11a0e12a429cdfed9">DR</a>; </div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    } <a class="code" href="../../dc/d6f/struct_a_d_c___type_def.html">ADC_TypeDef</a>;</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160; </div>
<div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="../../d3/d75/struct_a_d_c___common___type_def.html">  170</a></span>&#160;    <span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    {</div>
<div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="../../d3/d75/struct_a_d_c___common___type_def.html#aee6d4af7571a1bad2fec9e7b53733277">  172</a></span>&#160;        __IO uint32_t <a class="code" href="../../d3/d75/struct_a_d_c___common___type_def.html#aee6d4af7571a1bad2fec9e7b53733277">CCR</a>; </div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;    } <a class="code" href="../../d3/d75/struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a>;</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160; </div>
<div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="../../d9/d06/struct_c_r_c___type_def.html">  180</a></span>&#160;    <span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;    {</div>
<div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="../../d9/d06/struct_c_r_c___type_def.html#a50cb22870dbb9001241cec694994e5ef">  182</a></span>&#160;        __IO uint32_t <a class="code" href="../../d9/d06/struct_c_r_c___type_def.html#a50cb22870dbb9001241cec694994e5ef">DR</a>;  </div>
<div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="../../d9/d06/struct_c_r_c___type_def.html#ad84e8694cd4b5375ee533c2d875c3b5a">  183</a></span>&#160;        __IO uint8_t  <a class="code" href="../../d9/d06/struct_c_r_c___type_def.html#ad84e8694cd4b5375ee533c2d875c3b5a">IDR</a>; </div>
<div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="../../d9/d06/struct_c_r_c___type_def.html#a70dfd1730dba65041550ef55a44db87c">  185</a></span>&#160;        uint8_t       <a class="code" href="../../d9/d06/struct_c_r_c___type_def.html#a70dfd1730dba65041550ef55a44db87c">RESERVED0</a>; </div>
<div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="../../d9/d06/struct_c_r_c___type_def.html#a8b205c6e25b1808ac016db2356b3021d">  186</a></span>&#160;        uint16_t      <a class="code" href="../../d9/d06/struct_c_r_c___type_def.html#a8b205c6e25b1808ac016db2356b3021d">RESERVED1</a>; </div>
<div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="../../d9/d06/struct_c_r_c___type_def.html#af33fa5c173e1c102e6d0242fe60e569f">  187</a></span>&#160;        __IO uint32_t <a class="code" href="../../d9/d06/struct_c_r_c___type_def.html#af33fa5c173e1c102e6d0242fe60e569f">CR</a>; </div>
<div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="../../d9/d06/struct_c_r_c___type_def.html#a4dd260a7d589d62975619a42f9a6abe4">  188</a></span>&#160;        uint32_t      <a class="code" href="../../d9/d06/struct_c_r_c___type_def.html#a4dd260a7d589d62975619a42f9a6abe4">RESERVED2</a>; </div>
<div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="../../d9/d06/struct_c_r_c___type_def.html#a13639f272f5093e184d726ed5a8945a3">  189</a></span>&#160;        __IO uint32_t <a class="code" href="../../d9/d06/struct_c_r_c___type_def.html#a13639f272f5093e184d726ed5a8945a3">INIT</a>; </div>
<div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="../../d9/d06/struct_c_r_c___type_def.html#a60ff6a18482524b312d36e77cb17e213">  191</a></span>&#160;        __IO uint32_t <a class="code" href="../../d9/d06/struct_c_r_c___type_def.html#a60ff6a18482524b312d36e77cb17e213">RESERVED3</a>; </div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;    } <a class="code" href="../../d9/d06/struct_c_r_c___type_def.html">CRC_TypeDef</a>;</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160; </div>
<div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="../../da/d4e/struct_d_b_g_m_c_u___type_def.html">  198</a></span>&#160;    <span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;    {</div>
<div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="../../da/d4e/struct_d_b_g_m_c_u___type_def.html#a0cc3561c124d06bb57dfa855e43ed99f">  200</a></span>&#160;        __IO uint32_t <a class="code" href="../../da/d4e/struct_d_b_g_m_c_u___type_def.html#a0cc3561c124d06bb57dfa855e43ed99f">IDCODE</a>; </div>
<div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="../../da/d4e/struct_d_b_g_m_c_u___type_def.html#a15981828f2b915d38570cf6684e99a53">  201</a></span>&#160;        __IO uint32_t <a class="code" href="../../da/d4e/struct_d_b_g_m_c_u___type_def.html#a15981828f2b915d38570cf6684e99a53">CR</a>;     </div>
<div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="../../da/d4e/struct_d_b_g_m_c_u___type_def.html#aac341c7e09cd5224327eeb7d9f122bed">  203</a></span>&#160;        __IO uint32_t <a class="code" href="../../da/d4e/struct_d_b_g_m_c_u___type_def.html#aac341c7e09cd5224327eeb7d9f122bed">APB1FZ</a>; </div>
<div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="../../da/d4e/struct_d_b_g_m_c_u___type_def.html#a011f892d86367dbe786964b14bc515a6">  205</a></span>&#160;        __IO uint32_t <a class="code" href="../../da/d4e/struct_d_b_g_m_c_u___type_def.html#a011f892d86367dbe786964b14bc515a6">APB2FZ</a>; </div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;    } <a class="code" href="../../da/d4e/struct_d_b_g_m_c_u___type_def.html">DBGMCU_TypeDef</a>;</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160; </div>
<div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="../../db/da7/struct_d_m_a___channel___type_def.html">  213</a></span>&#160;    <span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;    {</div>
<div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="../../db/da7/struct_d_m_a___channel___type_def.html#aa4938d438293f76ff6d9a262715c23eb">  215</a></span>&#160;        __IO uint32_t <a class="code" href="../../db/da7/struct_d_m_a___channel___type_def.html#aa4938d438293f76ff6d9a262715c23eb">CCR</a>;   </div>
<div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="../../db/da7/struct_d_m_a___channel___type_def.html#af1c675e412fb96e38b6b4630b88c5676">  216</a></span>&#160;        __IO uint32_t <a class="code" href="../../db/da7/struct_d_m_a___channel___type_def.html#af1c675e412fb96e38b6b4630b88c5676">CNDTR</a>; </div>
<div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="../../db/da7/struct_d_m_a___channel___type_def.html#a8ce1c9c2742eaaa0e97ddbb3a06154cc">  217</a></span>&#160;        __IO uint32_t <a class="code" href="../../db/da7/struct_d_m_a___channel___type_def.html#a8ce1c9c2742eaaa0e97ddbb3a06154cc">CPAR</a>;  </div>
<div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="../../db/da7/struct_d_m_a___channel___type_def.html#a7a9886b5f9e0edaf5ced3d1870b33ad7">  218</a></span>&#160;        __IO uint32_t <a class="code" href="../../db/da7/struct_d_m_a___channel___type_def.html#a7a9886b5f9e0edaf5ced3d1870b33ad7">CMAR</a>;  </div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;    } <a class="code" href="../../db/da7/struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a>;</div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160; </div>
<div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="../../d5/df6/struct_d_m_a___type_def.html">  221</a></span>&#160;    <span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;    {</div>
<div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="../../d5/df6/struct_d_m_a___type_def.html#aa341a859df2f59bf6c0f7a000ab8734b">  223</a></span>&#160;        __IO uint32_t <a class="code" href="../../d5/df6/struct_d_m_a___type_def.html#aa341a859df2f59bf6c0f7a000ab8734b">ISR</a>;  </div>
<div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="../../d5/df6/struct_d_m_a___type_def.html#a30576220ca1968e61666d92092e8911e">  225</a></span>&#160;        __IO uint32_t <a class="code" href="../../d5/df6/struct_d_m_a___type_def.html#a30576220ca1968e61666d92092e8911e">IFCR</a>; </div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;    } <a class="code" href="../../d5/df6/struct_d_m_a___type_def.html">DMA_TypeDef</a>;</div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160; </div>
<div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="../../db/ddd/struct_e_x_t_i___type_def.html">  233</a></span>&#160;    <span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;    {</div>
<div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="../../db/ddd/struct_e_x_t_i___type_def.html#a17d061db586d4a5aa646b68495a8e6a4">  235</a></span>&#160;        __IO uint32_t <a class="code" href="../../db/ddd/struct_e_x_t_i___type_def.html#a17d061db586d4a5aa646b68495a8e6a4">IMR</a>;  </div>
<div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="../../db/ddd/struct_e_x_t_i___type_def.html#a9c5bff67bf9499933959df7eb91a1bd6">  237</a></span>&#160;        __IO uint32_t <a class="code" href="../../db/ddd/struct_e_x_t_i___type_def.html#a9c5bff67bf9499933959df7eb91a1bd6">EMR</a>;  </div>
<div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="../../db/ddd/struct_e_x_t_i___type_def.html#ac019d211d8c880b327a1b90a06cc0675">  239</a></span>&#160;        __IO uint32_t <a class="code" href="../../db/ddd/struct_e_x_t_i___type_def.html#ac019d211d8c880b327a1b90a06cc0675">RTSR</a>; </div>
<div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="../../db/ddd/struct_e_x_t_i___type_def.html#aee667dc148250bbf37fdc66dc4a9874d">  241</a></span>&#160;        __IO uint32_t <a class="code" href="../../db/ddd/struct_e_x_t_i___type_def.html#aee667dc148250bbf37fdc66dc4a9874d">FTSR</a>; </div>
<div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="../../db/ddd/struct_e_x_t_i___type_def.html#a5c1f538e64ee90918cd158b808f5d4de">  243</a></span>&#160;        __IO uint32_t <a class="code" href="../../db/ddd/struct_e_x_t_i___type_def.html#a5c1f538e64ee90918cd158b808f5d4de">SWIER</a>; </div>
<div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="../../db/ddd/struct_e_x_t_i___type_def.html#a133294b87dbe6a01e8d9584338abc39a">  245</a></span>&#160;        __IO uint32_t <a class="code" href="../../db/ddd/struct_e_x_t_i___type_def.html#a133294b87dbe6a01e8d9584338abc39a">PR</a>; </div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;    } <a class="code" href="../../db/ddd/struct_e_x_t_i___type_def.html">EXTI_TypeDef</a>;</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160; </div>
<div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="../../d5/dc8/struct_f_l_a_s_h___type_def.html">  251</a></span>&#160;    <span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;    {</div>
<div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="../../d5/dc8/struct_f_l_a_s_h___type_def.html#aaf432a8a8948613f4f66fcace5d2e5fe">  253</a></span>&#160;        __IO uint32_t <a class="code" href="../../d5/dc8/struct_f_l_a_s_h___type_def.html#aaf432a8a8948613f4f66fcace5d2e5fe">ACR</a>;  </div>
<div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="../../d5/dc8/struct_f_l_a_s_h___type_def.html#a802e9a26a89b44decd2d32d97f729dd3">  255</a></span>&#160;        __IO uint32_t <a class="code" href="../../d5/dc8/struct_f_l_a_s_h___type_def.html#a802e9a26a89b44decd2d32d97f729dd3">KEYR</a>; </div>
<div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="../../d5/dc8/struct_f_l_a_s_h___type_def.html#a793cd13a4636c9785fdb99316f7fd7ab">  256</a></span>&#160;        __IO uint32_t <a class="code" href="../../d5/dc8/struct_f_l_a_s_h___type_def.html#a793cd13a4636c9785fdb99316f7fd7ab">OPTKEYR</a>; </div>
<div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="../../d5/dc8/struct_f_l_a_s_h___type_def.html#a52c4943c64904227a559bf6f14ce4de6">  258</a></span>&#160;        __IO uint32_t <a class="code" href="../../d5/dc8/struct_f_l_a_s_h___type_def.html#a52c4943c64904227a559bf6f14ce4de6">SR</a>; </div>
<div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="../../d5/dc8/struct_f_l_a_s_h___type_def.html#a7919306d0e032a855200420a57f884d7">  259</a></span>&#160;        __IO uint32_t <a class="code" href="../../d5/dc8/struct_f_l_a_s_h___type_def.html#a7919306d0e032a855200420a57f884d7">CR</a>; </div>
<div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="../../d5/dc8/struct_f_l_a_s_h___type_def.html#a9cd77bc29038841798b4b63c5cecdb9d">  260</a></span>&#160;        __IO uint32_t <a class="code" href="../../d5/dc8/struct_f_l_a_s_h___type_def.html#a9cd77bc29038841798b4b63c5cecdb9d">AR</a>; </div>
<div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="../../d5/dc8/struct_f_l_a_s_h___type_def.html#a32e5cc660e711dc5424f827e2d4efd88">  261</a></span>&#160;        __IO uint32_t <a class="code" href="../../d5/dc8/struct_f_l_a_s_h___type_def.html#a32e5cc660e711dc5424f827e2d4efd88">RESERVED</a>; </div>
<div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="../../d5/dc8/struct_f_l_a_s_h___type_def.html#a24dece1e3b3185456afe34c3dc6add2e">  262</a></span>&#160;        __IO uint32_t <a class="code" href="../../d5/dc8/struct_f_l_a_s_h___type_def.html#a24dece1e3b3185456afe34c3dc6add2e">OBR</a>; </div>
<div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="../../d5/dc8/struct_f_l_a_s_h___type_def.html#ac1889c0e17d868ab991f267ceb9dbb4b">  264</a></span>&#160;        __IO uint32_t <a class="code" href="../../d5/dc8/struct_f_l_a_s_h___type_def.html#ac1889c0e17d868ab991f267ceb9dbb4b">WRPR</a>; </div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;    } <a class="code" href="../../d5/dc8/struct_f_l_a_s_h___type_def.html">FLASH_TypeDef</a>;</div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160; </div>
<div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="../../da/db2/struct_o_b___type_def.html">  271</a></span>&#160;    <span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;    {</div>
<div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="../../da/db2/struct_o_b___type_def.html#ad9f9ae594003c39cc27f147e29a130bb">  273</a></span>&#160;        __IO uint16_t <a class="code" href="../../da/db2/struct_o_b___type_def.html#ad9f9ae594003c39cc27f147e29a130bb">RDP</a>;   </div>
<div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="../../da/db2/struct_o_b___type_def.html#ab0292062a80446c97dac24604bd8ed8e">  275</a></span>&#160;        __IO uint16_t <a class="code" href="../../da/db2/struct_o_b___type_def.html#ab0292062a80446c97dac24604bd8ed8e">USER</a>;  </div>
<div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="../../da/db2/struct_o_b___type_def.html#a9d0ecac15ecb41775abcc16aa3c6c7d5">  277</a></span>&#160;        __IO uint16_t <a class="code" href="../../da/db2/struct_o_b___type_def.html#a9d0ecac15ecb41775abcc16aa3c6c7d5">DATA0</a>; </div>
<div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="../../da/db2/struct_o_b___type_def.html#a840239840161c9e2818461b2b0e14688">  279</a></span>&#160;        __IO uint16_t <a class="code" href="../../da/db2/struct_o_b___type_def.html#a840239840161c9e2818461b2b0e14688">DATA1</a>; </div>
<div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="../../da/db2/struct_o_b___type_def.html#acee93898f092604a871e52d64560e7a9">  281</a></span>&#160;        __IO uint16_t <a class="code" href="../../da/db2/struct_o_b___type_def.html#acee93898f092604a871e52d64560e7a9">WRP0</a>;  </div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;    } <a class="code" href="../../da/db2/struct_o_b___type_def.html">OB_TypeDef</a>;</div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160; </div>
<div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="../../d6/d59/struct_g_p_i_o___type_def.html">  289</a></span>&#160;    <span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;    {</div>
<div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="../../d6/d59/struct_g_p_i_o___type_def.html#ac2505d096b6b650f1647b8e0ff8b196b">  291</a></span>&#160;        __IO uint32_t <a class="code" href="../../d6/d59/struct_g_p_i_o___type_def.html#ac2505d096b6b650f1647b8e0ff8b196b">MODER</a>;   </div>
<div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="../../d6/d59/struct_g_p_i_o___type_def.html#a910885e4d881c3a459dd11640237107f">  293</a></span>&#160;        __IO uint32_t <a class="code" href="../../d6/d59/struct_g_p_i_o___type_def.html#a910885e4d881c3a459dd11640237107f">OTYPER</a>;  </div>
<div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="../../d6/d59/struct_g_p_i_o___type_def.html#a0d233d720f18ae2050f9131fa6faf7c6">  295</a></span>&#160;        __IO uint32_t <a class="code" href="../../d6/d59/struct_g_p_i_o___type_def.html#a0d233d720f18ae2050f9131fa6faf7c6">OSPEEDR</a>; </div>
<div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="../../d6/d59/struct_g_p_i_o___type_def.html#a44ada3bfbe891e2efc1e06bda4c8014e">  297</a></span>&#160;        __IO uint32_t <a class="code" href="../../d6/d59/struct_g_p_i_o___type_def.html#a44ada3bfbe891e2efc1e06bda4c8014e">PUPDR</a>;   </div>
<div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="../../d6/d59/struct_g_p_i_o___type_def.html#acf11156409414ad8841bb0b62959ee96">  299</a></span>&#160;        __IO uint32_t <a class="code" href="../../d6/d59/struct_g_p_i_o___type_def.html#acf11156409414ad8841bb0b62959ee96">IDR</a>;  </div>
<div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="../../d6/d59/struct_g_p_i_o___type_def.html#a6fb78f4a978a36032cdeac93ac3c9c8b">  301</a></span>&#160;        __IO uint32_t <a class="code" href="../../d6/d59/struct_g_p_i_o___type_def.html#a6fb78f4a978a36032cdeac93ac3c9c8b">ODR</a>;  </div>
<div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="../../d6/d59/struct_g_p_i_o___type_def.html#acd6f21e08912b484c030ca8b18e11cd6">  303</a></span>&#160;        __IO uint32_t <a class="code" href="../../d6/d59/struct_g_p_i_o___type_def.html#acd6f21e08912b484c030ca8b18e11cd6">BSRR</a>; </div>
<div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="../../d6/d59/struct_g_p_i_o___type_def.html#a95a59d4b1d52be521f3246028be32f3e">  305</a></span>&#160;        __IO uint32_t <a class="code" href="../../d6/d59/struct_g_p_i_o___type_def.html#a95a59d4b1d52be521f3246028be32f3e">LCKR</a>; </div>
<div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="../../d6/d59/struct_g_p_i_o___type_def.html#a2245603433e102f0fd8a85f7de020755">  307</a></span>&#160;        __IO uint32_t AFR[2]; </div>
<div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="../../d6/d59/struct_g_p_i_o___type_def.html#aab918bfbfae459789db1fd0b220c7f21">  309</a></span>&#160;        __IO uint32_t <a class="code" href="../../d6/d59/struct_g_p_i_o___type_def.html#aab918bfbfae459789db1fd0b220c7f21">BRR</a>; </div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;    } <a class="code" href="../../d6/d59/struct_g_p_i_o___type_def.html">GPIO_TypeDef</a>;</div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160; </div>
<div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="../../d4/dd3/struct_s_y_s_c_f_g___type_def.html">  317</a></span>&#160;    <span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;    {</div>
<div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="../../d4/dd3/struct_s_y_s_c_f_g___type_def.html#a5e0e229c223361eee4278d585787ace1">  319</a></span>&#160;        __IO uint32_t <a class="code" href="../../d4/dd3/struct_s_y_s_c_f_g___type_def.html#a5e0e229c223361eee4278d585787ace1">CFGR1</a>;     </div>
<div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="../../d4/dd3/struct_s_y_s_c_f_g___type_def.html#a5163baa7563204840a69aee0543b76b7">  321</a></span>&#160;        uint32_t      <a class="code" href="../../d4/dd3/struct_s_y_s_c_f_g___type_def.html#a5163baa7563204840a69aee0543b76b7">RESERVED</a>;  </div>
<div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="../../d4/dd3/struct_s_y_s_c_f_g___type_def.html#a66a06b3aab7ff5c8fa342f7c1994bf7d">  322</a></span>&#160;        __IO uint32_t EXTICR[4]; </div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;        __IO uint32_t</div>
<div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="../../d4/dd3/struct_s_y_s_c_f_g___type_def.html#aa643f1162e93489204200a465e11fd86">  325</a></span>&#160;            <a class="code" href="../../d4/dd3/struct_s_y_s_c_f_g___type_def.html#aa643f1162e93489204200a465e11fd86">CFGR2</a>; </div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;    } <a class="code" href="../../d4/dd3/struct_s_y_s_c_f_g___type_def.html">SYSCFG_TypeDef</a>;</div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160; </div>
<div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="../../df/d6b/struct_i2_c___type_def.html">  332</a></span>&#160;    <span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;    {</div>
<div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="../../df/d6b/struct_i2_c___type_def.html#a91782f7b81475b0e3c3779273abd26aa">  334</a></span>&#160;        __IO uint32_t <a class="code" href="../../df/d6b/struct_i2_c___type_def.html#a91782f7b81475b0e3c3779273abd26aa">CR1</a>; </div>
<div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="../../df/d6b/struct_i2_c___type_def.html#a29eb47db03d5ad7e9b399f8895f1768c">  335</a></span>&#160;        __IO uint32_t <a class="code" href="../../df/d6b/struct_i2_c___type_def.html#a29eb47db03d5ad7e9b399f8895f1768c">CR2</a>; </div>
<div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="../../df/d6b/struct_i2_c___type_def.html#ae8269169fcbdc2ecb580208d99c2f89f">  336</a></span>&#160;        __IO uint32_t <a class="code" href="../../df/d6b/struct_i2_c___type_def.html#ae8269169fcbdc2ecb580208d99c2f89f">OAR1</a>;     </div>
<div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="../../df/d6b/struct_i2_c___type_def.html#a73988a218be320999c74a641b3d6e3c1">  338</a></span>&#160;        __IO uint32_t <a class="code" href="../../df/d6b/struct_i2_c___type_def.html#a73988a218be320999c74a641b3d6e3c1">OAR2</a>;     </div>
<div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="../../df/d6b/struct_i2_c___type_def.html#a92514ade6721d7c8e35d95c5b5810852">  340</a></span>&#160;        __IO uint32_t <a class="code" href="../../df/d6b/struct_i2_c___type_def.html#a92514ade6721d7c8e35d95c5b5810852">TIMINGR</a>;  </div>
<div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="../../df/d6b/struct_i2_c___type_def.html#a95f1607b6254092066a3b6e35146e28a">  342</a></span>&#160;        __IO uint32_t <a class="code" href="../../df/d6b/struct_i2_c___type_def.html#a95f1607b6254092066a3b6e35146e28a">TIMEOUTR</a>; </div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;        __IO uint32_t</div>
<div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="../../df/d6b/struct_i2_c___type_def.html#a0f73f2b049d95841c54313f0cc949afe">  345</a></span>&#160;            <a class="code" href="../../df/d6b/struct_i2_c___type_def.html#a0f73f2b049d95841c54313f0cc949afe">ISR</a>; </div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;        __IO uint32_t</div>
<div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="../../df/d6b/struct_i2_c___type_def.html#a790a1957ec69244915a9637f7d925cf7">  347</a></span>&#160;            <a class="code" href="../../df/d6b/struct_i2_c___type_def.html#a790a1957ec69244915a9637f7d925cf7">ICR</a>; </div>
<div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="../../df/d6b/struct_i2_c___type_def.html#a64c9036c1b58778cda97efa2e8a4be97">  348</a></span>&#160;        __IO uint32_t <a class="code" href="../../df/d6b/struct_i2_c___type_def.html#a64c9036c1b58778cda97efa2e8a4be97">PECR</a>; </div>
<div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="../../df/d6b/struct_i2_c___type_def.html#a43d30d8efd8e4606663c7cb8d2565e12">  350</a></span>&#160;        __IO uint32_t <a class="code" href="../../df/d6b/struct_i2_c___type_def.html#a43d30d8efd8e4606663c7cb8d2565e12">RXDR</a>; </div>
<div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="../../df/d6b/struct_i2_c___type_def.html#ad243ba45c86b31cb271ccfc09c920628">  352</a></span>&#160;        __IO uint32_t <a class="code" href="../../df/d6b/struct_i2_c___type_def.html#ad243ba45c86b31cb271ccfc09c920628">TXDR</a>; </div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;    } <a class="code" href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a>;</div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160; </div>
<div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="../../d4/da9/struct_i_w_d_g___type_def.html">  360</a></span>&#160;    <span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;    {</div>
<div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="../../d4/da9/struct_i_w_d_g___type_def.html#a63089aaa5f4ad34ee2677ebcdee49cd9">  362</a></span>&#160;        __IO uint32_t <a class="code" href="../../d4/da9/struct_i_w_d_g___type_def.html#a63089aaa5f4ad34ee2677ebcdee49cd9">KR</a>;  </div>
<div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="../../d4/da9/struct_i_w_d_g___type_def.html#a5f2717885ff171e686e0347af9e6b68d">  363</a></span>&#160;        __IO uint32_t <a class="code" href="../../d4/da9/struct_i_w_d_g___type_def.html#a5f2717885ff171e686e0347af9e6b68d">PR</a>;  </div>
<div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="../../d4/da9/struct_i_w_d_g___type_def.html#aa3703eaa40e447dcacc69c0827595532">  364</a></span>&#160;        __IO uint32_t <a class="code" href="../../d4/da9/struct_i_w_d_g___type_def.html#aa3703eaa40e447dcacc69c0827595532">RLR</a>; </div>
<div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="../../d4/da9/struct_i_w_d_g___type_def.html#a9bbfbe921f2acfaf58251849bd0a511c">  365</a></span>&#160;        __IO uint32_t <a class="code" href="../../d4/da9/struct_i_w_d_g___type_def.html#a9bbfbe921f2acfaf58251849bd0a511c">SR</a>;  </div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;        __IO uint32_t</div>
<div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="../../d4/da9/struct_i_w_d_g___type_def.html#a88aff7f1de0043ecf1667bd40b8c99d1">  367</a></span>&#160;            <a class="code" href="../../d4/da9/struct_i_w_d_g___type_def.html#a88aff7f1de0043ecf1667bd40b8c99d1">WINR</a>; </div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;    } <a class="code" href="../../d4/da9/struct_i_w_d_g___type_def.html">IWDG_TypeDef</a>;</div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160; </div>
<div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="../../d4/de6/struct_p_w_r___type_def.html">  374</a></span>&#160;    <span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;    {</div>
<div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="../../d4/de6/struct_p_w_r___type_def.html#aeb6bcdb2b99d58b9a0ffd86deb606eac">  376</a></span>&#160;        __IO uint32_t <a class="code" href="../../d4/de6/struct_p_w_r___type_def.html#aeb6bcdb2b99d58b9a0ffd86deb606eac">CR</a>;  </div>
<div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="../../d4/de6/struct_p_w_r___type_def.html#ae17097e69c88b6c00033d6fb84a8182b">  378</a></span>&#160;        __IO uint32_t <a class="code" href="../../d4/de6/struct_p_w_r___type_def.html#ae17097e69c88b6c00033d6fb84a8182b">CSR</a>; </div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;    } <a class="code" href="../../d4/de6/struct_p_w_r___type_def.html">PWR_TypeDef</a>;</div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160; </div>
<div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="../../d7/d46/struct_r_c_c___type_def.html">  386</a></span>&#160;    <span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;    {</div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;        __IO uint32_t</div>
<div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="../../d7/d46/struct_r_c_c___type_def.html#abcb9ff48b9afb990283fefad0554b5b3">  389</a></span>&#160;            <a class="code" href="../../d7/d46/struct_r_c_c___type_def.html#abcb9ff48b9afb990283fefad0554b5b3">CR</a>; </div>
<div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="../../d7/d46/struct_r_c_c___type_def.html#a0721b1b729c313211126709559fad371">  390</a></span>&#160;        __IO uint32_t <a class="code" href="../../d7/d46/struct_r_c_c___type_def.html#a0721b1b729c313211126709559fad371">CFGR</a>; </div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;        __IO uint32_t</div>
<div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="../../d7/d46/struct_r_c_c___type_def.html#aeadf3a69dd5795db4638f71938704ff0">  393</a></span>&#160;            <a class="code" href="../../d7/d46/struct_r_c_c___type_def.html#aeadf3a69dd5795db4638f71938704ff0">CIR</a>; </div>
<div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="../../d7/d46/struct_r_c_c___type_def.html#a4491ab20a44b70bf7abd247791676a59">  394</a></span>&#160;        __IO uint32_t <a class="code" href="../../d7/d46/struct_r_c_c___type_def.html#a4491ab20a44b70bf7abd247791676a59">APB2RSTR</a>; </div>
<div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="../../d7/d46/struct_r_c_c___type_def.html#a600f4d6d592f43edb2fc653c5cba023a">  396</a></span>&#160;        __IO uint32_t <a class="code" href="../../d7/d46/struct_r_c_c___type_def.html#a600f4d6d592f43edb2fc653c5cba023a">APB1RSTR</a>; </div>
<div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="../../d7/d46/struct_r_c_c___type_def.html#abaebc9204bbc1708356435a5a01e70eb">  398</a></span>&#160;        __IO uint32_t <a class="code" href="../../d7/d46/struct_r_c_c___type_def.html#abaebc9204bbc1708356435a5a01e70eb">AHBENR</a>;  </div>
<div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="../../d7/d46/struct_r_c_c___type_def.html#a619b4c22f630a269dfd0c331f90f6868">  400</a></span>&#160;        __IO uint32_t <a class="code" href="../../d7/d46/struct_r_c_c___type_def.html#a619b4c22f630a269dfd0c331f90f6868">APB2ENR</a>; </div>
<div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="../../d7/d46/struct_r_c_c___type_def.html#aec7622ba90341c9faf843d9ee54a759f">  403</a></span>&#160;        __IO uint32_t <a class="code" href="../../d7/d46/struct_r_c_c___type_def.html#aec7622ba90341c9faf843d9ee54a759f">APB1ENR</a>; </div>
<div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="../../d7/d46/struct_r_c_c___type_def.html#a05be375db50e8c9dd24fb3bcf42d7cf1">  406</a></span>&#160;        __IO uint32_t <a class="code" href="../../d7/d46/struct_r_c_c___type_def.html#a05be375db50e8c9dd24fb3bcf42d7cf1">BDCR</a>; </div>
<div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="../../d7/d46/struct_r_c_c___type_def.html#a7e913b8bf59d4351e1f3d19387bd05b9">  408</a></span>&#160;        __IO uint32_t <a class="code" href="../../d7/d46/struct_r_c_c___type_def.html#a7e913b8bf59d4351e1f3d19387bd05b9">CSR</a>;  </div>
<div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="../../d7/d46/struct_r_c_c___type_def.html#a46a098b026c5e85770e7a7f05a35d49c">  410</a></span>&#160;        __IO uint32_t <a class="code" href="../../d7/d46/struct_r_c_c___type_def.html#a46a098b026c5e85770e7a7f05a35d49c">AHBRSTR</a>; </div>
<div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="../../d7/d46/struct_r_c_c___type_def.html#af4b0f200c36cbfd1a449e2a85b372ef9">  412</a></span>&#160;        __IO uint32_t <a class="code" href="../../d7/d46/struct_r_c_c___type_def.html#af4b0f200c36cbfd1a449e2a85b372ef9">CFGR2</a>; </div>
<div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="../../d7/d46/struct_r_c_c___type_def.html#aefff89d2cb0047b1fbd254a034404acf">  414</a></span>&#160;        __IO uint32_t <a class="code" href="../../d7/d46/struct_r_c_c___type_def.html#aefff89d2cb0047b1fbd254a034404acf">CFGR3</a>; </div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;        __IO uint32_t</div>
<div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="../../d7/d46/struct_r_c_c___type_def.html#a673eda416602a1514875fd5461cbf8ae">  417</a></span>&#160;            <a class="code" href="../../d7/d46/struct_r_c_c___type_def.html#a673eda416602a1514875fd5461cbf8ae">CR2</a>; </div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;    } <a class="code" href="../../d7/d46/struct_r_c_c___type_def.html">RCC_TypeDef</a>;</div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160; </div>
<div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="../../d5/db2/struct_r_t_c___type_def.html">  423</a></span>&#160;    <span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;    {</div>
<div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="../../d5/db2/struct_r_t_c___type_def.html#a2e8783857f8644a4eb80ebc51e1cba42">  425</a></span>&#160;        __IO uint32_t <a class="code" href="../../d5/db2/struct_r_t_c___type_def.html#a2e8783857f8644a4eb80ebc51e1cba42">TR</a>; </div>
<div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="../../d5/db2/struct_r_t_c___type_def.html#a8750eae683cb3d382476dc7cdcd92b96">  426</a></span>&#160;        __IO uint32_t <a class="code" href="../../d5/db2/struct_r_t_c___type_def.html#a8750eae683cb3d382476dc7cdcd92b96">DR</a>; </div>
<div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="../../d5/db2/struct_r_t_c___type_def.html#a731d9209ce40dce6ea61fcc6f818c892">  427</a></span>&#160;        __IO uint32_t <a class="code" href="../../d5/db2/struct_r_t_c___type_def.html#a731d9209ce40dce6ea61fcc6f818c892">CR</a>; </div>
<div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="../../d5/db2/struct_r_t_c___type_def.html#a5a7b104d80b48b5708b50cdc487d6a78">  428</a></span>&#160;        __IO uint32_t <a class="code" href="../../d5/db2/struct_r_t_c___type_def.html#a5a7b104d80b48b5708b50cdc487d6a78">ISR</a>;  </div>
<div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="../../d5/db2/struct_r_t_c___type_def.html#a5f43a11e0873212f598e41db5f2dcf6a">  430</a></span>&#160;        __IO uint32_t <a class="code" href="../../d5/db2/struct_r_t_c___type_def.html#a5f43a11e0873212f598e41db5f2dcf6a">PRER</a>; </div>
<div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="../../d5/db2/struct_r_t_c___type_def.html#a761d5a0c208032613dad3fcc674907b7">  431</a></span>&#160;        uint32_t      <a class="code" href="../../d5/db2/struct_r_t_c___type_def.html#a761d5a0c208032613dad3fcc674907b7">RESERVED1</a>; </div>
<div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="../../d5/db2/struct_r_t_c___type_def.html#afddb6b2f393c94ea6c68780fe04f298f">  432</a></span>&#160;        uint32_t      <a class="code" href="../../d5/db2/struct_r_t_c___type_def.html#afddb6b2f393c94ea6c68780fe04f298f">RESERVED2</a>; </div>
<div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="../../d5/db2/struct_r_t_c___type_def.html#ad7e54d5c5a4b9fd1e26aca85b1e36c7f">  433</a></span>&#160;        __IO uint32_t <a class="code" href="../../d5/db2/struct_r_t_c___type_def.html#ad7e54d5c5a4b9fd1e26aca85b1e36c7f">ALRMAR</a>; </div>
<div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="../../d5/db2/struct_r_t_c___type_def.html#ab8970cf003966d22733fd660df6e74d7">  434</a></span>&#160;        uint32_t      <a class="code" href="../../d5/db2/struct_r_t_c___type_def.html#ab8970cf003966d22733fd660df6e74d7">RESERVED3</a>; </div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;        __IO uint32_t</div>
<div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="../../d5/db2/struct_r_t_c___type_def.html#ad54765af56784498a3ae08686b79a1ff">  436</a></span>&#160;            <a class="code" href="../../d5/db2/struct_r_t_c___type_def.html#ad54765af56784498a3ae08686b79a1ff">WPR</a>; </div>
<div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="../../d5/db2/struct_r_t_c___type_def.html#aefbd38be87117d1fced289bf9c534414">  437</a></span>&#160;        __IO uint32_t <a class="code" href="../../d5/db2/struct_r_t_c___type_def.html#aefbd38be87117d1fced289bf9c534414">SSR</a>; </div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;        __IO uint32_t</div>
<div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="../../d5/db2/struct_r_t_c___type_def.html#a6082856c9191f5003b6163c0d3afcaff">  439</a></span>&#160;            <a class="code" href="../../d5/db2/struct_r_t_c___type_def.html#a6082856c9191f5003b6163c0d3afcaff">SHIFTR</a>; </div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;        __IO uint32_t</div>
<div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="../../d5/db2/struct_r_t_c___type_def.html#a1ddbb2a5eaa54ff43835026dec99ae1c">  441</a></span>&#160;            <a class="code" href="../../d5/db2/struct_r_t_c___type_def.html#a1ddbb2a5eaa54ff43835026dec99ae1c">TSTR</a>; </div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;        __IO uint32_t</div>
<div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="../../d5/db2/struct_r_t_c___type_def.html#aa4633dbcdb5dd41a714020903fd67c82">  443</a></span>&#160;            <a class="code" href="../../d5/db2/struct_r_t_c___type_def.html#aa4633dbcdb5dd41a714020903fd67c82">TSDR</a>; </div>
<div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="../../d5/db2/struct_r_t_c___type_def.html#a1e8b4b987496ee1c0c6f16b0a94ea1a1">  444</a></span>&#160;        __IO uint32_t <a class="code" href="../../d5/db2/struct_r_t_c___type_def.html#a1e8b4b987496ee1c0c6f16b0a94ea1a1">TSSSR</a>; </div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;        __IO uint32_t</div>
<div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="../../d5/db2/struct_r_t_c___type_def.html#aea66ea813830c2f3ff207464794397a4">  447</a></span>&#160;            <a class="code" href="../../d5/db2/struct_r_t_c___type_def.html#aea66ea813830c2f3ff207464794397a4">CALR</a>; </div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;        __IO uint32_t</div>
<div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="../../d5/db2/struct_r_t_c___type_def.html#a498ecce9715c916dd09134fddd0072c0">  449</a></span>&#160;            <a class="code" href="../../d5/db2/struct_r_t_c___type_def.html#a498ecce9715c916dd09134fddd0072c0">TAFCR</a>;              </div>
<div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="../../d5/db2/struct_r_t_c___type_def.html#ac5b2e3c0dcdcb569f3fe15dfe3794bc1">  451</a></span>&#160;        __IO uint32_t <a class="code" href="../../d5/db2/struct_r_t_c___type_def.html#ac5b2e3c0dcdcb569f3fe15dfe3794bc1">ALRMASSR</a>; </div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;    } <a class="code" href="../../d5/db2/struct_r_t_c___type_def.html">RTC_TypeDef</a>;</div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160; </div>
<div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="../../df/d83/struct_s_p_i___type_def.html">  459</a></span>&#160;    <span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;    {</div>
<div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="../../df/d83/struct_s_p_i___type_def.html#a6ecd5cb63b85c381bd67dc90dd4f573a">  461</a></span>&#160;        __IO uint32_t <a class="code" href="../../df/d83/struct_s_p_i___type_def.html#a6ecd5cb63b85c381bd67dc90dd4f573a">CR1</a>; </div>
<div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="../../df/d83/struct_s_p_i___type_def.html#a38cb89a872e456e6ecd29b6c71d85600">  463</a></span>&#160;        __IO uint32_t <a class="code" href="../../df/d83/struct_s_p_i___type_def.html#a38cb89a872e456e6ecd29b6c71d85600">CR2</a>; </div>
<div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="../../df/d83/struct_s_p_i___type_def.html#a33f3dd6a505d06fe6c466b63be451891">  464</a></span>&#160;        __IO uint32_t <a class="code" href="../../df/d83/struct_s_p_i___type_def.html#a33f3dd6a505d06fe6c466b63be451891">SR</a>;  </div>
<div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="../../df/d83/struct_s_p_i___type_def.html#a02ef206dd5bb270e1f17fedd71284422">  465</a></span>&#160;        __IO uint32_t <a class="code" href="../../df/d83/struct_s_p_i___type_def.html#a02ef206dd5bb270e1f17fedd71284422">DR</a>;  </div>
<div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="../../df/d83/struct_s_p_i___type_def.html#a609d2a279b1927846a991deb9d0dc0b0">  466</a></span>&#160;        __IO uint32_t <a class="code" href="../../df/d83/struct_s_p_i___type_def.html#a609d2a279b1927846a991deb9d0dc0b0">CRCPR</a>;   </div>
<div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="../../df/d83/struct_s_p_i___type_def.html#a60f1f0e77c52e89cfd738999bee5c9d0">  468</a></span>&#160;        __IO uint32_t <a class="code" href="../../df/d83/struct_s_p_i___type_def.html#a60f1f0e77c52e89cfd738999bee5c9d0">RXCRCR</a>;  </div>
<div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="../../df/d83/struct_s_p_i___type_def.html#a0b5a7f6383eb478bbcc22a36c5e95ae6">  470</a></span>&#160;        __IO uint32_t <a class="code" href="../../df/d83/struct_s_p_i___type_def.html#a0b5a7f6383eb478bbcc22a36c5e95ae6">TXCRCR</a>;  </div>
<div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="../../df/d83/struct_s_p_i___type_def.html#a4a1547c0ed26f31108910c35d2876b83">  472</a></span>&#160;        __IO uint32_t <a class="code" href="../../df/d83/struct_s_p_i___type_def.html#a4a1547c0ed26f31108910c35d2876b83">I2SCFGR</a>; </div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;    } <a class="code" href="../../df/d83/struct_s_p_i___type_def.html">SPI_TypeDef</a>;</div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160; </div>
<div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="../../dd/d2a/struct_t_i_m___type_def.html">  479</a></span>&#160;    <span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;    {</div>
<div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="../../dd/d2a/struct_t_i_m___type_def.html#a9dafc8b03e8497203a8bb395db865328">  481</a></span>&#160;        __IO uint32_t <a class="code" href="../../dd/d2a/struct_t_i_m___type_def.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>;   </div>
<div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="../../dd/d2a/struct_t_i_m___type_def.html#a6b1ae85138ed91686bf63699c61ef835">  483</a></span>&#160;        __IO uint32_t <a class="code" href="../../dd/d2a/struct_t_i_m___type_def.html#a6b1ae85138ed91686bf63699c61ef835">CR2</a>;   </div>
<div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="../../dd/d2a/struct_t_i_m___type_def.html#a67d30593bcb68b98186ebe5bc8dc34b1">  485</a></span>&#160;        __IO uint32_t <a class="code" href="../../dd/d2a/struct_t_i_m___type_def.html#a67d30593bcb68b98186ebe5bc8dc34b1">SMCR</a>;  </div>
<div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="../../dd/d2a/struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">  487</a></span>&#160;        __IO uint32_t <a class="code" href="../../dd/d2a/struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>;  </div>
<div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="../../dd/d2a/struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">  489</a></span>&#160;        __IO uint32_t <a class="code" href="../../dd/d2a/struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>;    </div>
<div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="../../dd/d2a/struct_t_i_m___type_def.html#a04248d87f48303fd2267810104a7878d">  491</a></span>&#160;        __IO uint32_t <a class="code" href="../../dd/d2a/struct_t_i_m___type_def.html#a04248d87f48303fd2267810104a7878d">EGR</a>;   </div>
<div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="../../dd/d2a/struct_t_i_m___type_def.html#a0f2291e7efdf3222689ef13e9be2ea4a">  493</a></span>&#160;        __IO uint32_t <a class="code" href="../../dd/d2a/struct_t_i_m___type_def.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>; </div>
<div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="../../dd/d2a/struct_t_i_m___type_def.html#aa8129ca70a2232c91c8cfcaf375249f6">  495</a></span>&#160;        __IO uint32_t <a class="code" href="../../dd/d2a/struct_t_i_m___type_def.html#aa8129ca70a2232c91c8cfcaf375249f6">CCMR2</a>; </div>
<div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="../../dd/d2a/struct_t_i_m___type_def.html#ad7271cc1eec9ef16e4ee5401626c0b3b">  497</a></span>&#160;        __IO uint32_t <a class="code" href="../../dd/d2a/struct_t_i_m___type_def.html#ad7271cc1eec9ef16e4ee5401626c0b3b">CCER</a>;  </div>
<div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="../../dd/d2a/struct_t_i_m___type_def.html#a6fdd2a7fb88d28670b472aaac0d9d262">  499</a></span>&#160;        __IO uint32_t <a class="code" href="../../dd/d2a/struct_t_i_m___type_def.html#a6fdd2a7fb88d28670b472aaac0d9d262">CNT</a>;   </div>
<div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="../../dd/d2a/struct_t_i_m___type_def.html#ad03c852f58077a11e75f8af42fa6d921">  501</a></span>&#160;        __IO uint32_t <a class="code" href="../../dd/d2a/struct_t_i_m___type_def.html#ad03c852f58077a11e75f8af42fa6d921">PSC</a>;   </div>
<div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="../../dd/d2a/struct_t_i_m___type_def.html#a6a42766a6ca3c7fe10a810ebd6b9d627">  503</a></span>&#160;        __IO uint32_t <a class="code" href="../../dd/d2a/struct_t_i_m___type_def.html#a6a42766a6ca3c7fe10a810ebd6b9d627">ARR</a>;   </div>
<div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="../../dd/d2a/struct_t_i_m___type_def.html#ad432e2a315abf68e6c295fb4ebc37534">  505</a></span>&#160;        __IO uint32_t <a class="code" href="../../dd/d2a/struct_t_i_m___type_def.html#ad432e2a315abf68e6c295fb4ebc37534">RCR</a>;   </div>
<div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="../../dd/d2a/struct_t_i_m___type_def.html#a0dd9c06729a5eb6179c6d0d60faca7ed">  507</a></span>&#160;        __IO uint32_t <a class="code" href="../../dd/d2a/struct_t_i_m___type_def.html#a0dd9c06729a5eb6179c6d0d60faca7ed">CCR1</a>;  </div>
<div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="../../dd/d2a/struct_t_i_m___type_def.html#a4d1171e9a61538424b8ef1f2571986d0">  509</a></span>&#160;        __IO uint32_t <a class="code" href="../../dd/d2a/struct_t_i_m___type_def.html#a4d1171e9a61538424b8ef1f2571986d0">CCR2</a>;  </div>
<div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="../../dd/d2a/struct_t_i_m___type_def.html#ac83441bfb8d0287080dcbd945a272a74">  511</a></span>&#160;        __IO uint32_t <a class="code" href="../../dd/d2a/struct_t_i_m___type_def.html#ac83441bfb8d0287080dcbd945a272a74">CCR3</a>;  </div>
<div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="../../dd/d2a/struct_t_i_m___type_def.html#a5ba381c3f312fdf5e0b4119641b3b0aa">  513</a></span>&#160;        __IO uint32_t <a class="code" href="../../dd/d2a/struct_t_i_m___type_def.html#a5ba381c3f312fdf5e0b4119641b3b0aa">CCR4</a>;  </div>
<div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="../../dd/d2a/struct_t_i_m___type_def.html#a137d3523b60951eca1e4130257b2b23d">  515</a></span>&#160;        __IO uint32_t <a class="code" href="../../dd/d2a/struct_t_i_m___type_def.html#a137d3523b60951eca1e4130257b2b23d">BDTR</a>;  </div>
<div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="../../dd/d2a/struct_t_i_m___type_def.html#a7efe9ea8067044cac449ada756ebc2d1">  517</a></span>&#160;        __IO uint32_t <a class="code" href="../../dd/d2a/struct_t_i_m___type_def.html#a7efe9ea8067044cac449ada756ebc2d1">DCR</a>;   </div>
<div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="../../dd/d2a/struct_t_i_m___type_def.html#afb7114ac49dba07ba5d250c507dbf23d">  519</a></span>&#160;        __IO uint32_t <a class="code" href="../../dd/d2a/struct_t_i_m___type_def.html#afb7114ac49dba07ba5d250c507dbf23d">DMAR</a>;  </div>
<div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="../../dd/d2a/struct_t_i_m___type_def.html#acb0e8a4efa46dac4a2fb1aa3d45924fd">  521</a></span>&#160;        __IO uint32_t <a class="code" href="../../dd/d2a/struct_t_i_m___type_def.html#acb0e8a4efa46dac4a2fb1aa3d45924fd">OR</a>;    </div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;    } <a class="code" href="../../dd/d2a/struct_t_i_m___type_def.html">TIM_TypeDef</a>;</div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160; </div>
<div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="../../dc/d9c/struct_u_s_a_r_t___type_def.html">  529</a></span>&#160;    <span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;    {</div>
<div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="../../dc/d9c/struct_u_s_a_r_t___type_def.html#a6d7dcd3972a162627bc3470cbf992ec4">  531</a></span>&#160;        __IO uint32_t <a class="code" href="../../dc/d9c/struct_u_s_a_r_t___type_def.html#a6d7dcd3972a162627bc3470cbf992ec4">CR1</a>;  </div>
<div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="../../dc/d9c/struct_u_s_a_r_t___type_def.html#aa7ede2de6204c3fc4bd9fb328801c99a">  533</a></span>&#160;        __IO uint32_t <a class="code" href="../../dc/d9c/struct_u_s_a_r_t___type_def.html#aa7ede2de6204c3fc4bd9fb328801c99a">CR2</a>;  </div>
<div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="../../dc/d9c/struct_u_s_a_r_t___type_def.html#af2991da9a4e1539530cd6b7b327199cc">  535</a></span>&#160;        __IO uint32_t <a class="code" href="../../dc/d9c/struct_u_s_a_r_t___type_def.html#af2991da9a4e1539530cd6b7b327199cc">CR3</a>;  </div>
<div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="../../dc/d9c/struct_u_s_a_r_t___type_def.html#a6ef06ba9d8dc2dc2a0855766369fa7c9">  537</a></span>&#160;        __IO uint32_t <a class="code" href="../../dc/d9c/struct_u_s_a_r_t___type_def.html#a6ef06ba9d8dc2dc2a0855766369fa7c9">BRR</a>;  </div>
<div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="../../dc/d9c/struct_u_s_a_r_t___type_def.html#ae23acff49b4ff96fd29093e80fc7d72e">  539</a></span>&#160;        __IO uint32_t <a class="code" href="../../dc/d9c/struct_u_s_a_r_t___type_def.html#ae23acff49b4ff96fd29093e80fc7d72e">GTPR</a>; </div>
<div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="../../dc/d9c/struct_u_s_a_r_t___type_def.html#a5732c379e1ce532552e80392db4eabf8">  541</a></span>&#160;        __IO uint32_t <a class="code" href="../../dc/d9c/struct_u_s_a_r_t___type_def.html#a5732c379e1ce532552e80392db4eabf8">RTOR</a>; </div>
<div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="../../dc/d9c/struct_u_s_a_r_t___type_def.html#add7a9e13a3281f6bea133b3693ce68f8">  543</a></span>&#160;        __IO uint32_t <a class="code" href="../../dc/d9c/struct_u_s_a_r_t___type_def.html#add7a9e13a3281f6bea133b3693ce68f8">RQR</a>;  </div>
<div class="line"><a name="l00545"></a><span class="lineno"><a class="line" href="../../dc/d9c/struct_u_s_a_r_t___type_def.html#a79ce09e9fbedb2d169b3a584ed003b02">  545</a></span>&#160;        __IO uint32_t <a class="code" href="../../dc/d9c/struct_u_s_a_r_t___type_def.html#a79ce09e9fbedb2d169b3a584ed003b02">ISR</a>;  </div>
<div class="line"><a name="l00547"></a><span class="lineno"><a class="line" href="../../dc/d9c/struct_u_s_a_r_t___type_def.html#ab6d6dd2af5463e9e3df458557e09f6cf">  547</a></span>&#160;        __IO uint32_t <a class="code" href="../../dc/d9c/struct_u_s_a_r_t___type_def.html#ab6d6dd2af5463e9e3df458557e09f6cf">ICR</a>;  </div>
<div class="line"><a name="l00549"></a><span class="lineno"><a class="line" href="../../dc/d9c/struct_u_s_a_r_t___type_def.html#ab38dd649c7ec25ed70fe49791d45668d">  549</a></span>&#160;        __IO uint16_t <a class="code" href="../../dc/d9c/struct_u_s_a_r_t___type_def.html#ab38dd649c7ec25ed70fe49791d45668d">RDR</a>;  </div>
<div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="../../dc/d9c/struct_u_s_a_r_t___type_def.html#a6d78680272a465db0ee43eba4e9c54f3">  551</a></span>&#160;        uint16_t      <a class="code" href="../../dc/d9c/struct_u_s_a_r_t___type_def.html#a6d78680272a465db0ee43eba4e9c54f3">RESERVED1</a>; </div>
<div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="../../dc/d9c/struct_u_s_a_r_t___type_def.html#a010c9ef83a8236947a3bfaab1ed29df4">  552</a></span>&#160;        __IO uint16_t <a class="code" href="../../dc/d9c/struct_u_s_a_r_t___type_def.html#a010c9ef83a8236947a3bfaab1ed29df4">TDR</a>;  </div>
<div class="line"><a name="l00554"></a><span class="lineno"><a class="line" href="../../dc/d9c/struct_u_s_a_r_t___type_def.html#af2b7924854e56d0ebd3e8699dfd0e369">  554</a></span>&#160;        uint16_t <a class="code" href="../../dc/d9c/struct_u_s_a_r_t___type_def.html#af2b7924854e56d0ebd3e8699dfd0e369">RESERVED2</a>; </div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;    } <a class="code" href="../../dc/d9c/struct_u_s_a_r_t___type_def.html">USART_TypeDef</a>;</div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160; </div>
<div class="line"><a name="l00560"></a><span class="lineno"><a class="line" href="../../d9/d7b/struct_w_w_d_g___type_def.html">  560</a></span>&#160;    <span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;    {</div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;        __IO uint32_t</div>
<div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="../../d9/d7b/struct_w_w_d_g___type_def.html#a4caf530d45f7428c9700d9c0057135f8">  563</a></span>&#160;            <a class="code" href="../../d9/d7b/struct_w_w_d_g___type_def.html#a4caf530d45f7428c9700d9c0057135f8">CR</a>; </div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;        __IO uint32_t</div>
<div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="../../d9/d7b/struct_w_w_d_g___type_def.html#adcd6a7e5d75022e46ce60291f4b8544c">  565</a></span>&#160;            <a class="code" href="../../d9/d7b/struct_w_w_d_g___type_def.html#adcd6a7e5d75022e46ce60291f4b8544c">CFR</a>; </div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;        __IO uint32_t</div>
<div class="line"><a name="l00567"></a><span class="lineno"><a class="line" href="../../d9/d7b/struct_w_w_d_g___type_def.html#a15655cda4854cc794db1f27b3c0bba38">  567</a></span>&#160;            <a class="code" href="../../d9/d7b/struct_w_w_d_g___type_def.html#a15655cda4854cc794db1f27b3c0bba38">SR</a>; </div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;    } <a class="code" href="../../d9/d7b/struct_w_w_d_g___type_def.html">WWDG_TypeDef</a>;</div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160; </div>
<div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="../../da/ddf/group___peripheral__memory__map.html#ga23a9099a5f8fc9c6e253c0eecb2be8db">  578</a></span>&#160;<span class="preprocessor">#define FLASH_BASE \</span></div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="preprocessor">    ((uint32_t)0x08000000U) </span></div>
<div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="../../da/ddf/group___peripheral__memory__map.html#ga443a2786535d83e32dfdc2b29e379332">  580</a></span>&#160;<span class="preprocessor">#define FLASH_BANK1_END \</span></div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="preprocessor">    ((uint32_t)0x08007FFFU) </span></div>
<div class="line"><a name="l00582"></a><span class="lineno"><a class="line" href="../../da/ddf/group___peripheral__memory__map.html#ga05e8f3d2e5868754a7cd88614955aecc">  582</a></span>&#160;<span class="preprocessor">#define SRAM_BASE \</span></div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="preprocessor">    ((uint32_t)0x20000000U) </span></div>
<div class="line"><a name="l00584"></a><span class="lineno"><a class="line" href="../../da/ddf/group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">  584</a></span>&#160;<span class="preprocessor">#define PERIPH_BASE                                                          \</span></div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="preprocessor">    ((uint32_t)0x40000000U) </span></div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="preprocessor">#define APBPERIPH_BASE  PERIPH_BASE</span></div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="preprocessor">#define AHBPERIPH_BASE  (PERIPH_BASE + 0x00020000)</span></div>
<div class="line"><a name="l00591"></a><span class="lineno"><a class="line" href="../../da/ddf/group___peripheral__memory__map.html#gaeedaa71d22a1948492365e2cd26cfd46">  591</a></span>&#160;<span class="preprocessor">#define AHB2PERIPH_BASE (PERIPH_BASE + 0x08000000)</span></div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160; </div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="preprocessor">#define TIM3_BASE   (APBPERIPH_BASE + 0x00000400)</span></div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="preprocessor">#define TIM14_BASE  (APBPERIPH_BASE + 0x00002000)</span></div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="preprocessor">#define RTC_BASE    (APBPERIPH_BASE + 0x00002800)</span></div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="preprocessor">#define WWDG_BASE   (APBPERIPH_BASE + 0x00002C00)</span></div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="preprocessor">#define IWDG_BASE   (APBPERIPH_BASE + 0x00003000)</span></div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="preprocessor">#define I2C1_BASE   (APBPERIPH_BASE + 0x00005400)</span></div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="preprocessor">#define PWR_BASE    (APBPERIPH_BASE + 0x00007000)</span></div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="preprocessor">#define SYSCFG_BASE (APBPERIPH_BASE + 0x00010000)</span></div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="preprocessor">#define EXTI_BASE   (APBPERIPH_BASE + 0x00010400)</span></div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="preprocessor">#define ADC1_BASE   (APBPERIPH_BASE + 0x00012400)</span></div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="preprocessor">#define ADC_BASE    (APBPERIPH_BASE + 0x00012708)</span></div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="preprocessor">#define TIM1_BASE   (APBPERIPH_BASE + 0x00012C00)</span></div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="preprocessor">#define SPI1_BASE   (APBPERIPH_BASE + 0x00013000)</span></div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="preprocessor">#define USART1_BASE (APBPERIPH_BASE + 0x00013800)</span></div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="preprocessor">#define TIM16_BASE  (APBPERIPH_BASE + 0x00014400)</span></div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="preprocessor">#define TIM17_BASE  (APBPERIPH_BASE + 0x00014800)</span></div>
<div class="line"><a name="l00610"></a><span class="lineno"><a class="line" href="../../da/ddf/group___peripheral__memory__map.html#ga4adaf4fd82ccc3a538f1f27a70cdbbef">  610</a></span>&#160;<span class="preprocessor">#define DBGMCU_BASE (APBPERIPH_BASE + 0x00015800)</span></div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160; </div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="preprocessor">#define DMA1_BASE          (AHBPERIPH_BASE + 0x00000000)</span></div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="preprocessor">#define DMA1_Channel1_BASE (DMA1_BASE + 0x00000008)</span></div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="preprocessor">#define DMA1_Channel2_BASE (DMA1_BASE + 0x0000001C)</span></div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="preprocessor">#define DMA1_Channel3_BASE (DMA1_BASE + 0x00000030)</span></div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="preprocessor">#define DMA1_Channel4_BASE (DMA1_BASE + 0x00000044)</span></div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="preprocessor">#define DMA1_Channel5_BASE (DMA1_BASE + 0x00000058)</span></div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160; </div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="preprocessor">#define RCC_BASE (AHBPERIPH_BASE + 0x00001000)</span></div>
<div class="line"><a name="l00621"></a><span class="lineno"><a class="line" href="../../da/ddf/group___peripheral__memory__map.html#ga8e21f4845015730c5731763169ec0e9b">  621</a></span>&#160;<span class="preprocessor">#define FLASH_R_BASE \</span></div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="preprocessor">    (AHBPERIPH_BASE + 0x00002000) </span></div>
<div class="line"><a name="l00623"></a><span class="lineno"><a class="line" href="../../da/ddf/group___peripheral__memory__map.html#gab5b5fb155f9ee15dfb6d757da1adc926">  623</a></span>&#160;<span class="preprocessor">#define OB_BASE                                                  \</span></div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="preprocessor">    ((uint32_t)0x1FFFF800U) </span></div>
<div class="line"><a name="l00626"></a><span class="lineno"><a class="line" href="../../da/ddf/group___peripheral__memory__map.html#ga776d985f2d4d40b588ef6ca9d573af78">  626</a></span>&#160;<span class="preprocessor">#define FLASHSIZE_BASE \</span></div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="preprocessor">    ((uint32_t)0x1FFFF7CCU) </span></div>
<div class="line"><a name="l00628"></a><span class="lineno"><a class="line" href="../../da/ddf/group___peripheral__memory__map.html#ga664eda42b83c919b153b07b23348be67">  628</a></span>&#160;<span class="preprocessor">#define UID_BASE \</span></div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="preprocessor">    ((uint32_t)0x1FFFF7ACU) </span></div>
<div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="../../da/ddf/group___peripheral__memory__map.html#ga656a447589e785594cbf2f45c835ad7e">  630</a></span>&#160;<span class="preprocessor">#define CRC_BASE (AHBPERIPH_BASE + 0x00003000)</span></div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160; </div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="preprocessor">#define GPIOA_BASE (AHB2PERIPH_BASE + 0x00000000)</span></div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="preprocessor">#define GPIOB_BASE (AHB2PERIPH_BASE + 0x00000400)</span></div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="preprocessor">#define GPIOC_BASE (AHB2PERIPH_BASE + 0x00000800)</span></div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="preprocessor">#define GPIOD_BASE (AHB2PERIPH_BASE + 0x00000C00)</span></div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="preprocessor">#define GPIOF_BASE (AHB2PERIPH_BASE + 0x00001400)</span></div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160; </div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="preprocessor">#define TIM3          ((TIM_TypeDef *)TIM3_BASE)</span></div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="preprocessor">#define TIM14         ((TIM_TypeDef *)TIM14_BASE)</span></div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="preprocessor">#define RTC           ((RTC_TypeDef *)RTC_BASE)</span></div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="preprocessor">#define WWDG          ((WWDG_TypeDef *)WWDG_BASE)</span></div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="preprocessor">#define IWDG          ((IWDG_TypeDef *)IWDG_BASE)</span></div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="preprocessor">#define I2C1          ((I2C_TypeDef *)I2C1_BASE)</span></div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="preprocessor">#define PWR           ((PWR_TypeDef *)PWR_BASE)</span></div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="preprocessor">#define SYSCFG        ((SYSCFG_TypeDef *)SYSCFG_BASE)</span></div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="preprocessor">#define EXTI          ((EXTI_TypeDef *)EXTI_BASE)</span></div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="preprocessor">#define ADC1          ((ADC_TypeDef *)ADC1_BASE)</span></div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="preprocessor">#define ADC1_COMMON   ((ADC_Common_TypeDef *)ADC_BASE)</span></div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="preprocessor">#define ADC           ((ADC_Common_TypeDef *)ADC_BASE) </span><span class="comment">/* Kept for legacy purpose */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="preprocessor">#define TIM1          ((TIM_TypeDef *)TIM1_BASE)</span></div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="preprocessor">#define SPI1          ((SPI_TypeDef *)SPI1_BASE)</span></div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="preprocessor">#define USART1        ((USART_TypeDef *)USART1_BASE)</span></div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="preprocessor">#define TIM16         ((TIM_TypeDef *)TIM16_BASE)</span></div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="preprocessor">#define TIM17         ((TIM_TypeDef *)TIM17_BASE)</span></div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="preprocessor">#define DBGMCU        ((DBGMCU_TypeDef *)DBGMCU_BASE)</span></div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="preprocessor">#define DMA1          ((DMA_TypeDef *)DMA1_BASE)</span></div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="preprocessor">#define DMA1_Channel1 ((DMA_Channel_TypeDef *)DMA1_Channel1_BASE)</span></div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="preprocessor">#define DMA1_Channel2 ((DMA_Channel_TypeDef *)DMA1_Channel2_BASE)</span></div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="preprocessor">#define DMA1_Channel3 ((DMA_Channel_TypeDef *)DMA1_Channel3_BASE)</span></div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="preprocessor">#define DMA1_Channel4 ((DMA_Channel_TypeDef *)DMA1_Channel4_BASE)</span></div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="preprocessor">#define DMA1_Channel5 ((DMA_Channel_TypeDef *)DMA1_Channel5_BASE)</span></div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="preprocessor">#define FLASH         ((FLASH_TypeDef *)FLASH_R_BASE)</span></div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="preprocessor">#define OB            ((OB_TypeDef *)OB_BASE)</span></div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="preprocessor">#define RCC           ((RCC_TypeDef *)RCC_BASE)</span></div>
<div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="preprocessor">#define CRC           ((CRC_TypeDef *)CRC_BASE)</span></div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="preprocessor">#define GPIOA         ((GPIO_TypeDef *)GPIOA_BASE)</span></div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="preprocessor">#define GPIOB         ((GPIO_TypeDef *)GPIOB_BASE)</span></div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="preprocessor">#define GPIOC         ((GPIO_TypeDef *)GPIOC_BASE)</span></div>
<div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="preprocessor">#define GPIOD         ((GPIO_TypeDef *)GPIOD_BASE)</span></div>
<div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="preprocessor">#define GPIOF         ((GPIO_TypeDef *)GPIOF_BASE)</span></div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160; </div>
<div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="comment">/*                         Peripheral Registers Bits Definition               */</span></div>
<div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160; </div>
<div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="comment">/*                      Analog to Digital Converter (ADC)                     */</span></div>
<div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160; </div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="comment"> * @brief Specific device feature definitions (not present on all devices in the</span></div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="comment"> * STM32F0 serie)</span></div>
<div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="comment">/* Note: No specific macro feature on this device */</span></div>
<div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160; </div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="comment">/********************  Bits definition for ADC_ISR register  ******************/</span></div>
<div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="preprocessor">#define ADC_ISR_ADRDY_Pos (0U)</span></div>
<div class="line"><a name="l00710"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7d192dae14cf2daa81ea3c7fe02082bd">  710</a></span>&#160;<span class="preprocessor">#define ADC_ISR_ADRDY_Msk (0x1U &lt;&lt; ADC_ISR_ADRDY_Pos) </span></div>
<div class="line"><a name="l00711"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga06cdc9a3bf111d8c50ecba178daa90d8">  711</a></span>&#160;<span class="preprocessor">#define ADC_ISR_ADRDY     ADC_ISR_ADRDY_Msk           </span></div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="preprocessor">#define ADC_ISR_EOSMP_Pos (1U)</span></div>
<div class="line"><a name="l00713"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0aca01f1e94e9cb20a24476342581e4b">  713</a></span>&#160;<span class="preprocessor">#define ADC_ISR_EOSMP_Msk (0x1U &lt;&lt; ADC_ISR_EOSMP_Pos) </span></div>
<div class="line"><a name="l00714"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0e8d87957a25e701a13575d635628d11">  714</a></span>&#160;<span class="preprocessor">#define ADC_ISR_EOSMP \</span></div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="preprocessor">    ADC_ISR_EOSMP_Msk </span></div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="preprocessor">#define ADC_ISR_EOC_Pos (2U)</span></div>
<div class="line"><a name="l00717"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7d3a1b6e32741acec254760c4114270a">  717</a></span>&#160;<span class="preprocessor">#define ADC_ISR_EOC_Msk (0x1U &lt;&lt; ADC_ISR_EOC_Pos) </span></div>
<div class="line"><a name="l00718"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga949681e78b978c1ccd680f11137a1550">  718</a></span>&#160;<span class="preprocessor">#define ADC_ISR_EOC \</span></div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="preprocessor">    ADC_ISR_EOC_Msk </span></div>
<div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="preprocessor">#define ADC_ISR_EOS_Pos (3U)</span></div>
<div class="line"><a name="l00721"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5b497e9260ad2be98c5ce124848a58d9">  721</a></span>&#160;<span class="preprocessor">#define ADC_ISR_EOS_Msk (0x1U &lt;&lt; ADC_ISR_EOS_Pos) </span></div>
<div class="line"><a name="l00722"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga56b6edb70e1c04c5e03a935d2c945f50">  722</a></span>&#160;<span class="preprocessor">#define ADC_ISR_EOS \</span></div>
<div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="preprocessor">    ADC_ISR_EOS_Msk </span></div>
<div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="preprocessor">#define ADC_ISR_OVR_Pos  (4U)</span></div>
<div class="line"><a name="l00725"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab0b28033954399020afcf36b016cc081">  725</a></span>&#160;<span class="preprocessor">#define ADC_ISR_OVR_Msk  (0x1U &lt;&lt; ADC_ISR_OVR_Pos) </span></div>
<div class="line"><a name="l00726"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga66f58970a53712eed20aaac04c6a6f61">  726</a></span>&#160;<span class="preprocessor">#define ADC_ISR_OVR      ADC_ISR_OVR_Msk </span></div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="preprocessor">#define ADC_ISR_AWD1_Pos (7U)</span></div>
<div class="line"><a name="l00728"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga047f1bb1d356fbb1398c15601b82fa18">  728</a></span>&#160;<span class="preprocessor">#define ADC_ISR_AWD1_Msk (0x1U &lt;&lt; ADC_ISR_AWD1_Pos) </span></div>
<div class="line"><a name="l00729"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga83a11e5b28a1002826ef26b0b272b239">  729</a></span>&#160;<span class="preprocessor">#define ADC_ISR_AWD1     ADC_ISR_AWD1_Msk </span></div>
<div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="preprocessor"></span><span class="comment">/* Legacy defines */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="preprocessor">#define ADC_ISR_AWD   (ADC_ISR_AWD1)</span></div>
<div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="preprocessor">#define ADC_ISR_EOSEQ (ADC_ISR_EOS)</span></div>
<div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160; </div>
<div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="comment">/********************  Bits definition for ADC_IER register  ******************/</span></div>
<div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="preprocessor">#define ADC_IER_ADRDYIE_Pos (0U)</span></div>
<div class="line"><a name="l00737"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae81c5b62b488d346911cb6865b767cd6">  737</a></span>&#160;<span class="preprocessor">#define ADC_IER_ADRDYIE_Msk (0x1U &lt;&lt; ADC_IER_ADRDYIE_Pos) </span></div>
<div class="line"><a name="l00738"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga55d9fb25dbbbaa72791a52fedfecca7b">  738</a></span>&#160;<span class="preprocessor">#define ADC_IER_ADRDYIE     ADC_IER_ADRDYIE_Msk </span></div>
<div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="preprocessor">#define ADC_IER_EOSMPIE_Pos (1U)</span></div>
<div class="line"><a name="l00740"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga31989175e19559ccda01b8632318e2f8">  740</a></span>&#160;<span class="preprocessor">#define ADC_IER_EOSMPIE_Msk (0x1U &lt;&lt; ADC_IER_EOSMPIE_Pos) </span></div>
<div class="line"><a name="l00741"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafe38c621f1e8239fefbb8585911d2138">  741</a></span>&#160;<span class="preprocessor">#define ADC_IER_EOSMPIE \</span></div>
<div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="preprocessor">    ADC_IER_EOSMPIE_Msk </span></div>
<div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="preprocessor">#define ADC_IER_EOCIE_Pos (2U)</span></div>
<div class="line"><a name="l00744"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf5a189c99834bf55784fd4b7b69e9687">  744</a></span>&#160;<span class="preprocessor">#define ADC_IER_EOCIE_Msk (0x1U &lt;&lt; ADC_IER_EOCIE_Pos) </span></div>
<div class="line"><a name="l00745"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga367429f3a07068668ffefd84c7c60985">  745</a></span>&#160;<span class="preprocessor">#define ADC_IER_EOCIE                                                  \</span></div>
<div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="preprocessor">    ADC_IER_EOCIE_Msk </span></div>
<div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="preprocessor">#define ADC_IER_EOSIE_Pos (3U)</span></div>
<div class="line"><a name="l00749"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga54252f722bf811578202880a17727763">  749</a></span>&#160;<span class="preprocessor">#define ADC_IER_EOSIE_Msk (0x1U &lt;&lt; ADC_IER_EOSIE_Pos) </span></div>
<div class="line"><a name="l00750"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5ba8c4da5807ce6cea8b14be76f6243d">  750</a></span>&#160;<span class="preprocessor">#define ADC_IER_EOSIE                                                    \</span></div>
<div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="preprocessor">    ADC_IER_EOSIE_Msk </span></div>
<div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="preprocessor">#define ADC_IER_OVRIE_Pos (4U)</span></div>
<div class="line"><a name="l00754"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabea659e540b09e6ac3e70ed7b561a7a4">  754</a></span>&#160;<span class="preprocessor">#define ADC_IER_OVRIE_Msk (0x1U &lt;&lt; ADC_IER_OVRIE_Pos) </span></div>
<div class="line"><a name="l00755"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga150e154d48f6069e324aa642ec30f107">  755</a></span>&#160;<span class="preprocessor">#define ADC_IER_OVRIE \</span></div>
<div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="preprocessor">    ADC_IER_OVRIE_Msk </span></div>
<div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="preprocessor">#define ADC_IER_AWD1IE_Pos (7U)</span></div>
<div class="line"><a name="l00758"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9f7c0e35bcb154cc2da118c3504b50d4">  758</a></span>&#160;<span class="preprocessor">#define ADC_IER_AWD1IE_Msk (0x1U &lt;&lt; ADC_IER_AWD1IE_Pos) </span></div>
<div class="line"><a name="l00759"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2e70aa6f498afb91d459327c314c8f69">  759</a></span>&#160;<span class="preprocessor">#define ADC_IER_AWD1IE \</span></div>
<div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="preprocessor">    ADC_IER_AWD1IE_Msk </span></div>
<div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="preprocessor"></span><span class="comment">/* Legacy defines */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="preprocessor">#define ADC_IER_AWDIE   (ADC_IER_AWD1IE)</span></div>
<div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="preprocessor">#define ADC_IER_EOSEQIE (ADC_IER_EOSIE)</span></div>
<div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160; </div>
<div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="comment">/********************  Bits definition for ADC_CR register  *******************/</span></div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="preprocessor">#define ADC_CR_ADEN_Pos    (0U)</span></div>
<div class="line"><a name="l00768"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4e660b36a753f0b46baa665d6dfe6e2d">  768</a></span>&#160;<span class="preprocessor">#define ADC_CR_ADEN_Msk    (0x1U &lt;&lt; ADC_CR_ADEN_Pos) </span></div>
<div class="line"><a name="l00769"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga26fe09dfd6969dd95591942e80cc3d2b">  769</a></span>&#160;<span class="preprocessor">#define ADC_CR_ADEN        ADC_CR_ADEN_Msk           </span></div>
<div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="preprocessor">#define ADC_CR_ADDIS_Pos   (1U)</span></div>
<div class="line"><a name="l00771"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga502e95251db602e283746c432535f335">  771</a></span>&#160;<span class="preprocessor">#define ADC_CR_ADDIS_Msk   (0x1U &lt;&lt; ADC_CR_ADDIS_Pos) </span></div>
<div class="line"><a name="l00772"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad99494f414a25f32a5f00ea39ea2150a">  772</a></span>&#160;<span class="preprocessor">#define ADC_CR_ADDIS       ADC_CR_ADDIS_Msk           </span></div>
<div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="preprocessor">#define ADC_CR_ADSTART_Pos (2U)</span></div>
<div class="line"><a name="l00774"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga953c154b7b2b18679ed80a7839c908f3">  774</a></span>&#160;<span class="preprocessor">#define ADC_CR_ADSTART_Msk (0x1U &lt;&lt; ADC_CR_ADSTART_Pos) </span></div>
<div class="line"><a name="l00775"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga25021284fb6bfad3e8448edc6ef81218">  775</a></span>&#160;<span class="preprocessor">#define ADC_CR_ADSTART \</span></div>
<div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="preprocessor">    ADC_CR_ADSTART_Msk </span></div>
<div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="preprocessor">#define ADC_CR_ADSTP_Pos (4U)</span></div>
<div class="line"><a name="l00778"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1a55e4a2d2535b15287b714d8c6b1ee8">  778</a></span>&#160;<span class="preprocessor">#define ADC_CR_ADSTP_Msk (0x1U &lt;&lt; ADC_CR_ADSTP_Pos) </span></div>
<div class="line"><a name="l00779"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga56c924ba75bdb8b75aa9130b75effbe5">  779</a></span>&#160;<span class="preprocessor">#define ADC_CR_ADSTP                                        \</span></div>
<div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="preprocessor">    ADC_CR_ADSTP_Msk </span></div>
<div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="preprocessor">#define ADC_CR_ADCAL_Pos (31U)</span></div>
<div class="line"><a name="l00783"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3e9eb7e1a024259251ac752a6a7b4279">  783</a></span>&#160;<span class="preprocessor">#define ADC_CR_ADCAL_Msk (0x1U &lt;&lt; ADC_CR_ADCAL_Pos) </span></div>
<div class="line"><a name="l00784"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga87c66f671af3241a20d7dfa2a048b40a">  784</a></span>&#160;<span class="preprocessor">#define ADC_CR_ADCAL     ADC_CR_ADCAL_Msk           </span></div>
<div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bits definition for ADC_CFGR1 register  *****************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="preprocessor">#define ADC_CFGR1_DMAEN_Pos  (0U)</span></div>
<div class="line"><a name="l00788"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga87f5b4a43c49576c2cf94ee945f1bf1a">  788</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_DMAEN_Msk  (0x1U &lt;&lt; ADC_CFGR1_DMAEN_Pos) </span></div>
<div class="line"><a name="l00789"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1466dacc8afdc2a11ed1d10720834c0f">  789</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_DMAEN      ADC_CFGR1_DMAEN_Msk </span></div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="preprocessor">#define ADC_CFGR1_DMACFG_Pos (1U)</span></div>
<div class="line"><a name="l00791"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga20a2d12984ea98654c3ba5ee3dbde924">  791</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_DMACFG_Msk (0x1U &lt;&lt; ADC_CFGR1_DMACFG_Pos) </span></div>
<div class="line"><a name="l00792"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab698a32d964b2c094ba4d42931c21068">  792</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_DMACFG \</span></div>
<div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="preprocessor">    ADC_CFGR1_DMACFG_Msk </span></div>
<div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="preprocessor">#define ADC_CFGR1_SCANDIR_Pos (2U)</span></div>
<div class="line"><a name="l00795"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga414db6f840ab53499a7ccca07ea07bec">  795</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_SCANDIR_Msk                       \</span></div>
<div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; ADC_CFGR1_SCANDIR_Pos) </span></div>
<div class="line"><a name="l00798"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga138c4d67e5735326ffc922409f3fc8f4">  798</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_SCANDIR \</span></div>
<div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="preprocessor">    ADC_CFGR1_SCANDIR_Msk </span></div>
<div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="preprocessor">#define ADC_CFGR1_RES_Pos (3U)</span></div>
<div class="line"><a name="l00802"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa236546999710afa33d9210b96723489">  802</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_RES_Msk (0x3U &lt;&lt; ADC_CFGR1_RES_Pos) </span></div>
<div class="line"><a name="l00803"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9d5676c559f66561a86e6236ba803f98">  803</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_RES     ADC_CFGR1_RES_Msk </span></div>
<div class="line"><a name="l00804"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa09ba21ff2817d7633982748c7afe8ff">  804</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_RES_0   (0x1U &lt;&lt; ADC_CFGR1_RES_Pos) </span></div>
<div class="line"><a name="l00805"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3540c4cec0b318ccc71dfa1317b4f659">  805</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_RES_1   (0x2U &lt;&lt; ADC_CFGR1_RES_Pos) </span></div>
<div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="preprocessor">#define ADC_CFGR1_ALIGN_Pos (5U)</span></div>
<div class="line"><a name="l00808"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa426b1457baaefc8d6e9eedd0f4f9b4b">  808</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_ALIGN_Msk (0x1U &lt;&lt; ADC_CFGR1_ALIGN_Pos) </span></div>
<div class="line"><a name="l00809"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga48d91913f0fe8acb7a07de52505a1fa7">  809</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_ALIGN     ADC_CFGR1_ALIGN_Msk </span></div>
<div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="preprocessor">#define ADC_CFGR1_EXTSEL_Pos (6U)</span></div>
<div class="line"><a name="l00812"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf5bf4fd10475fc722aaa40e42c2e57ee">  812</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_EXTSEL_Msk (0x7U &lt;&lt; ADC_CFGR1_EXTSEL_Pos) </span></div>
<div class="line"><a name="l00813"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga01460f832e7bd04e150f86425aa922dd">  813</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_EXTSEL \</span></div>
<div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="preprocessor">    ADC_CFGR1_EXTSEL_Msk </span></div>
<div class="line"><a name="l00815"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6b23e26a7ff780ae4a913f9eb3c4fafb">  815</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_EXTSEL_0 (0x1U &lt;&lt; ADC_CFGR1_EXTSEL_Pos) </span></div>
<div class="line"><a name="l00816"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabd08752ec8996d12b0dbf1b555f4a67f">  816</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_EXTSEL_1 (0x2U &lt;&lt; ADC_CFGR1_EXTSEL_Pos) </span></div>
<div class="line"><a name="l00817"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf417f2e3a6ca8d741d074fc2734e3b9d">  817</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_EXTSEL_2 (0x4U &lt;&lt; ADC_CFGR1_EXTSEL_Pos) </span></div>
<div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="preprocessor">#define ADC_CFGR1_EXTEN_Pos (10U)</span></div>
<div class="line"><a name="l00820"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga17d8e6d4b42e73e1d753b1340dc76499">  820</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_EXTEN_Msk (0x3U &lt;&lt; ADC_CFGR1_EXTEN_Pos) </span></div>
<div class="line"><a name="l00821"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafc48e957d935d791a767c763b9225832">  821</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_EXTEN \</span></div>
<div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="preprocessor">    ADC_CFGR1_EXTEN_Msk </span></div>
<div class="line"><a name="l00823"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7bd587c78699a50b76f5e33f867285c2">  823</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_EXTEN_0 (0x1U &lt;&lt; ADC_CFGR1_EXTEN_Pos) </span></div>
<div class="line"><a name="l00824"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf280aa8043f44ba5af39f6d9381169a1">  824</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_EXTEN_1 (0x2U &lt;&lt; ADC_CFGR1_EXTEN_Pos) </span></div>
<div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="preprocessor">#define ADC_CFGR1_OVRMOD_Pos (12U)</span></div>
<div class="line"><a name="l00827"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0e34c3acc2cc1cca03427bd9fabb53a3">  827</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_OVRMOD_Msk (0x1U &lt;&lt; ADC_CFGR1_OVRMOD_Pos) </span></div>
<div class="line"><a name="l00828"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gadbd980c2b24383afb370bfe69860064f">  828</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_OVRMOD \</span></div>
<div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="preprocessor">    ADC_CFGR1_OVRMOD_Msk </span></div>
<div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="preprocessor">#define ADC_CFGR1_CONT_Pos (13U)</span></div>
<div class="line"><a name="l00831"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga599ae2f682f21f719d888080fee9fdc0">  831</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_CONT_Msk (0x1U &lt;&lt; ADC_CFGR1_CONT_Pos) </span></div>
<div class="line"><a name="l00832"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2a68ef1ef5f97552db10e8a4303eb0a2">  832</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_CONT \</span></div>
<div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="preprocessor">    ADC_CFGR1_CONT_Msk </span></div>
<div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="preprocessor">#define ADC_CFGR1_WAIT_Pos   (14U)</span></div>
<div class="line"><a name="l00835"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaea3149a99b68b2ac694e1875a74e312e">  835</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_WAIT_Msk   (0x1U &lt;&lt; ADC_CFGR1_WAIT_Pos) </span></div>
<div class="line"><a name="l00836"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2fe986e2a65282b01053839f8c0877a3">  836</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_WAIT       ADC_CFGR1_WAIT_Msk </span></div>
<div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;<span class="preprocessor">#define ADC_CFGR1_AUTOFF_Pos (15U)</span></div>
<div class="line"><a name="l00838"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga224daf2e65e108b177316de51f1c4128">  838</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_AUTOFF_Msk (0x1U &lt;&lt; ADC_CFGR1_AUTOFF_Pos) </span></div>
<div class="line"><a name="l00839"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2ff56271bc473179a89b075fda664512">  839</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_AUTOFF \</span></div>
<div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="preprocessor">    ADC_CFGR1_AUTOFF_Msk </span></div>
<div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="preprocessor">#define ADC_CFGR1_DISCEN_Pos (16U)</span></div>
<div class="line"><a name="l00842"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacdbef648fff668b8ef05c1f4453fbc26">  842</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_DISCEN_Msk (0x1U &lt;&lt; ADC_CFGR1_DISCEN_Pos) </span></div>
<div class="line"><a name="l00843"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae26a4779335193192049e1d58e3b2718">  843</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_DISCEN                                                     \</span></div>
<div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="preprocessor">    ADC_CFGR1_DISCEN_Msk </span></div>
<div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="preprocessor">#define ADC_CFGR1_AWD1SGL_Pos (22U)</span></div>
<div class="line"><a name="l00848"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6bfc565e78991b785ab151925d49983e">  848</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_AWD1SGL_Msk                       \</span></div>
<div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; ADC_CFGR1_AWD1SGL_Pos) </span></div>
<div class="line"><a name="l00851"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga697af08860622dd7b88c9d3038456ba5">  851</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_AWD1SGL                                                \</span></div>
<div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="preprocessor">    ADC_CFGR1_AWD1SGL_Msk </span></div>
<div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="preprocessor">#define ADC_CFGR1_AWD1EN_Pos (23U)</span></div>
<div class="line"><a name="l00855"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf44dced71b82895b090a7fb69ebe2caf">  855</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_AWD1EN_Msk (0x1U &lt;&lt; ADC_CFGR1_AWD1EN_Pos) </span></div>
<div class="line"><a name="l00856"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa9773f646ed95db8219dc935e15bffa5">  856</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_AWD1EN                                                      \</span></div>
<div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="preprocessor">    ADC_CFGR1_AWD1EN_Msk </span></div>
<div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="preprocessor">#define ADC_CFGR1_AWD1CH_Pos (26U)</span></div>
<div class="line"><a name="l00861"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga39dac7fe90fe780d6751f0ba461df49b">  861</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_AWD1CH_Msk                        \</span></div>
<div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="preprocessor">    (0x1FU &lt;&lt; ADC_CFGR1_AWD1CH_Pos) </span></div>
<div class="line"><a name="l00864"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad806d97ed9f53a934977b9cf445358c2">  864</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_AWD1CH                                              \</span></div>
<div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="preprocessor">    ADC_CFGR1_AWD1CH_Msk </span></div>
<div class="line"><a name="l00867"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6c83c3b6679def98fbf913d63349fb3b">  867</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_AWD1CH_0 (0x01U &lt;&lt; ADC_CFGR1_AWD1CH_Pos) </span></div>
<div class="line"><a name="l00868"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab1ba31e1f4b86c28064b65207c93aebb">  868</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_AWD1CH_1 (0x02U &lt;&lt; ADC_CFGR1_AWD1CH_Pos) </span></div>
<div class="line"><a name="l00869"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa17bc65dbcb2831367b0ba9ae576d399">  869</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_AWD1CH_2 (0x04U &lt;&lt; ADC_CFGR1_AWD1CH_Pos) </span></div>
<div class="line"><a name="l00870"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga19a4d73c4e0f2618a3f96ed466ae21de">  870</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_AWD1CH_3 (0x08U &lt;&lt; ADC_CFGR1_AWD1CH_Pos) </span></div>
<div class="line"><a name="l00871"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad8bcca7b89fce298d3556714882f6e78">  871</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_AWD1CH_4 (0x10U &lt;&lt; ADC_CFGR1_AWD1CH_Pos) </span></div>
<div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="preprocessor"></span><span class="comment">/* Legacy defines */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="preprocessor">#define ADC_CFGR1_AUTDLY  (ADC_CFGR1_WAIT)</span></div>
<div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="preprocessor">#define ADC_CFGR1_AWDSGL  (ADC_CFGR1_AWD1SGL)</span></div>
<div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="preprocessor">#define ADC_CFGR1_AWDEN   (ADC_CFGR1_AWD1EN)</span></div>
<div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="preprocessor">#define ADC_CFGR1_AWDCH   (ADC_CFGR1_AWD1CH)</span></div>
<div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="preprocessor">#define ADC_CFGR1_AWDCH_0 (ADC_CFGR1_AWD1CH_0)</span></div>
<div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="preprocessor">#define ADC_CFGR1_AWDCH_1 (ADC_CFGR1_AWD1CH_1)</span></div>
<div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="preprocessor">#define ADC_CFGR1_AWDCH_2 (ADC_CFGR1_AWD1CH_2)</span></div>
<div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="preprocessor">#define ADC_CFGR1_AWDCH_3 (ADC_CFGR1_AWD1CH_3)</span></div>
<div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="preprocessor">#define ADC_CFGR1_AWDCH_4 (ADC_CFGR1_AWD1CH_4)</span></div>
<div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160; </div>
<div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="comment">/*******************  Bits definition for ADC_CFGR2 register  *****************/</span></div>
<div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="preprocessor">#define ADC_CFGR2_CKMODE_Pos (30U)</span></div>
<div class="line"><a name="l00886"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga53371bbd6f4a55732ba953e91cb83e0c">  886</a></span>&#160;<span class="preprocessor">#define ADC_CFGR2_CKMODE_Msk (0x3U &lt;&lt; ADC_CFGR2_CKMODE_Pos) </span></div>
<div class="line"><a name="l00887"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5821334c58af9ea7fa1205c1459f5a3a">  887</a></span>&#160;<span class="preprocessor">#define ADC_CFGR2_CKMODE                                                     \</span></div>
<div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="preprocessor">    ADC_CFGR2_CKMODE_Msk </span></div>
<div class="line"><a name="l00890"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gadd8d90fdb7639030c0816d24f27cad4b">  890</a></span>&#160;<span class="preprocessor">#define ADC_CFGR2_CKMODE_1 (0x2U &lt;&lt; ADC_CFGR2_CKMODE_Pos) </span></div>
<div class="line"><a name="l00891"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8603cb9fe211cb7cda8b29049dcde908">  891</a></span>&#160;<span class="preprocessor">#define ADC_CFGR2_CKMODE_0 (0x1U &lt;&lt; ADC_CFGR2_CKMODE_Pos) </span></div>
<div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="preprocessor"></span><span class="comment">/* Legacy defines */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00894"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gadcd2fcfbed5ce42f548598253e2760be">  894</a></span>&#160;<span class="preprocessor">#define ADC_CFGR2_JITOFFDIV4 \</span></div>
<div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="preprocessor">    (ADC_CFGR2_CKMODE_1) </span></div>
<div class="line"><a name="l00896"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa8f696c99b9b4addf75b47035223e0d1">  896</a></span>&#160;<span class="preprocessor">#define ADC_CFGR2_JITOFFDIV2 \</span></div>
<div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="preprocessor">    (ADC_CFGR2_CKMODE_0) </span></div>
<div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for ADC_SMPR register  ********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="preprocessor">#define ADC_SMPR_SMP_Pos (0U)</span></div>
<div class="line"><a name="l00901"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7d11cd6cdfa801c872dd0948b437d43b">  901</a></span>&#160;<span class="preprocessor">#define ADC_SMPR_SMP_Msk (0x7U &lt;&lt; ADC_SMPR_SMP_Pos) </span></div>
<div class="line"><a name="l00902"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaceac2124a2a41388f9f5e5c2c310a27e">  902</a></span>&#160;<span class="preprocessor">#define ADC_SMPR_SMP \</span></div>
<div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="preprocessor">    ADC_SMPR_SMP_Msk </span></div>
<div class="line"><a name="l00904"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga694f8b1e1e5410a1a60484f4857b8b2d">  904</a></span>&#160;<span class="preprocessor">#define ADC_SMPR_SMP_0 (0x1U &lt;&lt; ADC_SMPR_SMP_Pos) </span></div>
<div class="line"><a name="l00905"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab57bf329f4bf7c460f3666ea37dc7221">  905</a></span>&#160;<span class="preprocessor">#define ADC_SMPR_SMP_1 (0x2U &lt;&lt; ADC_SMPR_SMP_Pos) </span></div>
<div class="line"><a name="l00906"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga046d9b1e209acb9e7152db85c8b7bcce">  906</a></span>&#160;<span class="preprocessor">#define ADC_SMPR_SMP_2 (0x4U &lt;&lt; ADC_SMPR_SMP_Pos) </span></div>
<div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="preprocessor"></span><span class="comment">/* Legacy defines */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00909"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga29b01bfd0523da47456ba831cc68dc95">  909</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMPR \</span></div>
<div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="preprocessor">    (ADC_SMPR_SMP) </span></div>
<div class="line"><a name="l00911"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaec9cd8ff8dfaf9d4abd8151d213cae78">  911</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMPR_0 (ADC_SMPR_SMP_0) </span></div>
<div class="line"><a name="l00912"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0f428f0a1aa53d93766479a36951db97">  912</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMPR_1 (ADC_SMPR_SMP_1) </span></div>
<div class="line"><a name="l00913"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaefffe59508c4f2748446371e9b791add">  913</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMPR_2 (ADC_SMPR_SMP_2) </span></div>
<div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_TR register  ********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="preprocessor">#define ADC_TR1_LT1_Pos (0U)</span></div>
<div class="line"><a name="l00917"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0ae8c5196727979bfdb50a35d4d18545">  917</a></span>&#160;<span class="preprocessor">#define ADC_TR1_LT1_Msk (0xFFFU &lt;&lt; ADC_TR1_LT1_Pos) </span></div>
<div class="line"><a name="l00918"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaba7b00a5ded63d156bf4d1bf6bf62ca8">  918</a></span>&#160;<span class="preprocessor">#define ADC_TR1_LT1                                          \</span></div>
<div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="preprocessor">    ADC_TR1_LT1_Msk </span></div>
<div class="line"><a name="l00921"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9da7b993b06b77effba5f2f411b5eef9">  921</a></span>&#160;<span class="preprocessor">#define ADC_TR1_LT1_0  (0x001U &lt;&lt; ADC_TR1_LT1_Pos) </span></div>
<div class="line"><a name="l00922"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4aae1040f7730eaa0e187e51564c8c1e">  922</a></span>&#160;<span class="preprocessor">#define ADC_TR1_LT1_1  (0x002U &lt;&lt; ADC_TR1_LT1_Pos) </span></div>
<div class="line"><a name="l00923"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3fa676b8632fc1481ea7eea37949d1f1">  923</a></span>&#160;<span class="preprocessor">#define ADC_TR1_LT1_2  (0x004U &lt;&lt; ADC_TR1_LT1_Pos) </span></div>
<div class="line"><a name="l00924"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac2eab5c680ef57576cb899b7a3ea85be">  924</a></span>&#160;<span class="preprocessor">#define ADC_TR1_LT1_3  (0x008U &lt;&lt; ADC_TR1_LT1_Pos) </span></div>
<div class="line"><a name="l00925"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac7b491b417bf3c634fa457479cf60d04">  925</a></span>&#160;<span class="preprocessor">#define ADC_TR1_LT1_4  (0x010U &lt;&lt; ADC_TR1_LT1_Pos) </span></div>
<div class="line"><a name="l00926"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga52262a8d95b8a14748dcc72b6ea96aaa">  926</a></span>&#160;<span class="preprocessor">#define ADC_TR1_LT1_5  (0x020U &lt;&lt; ADC_TR1_LT1_Pos) </span></div>
<div class="line"><a name="l00927"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaae3990d7c9b211b93d4bad5de08fa02c">  927</a></span>&#160;<span class="preprocessor">#define ADC_TR1_LT1_6  (0x040U &lt;&lt; ADC_TR1_LT1_Pos) </span></div>
<div class="line"><a name="l00928"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa104e1362b305a5ca7f4ef659ade3902">  928</a></span>&#160;<span class="preprocessor">#define ADC_TR1_LT1_7  (0x080U &lt;&lt; ADC_TR1_LT1_Pos) </span></div>
<div class="line"><a name="l00929"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga928806f57017847b5e7339a0a5f12dd8">  929</a></span>&#160;<span class="preprocessor">#define ADC_TR1_LT1_8  (0x100U &lt;&lt; ADC_TR1_LT1_Pos) </span></div>
<div class="line"><a name="l00930"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3d05c654d328d3707ed3e342a6bb2a09">  930</a></span>&#160;<span class="preprocessor">#define ADC_TR1_LT1_9  (0x200U &lt;&lt; ADC_TR1_LT1_Pos) </span></div>
<div class="line"><a name="l00931"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabed073de1c8c1750e2b7bf83f433add0">  931</a></span>&#160;<span class="preprocessor">#define ADC_TR1_LT1_10 (0x400U &lt;&lt; ADC_TR1_LT1_Pos) </span></div>
<div class="line"><a name="l00932"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad5af7fc08b67c8e7b4a783dfc0d8b64a">  932</a></span>&#160;<span class="preprocessor">#define ADC_TR1_LT1_11 (0x800U &lt;&lt; ADC_TR1_LT1_Pos) </span></div>
<div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;<span class="preprocessor">#define ADC_TR1_HT1_Pos (16U)</span></div>
<div class="line"><a name="l00935"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa397c121d125dcbe3a686585064873b7">  935</a></span>&#160;<span class="preprocessor">#define ADC_TR1_HT1_Msk (0xFFFU &lt;&lt; ADC_TR1_HT1_Pos) </span></div>
<div class="line"><a name="l00936"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga90ad1cfd78eff67df0be5c4925676819">  936</a></span>&#160;<span class="preprocessor">#define ADC_TR1_HT1                                           \</span></div>
<div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="preprocessor">    ADC_TR1_HT1_Msk </span></div>
<div class="line"><a name="l00939"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae7810b13d98a10a6a0c0f42ec4d6c4f8">  939</a></span>&#160;<span class="preprocessor">#define ADC_TR1_HT1_0  (0x001U &lt;&lt; ADC_TR1_HT1_Pos) </span></div>
<div class="line"><a name="l00940"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa75b052c1fa80b353a3e568d18f9bdf2">  940</a></span>&#160;<span class="preprocessor">#define ADC_TR1_HT1_1  (0x002U &lt;&lt; ADC_TR1_HT1_Pos) </span></div>
<div class="line"><a name="l00941"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf4a9d7a6c932a1161cae22bbd2c6345a">  941</a></span>&#160;<span class="preprocessor">#define ADC_TR1_HT1_2  (0x004U &lt;&lt; ADC_TR1_HT1_Pos) </span></div>
<div class="line"><a name="l00942"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga83aede5882699c1a14de192a9c9e2ff2">  942</a></span>&#160;<span class="preprocessor">#define ADC_TR1_HT1_3  (0x008U &lt;&lt; ADC_TR1_HT1_Pos) </span></div>
<div class="line"><a name="l00943"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3273f19057accc4fa63f243c778f306a">  943</a></span>&#160;<span class="preprocessor">#define ADC_TR1_HT1_4  (0x010U &lt;&lt; ADC_TR1_HT1_Pos) </span></div>
<div class="line"><a name="l00944"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6d0aa4102b39935decbe2dc083e587c5">  944</a></span>&#160;<span class="preprocessor">#define ADC_TR1_HT1_5  (0x020U &lt;&lt; ADC_TR1_HT1_Pos) </span></div>
<div class="line"><a name="l00945"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga72a957eeed81169f2aa46d86bfd24e5a">  945</a></span>&#160;<span class="preprocessor">#define ADC_TR1_HT1_6  (0x040U &lt;&lt; ADC_TR1_HT1_Pos) </span></div>
<div class="line"><a name="l00946"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaed5b90376957036f86287ff09a5a7b91">  946</a></span>&#160;<span class="preprocessor">#define ADC_TR1_HT1_7  (0x080U &lt;&lt; ADC_TR1_HT1_Pos) </span></div>
<div class="line"><a name="l00947"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9961fcd4c1edf4fd76e422d814872da0">  947</a></span>&#160;<span class="preprocessor">#define ADC_TR1_HT1_8  (0x100U &lt;&lt; ADC_TR1_HT1_Pos) </span></div>
<div class="line"><a name="l00948"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga778c964be610134e2f6ce2c7b7165512">  948</a></span>&#160;<span class="preprocessor">#define ADC_TR1_HT1_9  (0x200U &lt;&lt; ADC_TR1_HT1_Pos) </span></div>
<div class="line"><a name="l00949"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0460165b5a95af7ccadc8971ac7c5df8">  949</a></span>&#160;<span class="preprocessor">#define ADC_TR1_HT1_10 (0x400U &lt;&lt; ADC_TR1_HT1_Pos) </span></div>
<div class="line"><a name="l00950"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabcf69af30215febb5942d58939fed114">  950</a></span>&#160;<span class="preprocessor">#define ADC_TR1_HT1_11 (0x800U &lt;&lt; ADC_TR1_HT1_Pos) </span></div>
<div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="preprocessor"></span><span class="comment">/* Legacy defines */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="preprocessor">#define ADC_TR_HT  (ADC_TR1_HT1)</span></div>
<div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="preprocessor">#define ADC_TR_LT  (ADC_TR1_LT1)</span></div>
<div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="preprocessor">#define ADC_HTR_HT (ADC_TR1_HT1)</span></div>
<div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<span class="preprocessor">#define ADC_LTR_LT (ADC_TR1_LT1)</span></div>
<div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160; </div>
<div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="comment">/******************  Bit definition for ADC_CHSELR register  ******************/</span></div>
<div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL_Pos (0U)</span></div>
<div class="line"><a name="l00960"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5b59d55fef67e80101e5c2a1772ec50d">  960</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL_Msk \</span></div>
<div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="preprocessor">    (0x7FFFFU &lt;&lt; ADC_CHSELR_CHSEL_Pos) </span></div>
<div class="line"><a name="l00962"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9ca21fba6d475be2101310ee709e3434">  962</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL                                                      \</span></div>
<div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;<span class="preprocessor">    ADC_CHSELR_CHSEL_Msk </span></div>
<div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL18_Pos (18U)</span></div>
<div class="line"><a name="l00966"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafa1c98512c1e24e5f71c5da63e304573">  966</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL18_Msk \</span></div>
<div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; ADC_CHSELR_CHSEL18_Pos) </span></div>
<div class="line"><a name="l00968"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8056645767f844ce037f2a45fdb54ca6">  968</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL18                                              \</span></div>
<div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;<span class="preprocessor">    ADC_CHSELR_CHSEL18_Msk </span></div>
<div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL17_Pos (17U)</span></div>
<div class="line"><a name="l00972"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6b46d6cc9802bd5df7500709d562bc3d">  972</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL17_Msk \</span></div>
<div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; ADC_CHSELR_CHSEL17_Pos) </span></div>
<div class="line"><a name="l00974"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaec0461a534becec3c117d67abeb386b4">  974</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL17                                              \</span></div>
<div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;<span class="preprocessor">    ADC_CHSELR_CHSEL17_Msk </span></div>
<div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL16_Pos (16U)</span></div>
<div class="line"><a name="l00978"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga91cd489db1657f1ae26345e3ebcaa162">  978</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL16_Msk \</span></div>
<div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; ADC_CHSELR_CHSEL16_Pos) </span></div>
<div class="line"><a name="l00980"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8dfc51c25f28841ceffb83ba992d07c5">  980</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL16                                              \</span></div>
<div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;<span class="preprocessor">    ADC_CHSELR_CHSEL16_Msk </span></div>
<div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL15_Pos (15U)</span></div>
<div class="line"><a name="l00984"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga12f2987b60396f53ee2968a18fbfbf06">  984</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL15_Msk \</span></div>
<div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; ADC_CHSELR_CHSEL15_Pos) </span></div>
<div class="line"><a name="l00986"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab84928f30f310c5995fda17d09356caa">  986</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL15                                              \</span></div>
<div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="preprocessor">    ADC_CHSELR_CHSEL15_Msk </span></div>
<div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL14_Pos (14U)</span></div>
<div class="line"><a name="l00990"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad7f6c6ae7886562fb1ee5c74e5dcebcf">  990</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL14_Msk \</span></div>
<div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; ADC_CHSELR_CHSEL14_Pos) </span></div>
<div class="line"><a name="l00992"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab5b84d83a703faf41021f5aed1b08d1f">  992</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL14                                              \</span></div>
<div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;<span class="preprocessor">    ADC_CHSELR_CHSEL14_Msk </span></div>
<div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL13_Pos (13U)</span></div>
<div class="line"><a name="l00996"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga24f05a1fce3fb5a476a3d6a1efa7e0f5">  996</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL13_Msk \</span></div>
<div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; ADC_CHSELR_CHSEL13_Pos) </span></div>
<div class="line"><a name="l00998"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad9615a92dc5d719eda04efc0fbcc2274">  998</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL13                                              \</span></div>
<div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="preprocessor">    ADC_CHSELR_CHSEL13_Msk </span></div>
<div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL12_Pos (12U)</span></div>
<div class="line"><a name="l01002"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga066545b519da65f4dee67b20ddd43bcd"> 1002</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL12_Msk \</span></div>
<div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; ADC_CHSELR_CHSEL12_Pos) </span></div>
<div class="line"><a name="l01004"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga835b5a1068e5b4746a61a637831a6add"> 1004</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL12                                              \</span></div>
<div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;<span class="preprocessor">    ADC_CHSELR_CHSEL12_Msk </span></div>
<div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL11_Pos (11U)</span></div>
<div class="line"><a name="l01008"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad672dcfeb5d382e77dc94d280d77f2c3"> 1008</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL11_Msk \</span></div>
<div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; ADC_CHSELR_CHSEL11_Pos) </span></div>
<div class="line"><a name="l01010"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0c74cdf4888bb431e36aa8f636c66e75"> 1010</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL11                                              \</span></div>
<div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;<span class="preprocessor">    ADC_CHSELR_CHSEL11_Msk </span></div>
<div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL10_Pos (10U)</span></div>
<div class="line"><a name="l01014"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad0c09f86005172696eaeb796fcffd041"> 1014</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL10_Msk \</span></div>
<div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; ADC_CHSELR_CHSEL10_Pos) </span></div>
<div class="line"><a name="l01016"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac6252eddc09ac86f0ba2fc34e9973b52"> 1016</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL10                                              \</span></div>
<div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;<span class="preprocessor">    ADC_CHSELR_CHSEL10_Msk </span></div>
<div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL9_Pos (9U)</span></div>
<div class="line"><a name="l01020"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab06703614fbccb72f2abc8a1a3d80647"> 1020</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL9_Msk                       \</span></div>
<div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; ADC_CHSELR_CHSEL9_Pos) </span></div>
<div class="line"><a name="l01023"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaacfdf93021c4aa68f312f6f58c437091"> 1023</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL9                                             \</span></div>
<div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="preprocessor">    ADC_CHSELR_CHSEL9_Msk </span></div>
<div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL8_Pos (8U)</span></div>
<div class="line"><a name="l01027"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga148cef813445cc4506d6f89fb0409156"> 1027</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL8_Msk                       \</span></div>
<div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; ADC_CHSELR_CHSEL8_Pos) </span></div>
<div class="line"><a name="l01030"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga01e1d27f5eba18a59660d7b32611f068"> 1030</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL8                                             \</span></div>
<div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;<span class="preprocessor">    ADC_CHSELR_CHSEL8_Msk </span></div>
<div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL7_Pos (7U)</span></div>
<div class="line"><a name="l01034"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac566c041a57836d75b217dcf2466f5f8"> 1034</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL7_Msk                       \</span></div>
<div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; ADC_CHSELR_CHSEL7_Pos) </span></div>
<div class="line"><a name="l01037"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4f9b146cfe8e9ca180676f8e9af40b8b"> 1037</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL7                                             \</span></div>
<div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;<span class="preprocessor">    ADC_CHSELR_CHSEL7_Msk </span></div>
<div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL6_Pos (6U)</span></div>
<div class="line"><a name="l01041"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9627edf91b62eb894a5d713898aeb84b"> 1041</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL6_Msk                       \</span></div>
<div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; ADC_CHSELR_CHSEL6_Pos) </span></div>
<div class="line"><a name="l01044"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8dbf486a3f4f0d1fa4b2fb3fc6a875ae"> 1044</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL6                                             \</span></div>
<div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;<span class="preprocessor">    ADC_CHSELR_CHSEL6_Msk </span></div>
<div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL5_Pos (5U)</span></div>
<div class="line"><a name="l01048"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4c246993f940904e9c44cbdabba150e1"> 1048</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL5_Msk                       \</span></div>
<div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; ADC_CHSELR_CHSEL5_Pos) </span></div>
<div class="line"><a name="l01051"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1bb861455b1d4bcfc419e7a5d76655ec"> 1051</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL5                                             \</span></div>
<div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;<span class="preprocessor">    ADC_CHSELR_CHSEL5_Msk </span></div>
<div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL4_Pos (4U)</span></div>
<div class="line"><a name="l01055"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2c2b66d105354c14511b62cb75fd8117"> 1055</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL4_Msk                       \</span></div>
<div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; ADC_CHSELR_CHSEL4_Pos) </span></div>
<div class="line"><a name="l01058"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae71a9b3ba55c541de0fd39ce647ba619"> 1058</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL4                                             \</span></div>
<div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;<span class="preprocessor">    ADC_CHSELR_CHSEL4_Msk </span></div>
<div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL3_Pos (3U)</span></div>
<div class="line"><a name="l01062"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga43a4437436d6391d03ea0b46605164b5"> 1062</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL3_Msk                       \</span></div>
<div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; ADC_CHSELR_CHSEL3_Pos) </span></div>
<div class="line"><a name="l01065"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga697a712147bfa61fd786ae5ce3ca2bfa"> 1065</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL3                                             \</span></div>
<div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;<span class="preprocessor">    ADC_CHSELR_CHSEL3_Msk </span></div>
<div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL2_Pos (2U)</span></div>
<div class="line"><a name="l01069"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1d705d015fd20a8e5328ed49d6fcc355"> 1069</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL2_Msk                       \</span></div>
<div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; ADC_CHSELR_CHSEL2_Pos) </span></div>
<div class="line"><a name="l01072"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga828269a978a7bee65fc836de87b422d7"> 1072</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL2                                             \</span></div>
<div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;<span class="preprocessor">    ADC_CHSELR_CHSEL2_Msk </span></div>
<div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL1_Pos (1U)</span></div>
<div class="line"><a name="l01076"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaafb6189343dc80a0b0f88c27cbcd8188"> 1076</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL1_Msk                       \</span></div>
<div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; ADC_CHSELR_CHSEL1_Pos) </span></div>
<div class="line"><a name="l01079"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2617214deca9d2d1fe358e7012de53b7"> 1079</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL1                                             \</span></div>
<div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<span class="preprocessor">    ADC_CHSELR_CHSEL1_Msk </span></div>
<div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL0_Pos (0U)</span></div>
<div class="line"><a name="l01083"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab6bfc56437a61398d433d775549c7d7e"> 1083</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL0_Msk                       \</span></div>
<div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; ADC_CHSELR_CHSEL0_Pos) </span></div>
<div class="line"><a name="l01086"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab167e83ae3042f3041d4da630d58ccc6"> 1086</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL0                                             \</span></div>
<div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;<span class="preprocessor">    ADC_CHSELR_CHSEL0_Msk </span></div>
<div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for ADC_DR register  ********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;<span class="preprocessor">#define ADC_DR_DATA_Pos (0U)</span></div>
<div class="line"><a name="l01092"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga85ec9cca38cafd77f3d56fdf80f84eb7"> 1092</a></span>&#160;<span class="preprocessor">#define ADC_DR_DATA_Msk (0xFFFFU &lt;&lt; ADC_DR_DATA_Pos) </span></div>
<div class="line"><a name="l01093"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gada596183c4087696c486546e88176038"> 1093</a></span>&#160;<span class="preprocessor">#define ADC_DR_DATA     ADC_DR_DATA_Msk </span></div>
<div class="line"><a name="l01094"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga939e7a0780b9759e6c3f344553797101"> 1094</a></span>&#160;<span class="preprocessor">#define ADC_DR_DATA_0   (0x0001U &lt;&lt; ADC_DR_DATA_Pos) </span></div>
<div class="line"><a name="l01095"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacae696f0e147022ffcb55785e4fb7878"> 1095</a></span>&#160;<span class="preprocessor">#define ADC_DR_DATA_1   (0x0002U &lt;&lt; ADC_DR_DATA_Pos) </span></div>
<div class="line"><a name="l01096"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabfc56241e0b3ab0798a981b14d3e302f"> 1096</a></span>&#160;<span class="preprocessor">#define ADC_DR_DATA_2   (0x0004U &lt;&lt; ADC_DR_DATA_Pos) </span></div>
<div class="line"><a name="l01097"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab730b1087788f3ab18ec6145d84597d3"> 1097</a></span>&#160;<span class="preprocessor">#define ADC_DR_DATA_3   (0x0008U &lt;&lt; ADC_DR_DATA_Pos) </span></div>
<div class="line"><a name="l01098"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5f3f982a8420ece922b3f8684226307c"> 1098</a></span>&#160;<span class="preprocessor">#define ADC_DR_DATA_4   (0x0010U &lt;&lt; ADC_DR_DATA_Pos) </span></div>
<div class="line"><a name="l01099"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad6596f4834f2dd7e2604d4492135a4e3"> 1099</a></span>&#160;<span class="preprocessor">#define ADC_DR_DATA_5   (0x0020U &lt;&lt; ADC_DR_DATA_Pos) </span></div>
<div class="line"><a name="l01100"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7c27e67b6170a6873797fbf7e5c337fe"> 1100</a></span>&#160;<span class="preprocessor">#define ADC_DR_DATA_6   (0x0040U &lt;&lt; ADC_DR_DATA_Pos) </span></div>
<div class="line"><a name="l01101"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1f0869cc00218b560ced2a4cf19770e5"> 1101</a></span>&#160;<span class="preprocessor">#define ADC_DR_DATA_7   (0x0080U &lt;&lt; ADC_DR_DATA_Pos) </span></div>
<div class="line"><a name="l01102"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga00d8950acc2211570da7c927ae77886b"> 1102</a></span>&#160;<span class="preprocessor">#define ADC_DR_DATA_8   (0x0100U &lt;&lt; ADC_DR_DATA_Pos) </span></div>
<div class="line"><a name="l01103"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab5ec727a1d5e3c082f49cead8dfac6aa"> 1103</a></span>&#160;<span class="preprocessor">#define ADC_DR_DATA_9   (0x0200U &lt;&lt; ADC_DR_DATA_Pos) </span></div>
<div class="line"><a name="l01104"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8d2b611b9e68b09cf5a4f08cc0935b52"> 1104</a></span>&#160;<span class="preprocessor">#define ADC_DR_DATA_10  (0x0400U &lt;&lt; ADC_DR_DATA_Pos) </span></div>
<div class="line"><a name="l01105"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad7d8797443083b98d499e701de0c86ff"> 1105</a></span>&#160;<span class="preprocessor">#define ADC_DR_DATA_11  (0x0800U &lt;&lt; ADC_DR_DATA_Pos) </span></div>
<div class="line"><a name="l01106"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9bfab758993417e28973d15df01d2186"> 1106</a></span>&#160;<span class="preprocessor">#define ADC_DR_DATA_12  (0x1000U &lt;&lt; ADC_DR_DATA_Pos) </span></div>
<div class="line"><a name="l01107"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8172b28fabb7022660cc1779da9547f0"> 1107</a></span>&#160;<span class="preprocessor">#define ADC_DR_DATA_13  (0x2000U &lt;&lt; ADC_DR_DATA_Pos) </span></div>
<div class="line"><a name="l01108"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae936291a38f1ecda447e0bf63c3a4e96"> 1108</a></span>&#160;<span class="preprocessor">#define ADC_DR_DATA_14  (0x4000U &lt;&lt; ADC_DR_DATA_Pos) </span></div>
<div class="line"><a name="l01109"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac59822569482aa21059cbb6b706fb8c0"> 1109</a></span>&#160;<span class="preprocessor">#define ADC_DR_DATA_15  (0x8000U &lt;&lt; ADC_DR_DATA_Pos) </span></div>
<div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;<span class="preprocessor"></span><span class="comment">/*************************  ADC Common registers  *****************************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;<span class="comment">/*******************  Bit definition for ADC_CCR register  ********************/</span></div>
<div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;<span class="preprocessor">#define ADC_CCR_VREFEN_Pos (22U)</span></div>
<div class="line"><a name="l01114"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7a1002ffadbdbd09104840b4300c63c9"> 1114</a></span>&#160;<span class="preprocessor">#define ADC_CCR_VREFEN_Msk (0x1U &lt;&lt; ADC_CCR_VREFEN_Pos) </span></div>
<div class="line"><a name="l01115"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaecc47464aaa52f565d8daa9cf1a86054"> 1115</a></span>&#160;<span class="preprocessor">#define ADC_CCR_VREFEN \</span></div>
<div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;<span class="preprocessor">    ADC_CCR_VREFEN_Msk </span></div>
<div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;<span class="preprocessor">#define ADC_CCR_TSEN_Pos (23U)</span></div>
<div class="line"><a name="l01118"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9b8a6d7e4ca5663cbf6fb451279d7070"> 1118</a></span>&#160;<span class="preprocessor">#define ADC_CCR_TSEN_Msk (0x1U &lt;&lt; ADC_CCR_TSEN_Pos) </span></div>
<div class="line"><a name="l01119"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaec05330012f52f35421531c72819fada"> 1119</a></span>&#160;<span class="preprocessor">#define ADC_CCR_TSEN \</span></div>
<div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;<span class="preprocessor">    ADC_CCR_TSEN_Msk </span></div>
<div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;<span class="comment">/*                       CRC calculation unit (CRC)                           */</span></div>
<div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;<span class="comment">/*******************  Bit definition for CRC_DR register  *********************/</span></div>
<div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;<span class="preprocessor">#define CRC_DR_DR_Pos (0U)</span></div>
<div class="line"><a name="l01129"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gadd43c14689d281daa4e9a32bf8ec89e1"> 1129</a></span>&#160;<span class="preprocessor">#define CRC_DR_DR_Msk (0xFFFFFFFFU &lt;&lt; CRC_DR_DR_Pos) </span></div>
<div class="line"><a name="l01130"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2bf4701d3b15924e657942ce3caa4105"> 1130</a></span>&#160;<span class="preprocessor">#define CRC_DR_DR     CRC_DR_DR_Msk                  </span></div>
<div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CRC_IDR register  ********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01133"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae9a0feb3cf1d8c5871e663ca4a174cc0"> 1133</a></span>&#160;<span class="preprocessor">#define CRC_IDR_IDR \</span></div>
<div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;<span class="preprocessor">    ((uint8_t)0xFFU) </span></div>
<div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for CRC_CR register  ********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;<span class="preprocessor">#define CRC_CR_RESET_Pos (0U)</span></div>
<div class="line"><a name="l01138"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga04d46dadb6b31660c4ef0af2b00053f5"> 1138</a></span>&#160;<span class="preprocessor">#define CRC_CR_RESET_Msk (0x1U &lt;&lt; CRC_CR_RESET_Pos) </span></div>
<div class="line"><a name="l01139"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7d57481fb891a0964b40f721354c56d7"> 1139</a></span>&#160;<span class="preprocessor">#define CRC_CR_RESET                                         \</span></div>
<div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;<span class="preprocessor">    CRC_CR_RESET_Msk </span></div>
<div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;<span class="preprocessor">#define CRC_CR_REV_IN_Pos  (5U)</span></div>
<div class="line"><a name="l01143"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf06f0d41ead26a009a4dd09129f2fd5f"> 1143</a></span>&#160;<span class="preprocessor">#define CRC_CR_REV_IN_Msk  (0x3U &lt;&lt; CRC_CR_REV_IN_Pos) </span></div>
<div class="line"><a name="l01144"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4c5a6e8ab7464ff35f1e5f424b76c15a"> 1144</a></span>&#160;<span class="preprocessor">#define CRC_CR_REV_IN      CRC_CR_REV_IN_Msk </span></div>
<div class="line"><a name="l01145"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga92fda6ff4d3290ee41e59a13e2e8037b"> 1145</a></span>&#160;<span class="preprocessor">#define CRC_CR_REV_IN_0    (0x1U &lt;&lt; CRC_CR_REV_IN_Pos) </span></div>
<div class="line"><a name="l01146"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3ffd71a81205713ba49123a7c4e7a7ef"> 1146</a></span>&#160;<span class="preprocessor">#define CRC_CR_REV_IN_1    (0x2U &lt;&lt; CRC_CR_REV_IN_Pos) </span></div>
<div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;<span class="preprocessor">#define CRC_CR_REV_OUT_Pos (7U)</span></div>
<div class="line"><a name="l01148"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2af78df77ce172d08e399e34c5ded959"> 1148</a></span>&#160;<span class="preprocessor">#define CRC_CR_REV_OUT_Msk (0x1U &lt;&lt; CRC_CR_REV_OUT_Pos) </span></div>
<div class="line"><a name="l01149"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga62d72fcad54fe50ab75d2895d6e155f7"> 1149</a></span>&#160;<span class="preprocessor">#define CRC_CR_REV_OUT \</span></div>
<div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;<span class="preprocessor">    CRC_CR_REV_OUT_Msk </span></div>
<div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CRC_INIT register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;<span class="preprocessor">#define CRC_INIT_INIT_Pos (0U)</span></div>
<div class="line"><a name="l01154"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1ebf0e8c81cc54aeb79c3489b5ebf542"> 1154</a></span>&#160;<span class="preprocessor">#define CRC_INIT_INIT_Msk                               \</span></div>
<div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;<span class="preprocessor">    (0xFFFFFFFFU &lt;&lt; CRC_INIT_INIT_Pos)  </span></div>
<div class="line"><a name="l01157"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa35e084536ff8919f5cd2a88ea86d8b2"> 1157</a></span>&#160;<span class="preprocessor">#define CRC_INIT_INIT CRC_INIT_INIT_Msk </span></div>
<div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;<span class="comment">/*                           Debug MCU (DBGMCU)                               */</span></div>
<div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160; </div>
<div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;<span class="comment">/****************  Bit definition for DBGMCU_IDCODE register  *****************/</span></div>
<div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_DEV_ID_Pos (0U)</span></div>
<div class="line"><a name="l01167"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabf18661126fecb64b8c7d7d4e590fb33"> 1167</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_DEV_ID_Msk \</span></div>
<div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;<span class="preprocessor">    (0xFFFU &lt;&lt; DBGMCU_IDCODE_DEV_ID_Pos) </span></div>
<div class="line"><a name="l01169"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafd961fcddc40341a817a9ec85b7c80ac"> 1169</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_DEV_ID                        \</span></div>
<div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;<span class="preprocessor">    DBGMCU_IDCODE_DEV_ID_Msk </span></div>
<div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_Pos (16U)</span></div>
<div class="line"><a name="l01174"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0d92c620aed9b19c7e8d9d12f743b258"> 1174</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_Msk \</span></div>
<div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;<span class="preprocessor">    (0xFFFFU &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div>
<div class="line"><a name="l01176"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga887eb26364a8693355024ca203323165"> 1176</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID \</span></div>
<div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;<span class="preprocessor">    DBGMCU_IDCODE_REV_ID_Msk </span></div>
<div class="line"><a name="l01178"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga223ec71b13697d1d94ac910d74dda1a4"> 1178</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_0 \</span></div>
<div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;<span class="preprocessor">    (0x0001U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div>
<div class="line"><a name="l01180"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2c43be5f3bf427d9e5c5cb53c71c56c5"> 1180</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_1 \</span></div>
<div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;<span class="preprocessor">    (0x0002U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div>
<div class="line"><a name="l01182"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafd0c09bab9658d492fadbb6d8e926ead"> 1182</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_2 \</span></div>
<div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;<span class="preprocessor">    (0x0004U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div>
<div class="line"><a name="l01184"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1591e5e3e0ac1cf9a677e4ee7de14736"> 1184</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_3 \</span></div>
<div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;<span class="preprocessor">    (0x0008U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div>
<div class="line"><a name="l01186"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae6c2934497d6e9611d0f0de63705a45d"> 1186</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_4 \</span></div>
<div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;<span class="preprocessor">    (0x0010U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div>
<div class="line"><a name="l01188"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2c2b20d6c7ba5ec12ed0aa8aacade921"> 1188</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_5 \</span></div>
<div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;<span class="preprocessor">    (0x0020U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div>
<div class="line"><a name="l01190"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga777e36bfca8dbb754b1407be5d0f712b"> 1190</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_6 \</span></div>
<div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;<span class="preprocessor">    (0x0040U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div>
<div class="line"><a name="l01192"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7ebea4db4ccddeeacfecb181ec8763e3"> 1192</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_7 \</span></div>
<div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;<span class="preprocessor">    (0x0080U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div>
<div class="line"><a name="l01194"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1fb637a05555ad0cf9f1308184822c0a"> 1194</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_8 \</span></div>
<div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;<span class="preprocessor">    (0x0100U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div>
<div class="line"><a name="l01196"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf24a517f96a59284e5b7c27c521050f7"> 1196</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_9 \</span></div>
<div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;<span class="preprocessor">    (0x0200U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div>
<div class="line"><a name="l01198"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0770975f537cee88759c533cce1985c7"> 1198</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_10 \</span></div>
<div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;<span class="preprocessor">    (0x0400U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div>
<div class="line"><a name="l01200"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga217da836fc3089b44a9d9c3daff40c75"> 1200</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_11 \</span></div>
<div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;<span class="preprocessor">    (0x0800U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div>
<div class="line"><a name="l01202"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae27909354dd0b18756072ab3a3939e91"> 1202</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_12 \</span></div>
<div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;<span class="preprocessor">    (0x1000U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div>
<div class="line"><a name="l01204"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga300efe7db3358b63a83133901ab507ac"> 1204</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_13 \</span></div>
<div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;<span class="preprocessor">    (0x2000U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div>
<div class="line"><a name="l01206"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf7664e599c06b8f00398d9c84deec607"> 1206</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_14 \</span></div>
<div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;<span class="preprocessor">    (0x4000U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div>
<div class="line"><a name="l01208"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga027015a672a0e61e0b8494b2f3d04c74"> 1208</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_15 \</span></div>
<div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;<span class="preprocessor">    (0x8000U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div>
<div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DBGMCU_CR register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_STOP_Pos (1U)</span></div>
<div class="line"><a name="l01213"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga71cd122085cdadba462f9e251ac35349"> 1213</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_STOP_Msk \</span></div>
<div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; DBGMCU_CR_DBG_STOP_Pos)                     </span></div>
<div class="line"><a name="l01215"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf511f21a8de5b0b66c862915eee8bf75"> 1215</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_STOP        DBGMCU_CR_DBG_STOP_Msk </span></div>
<div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_STANDBY_Pos (2U)</span></div>
<div class="line"><a name="l01217"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga52e9a797b04f9577456af2499f5bd9ff"> 1217</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_STANDBY_Msk \</span></div>
<div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; DBGMCU_CR_DBG_STANDBY_Pos) </span></div>
<div class="line"><a name="l01219"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga107a9396d63c892a8e614897c9d0b132"> 1219</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_STANDBY \</span></div>
<div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;<span class="preprocessor">    DBGMCU_CR_DBG_STANDBY_Msk </span></div>
<div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DBGMCU_APB1_FZ register  **************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos (1U)</span></div>
<div class="line"><a name="l01224"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaab210ab764b68711904243c0d11631b8"> 1224</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk \</span></div>
<div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos) </span></div>
<div class="line"><a name="l01226"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2fea6834f4ef9fc6b403cd079a001cec"> 1226</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM3_STOP                                        \</span></div>
<div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;<span class="preprocessor">    DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk </span></div>
<div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM14_STOP_Pos (8U)</span></div>
<div class="line"><a name="l01230"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaeec836ee0ced45ad06aa4b025f13987e"> 1230</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM14_STOP_Msk \</span></div>
<div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; DBGMCU_APB1_FZ_DBG_TIM14_STOP_Pos) </span></div>
<div class="line"><a name="l01232"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafd3acb3e632c74e326da7016073c7871"> 1232</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM14_STOP                                         \</span></div>
<div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;<span class="preprocessor">    DBGMCU_APB1_FZ_DBG_TIM14_STOP_Msk </span></div>
<div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos (10U)</span></div>
<div class="line"><a name="l01236"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf7fefeace05cb28675d23037f7b3966a"> 1236</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk                       \</span></div>
<div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos) </span></div>
<div class="line"><a name="l01239"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1e20246d389229ff46006b405bb56b1d"> 1239</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_RTC_STOP                                       \</span></div>
<div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;<span class="preprocessor">    DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk </span></div>
<div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos (11U)</span></div>
<div class="line"><a name="l01243"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0f24695b718a52f4a91297ee3c512db4"> 1243</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk \</span></div>
<div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos) </span></div>
<div class="line"><a name="l01245"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8a49d5e849185d09ee6c7594512ffe88"> 1245</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_WWDG_STOP                                         \</span></div>
<div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;<span class="preprocessor">    DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk </span></div>
<div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos (12U)</span></div>
<div class="line"><a name="l01249"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9a7937e3a29764f7e80895b8fbe81baa"> 1249</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk \</span></div>
<div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos) </span></div>
<div class="line"><a name="l01251"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gada8989cb96dd5d6dbdaaf16e1f127c6a"> 1251</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_IWDG_STOP                                         \</span></div>
<div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;<span class="preprocessor">    DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk </span></div>
<div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos (21U)</span></div>
<div class="line"><a name="l01255"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga202de646d5890eec98b04ad2be808604"> 1255</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk \</span></div>
<div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos) </span></div>
<div class="line"><a name="l01257"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae83fb5d62c6e6fa1c2fd06084528404e"> 1257</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT                                \</span></div>
<div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;<span class="preprocessor">    DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk </span></div>
<div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DBGMCU_APB2_FZ register  **************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;<span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos (11U)</span></div>
<div class="line"><a name="l01264"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga74cb9644d7d1eaf1a71254121f926169"> 1264</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk \</span></div>
<div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos) </span></div>
<div class="line"><a name="l01266"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3eb7be194b6ffb258b9e9f5ed08a931e"> 1266</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM1_STOP                                        \</span></div>
<div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;<span class="preprocessor">    DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk </span></div>
<div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;<span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM16_STOP_Pos (17U)</span></div>
<div class="line"><a name="l01270"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga46191a9439df1148711e1621967e1e99"> 1270</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM16_STOP_Msk \</span></div>
<div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; DBGMCU_APB2_FZ_DBG_TIM16_STOP_Pos) </span></div>
<div class="line"><a name="l01272"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab3d13128d2d698508c1b5f1a4d1fa48c"> 1272</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM16_STOP                                         \</span></div>
<div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;<span class="preprocessor">    DBGMCU_APB2_FZ_DBG_TIM16_STOP_Msk </span></div>
<div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;<span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM17_STOP_Pos (18U)</span></div>
<div class="line"><a name="l01276"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa0e208179baf503990210bf56a4abb38"> 1276</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM17_STOP_Msk \</span></div>
<div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; DBGMCU_APB2_FZ_DBG_TIM17_STOP_Pos) </span></div>
<div class="line"><a name="l01278"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf0e155f1b61cdbe5d873eb00ecbe3265"> 1278</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM17_STOP                                         \</span></div>
<div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;<span class="preprocessor">    DBGMCU_APB2_FZ_DBG_TIM17_STOP_Msk </span></div>
<div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;<span class="comment">/*                           DMA Controller (DMA)                             */</span></div>
<div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;<span class="comment">/*******************  Bit definition for DMA_ISR register  ********************/</span></div>
<div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;<span class="preprocessor">#define DMA_ISR_GIF1_Pos  (0U)</span></div>
<div class="line"><a name="l01289"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0b7fb0e497398daa1cc4d02ada0eae4d"> 1289</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF1_Msk  (0x1U &lt;&lt; DMA_ISR_GIF1_Pos) </span></div>
<div class="line"><a name="l01290"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3475228c998897d0f408a4c5da066186"> 1290</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF1      DMA_ISR_GIF1_Msk </span></div>
<div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF1_Pos (1U)</span></div>
<div class="line"><a name="l01292"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga29314e2049064fc12ddbd114b0f2cbcb"> 1292</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF1_Msk (0x1U &lt;&lt; DMA_ISR_TCIF1_Pos) </span></div>
<div class="line"><a name="l01293"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1a1522414af27c7fff2cc27edac1d680"> 1293</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF1 \</span></div>
<div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;<span class="preprocessor">    DMA_ISR_TCIF1_Msk </span></div>
<div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF1_Pos (2U)</span></div>
<div class="line"><a name="l01296"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga31cf7d467ec0d235311f50e8d8162295"> 1296</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF1_Msk (0x1U &lt;&lt; DMA_ISR_HTIF1_Pos) </span></div>
<div class="line"><a name="l01297"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5f83359698adf05854b55705f78d8a5c"> 1297</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF1 \</span></div>
<div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;<span class="preprocessor">    DMA_ISR_HTIF1_Msk </span></div>
<div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF1_Pos (3U)</span></div>
<div class="line"><a name="l01300"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8c5ca21ac0d204814ea8a873071ecfc8"> 1300</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF1_Msk (0x1U &lt;&lt; DMA_ISR_TEIF1_Pos) </span></div>
<div class="line"><a name="l01301"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga26bfd55e965445ae253a5c5fa8f1769a"> 1301</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF1 \</span></div>
<div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;<span class="preprocessor">    DMA_ISR_TEIF1_Msk </span></div>
<div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;<span class="preprocessor">#define DMA_ISR_GIF2_Pos  (4U)</span></div>
<div class="line"><a name="l01304"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9ac75a526c8aac9bdfaf3db0290f0781"> 1304</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF2_Msk  (0x1U &lt;&lt; DMA_ISR_GIF2_Pos) </span></div>
<div class="line"><a name="l01305"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga44fa823dbb15b829621961efc60d6a95"> 1305</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF2      DMA_ISR_GIF2_Msk </span></div>
<div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF2_Pos (5U)</span></div>
<div class="line"><a name="l01307"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2cba5cd2bbdf76f4206143c0c18e61d6"> 1307</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF2_Msk (0x1U &lt;&lt; DMA_ISR_TCIF2_Pos) </span></div>
<div class="line"><a name="l01308"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga631741eb4843eda3578808a3d8b527b2"> 1308</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF2 \</span></div>
<div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;<span class="preprocessor">    DMA_ISR_TCIF2_Msk </span></div>
<div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF2_Pos (6U)</span></div>
<div class="line"><a name="l01311"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2c9ae1424366d705993a2de8cdbf3400"> 1311</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF2_Msk (0x1U &lt;&lt; DMA_ISR_HTIF2_Pos) </span></div>
<div class="line"><a name="l01312"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8ee1947aef188f437f37d3ff444f8646"> 1312</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF2 \</span></div>
<div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;<span class="preprocessor">    DMA_ISR_HTIF2_Msk </span></div>
<div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF2_Pos (7U)</span></div>
<div class="line"><a name="l01315"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa50a2f5189928f8033af127152c40bd2"> 1315</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF2_Msk (0x1U &lt;&lt; DMA_ISR_TEIF2_Pos) </span></div>
<div class="line"><a name="l01316"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5bcd07efcadd5fef598edec1cca70e38"> 1316</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF2 \</span></div>
<div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;<span class="preprocessor">    DMA_ISR_TEIF2_Msk </span></div>
<div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;<span class="preprocessor">#define DMA_ISR_GIF3_Pos  (8U)</span></div>
<div class="line"><a name="l01319"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga888129f3fae78a9763597f14b7a48a71"> 1319</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF3_Msk  (0x1U &lt;&lt; DMA_ISR_GIF3_Pos) </span></div>
<div class="line"><a name="l01320"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacb0bd8fb0e580688c5cf617b618bbc17"> 1320</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF3      DMA_ISR_GIF3_Msk </span></div>
<div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF3_Pos (9U)</span></div>
<div class="line"><a name="l01322"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga434871909597255878953a0e27b1a432"> 1322</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF3_Msk (0x1U &lt;&lt; DMA_ISR_TCIF3_Pos) </span></div>
<div class="line"><a name="l01323"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga28664595df654d9d8052fb6f9cc48495"> 1323</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF3 \</span></div>
<div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;<span class="preprocessor">    DMA_ISR_TCIF3_Msk </span></div>
<div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF3_Pos (10U)</span></div>
<div class="line"><a name="l01326"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga40a268abeee7a69bc3ee0f1f0a420fc0"> 1326</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF3_Msk (0x1U &lt;&lt; DMA_ISR_HTIF3_Pos) </span></div>
<div class="line"><a name="l01327"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga53bb9a00737c52faffaaa91ff08b34a1"> 1327</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF3 \</span></div>
<div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;<span class="preprocessor">    DMA_ISR_HTIF3_Msk </span></div>
<div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF3_Pos (11U)</span></div>
<div class="line"><a name="l01330"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad915d8bae703b9a1cd7a9a4ed4fd4389"> 1330</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF3_Msk (0x1U &lt;&lt; DMA_ISR_TEIF3_Pos) </span></div>
<div class="line"><a name="l01331"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa624379143a2535d7a60d87d59834d10"> 1331</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF3 \</span></div>
<div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;<span class="preprocessor">    DMA_ISR_TEIF3_Msk </span></div>
<div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;<span class="preprocessor">#define DMA_ISR_GIF4_Pos  (12U)</span></div>
<div class="line"><a name="l01334"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1229ea1ac5c5284e8549f50019a6d7a9"> 1334</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF4_Msk  (0x1U &lt;&lt; DMA_ISR_GIF4_Pos) </span></div>
<div class="line"><a name="l01335"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf4f69823d44810c353af1f0a89eaf180"> 1335</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF4      DMA_ISR_GIF4_Msk </span></div>
<div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF4_Pos (13U)</span></div>
<div class="line"><a name="l01337"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga542e49d2553c1157e974dea31e518512"> 1337</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF4_Msk (0x1U &lt;&lt; DMA_ISR_TCIF4_Pos) </span></div>
<div class="line"><a name="l01338"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad7d4e46949a35cf037a303bd65a0c87a"> 1338</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF4 \</span></div>
<div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;<span class="preprocessor">    DMA_ISR_TCIF4_Msk </span></div>
<div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF4_Pos (14U)</span></div>
<div class="line"><a name="l01341"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa109d5a133cd65d183be685a163647d6"> 1341</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF4_Msk (0x1U &lt;&lt; DMA_ISR_HTIF4_Pos) </span></div>
<div class="line"><a name="l01342"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga684cf326c770f1ab21c604a5f62907ad"> 1342</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF4 \</span></div>
<div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;<span class="preprocessor">    DMA_ISR_HTIF4_Msk </span></div>
<div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF4_Pos (15U)</span></div>
<div class="line"><a name="l01345"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4e569fd8008285c7aa126ddf890c54f4"> 1345</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF4_Msk (0x1U &lt;&lt; DMA_ISR_TEIF4_Pos) </span></div>
<div class="line"><a name="l01346"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga12fcc1471918f3e7b293b2d825177253"> 1346</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF4 \</span></div>
<div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;<span class="preprocessor">    DMA_ISR_TEIF4_Msk </span></div>
<div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;<span class="preprocessor">#define DMA_ISR_GIF5_Pos  (16U)</span></div>
<div class="line"><a name="l01349"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga169d06cc9417604632ffa031928f358c"> 1349</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF5_Msk  (0x1U &lt;&lt; DMA_ISR_GIF5_Pos) </span></div>
<div class="line"><a name="l01350"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga83d4d9cba635d1e33e3477b773379cfd"> 1350</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF5      DMA_ISR_GIF5_Msk </span></div>
<div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF5_Pos (17U)</span></div>
<div class="line"><a name="l01352"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga473fad688ae2575d0b4ab15264175f8e"> 1352</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF5_Msk (0x1U &lt;&lt; DMA_ISR_TCIF5_Pos) </span></div>
<div class="line"><a name="l01353"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5ea57d09f13edbd6ad8afe9465e0fa70"> 1353</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF5 \</span></div>
<div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;<span class="preprocessor">    DMA_ISR_TCIF5_Msk </span></div>
<div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF5_Pos (18U)</span></div>
<div class="line"><a name="l01356"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2b0a9aa745af883265f25aa38cfe7fc4"> 1356</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF5_Msk (0x1U &lt;&lt; DMA_ISR_HTIF5_Pos) </span></div>
<div class="line"><a name="l01357"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3d1f2b8c82b1e20b4311af8ca9576736"> 1357</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF5 \</span></div>
<div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;<span class="preprocessor">    DMA_ISR_HTIF5_Msk </span></div>
<div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF5_Pos (19U)</span></div>
<div class="line"><a name="l01360"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab126644e992e1bef28e92be896ed1fa1"> 1360</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF5_Msk (0x1U &lt;&lt; DMA_ISR_TEIF5_Pos) </span></div>
<div class="line"><a name="l01361"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga42f9b12c4c80cbb7cd0f94f139c73de3"> 1361</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF5 \</span></div>
<div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;<span class="preprocessor">    DMA_ISR_TEIF5_Msk </span></div>
<div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DMA_IFCR register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF1_Pos (0U)</span></div>
<div class="line"><a name="l01366"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaafca81339ca59945af094e77a64b662a"> 1366</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF1_Msk (0x1U &lt;&lt; DMA_IFCR_CGIF1_Pos) </span></div>
<div class="line"><a name="l01367"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga75ad797334d9fb70750ace14b16e0122"> 1367</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF1 \</span></div>
<div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;<span class="preprocessor">    DMA_IFCR_CGIF1_Msk </span></div>
<div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF1_Pos (1U)</span></div>
<div class="line"><a name="l01370"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad220bbe162cb8ddb8e73cbb535546893"> 1370</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF1_Msk (0x1U &lt;&lt; DMA_IFCR_CTCIF1_Pos) </span></div>
<div class="line"><a name="l01371"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga60085fa798cf77f80365839e7d88c8f1"> 1371</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF1 \</span></div>
<div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;<span class="preprocessor">    DMA_IFCR_CTCIF1_Msk </span></div>
<div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF1_Pos (2U)</span></div>
<div class="line"><a name="l01374"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga93362ac1d0ec5c893aa665656f3833c4"> 1374</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF1_Msk (0x1U &lt;&lt; DMA_IFCR_CHTIF1_Pos) </span></div>
<div class="line"><a name="l01375"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga66e9aa2475130fbf63db304ceea019eb"> 1375</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF1 \</span></div>
<div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;<span class="preprocessor">    DMA_IFCR_CHTIF1_Msk </span></div>
<div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF1_Pos (3U)</span></div>
<div class="line"><a name="l01378"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac4f46e33af7bcd81267658ad0887f2b5"> 1378</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF1_Msk (0x1U &lt;&lt; DMA_IFCR_CTEIF1_Pos) </span></div>
<div class="line"><a name="l01379"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga989699cace2fa87efa867b825c1deb29"> 1379</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF1 \</span></div>
<div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;<span class="preprocessor">    DMA_IFCR_CTEIF1_Msk </span></div>
<div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF2_Pos (4U)</span></div>
<div class="line"><a name="l01382"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga71192de2619477e600004737575fdadd"> 1382</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF2_Msk (0x1U &lt;&lt; DMA_IFCR_CGIF2_Pos) </span></div>
<div class="line"><a name="l01383"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab907e446bbf1e1400dc5fdbd929d0e5f"> 1383</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF2 \</span></div>
<div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;<span class="preprocessor">    DMA_IFCR_CGIF2_Msk </span></div>
<div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF2_Pos (5U)</span></div>
<div class="line"><a name="l01386"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6c49b9f3a3f134f771e34ee9dbf54b6a"> 1386</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF2_Msk (0x1U &lt;&lt; DMA_IFCR_CTCIF2_Pos) </span></div>
<div class="line"><a name="l01387"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8505b947a04834750e164dc320dfae09"> 1387</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF2 \</span></div>
<div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;<span class="preprocessor">    DMA_IFCR_CTCIF2_Msk </span></div>
<div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF2_Pos (6U)</span></div>
<div class="line"><a name="l01390"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab2526b7323a7b8b1e57b0a2d421ade04"> 1390</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF2_Msk (0x1U &lt;&lt; DMA_IFCR_CHTIF2_Pos) </span></div>
<div class="line"><a name="l01391"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3e769c78024a22b4d1f528ce03ccc760"> 1391</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF2 \</span></div>
<div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;<span class="preprocessor">    DMA_IFCR_CHTIF2_Msk </span></div>
<div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF2_Pos (7U)</span></div>
<div class="line"><a name="l01394"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4739de2a7cb002b64c620a8c96fac104"> 1394</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF2_Msk (0x1U &lt;&lt; DMA_IFCR_CTEIF2_Pos) </span></div>
<div class="line"><a name="l01395"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4abb0afb7dbe362c150bf80c4c751a67"> 1395</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF2 \</span></div>
<div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;<span class="preprocessor">    DMA_IFCR_CTEIF2_Msk </span></div>
<div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF3_Pos (8U)</span></div>
<div class="line"><a name="l01398"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga629d1c4d7f7168ce1f41f76461033705"> 1398</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF3_Msk (0x1U &lt;&lt; DMA_IFCR_CGIF3_Pos) </span></div>
<div class="line"><a name="l01399"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0d98e88c334091e20e931372646a6b0d"> 1399</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF3 \</span></div>
<div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;<span class="preprocessor">    DMA_IFCR_CGIF3_Msk </span></div>
<div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF3_Pos (9U)</span></div>
<div class="line"><a name="l01402"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2127474579593af9d87b1407265d2fe0"> 1402</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF3_Msk (0x1U &lt;&lt; DMA_IFCR_CTCIF3_Pos) </span></div>
<div class="line"><a name="l01403"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaccb4c0c5e0f2e01dec12ba366b83cb4d"> 1403</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF3 \</span></div>
<div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;<span class="preprocessor">    DMA_IFCR_CTCIF3_Msk </span></div>
<div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF3_Pos (10U)</span></div>
<div class="line"><a name="l01406"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab3e461cfd535f48d2d99f0c824966d6f"> 1406</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF3_Msk (0x1U &lt;&lt; DMA_IFCR_CHTIF3_Pos) </span></div>
<div class="line"><a name="l01407"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2dea86ca2ec8aa945b840f2c1866e1f6"> 1407</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF3 \</span></div>
<div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;<span class="preprocessor">    DMA_IFCR_CHTIF3_Msk </span></div>
<div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF3_Pos (11U)</span></div>
<div class="line"><a name="l01410"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga28803defcca6317abbaeccc5605cf8b3"> 1410</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF3_Msk (0x1U &lt;&lt; DMA_IFCR_CTEIF3_Pos) </span></div>
<div class="line"><a name="l01411"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga59bad79f1ae37b69b048834808e8d067"> 1411</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF3 \</span></div>
<div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;<span class="preprocessor">    DMA_IFCR_CTEIF3_Msk </span></div>
<div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF4_Pos (12U)</span></div>
<div class="line"><a name="l01414"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga559688e76f9ea0d0097398dfc1675e87"> 1414</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF4_Msk (0x1U &lt;&lt; DMA_IFCR_CGIF4_Pos) </span></div>
<div class="line"><a name="l01415"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga73d22139e4567c89e2afcb4aef71104c"> 1415</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF4 \</span></div>
<div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;<span class="preprocessor">    DMA_IFCR_CGIF4_Msk </span></div>
<div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF4_Pos (13U)</span></div>
<div class="line"><a name="l01418"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8d5a73a1c30d08e5d638983c71a7a11c"> 1418</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF4_Msk (0x1U &lt;&lt; DMA_IFCR_CTCIF4_Pos) </span></div>
<div class="line"><a name="l01419"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga34b431fd4e034f8333e44594712f75eb"> 1419</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF4 \</span></div>
<div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;<span class="preprocessor">    DMA_IFCR_CTCIF4_Msk </span></div>
<div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF4_Pos (14U)</span></div>
<div class="line"><a name="l01422"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9f626bff6ed0977787a137db9e5bf8f3"> 1422</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF4_Msk (0x1U &lt;&lt; DMA_IFCR_CHTIF4_Pos) </span></div>
<div class="line"><a name="l01423"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga950664b81ec2d4d843f89ef102107d7b"> 1423</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF4 \</span></div>
<div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;<span class="preprocessor">    DMA_IFCR_CHTIF4_Msk </span></div>
<div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF4_Pos (15U)</span></div>
<div class="line"><a name="l01426"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4822afffc3effe5915ef34bd2b63a544"> 1426</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF4_Msk (0x1U &lt;&lt; DMA_IFCR_CTEIF4_Pos) </span></div>
<div class="line"><a name="l01427"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6fdda8f7f2507c1d3988c7310a35d46c"> 1427</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF4 \</span></div>
<div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;<span class="preprocessor">    DMA_IFCR_CTEIF4_Msk </span></div>
<div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF5_Pos (16U)</span></div>
<div class="line"><a name="l01430"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabbcd140135e230eb7269bc76765d382a"> 1430</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF5_Msk (0x1U &lt;&lt; DMA_IFCR_CGIF5_Pos) </span></div>
<div class="line"><a name="l01431"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga943245d2a8300854d53fd07bb957a6fc"> 1431</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF5 \</span></div>
<div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;<span class="preprocessor">    DMA_IFCR_CGIF5_Msk </span></div>
<div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF5_Pos (17U)</span></div>
<div class="line"><a name="l01434"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6f172003a70896fc632ee13e577bc684"> 1434</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF5_Msk (0x1U &lt;&lt; DMA_IFCR_CTCIF5_Pos) </span></div>
<div class="line"><a name="l01435"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaae4c7d1d10beb535aec39de9a8bdc327"> 1435</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF5 \</span></div>
<div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;<span class="preprocessor">    DMA_IFCR_CTCIF5_Msk </span></div>
<div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF5_Pos (18U)</span></div>
<div class="line"><a name="l01438"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5ead1ae728d11546c609a4b3258a43cd"> 1438</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF5_Msk (0x1U &lt;&lt; DMA_IFCR_CHTIF5_Pos) </span></div>
<div class="line"><a name="l01439"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3c23c727a4dbbc45a356c8418299275d"> 1439</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF5 \</span></div>
<div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;<span class="preprocessor">    DMA_IFCR_CHTIF5_Msk </span></div>
<div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF5_Pos (19U)</span></div>
<div class="line"><a name="l01442"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9f2c3111dd90e84f62722510e32697e4"> 1442</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF5_Msk (0x1U &lt;&lt; DMA_IFCR_CTEIF5_Pos) </span></div>
<div class="line"><a name="l01443"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6ec6326d337a773b4ced9d8a680c05a9"> 1443</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF5 \</span></div>
<div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;<span class="preprocessor">    DMA_IFCR_CTEIF5_Msk </span></div>
<div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DMA_CCR register  ********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;<span class="preprocessor">#define DMA_CCR_EN_Pos   (0U)</span></div>
<div class="line"><a name="l01448"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6c98f3e087f4c044397cfd2d7e5ce7af"> 1448</a></span>&#160;<span class="preprocessor">#define DMA_CCR_EN_Msk   (0x1U &lt;&lt; DMA_CCR_EN_Pos) </span></div>
<div class="line"><a name="l01449"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gababa3817d21a78079be76bc26b2c10f2"> 1449</a></span>&#160;<span class="preprocessor">#define DMA_CCR_EN       DMA_CCR_EN_Msk </span></div>
<div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;<span class="preprocessor">#define DMA_CCR_TCIE_Pos (1U)</span></div>
<div class="line"><a name="l01451"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaef79d2345bc6bf22d465e0c8ef3592e0"> 1451</a></span>&#160;<span class="preprocessor">#define DMA_CCR_TCIE_Msk (0x1U &lt;&lt; DMA_CCR_TCIE_Pos) </span></div>
<div class="line"><a name="l01452"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaaba9cd82cab0cca23de038e946f81c6a"> 1452</a></span>&#160;<span class="preprocessor">#define DMA_CCR_TCIE \</span></div>
<div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;<span class="preprocessor">    DMA_CCR_TCIE_Msk </span></div>
<div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;<span class="preprocessor">#define DMA_CCR_HTIE_Pos (2U)</span></div>
<div class="line"><a name="l01455"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0cf0cff13434afd29515a971b42a37f6"> 1455</a></span>&#160;<span class="preprocessor">#define DMA_CCR_HTIE_Msk (0x1U &lt;&lt; DMA_CCR_HTIE_Pos) </span></div>
<div class="line"><a name="l01456"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0f0fae31377ab1d33e36cead97b1811b"> 1456</a></span>&#160;<span class="preprocessor">#define DMA_CCR_HTIE \</span></div>
<div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;<span class="preprocessor">    DMA_CCR_HTIE_Msk </span></div>
<div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;<span class="preprocessor">#define DMA_CCR_TEIE_Pos (3U)</span></div>
<div class="line"><a name="l01459"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga72b604ae976f8a76fd8bec74cf8a740f"> 1459</a></span>&#160;<span class="preprocessor">#define DMA_CCR_TEIE_Msk (0x1U &lt;&lt; DMA_CCR_TEIE_Pos) </span></div>
<div class="line"><a name="l01460"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3dd2204c9046500140e3c720fb5a415f"> 1460</a></span>&#160;<span class="preprocessor">#define DMA_CCR_TEIE \</span></div>
<div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;<span class="preprocessor">    DMA_CCR_TEIE_Msk </span></div>
<div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;<span class="preprocessor">#define DMA_CCR_DIR_Pos  (4U)</span></div>
<div class="line"><a name="l01463"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8e5dcfd5d097dbde187a6685bb211c26"> 1463</a></span>&#160;<span class="preprocessor">#define DMA_CCR_DIR_Msk  (0x1U &lt;&lt; DMA_CCR_DIR_Pos) </span></div>
<div class="line"><a name="l01464"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8f1ece172cf3c3e696b86d401d7345a2"> 1464</a></span>&#160;<span class="preprocessor">#define DMA_CCR_DIR      DMA_CCR_DIR_Msk </span></div>
<div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;<span class="preprocessor">#define DMA_CCR_CIRC_Pos (5U)</span></div>
<div class="line"><a name="l01466"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae193971f396ec153ee7b0548a3c48b43"> 1466</a></span>&#160;<span class="preprocessor">#define DMA_CCR_CIRC_Msk (0x1U &lt;&lt; DMA_CCR_CIRC_Pos) </span></div>
<div class="line"><a name="l01467"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga445471396e741418bcd6f63404f4052c"> 1467</a></span>&#160;<span class="preprocessor">#define DMA_CCR_CIRC \</span></div>
<div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;<span class="preprocessor">    DMA_CCR_CIRC_Msk </span></div>
<div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;<span class="preprocessor">#define DMA_CCR_PINC_Pos (6U)</span></div>
<div class="line"><a name="l01470"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5b94c11e212ec0d02a1c318909033437"> 1470</a></span>&#160;<span class="preprocessor">#define DMA_CCR_PINC_Msk (0x1U &lt;&lt; DMA_CCR_PINC_Pos) </span></div>
<div class="line"><a name="l01471"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga028cb96357bd24868a74ee1134a35b7e"> 1471</a></span>&#160;<span class="preprocessor">#define DMA_CCR_PINC \</span></div>
<div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;<span class="preprocessor">    DMA_CCR_PINC_Msk </span></div>
<div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;<span class="preprocessor">#define DMA_CCR_MINC_Pos (7U)</span></div>
<div class="line"><a name="l01474"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabb2ca356e4f635c16849392655d3b9dd"> 1474</a></span>&#160;<span class="preprocessor">#define DMA_CCR_MINC_Msk (0x1U &lt;&lt; DMA_CCR_MINC_Pos) </span></div>
<div class="line"><a name="l01475"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa189138f534283d876f654ec9474987e"> 1475</a></span>&#160;<span class="preprocessor">#define DMA_CCR_MINC \</span></div>
<div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;<span class="preprocessor">    DMA_CCR_MINC_Msk </span></div>
<div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;<span class="preprocessor">#define DMA_CCR_PSIZE_Pos (8U)</span></div>
<div class="line"><a name="l01479"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gadae59fa854e52290fc47acef7ddd6f8d"> 1479</a></span>&#160;<span class="preprocessor">#define DMA_CCR_PSIZE_Msk (0x3U &lt;&lt; DMA_CCR_PSIZE_Pos) </span></div>
<div class="line"><a name="l01480"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1a8d824b9bff520523fccfbe57b07516"> 1480</a></span>&#160;<span class="preprocessor">#define DMA_CCR_PSIZE \</span></div>
<div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;<span class="preprocessor">    DMA_CCR_PSIZE_Msk </span></div>
<div class="line"><a name="l01482"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4b3726c7d0fd3b00e33637f163c79128"> 1482</a></span>&#160;<span class="preprocessor">#define DMA_CCR_PSIZE_0 (0x1U &lt;&lt; DMA_CCR_PSIZE_Pos) </span></div>
<div class="line"><a name="l01483"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8e8d8786f16dda2bef035ba2df15b69d"> 1483</a></span>&#160;<span class="preprocessor">#define DMA_CCR_PSIZE_1 (0x2U &lt;&lt; DMA_CCR_PSIZE_Pos) </span></div>
<div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;<span class="preprocessor">#define DMA_CCR_MSIZE_Pos (10U)</span></div>
<div class="line"><a name="l01486"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa3c808385ecd238b095a02d85298c9f6"> 1486</a></span>&#160;<span class="preprocessor">#define DMA_CCR_MSIZE_Msk (0x3U &lt;&lt; DMA_CCR_MSIZE_Pos) </span></div>
<div class="line"><a name="l01487"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga492495253fe3f05ea83dd3c3dbb5dddf"> 1487</a></span>&#160;<span class="preprocessor">#define DMA_CCR_MSIZE \</span></div>
<div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;<span class="preprocessor">    DMA_CCR_MSIZE_Msk </span></div>
<div class="line"><a name="l01489"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga600d3f8200fc42ea6e1c7c8abbd327ad"> 1489</a></span>&#160;<span class="preprocessor">#define DMA_CCR_MSIZE_0 (0x1U &lt;&lt; DMA_CCR_MSIZE_Pos) </span></div>
<div class="line"><a name="l01490"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga60b9958fbde96f69160ca7edf92d4c27"> 1490</a></span>&#160;<span class="preprocessor">#define DMA_CCR_MSIZE_1 (0x2U &lt;&lt; DMA_CCR_MSIZE_Pos) </span></div>
<div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;<span class="preprocessor">#define DMA_CCR_PL_Pos (12U)</span></div>
<div class="line"><a name="l01493"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga58ab0dfa59b749016e1c6a40e0c8d831"> 1493</a></span>&#160;<span class="preprocessor">#define DMA_CCR_PL_Msk (0x3U &lt;&lt; DMA_CCR_PL_Pos) </span></div>
<div class="line"><a name="l01494"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga97726688157629243aa59bb60e33c284"> 1494</a></span>&#160;<span class="preprocessor">#define DMA_CCR_PL     DMA_CCR_PL_Msk </span></div>
<div class="line"><a name="l01495"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa935d7f115297c5e9e10a62efd065247"> 1495</a></span>&#160;<span class="preprocessor">#define DMA_CCR_PL_0   (0x1U &lt;&lt; DMA_CCR_PL_Pos) </span></div>
<div class="line"><a name="l01496"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga82819927445c9617409bb08e09dc4cd8"> 1496</a></span>&#160;<span class="preprocessor">#define DMA_CCR_PL_1   (0x2U &lt;&lt; DMA_CCR_PL_Pos) </span></div>
<div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;<span class="preprocessor">#define DMA_CCR_MEM2MEM_Pos (14U)</span></div>
<div class="line"><a name="l01499"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga97140fa074f33a93bcbd77519b5eb383"> 1499</a></span>&#160;<span class="preprocessor">#define DMA_CCR_MEM2MEM_Msk (0x1U &lt;&lt; DMA_CCR_MEM2MEM_Pos) </span></div>
<div class="line"><a name="l01500"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5c87a41026384e25fe2312d03af76215"> 1500</a></span>&#160;<span class="preprocessor">#define DMA_CCR_MEM2MEM \</span></div>
<div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;<span class="preprocessor">    DMA_CCR_MEM2MEM_Msk </span></div>
<div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CNDTR register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;<span class="preprocessor">#define DMA_CNDTR_NDT_Pos (0U)</span></div>
<div class="line"><a name="l01505"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga40fb27883d05db94d55f910f05d5c430"> 1505</a></span>&#160;<span class="preprocessor">#define DMA_CNDTR_NDT_Msk (0xFFFFU &lt;&lt; DMA_CNDTR_NDT_Pos) </span></div>
<div class="line"><a name="l01506"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad42c0abbace3b816e7669e27b3676d2a"> 1506</a></span>&#160;<span class="preprocessor">#define DMA_CNDTR_NDT \</span></div>
<div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;<span class="preprocessor">    DMA_CNDTR_NDT_Msk </span></div>
<div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CPAR register  ********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;<span class="preprocessor">#define DMA_CPAR_PA_Pos (0U)</span></div>
<div class="line"><a name="l01511"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac27c56cf129fefefab11773b3f40100a"> 1511</a></span>&#160;<span class="preprocessor">#define DMA_CPAR_PA_Msk (0xFFFFFFFFU &lt;&lt; DMA_CPAR_PA_Pos) </span></div>
<div class="line"><a name="l01512"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa3f5ad05ab0a37eb49692c4d77730eb1"> 1512</a></span>&#160;<span class="preprocessor">#define DMA_CPAR_PA     DMA_CPAR_PA_Msk </span></div>
<div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CMAR register  ********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;<span class="preprocessor">#define DMA_CMAR_MA_Pos (0U)</span></div>
<div class="line"><a name="l01516"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga586545e18a7bb57d01798ae3376cf6af"> 1516</a></span>&#160;<span class="preprocessor">#define DMA_CMAR_MA_Msk (0xFFFFFFFFU &lt;&lt; DMA_CMAR_MA_Pos) </span></div>
<div class="line"><a name="l01517"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaacd9100e19b17a0641359cd158ea0cb7"> 1517</a></span>&#160;<span class="preprocessor">#define DMA_CMAR_MA     DMA_CMAR_MA_Msk </span></div>
<div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;<span class="comment">/*                 External Interrupt/Event Controller (EXTI)                 */</span></div>
<div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;<span class="comment">/*******************  Bit definition for EXTI_IMR register  *******************/</span></div>
<div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR0_Pos  (0U)</span></div>
<div class="line"><a name="l01526"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaaf1117a400c80d740d3dbb7fbea0f8ce"> 1526</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR0_Msk  (0x1U &lt;&lt; EXTI_IMR_MR0_Pos) </span></div>
<div class="line"><a name="l01527"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad03b2ba6cde99065627fccabd54ac097"> 1527</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR0      EXTI_IMR_MR0_Msk </span></div>
<div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR1_Pos  (1U)</span></div>
<div class="line"><a name="l01529"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacadc6566dd71406d2d516785c4b776bd"> 1529</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR1_Msk  (0x1U &lt;&lt; EXTI_IMR_MR1_Pos) </span></div>
<div class="line"><a name="l01530"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaaaf3f9a86c620149893db38c83f8ba58"> 1530</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR1      EXTI_IMR_MR1_Msk </span></div>
<div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR2_Pos  (2U)</span></div>
<div class="line"><a name="l01532"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga183b9b9663a6aeec66f0238abbbf282f"> 1532</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR2_Msk  (0x1U &lt;&lt; EXTI_IMR_MR2_Pos) </span></div>
<div class="line"><a name="l01533"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga71604d1c29973c5e2bf69c8e94e89f67"> 1533</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR2      EXTI_IMR_MR2_Msk </span></div>
<div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR3_Pos  (3U)</span></div>
<div class="line"><a name="l01535"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9f6badc25c27d6185c0e560454384a90"> 1535</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR3_Msk  (0x1U &lt;&lt; EXTI_IMR_MR3_Pos) </span></div>
<div class="line"><a name="l01536"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5edd42f9b2129c18cfa3c3598dcd1134"> 1536</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR3      EXTI_IMR_MR3_Msk </span></div>
<div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR4_Pos  (4U)</span></div>
<div class="line"><a name="l01538"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga64dbc3def48abe258dd1e1ecce481086"> 1538</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR4_Msk  (0x1U &lt;&lt; EXTI_IMR_MR4_Pos) </span></div>
<div class="line"><a name="l01539"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga23e920ad334439cd2ad4d683054914e3"> 1539</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR4      EXTI_IMR_MR4_Msk </span></div>
<div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR5_Pos  (5U)</span></div>
<div class="line"><a name="l01541"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga18ca0d16b43ed78d36f52dd5ab0c21c2"> 1541</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR5_Msk  (0x1U &lt;&lt; EXTI_IMR_MR5_Pos) </span></div>
<div class="line"><a name="l01542"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5"> 1542</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR5      EXTI_IMR_MR5_Msk </span></div>
<div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR6_Pos  (6U)</span></div>
<div class="line"><a name="l01544"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6dcc5b70b0a599e944d99f53ac071e1a"> 1544</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR6_Msk  (0x1U &lt;&lt; EXTI_IMR_MR6_Pos) </span></div>
<div class="line"><a name="l01545"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5533c8ec796e3bbc9dc4474376056e06"> 1545</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR6      EXTI_IMR_MR6_Msk </span></div>
<div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR7_Pos  (7U)</span></div>
<div class="line"><a name="l01547"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae41e117f93d5e426758ee40bd7d45755"> 1547</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR7_Msk  (0x1U &lt;&lt; EXTI_IMR_MR7_Pos) </span></div>
<div class="line"><a name="l01548"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab620165d3fea1c564fcf1016805a1a8e"> 1548</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR7      EXTI_IMR_MR7_Msk </span></div>
<div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR8_Pos  (8U)</span></div>
<div class="line"><a name="l01550"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga02a618dd052d47d30cadf578ee58e416"> 1550</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR8_Msk  (0x1U &lt;&lt; EXTI_IMR_MR8_Pos) </span></div>
<div class="line"><a name="l01551"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga88e8b274e4398fdcb1c68da2b6320d5b"> 1551</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR8      EXTI_IMR_MR8_Msk </span></div>
<div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR9_Pos  (9U)</span></div>
<div class="line"><a name="l01553"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7433c8c28acd006d4a71e803f6d95de3"> 1553</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR9_Msk  (0x1U &lt;&lt; EXTI_IMR_MR9_Pos) </span></div>
<div class="line"><a name="l01554"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf4d177dcf33bb9a34f8590ec509746e8"> 1554</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR9      EXTI_IMR_MR9_Msk </span></div>
<div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR10_Pos (10U)</span></div>
<div class="line"><a name="l01556"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga530c1c2659363a1edaba4af52c7e6a7d"> 1556</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR10_Msk (0x1U &lt;&lt; EXTI_IMR_MR10_Pos) </span></div>
<div class="line"><a name="l01557"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5fd7db9a1ce82c152ca7bc6fddf31366"> 1557</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR10     EXTI_IMR_MR10_Msk </span></div>
<div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR11_Pos (11U)</span></div>
<div class="line"><a name="l01559"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga25a00372781fec24bbabb7d2aeca82bd"> 1559</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR11_Msk (0x1U &lt;&lt; EXTI_IMR_MR11_Pos) </span></div>
<div class="line"><a name="l01560"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga68cfe8fe938fcb0fc6925bf493ccfaa7"> 1560</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR11     EXTI_IMR_MR11_Msk </span></div>
<div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR12_Pos (12U)</span></div>
<div class="line"><a name="l01562"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7c26fd0b40d6d66aec7cc5fff86f6720"> 1562</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR12_Msk (0x1U &lt;&lt; EXTI_IMR_MR12_Pos) </span></div>
<div class="line"><a name="l01563"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad21caf923d2083fb106852493667c16e"> 1563</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR12     EXTI_IMR_MR12_Msk </span></div>
<div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR13_Pos (13U)</span></div>
<div class="line"><a name="l01565"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gadf4095ebf9c75696a62d7bead70cc5cc"> 1565</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR13_Msk (0x1U &lt;&lt; EXTI_IMR_MR13_Pos) </span></div>
<div class="line"><a name="l01566"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5e1938a063c48d7d6504cb32f7965c0e"> 1566</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR13     EXTI_IMR_MR13_Msk </span></div>
<div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR14_Pos (14U)</span></div>
<div class="line"><a name="l01568"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga052609a42da3b6c6895f006e50c12ab6"> 1568</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR14_Msk (0x1U &lt;&lt; EXTI_IMR_MR14_Pos) </span></div>
<div class="line"><a name="l01569"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab8827cee06670f256bc8f6301bea9cab"> 1569</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR14     EXTI_IMR_MR14_Msk </span></div>
<div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR15_Pos (15U)</span></div>
<div class="line"><a name="l01571"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga27011a5c7488ed0273c821804ef6a27b"> 1571</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR15_Msk (0x1U &lt;&lt; EXTI_IMR_MR15_Pos) </span></div>
<div class="line"><a name="l01572"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga88d9990be7f8f9e530a9f930a365fa44"> 1572</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR15     EXTI_IMR_MR15_Msk </span></div>
<div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR17_Pos (17U)</span></div>
<div class="line"><a name="l01574"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad6eb3bf08d4a51133e62dd719f2e48b8"> 1574</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR17_Msk (0x1U &lt;&lt; EXTI_IMR_MR17_Pos) </span></div>
<div class="line"><a name="l01575"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4489fa85d1552b8f40faed93483a5d35"> 1575</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR17     EXTI_IMR_MR17_Msk </span></div>
<div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR18_Pos (18U)</span></div>
<div class="line"><a name="l01577"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga52a2709f4f9d2ccb8d63c36958517b26"> 1577</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR18_Msk (0x1U &lt;&lt; EXTI_IMR_MR18_Pos) </span></div>
<div class="line"><a name="l01578"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga05e16f2cda40cca58a45458cc44d510f"> 1578</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR18     EXTI_IMR_MR18_Msk </span></div>
<div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR19_Pos (19U)</span></div>
<div class="line"><a name="l01580"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab55fbb64891a3120b3d5c53984abe6ca"> 1580</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR19_Msk (0x1U &lt;&lt; EXTI_IMR_MR19_Pos) </span></div>
<div class="line"><a name="l01581"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad47f7a023cbba165dfb95845d3c8c55c"> 1581</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR19     EXTI_IMR_MR19_Msk </span></div>
<div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR23_Pos (23U)</span></div>
<div class="line"><a name="l01583"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga208224c30cd771d0e35d28e6584ac9a5"> 1583</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR23_Msk (0x1U &lt;&lt; EXTI_IMR_MR23_Pos) </span></div>
<div class="line"><a name="l01584"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaad03e0ffe4e9aba719518244adfd7a96"> 1584</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR23     EXTI_IMR_MR23_Msk </span></div>
<div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;<span class="preprocessor"></span><span class="comment">/* References Defines */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;<span class="preprocessor">#define EXTI_IMR_IM0  EXTI_IMR_MR0</span></div>
<div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;<span class="preprocessor">#define EXTI_IMR_IM1  EXTI_IMR_MR1</span></div>
<div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;<span class="preprocessor">#define EXTI_IMR_IM2  EXTI_IMR_MR2</span></div>
<div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;<span class="preprocessor">#define EXTI_IMR_IM3  EXTI_IMR_MR3</span></div>
<div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;<span class="preprocessor">#define EXTI_IMR_IM4  EXTI_IMR_MR4</span></div>
<div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;<span class="preprocessor">#define EXTI_IMR_IM5  EXTI_IMR_MR5</span></div>
<div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;<span class="preprocessor">#define EXTI_IMR_IM6  EXTI_IMR_MR6</span></div>
<div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;<span class="preprocessor">#define EXTI_IMR_IM7  EXTI_IMR_MR7</span></div>
<div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;<span class="preprocessor">#define EXTI_IMR_IM8  EXTI_IMR_MR8</span></div>
<div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;<span class="preprocessor">#define EXTI_IMR_IM9  EXTI_IMR_MR9</span></div>
<div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;<span class="preprocessor">#define EXTI_IMR_IM10 EXTI_IMR_MR10</span></div>
<div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;<span class="preprocessor">#define EXTI_IMR_IM11 EXTI_IMR_MR11</span></div>
<div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;<span class="preprocessor">#define EXTI_IMR_IM12 EXTI_IMR_MR12</span></div>
<div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;<span class="preprocessor">#define EXTI_IMR_IM13 EXTI_IMR_MR13</span></div>
<div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;<span class="preprocessor">#define EXTI_IMR_IM14 EXTI_IMR_MR14</span></div>
<div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;<span class="preprocessor">#define EXTI_IMR_IM15 EXTI_IMR_MR15</span></div>
<div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;<span class="preprocessor">#define EXTI_IMR_IM17 EXTI_IMR_MR17</span></div>
<div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;<span class="preprocessor">#define EXTI_IMR_IM18 EXTI_IMR_MR18</span></div>
<div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;<span class="preprocessor">#define EXTI_IMR_IM19 EXTI_IMR_MR19</span></div>
<div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;<span class="preprocessor">#define EXTI_IMR_IM23 EXTI_IMR_MR23</span></div>
<div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160; </div>
<div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;<span class="preprocessor">#define EXTI_IMR_IM_Pos (0U)</span></div>
<div class="line"><a name="l01609"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga06eeb49b799d40a72140618195e6a55d"> 1609</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_IM_Msk (0x8EFFFFU &lt;&lt; EXTI_IMR_IM_Pos) </span></div>
<div class="line"><a name="l01610"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae4f23236f2d0bb9ed886556064714c50"> 1610</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_IM     EXTI_IMR_IM_Msk </span></div>
<div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for EXTI_EMR register  ********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR0_Pos  (0U)</span></div>
<div class="line"><a name="l01614"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga016c23b6c1164758878753e14201fdbc"> 1614</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR0_Msk  (0x1U &lt;&lt; EXTI_EMR_MR0_Pos) </span></div>
<div class="line"><a name="l01615"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga515c0dc6d2472e06a89e4bb19725e8f3"> 1615</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR0      EXTI_EMR_MR0_Msk </span></div>
<div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR1_Pos  (1U)</span></div>
<div class="line"><a name="l01617"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa419f81a443fd7eac16ac340c971dc63"> 1617</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR1_Msk  (0x1U &lt;&lt; EXTI_EMR_MR1_Pos) </span></div>
<div class="line"><a name="l01618"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6d88e7c10e5985fa425ea7ab4fe4c3e5"> 1618</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR1      EXTI_EMR_MR1_Msk </span></div>
<div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR2_Pos  (2U)</span></div>
<div class="line"><a name="l01620"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga546cba14a3e8a8172d5652e670ac9ed3"> 1620</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR2_Msk  (0x1U &lt;&lt; EXTI_EMR_MR2_Pos) </span></div>
<div class="line"><a name="l01621"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga460d5d4c0b53bcc04d5804e1204ded21"> 1621</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR2      EXTI_EMR_MR2_Msk </span></div>
<div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR3_Pos  (3U)</span></div>
<div class="line"><a name="l01623"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga14290334e49a34a93a3ce229bd5ecf74"> 1623</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR3_Msk  (0x1U &lt;&lt; EXTI_EMR_MR3_Pos) </span></div>
<div class="line"><a name="l01624"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga73944983ce5a6bde9dc172b4f483898c"> 1624</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR3      EXTI_EMR_MR3_Msk </span></div>
<div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR4_Pos  (4U)</span></div>
<div class="line"><a name="l01626"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga478ee1f30cf0d4ef71d512507fcb9cb7"> 1626</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR4_Msk  (0x1U &lt;&lt; EXTI_EMR_MR4_Pos) </span></div>
<div class="line"><a name="l01627"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab80f809ead83e747677a31c80c6aae03"> 1627</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR4      EXTI_EMR_MR4_Msk </span></div>
<div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR5_Pos  (5U)</span></div>
<div class="line"><a name="l01629"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3e60a767b0307626c3cd4cbd01d10304"> 1629</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR5_Msk  (0x1U &lt;&lt; EXTI_EMR_MR5_Pos) </span></div>
<div class="line"><a name="l01630"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga65976f75b703f740dea3562ba3b8db59"> 1630</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR5      EXTI_EMR_MR5_Msk </span></div>
<div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR6_Pos  (6U)</span></div>
<div class="line"><a name="l01632"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9ca40f93d86d921adecd19479b7ab5c6"> 1632</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR6_Msk  (0x1U &lt;&lt; EXTI_EMR_MR6_Pos) </span></div>
<div class="line"><a name="l01633"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaea480bd932cd1fa0904f5eb1caee9a12"> 1633</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR6      EXTI_EMR_MR6_Msk </span></div>
<div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR7_Pos  (7U)</span></div>
<div class="line"><a name="l01635"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gace6755a5d4b361648f0b2c76a0b32282"> 1635</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR7_Msk  (0x1U &lt;&lt; EXTI_EMR_MR7_Pos) </span></div>
<div class="line"><a name="l01636"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gadbb27ff8664928994ef96f87052d14be"> 1636</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR7      EXTI_EMR_MR7_Msk </span></div>
<div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR8_Pos  (8U)</span></div>
<div class="line"><a name="l01638"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga00700896523030015c081b6caa3b72b5"> 1638</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR8_Msk  (0x1U &lt;&lt; EXTI_EMR_MR8_Pos) </span></div>
<div class="line"><a name="l01639"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4ed4b371da871ffd0cc12ee00147282f"> 1639</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR8      EXTI_EMR_MR8_Msk </span></div>
<div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR9_Pos  (9U)</span></div>
<div class="line"><a name="l01641"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga47c54d6a078dcc8b9aec22e327785fdd"> 1641</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR9_Msk  (0x1U &lt;&lt; EXTI_EMR_MR9_Pos) </span></div>
<div class="line"><a name="l01642"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga109af342179fff1fccfdde582834867a"> 1642</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR9      EXTI_EMR_MR9_Msk </span></div>
<div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR10_Pos (10U)</span></div>
<div class="line"><a name="l01644"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3ef7af204b6807cb09f10a11f774889e"> 1644</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR10_Msk (0x1U &lt;&lt; EXTI_EMR_MR10_Pos) </span></div>
<div class="line"><a name="l01645"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf342d34ed1b8e4aa916bf49e30c2a234"> 1645</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR10     EXTI_EMR_MR10_Msk </span></div>
<div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR11_Pos (11U)</span></div>
<div class="line"><a name="l01647"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabb1a0c32eb56c845232f07d6e1498633"> 1647</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR11_Msk (0x1U &lt;&lt; EXTI_EMR_MR11_Pos) </span></div>
<div class="line"><a name="l01648"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9ec516af1de770c82c3c9c458cbc0172"> 1648</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR11     EXTI_EMR_MR11_Msk </span></div>
<div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR12_Pos (12U)</span></div>
<div class="line"><a name="l01650"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga988ba6ff638ee9d2bc8a2dec8ef8ea32"> 1650</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR12_Msk (0x1U &lt;&lt; EXTI_EMR_MR12_Pos) </span></div>
<div class="line"><a name="l01651"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga15732553e5b0de9f58180a0b024d4cad"> 1651</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR12     EXTI_EMR_MR12_Msk </span></div>
<div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR13_Pos (13U)</span></div>
<div class="line"><a name="l01653"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga06991d09dc3fd7373da2375b7e196452"> 1653</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR13_Msk (0x1U &lt;&lt; EXTI_EMR_MR13_Pos) </span></div>
<div class="line"><a name="l01654"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9fd2ec6472e46869956acb28f5e1b55f"> 1654</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR13     EXTI_EMR_MR13_Msk </span></div>
<div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR14_Pos (14U)</span></div>
<div class="line"><a name="l01656"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga56cd35406916f89cc00f5c4c153f7f3b"> 1656</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR14_Msk (0x1U &lt;&lt; EXTI_EMR_MR14_Pos) </span></div>
<div class="line"><a name="l01657"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaecf5890ea71eea034ec1cd9e96284f89"> 1657</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR14     EXTI_EMR_MR14_Msk </span></div>
<div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR15_Pos (15U)</span></div>
<div class="line"><a name="l01659"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaaa1778406979e6566a10b085f1146a28"> 1659</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR15_Msk (0x1U &lt;&lt; EXTI_EMR_MR15_Pos) </span></div>
<div class="line"><a name="l01660"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7a7bacc32351a36aefcd5614abc76ae3"> 1660</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR15     EXTI_EMR_MR15_Msk </span></div>
<div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR17_Pos (17U)</span></div>
<div class="line"><a name="l01662"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga889175528233c464f6c0a5f8a901a06d"> 1662</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR17_Msk (0x1U &lt;&lt; EXTI_EMR_MR17_Pos) </span></div>
<div class="line"><a name="l01663"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6a30aa20cf475eecf7e15171e83035e4"> 1663</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR17     EXTI_EMR_MR17_Msk </span></div>
<div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR18_Pos (18U)</span></div>
<div class="line"><a name="l01665"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3e6e89686fa4e8fe58365b684331f398"> 1665</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR18_Msk (0x1U &lt;&lt; EXTI_EMR_MR18_Pos) </span></div>
<div class="line"><a name="l01666"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga25eee729b57b4c78a0613c184fc539e5"> 1666</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR18     EXTI_EMR_MR18_Msk </span></div>
<div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR19_Pos (19U)</span></div>
<div class="line"><a name="l01668"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga514f26dc55f8e37ec8ac8bef9dfcadd4"> 1668</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR19_Msk (0x1U &lt;&lt; EXTI_EMR_MR19_Pos) </span></div>
<div class="line"><a name="l01669"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaaeababa85e5ebe6aa93d011d83fd7994"> 1669</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR19     EXTI_EMR_MR19_Msk </span></div>
<div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR23_Pos (23U)</span></div>
<div class="line"><a name="l01671"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafcdea5a531978f3bf6b7de4472bd54e6"> 1671</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR23_Msk (0x1U &lt;&lt; EXTI_EMR_MR23_Pos) </span></div>
<div class="line"><a name="l01672"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab08ac6b29d8a15fc593950600753b8ee"> 1672</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR23     EXTI_EMR_MR23_Msk </span></div>
<div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;<span class="preprocessor"></span><span class="comment">/* References Defines */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;<span class="preprocessor">#define EXTI_EMR_EM0  EXTI_EMR_MR0</span></div>
<div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;<span class="preprocessor">#define EXTI_EMR_EM1  EXTI_EMR_MR1</span></div>
<div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;<span class="preprocessor">#define EXTI_EMR_EM2  EXTI_EMR_MR2</span></div>
<div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;<span class="preprocessor">#define EXTI_EMR_EM3  EXTI_EMR_MR3</span></div>
<div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;<span class="preprocessor">#define EXTI_EMR_EM4  EXTI_EMR_MR4</span></div>
<div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;<span class="preprocessor">#define EXTI_EMR_EM5  EXTI_EMR_MR5</span></div>
<div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;<span class="preprocessor">#define EXTI_EMR_EM6  EXTI_EMR_MR6</span></div>
<div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;<span class="preprocessor">#define EXTI_EMR_EM7  EXTI_EMR_MR7</span></div>
<div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;<span class="preprocessor">#define EXTI_EMR_EM8  EXTI_EMR_MR8</span></div>
<div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;<span class="preprocessor">#define EXTI_EMR_EM9  EXTI_EMR_MR9</span></div>
<div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;<span class="preprocessor">#define EXTI_EMR_EM10 EXTI_EMR_MR10</span></div>
<div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;<span class="preprocessor">#define EXTI_EMR_EM11 EXTI_EMR_MR11</span></div>
<div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;<span class="preprocessor">#define EXTI_EMR_EM12 EXTI_EMR_MR12</span></div>
<div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;<span class="preprocessor">#define EXTI_EMR_EM13 EXTI_EMR_MR13</span></div>
<div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;<span class="preprocessor">#define EXTI_EMR_EM14 EXTI_EMR_MR14</span></div>
<div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;<span class="preprocessor">#define EXTI_EMR_EM15 EXTI_EMR_MR15</span></div>
<div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;<span class="preprocessor">#define EXTI_EMR_EM17 EXTI_EMR_MR17</span></div>
<div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;<span class="preprocessor">#define EXTI_EMR_EM18 EXTI_EMR_MR18</span></div>
<div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;<span class="preprocessor">#define EXTI_EMR_EM19 EXTI_EMR_MR19</span></div>
<div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;<span class="preprocessor">#define EXTI_EMR_EM23 EXTI_EMR_MR23</span></div>
<div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160; </div>
<div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;<span class="comment">/*******************  Bit definition for EXTI_RTSR register  ******************/</span></div>
<div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR0_Pos (0U)</span></div>
<div class="line"><a name="l01698"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2b3f74a67ed2871290e5cee5ec27e487"> 1698</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR0_Msk (0x1U &lt;&lt; EXTI_RTSR_TR0_Pos) </span></div>
<div class="line"><a name="l01699"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gadb1823a87cd797a6066681a3256cecc6"> 1699</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR0 \</span></div>
<div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;<span class="preprocessor">    EXTI_RTSR_TR0_Msk </span></div>
<div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR1_Pos (1U)</span></div>
<div class="line"><a name="l01702"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga57ba4871b93492e5e8c846f2833f9da1"> 1702</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR1_Msk (0x1U &lt;&lt; EXTI_RTSR_TR1_Pos) </span></div>
<div class="line"><a name="l01703"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1c42cc3763c52d1061b32219fc441566"> 1703</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR1 \</span></div>
<div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;<span class="preprocessor">    EXTI_RTSR_TR1_Msk </span></div>
<div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR2_Pos (2U)</span></div>
<div class="line"><a name="l01706"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gadbecd9a805326155030f357bc2d70046"> 1706</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR2_Msk (0x1U &lt;&lt; EXTI_RTSR_TR2_Pos) </span></div>
<div class="line"><a name="l01707"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1c073b519f09b130e4ab4039823e290c"> 1707</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR2 \</span></div>
<div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;<span class="preprocessor">    EXTI_RTSR_TR2_Msk </span></div>
<div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR3_Pos (3U)</span></div>
<div class="line"><a name="l01710"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga560d856b177ddb7b90e101caf3ce66be"> 1710</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR3_Msk (0x1U &lt;&lt; EXTI_RTSR_TR3_Pos) </span></div>
<div class="line"><a name="l01711"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga090f295579a774c215585a55e5066b11"> 1711</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR3 \</span></div>
<div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;<span class="preprocessor">    EXTI_RTSR_TR3_Msk </span></div>
<div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR4_Pos (4U)</span></div>
<div class="line"><a name="l01714"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga795eff3140a1d0c0e1fcfc03b2fa5860"> 1714</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR4_Msk (0x1U &lt;&lt; EXTI_RTSR_TR4_Pos) </span></div>
<div class="line"><a name="l01715"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabce4722e99e3f44d40bfb6afb63444cc"> 1715</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR4 \</span></div>
<div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;<span class="preprocessor">    EXTI_RTSR_TR4_Msk </span></div>
<div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR5_Pos (5U)</span></div>
<div class="line"><a name="l01718"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga65a7c4c35c85b3e922e1df8447dd8e6d"> 1718</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR5_Msk (0x1U &lt;&lt; EXTI_RTSR_TR5_Pos) </span></div>
<div class="line"><a name="l01719"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac57b970ebc88f7bb015119ece9dd32de"> 1719</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR5 \</span></div>
<div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;<span class="preprocessor">    EXTI_RTSR_TR5_Msk </span></div>
<div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR6_Pos (6U)</span></div>
<div class="line"><a name="l01722"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga85d1a629b7cde96375b82803c46cfcb4"> 1722</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR6_Msk (0x1U &lt;&lt; EXTI_RTSR_TR6_Pos) </span></div>
<div class="line"><a name="l01723"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaccc2212ce653d34cf48446ae0a68bed6"> 1723</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR6 \</span></div>
<div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;<span class="preprocessor">    EXTI_RTSR_TR6_Msk </span></div>
<div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR7_Pos (7U)</span></div>
<div class="line"><a name="l01726"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gadbc9d6a9f75fdff045e4806edad97b47"> 1726</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR7_Msk (0x1U &lt;&lt; EXTI_RTSR_TR7_Pos) </span></div>
<div class="line"><a name="l01727"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad380a0bc59524f4a0846a0b91d3c65c1"> 1727</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR7 \</span></div>
<div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;<span class="preprocessor">    EXTI_RTSR_TR7_Msk </span></div>
<div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR8_Pos (8U)</span></div>
<div class="line"><a name="l01730"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga16c3b77b33079caf74151ade9fbc3b82"> 1730</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR8_Msk (0x1U &lt;&lt; EXTI_RTSR_TR8_Pos) </span></div>
<div class="line"><a name="l01731"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga26cd6a5115b0bbe113f39545bff1ee39"> 1731</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR8 \</span></div>
<div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;<span class="preprocessor">    EXTI_RTSR_TR8_Msk </span></div>
<div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR9_Pos (9U)</span></div>
<div class="line"><a name="l01734"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga394b28a010f7937178112dd11c7edf7b"> 1734</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR9_Msk (0x1U &lt;&lt; EXTI_RTSR_TR9_Pos) </span></div>
<div class="line"><a name="l01735"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3127246b2db3571b00c6af2453941d17"> 1735</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR9 \</span></div>
<div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;<span class="preprocessor">    EXTI_RTSR_TR9_Msk </span></div>
<div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR10_Pos (10U)</span></div>
<div class="line"><a name="l01738"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga12717df4fef207dd689f240bbb23cedf"> 1738</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR10_Msk (0x1U &lt;&lt; EXTI_RTSR_TR10_Pos) </span></div>
<div class="line"><a name="l01739"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa29df7ddbd067889992eb60ecddce0e4"> 1739</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR10                                                        \</span></div>
<div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;<span class="preprocessor">    EXTI_RTSR_TR10_Msk </span></div>
<div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR11_Pos (11U)</span></div>
<div class="line"><a name="l01743"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga36a3f679be0d89926b127c4b293111e2"> 1743</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR11_Msk (0x1U &lt;&lt; EXTI_RTSR_TR11_Pos) </span></div>
<div class="line"><a name="l01744"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8cf7a92cdb61b3f8cf6eec9513317ab7"> 1744</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR11                                                        \</span></div>
<div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;<span class="preprocessor">    EXTI_RTSR_TR11_Msk </span></div>
<div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR12_Pos (12U)</span></div>
<div class="line"><a name="l01748"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab4507125ae8a435b97fe643f73e6492e"> 1748</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR12_Msk (0x1U &lt;&lt; EXTI_RTSR_TR12_Pos) </span></div>
<div class="line"><a name="l01749"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0423be12bfb13f34eec9656d6d274e04"> 1749</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR12                                                        \</span></div>
<div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;<span class="preprocessor">    EXTI_RTSR_TR12_Msk </span></div>
<div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR13_Pos (13U)</span></div>
<div class="line"><a name="l01753"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga799f99b4edc9604b38ab1f12e0cf9cae"> 1753</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR13_Msk (0x1U &lt;&lt; EXTI_RTSR_TR13_Pos) </span></div>
<div class="line"><a name="l01754"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5d5ef451fd76dc0fa9c76d7c520d8f12"> 1754</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR13                                                        \</span></div>
<div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;<span class="preprocessor">    EXTI_RTSR_TR13_Msk </span></div>
<div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR14_Pos (14U)</span></div>
<div class="line"><a name="l01758"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga42533490cce0d8d3ff55a2d6ad8c24ee"> 1758</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR14_Msk (0x1U &lt;&lt; EXTI_RTSR_TR14_Pos) </span></div>
<div class="line"><a name="l01759"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga95b0d883fa0fbc49105bda5596463cda"> 1759</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR14                                                        \</span></div>
<div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;<span class="preprocessor">    EXTI_RTSR_TR14_Msk </span></div>
<div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR15_Pos (15U)</span></div>
<div class="line"><a name="l01763"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3ffbcdf64f7de2427560316706ddc8c1"> 1763</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR15_Msk (0x1U &lt;&lt; EXTI_RTSR_TR15_Pos) </span></div>
<div class="line"><a name="l01764"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4fe54b09102a18676829c0bafb0aead2"> 1764</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR15                                                        \</span></div>
<div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;<span class="preprocessor">    EXTI_RTSR_TR15_Msk </span></div>
<div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR16_Pos (16U)</span></div>
<div class="line"><a name="l01768"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad883a3a53902664492c684a6dd435d33"> 1768</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR16_Msk (0x1U &lt;&lt; EXTI_RTSR_TR16_Pos) </span></div>
<div class="line"><a name="l01769"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae8e4fb52990f0fa3fb9bed5b74f1a589"> 1769</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR16                                                        \</span></div>
<div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;<span class="preprocessor">    EXTI_RTSR_TR16_Msk </span></div>
<div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR17_Pos (17U)</span></div>
<div class="line"><a name="l01773"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga42283a804716a4de1910afd032b87681"> 1773</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR17_Msk (0x1U &lt;&lt; EXTI_RTSR_TR17_Pos) </span></div>
<div class="line"><a name="l01774"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad0a8fcb63516a4ed0d91b556f696f806"> 1774</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR17                                                        \</span></div>
<div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;<span class="preprocessor">    EXTI_RTSR_TR17_Msk </span></div>
<div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR19_Pos (19U)</span></div>
<div class="line"><a name="l01778"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaab40d59af38c6adbe9621b8ab68dbdbe"> 1778</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR19_Msk (0x1U &lt;&lt; EXTI_RTSR_TR19_Pos) </span></div>
<div class="line"><a name="l01779"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga40a722b0c36e832f619b2136f1510b3e"> 1779</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR19                                                        \</span></div>
<div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;<span class="preprocessor">    EXTI_RTSR_TR19_Msk </span></div>
<div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;<span class="preprocessor"></span><span class="comment">/* References Defines */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT0  EXTI_RTSR_TR0</span></div>
<div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT1  EXTI_RTSR_TR1</span></div>
<div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT2  EXTI_RTSR_TR2</span></div>
<div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT3  EXTI_RTSR_TR3</span></div>
<div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT4  EXTI_RTSR_TR4</span></div>
<div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT5  EXTI_RTSR_TR5</span></div>
<div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT6  EXTI_RTSR_TR6</span></div>
<div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT7  EXTI_RTSR_TR7</span></div>
<div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT8  EXTI_RTSR_TR8</span></div>
<div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT9  EXTI_RTSR_TR9</span></div>
<div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT10 EXTI_RTSR_TR10</span></div>
<div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT11 EXTI_RTSR_TR11</span></div>
<div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT12 EXTI_RTSR_TR12</span></div>
<div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT13 EXTI_RTSR_TR13</span></div>
<div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT14 EXTI_RTSR_TR14</span></div>
<div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT15 EXTI_RTSR_TR15</span></div>
<div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT16 EXTI_RTSR_TR16</span></div>
<div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT17 EXTI_RTSR_TR17</span></div>
<div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT19 EXTI_RTSR_TR19</span></div>
<div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160; </div>
<div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;<span class="comment">/*******************  Bit definition for EXTI_FTSR register *******************/</span></div>
<div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR0_Pos (0U)</span></div>
<div class="line"><a name="l01806"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6fd5afa140faff4e562142dc289387cc"> 1806</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR0_Msk (0x1U &lt;&lt; EXTI_FTSR_TR0_Pos) </span></div>
<div class="line"><a name="l01807"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacfb6fa5ae3fcaf08aec6d86c3bfefa4c"> 1807</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR0                                                        \</span></div>
<div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;<span class="preprocessor">    EXTI_FTSR_TR0_Msk </span></div>
<div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR1_Pos (1U)</span></div>
<div class="line"><a name="l01811"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga01090491a062f3b8b4a80b0b66690ce8"> 1811</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR1_Msk (0x1U &lt;&lt; EXTI_FTSR_TR1_Pos) </span></div>
<div class="line"><a name="l01812"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac287be3bd3bad84aed48603dbe8bd4ed"> 1812</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR1                                                        \</span></div>
<div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;<span class="preprocessor">    EXTI_FTSR_TR1_Msk </span></div>
<div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR2_Pos (2U)</span></div>
<div class="line"><a name="l01816"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga71bfd75475e3d65a3bee0a4ccd41e0e3"> 1816</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR2_Msk (0x1U &lt;&lt; EXTI_FTSR_TR2_Pos) </span></div>
<div class="line"><a name="l01817"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9c4503803cbe1933cd35519cfc809041"> 1817</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR2                                                        \</span></div>
<div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;<span class="preprocessor">    EXTI_FTSR_TR2_Msk </span></div>
<div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR3_Pos (3U)</span></div>
<div class="line"><a name="l01821"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga71b35fe3af253035fe6c7a8702ef8e5e"> 1821</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR3_Msk (0x1U &lt;&lt; EXTI_FTSR_TR3_Pos) </span></div>
<div class="line"><a name="l01822"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga23593d2b8a9ec0147bab28765af30e1f"> 1822</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR3                                                        \</span></div>
<div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;<span class="preprocessor">    EXTI_FTSR_TR3_Msk </span></div>
<div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR4_Pos (4U)</span></div>
<div class="line"><a name="l01826"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabecb16c1706cb6cad8ec0a8e06ac2475"> 1826</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR4_Msk (0x1U &lt;&lt; EXTI_FTSR_TR4_Pos) </span></div>
<div class="line"><a name="l01827"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa77211bfa8f4d77cf373296954dad6b2"> 1827</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR4                                                        \</span></div>
<div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;<span class="preprocessor">    EXTI_FTSR_TR4_Msk </span></div>
<div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR5_Pos (5U)</span></div>
<div class="line"><a name="l01831"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafeffba32b6b0854a232493dc2e2634d4"> 1831</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR5_Msk (0x1U &lt;&lt; EXTI_FTSR_TR5_Pos) </span></div>
<div class="line"><a name="l01832"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga903f9b080c5971dd5d7935e5b87886e2"> 1832</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR5                                                        \</span></div>
<div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;<span class="preprocessor">    EXTI_FTSR_TR5_Msk </span></div>
<div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR6_Pos (6U)</span></div>
<div class="line"><a name="l01836"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa6590e0e011792337a19831a0ea2df2c"> 1836</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR6_Msk (0x1U &lt;&lt; EXTI_FTSR_TR6_Pos) </span></div>
<div class="line"><a name="l01837"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae8527cce22f69e02a08ed67a67f8e5ca"> 1837</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR6                                                        \</span></div>
<div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;<span class="preprocessor">    EXTI_FTSR_TR6_Msk </span></div>
<div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR7_Pos (7U)</span></div>
<div class="line"><a name="l01841"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0d1347ed594a5d5bb5e0a69f31cbfb20"> 1841</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR7_Msk (0x1U &lt;&lt; EXTI_FTSR_TR7_Pos) </span></div>
<div class="line"><a name="l01842"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf408315e497b902922a9bf40a4c6f567"> 1842</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR7                                                        \</span></div>
<div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;<span class="preprocessor">    EXTI_FTSR_TR7_Msk </span></div>
<div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR8_Pos (8U)</span></div>
<div class="line"><a name="l01846"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf0b6b9ab34a5724cebedd0ccbf1ad65e"> 1846</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR8_Msk (0x1U &lt;&lt; EXTI_FTSR_TR8_Pos) </span></div>
<div class="line"><a name="l01847"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga00f1bded4d121e21116627b8e80784fc"> 1847</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR8                                                        \</span></div>
<div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;<span class="preprocessor">    EXTI_FTSR_TR8_Msk </span></div>
<div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR9_Pos (9U)</span></div>
<div class="line"><a name="l01851"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga898047db88343aeac8c05f39c4bc63e0"> 1851</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR9_Msk (0x1U &lt;&lt; EXTI_FTSR_TR9_Pos) </span></div>
<div class="line"><a name="l01852"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga89f0c4de2b6acb75302d206b697f83ef"> 1852</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR9                                                        \</span></div>
<div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;<span class="preprocessor">    EXTI_FTSR_TR9_Msk </span></div>
<div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR10_Pos (10U)</span></div>
<div class="line"><a name="l01856"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8e6991a6c2f7e8fd99992d7623a31093"> 1856</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR10_Msk (0x1U &lt;&lt; EXTI_FTSR_TR10_Pos) </span></div>
<div class="line"><a name="l01857"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac9a2b80699a213f0d2b03658f21ad643"> 1857</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR10                                                         \</span></div>
<div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;<span class="preprocessor">    EXTI_FTSR_TR10_Msk </span></div>
<div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR11_Pos (11U)</span></div>
<div class="line"><a name="l01861"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac985e7db4d6a853c4411544878fd0551"> 1861</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR11_Msk (0x1U &lt;&lt; EXTI_FTSR_TR11_Pos) </span></div>
<div class="line"><a name="l01862"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6c74d4d520406a14c517784cdd5fc6ef"> 1862</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR11                                                         \</span></div>
<div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;<span class="preprocessor">    EXTI_FTSR_TR11_Msk </span></div>
<div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR12_Pos (12U)</span></div>
<div class="line"><a name="l01866"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3f1c99fa4436d7a5fad4632366db4462"> 1866</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR12_Msk (0x1U &lt;&lt; EXTI_FTSR_TR12_Pos) </span></div>
<div class="line"><a name="l01867"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3992511ec1785bdf107873b139d74245"> 1867</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR12                                                         \</span></div>
<div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;<span class="preprocessor">    EXTI_FTSR_TR12_Msk </span></div>
<div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR13_Pos (13U)</span></div>
<div class="line"><a name="l01871"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga89275d329ff466aee9a8b226376eb9b7"> 1871</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR13_Msk (0x1U &lt;&lt; EXTI_FTSR_TR13_Pos) </span></div>
<div class="line"><a name="l01872"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0714519a1edcba4695f92f1bba70e825"> 1872</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR13                                                         \</span></div>
<div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;<span class="preprocessor">    EXTI_FTSR_TR13_Msk </span></div>
<div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR14_Pos (14U)</span></div>
<div class="line"><a name="l01876"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4e2e56c2bfea3a94e5bc8905b5008dd0"> 1876</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR14_Msk (0x1U &lt;&lt; EXTI_FTSR_TR14_Pos) </span></div>
<div class="line"><a name="l01877"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5b92577e64a95ef2069f1a56176d35ff"> 1877</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR14                                                         \</span></div>
<div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;<span class="preprocessor">    EXTI_FTSR_TR14_Msk </span></div>
<div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR15_Pos (15U)</span></div>
<div class="line"><a name="l01881"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7b78c01259464833376dbc4755fefc21"> 1881</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR15_Msk (0x1U &lt;&lt; EXTI_FTSR_TR15_Pos) </span></div>
<div class="line"><a name="l01882"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2a6cc515f13ffe1a3620d06fa08addc7"> 1882</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR15                                                         \</span></div>
<div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;<span class="preprocessor">    EXTI_FTSR_TR15_Msk </span></div>
<div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR16_Pos (16U)</span></div>
<div class="line"><a name="l01886"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad43c9167b3d4af750254db5efaf97aa4"> 1886</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR16_Msk (0x1U &lt;&lt; EXTI_FTSR_TR16_Pos) </span></div>
<div class="line"><a name="l01887"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa1b4b850094ccc48790a1e4616ceebd2"> 1887</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR16                                                         \</span></div>
<div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;<span class="preprocessor">    EXTI_FTSR_TR16_Msk </span></div>
<div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR17_Pos (17U)</span></div>
<div class="line"><a name="l01891"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3170e25ad439045d2372d1e052cea88c"> 1891</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR17_Msk (0x1U &lt;&lt; EXTI_FTSR_TR17_Pos) </span></div>
<div class="line"><a name="l01892"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga009e618c9563b3a8dcaec493006115c7"> 1892</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR17                                                         \</span></div>
<div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;<span class="preprocessor">    EXTI_FTSR_TR17_Msk </span></div>
<div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR19_Pos (19U)</span></div>
<div class="line"><a name="l01896"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa1a59ec9892e009f734e6c7703af85c4"> 1896</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR19_Msk (0x1U &lt;&lt; EXTI_FTSR_TR19_Pos) </span></div>
<div class="line"><a name="l01897"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1277527e2fa727fdec2dcc7a300ea1af"> 1897</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR19                                                         \</span></div>
<div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;<span class="preprocessor">    EXTI_FTSR_TR19_Msk </span></div>
<div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;<span class="preprocessor"></span><span class="comment">/* References Defines */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT0  EXTI_FTSR_TR0</span></div>
<div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT1  EXTI_FTSR_TR1</span></div>
<div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT2  EXTI_FTSR_TR2</span></div>
<div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT3  EXTI_FTSR_TR3</span></div>
<div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT4  EXTI_FTSR_TR4</span></div>
<div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT5  EXTI_FTSR_TR5</span></div>
<div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT6  EXTI_FTSR_TR6</span></div>
<div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT7  EXTI_FTSR_TR7</span></div>
<div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT8  EXTI_FTSR_TR8</span></div>
<div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT9  EXTI_FTSR_TR9</span></div>
<div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT10 EXTI_FTSR_TR10</span></div>
<div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT11 EXTI_FTSR_TR11</span></div>
<div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT12 EXTI_FTSR_TR12</span></div>
<div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT13 EXTI_FTSR_TR13</span></div>
<div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT14 EXTI_FTSR_TR14</span></div>
<div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT15 EXTI_FTSR_TR15</span></div>
<div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT16 EXTI_FTSR_TR16</span></div>
<div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT17 EXTI_FTSR_TR17</span></div>
<div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT19 EXTI_FTSR_TR19</span></div>
<div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160; </div>
<div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;<span class="comment">/******************* Bit definition for EXTI_SWIER register *******************/</span></div>
<div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER0_Pos (0U)</span></div>
<div class="line"><a name="l01924"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaded47468bc0aade2a8c36333d64a3fc7"> 1924</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER0_Msk                       \</span></div>
<div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; EXTI_SWIER_SWIER0_Pos) </span></div>
<div class="line"><a name="l01927"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa6df16d2e8010a2897888a4acf19cee3"> 1927</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER0 \</span></div>
<div class="line"><a name="l01928"></a><span class="lineno"> 1928</span>&#160;<span class="preprocessor">    EXTI_SWIER_SWIER0_Msk </span></div>
<div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER1_Pos (1U)</span></div>
<div class="line"><a name="l01930"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga43b28416d9efdd9464c175f594ff0490"> 1930</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER1_Msk                       \</span></div>
<div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; EXTI_SWIER_SWIER1_Pos) </span></div>
<div class="line"><a name="l01933"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaeb0c3fa5a03204d743ae92ff925421ae"> 1933</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER1 \</span></div>
<div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;<span class="preprocessor">    EXTI_SWIER_SWIER1_Msk </span></div>
<div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER2_Pos (2U)</span></div>
<div class="line"><a name="l01936"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga701fc135a83a7a43ca6a977fa51087e1"> 1936</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER2_Msk                       \</span></div>
<div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; EXTI_SWIER_SWIER2_Pos) </span></div>
<div class="line"><a name="l01939"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6bea1dbaf71e830dd357135524166f4c"> 1939</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER2 \</span></div>
<div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;<span class="preprocessor">    EXTI_SWIER_SWIER2_Msk </span></div>
<div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER3_Pos (3U)</span></div>
<div class="line"><a name="l01942"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf1adab50a513d2ffc1c7ec8c245bb4ce"> 1942</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER3_Msk                       \</span></div>
<div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; EXTI_SWIER_SWIER3_Pos) </span></div>
<div class="line"><a name="l01945"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga37395ac6729647ab5ee1fa4ca086c08a"> 1945</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER3 \</span></div>
<div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;<span class="preprocessor">    EXTI_SWIER_SWIER3_Msk </span></div>
<div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER4_Pos (4U)</span></div>
<div class="line"><a name="l01948"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0cb85edd29e2bbdbb0ec3021c8f80e72"> 1948</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER4_Msk                       \</span></div>
<div class="line"><a name="l01949"></a><span class="lineno"> 1949</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; EXTI_SWIER_SWIER4_Pos) </span></div>
<div class="line"><a name="l01951"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab051808f7a1ed9aaf43a3df90fc6a575"> 1951</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER4 \</span></div>
<div class="line"><a name="l01952"></a><span class="lineno"> 1952</span>&#160;<span class="preprocessor">    EXTI_SWIER_SWIER4_Msk </span></div>
<div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER5_Pos (5U)</span></div>
<div class="line"><a name="l01954"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab9bb6ac1da4531f229770893e8803226"> 1954</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER5_Msk                       \</span></div>
<div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; EXTI_SWIER_SWIER5_Pos) </span></div>
<div class="line"><a name="l01957"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa5b4ace22acacac13ce106b2063a3977"> 1957</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER5 \</span></div>
<div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;<span class="preprocessor">    EXTI_SWIER_SWIER5_Msk </span></div>
<div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER6_Pos (6U)</span></div>
<div class="line"><a name="l01960"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga820d4fc8485a8c681dd9deddccf85c64"> 1960</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER6_Msk                       \</span></div>
<div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; EXTI_SWIER_SWIER6_Pos) </span></div>
<div class="line"><a name="l01963"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad8ad0142288597993852e4cf350f61ed"> 1963</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER6 \</span></div>
<div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;<span class="preprocessor">    EXTI_SWIER_SWIER6_Msk </span></div>
<div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER7_Pos (7U)</span></div>
<div class="line"><a name="l01966"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac444748417965f0a263e4a3f99c81c22"> 1966</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER7_Msk                       \</span></div>
<div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; EXTI_SWIER_SWIER7_Pos) </span></div>
<div class="line"><a name="l01969"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabdf8eab3e32cc03ca71f519a9111e28f"> 1969</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER7 \</span></div>
<div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160;<span class="preprocessor">    EXTI_SWIER_SWIER7_Msk </span></div>
<div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER8_Pos (8U)</span></div>
<div class="line"><a name="l01972"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga584d2b8877c26e45231b2194baba055a"> 1972</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER8_Msk                       \</span></div>
<div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; EXTI_SWIER_SWIER8_Pos) </span></div>
<div class="line"><a name="l01975"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5e83a373926804449d500b115e9090ce"> 1975</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER8 \</span></div>
<div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;<span class="preprocessor">    EXTI_SWIER_SWIER8_Msk </span></div>
<div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER9_Pos (9U)</span></div>
<div class="line"><a name="l01978"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2b275083074cfd7a32fc9af85b56509b"> 1978</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER9_Msk                       \</span></div>
<div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; EXTI_SWIER_SWIER9_Pos) </span></div>
<div class="line"><a name="l01981"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab102aa929ffe463ffe9f2db651704a61"> 1981</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER9 \</span></div>
<div class="line"><a name="l01982"></a><span class="lineno"> 1982</span>&#160;<span class="preprocessor">    EXTI_SWIER_SWIER9_Msk </span></div>
<div class="line"><a name="l01983"></a><span class="lineno"> 1983</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER10_Pos (10U)</span></div>
<div class="line"><a name="l01984"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga64deb2466771c956d1e912ea09166925"> 1984</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER10_Msk \</span></div>
<div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; EXTI_SWIER_SWIER10_Pos) </span></div>
<div class="line"><a name="l01986"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae9d8691936b6cd80ff8e18c0bfe271d7"> 1986</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER10 \</span></div>
<div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;<span class="preprocessor">    EXTI_SWIER_SWIER10_Msk </span></div>
<div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER11_Pos (11U)</span></div>
<div class="line"><a name="l01989"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaace4933cca50b04988d34d48c7b659c3"> 1989</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER11_Msk \</span></div>
<div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; EXTI_SWIER_SWIER11_Pos) </span></div>
<div class="line"><a name="l01991"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7ab9fea9935608ec8ee7fb1e1ae049e7"> 1991</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER11 \</span></div>
<div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160;<span class="preprocessor">    EXTI_SWIER_SWIER11_Msk </span></div>
<div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER12_Pos (12U)</span></div>
<div class="line"><a name="l01994"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7d4daf940040b81b93f70afed1ec62e1"> 1994</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER12_Msk \</span></div>
<div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; EXTI_SWIER_SWIER12_Pos) </span></div>
<div class="line"><a name="l01996"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5d67869db50c848f57633ebf00566539"> 1996</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER12 \</span></div>
<div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;<span class="preprocessor">    EXTI_SWIER_SWIER12_Msk </span></div>
<div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER13_Pos (13U)</span></div>
<div class="line"><a name="l01999"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafa747f781753f3db0d1731ce24ad4ddd"> 1999</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER13_Msk \</span></div>
<div class="line"><a name="l02000"></a><span class="lineno"> 2000</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; EXTI_SWIER_SWIER13_Pos) </span></div>
<div class="line"><a name="l02001"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga930a1d03fe3c32bd65a336ccee418826"> 2001</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER13 \</span></div>
<div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;<span class="preprocessor">    EXTI_SWIER_SWIER13_Msk </span></div>
<div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER14_Pos (14U)</span></div>
<div class="line"><a name="l02004"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga405d264956ba9e06788545e2ad87413e"> 2004</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER14_Msk \</span></div>
<div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; EXTI_SWIER_SWIER14_Pos) </span></div>
<div class="line"><a name="l02006"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad5d645db667cd63d1a9b91963c543a4b"> 2006</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER14 \</span></div>
<div class="line"><a name="l02007"></a><span class="lineno"> 2007</span>&#160;<span class="preprocessor">    EXTI_SWIER_SWIER14_Msk </span></div>
<div class="line"><a name="l02008"></a><span class="lineno"> 2008</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER15_Pos (15U)</span></div>
<div class="line"><a name="l02009"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga677582734fb712a69ae2d6fb3a3329b6"> 2009</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER15_Msk \</span></div>
<div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; EXTI_SWIER_SWIER15_Pos) </span></div>
<div class="line"><a name="l02011"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0b9e64d5a1779371fa4678713ab18e08"> 2011</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER15 \</span></div>
<div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160;<span class="preprocessor">    EXTI_SWIER_SWIER15_Msk </span></div>
<div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER16_Pos (16U)</span></div>
<div class="line"><a name="l02014"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0c201ce487fab3e1b835a718ee9f11bf"> 2014</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER16_Msk \</span></div>
<div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; EXTI_SWIER_SWIER16_Pos) </span></div>
<div class="line"><a name="l02016"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga55b528743b11f4ab93ae97ee2e639b5b"> 2016</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER16 \</span></div>
<div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;<span class="preprocessor">    EXTI_SWIER_SWIER16_Msk </span></div>
<div class="line"><a name="l02018"></a><span class="lineno"> 2018</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER17_Pos (17U)</span></div>
<div class="line"><a name="l02019"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga46bf902143efb4e89c7e20de1ed4f108"> 2019</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER17_Msk \</span></div>
<div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; EXTI_SWIER_SWIER17_Pos) </span></div>
<div class="line"><a name="l02021"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0da944251419887af3a87c86080fb455"> 2021</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER17 \</span></div>
<div class="line"><a name="l02022"></a><span class="lineno"> 2022</span>&#160;<span class="preprocessor">    EXTI_SWIER_SWIER17_Msk </span></div>
<div class="line"><a name="l02023"></a><span class="lineno"> 2023</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER19_Pos (19U)</span></div>
<div class="line"><a name="l02024"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5fddcdc43381e5daa122589d1a769c41"> 2024</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER19_Msk \</span></div>
<div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; EXTI_SWIER_SWIER19_Pos) </span></div>
<div class="line"><a name="l02026"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaab7c48ac5522385cdb1d7882985f909b"> 2026</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER19 \</span></div>
<div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;<span class="preprocessor">    EXTI_SWIER_SWIER19_Msk </span></div>
<div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;<span class="preprocessor"></span><span class="comment">/* References Defines */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI0  EXTI_SWIER_SWIER0</span></div>
<div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI1  EXTI_SWIER_SWIER1</span></div>
<div class="line"><a name="l02032"></a><span class="lineno"> 2032</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI2  EXTI_SWIER_SWIER2</span></div>
<div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI3  EXTI_SWIER_SWIER3</span></div>
<div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI4  EXTI_SWIER_SWIER4</span></div>
<div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI5  EXTI_SWIER_SWIER5</span></div>
<div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI6  EXTI_SWIER_SWIER6</span></div>
<div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI7  EXTI_SWIER_SWIER7</span></div>
<div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI8  EXTI_SWIER_SWIER8</span></div>
<div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI9  EXTI_SWIER_SWIER9</span></div>
<div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI10 EXTI_SWIER_SWIER10</span></div>
<div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI11 EXTI_SWIER_SWIER11</span></div>
<div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI12 EXTI_SWIER_SWIER12</span></div>
<div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI13 EXTI_SWIER_SWIER13</span></div>
<div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI14 EXTI_SWIER_SWIER14</span></div>
<div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI15 EXTI_SWIER_SWIER15</span></div>
<div class="line"><a name="l02046"></a><span class="lineno"> 2046</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI16 EXTI_SWIER_SWIER16</span></div>
<div class="line"><a name="l02047"></a><span class="lineno"> 2047</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI17 EXTI_SWIER_SWIER17</span></div>
<div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI19 EXTI_SWIER_SWIER19</span></div>
<div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160; </div>
<div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160;<span class="comment">/******************  Bit definition for EXTI_PR register  *********************/</span></div>
<div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;<span class="preprocessor">#define EXTI_PR_PR0_Pos  (0U)</span></div>
<div class="line"><a name="l02052"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6e52c51a9d888231a788288e42bb8596"> 2052</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR0_Msk  (0x1U &lt;&lt; EXTI_PR_PR0_Pos) </span></div>
<div class="line"><a name="l02053"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6da1c8a465606de1f90a74d369fbf25a"> 2053</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR0      EXTI_PR_PR0_Msk           </span></div>
<div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;<span class="preprocessor">#define EXTI_PR_PR1_Pos  (1U)</span></div>
<div class="line"><a name="l02055"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa0ea95730ba8514076cc76945a01d850"> 2055</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR1_Msk  (0x1U &lt;&lt; EXTI_PR_PR1_Pos) </span></div>
<div class="line"><a name="l02056"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4b9b5f97edeccf442998a65b19e77f25"> 2056</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR1      EXTI_PR_PR1_Msk           </span></div>
<div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;<span class="preprocessor">#define EXTI_PR_PR2_Pos  (2U)</span></div>
<div class="line"><a name="l02058"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa105697635cbab9ccf5f96efc9feec0d"> 2058</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR2_Msk  (0x1U &lt;&lt; EXTI_PR_PR2_Pos) </span></div>
<div class="line"><a name="l02059"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga085d2105381752a0aadc9be5a93ea665"> 2059</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR2      EXTI_PR_PR2_Msk           </span></div>
<div class="line"><a name="l02060"></a><span class="lineno"> 2060</span>&#160;<span class="preprocessor">#define EXTI_PR_PR3_Pos  (3U)</span></div>
<div class="line"><a name="l02061"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacbe8a3ee648b4cf47f51e435b8644cee"> 2061</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR3_Msk  (0x1U &lt;&lt; EXTI_PR_PR3_Pos) </span></div>
<div class="line"><a name="l02062"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga064dab3e0d5689b92125713100555ce0"> 2062</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR3      EXTI_PR_PR3_Msk           </span></div>
<div class="line"><a name="l02063"></a><span class="lineno"> 2063</span>&#160;<span class="preprocessor">#define EXTI_PR_PR4_Pos  (4U)</span></div>
<div class="line"><a name="l02064"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9465307df267001826deb47a946dab61"> 2064</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR4_Msk  (0x1U &lt;&lt; EXTI_PR_PR4_Pos) </span></div>
<div class="line"><a name="l02065"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga14f73b3693b3353a006d360cb8fd2ddc"> 2065</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR4      EXTI_PR_PR4_Msk           </span></div>
<div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;<span class="preprocessor">#define EXTI_PR_PR5_Pos  (5U)</span></div>
<div class="line"><a name="l02067"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7b096f7d09eed26b05531f8b0dbe239c"> 2067</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR5_Msk  (0x1U &lt;&lt; EXTI_PR_PR5_Pos) </span></div>
<div class="line"><a name="l02068"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga319e167fa6e112061997d9a8d79f02f8"> 2068</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR5      EXTI_PR_PR5_Msk           </span></div>
<div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160;<span class="preprocessor">#define EXTI_PR_PR6_Pos  (6U)</span></div>
<div class="line"><a name="l02070"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae216f090307338513e0c48b792ff4380"> 2070</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR6_Msk  (0x1U &lt;&lt; EXTI_PR_PR6_Pos) </span></div>
<div class="line"><a name="l02071"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf6f47cd1f602692258985784ed5e8e76"> 2071</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR6      EXTI_PR_PR6_Msk           </span></div>
<div class="line"><a name="l02072"></a><span class="lineno"> 2072</span>&#160;<span class="preprocessor">#define EXTI_PR_PR7_Pos  (7U)</span></div>
<div class="line"><a name="l02073"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga81bf1c350de28d01e9d252a2a7907a1c"> 2073</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR7_Msk  (0x1U &lt;&lt; EXTI_PR_PR7_Pos) </span></div>
<div class="line"><a name="l02074"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa17ea7e3fb89e98fd6a232f453fcff9e"> 2074</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR7      EXTI_PR_PR7_Msk           </span></div>
<div class="line"><a name="l02075"></a><span class="lineno"> 2075</span>&#160;<span class="preprocessor">#define EXTI_PR_PR8_Pos  (8U)</span></div>
<div class="line"><a name="l02076"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabf15f6df00912ea82ed99154c1824543"> 2076</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR8_Msk  (0x1U &lt;&lt; EXTI_PR_PR8_Pos) </span></div>
<div class="line"><a name="l02077"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa82e0dcb4961a32a9b7ebdf30493156d"> 2077</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR8      EXTI_PR_PR8_Msk           </span></div>
<div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160;<span class="preprocessor">#define EXTI_PR_PR9_Pos  (9U)</span></div>
<div class="line"><a name="l02079"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf5c48dd0cba2bfc3f1cbae965d145019"> 2079</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR9_Msk  (0x1U &lt;&lt; EXTI_PR_PR9_Pos) </span></div>
<div class="line"><a name="l02080"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2fcc64f03d79af531febc077f45c48eb"> 2080</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR9      EXTI_PR_PR9_Msk           </span></div>
<div class="line"><a name="l02081"></a><span class="lineno"> 2081</span>&#160;<span class="preprocessor">#define EXTI_PR_PR10_Pos (10U)</span></div>
<div class="line"><a name="l02082"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga19900075592fba3fc4a6641c5a44a4b4"> 2082</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR10_Msk (0x1U &lt;&lt; EXTI_PR_PR10_Pos) </span></div>
<div class="line"><a name="l02083"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1ef8e9c691b95763007ed228e98fa108"> 2083</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR10     EXTI_PR_PR10_Msk           </span></div>
<div class="line"><a name="l02084"></a><span class="lineno"> 2084</span>&#160;<span class="preprocessor">#define EXTI_PR_PR11_Pos (11U)</span></div>
<div class="line"><a name="l02085"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga80e7dba5b45bb3fa090607a33ea4b4b7"> 2085</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR11_Msk (0x1U &lt;&lt; EXTI_PR_PR11_Pos) </span></div>
<div class="line"><a name="l02086"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga144f1a41abb7b87a1619c15ba5fb548b"> 2086</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR11     EXTI_PR_PR11_Msk           </span></div>
<div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;<span class="preprocessor">#define EXTI_PR_PR12_Pos (12U)</span></div>
<div class="line"><a name="l02088"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0a607029be3ca6159090afbf66b84d88"> 2088</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR12_Msk (0x1U &lt;&lt; EXTI_PR_PR12_Pos) </span></div>
<div class="line"><a name="l02089"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae1a68025056b8c84bb13635af5e2a07c"> 2089</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR12     EXTI_PR_PR12_Msk           </span></div>
<div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160;<span class="preprocessor">#define EXTI_PR_PR13_Pos (13U)</span></div>
<div class="line"><a name="l02091"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga46b3cd3e008be5d766a085378dbde61e"> 2091</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR13_Msk (0x1U &lt;&lt; EXTI_PR_PR13_Pos) </span></div>
<div class="line"><a name="l02092"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3471c79d5b19813785387504a1a5f0c4"> 2092</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR13     EXTI_PR_PR13_Msk           </span></div>
<div class="line"><a name="l02093"></a><span class="lineno"> 2093</span>&#160;<span class="preprocessor">#define EXTI_PR_PR14_Pos (14U)</span></div>
<div class="line"><a name="l02094"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga845983f32b8eccfafede2ece6a9371a1"> 2094</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR14_Msk (0x1U &lt;&lt; EXTI_PR_PR14_Pos) </span></div>
<div class="line"><a name="l02095"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae5396ec2dbbee9d7585224fa12273598"> 2095</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR14     EXTI_PR_PR14_Msk           </span></div>
<div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;<span class="preprocessor">#define EXTI_PR_PR15_Pos (15U)</span></div>
<div class="line"><a name="l02097"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac665a7df31dbb829ee5e8c92b35d1e94"> 2097</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR15_Msk (0x1U &lt;&lt; EXTI_PR_PR15_Pos) </span></div>
<div class="line"><a name="l02098"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga149f9d9d6c1aab867734b59db1117c41"> 2098</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR15     EXTI_PR_PR15_Msk           </span></div>
<div class="line"><a name="l02099"></a><span class="lineno"> 2099</span>&#160;<span class="preprocessor">#define EXTI_PR_PR16_Pos (16U)</span></div>
<div class="line"><a name="l02100"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1577079526c7f1959e2e0c6c3dd8a4e4"> 2100</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR16_Msk (0x1U &lt;&lt; EXTI_PR_PR16_Pos) </span></div>
<div class="line"><a name="l02101"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa47e5b07d5a407198e09f05262f18bba"> 2101</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR16     EXTI_PR_PR16_Msk           </span></div>
<div class="line"><a name="l02102"></a><span class="lineno"> 2102</span>&#160;<span class="preprocessor">#define EXTI_PR_PR17_Pos (17U)</span></div>
<div class="line"><a name="l02103"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga60b0021b076cb2e50a546abdc74ff497"> 2103</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR17_Msk (0x1U &lt;&lt; EXTI_PR_PR17_Pos) </span></div>
<div class="line"><a name="l02104"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gadbc7d82eb61e2adf0a955ef0cc97690f"> 2104</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR17     EXTI_PR_PR17_Msk           </span></div>
<div class="line"><a name="l02105"></a><span class="lineno"> 2105</span>&#160;<span class="preprocessor">#define EXTI_PR_PR19_Pos (19U)</span></div>
<div class="line"><a name="l02106"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae2b3167c29bb083e4c0e025846069a78"> 2106</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR19_Msk (0x1U &lt;&lt; EXTI_PR_PR19_Pos) </span></div>
<div class="line"><a name="l02107"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga41e43af631a30492e09e5fd5c50f47f5"> 2107</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR19     EXTI_PR_PR19_Msk           </span></div>
<div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;<span class="preprocessor"></span><span class="comment">/* References Defines */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF0  EXTI_PR_PR0</span></div>
<div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF1  EXTI_PR_PR1</span></div>
<div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF2  EXTI_PR_PR2</span></div>
<div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF3  EXTI_PR_PR3</span></div>
<div class="line"><a name="l02114"></a><span class="lineno"> 2114</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF4  EXTI_PR_PR4</span></div>
<div class="line"><a name="l02115"></a><span class="lineno"> 2115</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF5  EXTI_PR_PR5</span></div>
<div class="line"><a name="l02116"></a><span class="lineno"> 2116</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF6  EXTI_PR_PR6</span></div>
<div class="line"><a name="l02117"></a><span class="lineno"> 2117</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF7  EXTI_PR_PR7</span></div>
<div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF8  EXTI_PR_PR8</span></div>
<div class="line"><a name="l02119"></a><span class="lineno"> 2119</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF9  EXTI_PR_PR9</span></div>
<div class="line"><a name="l02120"></a><span class="lineno"> 2120</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF10 EXTI_PR_PR10</span></div>
<div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF11 EXTI_PR_PR11</span></div>
<div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF12 EXTI_PR_PR12</span></div>
<div class="line"><a name="l02123"></a><span class="lineno"> 2123</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF13 EXTI_PR_PR13</span></div>
<div class="line"><a name="l02124"></a><span class="lineno"> 2124</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF14 EXTI_PR_PR14</span></div>
<div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF15 EXTI_PR_PR15</span></div>
<div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF16 EXTI_PR_PR16</span></div>
<div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF17 EXTI_PR_PR17</span></div>
<div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF19 EXTI_PR_PR19</span></div>
<div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160; </div>
<div class="line"><a name="l02130"></a><span class="lineno"> 2130</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l02131"></a><span class="lineno"> 2131</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l02132"></a><span class="lineno"> 2132</span>&#160;<span class="comment">/*                      FLASH and Option Bytes Registers                      */</span></div>
<div class="line"><a name="l02133"></a><span class="lineno"> 2133</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l02134"></a><span class="lineno"> 2134</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l02135"></a><span class="lineno"> 2135</span>&#160; </div>
<div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160;<span class="comment">/*******************  Bit definition for FLASH_ACR register  ******************/</span></div>
<div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_Pos (0U)</span></div>
<div class="line"><a name="l02138"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabdcd07c55bf5197e31d5ad9ab61747a3"> 2138</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_Msk                                   \</span></div>
<div class="line"><a name="l02139"></a><span class="lineno"> 2139</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; FLASH_ACR_LATENCY_Pos)             </span></div>
<div class="line"><a name="l02141"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaef5e44cbb084160a6004ca9951ec7318"> 2141</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY FLASH_ACR_LATENCY_Msk </span></div>
<div class="line"><a name="l02143"></a><span class="lineno"> 2143</span>&#160;<span class="preprocessor">#define FLASH_ACR_PRFTBE_Pos (4U)</span></div>
<div class="line"><a name="l02144"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1640c1d9ecb35a7fdadfed6549f24bf9"> 2144</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_PRFTBE_Msk (0x1U &lt;&lt; FLASH_ACR_PRFTBE_Pos) </span></div>
<div class="line"><a name="l02145"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5285ab198307213dce0629f9b7c6fc86"> 2145</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_PRFTBE     FLASH_ACR_PRFTBE_Msk </span></div>
<div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;<span class="preprocessor">#define FLASH_ACR_PRFTBS_Pos (5U)</span></div>
<div class="line"><a name="l02147"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga340d43b152f1f3fd9b357ffc7f73932a"> 2147</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_PRFTBS_Msk (0x1U &lt;&lt; FLASH_ACR_PRFTBS_Pos) </span></div>
<div class="line"><a name="l02148"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1e73d25ffe7e7a258a873e1fbef17445"> 2148</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_PRFTBS     FLASH_ACR_PRFTBS_Msk </span></div>
<div class="line"><a name="l02150"></a><span class="lineno"> 2150</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FLASH_KEYR register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02151"></a><span class="lineno"> 2151</span>&#160;<span class="preprocessor">#define FLASH_KEYR_FKEYR_Pos (0U)</span></div>
<div class="line"><a name="l02152"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga33eb12d541927bf107399dbf42bcb86e"> 2152</a></span>&#160;<span class="preprocessor">#define FLASH_KEYR_FKEYR_Msk \</span></div>
<div class="line"><a name="l02153"></a><span class="lineno"> 2153</span>&#160;<span class="preprocessor">    (0xFFFFFFFFU &lt;&lt; FLASH_KEYR_FKEYR_Pos)     </span></div>
<div class="line"><a name="l02154"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8a55ea632082aac5b60c62cc0eb0d556"> 2154</a></span>&#160;<span class="preprocessor">#define FLASH_KEYR_FKEYR FLASH_KEYR_FKEYR_Msk </span></div>
<div class="line"><a name="l02156"></a><span class="lineno"> 2156</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for FLASH_OPTKEYR register  ****************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02157"></a><span class="lineno"> 2157</span>&#160;<span class="preprocessor">#define FLASH_OPTKEYR_OPTKEYR_Pos (0U)</span></div>
<div class="line"><a name="l02158"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad7c988b5f6c428e1e58e99a0a45172ff"> 2158</a></span>&#160;<span class="preprocessor">#define FLASH_OPTKEYR_OPTKEYR_Msk \</span></div>
<div class="line"><a name="l02159"></a><span class="lineno"> 2159</span>&#160;<span class="preprocessor">    (0xFFFFFFFFU &lt;&lt; FLASH_OPTKEYR_OPTKEYR_Pos) </span></div>
<div class="line"><a name="l02160"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8b8c555ae65817c33733f3bbbacf111d"> 2160</a></span>&#160;<span class="preprocessor">#define FLASH_OPTKEYR_OPTKEYR                      \</span></div>
<div class="line"><a name="l02161"></a><span class="lineno"> 2161</span>&#160;<span class="preprocessor">    FLASH_OPTKEYR_OPTKEYR_Msk </span></div>
<div class="line"><a name="l02164"></a><span class="lineno"> 2164</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  FLASH Keys  **********************************************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02165"></a><span class="lineno"> 2165</span>&#160;<span class="preprocessor">#define FLASH_KEY1_Pos (0U)</span></div>
<div class="line"><a name="l02166"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga537fb8ad6ef7109b9bf1149f46abd338"> 2166</a></span>&#160;<span class="preprocessor">#define FLASH_KEY1_Msk (0x45670123U &lt;&lt; FLASH_KEY1_Pos) </span></div>
<div class="line"><a name="l02167"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafd77e7bf91765d891ce63e2f0084b019"> 2167</a></span>&#160;<span class="preprocessor">#define FLASH_KEY1     FLASH_KEY1_Msk </span></div>
<div class="line"><a name="l02168"></a><span class="lineno"> 2168</span>&#160;<span class="preprocessor">#define FLASH_KEY2_Pos (0U)</span></div>
<div class="line"><a name="l02169"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa93ad44e0f998a855f5bed0caabf57dd"> 2169</a></span>&#160;<span class="preprocessor">#define FLASH_KEY2_Msk (0xCDEF89ABU &lt;&lt; FLASH_KEY2_Pos) </span></div>
<div class="line"><a name="l02170"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaee83d0f557e158da52f4a205db6b60a7"> 2170</a></span>&#160;<span class="preprocessor">#define FLASH_KEY2                                                       \</span></div>
<div class="line"><a name="l02171"></a><span class="lineno"> 2171</span>&#160;<span class="preprocessor">    FLASH_KEY2_Msk </span></div>
<div class="line"><a name="l02174"></a><span class="lineno"> 2174</span>&#160;<span class="preprocessor">#define FLASH_OPTKEY1_Pos (0U)</span></div>
<div class="line"><a name="l02175"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa0cf4f4e013c23b519f056ee79602d61"> 2175</a></span>&#160;<span class="preprocessor">#define FLASH_OPTKEY1_Msk                                   \</span></div>
<div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160;<span class="preprocessor">    (0x45670123U &lt;&lt; FLASH_OPTKEY1_Pos)      </span></div>
<div class="line"><a name="l02178"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1630c4f338daf2741daa1273f657164f"> 2178</a></span>&#160;<span class="preprocessor">#define FLASH_OPTKEY1     FLASH_OPTKEY1_Msk </span></div>
<div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160;<span class="preprocessor">#define FLASH_OPTKEY2_Pos (0U)</span></div>
<div class="line"><a name="l02180"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga771257103ce3be5b7190e42c51853cdd"> 2180</a></span>&#160;<span class="preprocessor">#define FLASH_OPTKEY2_Msk                              \</span></div>
<div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160;<span class="preprocessor">    (0xCDEF89ABU &lt;&lt; FLASH_OPTKEY2_Pos) </span></div>
<div class="line"><a name="l02183"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae0da3085d59cf73089bfb1a2b9d9367d"> 2183</a></span>&#160;<span class="preprocessor">#define FLASH_OPTKEY2                                                    \</span></div>
<div class="line"><a name="l02184"></a><span class="lineno"> 2184</span>&#160;<span class="preprocessor">    FLASH_OPTKEY2_Msk </span></div>
<div class="line"><a name="l02187"></a><span class="lineno"> 2187</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FLASH_SR register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160;<span class="preprocessor">#define FLASH_SR_BSY_Pos      (0U)</span></div>
<div class="line"><a name="l02189"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3564806c8fbd6e0b6ddde539c3e37045"> 2189</a></span>&#160;<span class="preprocessor">#define FLASH_SR_BSY_Msk      (0x1U &lt;&lt; FLASH_SR_BSY_Pos) </span></div>
<div class="line"><a name="l02190"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4b86181a96fd2f1cc3828e9d8d83d368"> 2190</a></span>&#160;<span class="preprocessor">#define FLASH_SR_BSY          FLASH_SR_BSY_Msk           </span></div>
<div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160;<span class="preprocessor">#define FLASH_SR_PGERR_Pos    (2U)</span></div>
<div class="line"><a name="l02192"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9a81dd644b636f16716399010e646714"> 2192</a></span>&#160;<span class="preprocessor">#define FLASH_SR_PGERR_Msk    (0x1U &lt;&lt; FLASH_SR_PGERR_Pos) </span></div>
<div class="line"><a name="l02193"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga60f40ca765714598a62aa216a5ccd8e4"> 2193</a></span>&#160;<span class="preprocessor">#define FLASH_SR_PGERR        FLASH_SR_PGERR_Msk </span></div>
<div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160;<span class="preprocessor">#define FLASH_SR_WRPRTERR_Pos (4U)</span></div>
<div class="line"><a name="l02195"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4e08ec1f30003524a295eaeac30426a7"> 2195</a></span>&#160;<span class="preprocessor">#define FLASH_SR_WRPRTERR_Msk                                   \</span></div>
<div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; FLASH_SR_WRPRTERR_Pos)             </span></div>
<div class="line"><a name="l02198"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2e403606e5ac23cb07701aeebc1f73e5"> 2198</a></span>&#160;<span class="preprocessor">#define FLASH_SR_WRPRTERR FLASH_SR_WRPRTERR_Msk </span></div>
<div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160;<span class="preprocessor">#define FLASH_SR_EOP_Pos  (5U)</span></div>
<div class="line"><a name="l02200"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga386f68b5d2c3622b29811577932360ed"> 2200</a></span>&#160;<span class="preprocessor">#define FLASH_SR_EOP_Msk  (0x1U &lt;&lt; FLASH_SR_EOP_Pos) </span></div>
<div class="line"><a name="l02201"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae1301c6b487cfefa247c54a576a0c12b"> 2201</a></span>&#160;<span class="preprocessor">#define FLASH_SR_EOP      FLASH_SR_EOP_Msk           </span></div>
<div class="line"><a name="l02202"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabf6f52f59b01530928d747cf32bd4d01"> 2202</a></span>&#160;<span class="preprocessor">#define FLASH_SR_WRPERR \</span></div>
<div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160;<span class="preprocessor">    FLASH_SR_WRPRTERR </span></div>
<div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for FLASH_CR register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;<span class="preprocessor">#define FLASH_CR_PG_Pos     (0U)</span></div>
<div class="line"><a name="l02207"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8bc468bdb6b58e9db0f91752dea96b1a"> 2207</a></span>&#160;<span class="preprocessor">#define FLASH_CR_PG_Msk     (0x1U &lt;&lt; FLASH_CR_PG_Pos) </span></div>
<div class="line"><a name="l02208"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga47754b39bd7a7c79c251d6376f97f661"> 2208</a></span>&#160;<span class="preprocessor">#define FLASH_CR_PG         FLASH_CR_PG_Msk           </span></div>
<div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;<span class="preprocessor">#define FLASH_CR_PER_Pos    (1U)</span></div>
<div class="line"><a name="l02210"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5ebb9718882d5ced359b67417421da6b"> 2210</a></span>&#160;<span class="preprocessor">#define FLASH_CR_PER_Msk    (0x1U &lt;&lt; FLASH_CR_PER_Pos) </span></div>
<div class="line"><a name="l02211"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad845355ade49d56cf70ad0ff09595a23"> 2211</a></span>&#160;<span class="preprocessor">#define FLASH_CR_PER        FLASH_CR_PER_Msk           </span></div>
<div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;<span class="preprocessor">#define FLASH_CR_MER_Pos    (2U)</span></div>
<div class="line"><a name="l02213"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3f1b8b67a6173c11f950347f09e63888"> 2213</a></span>&#160;<span class="preprocessor">#define FLASH_CR_MER_Msk    (0x1U &lt;&lt; FLASH_CR_MER_Pos) </span></div>
<div class="line"><a name="l02214"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4a287aa5a625125301306a02fb69c53a"> 2214</a></span>&#160;<span class="preprocessor">#define FLASH_CR_MER        FLASH_CR_MER_Msk           </span></div>
<div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;<span class="preprocessor">#define FLASH_CR_OPTPG_Pos  (4U)</span></div>
<div class="line"><a name="l02216"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga25a94f4bf8453aae2d98d3e4465b5195"> 2216</a></span>&#160;<span class="preprocessor">#define FLASH_CR_OPTPG_Msk  (0x1U &lt;&lt; FLASH_CR_OPTPG_Pos) </span></div>
<div class="line"><a name="l02217"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6736a5478a87f35a6a0cb66d8784a5ab"> 2217</a></span>&#160;<span class="preprocessor">#define FLASH_CR_OPTPG      FLASH_CR_OPTPG_Msk </span></div>
<div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160;<span class="preprocessor">#define FLASH_CR_OPTER_Pos  (5U)</span></div>
<div class="line"><a name="l02219"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2c77052daf608eb7d7f6cedfd3c996ef"> 2219</a></span>&#160;<span class="preprocessor">#define FLASH_CR_OPTER_Msk  (0x1U &lt;&lt; FLASH_CR_OPTER_Pos) </span></div>
<div class="line"><a name="l02220"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga19fbf5dc4339b1ec8630675f03ad6fe0"> 2220</a></span>&#160;<span class="preprocessor">#define FLASH_CR_OPTER      FLASH_CR_OPTER_Msk </span></div>
<div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;<span class="preprocessor">#define FLASH_CR_STRT_Pos   (6U)</span></div>
<div class="line"><a name="l02222"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1ce773f84ec7782c408a8d9cef09f496"> 2222</a></span>&#160;<span class="preprocessor">#define FLASH_CR_STRT_Msk   (0x1U &lt;&lt; FLASH_CR_STRT_Pos) </span></div>
<div class="line"><a name="l02223"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafe4dd28134f93f52b1d4ec5b36a99864"> 2223</a></span>&#160;<span class="preprocessor">#define FLASH_CR_STRT       FLASH_CR_STRT_Msk           </span></div>
<div class="line"><a name="l02224"></a><span class="lineno"> 2224</span>&#160;<span class="preprocessor">#define FLASH_CR_LOCK_Pos   (7U)</span></div>
<div class="line"><a name="l02225"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7954a2bc4dd25495e8c164454817a966"> 2225</a></span>&#160;<span class="preprocessor">#define FLASH_CR_LOCK_Msk   (0x1U &lt;&lt; FLASH_CR_LOCK_Pos) </span></div>
<div class="line"><a name="l02226"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab25f1fa4127fa015361b61a6f3180784"> 2226</a></span>&#160;<span class="preprocessor">#define FLASH_CR_LOCK       FLASH_CR_LOCK_Msk           </span></div>
<div class="line"><a name="l02227"></a><span class="lineno"> 2227</span>&#160;<span class="preprocessor">#define FLASH_CR_OPTWRE_Pos (9U)</span></div>
<div class="line"><a name="l02228"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaff4a5e6297b7507e1b62419d3a623390"> 2228</a></span>&#160;<span class="preprocessor">#define FLASH_CR_OPTWRE_Msk (0x1U &lt;&lt; FLASH_CR_OPTWRE_Pos) </span></div>
<div class="line"><a name="l02229"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga27d44bc9617cc430de9413b385dfe0c3"> 2229</a></span>&#160;<span class="preprocessor">#define FLASH_CR_OPTWRE     FLASH_CR_OPTWRE_Msk </span></div>
<div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160;<span class="preprocessor">#define FLASH_CR_ERRIE_Pos  (10U)</span></div>
<div class="line"><a name="l02231"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac9f1e535996ab89de1ca07a32a11e526"> 2231</a></span>&#160;<span class="preprocessor">#define FLASH_CR_ERRIE_Msk  (0x1U &lt;&lt; FLASH_CR_ERRIE_Pos) </span></div>
<div class="line"><a name="l02232"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga930897cecdaa9dbef8c640b84acbd8c2"> 2232</a></span>&#160;<span class="preprocessor">#define FLASH_CR_ERRIE      FLASH_CR_ERRIE_Msk </span></div>
<div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160;<span class="preprocessor">#define FLASH_CR_EOPIE_Pos  (12U)</span></div>
<div class="line"><a name="l02234"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab0866e1ddcbf0e7a895ca9a4794db4bd"> 2234</a></span>&#160;<span class="preprocessor">#define FLASH_CR_EOPIE_Msk  (0x1U &lt;&lt; FLASH_CR_EOPIE_Pos) </span></div>
<div class="line"><a name="l02235"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab9e69856f654ec430a42791a34799db0"> 2235</a></span>&#160;<span class="preprocessor">#define FLASH_CR_EOPIE \</span></div>
<div class="line"><a name="l02236"></a><span class="lineno"> 2236</span>&#160;<span class="preprocessor">    FLASH_CR_EOPIE_Msk </span></div>
<div class="line"><a name="l02237"></a><span class="lineno"> 2237</span>&#160;<span class="preprocessor">#define FLASH_CR_OBL_LAUNCH_Pos (13U)</span></div>
<div class="line"><a name="l02238"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa8d932ff27f0cdc1a36e8af25d369081"> 2238</a></span>&#160;<span class="preprocessor">#define FLASH_CR_OBL_LAUNCH_Msk \</span></div>
<div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; FLASH_CR_OBL_LAUNCH_Pos) </span></div>
<div class="line"><a name="l02240"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae39d20c1cf47080881d5c054146e8863"> 2240</a></span>&#160;<span class="preprocessor">#define FLASH_CR_OBL_LAUNCH \</span></div>
<div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;<span class="preprocessor">    FLASH_CR_OBL_LAUNCH_Msk </span></div>
<div class="line"><a name="l02243"></a><span class="lineno"> 2243</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for FLASH_AR register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02244"></a><span class="lineno"> 2244</span>&#160;<span class="preprocessor">#define FLASH_AR_FAR_Pos (0U)</span></div>
<div class="line"><a name="l02245"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaffd9ac121eb59edceae2f53fcd6d291b"> 2245</a></span>&#160;<span class="preprocessor">#define FLASH_AR_FAR_Msk (0xFFFFFFFFU &lt;&lt; FLASH_AR_FAR_Pos) </span></div>
<div class="line"><a name="l02246"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaafc00fde8118ce03602d00d34a80fec4"> 2246</a></span>&#160;<span class="preprocessor">#define FLASH_AR_FAR     FLASH_AR_FAR_Msk                  </span></div>
<div class="line"><a name="l02248"></a><span class="lineno"> 2248</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FLASH_OBR register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02249"></a><span class="lineno"> 2249</span>&#160;<span class="preprocessor">#define FLASH_OBR_OPTERR_Pos (0U)</span></div>
<div class="line"><a name="l02250"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga63c9d7ff5a6f5c5807cdf9b0ea6c9de1"> 2250</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_OPTERR_Msk (0x1U &lt;&lt; FLASH_OBR_OPTERR_Pos) </span></div>
<div class="line"><a name="l02251"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab52c27d6657bd72f1860fa25a1faf8e3"> 2251</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_OPTERR     FLASH_OBR_OPTERR_Msk </span></div>
<div class="line"><a name="l02252"></a><span class="lineno"> 2252</span>&#160;<span class="preprocessor">#define FLASH_OBR_RDPRT1_Pos (1U)</span></div>
<div class="line"><a name="l02253"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa56f3a136d0c35c98d98ae5a6c6bb0dc"> 2253</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_RDPRT1_Msk (0x1U &lt;&lt; FLASH_OBR_RDPRT1_Pos) </span></div>
<div class="line"><a name="l02254"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf1987d73729b5b293d3f5dce12083700"> 2254</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_RDPRT1     FLASH_OBR_RDPRT1_Msk </span></div>
<div class="line"><a name="l02255"></a><span class="lineno"> 2255</span>&#160;<span class="preprocessor">#define FLASH_OBR_RDPRT2_Pos (2U)</span></div>
<div class="line"><a name="l02256"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga398cbb0ec0c74d8371c543df8b71b681"> 2256</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_RDPRT2_Msk (0x1U &lt;&lt; FLASH_OBR_RDPRT2_Pos) </span></div>
<div class="line"><a name="l02257"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga082dadf65a17879022887aaf1b2d10e6"> 2257</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_RDPRT2     FLASH_OBR_RDPRT2_Msk </span></div>
<div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160;<span class="preprocessor">#define FLASH_OBR_USER_Pos    (8U)</span></div>
<div class="line"><a name="l02260"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8e68fa3437ad3429abe48f86782967e1"> 2260</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_USER_Msk    (0x77U &lt;&lt; FLASH_OBR_USER_Pos) </span></div>
<div class="line"><a name="l02261"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1585552c59923cb1e1979cdfdc77b991"> 2261</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_USER        FLASH_OBR_USER_Msk </span></div>
<div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;<span class="preprocessor">#define FLASH_OBR_IWDG_SW_Pos (8U)</span></div>
<div class="line"><a name="l02263"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7ce987133feb2311067ac98fec8e126e"> 2263</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_IWDG_SW_Msk                                         \</span></div>
<div class="line"><a name="l02264"></a><span class="lineno"> 2264</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; FLASH_OBR_IWDG_SW_Pos)                   </span></div>
<div class="line"><a name="l02266"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaecbb0d905783c45eedfcc51230f9226b"> 2266</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_IWDG_SW       FLASH_OBR_IWDG_SW_Msk </span></div>
<div class="line"><a name="l02267"></a><span class="lineno"> 2267</span>&#160;<span class="preprocessor">#define FLASH_OBR_nRST_STOP_Pos (9U)</span></div>
<div class="line"><a name="l02268"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad1e122c9fc8103644e310bef58ed57fb"> 2268</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_nRST_STOP_Msk \</span></div>
<div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; FLASH_OBR_nRST_STOP_Pos)                    </span></div>
<div class="line"><a name="l02270"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8e84d6c706420de2335619043a06760d"> 2270</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_nRST_STOP      FLASH_OBR_nRST_STOP_Msk </span></div>
<div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160;<span class="preprocessor">#define FLASH_OBR_nRST_STDBY_Pos (10U)</span></div>
<div class="line"><a name="l02272"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaddbf2bf2e4c6cab17c7eb7f226184f98"> 2272</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_nRST_STDBY_Msk \</span></div>
<div class="line"><a name="l02273"></a><span class="lineno"> 2273</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; FLASH_OBR_nRST_STDBY_Pos)                      </span></div>
<div class="line"><a name="l02274"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3d863a776a1d5a136e267bac209f6a85"> 2274</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_nRST_STDBY       FLASH_OBR_nRST_STDBY_Msk </span></div>
<div class="line"><a name="l02275"></a><span class="lineno"> 2275</span>&#160;<span class="preprocessor">#define FLASH_OBR_nBOOT1_Pos       (12U)</span></div>
<div class="line"><a name="l02276"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac1d2aa4ddcbebc64931028e5a3cf23cc"> 2276</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_nBOOT1_Msk       (0x1U &lt;&lt; FLASH_OBR_nBOOT1_Pos) </span></div>
<div class="line"><a name="l02277"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga59ebc84ae17c1bd9ca7a31f0439f85ae"> 2277</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_nBOOT1           FLASH_OBR_nBOOT1_Msk           </span></div>
<div class="line"><a name="l02278"></a><span class="lineno"> 2278</span>&#160;<span class="preprocessor">#define FLASH_OBR_VDDA_MONITOR_Pos (13U)</span></div>
<div class="line"><a name="l02279"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1e9521be1f729c3fcd0242cdcfb5ee09"> 2279</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_VDDA_MONITOR_Msk \</span></div>
<div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; FLASH_OBR_VDDA_MONITOR_Pos) </span></div>
<div class="line"><a name="l02281"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gace7279dfeb50e357393a3270d816879f"> 2281</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_VDDA_MONITOR \</span></div>
<div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;<span class="preprocessor">    FLASH_OBR_VDDA_MONITOR_Msk </span></div>
<div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160;<span class="preprocessor">#define FLASH_OBR_RAM_PARITY_CHECK_Pos (14U)</span></div>
<div class="line"><a name="l02284"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga42e02206d647737909af16869f58ccef"> 2284</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_RAM_PARITY_CHECK_Msk \</span></div>
<div class="line"><a name="l02285"></a><span class="lineno"> 2285</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; FLASH_OBR_RAM_PARITY_CHECK_Pos) </span></div>
<div class="line"><a name="l02286"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga480034fa68984d8e717e4648896d29a6"> 2286</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_RAM_PARITY_CHECK \</span></div>
<div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;<span class="preprocessor">    FLASH_OBR_RAM_PARITY_CHECK_Msk </span></div>
<div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;<span class="preprocessor">#define FLASH_OBR_DATA0_Pos (16U)</span></div>
<div class="line"><a name="l02289"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabdc8395646781a1dac3c37e3410310e8"> 2289</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_DATA0_Msk (0xFFU &lt;&lt; FLASH_OBR_DATA0_Pos) </span></div>
<div class="line"><a name="l02290"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9380684d6fc14b681adf7eb97964c0bf"> 2290</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_DATA0     FLASH_OBR_DATA0_Msk            </span></div>
<div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;<span class="preprocessor">#define FLASH_OBR_DATA1_Pos (24U)</span></div>
<div class="line"><a name="l02292"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga758a49a002547e2d7536c7f6249347e6"> 2292</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_DATA1_Msk (0xFFU &lt;&lt; FLASH_OBR_DATA1_Pos) </span></div>
<div class="line"><a name="l02293"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae48a097cfc60d888756d3fda266d87c9"> 2293</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_DATA1     FLASH_OBR_DATA1_Msk            </span></div>
<div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;<span class="preprocessor"></span><span class="comment">/* Old BOOT1 bit definition, maintained for legacy purpose */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;<span class="preprocessor">#define FLASH_OBR_BOOT1 FLASH_OBR_nBOOT1</span></div>
<div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160; </div>
<div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;<span class="comment">/* Old OBR_VDDA bit definition, maintained for legacy purpose */</span></div>
<div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160;<span class="preprocessor">#define FLASH_OBR_VDDA_ANALOG FLASH_OBR_VDDA_MONITOR</span></div>
<div class="line"><a name="l02300"></a><span class="lineno"> 2300</span>&#160; </div>
<div class="line"><a name="l02301"></a><span class="lineno"> 2301</span>&#160;<span class="comment">/******************  Bit definition for FLASH_WRPR register  ******************/</span></div>
<div class="line"><a name="l02302"></a><span class="lineno"> 2302</span>&#160;<span class="preprocessor">#define FLASH_WRPR_WRP_Pos (0U)</span></div>
<div class="line"><a name="l02303"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9ccbeafd9e71de3e99373fef601eacd2"> 2303</a></span>&#160;<span class="preprocessor">#define FLASH_WRPR_WRP_Msk (0xFFFFU &lt;&lt; FLASH_WRPR_WRP_Pos) </span></div>
<div class="line"><a name="l02304"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1d3842e780ec47c1127de0ed4a93821d"> 2304</a></span>&#160;<span class="preprocessor">#define FLASH_WRPR_WRP     FLASH_WRPR_WRP_Msk              </span></div>
<div class="line"><a name="l02306"></a><span class="lineno"> 2306</span>&#160;<span class="preprocessor"></span><span class="comment">/*----------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02307"></a><span class="lineno"> 2307</span>&#160; </div>
<div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160;<span class="comment">/******************  Bit definition for OB_RDP register  **********************/</span></div>
<div class="line"><a name="l02309"></a><span class="lineno"> 2309</span>&#160;<span class="preprocessor">#define OB_RDP_RDP_Pos  (0U)</span></div>
<div class="line"><a name="l02310"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga27ff90da5193ad4dd17f695e0bf336bf"> 2310</a></span>&#160;<span class="preprocessor">#define OB_RDP_RDP_Msk  (0xFFU &lt;&lt; OB_RDP_RDP_Pos) </span></div>
<div class="line"><a name="l02311"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gadc9664a6f63a277c45008301ba1ab81c"> 2311</a></span>&#160;<span class="preprocessor">#define OB_RDP_RDP      OB_RDP_RDP_Msk </span></div>
<div class="line"><a name="l02312"></a><span class="lineno"> 2312</span>&#160;<span class="preprocessor">#define OB_RDP_nRDP_Pos (8U)</span></div>
<div class="line"><a name="l02313"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaaa6e45bfb74c1f8b1b23f94758627715"> 2313</a></span>&#160;<span class="preprocessor">#define OB_RDP_nRDP_Msk (0xFFU &lt;&lt; OB_RDP_nRDP_Pos) </span></div>
<div class="line"><a name="l02314"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8f80cde3382946afe41036b8634da9cd"> 2314</a></span>&#160;<span class="preprocessor">#define OB_RDP_nRDP \</span></div>
<div class="line"><a name="l02315"></a><span class="lineno"> 2315</span>&#160;<span class="preprocessor">    OB_RDP_nRDP_Msk </span></div>
<div class="line"><a name="l02317"></a><span class="lineno"> 2317</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for OB_USER register  *********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02318"></a><span class="lineno"> 2318</span>&#160;<span class="preprocessor">#define OB_USER_USER_Pos  (16U)</span></div>
<div class="line"><a name="l02319"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa79289b410d8af96bc7b3b16b8c7929e"> 2319</a></span>&#160;<span class="preprocessor">#define OB_USER_USER_Msk  (0xFFU &lt;&lt; OB_USER_USER_Pos) </span></div>
<div class="line"><a name="l02320"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6fe138dd9cd811a22c9365dfe84abf43"> 2320</a></span>&#160;<span class="preprocessor">#define OB_USER_USER      OB_USER_USER_Msk            </span></div>
<div class="line"><a name="l02321"></a><span class="lineno"> 2321</span>&#160;<span class="preprocessor">#define OB_USER_nUSER_Pos (24U)</span></div>
<div class="line"><a name="l02322"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga451be2fda352b3fdbe36119542bafc85"> 2322</a></span>&#160;<span class="preprocessor">#define OB_USER_nUSER_Msk (0xFFU &lt;&lt; OB_USER_nUSER_Pos) </span></div>
<div class="line"><a name="l02323"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5c2ddbb380f89a494e0f5349a67ad70b"> 2323</a></span>&#160;<span class="preprocessor">#define OB_USER_nUSER     OB_USER_nUSER_Msk </span></div>
<div class="line"><a name="l02325"></a><span class="lineno"> 2325</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for OB_WRP0 register  *********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02326"></a><span class="lineno"> 2326</span>&#160;<span class="preprocessor">#define OB_WRP0_WRP0_Pos (0U)</span></div>
<div class="line"><a name="l02327"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga80d9c7e373386f65db32197e34d4f079"> 2327</a></span>&#160;<span class="preprocessor">#define OB_WRP0_WRP0_Msk (0xFFU &lt;&lt; OB_WRP0_WRP0_Pos) </span></div>
<div class="line"><a name="l02328"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7d25a495ebadbcf4f71978ccf0d0ca99"> 2328</a></span>&#160;<span class="preprocessor">#define OB_WRP0_WRP0 \</span></div>
<div class="line"><a name="l02329"></a><span class="lineno"> 2329</span>&#160;<span class="preprocessor">    OB_WRP0_WRP0_Msk </span></div>
<div class="line"><a name="l02330"></a><span class="lineno"> 2330</span>&#160;<span class="preprocessor">#define OB_WRP0_nWRP0_Pos (8U)</span></div>
<div class="line"><a name="l02331"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1c015d05fd597059734a5b07fbe2cca2"> 2331</a></span>&#160;<span class="preprocessor">#define OB_WRP0_nWRP0_Msk (0xFFU &lt;&lt; OB_WRP0_nWRP0_Pos) </span></div>
<div class="line"><a name="l02332"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9e1975d7a575c235f73529e1b4e094c1"> 2332</a></span>&#160;<span class="preprocessor">#define OB_WRP0_nWRP0                                                        \</span></div>
<div class="line"><a name="l02333"></a><span class="lineno"> 2333</span>&#160;<span class="preprocessor">    OB_WRP0_nWRP0_Msk </span></div>
<div class="line"><a name="l02336"></a><span class="lineno"> 2336</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02337"></a><span class="lineno"> 2337</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l02338"></a><span class="lineno"> 2338</span>&#160;<span class="comment">/*                       General Purpose IOs (GPIO)                           */</span></div>
<div class="line"><a name="l02339"></a><span class="lineno"> 2339</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l02340"></a><span class="lineno"> 2340</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l02341"></a><span class="lineno"> 2341</span>&#160;<span class="comment">/*******************  Bit definition for GPIO_MODER register  *****************/</span></div>
<div class="line"><a name="l02342"></a><span class="lineno"> 2342</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER0_Pos (0U)</span></div>
<div class="line"><a name="l02343"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga44c7a73f891cc60cb11c8dc122fde9bd"> 2343</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER0_Msk                       \</span></div>
<div class="line"><a name="l02344"></a><span class="lineno"> 2344</span>&#160;<span class="preprocessor">    (0x3U &lt;&lt; GPIO_MODER_MODER0_Pos) </span></div>
<div class="line"><a name="l02346"></a><span class="lineno"> 2346</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER0     GPIO_MODER_MODER0_Msk</span></div>
<div class="line"><a name="l02347"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9547fc54057db093f9ee4b846fcc4723"> 2347</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER0_0   (0x1U &lt;&lt; GPIO_MODER_MODER0_Pos) </span></div>
<div class="line"><a name="l02348"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9e77a3bc750fe2ea8e06da301c65d6ef"> 2348</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER0_1   (0x2U &lt;&lt; GPIO_MODER_MODER0_Pos) </span></div>
<div class="line"><a name="l02349"></a><span class="lineno"> 2349</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER1_Pos (2U)</span></div>
<div class="line"><a name="l02350"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3b96dc64bbedb58b5a6fdcc3c97eab1d"> 2350</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER1_Msk                       \</span></div>
<div class="line"><a name="l02351"></a><span class="lineno"> 2351</span>&#160;<span class="preprocessor">    (0x3U &lt;&lt; GPIO_MODER_MODER1_Pos) </span></div>
<div class="line"><a name="l02353"></a><span class="lineno"> 2353</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER1     GPIO_MODER_MODER1_Msk</span></div>
<div class="line"><a name="l02354"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5d85123ad7c77e052b542f2df47a1371"> 2354</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER1_0   (0x1U &lt;&lt; GPIO_MODER_MODER1_Pos) </span></div>
<div class="line"><a name="l02355"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad9f16759689b9ac61d9c68842ac49746"> 2355</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER1_1   (0x2U &lt;&lt; GPIO_MODER_MODER1_Pos) </span></div>
<div class="line"><a name="l02356"></a><span class="lineno"> 2356</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER2_Pos (4U)</span></div>
<div class="line"><a name="l02357"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf6c01a65d00f6b648984e34f71ce0b83"> 2357</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER2_Msk                       \</span></div>
<div class="line"><a name="l02358"></a><span class="lineno"> 2358</span>&#160;<span class="preprocessor">    (0x3U &lt;&lt; GPIO_MODER_MODER2_Pos) </span></div>
<div class="line"><a name="l02360"></a><span class="lineno"> 2360</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER2     GPIO_MODER_MODER2_Msk</span></div>
<div class="line"><a name="l02361"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga06e9f9713b7a822784cd2c0fa79dcff0"> 2361</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER2_0   (0x1U &lt;&lt; GPIO_MODER_MODER2_Pos) </span></div>
<div class="line"><a name="l02362"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga97f7959265384b2621288c8340990665"> 2362</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER2_1   (0x2U &lt;&lt; GPIO_MODER_MODER2_Pos) </span></div>
<div class="line"><a name="l02363"></a><span class="lineno"> 2363</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER3_Pos (6U)</span></div>
<div class="line"><a name="l02364"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga053851b8f1df3d358a7b07fe8f720a25"> 2364</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER3_Msk                       \</span></div>
<div class="line"><a name="l02365"></a><span class="lineno"> 2365</span>&#160;<span class="preprocessor">    (0x3U &lt;&lt; GPIO_MODER_MODER3_Pos) </span></div>
<div class="line"><a name="l02367"></a><span class="lineno"> 2367</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER3     GPIO_MODER_MODER3_Msk</span></div>
<div class="line"><a name="l02368"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4aeeac804c07e25aeff31bebf3a639f6"> 2368</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER3_0   (0x1U &lt;&lt; GPIO_MODER_MODER3_Pos) </span></div>
<div class="line"><a name="l02369"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafc09e4958f306ddcb6107942504b45e0"> 2369</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER3_1   (0x2U &lt;&lt; GPIO_MODER_MODER3_Pos) </span></div>
<div class="line"><a name="l02370"></a><span class="lineno"> 2370</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER4_Pos (8U)</span></div>
<div class="line"><a name="l02371"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0678135cc7fb1e00fe0de880d822fde5"> 2371</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER4_Msk                       \</span></div>
<div class="line"><a name="l02372"></a><span class="lineno"> 2372</span>&#160;<span class="preprocessor">    (0x3U &lt;&lt; GPIO_MODER_MODER4_Pos) </span></div>
<div class="line"><a name="l02374"></a><span class="lineno"> 2374</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER4     GPIO_MODER_MODER4_Msk</span></div>
<div class="line"><a name="l02375"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga67276f1aa615d1af388fef7232483795"> 2375</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER4_0   (0x1U &lt;&lt; GPIO_MODER_MODER4_Pos) </span></div>
<div class="line"><a name="l02376"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5203150980865199911d58af22f49567"> 2376</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER4_1   (0x2U &lt;&lt; GPIO_MODER_MODER4_Pos) </span></div>
<div class="line"><a name="l02377"></a><span class="lineno"> 2377</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER5_Pos (10U)</span></div>
<div class="line"><a name="l02378"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9f1827fce38f560f895e4486f1aacaac"> 2378</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER5_Msk                       \</span></div>
<div class="line"><a name="l02379"></a><span class="lineno"> 2379</span>&#160;<span class="preprocessor">    (0x3U &lt;&lt; GPIO_MODER_MODER5_Pos) </span></div>
<div class="line"><a name="l02381"></a><span class="lineno"> 2381</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER5     GPIO_MODER_MODER5_Msk</span></div>
<div class="line"><a name="l02382"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga62665be9bddb711eedf99c85e37bb5ad"> 2382</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER5_0   (0x1U &lt;&lt; GPIO_MODER_MODER5_Pos) </span></div>
<div class="line"><a name="l02383"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5096355e22b25bd4e6324399d5764630"> 2383</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER5_1   (0x2U &lt;&lt; GPIO_MODER_MODER5_Pos) </span></div>
<div class="line"><a name="l02384"></a><span class="lineno"> 2384</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER6_Pos (12U)</span></div>
<div class="line"><a name="l02385"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga83a6d2a5dbd3f6f8447e0082c0e8d6ab"> 2385</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER6_Msk                       \</span></div>
<div class="line"><a name="l02386"></a><span class="lineno"> 2386</span>&#160;<span class="preprocessor">    (0x3U &lt;&lt; GPIO_MODER_MODER6_Pos) </span></div>
<div class="line"><a name="l02388"></a><span class="lineno"> 2388</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER6     GPIO_MODER_MODER6_Msk</span></div>
<div class="line"><a name="l02389"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf45f41af21a000ab66da5b99b998deb3"> 2389</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER6_0   (0x1U &lt;&lt; GPIO_MODER_MODER6_Pos) </span></div>
<div class="line"><a name="l02390"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga41dfd1f39fe849fe3707ebf2ac0d8371"> 2390</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER6_1   (0x2U &lt;&lt; GPIO_MODER_MODER6_Pos) </span></div>
<div class="line"><a name="l02391"></a><span class="lineno"> 2391</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER7_Pos (14U)</span></div>
<div class="line"><a name="l02392"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae685da5b1c5c085e69be64ecf0b65ec5"> 2392</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER7_Msk                       \</span></div>
<div class="line"><a name="l02393"></a><span class="lineno"> 2393</span>&#160;<span class="preprocessor">    (0x3U &lt;&lt; GPIO_MODER_MODER7_Pos) </span></div>
<div class="line"><a name="l02395"></a><span class="lineno"> 2395</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER7     GPIO_MODER_MODER7_Msk</span></div>
<div class="line"><a name="l02396"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga585ab6cb29e3763ab8c1e997c55f2b43"> 2396</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER7_0   (0x1U &lt;&lt; GPIO_MODER_MODER7_Pos) </span></div>
<div class="line"><a name="l02397"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2b5cca014fc55f64cdbbb42ea0515e05"> 2397</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER7_1   (0x2U &lt;&lt; GPIO_MODER_MODER7_Pos) </span></div>
<div class="line"><a name="l02398"></a><span class="lineno"> 2398</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER8_Pos (16U)</span></div>
<div class="line"><a name="l02399"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaaddfeb2d4f139bd00fdcd2ce538f2087"> 2399</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER8_Msk                       \</span></div>
<div class="line"><a name="l02400"></a><span class="lineno"> 2400</span>&#160;<span class="preprocessor">    (0x3U &lt;&lt; GPIO_MODER_MODER8_Pos) </span></div>
<div class="line"><a name="l02402"></a><span class="lineno"> 2402</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER8     GPIO_MODER_MODER8_Msk</span></div>
<div class="line"><a name="l02403"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2cdb8e55aa223af568ae12d316a22f8d"> 2403</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER8_0   (0x1U &lt;&lt; GPIO_MODER_MODER8_Pos) </span></div>
<div class="line"><a name="l02404"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0729411ccd74a91cdd0f23adada25782"> 2404</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER8_1   (0x2U &lt;&lt; GPIO_MODER_MODER8_Pos) </span></div>
<div class="line"><a name="l02405"></a><span class="lineno"> 2405</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER9_Pos (18U)</span></div>
<div class="line"><a name="l02406"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafdcb7c58d623c51ababeb5917430132b"> 2406</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER9_Msk                       \</span></div>
<div class="line"><a name="l02407"></a><span class="lineno"> 2407</span>&#160;<span class="preprocessor">    (0x3U &lt;&lt; GPIO_MODER_MODER9_Pos) </span></div>
<div class="line"><a name="l02409"></a><span class="lineno"> 2409</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER9      GPIO_MODER_MODER9_Msk</span></div>
<div class="line"><a name="l02410"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaea7c7ec787b1ee1ae7e0b4da216eb418"> 2410</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER9_0    (0x1U &lt;&lt; GPIO_MODER_MODER9_Pos) </span></div>
<div class="line"><a name="l02411"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa5cd33689071b7af70ece64a371645df"> 2411</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER9_1    (0x2U &lt;&lt; GPIO_MODER_MODER9_Pos) </span></div>
<div class="line"><a name="l02412"></a><span class="lineno"> 2412</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER10_Pos (20U)</span></div>
<div class="line"><a name="l02413"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9af602f158627d6d61a2fcf7149a6178"> 2413</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER10_Msk \</span></div>
<div class="line"><a name="l02414"></a><span class="lineno"> 2414</span>&#160;<span class="preprocessor">    (0x3U &lt;&lt; GPIO_MODER_MODER10_Pos) </span></div>
<div class="line"><a name="l02415"></a><span class="lineno"> 2415</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER10 GPIO_MODER_MODER10_Msk</span></div>
<div class="line"><a name="l02416"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6f4d2b18e57e7b2f600e4f5d9b17bd95"> 2416</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER10_0                         \</span></div>
<div class="line"><a name="l02417"></a><span class="lineno"> 2417</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; GPIO_MODER_MODER10_Pos) </span></div>
<div class="line"><a name="l02419"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9dcae08e0f7afc002658a4ef4a764dc4"> 2419</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER10_1                         \</span></div>
<div class="line"><a name="l02420"></a><span class="lineno"> 2420</span>&#160;<span class="preprocessor">    (0x2U &lt;&lt; GPIO_MODER_MODER10_Pos) </span></div>
<div class="line"><a name="l02422"></a><span class="lineno"> 2422</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER11_Pos (22U)</span></div>
<div class="line"><a name="l02423"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga82a8fa719e9f98d2a7b4fd00ad41927d"> 2423</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER11_Msk \</span></div>
<div class="line"><a name="l02424"></a><span class="lineno"> 2424</span>&#160;<span class="preprocessor">    (0x3U &lt;&lt; GPIO_MODER_MODER11_Pos) </span></div>
<div class="line"><a name="l02425"></a><span class="lineno"> 2425</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER11 GPIO_MODER_MODER11_Msk</span></div>
<div class="line"><a name="l02426"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf4082cd576f50cd2687e45557b70d458"> 2426</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER11_0                         \</span></div>
<div class="line"><a name="l02427"></a><span class="lineno"> 2427</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; GPIO_MODER_MODER11_Pos) </span></div>
<div class="line"><a name="l02429"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1b2f611ae75f3441bad03866550f6263"> 2429</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER11_1                         \</span></div>
<div class="line"><a name="l02430"></a><span class="lineno"> 2430</span>&#160;<span class="preprocessor">    (0x2U &lt;&lt; GPIO_MODER_MODER11_Pos) </span></div>
<div class="line"><a name="l02432"></a><span class="lineno"> 2432</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER12_Pos (24U)</span></div>
<div class="line"><a name="l02433"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabd6d6390219a23c8420cc152901ca9bd"> 2433</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER12_Msk \</span></div>
<div class="line"><a name="l02434"></a><span class="lineno"> 2434</span>&#160;<span class="preprocessor">    (0x3U &lt;&lt; GPIO_MODER_MODER12_Pos) </span></div>
<div class="line"><a name="l02435"></a><span class="lineno"> 2435</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER12 GPIO_MODER_MODER12_Msk</span></div>
<div class="line"><a name="l02436"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa89cd8ed328ed0116cbf51810fcd8788"> 2436</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER12_0                         \</span></div>
<div class="line"><a name="l02437"></a><span class="lineno"> 2437</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; GPIO_MODER_MODER12_Pos) </span></div>
<div class="line"><a name="l02439"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga74f91bdd676e477e4c19d30d3ea5c4c8"> 2439</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER12_1                         \</span></div>
<div class="line"><a name="l02440"></a><span class="lineno"> 2440</span>&#160;<span class="preprocessor">    (0x2U &lt;&lt; GPIO_MODER_MODER12_Pos) </span></div>
<div class="line"><a name="l02442"></a><span class="lineno"> 2442</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER13_Pos (26U)</span></div>
<div class="line"><a name="l02443"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3ae7344fb7e360c013ae484a7b3ce06e"> 2443</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER13_Msk \</span></div>
<div class="line"><a name="l02444"></a><span class="lineno"> 2444</span>&#160;<span class="preprocessor">    (0x3U &lt;&lt; GPIO_MODER_MODER13_Pos) </span></div>
<div class="line"><a name="l02445"></a><span class="lineno"> 2445</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER13 GPIO_MODER_MODER13_Msk</span></div>
<div class="line"><a name="l02446"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabc01e2e6cf45e8ec27d3a66ff36c2cfa"> 2446</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER13_0                         \</span></div>
<div class="line"><a name="l02447"></a><span class="lineno"> 2447</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; GPIO_MODER_MODER13_Pos) </span></div>
<div class="line"><a name="l02449"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga71a30088f5475ae8774404ae7d41872e"> 2449</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER13_1                         \</span></div>
<div class="line"><a name="l02450"></a><span class="lineno"> 2450</span>&#160;<span class="preprocessor">    (0x2U &lt;&lt; GPIO_MODER_MODER13_Pos) </span></div>
<div class="line"><a name="l02452"></a><span class="lineno"> 2452</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER14_Pos (28U)</span></div>
<div class="line"><a name="l02453"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1fd4d1526a36e0838bc8c9bab621aba0"> 2453</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER14_Msk \</span></div>
<div class="line"><a name="l02454"></a><span class="lineno"> 2454</span>&#160;<span class="preprocessor">    (0x3U &lt;&lt; GPIO_MODER_MODER14_Pos) </span></div>
<div class="line"><a name="l02455"></a><span class="lineno"> 2455</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER14 GPIO_MODER_MODER14_Msk</span></div>
<div class="line"><a name="l02456"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad295063c22bd981239bc1b26f2e7f9c0"> 2456</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER14_0                         \</span></div>
<div class="line"><a name="l02457"></a><span class="lineno"> 2457</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; GPIO_MODER_MODER14_Pos) </span></div>
<div class="line"><a name="l02459"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0ff3a914796db9625d86996b6f6f5288"> 2459</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER14_1                         \</span></div>
<div class="line"><a name="l02460"></a><span class="lineno"> 2460</span>&#160;<span class="preprocessor">    (0x2U &lt;&lt; GPIO_MODER_MODER14_Pos) </span></div>
<div class="line"><a name="l02462"></a><span class="lineno"> 2462</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER15_Pos (30U)</span></div>
<div class="line"><a name="l02463"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga97ba0885b9dda0bec8202305bf9cf0ad"> 2463</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER15_Msk \</span></div>
<div class="line"><a name="l02464"></a><span class="lineno"> 2464</span>&#160;<span class="preprocessor">    (0x3U &lt;&lt; GPIO_MODER_MODER15_Pos) </span></div>
<div class="line"><a name="l02465"></a><span class="lineno"> 2465</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER15 GPIO_MODER_MODER15_Msk</span></div>
<div class="line"><a name="l02466"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6c4b7f270eb99d851b84b9917fe49564"> 2466</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER15_0                         \</span></div>
<div class="line"><a name="l02467"></a><span class="lineno"> 2467</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; GPIO_MODER_MODER15_Pos) </span></div>
<div class="line"><a name="l02469"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9297c041f5f74aec73e6f4dd89ad819c"> 2469</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER15_1                         \</span></div>
<div class="line"><a name="l02470"></a><span class="lineno"> 2470</span>&#160;<span class="preprocessor">    (0x2U &lt;&lt; GPIO_MODER_MODER15_Pos) </span></div>
<div class="line"><a name="l02473"></a><span class="lineno"> 2473</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for GPIO_OTYPER register  *****************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02474"></a><span class="lineno"> 2474</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_0  (0x00000001U)</span></div>
<div class="line"><a name="l02475"></a><span class="lineno"> 2475</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_1  (0x00000002U)</span></div>
<div class="line"><a name="l02476"></a><span class="lineno"> 2476</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_2  (0x00000004U)</span></div>
<div class="line"><a name="l02477"></a><span class="lineno"> 2477</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_3  (0x00000008U)</span></div>
<div class="line"><a name="l02478"></a><span class="lineno"> 2478</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_4  (0x00000010U)</span></div>
<div class="line"><a name="l02479"></a><span class="lineno"> 2479</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_5  (0x00000020U)</span></div>
<div class="line"><a name="l02480"></a><span class="lineno"> 2480</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_6  (0x00000040U)</span></div>
<div class="line"><a name="l02481"></a><span class="lineno"> 2481</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_7  (0x00000080U)</span></div>
<div class="line"><a name="l02482"></a><span class="lineno"> 2482</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_8  (0x00000100U)</span></div>
<div class="line"><a name="l02483"></a><span class="lineno"> 2483</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_9  (0x00000200U)</span></div>
<div class="line"><a name="l02484"></a><span class="lineno"> 2484</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_10 (0x00000400U)</span></div>
<div class="line"><a name="l02485"></a><span class="lineno"> 2485</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_11 (0x00000800U)</span></div>
<div class="line"><a name="l02486"></a><span class="lineno"> 2486</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_12 (0x00001000U)</span></div>
<div class="line"><a name="l02487"></a><span class="lineno"> 2487</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_13 (0x00002000U)</span></div>
<div class="line"><a name="l02488"></a><span class="lineno"> 2488</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_14 (0x00004000U)</span></div>
<div class="line"><a name="l02489"></a><span class="lineno"> 2489</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_15 (0x00008000U)</span></div>
<div class="line"><a name="l02490"></a><span class="lineno"> 2490</span>&#160; </div>
<div class="line"><a name="l02491"></a><span class="lineno"> 2491</span>&#160;<span class="comment">/****************  Bit definition for GPIO_OSPEEDR register  ******************/</span></div>
<div class="line"><a name="l02492"></a><span class="lineno"> 2492</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR0_Pos (0U)</span></div>
<div class="line"><a name="l02493"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2d99cb61cdaa26f0afb480358f1b8abb"> 2493</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR0_Msk \</span></div>
<div class="line"><a name="l02494"></a><span class="lineno"> 2494</span>&#160;<span class="preprocessor">    (0x3U &lt;&lt; GPIO_OSPEEDR_OSPEEDR0_Pos) </span></div>
<div class="line"><a name="l02495"></a><span class="lineno"> 2495</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR0 GPIO_OSPEEDR_OSPEEDR0_Msk</span></div>
<div class="line"><a name="l02496"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga70c333e59b15dbb1626188a593c69be6"> 2496</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR0_0 \</span></div>
<div class="line"><a name="l02497"></a><span class="lineno"> 2497</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; GPIO_OSPEEDR_OSPEEDR0_Pos) </span></div>
<div class="line"><a name="l02498"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf33d0e8954f223763a717be4bfda61c6"> 2498</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR0_1 \</span></div>
<div class="line"><a name="l02499"></a><span class="lineno"> 2499</span>&#160;<span class="preprocessor">    (0x2U &lt;&lt; GPIO_OSPEEDR_OSPEEDR0_Pos) </span></div>
<div class="line"><a name="l02500"></a><span class="lineno"> 2500</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR1_Pos (2U)</span></div>
<div class="line"><a name="l02501"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad0174516d0f29df04c11061a4524337e"> 2501</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR1_Msk \</span></div>
<div class="line"><a name="l02502"></a><span class="lineno"> 2502</span>&#160;<span class="preprocessor">    (0x3U &lt;&lt; GPIO_OSPEEDR_OSPEEDR1_Pos) </span></div>
<div class="line"><a name="l02503"></a><span class="lineno"> 2503</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR1 GPIO_OSPEEDR_OSPEEDR1_Msk</span></div>
<div class="line"><a name="l02504"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1ce8d609fb04613ac3b1001036cb8b96"> 2504</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR1_0 \</span></div>
<div class="line"><a name="l02505"></a><span class="lineno"> 2505</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; GPIO_OSPEEDR_OSPEEDR1_Pos) </span></div>
<div class="line"><a name="l02506"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad590e4202b9ebb7b4dc6e09eae08b7e2"> 2506</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR1_1 \</span></div>
<div class="line"><a name="l02507"></a><span class="lineno"> 2507</span>&#160;<span class="preprocessor">    (0x2U &lt;&lt; GPIO_OSPEEDR_OSPEEDR1_Pos) </span></div>
<div class="line"><a name="l02508"></a><span class="lineno"> 2508</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR2_Pos (4U)</span></div>
<div class="line"><a name="l02509"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaffa659a5e4db1c2fe0a8731241373122"> 2509</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR2_Msk \</span></div>
<div class="line"><a name="l02510"></a><span class="lineno"> 2510</span>&#160;<span class="preprocessor">    (0x3U &lt;&lt; GPIO_OSPEEDR_OSPEEDR2_Pos) </span></div>
<div class="line"><a name="l02511"></a><span class="lineno"> 2511</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR2 GPIO_OSPEEDR_OSPEEDR2_Msk</span></div>
<div class="line"><a name="l02512"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac4545caca1ebf16671fda1af72c33421"> 2512</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR2_0 \</span></div>
<div class="line"><a name="l02513"></a><span class="lineno"> 2513</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; GPIO_OSPEEDR_OSPEEDR2_Pos) </span></div>
<div class="line"><a name="l02514"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2bf60aafefadd8ca2d301b872da219e4"> 2514</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR2_1 \</span></div>
<div class="line"><a name="l02515"></a><span class="lineno"> 2515</span>&#160;<span class="preprocessor">    (0x2U &lt;&lt; GPIO_OSPEEDR_OSPEEDR2_Pos) </span></div>
<div class="line"><a name="l02516"></a><span class="lineno"> 2516</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR3_Pos (6U)</span></div>
<div class="line"><a name="l02517"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae78ad1b671251e4e4793ebd499bc25d3"> 2517</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR3_Msk \</span></div>
<div class="line"><a name="l02518"></a><span class="lineno"> 2518</span>&#160;<span class="preprocessor">    (0x3U &lt;&lt; GPIO_OSPEEDR_OSPEEDR3_Pos) </span></div>
<div class="line"><a name="l02519"></a><span class="lineno"> 2519</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR3 GPIO_OSPEEDR_OSPEEDR3_Msk</span></div>
<div class="line"><a name="l02520"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gadf58614d8866fd704ec9e4795ab182ba"> 2520</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR3_0 \</span></div>
<div class="line"><a name="l02521"></a><span class="lineno"> 2521</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; GPIO_OSPEEDR_OSPEEDR3_Pos) </span></div>
<div class="line"><a name="l02522"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1e5a11cb6c7a3566535e372ddc4f6f61"> 2522</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR3_1 \</span></div>
<div class="line"><a name="l02523"></a><span class="lineno"> 2523</span>&#160;<span class="preprocessor">    (0x2U &lt;&lt; GPIO_OSPEEDR_OSPEEDR3_Pos) </span></div>
<div class="line"><a name="l02524"></a><span class="lineno"> 2524</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR4_Pos (8U)</span></div>
<div class="line"><a name="l02525"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae9e149664b22af6849ee53e8c7dd828c"> 2525</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR4_Msk \</span></div>
<div class="line"><a name="l02526"></a><span class="lineno"> 2526</span>&#160;<span class="preprocessor">    (0x3U &lt;&lt; GPIO_OSPEEDR_OSPEEDR4_Pos) </span></div>
<div class="line"><a name="l02527"></a><span class="lineno"> 2527</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR4 GPIO_OSPEEDR_OSPEEDR4_Msk</span></div>
<div class="line"><a name="l02528"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga67281f129f5a76484a16fa95f6885be0"> 2528</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR4_0 \</span></div>
<div class="line"><a name="l02529"></a><span class="lineno"> 2529</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; GPIO_OSPEEDR_OSPEEDR4_Pos) </span></div>
<div class="line"><a name="l02530"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabf053fe6cdc9c1c20159ea5ef2f30ea5"> 2530</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR4_1 \</span></div>
<div class="line"><a name="l02531"></a><span class="lineno"> 2531</span>&#160;<span class="preprocessor">    (0x2U &lt;&lt; GPIO_OSPEEDR_OSPEEDR4_Pos) </span></div>
<div class="line"><a name="l02532"></a><span class="lineno"> 2532</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR5_Pos (10U)</span></div>
<div class="line"><a name="l02533"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5e2ddf9bf246451b057f73b356f3caea"> 2533</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR5_Msk \</span></div>
<div class="line"><a name="l02534"></a><span class="lineno"> 2534</span>&#160;<span class="preprocessor">    (0x3U &lt;&lt; GPIO_OSPEEDR_OSPEEDR5_Pos) </span></div>
<div class="line"><a name="l02535"></a><span class="lineno"> 2535</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR5 GPIO_OSPEEDR_OSPEEDR5_Msk</span></div>
<div class="line"><a name="l02536"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1ec7bbb4c5f40f3747875636a2605a4b"> 2536</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR5_0 \</span></div>
<div class="line"><a name="l02537"></a><span class="lineno"> 2537</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; GPIO_OSPEEDR_OSPEEDR5_Pos) </span></div>
<div class="line"><a name="l02538"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3aedf6f63df6c7c658d0f6588f8cc4b0"> 2538</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR5_1 \</span></div>
<div class="line"><a name="l02539"></a><span class="lineno"> 2539</span>&#160;<span class="preprocessor">    (0x2U &lt;&lt; GPIO_OSPEEDR_OSPEEDR5_Pos) </span></div>
<div class="line"><a name="l02540"></a><span class="lineno"> 2540</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR6_Pos (12U)</span></div>
<div class="line"><a name="l02541"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga26455d1b7e9b0dd798755a2005149c8d"> 2541</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR6_Msk \</span></div>
<div class="line"><a name="l02542"></a><span class="lineno"> 2542</span>&#160;<span class="preprocessor">    (0x3U &lt;&lt; GPIO_OSPEEDR_OSPEEDR6_Pos) </span></div>
<div class="line"><a name="l02543"></a><span class="lineno"> 2543</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR6 GPIO_OSPEEDR_OSPEEDR6_Msk</span></div>
<div class="line"><a name="l02544"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac8a1b076822f7b3d78523b19d802bdfd"> 2544</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR6_0 \</span></div>
<div class="line"><a name="l02545"></a><span class="lineno"> 2545</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; GPIO_OSPEEDR_OSPEEDR6_Pos) </span></div>
<div class="line"><a name="l02546"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga57d5c406c7cafa2f439a94a6c1d659ac"> 2546</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR6_1 \</span></div>
<div class="line"><a name="l02547"></a><span class="lineno"> 2547</span>&#160;<span class="preprocessor">    (0x2U &lt;&lt; GPIO_OSPEEDR_OSPEEDR6_Pos) </span></div>
<div class="line"><a name="l02548"></a><span class="lineno"> 2548</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR7_Pos (14U)</span></div>
<div class="line"><a name="l02549"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa321c7a3b240b327111fc9c0cef7e37b"> 2549</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR7_Msk \</span></div>
<div class="line"><a name="l02550"></a><span class="lineno"> 2550</span>&#160;<span class="preprocessor">    (0x3U &lt;&lt; GPIO_OSPEEDR_OSPEEDR7_Pos) </span></div>
<div class="line"><a name="l02551"></a><span class="lineno"> 2551</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR7 GPIO_OSPEEDR_OSPEEDR7_Msk</span></div>
<div class="line"><a name="l02552"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3fe25c683b88b197dd9228b2ffa26bcd"> 2552</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR7_0 \</span></div>
<div class="line"><a name="l02553"></a><span class="lineno"> 2553</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; GPIO_OSPEEDR_OSPEEDR7_Pos) </span></div>
<div class="line"><a name="l02554"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1355fc1ce2896093d1ef140ebc27f295"> 2554</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR7_1 \</span></div>
<div class="line"><a name="l02555"></a><span class="lineno"> 2555</span>&#160;<span class="preprocessor">    (0x2U &lt;&lt; GPIO_OSPEEDR_OSPEEDR7_Pos) </span></div>
<div class="line"><a name="l02556"></a><span class="lineno"> 2556</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR8_Pos (16U)</span></div>
<div class="line"><a name="l02557"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6692664776fd8a4d2222ffb890d04592"> 2557</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR8_Msk \</span></div>
<div class="line"><a name="l02558"></a><span class="lineno"> 2558</span>&#160;<span class="preprocessor">    (0x3U &lt;&lt; GPIO_OSPEEDR_OSPEEDR8_Pos) </span></div>
<div class="line"><a name="l02559"></a><span class="lineno"> 2559</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR8 GPIO_OSPEEDR_OSPEEDR8_Msk</span></div>
<div class="line"><a name="l02560"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaabd51c866c2dbb155cc0adbbcc0a80a2"> 2560</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR8_0 \</span></div>
<div class="line"><a name="l02561"></a><span class="lineno"> 2561</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; GPIO_OSPEEDR_OSPEEDR8_Pos) </span></div>
<div class="line"><a name="l02562"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga86b2e87f85ef7c455009292155183f86"> 2562</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR8_1 \</span></div>
<div class="line"><a name="l02563"></a><span class="lineno"> 2563</span>&#160;<span class="preprocessor">    (0x2U &lt;&lt; GPIO_OSPEEDR_OSPEEDR8_Pos) </span></div>
<div class="line"><a name="l02564"></a><span class="lineno"> 2564</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR9_Pos (18U)</span></div>
<div class="line"><a name="l02565"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga13876cc5bde08c8380fd3ac73a103d81"> 2565</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR9_Msk \</span></div>
<div class="line"><a name="l02566"></a><span class="lineno"> 2566</span>&#160;<span class="preprocessor">    (0x3U &lt;&lt; GPIO_OSPEEDR_OSPEEDR9_Pos) </span></div>
<div class="line"><a name="l02567"></a><span class="lineno"> 2567</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR9 GPIO_OSPEEDR_OSPEEDR9_Msk</span></div>
<div class="line"><a name="l02568"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa5a0a1a6e43e8ec4b287ca05b12e620c"> 2568</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR9_0 \</span></div>
<div class="line"><a name="l02569"></a><span class="lineno"> 2569</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; GPIO_OSPEEDR_OSPEEDR9_Pos) </span></div>
<div class="line"><a name="l02570"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf792700ca60a66748e2f747dc3e486a7"> 2570</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR9_1 \</span></div>
<div class="line"><a name="l02571"></a><span class="lineno"> 2571</span>&#160;<span class="preprocessor">    (0x2U &lt;&lt; GPIO_OSPEEDR_OSPEEDR9_Pos) </span></div>
<div class="line"><a name="l02572"></a><span class="lineno"> 2572</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR10_Pos (20U)</span></div>
<div class="line"><a name="l02573"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga07091f437a3cb824e9de124e17398c84"> 2573</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR10_Msk \</span></div>
<div class="line"><a name="l02574"></a><span class="lineno"> 2574</span>&#160;<span class="preprocessor">    (0x3U &lt;&lt; GPIO_OSPEEDR_OSPEEDR10_Pos) </span></div>
<div class="line"><a name="l02575"></a><span class="lineno"> 2575</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR10 GPIO_OSPEEDR_OSPEEDR10_Msk</span></div>
<div class="line"><a name="l02576"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga03b9d216080b225051fcad35a56e9efd"> 2576</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR10_0 \</span></div>
<div class="line"><a name="l02577"></a><span class="lineno"> 2577</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; GPIO_OSPEEDR_OSPEEDR10_Pos) </span></div>
<div class="line"><a name="l02578"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5abf2516db49bfdce84e57f06c3640f3"> 2578</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR10_1 \</span></div>
<div class="line"><a name="l02579"></a><span class="lineno"> 2579</span>&#160;<span class="preprocessor">    (0x2U &lt;&lt; GPIO_OSPEEDR_OSPEEDR10_Pos) </span></div>
<div class="line"><a name="l02580"></a><span class="lineno"> 2580</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR11_Pos (22U)</span></div>
<div class="line"><a name="l02581"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf839b4b37b993fd87890d5fc1158a451"> 2581</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR11_Msk \</span></div>
<div class="line"><a name="l02582"></a><span class="lineno"> 2582</span>&#160;<span class="preprocessor">    (0x3U &lt;&lt; GPIO_OSPEEDR_OSPEEDR11_Pos) </span></div>
<div class="line"><a name="l02583"></a><span class="lineno"> 2583</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR11 GPIO_OSPEEDR_OSPEEDR11_Msk</span></div>
<div class="line"><a name="l02584"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab458cbe032c9f97543b6a7e0e269c37e"> 2584</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR11_0 \</span></div>
<div class="line"><a name="l02585"></a><span class="lineno"> 2585</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; GPIO_OSPEEDR_OSPEEDR11_Pos) </span></div>
<div class="line"><a name="l02586"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab6c523b82e98f3e8fa7fa815b8ac1acb"> 2586</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR11_1 \</span></div>
<div class="line"><a name="l02587"></a><span class="lineno"> 2587</span>&#160;<span class="preprocessor">    (0x2U &lt;&lt; GPIO_OSPEEDR_OSPEEDR11_Pos) </span></div>
<div class="line"><a name="l02588"></a><span class="lineno"> 2588</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR12_Pos (24U)</span></div>
<div class="line"><a name="l02589"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae8193e997c7128b854ae5b89dc6923f2"> 2589</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR12_Msk \</span></div>
<div class="line"><a name="l02590"></a><span class="lineno"> 2590</span>&#160;<span class="preprocessor">    (0x3U &lt;&lt; GPIO_OSPEEDR_OSPEEDR12_Pos) </span></div>
<div class="line"><a name="l02591"></a><span class="lineno"> 2591</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR12 GPIO_OSPEEDR_OSPEEDR12_Msk</span></div>
<div class="line"><a name="l02592"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga16cd66090764f3078c98af46e027050c"> 2592</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR12_0 \</span></div>
<div class="line"><a name="l02593"></a><span class="lineno"> 2593</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; GPIO_OSPEEDR_OSPEEDR12_Pos) </span></div>
<div class="line"><a name="l02594"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac37c734ffcbaf2ed7d59a915e807be16"> 2594</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR12_1 \</span></div>
<div class="line"><a name="l02595"></a><span class="lineno"> 2595</span>&#160;<span class="preprocessor">    (0x2U &lt;&lt; GPIO_OSPEEDR_OSPEEDR12_Pos) </span></div>
<div class="line"><a name="l02596"></a><span class="lineno"> 2596</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR13_Pos (26U)</span></div>
<div class="line"><a name="l02597"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad3e2deb29b8b72c7dcb2b9e72c804088"> 2597</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR13_Msk \</span></div>
<div class="line"><a name="l02598"></a><span class="lineno"> 2598</span>&#160;<span class="preprocessor">    (0x3U &lt;&lt; GPIO_OSPEEDR_OSPEEDR13_Pos) </span></div>
<div class="line"><a name="l02599"></a><span class="lineno"> 2599</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR13 GPIO_OSPEEDR_OSPEEDR13_Msk</span></div>
<div class="line"><a name="l02600"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae2eaf8f9861c939db6c38409d7aadbd6"> 2600</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR13_0 \</span></div>
<div class="line"><a name="l02601"></a><span class="lineno"> 2601</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; GPIO_OSPEEDR_OSPEEDR13_Pos) </span></div>
<div class="line"><a name="l02602"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0ae953b52cc0f8a54d5f528f3216c793"> 2602</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR13_1 \</span></div>
<div class="line"><a name="l02603"></a><span class="lineno"> 2603</span>&#160;<span class="preprocessor">    (0x2U &lt;&lt; GPIO_OSPEEDR_OSPEEDR13_Pos) </span></div>
<div class="line"><a name="l02604"></a><span class="lineno"> 2604</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR14_Pos (28U)</span></div>
<div class="line"><a name="l02605"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga45e55ade8781c9282c5f003b88f64454"> 2605</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR14_Msk \</span></div>
<div class="line"><a name="l02606"></a><span class="lineno"> 2606</span>&#160;<span class="preprocessor">    (0x3U &lt;&lt; GPIO_OSPEEDR_OSPEEDR14_Pos) </span></div>
<div class="line"><a name="l02607"></a><span class="lineno"> 2607</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR14 GPIO_OSPEEDR_OSPEEDR14_Msk</span></div>
<div class="line"><a name="l02608"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa0aa874ce3e83515deb520ab242851f6"> 2608</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR14_0 \</span></div>
<div class="line"><a name="l02609"></a><span class="lineno"> 2609</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; GPIO_OSPEEDR_OSPEEDR14_Pos) </span></div>
<div class="line"><a name="l02610"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6c348d5cabedac86f6d70aa00c3352ea"> 2610</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR14_1 \</span></div>
<div class="line"><a name="l02611"></a><span class="lineno"> 2611</span>&#160;<span class="preprocessor">    (0x2U &lt;&lt; GPIO_OSPEEDR_OSPEEDR14_Pos) </span></div>
<div class="line"><a name="l02612"></a><span class="lineno"> 2612</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR15_Pos (30U)</span></div>
<div class="line"><a name="l02613"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga437b5a7e48ac3e63ea0574179c9cc447"> 2613</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR15_Msk \</span></div>
<div class="line"><a name="l02614"></a><span class="lineno"> 2614</span>&#160;<span class="preprocessor">    (0x3U &lt;&lt; GPIO_OSPEEDR_OSPEEDR15_Pos) </span></div>
<div class="line"><a name="l02615"></a><span class="lineno"> 2615</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR15 GPIO_OSPEEDR_OSPEEDR15_Msk</span></div>
<div class="line"><a name="l02616"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf9e0e73830208b2c068f11fcc56a302e"> 2616</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR15_0 \</span></div>
<div class="line"><a name="l02617"></a><span class="lineno"> 2617</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; GPIO_OSPEEDR_OSPEEDR15_Pos) </span></div>
<div class="line"><a name="l02618"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa8324dacb10556d4cef99309a72d5da7"> 2618</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR15_1 \</span></div>
<div class="line"><a name="l02619"></a><span class="lineno"> 2619</span>&#160;<span class="preprocessor">    (0x2U &lt;&lt; GPIO_OSPEEDR_OSPEEDR15_Pos) </span></div>
<div class="line"><a name="l02621"></a><span class="lineno"> 2621</span>&#160;<span class="preprocessor"></span><span class="comment">/* Old Bit definition for GPIO_OSPEEDR register maintained for legacy purpose */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02622"></a><span class="lineno"> 2622</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR0    GPIO_OSPEEDR_OSPEEDR0</span></div>
<div class="line"><a name="l02623"></a><span class="lineno"> 2623</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR0_0  GPIO_OSPEEDR_OSPEEDR0_0</span></div>
<div class="line"><a name="l02624"></a><span class="lineno"> 2624</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR0_1  GPIO_OSPEEDR_OSPEEDR0_1</span></div>
<div class="line"><a name="l02625"></a><span class="lineno"> 2625</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR1    GPIO_OSPEEDR_OSPEEDR1</span></div>
<div class="line"><a name="l02626"></a><span class="lineno"> 2626</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR1_0  GPIO_OSPEEDR_OSPEEDR1_0</span></div>
<div class="line"><a name="l02627"></a><span class="lineno"> 2627</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR1_1  GPIO_OSPEEDR_OSPEEDR1_1</span></div>
<div class="line"><a name="l02628"></a><span class="lineno"> 2628</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR2    GPIO_OSPEEDR_OSPEEDR2</span></div>
<div class="line"><a name="l02629"></a><span class="lineno"> 2629</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR2_0  GPIO_OSPEEDR_OSPEEDR2_0</span></div>
<div class="line"><a name="l02630"></a><span class="lineno"> 2630</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR2_1  GPIO_OSPEEDR_OSPEEDR2_1</span></div>
<div class="line"><a name="l02631"></a><span class="lineno"> 2631</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR3    GPIO_OSPEEDR_OSPEEDR3</span></div>
<div class="line"><a name="l02632"></a><span class="lineno"> 2632</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR3_0  GPIO_OSPEEDR_OSPEEDR3_0</span></div>
<div class="line"><a name="l02633"></a><span class="lineno"> 2633</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR3_1  GPIO_OSPEEDR_OSPEEDR3_1</span></div>
<div class="line"><a name="l02634"></a><span class="lineno"> 2634</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR4    GPIO_OSPEEDR_OSPEEDR4</span></div>
<div class="line"><a name="l02635"></a><span class="lineno"> 2635</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR4_0  GPIO_OSPEEDR_OSPEEDR4_0</span></div>
<div class="line"><a name="l02636"></a><span class="lineno"> 2636</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR4_1  GPIO_OSPEEDR_OSPEEDR4_1</span></div>
<div class="line"><a name="l02637"></a><span class="lineno"> 2637</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR5    GPIO_OSPEEDR_OSPEEDR5</span></div>
<div class="line"><a name="l02638"></a><span class="lineno"> 2638</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR5_0  GPIO_OSPEEDR_OSPEEDR5_0</span></div>
<div class="line"><a name="l02639"></a><span class="lineno"> 2639</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR5_1  GPIO_OSPEEDR_OSPEEDR5_1</span></div>
<div class="line"><a name="l02640"></a><span class="lineno"> 2640</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR6    GPIO_OSPEEDR_OSPEEDR6</span></div>
<div class="line"><a name="l02641"></a><span class="lineno"> 2641</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR6_0  GPIO_OSPEEDR_OSPEEDR6_0</span></div>
<div class="line"><a name="l02642"></a><span class="lineno"> 2642</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR6_1  GPIO_OSPEEDR_OSPEEDR6_1</span></div>
<div class="line"><a name="l02643"></a><span class="lineno"> 2643</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR7    GPIO_OSPEEDR_OSPEEDR7</span></div>
<div class="line"><a name="l02644"></a><span class="lineno"> 2644</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR7_0  GPIO_OSPEEDR_OSPEEDR7_0</span></div>
<div class="line"><a name="l02645"></a><span class="lineno"> 2645</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR7_1  GPIO_OSPEEDR_OSPEEDR7_1</span></div>
<div class="line"><a name="l02646"></a><span class="lineno"> 2646</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR8    GPIO_OSPEEDR_OSPEEDR8</span></div>
<div class="line"><a name="l02647"></a><span class="lineno"> 2647</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR8_0  GPIO_OSPEEDR_OSPEEDR8_0</span></div>
<div class="line"><a name="l02648"></a><span class="lineno"> 2648</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR8_1  GPIO_OSPEEDR_OSPEEDR8_1</span></div>
<div class="line"><a name="l02649"></a><span class="lineno"> 2649</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR9    GPIO_OSPEEDR_OSPEEDR9</span></div>
<div class="line"><a name="l02650"></a><span class="lineno"> 2650</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR9_0  GPIO_OSPEEDR_OSPEEDR9_0</span></div>
<div class="line"><a name="l02651"></a><span class="lineno"> 2651</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR9_1  GPIO_OSPEEDR_OSPEEDR9_1</span></div>
<div class="line"><a name="l02652"></a><span class="lineno"> 2652</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR10   GPIO_OSPEEDR_OSPEEDR10</span></div>
<div class="line"><a name="l02653"></a><span class="lineno"> 2653</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR10_0 GPIO_OSPEEDR_OSPEEDR10_0</span></div>
<div class="line"><a name="l02654"></a><span class="lineno"> 2654</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR10_1 GPIO_OSPEEDR_OSPEEDR10_1</span></div>
<div class="line"><a name="l02655"></a><span class="lineno"> 2655</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR11   GPIO_OSPEEDR_OSPEEDR11</span></div>
<div class="line"><a name="l02656"></a><span class="lineno"> 2656</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR11_0 GPIO_OSPEEDR_OSPEEDR11_0</span></div>
<div class="line"><a name="l02657"></a><span class="lineno"> 2657</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR11_1 GPIO_OSPEEDR_OSPEEDR11_1</span></div>
<div class="line"><a name="l02658"></a><span class="lineno"> 2658</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR12   GPIO_OSPEEDR_OSPEEDR12</span></div>
<div class="line"><a name="l02659"></a><span class="lineno"> 2659</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR12_0 GPIO_OSPEEDR_OSPEEDR12_0</span></div>
<div class="line"><a name="l02660"></a><span class="lineno"> 2660</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR12_1 GPIO_OSPEEDR_OSPEEDR12_1</span></div>
<div class="line"><a name="l02661"></a><span class="lineno"> 2661</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR13   GPIO_OSPEEDR_OSPEEDR13</span></div>
<div class="line"><a name="l02662"></a><span class="lineno"> 2662</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR13_0 GPIO_OSPEEDR_OSPEEDR13_0</span></div>
<div class="line"><a name="l02663"></a><span class="lineno"> 2663</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR13_1 GPIO_OSPEEDR_OSPEEDR13_1</span></div>
<div class="line"><a name="l02664"></a><span class="lineno"> 2664</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR14   GPIO_OSPEEDR_OSPEEDR14</span></div>
<div class="line"><a name="l02665"></a><span class="lineno"> 2665</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR14_0 GPIO_OSPEEDR_OSPEEDR14_0</span></div>
<div class="line"><a name="l02666"></a><span class="lineno"> 2666</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR14_1 GPIO_OSPEEDR_OSPEEDR14_1</span></div>
<div class="line"><a name="l02667"></a><span class="lineno"> 2667</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR15   GPIO_OSPEEDR_OSPEEDR15</span></div>
<div class="line"><a name="l02668"></a><span class="lineno"> 2668</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR15_0 GPIO_OSPEEDR_OSPEEDR15_0</span></div>
<div class="line"><a name="l02669"></a><span class="lineno"> 2669</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR15_1 GPIO_OSPEEDR_OSPEEDR15_1</span></div>
<div class="line"><a name="l02670"></a><span class="lineno"> 2670</span>&#160; </div>
<div class="line"><a name="l02671"></a><span class="lineno"> 2671</span>&#160;<span class="comment">/*******************  Bit definition for GPIO_PUPDR register ******************/</span></div>
<div class="line"><a name="l02672"></a><span class="lineno"> 2672</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR0_Pos (0U)</span></div>
<div class="line"><a name="l02673"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafb01551efcb3ad1b1e755da93167eac5"> 2673</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR0_Msk                       \</span></div>
<div class="line"><a name="l02674"></a><span class="lineno"> 2674</span>&#160;<span class="preprocessor">    (0x3U &lt;&lt; GPIO_PUPDR_PUPDR0_Pos) </span></div>
<div class="line"><a name="l02676"></a><span class="lineno"> 2676</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR0     GPIO_PUPDR_PUPDR0_Msk</span></div>
<div class="line"><a name="l02677"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga90ce7d30e6ae0b2faca4a6861ecc4cc6"> 2677</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR0_0   (0x1U &lt;&lt; GPIO_PUPDR_PUPDR0_Pos) </span></div>
<div class="line"><a name="l02678"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafce37884b3fefd13f415d3d0e86cba54"> 2678</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR0_1   (0x2U &lt;&lt; GPIO_PUPDR_PUPDR0_Pos) </span></div>
<div class="line"><a name="l02679"></a><span class="lineno"> 2679</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR1_Pos (2U)</span></div>
<div class="line"><a name="l02680"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gadbe88d4645ceb71ec8a26b329d021e41"> 2680</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR1_Msk                       \</span></div>
<div class="line"><a name="l02681"></a><span class="lineno"> 2681</span>&#160;<span class="preprocessor">    (0x3U &lt;&lt; GPIO_PUPDR_PUPDR1_Pos) </span></div>
<div class="line"><a name="l02683"></a><span class="lineno"> 2683</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR1     GPIO_PUPDR_PUPDR1_Msk</span></div>
<div class="line"><a name="l02684"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf102b1b4f826fdc1febfeaf42a7d8a7f"> 2684</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR1_0   (0x1U &lt;&lt; GPIO_PUPDR_PUPDR1_Pos) </span></div>
<div class="line"><a name="l02685"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga33e13010f729b9a9555c1af45ee42bf7"> 2685</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR1_1   (0x2U &lt;&lt; GPIO_PUPDR_PUPDR1_Pos) </span></div>
<div class="line"><a name="l02686"></a><span class="lineno"> 2686</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR2_Pos (4U)</span></div>
<div class="line"><a name="l02687"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaae23b8431c20a5d525d5201b25c35783"> 2687</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR2_Msk                       \</span></div>
<div class="line"><a name="l02688"></a><span class="lineno"> 2688</span>&#160;<span class="preprocessor">    (0x3U &lt;&lt; GPIO_PUPDR_PUPDR2_Pos) </span></div>
<div class="line"><a name="l02690"></a><span class="lineno"> 2690</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR2     GPIO_PUPDR_PUPDR2_Msk</span></div>
<div class="line"><a name="l02691"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae53f1f88362bc9d12367842b2c41ac5f"> 2691</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR2_0   (0x1U &lt;&lt; GPIO_PUPDR_PUPDR2_Pos) </span></div>
<div class="line"><a name="l02692"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad00c76742cc343b8be0aef2b7a552b21"> 2692</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR2_1   (0x2U &lt;&lt; GPIO_PUPDR_PUPDR2_Pos) </span></div>
<div class="line"><a name="l02693"></a><span class="lineno"> 2693</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR3_Pos (6U)</span></div>
<div class="line"><a name="l02694"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga403a661b8ff6c3e96373107bd4d3f638"> 2694</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR3_Msk                       \</span></div>
<div class="line"><a name="l02695"></a><span class="lineno"> 2695</span>&#160;<span class="preprocessor">    (0x3U &lt;&lt; GPIO_PUPDR_PUPDR3_Pos) </span></div>
<div class="line"><a name="l02697"></a><span class="lineno"> 2697</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR3     GPIO_PUPDR_PUPDR3_Msk</span></div>
<div class="line"><a name="l02698"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1fa0a8d6a6bfc0dd9d6cd2cf26a736a9"> 2698</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR3_0   (0x1U &lt;&lt; GPIO_PUPDR_PUPDR3_Pos) </span></div>
<div class="line"><a name="l02699"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9bd409075d0271cfcf5f2a382f55af83"> 2699</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR3_1   (0x2U &lt;&lt; GPIO_PUPDR_PUPDR3_Pos) </span></div>
<div class="line"><a name="l02700"></a><span class="lineno"> 2700</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR4_Pos (8U)</span></div>
<div class="line"><a name="l02701"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga81478ef271cd93f7d2a9bb9b6f676502"> 2701</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR4_Msk                       \</span></div>
<div class="line"><a name="l02702"></a><span class="lineno"> 2702</span>&#160;<span class="preprocessor">    (0x3U &lt;&lt; GPIO_PUPDR_PUPDR4_Pos) </span></div>
<div class="line"><a name="l02704"></a><span class="lineno"> 2704</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR4     GPIO_PUPDR_PUPDR4_Msk</span></div>
<div class="line"><a name="l02705"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaaaa42ab206386a753e8d57b76761d787"> 2705</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR4_0   (0x1U &lt;&lt; GPIO_PUPDR_PUPDR4_Pos) </span></div>
<div class="line"><a name="l02706"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa7c19b72c8d4ebff81d9e7a6bb292d9e"> 2706</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR4_1   (0x2U &lt;&lt; GPIO_PUPDR_PUPDR4_Pos) </span></div>
<div class="line"><a name="l02707"></a><span class="lineno"> 2707</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR5_Pos (10U)</span></div>
<div class="line"><a name="l02708"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0944d79af9a53030939a732c03bff434"> 2708</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR5_Msk                       \</span></div>
<div class="line"><a name="l02709"></a><span class="lineno"> 2709</span>&#160;<span class="preprocessor">    (0x3U &lt;&lt; GPIO_PUPDR_PUPDR5_Pos) </span></div>
<div class="line"><a name="l02711"></a><span class="lineno"> 2711</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR5     GPIO_PUPDR_PUPDR5_Msk</span></div>
<div class="line"><a name="l02712"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga407f836cfe9440c0a9346bae50593324"> 2712</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR5_0   (0x1U &lt;&lt; GPIO_PUPDR_PUPDR5_Pos) </span></div>
<div class="line"><a name="l02713"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6e969eee59eb13d03cecb10296f3cba3"> 2713</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR5_1   (0x2U &lt;&lt; GPIO_PUPDR_PUPDR5_Pos) </span></div>
<div class="line"><a name="l02714"></a><span class="lineno"> 2714</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR6_Pos (12U)</span></div>
<div class="line"><a name="l02715"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaff349c9d9641fd4ff6c96a4ed39c377d"> 2715</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR6_Msk                       \</span></div>
<div class="line"><a name="l02716"></a><span class="lineno"> 2716</span>&#160;<span class="preprocessor">    (0x3U &lt;&lt; GPIO_PUPDR_PUPDR6_Pos) </span></div>
<div class="line"><a name="l02718"></a><span class="lineno"> 2718</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR6     GPIO_PUPDR_PUPDR6_Msk</span></div>
<div class="line"><a name="l02719"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa74c5941b0d588bfd8334c97dd16871e"> 2719</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR6_0   (0x1U &lt;&lt; GPIO_PUPDR_PUPDR6_Pos) </span></div>
<div class="line"><a name="l02720"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga84fe57689233ae16b9b38b3db0f8b31b"> 2720</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR6_1   (0x2U &lt;&lt; GPIO_PUPDR_PUPDR6_Pos) </span></div>
<div class="line"><a name="l02721"></a><span class="lineno"> 2721</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR7_Pos (14U)</span></div>
<div class="line"><a name="l02722"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gadf5ab27eceaadf3e3fe5c234f9ab07f0"> 2722</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR7_Msk                       \</span></div>
<div class="line"><a name="l02723"></a><span class="lineno"> 2723</span>&#160;<span class="preprocessor">    (0x3U &lt;&lt; GPIO_PUPDR_PUPDR7_Pos) </span></div>
<div class="line"><a name="l02725"></a><span class="lineno"> 2725</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR7     GPIO_PUPDR_PUPDR7_Msk</span></div>
<div class="line"><a name="l02726"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7b75312f187bed2ef764a0f244b8cd1b"> 2726</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR7_0   (0x1U &lt;&lt; GPIO_PUPDR_PUPDR7_Pos) </span></div>
<div class="line"><a name="l02727"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga284ea60cb769d74a000af43ddebfdbeb"> 2727</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR7_1   (0x2U &lt;&lt; GPIO_PUPDR_PUPDR7_Pos) </span></div>
<div class="line"><a name="l02728"></a><span class="lineno"> 2728</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR8_Pos (16U)</span></div>
<div class="line"><a name="l02729"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabb779534ca337c5ffcd104edb9498c59"> 2729</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR8_Msk                       \</span></div>
<div class="line"><a name="l02730"></a><span class="lineno"> 2730</span>&#160;<span class="preprocessor">    (0x3U &lt;&lt; GPIO_PUPDR_PUPDR8_Pos) </span></div>
<div class="line"><a name="l02732"></a><span class="lineno"> 2732</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR8     GPIO_PUPDR_PUPDR8_Msk</span></div>
<div class="line"><a name="l02733"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga76b3b97a4a27a8bb2e942c0f95f7af31"> 2733</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR8_0   (0x1U &lt;&lt; GPIO_PUPDR_PUPDR8_Pos) </span></div>
<div class="line"><a name="l02734"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab9963e91e82f1059ec170793cbf32986"> 2734</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR8_1   (0x2U &lt;&lt; GPIO_PUPDR_PUPDR8_Pos) </span></div>
<div class="line"><a name="l02735"></a><span class="lineno"> 2735</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR9_Pos (18U)</span></div>
<div class="line"><a name="l02736"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga028e07660ed6d05c4c6e3d9ca4b53c19"> 2736</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR9_Msk                       \</span></div>
<div class="line"><a name="l02737"></a><span class="lineno"> 2737</span>&#160;<span class="preprocessor">    (0x3U &lt;&lt; GPIO_PUPDR_PUPDR9_Pos) </span></div>
<div class="line"><a name="l02739"></a><span class="lineno"> 2739</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR9      GPIO_PUPDR_PUPDR9_Msk</span></div>
<div class="line"><a name="l02740"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga45a4501a9b4ff20e5404a97031e02537"> 2740</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR9_0    (0x1U &lt;&lt; GPIO_PUPDR_PUPDR9_Pos) </span></div>
<div class="line"><a name="l02741"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaef8b9bad1bc1bb219f6b51bb12c48e67"> 2741</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR9_1    (0x2U &lt;&lt; GPIO_PUPDR_PUPDR9_Pos) </span></div>
<div class="line"><a name="l02742"></a><span class="lineno"> 2742</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR10_Pos (20U)</span></div>
<div class="line"><a name="l02743"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad588e530ee6e5166fd35e9d43b295287"> 2743</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR10_Msk \</span></div>
<div class="line"><a name="l02744"></a><span class="lineno"> 2744</span>&#160;<span class="preprocessor">    (0x3U &lt;&lt; GPIO_PUPDR_PUPDR10_Pos) </span></div>
<div class="line"><a name="l02745"></a><span class="lineno"> 2745</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR10 GPIO_PUPDR_PUPDR10_Msk</span></div>
<div class="line"><a name="l02746"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga67fd34cdbc389ee49f5a9bf1271d7dd9"> 2746</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR10_0                         \</span></div>
<div class="line"><a name="l02747"></a><span class="lineno"> 2747</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; GPIO_PUPDR_PUPDR10_Pos) </span></div>
<div class="line"><a name="l02749"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga08ac8e25da27d1b6c97647fd18b3a335"> 2749</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR10_1                         \</span></div>
<div class="line"><a name="l02750"></a><span class="lineno"> 2750</span>&#160;<span class="preprocessor">    (0x2U &lt;&lt; GPIO_PUPDR_PUPDR10_Pos) </span></div>
<div class="line"><a name="l02752"></a><span class="lineno"> 2752</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR11_Pos (22U)</span></div>
<div class="line"><a name="l02753"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac00eeaff07aa3953cc3a0628a899bcc5"> 2753</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR11_Msk \</span></div>
<div class="line"><a name="l02754"></a><span class="lineno"> 2754</span>&#160;<span class="preprocessor">    (0x3U &lt;&lt; GPIO_PUPDR_PUPDR11_Pos) </span></div>
<div class="line"><a name="l02755"></a><span class="lineno"> 2755</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR11 GPIO_PUPDR_PUPDR11_Msk</span></div>
<div class="line"><a name="l02756"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga18b3ea6ccb52b072cb19d6677b610831"> 2756</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR11_0                         \</span></div>
<div class="line"><a name="l02757"></a><span class="lineno"> 2757</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; GPIO_PUPDR_PUPDR11_Pos) </span></div>
<div class="line"><a name="l02759"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga78a3508e309b9acfa99c3a4301dfb0d8"> 2759</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR11_1                         \</span></div>
<div class="line"><a name="l02760"></a><span class="lineno"> 2760</span>&#160;<span class="preprocessor">    (0x2U &lt;&lt; GPIO_PUPDR_PUPDR11_Pos) </span></div>
<div class="line"><a name="l02762"></a><span class="lineno"> 2762</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR12_Pos (24U)</span></div>
<div class="line"><a name="l02763"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac62c65d49ff368d3af4d63d22d73b93b"> 2763</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR12_Msk \</span></div>
<div class="line"><a name="l02764"></a><span class="lineno"> 2764</span>&#160;<span class="preprocessor">    (0x3U &lt;&lt; GPIO_PUPDR_PUPDR12_Pos) </span></div>
<div class="line"><a name="l02765"></a><span class="lineno"> 2765</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR12 GPIO_PUPDR_PUPDR12_Msk</span></div>
<div class="line"><a name="l02766"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9a0cd6d85037a7ae0d19806a7dc428a0"> 2766</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR12_0                         \</span></div>
<div class="line"><a name="l02767"></a><span class="lineno"> 2767</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; GPIO_PUPDR_PUPDR12_Pos) </span></div>
<div class="line"><a name="l02769"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga460b8f9029d8703782110e118fd6ccdb"> 2769</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR12_1                         \</span></div>
<div class="line"><a name="l02770"></a><span class="lineno"> 2770</span>&#160;<span class="preprocessor">    (0x2U &lt;&lt; GPIO_PUPDR_PUPDR12_Pos) </span></div>
<div class="line"><a name="l02772"></a><span class="lineno"> 2772</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR13_Pos (26U)</span></div>
<div class="line"><a name="l02773"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6594a39f94b19dc5c37ed4b8356c62a6"> 2773</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR13_Msk \</span></div>
<div class="line"><a name="l02774"></a><span class="lineno"> 2774</span>&#160;<span class="preprocessor">    (0x3U &lt;&lt; GPIO_PUPDR_PUPDR13_Pos) </span></div>
<div class="line"><a name="l02775"></a><span class="lineno"> 2775</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR13 GPIO_PUPDR_PUPDR13_Msk</span></div>
<div class="line"><a name="l02776"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae29eccc9daf15c787ebfc26af3fb3194"> 2776</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR13_0                         \</span></div>
<div class="line"><a name="l02777"></a><span class="lineno"> 2777</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; GPIO_PUPDR_PUPDR13_Pos) </span></div>
<div class="line"><a name="l02779"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga80eddbf0106ccf71413851269315125d"> 2779</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR13_1                         \</span></div>
<div class="line"><a name="l02780"></a><span class="lineno"> 2780</span>&#160;<span class="preprocessor">    (0x2U &lt;&lt; GPIO_PUPDR_PUPDR13_Pos) </span></div>
<div class="line"><a name="l02782"></a><span class="lineno"> 2782</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR14_Pos (28U)</span></div>
<div class="line"><a name="l02783"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab87e440c08acd4837c821d82ff02c9b6"> 2783</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR14_Msk \</span></div>
<div class="line"><a name="l02784"></a><span class="lineno"> 2784</span>&#160;<span class="preprocessor">    (0x3U &lt;&lt; GPIO_PUPDR_PUPDR14_Pos) </span></div>
<div class="line"><a name="l02785"></a><span class="lineno"> 2785</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR14 GPIO_PUPDR_PUPDR14_Msk</span></div>
<div class="line"><a name="l02786"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad8521ddc4fa71b57540b61ec7803e77f"> 2786</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR14_0                         \</span></div>
<div class="line"><a name="l02787"></a><span class="lineno"> 2787</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; GPIO_PUPDR_PUPDR14_Pos) </span></div>
<div class="line"><a name="l02789"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac5bcc6307af9a6e5f578dfcb4fda49b3"> 2789</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR14_1                         \</span></div>
<div class="line"><a name="l02790"></a><span class="lineno"> 2790</span>&#160;<span class="preprocessor">    (0x2U &lt;&lt; GPIO_PUPDR_PUPDR14_Pos) </span></div>
<div class="line"><a name="l02792"></a><span class="lineno"> 2792</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR15_Pos (30U)</span></div>
<div class="line"><a name="l02793"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga69922e19cb85abfd0cad889a0d4c08e1"> 2793</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR15_Msk \</span></div>
<div class="line"><a name="l02794"></a><span class="lineno"> 2794</span>&#160;<span class="preprocessor">    (0x3U &lt;&lt; GPIO_PUPDR_PUPDR15_Pos) </span></div>
<div class="line"><a name="l02795"></a><span class="lineno"> 2795</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR15 GPIO_PUPDR_PUPDR15_Msk</span></div>
<div class="line"><a name="l02796"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0b6f6a720852e3791433148aab8b722c"> 2796</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR15_0                         \</span></div>
<div class="line"><a name="l02797"></a><span class="lineno"> 2797</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; GPIO_PUPDR_PUPDR15_Pos) </span></div>
<div class="line"><a name="l02799"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0d827196cbbdebdf82554c8c04a1db6f"> 2799</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR15_1                         \</span></div>
<div class="line"><a name="l02800"></a><span class="lineno"> 2800</span>&#160;<span class="preprocessor">    (0x2U &lt;&lt; GPIO_PUPDR_PUPDR15_Pos) </span></div>
<div class="line"><a name="l02803"></a><span class="lineno"> 2803</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for GPIO_IDR register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02804"></a><span class="lineno"> 2804</span>&#160;<span class="preprocessor">#define GPIO_IDR_0  (0x00000001U)</span></div>
<div class="line"><a name="l02805"></a><span class="lineno"> 2805</span>&#160;<span class="preprocessor">#define GPIO_IDR_1  (0x00000002U)</span></div>
<div class="line"><a name="l02806"></a><span class="lineno"> 2806</span>&#160;<span class="preprocessor">#define GPIO_IDR_2  (0x00000004U)</span></div>
<div class="line"><a name="l02807"></a><span class="lineno"> 2807</span>&#160;<span class="preprocessor">#define GPIO_IDR_3  (0x00000008U)</span></div>
<div class="line"><a name="l02808"></a><span class="lineno"> 2808</span>&#160;<span class="preprocessor">#define GPIO_IDR_4  (0x00000010U)</span></div>
<div class="line"><a name="l02809"></a><span class="lineno"> 2809</span>&#160;<span class="preprocessor">#define GPIO_IDR_5  (0x00000020U)</span></div>
<div class="line"><a name="l02810"></a><span class="lineno"> 2810</span>&#160;<span class="preprocessor">#define GPIO_IDR_6  (0x00000040U)</span></div>
<div class="line"><a name="l02811"></a><span class="lineno"> 2811</span>&#160;<span class="preprocessor">#define GPIO_IDR_7  (0x00000080U)</span></div>
<div class="line"><a name="l02812"></a><span class="lineno"> 2812</span>&#160;<span class="preprocessor">#define GPIO_IDR_8  (0x00000100U)</span></div>
<div class="line"><a name="l02813"></a><span class="lineno"> 2813</span>&#160;<span class="preprocessor">#define GPIO_IDR_9  (0x00000200U)</span></div>
<div class="line"><a name="l02814"></a><span class="lineno"> 2814</span>&#160;<span class="preprocessor">#define GPIO_IDR_10 (0x00000400U)</span></div>
<div class="line"><a name="l02815"></a><span class="lineno"> 2815</span>&#160;<span class="preprocessor">#define GPIO_IDR_11 (0x00000800U)</span></div>
<div class="line"><a name="l02816"></a><span class="lineno"> 2816</span>&#160;<span class="preprocessor">#define GPIO_IDR_12 (0x00001000U)</span></div>
<div class="line"><a name="l02817"></a><span class="lineno"> 2817</span>&#160;<span class="preprocessor">#define GPIO_IDR_13 (0x00002000U)</span></div>
<div class="line"><a name="l02818"></a><span class="lineno"> 2818</span>&#160;<span class="preprocessor">#define GPIO_IDR_14 (0x00004000U)</span></div>
<div class="line"><a name="l02819"></a><span class="lineno"> 2819</span>&#160;<span class="preprocessor">#define GPIO_IDR_15 (0x00008000U)</span></div>
<div class="line"><a name="l02820"></a><span class="lineno"> 2820</span>&#160; </div>
<div class="line"><a name="l02821"></a><span class="lineno"> 2821</span>&#160;<span class="comment">/******************  Bit definition for GPIO_ODR register  ********************/</span></div>
<div class="line"><a name="l02822"></a><span class="lineno"> 2822</span>&#160;<span class="preprocessor">#define GPIO_ODR_0  (0x00000001U)</span></div>
<div class="line"><a name="l02823"></a><span class="lineno"> 2823</span>&#160;<span class="preprocessor">#define GPIO_ODR_1  (0x00000002U)</span></div>
<div class="line"><a name="l02824"></a><span class="lineno"> 2824</span>&#160;<span class="preprocessor">#define GPIO_ODR_2  (0x00000004U)</span></div>
<div class="line"><a name="l02825"></a><span class="lineno"> 2825</span>&#160;<span class="preprocessor">#define GPIO_ODR_3  (0x00000008U)</span></div>
<div class="line"><a name="l02826"></a><span class="lineno"> 2826</span>&#160;<span class="preprocessor">#define GPIO_ODR_4  (0x00000010U)</span></div>
<div class="line"><a name="l02827"></a><span class="lineno"> 2827</span>&#160;<span class="preprocessor">#define GPIO_ODR_5  (0x00000020U)</span></div>
<div class="line"><a name="l02828"></a><span class="lineno"> 2828</span>&#160;<span class="preprocessor">#define GPIO_ODR_6  (0x00000040U)</span></div>
<div class="line"><a name="l02829"></a><span class="lineno"> 2829</span>&#160;<span class="preprocessor">#define GPIO_ODR_7  (0x00000080U)</span></div>
<div class="line"><a name="l02830"></a><span class="lineno"> 2830</span>&#160;<span class="preprocessor">#define GPIO_ODR_8  (0x00000100U)</span></div>
<div class="line"><a name="l02831"></a><span class="lineno"> 2831</span>&#160;<span class="preprocessor">#define GPIO_ODR_9  (0x00000200U)</span></div>
<div class="line"><a name="l02832"></a><span class="lineno"> 2832</span>&#160;<span class="preprocessor">#define GPIO_ODR_10 (0x00000400U)</span></div>
<div class="line"><a name="l02833"></a><span class="lineno"> 2833</span>&#160;<span class="preprocessor">#define GPIO_ODR_11 (0x00000800U)</span></div>
<div class="line"><a name="l02834"></a><span class="lineno"> 2834</span>&#160;<span class="preprocessor">#define GPIO_ODR_12 (0x00001000U)</span></div>
<div class="line"><a name="l02835"></a><span class="lineno"> 2835</span>&#160;<span class="preprocessor">#define GPIO_ODR_13 (0x00002000U)</span></div>
<div class="line"><a name="l02836"></a><span class="lineno"> 2836</span>&#160;<span class="preprocessor">#define GPIO_ODR_14 (0x00004000U)</span></div>
<div class="line"><a name="l02837"></a><span class="lineno"> 2837</span>&#160;<span class="preprocessor">#define GPIO_ODR_15 (0x00008000U)</span></div>
<div class="line"><a name="l02838"></a><span class="lineno"> 2838</span>&#160; </div>
<div class="line"><a name="l02839"></a><span class="lineno"> 2839</span>&#160;<span class="comment">/****************** Bit definition for GPIO_BSRR register  ********************/</span></div>
<div class="line"><a name="l02840"></a><span class="lineno"> 2840</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_0  (0x00000001U)</span></div>
<div class="line"><a name="l02841"></a><span class="lineno"> 2841</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_1  (0x00000002U)</span></div>
<div class="line"><a name="l02842"></a><span class="lineno"> 2842</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_2  (0x00000004U)</span></div>
<div class="line"><a name="l02843"></a><span class="lineno"> 2843</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_3  (0x00000008U)</span></div>
<div class="line"><a name="l02844"></a><span class="lineno"> 2844</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_4  (0x00000010U)</span></div>
<div class="line"><a name="l02845"></a><span class="lineno"> 2845</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_5  (0x00000020U)</span></div>
<div class="line"><a name="l02846"></a><span class="lineno"> 2846</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_6  (0x00000040U)</span></div>
<div class="line"><a name="l02847"></a><span class="lineno"> 2847</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_7  (0x00000080U)</span></div>
<div class="line"><a name="l02848"></a><span class="lineno"> 2848</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_8  (0x00000100U)</span></div>
<div class="line"><a name="l02849"></a><span class="lineno"> 2849</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_9  (0x00000200U)</span></div>
<div class="line"><a name="l02850"></a><span class="lineno"> 2850</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_10 (0x00000400U)</span></div>
<div class="line"><a name="l02851"></a><span class="lineno"> 2851</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_11 (0x00000800U)</span></div>
<div class="line"><a name="l02852"></a><span class="lineno"> 2852</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_12 (0x00001000U)</span></div>
<div class="line"><a name="l02853"></a><span class="lineno"> 2853</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_13 (0x00002000U)</span></div>
<div class="line"><a name="l02854"></a><span class="lineno"> 2854</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_14 (0x00004000U)</span></div>
<div class="line"><a name="l02855"></a><span class="lineno"> 2855</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_15 (0x00008000U)</span></div>
<div class="line"><a name="l02856"></a><span class="lineno"> 2856</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_0  (0x00010000U)</span></div>
<div class="line"><a name="l02857"></a><span class="lineno"> 2857</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_1  (0x00020000U)</span></div>
<div class="line"><a name="l02858"></a><span class="lineno"> 2858</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_2  (0x00040000U)</span></div>
<div class="line"><a name="l02859"></a><span class="lineno"> 2859</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_3  (0x00080000U)</span></div>
<div class="line"><a name="l02860"></a><span class="lineno"> 2860</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_4  (0x00100000U)</span></div>
<div class="line"><a name="l02861"></a><span class="lineno"> 2861</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_5  (0x00200000U)</span></div>
<div class="line"><a name="l02862"></a><span class="lineno"> 2862</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_6  (0x00400000U)</span></div>
<div class="line"><a name="l02863"></a><span class="lineno"> 2863</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_7  (0x00800000U)</span></div>
<div class="line"><a name="l02864"></a><span class="lineno"> 2864</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_8  (0x01000000U)</span></div>
<div class="line"><a name="l02865"></a><span class="lineno"> 2865</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_9  (0x02000000U)</span></div>
<div class="line"><a name="l02866"></a><span class="lineno"> 2866</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_10 (0x04000000U)</span></div>
<div class="line"><a name="l02867"></a><span class="lineno"> 2867</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_11 (0x08000000U)</span></div>
<div class="line"><a name="l02868"></a><span class="lineno"> 2868</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_12 (0x10000000U)</span></div>
<div class="line"><a name="l02869"></a><span class="lineno"> 2869</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_13 (0x20000000U)</span></div>
<div class="line"><a name="l02870"></a><span class="lineno"> 2870</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_14 (0x40000000U)</span></div>
<div class="line"><a name="l02871"></a><span class="lineno"> 2871</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_15 (0x80000000U)</span></div>
<div class="line"><a name="l02872"></a><span class="lineno"> 2872</span>&#160; </div>
<div class="line"><a name="l02873"></a><span class="lineno"> 2873</span>&#160;<span class="comment">/****************** Bit definition for GPIO_LCKR register  ********************/</span></div>
<div class="line"><a name="l02874"></a><span class="lineno"> 2874</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK0_Pos  (0U)</span></div>
<div class="line"><a name="l02875"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8b01ced29f1324ec2711a784f35504dd"> 2875</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK0_Msk  (0x1U &lt;&lt; GPIO_LCKR_LCK0_Pos) </span></div>
<div class="line"><a name="l02876"></a><span class="lineno"> 2876</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK0      GPIO_LCKR_LCK0_Msk</span></div>
<div class="line"><a name="l02877"></a><span class="lineno"> 2877</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK1_Pos  (1U)</span></div>
<div class="line"><a name="l02878"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4780ec15743062227ad0808efb16d633"> 2878</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK1_Msk  (0x1U &lt;&lt; GPIO_LCKR_LCK1_Pos) </span></div>
<div class="line"><a name="l02879"></a><span class="lineno"> 2879</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK1      GPIO_LCKR_LCK1_Msk</span></div>
<div class="line"><a name="l02880"></a><span class="lineno"> 2880</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK2_Pos  (2U)</span></div>
<div class="line"><a name="l02881"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabc8315e9687b2a21a55a2abe39d42fdf"> 2881</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK2_Msk  (0x1U &lt;&lt; GPIO_LCKR_LCK2_Pos) </span></div>
<div class="line"><a name="l02882"></a><span class="lineno"> 2882</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK2      GPIO_LCKR_LCK2_Msk</span></div>
<div class="line"><a name="l02883"></a><span class="lineno"> 2883</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK3_Pos  (3U)</span></div>
<div class="line"><a name="l02884"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7f2a02d88e51b603d4b80078ccf691e0"> 2884</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK3_Msk  (0x1U &lt;&lt; GPIO_LCKR_LCK3_Pos) </span></div>
<div class="line"><a name="l02885"></a><span class="lineno"> 2885</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK3      GPIO_LCKR_LCK3_Msk</span></div>
<div class="line"><a name="l02886"></a><span class="lineno"> 2886</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK4_Pos  (4U)</span></div>
<div class="line"><a name="l02887"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac6c6dff29eb48ca0a5f6da2bc0bf3639"> 2887</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK4_Msk  (0x1U &lt;&lt; GPIO_LCKR_LCK4_Pos) </span></div>
<div class="line"><a name="l02888"></a><span class="lineno"> 2888</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK4      GPIO_LCKR_LCK4_Msk</span></div>
<div class="line"><a name="l02889"></a><span class="lineno"> 2889</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK5_Pos  (5U)</span></div>
<div class="line"><a name="l02890"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacc6ac7aca22480f300049102d2b1c4be"> 2890</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK5_Msk  (0x1U &lt;&lt; GPIO_LCKR_LCK5_Pos) </span></div>
<div class="line"><a name="l02891"></a><span class="lineno"> 2891</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK5      GPIO_LCKR_LCK5_Msk</span></div>
<div class="line"><a name="l02892"></a><span class="lineno"> 2892</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK6_Pos  (6U)</span></div>
<div class="line"><a name="l02893"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga083a590c26723e38ae5d7fd77e23809c"> 2893</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK6_Msk  (0x1U &lt;&lt; GPIO_LCKR_LCK6_Pos) </span></div>
<div class="line"><a name="l02894"></a><span class="lineno"> 2894</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK6      GPIO_LCKR_LCK6_Msk</span></div>
<div class="line"><a name="l02895"></a><span class="lineno"> 2895</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK7_Pos  (7U)</span></div>
<div class="line"><a name="l02896"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5b322ee1833e0c7d369127406b5ea90e"> 2896</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK7_Msk  (0x1U &lt;&lt; GPIO_LCKR_LCK7_Pos) </span></div>
<div class="line"><a name="l02897"></a><span class="lineno"> 2897</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK7      GPIO_LCKR_LCK7_Msk</span></div>
<div class="line"><a name="l02898"></a><span class="lineno"> 2898</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK8_Pos  (8U)</span></div>
<div class="line"><a name="l02899"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa0e44a9155de4980cdb0f8c4d3afc43e"> 2899</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK8_Msk  (0x1U &lt;&lt; GPIO_LCKR_LCK8_Pos) </span></div>
<div class="line"><a name="l02900"></a><span class="lineno"> 2900</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK8      GPIO_LCKR_LCK8_Msk</span></div>
<div class="line"><a name="l02901"></a><span class="lineno"> 2901</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK9_Pos  (9U)</span></div>
<div class="line"><a name="l02902"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga551c1ad8749c8ddb6785c06c1461338f"> 2902</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK9_Msk  (0x1U &lt;&lt; GPIO_LCKR_LCK9_Pos) </span></div>
<div class="line"><a name="l02903"></a><span class="lineno"> 2903</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK9      GPIO_LCKR_LCK9_Msk</span></div>
<div class="line"><a name="l02904"></a><span class="lineno"> 2904</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK10_Pos (10U)</span></div>
<div class="line"><a name="l02905"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1373c9d71b76f466fd817823e64e7aae"> 2905</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK10_Msk (0x1U &lt;&lt; GPIO_LCKR_LCK10_Pos) </span></div>
<div class="line"><a name="l02906"></a><span class="lineno"> 2906</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK10     GPIO_LCKR_LCK10_Msk</span></div>
<div class="line"><a name="l02907"></a><span class="lineno"> 2907</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK11_Pos (11U)</span></div>
<div class="line"><a name="l02908"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1aea84ab5cf33a4b62cdb3af4a819bde"> 2908</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK11_Msk (0x1U &lt;&lt; GPIO_LCKR_LCK11_Pos) </span></div>
<div class="line"><a name="l02909"></a><span class="lineno"> 2909</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK11     GPIO_LCKR_LCK11_Msk</span></div>
<div class="line"><a name="l02910"></a><span class="lineno"> 2910</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK12_Pos (12U)</span></div>
<div class="line"><a name="l02911"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf21271b45020769396b2980a02a4c309"> 2911</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK12_Msk (0x1U &lt;&lt; GPIO_LCKR_LCK12_Pos) </span></div>
<div class="line"><a name="l02912"></a><span class="lineno"> 2912</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK12     GPIO_LCKR_LCK12_Msk</span></div>
<div class="line"><a name="l02913"></a><span class="lineno"> 2913</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK13_Pos (13U)</span></div>
<div class="line"><a name="l02914"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga64171a6f566fed1f9ea7418d6a00871c"> 2914</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK13_Msk (0x1U &lt;&lt; GPIO_LCKR_LCK13_Pos) </span></div>
<div class="line"><a name="l02915"></a><span class="lineno"> 2915</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK13     GPIO_LCKR_LCK13_Msk</span></div>
<div class="line"><a name="l02916"></a><span class="lineno"> 2916</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK14_Pos (14U)</span></div>
<div class="line"><a name="l02917"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac42b591ea761bd0ee23287ff8d508714"> 2917</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK14_Msk (0x1U &lt;&lt; GPIO_LCKR_LCK14_Pos) </span></div>
<div class="line"><a name="l02918"></a><span class="lineno"> 2918</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK14     GPIO_LCKR_LCK14_Msk</span></div>
<div class="line"><a name="l02919"></a><span class="lineno"> 2919</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK15_Pos (15U)</span></div>
<div class="line"><a name="l02920"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3841ea86b5a8200485ab90c2c6511cec"> 2920</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK15_Msk (0x1U &lt;&lt; GPIO_LCKR_LCK15_Pos) </span></div>
<div class="line"><a name="l02921"></a><span class="lineno"> 2921</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK15     GPIO_LCKR_LCK15_Msk</span></div>
<div class="line"><a name="l02922"></a><span class="lineno"> 2922</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCKK_Pos  (16U)</span></div>
<div class="line"><a name="l02923"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9312bf35ddbae593f8e94b3ea7dce9b5"> 2923</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCKK_Msk  (0x1U &lt;&lt; GPIO_LCKR_LCKK_Pos) </span></div>
<div class="line"><a name="l02924"></a><span class="lineno"> 2924</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCKK      GPIO_LCKR_LCKK_Msk</span></div>
<div class="line"><a name="l02925"></a><span class="lineno"> 2925</span>&#160; </div>
<div class="line"><a name="l02926"></a><span class="lineno"> 2926</span>&#160;<span class="comment">/****************** Bit definition for GPIO_AFRL register  ********************/</span></div>
<div class="line"><a name="l02927"></a><span class="lineno"> 2927</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL0_Pos (0U)</span></div>
<div class="line"><a name="l02928"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga214860438ba3256833543e2f5018922f"> 2928</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL0_Msk (0xFU &lt;&lt; GPIO_AFRL_AFSEL0_Pos) </span></div>
<div class="line"><a name="l02929"></a><span class="lineno"> 2929</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL0     GPIO_AFRL_AFSEL0_Msk</span></div>
<div class="line"><a name="l02930"></a><span class="lineno"> 2930</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL1_Pos (4U)</span></div>
<div class="line"><a name="l02931"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5aac45598b88539da585e098fc93d68b"> 2931</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL1_Msk (0xFU &lt;&lt; GPIO_AFRL_AFSEL1_Pos) </span></div>
<div class="line"><a name="l02932"></a><span class="lineno"> 2932</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL1     GPIO_AFRL_AFSEL1_Msk</span></div>
<div class="line"><a name="l02933"></a><span class="lineno"> 2933</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL2_Pos (8U)</span></div>
<div class="line"><a name="l02934"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga729f1e6b663a55ce7f5cfbe1c71489a4"> 2934</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL2_Msk (0xFU &lt;&lt; GPIO_AFRL_AFSEL2_Pos) </span></div>
<div class="line"><a name="l02935"></a><span class="lineno"> 2935</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL2     GPIO_AFRL_AFSEL2_Msk</span></div>
<div class="line"><a name="l02936"></a><span class="lineno"> 2936</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL3_Pos (12U)</span></div>
<div class="line"><a name="l02937"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf34ee7b30defbcad60d167a279a8c17d"> 2937</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL3_Msk (0xFU &lt;&lt; GPIO_AFRL_AFSEL3_Pos) </span></div>
<div class="line"><a name="l02938"></a><span class="lineno"> 2938</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL3     GPIO_AFRL_AFSEL3_Msk</span></div>
<div class="line"><a name="l02939"></a><span class="lineno"> 2939</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL4_Pos (16U)</span></div>
<div class="line"><a name="l02940"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga47cfab1b5c3a37414bc4a6ac2cbd746a"> 2940</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL4_Msk (0xFU &lt;&lt; GPIO_AFRL_AFSEL4_Pos) </span></div>
<div class="line"><a name="l02941"></a><span class="lineno"> 2941</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL4     GPIO_AFRL_AFSEL4_Msk</span></div>
<div class="line"><a name="l02942"></a><span class="lineno"> 2942</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL5_Pos (20U)</span></div>
<div class="line"><a name="l02943"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf514d5f0c3456e2f7fc6d82f2b392051"> 2943</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL5_Msk (0xFU &lt;&lt; GPIO_AFRL_AFSEL5_Pos) </span></div>
<div class="line"><a name="l02944"></a><span class="lineno"> 2944</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL5     GPIO_AFRL_AFSEL5_Msk</span></div>
<div class="line"><a name="l02945"></a><span class="lineno"> 2945</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL6_Pos (24U)</span></div>
<div class="line"><a name="l02946"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafb4e272e9b14944740fbe643542f0ade"> 2946</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL6_Msk (0xFU &lt;&lt; GPIO_AFRL_AFSEL6_Pos) </span></div>
<div class="line"><a name="l02947"></a><span class="lineno"> 2947</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL6     GPIO_AFRL_AFSEL6_Msk</span></div>
<div class="line"><a name="l02948"></a><span class="lineno"> 2948</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL7_Pos (28U)</span></div>
<div class="line"><a name="l02949"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab3248acbb1bea59926db7edb98a245b0"> 2949</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL7_Msk (0xFU &lt;&lt; GPIO_AFRL_AFSEL7_Pos) </span></div>
<div class="line"><a name="l02950"></a><span class="lineno"> 2950</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL7     GPIO_AFRL_AFSEL7_Msk</span></div>
<div class="line"><a name="l02951"></a><span class="lineno"> 2951</span>&#160; </div>
<div class="line"><a name="l02952"></a><span class="lineno"> 2952</span>&#160;<span class="comment">/* Legacy aliases */</span></div>
<div class="line"><a name="l02953"></a><span class="lineno"> 2953</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL0_Pos GPIO_AFRL_AFSEL0_Pos</span></div>
<div class="line"><a name="l02954"></a><span class="lineno"> 2954</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL0_Msk GPIO_AFRL_AFSEL0_Msk</span></div>
<div class="line"><a name="l02955"></a><span class="lineno"> 2955</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL0     GPIO_AFRL_AFSEL0</span></div>
<div class="line"><a name="l02956"></a><span class="lineno"> 2956</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL1_Pos GPIO_AFRL_AFSEL1_Pos</span></div>
<div class="line"><a name="l02957"></a><span class="lineno"> 2957</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL1_Msk GPIO_AFRL_AFSEL1_Msk</span></div>
<div class="line"><a name="l02958"></a><span class="lineno"> 2958</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL1     GPIO_AFRL_AFSEL1</span></div>
<div class="line"><a name="l02959"></a><span class="lineno"> 2959</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL2_Pos GPIO_AFRL_AFSEL2_Pos</span></div>
<div class="line"><a name="l02960"></a><span class="lineno"> 2960</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL2_Msk GPIO_AFRL_AFSEL2_Msk</span></div>
<div class="line"><a name="l02961"></a><span class="lineno"> 2961</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL2     GPIO_AFRL_AFSEL2</span></div>
<div class="line"><a name="l02962"></a><span class="lineno"> 2962</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL3_Pos GPIO_AFRL_AFSEL3_Pos</span></div>
<div class="line"><a name="l02963"></a><span class="lineno"> 2963</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL3_Msk GPIO_AFRL_AFSEL3_Msk</span></div>
<div class="line"><a name="l02964"></a><span class="lineno"> 2964</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL3     GPIO_AFRL_AFSEL3</span></div>
<div class="line"><a name="l02965"></a><span class="lineno"> 2965</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL4_Pos GPIO_AFRL_AFSEL4_Pos</span></div>
<div class="line"><a name="l02966"></a><span class="lineno"> 2966</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL4_Msk GPIO_AFRL_AFSEL4_Msk</span></div>
<div class="line"><a name="l02967"></a><span class="lineno"> 2967</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL4     GPIO_AFRL_AFSEL4</span></div>
<div class="line"><a name="l02968"></a><span class="lineno"> 2968</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL5_Pos GPIO_AFRL_AFSEL5_Pos</span></div>
<div class="line"><a name="l02969"></a><span class="lineno"> 2969</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL5_Msk GPIO_AFRL_AFSEL5_Msk</span></div>
<div class="line"><a name="l02970"></a><span class="lineno"> 2970</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL5     GPIO_AFRL_AFSEL5</span></div>
<div class="line"><a name="l02971"></a><span class="lineno"> 2971</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL6_Pos GPIO_AFRL_AFSEL6_Pos</span></div>
<div class="line"><a name="l02972"></a><span class="lineno"> 2972</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL6_Msk GPIO_AFRL_AFSEL6_Msk</span></div>
<div class="line"><a name="l02973"></a><span class="lineno"> 2973</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL6     GPIO_AFRL_AFSEL6</span></div>
<div class="line"><a name="l02974"></a><span class="lineno"> 2974</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL7_Pos GPIO_AFRL_AFSEL7_Pos</span></div>
<div class="line"><a name="l02975"></a><span class="lineno"> 2975</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL7_Msk GPIO_AFRL_AFSEL7_Msk</span></div>
<div class="line"><a name="l02976"></a><span class="lineno"> 2976</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL7     GPIO_AFRL_AFSEL7</span></div>
<div class="line"><a name="l02977"></a><span class="lineno"> 2977</span>&#160; </div>
<div class="line"><a name="l02978"></a><span class="lineno"> 2978</span>&#160;<span class="comment">/****************** Bit definition for GPIO_AFRH register  ********************/</span></div>
<div class="line"><a name="l02979"></a><span class="lineno"> 2979</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL8_Pos  (0U)</span></div>
<div class="line"><a name="l02980"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5be819e7ca1f69e2d5f6d63aaee056c2"> 2980</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL8_Msk  (0xFU &lt;&lt; GPIO_AFRH_AFSEL8_Pos) </span></div>
<div class="line"><a name="l02981"></a><span class="lineno"> 2981</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL8      GPIO_AFRH_AFSEL8_Msk</span></div>
<div class="line"><a name="l02982"></a><span class="lineno"> 2982</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL9_Pos  (4U)</span></div>
<div class="line"><a name="l02983"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafb779906c49372a9c0d7c8eaf7face71"> 2983</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL9_Msk  (0xFU &lt;&lt; GPIO_AFRH_AFSEL9_Pos) </span></div>
<div class="line"><a name="l02984"></a><span class="lineno"> 2984</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL9      GPIO_AFRH_AFSEL9_Msk</span></div>
<div class="line"><a name="l02985"></a><span class="lineno"> 2985</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL10_Pos (8U)</span></div>
<div class="line"><a name="l02986"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga33b875b9713ed4640e400fcf126cf105"> 2986</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL10_Msk                       \</span></div>
<div class="line"><a name="l02987"></a><span class="lineno"> 2987</span>&#160;<span class="preprocessor">    (0xFU &lt;&lt; GPIO_AFRH_AFSEL10_Pos) </span></div>
<div class="line"><a name="l02989"></a><span class="lineno"> 2989</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL10     GPIO_AFRH_AFSEL10_Msk</span></div>
<div class="line"><a name="l02990"></a><span class="lineno"> 2990</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL11_Pos (12U)</span></div>
<div class="line"><a name="l02991"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga76888c8d8080e47339e0fd2e69ab42d8"> 2991</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL11_Msk                       \</span></div>
<div class="line"><a name="l02992"></a><span class="lineno"> 2992</span>&#160;<span class="preprocessor">    (0xFU &lt;&lt; GPIO_AFRH_AFSEL11_Pos) </span></div>
<div class="line"><a name="l02994"></a><span class="lineno"> 2994</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL11     GPIO_AFRH_AFSEL11_Msk</span></div>
<div class="line"><a name="l02995"></a><span class="lineno"> 2995</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL12_Pos (16U)</span></div>
<div class="line"><a name="l02996"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae162137694aa110fb89b9afeea1c648f"> 2996</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL12_Msk                       \</span></div>
<div class="line"><a name="l02997"></a><span class="lineno"> 2997</span>&#160;<span class="preprocessor">    (0xFU &lt;&lt; GPIO_AFRH_AFSEL12_Pos) </span></div>
<div class="line"><a name="l02999"></a><span class="lineno"> 2999</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL12     GPIO_AFRH_AFSEL12_Msk</span></div>
<div class="line"><a name="l03000"></a><span class="lineno"> 3000</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL13_Pos (20U)</span></div>
<div class="line"><a name="l03001"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacc533ac377beb113777896f0deb0ef91"> 3001</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL13_Msk                       \</span></div>
<div class="line"><a name="l03002"></a><span class="lineno"> 3002</span>&#160;<span class="preprocessor">    (0xFU &lt;&lt; GPIO_AFRH_AFSEL13_Pos) </span></div>
<div class="line"><a name="l03004"></a><span class="lineno"> 3004</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL13     GPIO_AFRH_AFSEL13_Msk</span></div>
<div class="line"><a name="l03005"></a><span class="lineno"> 3005</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL14_Pos (24U)</span></div>
<div class="line"><a name="l03006"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae997df2b0bb50f310e7fd17df043e8e8"> 3006</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL14_Msk                       \</span></div>
<div class="line"><a name="l03007"></a><span class="lineno"> 3007</span>&#160;<span class="preprocessor">    (0xFU &lt;&lt; GPIO_AFRH_AFSEL14_Pos) </span></div>
<div class="line"><a name="l03009"></a><span class="lineno"> 3009</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL14     GPIO_AFRH_AFSEL14_Msk</span></div>
<div class="line"><a name="l03010"></a><span class="lineno"> 3010</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL15_Pos (28U)</span></div>
<div class="line"><a name="l03011"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf94ca202e9ee8d766a5ee7794dba95b6"> 3011</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL15_Msk                       \</span></div>
<div class="line"><a name="l03012"></a><span class="lineno"> 3012</span>&#160;<span class="preprocessor">    (0xFU &lt;&lt; GPIO_AFRH_AFSEL15_Pos) </span></div>
<div class="line"><a name="l03014"></a><span class="lineno"> 3014</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL15 GPIO_AFRH_AFSEL15_Msk</span></div>
<div class="line"><a name="l03015"></a><span class="lineno"> 3015</span>&#160; </div>
<div class="line"><a name="l03016"></a><span class="lineno"> 3016</span>&#160;<span class="comment">/* Legacy aliases */</span></div>
<div class="line"><a name="l03017"></a><span class="lineno"> 3017</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH0_Pos GPIO_AFRH_AFSEL8_Pos</span></div>
<div class="line"><a name="l03018"></a><span class="lineno"> 3018</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH0_Msk GPIO_AFRH_AFSEL8_Msk</span></div>
<div class="line"><a name="l03019"></a><span class="lineno"> 3019</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH0     GPIO_AFRH_AFSEL8</span></div>
<div class="line"><a name="l03020"></a><span class="lineno"> 3020</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH1_Pos GPIO_AFRH_AFSEL9_Pos</span></div>
<div class="line"><a name="l03021"></a><span class="lineno"> 3021</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH1_Msk GPIO_AFRH_AFSEL9_Msk</span></div>
<div class="line"><a name="l03022"></a><span class="lineno"> 3022</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH1     GPIO_AFRH_AFSEL9</span></div>
<div class="line"><a name="l03023"></a><span class="lineno"> 3023</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH2_Pos GPIO_AFRH_AFSEL10_Pos</span></div>
<div class="line"><a name="l03024"></a><span class="lineno"> 3024</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH2_Msk GPIO_AFRH_AFSEL10_Msk</span></div>
<div class="line"><a name="l03025"></a><span class="lineno"> 3025</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH2     GPIO_AFRH_AFSEL10</span></div>
<div class="line"><a name="l03026"></a><span class="lineno"> 3026</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH3_Pos GPIO_AFRH_AFSEL11_Pos</span></div>
<div class="line"><a name="l03027"></a><span class="lineno"> 3027</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH3_Msk GPIO_AFRH_AFSEL11_Msk</span></div>
<div class="line"><a name="l03028"></a><span class="lineno"> 3028</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH3     GPIO_AFRH_AFSEL11</span></div>
<div class="line"><a name="l03029"></a><span class="lineno"> 3029</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH4_Pos GPIO_AFRH_AFSEL12_Pos</span></div>
<div class="line"><a name="l03030"></a><span class="lineno"> 3030</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH4_Msk GPIO_AFRH_AFSEL12_Msk</span></div>
<div class="line"><a name="l03031"></a><span class="lineno"> 3031</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH4     GPIO_AFRH_AFSEL12</span></div>
<div class="line"><a name="l03032"></a><span class="lineno"> 3032</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH5_Pos GPIO_AFRH_AFSEL13_Pos</span></div>
<div class="line"><a name="l03033"></a><span class="lineno"> 3033</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH5_Msk GPIO_AFRH_AFSEL13_Msk</span></div>
<div class="line"><a name="l03034"></a><span class="lineno"> 3034</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH5     GPIO_AFRH_AFSEL13</span></div>
<div class="line"><a name="l03035"></a><span class="lineno"> 3035</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH6_Pos GPIO_AFRH_AFSEL14_Pos</span></div>
<div class="line"><a name="l03036"></a><span class="lineno"> 3036</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH6_Msk GPIO_AFRH_AFSEL14_Msk</span></div>
<div class="line"><a name="l03037"></a><span class="lineno"> 3037</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH6     GPIO_AFRH_AFSEL14</span></div>
<div class="line"><a name="l03038"></a><span class="lineno"> 3038</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH7_Pos GPIO_AFRH_AFSEL15_Pos</span></div>
<div class="line"><a name="l03039"></a><span class="lineno"> 3039</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH7_Msk GPIO_AFRH_AFSEL15_Msk</span></div>
<div class="line"><a name="l03040"></a><span class="lineno"> 3040</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH7     GPIO_AFRH_AFSEL15</span></div>
<div class="line"><a name="l03041"></a><span class="lineno"> 3041</span>&#160; </div>
<div class="line"><a name="l03042"></a><span class="lineno"> 3042</span>&#160;<span class="comment">/****************** Bit definition for GPIO_BRR register  *********************/</span></div>
<div class="line"><a name="l03043"></a><span class="lineno"> 3043</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_0  (0x00000001U)</span></div>
<div class="line"><a name="l03044"></a><span class="lineno"> 3044</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_1  (0x00000002U)</span></div>
<div class="line"><a name="l03045"></a><span class="lineno"> 3045</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_2  (0x00000004U)</span></div>
<div class="line"><a name="l03046"></a><span class="lineno"> 3046</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_3  (0x00000008U)</span></div>
<div class="line"><a name="l03047"></a><span class="lineno"> 3047</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_4  (0x00000010U)</span></div>
<div class="line"><a name="l03048"></a><span class="lineno"> 3048</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_5  (0x00000020U)</span></div>
<div class="line"><a name="l03049"></a><span class="lineno"> 3049</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_6  (0x00000040U)</span></div>
<div class="line"><a name="l03050"></a><span class="lineno"> 3050</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_7  (0x00000080U)</span></div>
<div class="line"><a name="l03051"></a><span class="lineno"> 3051</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_8  (0x00000100U)</span></div>
<div class="line"><a name="l03052"></a><span class="lineno"> 3052</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_9  (0x00000200U)</span></div>
<div class="line"><a name="l03053"></a><span class="lineno"> 3053</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_10 (0x00000400U)</span></div>
<div class="line"><a name="l03054"></a><span class="lineno"> 3054</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_11 (0x00000800U)</span></div>
<div class="line"><a name="l03055"></a><span class="lineno"> 3055</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_12 (0x00001000U)</span></div>
<div class="line"><a name="l03056"></a><span class="lineno"> 3056</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_13 (0x00002000U)</span></div>
<div class="line"><a name="l03057"></a><span class="lineno"> 3057</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_14 (0x00004000U)</span></div>
<div class="line"><a name="l03058"></a><span class="lineno"> 3058</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_15 (0x00008000U)</span></div>
<div class="line"><a name="l03059"></a><span class="lineno"> 3059</span>&#160; </div>
<div class="line"><a name="l03060"></a><span class="lineno"> 3060</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l03061"></a><span class="lineno"> 3061</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l03062"></a><span class="lineno"> 3062</span>&#160;<span class="comment">/*                   Inter-integrated Circuit Interface (I2C)                 */</span></div>
<div class="line"><a name="l03063"></a><span class="lineno"> 3063</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l03064"></a><span class="lineno"> 3064</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l03065"></a><span class="lineno"> 3065</span>&#160; </div>
<div class="line"><a name="l03066"></a><span class="lineno"> 3066</span>&#160;<span class="comment">/*******************  Bit definition for I2C_CR1 register  *******************/</span></div>
<div class="line"><a name="l03067"></a><span class="lineno"> 3067</span>&#160;<span class="preprocessor">#define I2C_CR1_PE_Pos     (0U)</span></div>
<div class="line"><a name="l03068"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga641d1563a97f92a4c5e20dcdd0756986"> 3068</a></span>&#160;<span class="preprocessor">#define I2C_CR1_PE_Msk     (0x1U &lt;&lt; I2C_CR1_PE_Pos) </span></div>
<div class="line"><a name="l03069"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga953b0d38414808db79da116842ed3262"> 3069</a></span>&#160;<span class="preprocessor">#define I2C_CR1_PE         I2C_CR1_PE_Msk           </span></div>
<div class="line"><a name="l03070"></a><span class="lineno"> 3070</span>&#160;<span class="preprocessor">#define I2C_CR1_TXIE_Pos   (1U)</span></div>
<div class="line"><a name="l03071"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacd4f19017be50f03d539b01840544e74"> 3071</a></span>&#160;<span class="preprocessor">#define I2C_CR1_TXIE_Msk   (0x1U &lt;&lt; I2C_CR1_TXIE_Pos) </span></div>
<div class="line"><a name="l03072"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8bd36da8f72bc91040e63af07dd6b5a4"> 3072</a></span>&#160;<span class="preprocessor">#define I2C_CR1_TXIE       I2C_CR1_TXIE_Msk </span></div>
<div class="line"><a name="l03073"></a><span class="lineno"> 3073</span>&#160;<span class="preprocessor">#define I2C_CR1_RXIE_Pos   (2U)</span></div>
<div class="line"><a name="l03074"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga29839b4ea437d36c7d928c676c6d8c32"> 3074</a></span>&#160;<span class="preprocessor">#define I2C_CR1_RXIE_Msk   (0x1U &lt;&lt; I2C_CR1_RXIE_Pos) </span></div>
<div class="line"><a name="l03075"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf1fc89bf142bfc08ee78763e6e27cd80"> 3075</a></span>&#160;<span class="preprocessor">#define I2C_CR1_RXIE       I2C_CR1_RXIE_Msk </span></div>
<div class="line"><a name="l03076"></a><span class="lineno"> 3076</span>&#160;<span class="preprocessor">#define I2C_CR1_ADDRIE_Pos (3U)</span></div>
<div class="line"><a name="l03077"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2d2a3ad8001084b45c7726712ac4c04f"> 3077</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ADDRIE_Msk (0x1U &lt;&lt; I2C_CR1_ADDRIE_Pos) </span></div>
<div class="line"><a name="l03078"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga275e85befdb3d7ea7b5eb402cec574ec"> 3078</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ADDRIE                                     \</span></div>
<div class="line"><a name="l03079"></a><span class="lineno"> 3079</span>&#160;<span class="preprocessor">    I2C_CR1_ADDRIE_Msk </span></div>
<div class="line"><a name="l03081"></a><span class="lineno"> 3081</span>&#160;<span class="preprocessor">#define I2C_CR1_NACKIE_Pos (4U)</span></div>
<div class="line"><a name="l03082"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7c87dc49b7dcec3e54113291c39591f4"> 3082</a></span>&#160;<span class="preprocessor">#define I2C_CR1_NACKIE_Msk (0x1U &lt;&lt; I2C_CR1_NACKIE_Pos) </span></div>
<div class="line"><a name="l03083"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae3f71f7a55e13a467b2a5ed639e0fe18"> 3083</a></span>&#160;<span class="preprocessor">#define I2C_CR1_NACKIE                                     \</span></div>
<div class="line"><a name="l03084"></a><span class="lineno"> 3084</span>&#160;<span class="preprocessor">    I2C_CR1_NACKIE_Msk </span></div>
<div class="line"><a name="l03086"></a><span class="lineno"> 3086</span>&#160;<span class="preprocessor">#define I2C_CR1_STOPIE_Pos (5U)</span></div>
<div class="line"><a name="l03087"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae20f8d61a4a63bce76bc4519d6550cb3"> 3087</a></span>&#160;<span class="preprocessor">#define I2C_CR1_STOPIE_Msk (0x1U &lt;&lt; I2C_CR1_STOPIE_Pos) </span></div>
<div class="line"><a name="l03088"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1f1576cb1a2cd847f55fe2a0820bb166"> 3088</a></span>&#160;<span class="preprocessor">#define I2C_CR1_STOPIE \</span></div>
<div class="line"><a name="l03089"></a><span class="lineno"> 3089</span>&#160;<span class="preprocessor">    I2C_CR1_STOPIE_Msk </span></div>
<div class="line"><a name="l03090"></a><span class="lineno"> 3090</span>&#160;<span class="preprocessor">#define I2C_CR1_TCIE_Pos (6U)</span></div>
<div class="line"><a name="l03091"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafcf6fa01b4238634c18595d6dbf6177b"> 3091</a></span>&#160;<span class="preprocessor">#define I2C_CR1_TCIE_Msk (0x1U &lt;&lt; I2C_CR1_TCIE_Pos) </span></div>
<div class="line"><a name="l03092"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6b37e64bdf6399ef12c3df77bcb1634f"> 3092</a></span>&#160;<span class="preprocessor">#define I2C_CR1_TCIE                                         \</span></div>
<div class="line"><a name="l03093"></a><span class="lineno"> 3093</span>&#160;<span class="preprocessor">    I2C_CR1_TCIE_Msk </span></div>
<div class="line"><a name="l03095"></a><span class="lineno"> 3095</span>&#160;<span class="preprocessor">#define I2C_CR1_ERRIE_Pos   (7U)</span></div>
<div class="line"><a name="l03096"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5277a34e4795e0fd26a6f4dbbc82fd41"> 3096</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ERRIE_Msk   (0x1U &lt;&lt; I2C_CR1_ERRIE_Pos) </span></div>
<div class="line"><a name="l03097"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga75e971012a02f9dad47a1629c6f5d956"> 3097</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ERRIE       I2C_CR1_ERRIE_Msk </span></div>
<div class="line"><a name="l03098"></a><span class="lineno"> 3098</span>&#160;<span class="preprocessor">#define I2C_CR1_DNF_Pos     (8U)</span></div>
<div class="line"><a name="l03099"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae9ad5fe07f4d728e9cdaec0a1fa83933"> 3099</a></span>&#160;<span class="preprocessor">#define I2C_CR1_DNF_Msk     (0xFU &lt;&lt; I2C_CR1_DNF_Pos) </span></div>
<div class="line"><a name="l03100"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae2ee714428013b4a48aba608f6922bd6"> 3100</a></span>&#160;<span class="preprocessor">#define I2C_CR1_DNF         I2C_CR1_DNF_Msk </span></div>
<div class="line"><a name="l03101"></a><span class="lineno"> 3101</span>&#160;<span class="preprocessor">#define I2C_CR1_ANFOFF_Pos  (12U)</span></div>
<div class="line"><a name="l03102"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3920a53ac328fa582e56a3a77dda7ba9"> 3102</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ANFOFF_Msk  (0x1U &lt;&lt; I2C_CR1_ANFOFF_Pos) </span></div>
<div class="line"><a name="l03103"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4b33b8e33fa18fd49d6d1d8a69777289"> 3103</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ANFOFF      I2C_CR1_ANFOFF_Msk </span></div>
<div class="line"><a name="l03104"></a><span class="lineno"> 3104</span>&#160;<span class="preprocessor">#define I2C_CR1_SWRST_Pos   (13U)</span></div>
<div class="line"><a name="l03105"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga87f58f075ab791157d5a7f73d61ea4a0"> 3105</a></span>&#160;<span class="preprocessor">#define I2C_CR1_SWRST_Msk   (0x1U &lt;&lt; I2C_CR1_SWRST_Pos) </span></div>
<div class="line"><a name="l03106"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8dc661ef13da02e5bcb943f2003d576d"> 3106</a></span>&#160;<span class="preprocessor">#define I2C_CR1_SWRST       I2C_CR1_SWRST_Msk           </span></div>
<div class="line"><a name="l03107"></a><span class="lineno"> 3107</span>&#160;<span class="preprocessor">#define I2C_CR1_TXDMAEN_Pos (14U)</span></div>
<div class="line"><a name="l03108"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0a5685668ebdd7ef4999ce1bf57f71ef"> 3108</a></span>&#160;<span class="preprocessor">#define I2C_CR1_TXDMAEN_Msk (0x1U &lt;&lt; I2C_CR1_TXDMAEN_Pos) </span></div>
<div class="line"><a name="l03109"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1da363db8ccde4108cf707cf86170650"> 3109</a></span>&#160;<span class="preprocessor">#define I2C_CR1_TXDMAEN \</span></div>
<div class="line"><a name="l03110"></a><span class="lineno"> 3110</span>&#160;<span class="preprocessor">    I2C_CR1_TXDMAEN_Msk </span></div>
<div class="line"><a name="l03111"></a><span class="lineno"> 3111</span>&#160;<span class="preprocessor">#define I2C_CR1_RXDMAEN_Pos (15U)</span></div>
<div class="line"><a name="l03112"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga51c8825e168710277ef0edfc6714e6d4"> 3112</a></span>&#160;<span class="preprocessor">#define I2C_CR1_RXDMAEN_Msk (0x1U &lt;&lt; I2C_CR1_RXDMAEN_Pos) </span></div>
<div class="line"><a name="l03113"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga85a60efaeebfb879bec280f46beb30ea"> 3113</a></span>&#160;<span class="preprocessor">#define I2C_CR1_RXDMAEN \</span></div>
<div class="line"><a name="l03114"></a><span class="lineno"> 3114</span>&#160;<span class="preprocessor">    I2C_CR1_RXDMAEN_Msk </span></div>
<div class="line"><a name="l03115"></a><span class="lineno"> 3115</span>&#160;<span class="preprocessor">#define I2C_CR1_SBC_Pos       (16U)</span></div>
<div class="line"><a name="l03116"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga723f40fbd78cf1a30f21a5fe6ec09ec8"> 3116</a></span>&#160;<span class="preprocessor">#define I2C_CR1_SBC_Msk       (0x1U &lt;&lt; I2C_CR1_SBC_Pos) </span></div>
<div class="line"><a name="l03117"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga973b09b232a3f758409353fd6ed765a2"> 3117</a></span>&#160;<span class="preprocessor">#define I2C_CR1_SBC           I2C_CR1_SBC_Msk </span></div>
<div class="line"><a name="l03118"></a><span class="lineno"> 3118</span>&#160;<span class="preprocessor">#define I2C_CR1_NOSTRETCH_Pos (17U)</span></div>
<div class="line"><a name="l03119"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1e4eb2525f0444cc6320f96cc6c01804"> 3119</a></span>&#160;<span class="preprocessor">#define I2C_CR1_NOSTRETCH_Msk                       \</span></div>
<div class="line"><a name="l03120"></a><span class="lineno"> 3120</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; I2C_CR1_NOSTRETCH_Pos) </span></div>
<div class="line"><a name="l03122"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga197aaca79f64e832af3a0a0864c2a08c"> 3122</a></span>&#160;<span class="preprocessor">#define I2C_CR1_NOSTRETCH                               \</span></div>
<div class="line"><a name="l03123"></a><span class="lineno"> 3123</span>&#160;<span class="preprocessor">    I2C_CR1_NOSTRETCH_Msk </span></div>
<div class="line"><a name="l03125"></a><span class="lineno"> 3125</span>&#160;<span class="preprocessor">#define I2C_CR1_GCEN_Pos   (19U)</span></div>
<div class="line"><a name="l03126"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga722b2ce13c7159d6786a7bd62dc80162"> 3126</a></span>&#160;<span class="preprocessor">#define I2C_CR1_GCEN_Msk   (0x1U &lt;&lt; I2C_CR1_GCEN_Pos) </span></div>
<div class="line"><a name="l03127"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac28d4f433e501e727c91097dccc4616c"> 3127</a></span>&#160;<span class="preprocessor">#define I2C_CR1_GCEN       I2C_CR1_GCEN_Msk </span></div>
<div class="line"><a name="l03128"></a><span class="lineno"> 3128</span>&#160;<span class="preprocessor">#define I2C_CR1_SMBHEN_Pos (20U)</span></div>
<div class="line"><a name="l03129"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafdfb79fbb8e0020837f662dda4b4af9c"> 3129</a></span>&#160;<span class="preprocessor">#define I2C_CR1_SMBHEN_Msk (0x1U &lt;&lt; I2C_CR1_SMBHEN_Pos) </span></div>
<div class="line"><a name="l03130"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaca44767df3368d7f0a9a17c20c55d27b"> 3130</a></span>&#160;<span class="preprocessor">#define I2C_CR1_SMBHEN     I2C_CR1_SMBHEN_Msk </span></div>
<div class="line"><a name="l03131"></a><span class="lineno"> 3131</span>&#160;<span class="preprocessor">#define I2C_CR1_SMBDEN_Pos (21U)</span></div>
<div class="line"><a name="l03132"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2231d597fb92b16cfe08f4b3d3b4abbb"> 3132</a></span>&#160;<span class="preprocessor">#define I2C_CR1_SMBDEN_Msk (0x1U &lt;&lt; I2C_CR1_SMBDEN_Pos) </span></div>
<div class="line"><a name="l03133"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga656e66b079528ed6d5c282010e51a263"> 3133</a></span>&#160;<span class="preprocessor">#define I2C_CR1_SMBDEN \</span></div>
<div class="line"><a name="l03134"></a><span class="lineno"> 3134</span>&#160;<span class="preprocessor">    I2C_CR1_SMBDEN_Msk </span></div>
<div class="line"><a name="l03135"></a><span class="lineno"> 3135</span>&#160;<span class="preprocessor">#define I2C_CR1_ALERTEN_Pos (22U)</span></div>
<div class="line"><a name="l03136"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab1eef9b3f7abfe45a6bce7c952710b99"> 3136</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ALERTEN_Msk (0x1U &lt;&lt; I2C_CR1_ALERTEN_Pos) </span></div>
<div class="line"><a name="l03137"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2062e827a9d1d14c8c1b58ad6dbbf762"> 3137</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ALERTEN     I2C_CR1_ALERTEN_Msk </span></div>
<div class="line"><a name="l03138"></a><span class="lineno"> 3138</span>&#160;<span class="preprocessor">#define I2C_CR1_PECEN_Pos   (23U)</span></div>
<div class="line"><a name="l03139"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaecc632e3f7c22f90dcea5882d164c6e4"> 3139</a></span>&#160;<span class="preprocessor">#define I2C_CR1_PECEN_Msk   (0x1U &lt;&lt; I2C_CR1_PECEN_Pos) </span></div>
<div class="line"><a name="l03140"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga393649f17391feae45fa0db955b3fdf5"> 3140</a></span>&#160;<span class="preprocessor">#define I2C_CR1_PECEN       I2C_CR1_PECEN_Msk           </span></div>
<div class="line"><a name="l03142"></a><span class="lineno"> 3142</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for I2C_CR2 register  ********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03143"></a><span class="lineno"> 3143</span>&#160;<span class="preprocessor">#define I2C_CR2_SADD_Pos   (0U)</span></div>
<div class="line"><a name="l03144"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac570a7f74b23dcac9760701dd2c6c186"> 3144</a></span>&#160;<span class="preprocessor">#define I2C_CR2_SADD_Msk   (0x3FFU &lt;&lt; I2C_CR2_SADD_Pos) </span></div>
<div class="line"><a name="l03145"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1a0478d3d85fc6aba608390ee2ea2d1c"> 3145</a></span>&#160;<span class="preprocessor">#define I2C_CR2_SADD       I2C_CR2_SADD_Msk </span></div>
<div class="line"><a name="l03146"></a><span class="lineno"> 3146</span>&#160;<span class="preprocessor">#define I2C_CR2_RD_WRN_Pos (10U)</span></div>
<div class="line"><a name="l03147"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga888e78b43e53510c2fc404f752a64a61"> 3147</a></span>&#160;<span class="preprocessor">#define I2C_CR2_RD_WRN_Msk (0x1U &lt;&lt; I2C_CR2_RD_WRN_Pos) </span></div>
<div class="line"><a name="l03148"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga268ec714bbe4a75ea098c0e230a87697"> 3148</a></span>&#160;<span class="preprocessor">#define I2C_CR2_RD_WRN \</span></div>
<div class="line"><a name="l03149"></a><span class="lineno"> 3149</span>&#160;<span class="preprocessor">    I2C_CR2_RD_WRN_Msk </span></div>
<div class="line"><a name="l03150"></a><span class="lineno"> 3150</span>&#160;<span class="preprocessor">#define I2C_CR2_ADD10_Pos (11U)</span></div>
<div class="line"><a name="l03151"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga91a2dc032b0850b2f5d874d39101af57"> 3151</a></span>&#160;<span class="preprocessor">#define I2C_CR2_ADD10_Msk (0x1U &lt;&lt; I2C_CR2_ADD10_Pos) </span></div>
<div class="line"><a name="l03152"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5454de5709c0e68a0068f9f5d39e5674"> 3152</a></span>&#160;<span class="preprocessor">#define I2C_CR2_ADD10 \</span></div>
<div class="line"><a name="l03153"></a><span class="lineno"> 3153</span>&#160;<span class="preprocessor">    I2C_CR2_ADD10_Msk </span></div>
<div class="line"><a name="l03154"></a><span class="lineno"> 3154</span>&#160;<span class="preprocessor">#define I2C_CR2_HEAD10R_Pos (12U)</span></div>
<div class="line"><a name="l03155"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga804de50ff64b0bcc02f40424acfbc7db"> 3155</a></span>&#160;<span class="preprocessor">#define I2C_CR2_HEAD10R_Msk (0x1U &lt;&lt; I2C_CR2_HEAD10R_Pos) </span></div>
<div class="line"><a name="l03156"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2de0f12e6fb297c2c29bee5504e54377"> 3156</a></span>&#160;<span class="preprocessor">#define I2C_CR2_HEAD10R                                                        \</span></div>
<div class="line"><a name="l03157"></a><span class="lineno"> 3157</span>&#160;<span class="preprocessor">    I2C_CR2_HEAD10R_Msk </span></div>
<div class="line"><a name="l03159"></a><span class="lineno"> 3159</span>&#160;<span class="preprocessor">#define I2C_CR2_START_Pos   (13U)</span></div>
<div class="line"><a name="l03160"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2bb5a879e6d2e8db18a279790a9fbeb3"> 3160</a></span>&#160;<span class="preprocessor">#define I2C_CR2_START_Msk   (0x1U &lt;&lt; I2C_CR2_START_Pos) </span></div>
<div class="line"><a name="l03161"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5ac78b87a12a9eaf564f5a3f99928478"> 3161</a></span>&#160;<span class="preprocessor">#define I2C_CR2_START       I2C_CR2_START_Msk           </span></div>
<div class="line"><a name="l03162"></a><span class="lineno"> 3162</span>&#160;<span class="preprocessor">#define I2C_CR2_STOP_Pos    (14U)</span></div>
<div class="line"><a name="l03163"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaeae72d8a7ce76085731146d329fe42be"> 3163</a></span>&#160;<span class="preprocessor">#define I2C_CR2_STOP_Msk    (0x1U &lt;&lt; I2C_CR2_STOP_Pos) </span></div>
<div class="line"><a name="l03164"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga37007be453dd8a637be2d793d3b5f2a2"> 3164</a></span>&#160;<span class="preprocessor">#define I2C_CR2_STOP        I2C_CR2_STOP_Msk </span></div>
<div class="line"><a name="l03165"></a><span class="lineno"> 3165</span>&#160;<span class="preprocessor">#define I2C_CR2_NACK_Pos    (15U)</span></div>
<div class="line"><a name="l03166"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gace1c42b5631b8c6f79d7c8ae849867f1"> 3166</a></span>&#160;<span class="preprocessor">#define I2C_CR2_NACK_Msk    (0x1U &lt;&lt; I2C_CR2_NACK_Pos) </span></div>
<div class="line"><a name="l03167"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8bcbbaf564cb68e3afed79c3cd34aa1f"> 3167</a></span>&#160;<span class="preprocessor">#define I2C_CR2_NACK        I2C_CR2_NACK_Msk </span></div>
<div class="line"><a name="l03168"></a><span class="lineno"> 3168</span>&#160;<span class="preprocessor">#define I2C_CR2_NBYTES_Pos  (16U)</span></div>
<div class="line"><a name="l03169"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0444674df6d55acb07278798e4eafafc"> 3169</a></span>&#160;<span class="preprocessor">#define I2C_CR2_NBYTES_Msk  (0xFFU &lt;&lt; I2C_CR2_NBYTES_Pos) </span></div>
<div class="line"><a name="l03170"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga23a58895a897ccc34a8cbbe36b412b69"> 3170</a></span>&#160;<span class="preprocessor">#define I2C_CR2_NBYTES      I2C_CR2_NBYTES_Msk </span></div>
<div class="line"><a name="l03171"></a><span class="lineno"> 3171</span>&#160;<span class="preprocessor">#define I2C_CR2_RELOAD_Pos  (24U)</span></div>
<div class="line"><a name="l03172"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6d5a2344e989bacd2dad6f54ff85d3b2"> 3172</a></span>&#160;<span class="preprocessor">#define I2C_CR2_RELOAD_Msk  (0x1U &lt;&lt; I2C_CR2_RELOAD_Pos) </span></div>
<div class="line"><a name="l03173"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga21a796045451013c964ef8b12ca6c9bb"> 3173</a></span>&#160;<span class="preprocessor">#define I2C_CR2_RELOAD      I2C_CR2_RELOAD_Msk </span></div>
<div class="line"><a name="l03174"></a><span class="lineno"> 3174</span>&#160;<span class="preprocessor">#define I2C_CR2_AUTOEND_Pos (25U)</span></div>
<div class="line"><a name="l03175"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga79097be4d77200f9e41e345a03e88c57"> 3175</a></span>&#160;<span class="preprocessor">#define I2C_CR2_AUTOEND_Msk (0x1U &lt;&lt; I2C_CR2_AUTOEND_Pos) </span></div>
<div class="line"><a name="l03176"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabcf789c74e217ec8967bcabc156a6c54"> 3176</a></span>&#160;<span class="preprocessor">#define I2C_CR2_AUTOEND \</span></div>
<div class="line"><a name="l03177"></a><span class="lineno"> 3177</span>&#160;<span class="preprocessor">    I2C_CR2_AUTOEND_Msk </span></div>
<div class="line"><a name="l03178"></a><span class="lineno"> 3178</span>&#160;<span class="preprocessor">#define I2C_CR2_PECBYTE_Pos (26U)</span></div>
<div class="line"><a name="l03179"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga67940fdd66f6396cf117e6e907835fb3"> 3179</a></span>&#160;<span class="preprocessor">#define I2C_CR2_PECBYTE_Msk (0x1U &lt;&lt; I2C_CR2_PECBYTE_Pos) </span></div>
<div class="line"><a name="l03180"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6989be2db6f3df41bf5cdb856b1a64c7"> 3180</a></span>&#160;<span class="preprocessor">#define I2C_CR2_PECBYTE     I2C_CR2_PECBYTE_Msk </span></div>
<div class="line"><a name="l03182"></a><span class="lineno"> 3182</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for I2C_OAR1 register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03183"></a><span class="lineno"> 3183</span>&#160;<span class="preprocessor">#define I2C_OAR1_OA1_Pos     (0U)</span></div>
<div class="line"><a name="l03184"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga433069f5a49655c045eb78c962907731"> 3184</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_OA1_Msk     (0x3FFU &lt;&lt; I2C_OAR1_OA1_Pos) </span></div>
<div class="line"><a name="l03185"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabb954a9a0e3e3898574643b6d725a70f"> 3185</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_OA1         I2C_OAR1_OA1_Msk </span></div>
<div class="line"><a name="l03186"></a><span class="lineno"> 3186</span>&#160;<span class="preprocessor">#define I2C_OAR1_OA1MODE_Pos (10U)</span></div>
<div class="line"><a name="l03187"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0ad6aca1744a212f78d75a300be6eb90"> 3187</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_OA1MODE_Msk (0x1U &lt;&lt; I2C_OAR1_OA1MODE_Pos) </span></div>
<div class="line"><a name="l03188"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5edd56eaa7593073d586caef6f90ef09"> 3188</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_OA1MODE                                \</span></div>
<div class="line"><a name="l03189"></a><span class="lineno"> 3189</span>&#160;<span class="preprocessor">    I2C_OAR1_OA1MODE_Msk </span></div>
<div class="line"><a name="l03191"></a><span class="lineno"> 3191</span>&#160;<span class="preprocessor">#define I2C_OAR1_OA1EN_Pos (15U)</span></div>
<div class="line"><a name="l03192"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga32070b13a17e891ffc59632be181b1a2"> 3192</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_OA1EN_Msk (0x1U &lt;&lt; I2C_OAR1_OA1EN_Pos) </span></div>
<div class="line"><a name="l03193"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab3bb2ec380e9f35b474eaf148cefc552"> 3193</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_OA1EN     I2C_OAR1_OA1EN_Msk </span></div>
<div class="line"><a name="l03195"></a><span class="lineno"> 3195</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for I2C_OAR2 register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03196"></a><span class="lineno"> 3196</span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2_Pos    (1U)</span></div>
<div class="line"><a name="l03197"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gadad9a246092670c1ae96bbefc963f01d"> 3197</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2_Msk    (0x7FU &lt;&lt; I2C_OAR2_OA2_Pos) </span></div>
<div class="line"><a name="l03198"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4627c5a89a3cbe9546321418f8cb9da2"> 3198</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2        I2C_OAR2_OA2_Msk </span></div>
<div class="line"><a name="l03199"></a><span class="lineno"> 3199</span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MSK_Pos (8U)</span></div>
<div class="line"><a name="l03200"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga888d2971aecdd48acf9b556b16ce1ccb"> 3200</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MSK_Msk (0x7U &lt;&lt; I2C_OAR2_OA2MSK_Pos) </span></div>
<div class="line"><a name="l03201"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2d9fa47c0b7a4b893e1a1d8ab891b0e5"> 3201</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MSK     I2C_OAR2_OA2MSK_Msk </span></div>
<div class="line"><a name="l03202"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6832f5f6ae3cba12e77bfbb98226f0c6"> 3202</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2NOMASK \</span></div>
<div class="line"><a name="l03203"></a><span class="lineno"> 3203</span>&#160;<span class="preprocessor">    (0x00000000U) </span></div>
<div class="line"><a name="l03204"></a><span class="lineno"> 3204</span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK01_Pos (8U)</span></div>
<div class="line"><a name="l03205"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1c20c37e5ff6658a6067545b343b72c7"> 3205</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK01_Msk \</span></div>
<div class="line"><a name="l03206"></a><span class="lineno"> 3206</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; I2C_OAR2_OA2MASK01_Pos) </span></div>
<div class="line"><a name="l03207"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2e2c7eaa20dab6b866f91b87ddd7f900"> 3207</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK01                                                   \</span></div>
<div class="line"><a name="l03208"></a><span class="lineno"> 3208</span>&#160;<span class="preprocessor">    I2C_OAR2_OA2MASK01_Msk </span></div>
<div class="line"><a name="l03210"></a><span class="lineno"> 3210</span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK02_Pos (9U)</span></div>
<div class="line"><a name="l03211"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5e81da3ec7ddc68acc12e20f2fa1da02"> 3211</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK02_Msk \</span></div>
<div class="line"><a name="l03212"></a><span class="lineno"> 3212</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; I2C_OAR2_OA2MASK02_Pos) </span></div>
<div class="line"><a name="l03213"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga748987767694ba4841a91d4c20384b4c"> 3213</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK02                                                     \</span></div>
<div class="line"><a name="l03214"></a><span class="lineno"> 3214</span>&#160;<span class="preprocessor">    I2C_OAR2_OA2MASK02_Msk </span></div>
<div class="line"><a name="l03216"></a><span class="lineno"> 3216</span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK03_Pos (8U)</span></div>
<div class="line"><a name="l03217"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8889c8b265557307da276456ed6a4c0a"> 3217</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK03_Msk \</span></div>
<div class="line"><a name="l03218"></a><span class="lineno"> 3218</span>&#160;<span class="preprocessor">    (0x3U &lt;&lt; I2C_OAR2_OA2MASK03_Pos) </span></div>
<div class="line"><a name="l03219"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad175519e75a05674e5b8c7f8ef939473"> 3219</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK03                                                     \</span></div>
<div class="line"><a name="l03220"></a><span class="lineno"> 3220</span>&#160;<span class="preprocessor">    I2C_OAR2_OA2MASK03_Msk </span></div>
<div class="line"><a name="l03222"></a><span class="lineno"> 3222</span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK04_Pos (10U)</span></div>
<div class="line"><a name="l03223"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab8e239413de938965dc36e8ee3492692"> 3223</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK04_Msk \</span></div>
<div class="line"><a name="l03224"></a><span class="lineno"> 3224</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; I2C_OAR2_OA2MASK04_Pos) </span></div>
<div class="line"><a name="l03225"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8b947d86f78489dacc5d04d3cfe0cbbc"> 3225</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK04                                                     \</span></div>
<div class="line"><a name="l03226"></a><span class="lineno"> 3226</span>&#160;<span class="preprocessor">    I2C_OAR2_OA2MASK04_Msk </span></div>
<div class="line"><a name="l03228"></a><span class="lineno"> 3228</span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK05_Pos (8U)</span></div>
<div class="line"><a name="l03229"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3a72fdac43da48d36343a253fbe11280"> 3229</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK05_Msk \</span></div>
<div class="line"><a name="l03230"></a><span class="lineno"> 3230</span>&#160;<span class="preprocessor">    (0x5U &lt;&lt; I2C_OAR2_OA2MASK05_Pos) </span></div>
<div class="line"><a name="l03231"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga964d46311d97ccf1ff4a8120184eed81"> 3231</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK05                                                     \</span></div>
<div class="line"><a name="l03232"></a><span class="lineno"> 3232</span>&#160;<span class="preprocessor">    I2C_OAR2_OA2MASK05_Msk </span></div>
<div class="line"><a name="l03234"></a><span class="lineno"> 3234</span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK06_Pos (9U)</span></div>
<div class="line"><a name="l03235"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6afb0acf5d17256de2f8255e0ec0b552"> 3235</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK06_Msk \</span></div>
<div class="line"><a name="l03236"></a><span class="lineno"> 3236</span>&#160;<span class="preprocessor">    (0x3U &lt;&lt; I2C_OAR2_OA2MASK06_Pos) </span></div>
<div class="line"><a name="l03237"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa0b6da94c37b8b6358fda4170e49d7fe"> 3237</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK06                                                   \</span></div>
<div class="line"><a name="l03238"></a><span class="lineno"> 3238</span>&#160;<span class="preprocessor">    I2C_OAR2_OA2MASK06_Msk </span></div>
<div class="line"><a name="l03240"></a><span class="lineno"> 3240</span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK07_Pos (8U)</span></div>
<div class="line"><a name="l03241"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga325b288eed3681b816ec41bc7ee81b20"> 3241</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK07_Msk \</span></div>
<div class="line"><a name="l03242"></a><span class="lineno"> 3242</span>&#160;<span class="preprocessor">    (0x7U &lt;&lt; I2C_OAR2_OA2MASK07_Pos) </span></div>
<div class="line"><a name="l03243"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8555f5c7312e5f17f74a7f1371ade84c"> 3243</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK07 \</span></div>
<div class="line"><a name="l03244"></a><span class="lineno"> 3244</span>&#160;<span class="preprocessor">    I2C_OAR2_OA2MASK07_Msk </span></div>
<div class="line"><a name="l03245"></a><span class="lineno"> 3245</span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2EN_Pos (15U)</span></div>
<div class="line"><a name="l03246"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaae7ff1c8d990bc5d77a0c17f02a9bbaa"> 3246</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2EN_Msk (0x1U &lt;&lt; I2C_OAR2_OA2EN_Pos) </span></div>
<div class="line"><a name="l03247"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa6ec62ffdf8a682e5e0983add8fdfa26"> 3247</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2EN     I2C_OAR2_OA2EN_Msk </span></div>
<div class="line"><a name="l03249"></a><span class="lineno"> 3249</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for I2C_TIMINGR register ****************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03250"></a><span class="lineno"> 3250</span>&#160;<span class="preprocessor">#define I2C_TIMINGR_SCLL_Pos (0U)</span></div>
<div class="line"><a name="l03251"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga337cb482f7c07894d03db35697d43781"> 3251</a></span>&#160;<span class="preprocessor">#define I2C_TIMINGR_SCLL_Msk                        \</span></div>
<div class="line"><a name="l03252"></a><span class="lineno"> 3252</span>&#160;<span class="preprocessor">    (0xFFU &lt;&lt; I2C_TIMINGR_SCLL_Pos) </span></div>
<div class="line"><a name="l03254"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad2d52eba6adbdaa16094d8241aeb2b20"> 3254</a></span>&#160;<span class="preprocessor">#define I2C_TIMINGR_SCLL \</span></div>
<div class="line"><a name="l03255"></a><span class="lineno"> 3255</span>&#160;<span class="preprocessor">    I2C_TIMINGR_SCLL_Msk </span></div>
<div class="line"><a name="l03256"></a><span class="lineno"> 3256</span>&#160;<span class="preprocessor">#define I2C_TIMINGR_SCLH_Pos (8U)</span></div>
<div class="line"><a name="l03257"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga440dd2f3104fa7cfa533735907eb6142"> 3257</a></span>&#160;<span class="preprocessor">#define I2C_TIMINGR_SCLH_Msk                        \</span></div>
<div class="line"><a name="l03258"></a><span class="lineno"> 3258</span>&#160;<span class="preprocessor">    (0xFFU &lt;&lt; I2C_TIMINGR_SCLH_Pos) </span></div>
<div class="line"><a name="l03260"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1eb185e660b02392b3faac65bae0c8df"> 3260</a></span>&#160;<span class="preprocessor">#define I2C_TIMINGR_SCLH \</span></div>
<div class="line"><a name="l03261"></a><span class="lineno"> 3261</span>&#160;<span class="preprocessor">    I2C_TIMINGR_SCLH_Msk </span></div>
<div class="line"><a name="l03262"></a><span class="lineno"> 3262</span>&#160;<span class="preprocessor">#define I2C_TIMINGR_SDADEL_Pos (16U)</span></div>
<div class="line"><a name="l03263"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaab69e78bf8f76e34def168e4c1b71def"> 3263</a></span>&#160;<span class="preprocessor">#define I2C_TIMINGR_SDADEL_Msk \</span></div>
<div class="line"><a name="l03264"></a><span class="lineno"> 3264</span>&#160;<span class="preprocessor">    (0xFU &lt;&lt; I2C_TIMINGR_SDADEL_Pos)                  </span></div>
<div class="line"><a name="l03265"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga40f8fd2508d3b30a732c759443b306e6"> 3265</a></span>&#160;<span class="preprocessor">#define I2C_TIMINGR_SDADEL     I2C_TIMINGR_SDADEL_Msk </span></div>
<div class="line"><a name="l03266"></a><span class="lineno"> 3266</span>&#160;<span class="preprocessor">#define I2C_TIMINGR_SCLDEL_Pos (20U)</span></div>
<div class="line"><a name="l03267"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga334b13015d3ebe937fb3ce2653822cd7"> 3267</a></span>&#160;<span class="preprocessor">#define I2C_TIMINGR_SCLDEL_Msk \</span></div>
<div class="line"><a name="l03268"></a><span class="lineno"> 3268</span>&#160;<span class="preprocessor">    (0xFU &lt;&lt; I2C_TIMINGR_SCLDEL_Pos)                 </span></div>
<div class="line"><a name="l03269"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga952e8751cb0c5f6be6c14cf97d9530d0"> 3269</a></span>&#160;<span class="preprocessor">#define I2C_TIMINGR_SCLDEL    I2C_TIMINGR_SCLDEL_Msk </span></div>
<div class="line"><a name="l03270"></a><span class="lineno"> 3270</span>&#160;<span class="preprocessor">#define I2C_TIMINGR_PRESC_Pos (28U)</span></div>
<div class="line"><a name="l03271"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9498f600a8b201946de0d623a82889ad"> 3271</a></span>&#160;<span class="preprocessor">#define I2C_TIMINGR_PRESC_Msk                                   \</span></div>
<div class="line"><a name="l03272"></a><span class="lineno"> 3272</span>&#160;<span class="preprocessor">    (0xFU &lt;&lt; I2C_TIMINGR_PRESC_Pos)             </span></div>
<div class="line"><a name="l03274"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae5cfdc434959893555b392e7f07bfff7"> 3274</a></span>&#160;<span class="preprocessor">#define I2C_TIMINGR_PRESC I2C_TIMINGR_PRESC_Msk </span></div>
<div class="line"><a name="l03276"></a><span class="lineno"> 3276</span>&#160;<span class="preprocessor"></span><span class="comment">/******************* Bit definition for I2C_TIMEOUTR register ****************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03277"></a><span class="lineno"> 3277</span>&#160;<span class="preprocessor">#define I2C_TIMEOUTR_TIMEOUTA_Pos (0U)</span></div>
<div class="line"><a name="l03278"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaabf1112407680a49bc19e6affce30075"> 3278</a></span>&#160;<span class="preprocessor">#define I2C_TIMEOUTR_TIMEOUTA_Msk \</span></div>
<div class="line"><a name="l03279"></a><span class="lineno"> 3279</span>&#160;<span class="preprocessor">    (0xFFFU &lt;&lt; I2C_TIMEOUTR_TIMEOUTA_Pos)                </span></div>
<div class="line"><a name="l03280"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac5a924e7fc2b71c82158224870f9d453"> 3280</a></span>&#160;<span class="preprocessor">#define I2C_TIMEOUTR_TIMEOUTA  I2C_TIMEOUTR_TIMEOUTA_Msk </span></div>
<div class="line"><a name="l03281"></a><span class="lineno"> 3281</span>&#160;<span class="preprocessor">#define I2C_TIMEOUTR_TIDLE_Pos (12U)</span></div>
<div class="line"><a name="l03282"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5441e50a4709ed78105f9b92f14dc8b7"> 3282</a></span>&#160;<span class="preprocessor">#define I2C_TIMEOUTR_TIDLE_Msk \</span></div>
<div class="line"><a name="l03283"></a><span class="lineno"> 3283</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; I2C_TIMEOUTR_TIDLE_Pos) </span></div>
<div class="line"><a name="l03284"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab0f7b6650f592e9ddc482648a1ea91f2"> 3284</a></span>&#160;<span class="preprocessor">#define I2C_TIMEOUTR_TIDLE \</span></div>
<div class="line"><a name="l03285"></a><span class="lineno"> 3285</span>&#160;<span class="preprocessor">    I2C_TIMEOUTR_TIDLE_Msk </span></div>
<div class="line"><a name="l03286"></a><span class="lineno"> 3286</span>&#160;<span class="preprocessor">#define I2C_TIMEOUTR_TIMOUTEN_Pos (15U)</span></div>
<div class="line"><a name="l03287"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad818dcc77fb5558c7fb19394a60f4cda"> 3287</a></span>&#160;<span class="preprocessor">#define I2C_TIMEOUTR_TIMOUTEN_Msk \</span></div>
<div class="line"><a name="l03288"></a><span class="lineno"> 3288</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; I2C_TIMEOUTR_TIMOUTEN_Pos) </span></div>
<div class="line"><a name="l03289"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga48d81bce8d2faf7acbef9a38510a8542"> 3289</a></span>&#160;<span class="preprocessor">#define I2C_TIMEOUTR_TIMOUTEN \</span></div>
<div class="line"><a name="l03290"></a><span class="lineno"> 3290</span>&#160;<span class="preprocessor">    I2C_TIMEOUTR_TIMOUTEN_Msk </span></div>
<div class="line"><a name="l03291"></a><span class="lineno"> 3291</span>&#160;<span class="preprocessor">#define I2C_TIMEOUTR_TIMEOUTB_Pos (16U)</span></div>
<div class="line"><a name="l03292"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3926da5e1d7036d1ccfe74fc6c0deda6"> 3292</a></span>&#160;<span class="preprocessor">#define I2C_TIMEOUTR_TIMEOUTB_Msk \</span></div>
<div class="line"><a name="l03293"></a><span class="lineno"> 3293</span>&#160;<span class="preprocessor">    (0xFFFU &lt;&lt; I2C_TIMEOUTR_TIMEOUTB_Pos)                 </span></div>
<div class="line"><a name="l03294"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5defcd355ce513e94e5f040b2dad75a6"> 3294</a></span>&#160;<span class="preprocessor">#define I2C_TIMEOUTR_TIMEOUTB   I2C_TIMEOUTR_TIMEOUTB_Msk </span></div>
<div class="line"><a name="l03295"></a><span class="lineno"> 3295</span>&#160;<span class="preprocessor">#define I2C_TIMEOUTR_TEXTEN_Pos (31U)</span></div>
<div class="line"><a name="l03296"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga63981e2bce46e074377f1e6dc1c3ed11"> 3296</a></span>&#160;<span class="preprocessor">#define I2C_TIMEOUTR_TEXTEN_Msk \</span></div>
<div class="line"><a name="l03297"></a><span class="lineno"> 3297</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; I2C_TIMEOUTR_TEXTEN_Pos) </span></div>
<div class="line"><a name="l03298"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga95aa3d29b8e59de06a45d15d03f721af"> 3298</a></span>&#160;<span class="preprocessor">#define I2C_TIMEOUTR_TEXTEN \</span></div>
<div class="line"><a name="l03299"></a><span class="lineno"> 3299</span>&#160;<span class="preprocessor">    I2C_TIMEOUTR_TEXTEN_Msk </span></div>
<div class="line"><a name="l03301"></a><span class="lineno"> 3301</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for I2C_ISR register  ********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03302"></a><span class="lineno"> 3302</span>&#160;<span class="preprocessor">#define I2C_ISR_TXE_Pos     (0U)</span></div>
<div class="line"><a name="l03303"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga200f703a0cb3222638e0fb26e2231437"> 3303</a></span>&#160;<span class="preprocessor">#define I2C_ISR_TXE_Msk     (0x1U &lt;&lt; I2C_ISR_TXE_Pos) </span></div>
<div class="line"><a name="l03304"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1dfec198395c0f88454a86bacff60351"> 3304</a></span>&#160;<span class="preprocessor">#define I2C_ISR_TXE         I2C_ISR_TXE_Msk </span></div>
<div class="line"><a name="l03305"></a><span class="lineno"> 3305</span>&#160;<span class="preprocessor">#define I2C_ISR_TXIS_Pos    (1U)</span></div>
<div class="line"><a name="l03306"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1b22ba845eabc2297b102913c3d3464b"> 3306</a></span>&#160;<span class="preprocessor">#define I2C_ISR_TXIS_Msk    (0x1U &lt;&lt; I2C_ISR_TXIS_Pos) </span></div>
<div class="line"><a name="l03307"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa848ab3d120a27401203329941c9dcb5"> 3307</a></span>&#160;<span class="preprocessor">#define I2C_ISR_TXIS        I2C_ISR_TXIS_Msk </span></div>
<div class="line"><a name="l03308"></a><span class="lineno"> 3308</span>&#160;<span class="preprocessor">#define I2C_ISR_RXNE_Pos    (2U)</span></div>
<div class="line"><a name="l03309"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2a7580ea50d005aad1d3e45885c95b63"> 3309</a></span>&#160;<span class="preprocessor">#define I2C_ISR_RXNE_Msk    (0x1U &lt;&lt; I2C_ISR_RXNE_Pos) </span></div>
<div class="line"><a name="l03310"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0afd4e99e26dcec57a0f3be4dae2c022"> 3310</a></span>&#160;<span class="preprocessor">#define I2C_ISR_RXNE        I2C_ISR_RXNE_Msk </span></div>
<div class="line"><a name="l03311"></a><span class="lineno"> 3311</span>&#160;<span class="preprocessor">#define I2C_ISR_ADDR_Pos    (3U)</span></div>
<div class="line"><a name="l03312"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga639aa794461805d956aecf4b0c27cb6e"> 3312</a></span>&#160;<span class="preprocessor">#define I2C_ISR_ADDR_Msk    (0x1U &lt;&lt; I2C_ISR_ADDR_Pos) </span></div>
<div class="line"><a name="l03313"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0c1a844fb3e55ca9db318d0bc2db4a07"> 3313</a></span>&#160;<span class="preprocessor">#define I2C_ISR_ADDR        I2C_ISR_ADDR_Msk </span></div>
<div class="line"><a name="l03314"></a><span class="lineno"> 3314</span>&#160;<span class="preprocessor">#define I2C_ISR_NACKF_Pos   (4U)</span></div>
<div class="line"><a name="l03315"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaffc140d2c72cc4fb51213b7978a92ac3"> 3315</a></span>&#160;<span class="preprocessor">#define I2C_ISR_NACKF_Msk   (0x1U &lt;&lt; I2C_ISR_NACKF_Pos) </span></div>
<div class="line"><a name="l03316"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad2fb99c13292fc510cfe85bf45ac6b77"> 3316</a></span>&#160;<span class="preprocessor">#define I2C_ISR_NACKF       I2C_ISR_NACKF_Msk </span></div>
<div class="line"><a name="l03317"></a><span class="lineno"> 3317</span>&#160;<span class="preprocessor">#define I2C_ISR_STOPF_Pos   (5U)</span></div>
<div class="line"><a name="l03318"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae056a2c873f7a37de5cf3cf5b3511008"> 3318</a></span>&#160;<span class="preprocessor">#define I2C_ISR_STOPF_Msk   (0x1U &lt;&lt; I2C_ISR_STOPF_Pos) </span></div>
<div class="line"><a name="l03319"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga24dee623aba3059485449f8ce7d061b7"> 3319</a></span>&#160;<span class="preprocessor">#define I2C_ISR_STOPF       I2C_ISR_STOPF_Msk </span></div>
<div class="line"><a name="l03320"></a><span class="lineno"> 3320</span>&#160;<span class="preprocessor">#define I2C_ISR_TC_Pos      (6U)</span></div>
<div class="line"><a name="l03321"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac33477482cff1fa98dad6c661defabfb"> 3321</a></span>&#160;<span class="preprocessor">#define I2C_ISR_TC_Msk      (0x1U &lt;&lt; I2C_ISR_TC_Pos) </span></div>
<div class="line"><a name="l03322"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac47bed557caa744aa763e1a8d0eba04d"> 3322</a></span>&#160;<span class="preprocessor">#define I2C_ISR_TC          I2C_ISR_TC_Msk </span></div>
<div class="line"><a name="l03323"></a><span class="lineno"> 3323</span>&#160;<span class="preprocessor">#define I2C_ISR_TCR_Pos     (7U)</span></div>
<div class="line"><a name="l03324"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaab60e5624b0054143bb7a5ee15b2af74"> 3324</a></span>&#160;<span class="preprocessor">#define I2C_ISR_TCR_Msk     (0x1U &lt;&lt; I2C_ISR_TCR_Pos) </span></div>
<div class="line"><a name="l03325"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga76008be670a9a4829aaf3753c79b3bbd"> 3325</a></span>&#160;<span class="preprocessor">#define I2C_ISR_TCR         I2C_ISR_TCR_Msk </span></div>
<div class="line"><a name="l03326"></a><span class="lineno"> 3326</span>&#160;<span class="preprocessor">#define I2C_ISR_BERR_Pos    (8U)</span></div>
<div class="line"><a name="l03327"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf830061f7f1df62bfbc9fb335a12e431"> 3327</a></span>&#160;<span class="preprocessor">#define I2C_ISR_BERR_Msk    (0x1U &lt;&lt; I2C_ISR_BERR_Pos) </span></div>
<div class="line"><a name="l03328"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0dd0d8fdc41303a1c31fc7466301be07"> 3328</a></span>&#160;<span class="preprocessor">#define I2C_ISR_BERR        I2C_ISR_BERR_Msk           </span></div>
<div class="line"><a name="l03329"></a><span class="lineno"> 3329</span>&#160;<span class="preprocessor">#define I2C_ISR_ARLO_Pos    (9U)</span></div>
<div class="line"><a name="l03330"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga23cc08e323b46817fb4a7a0ef69df228"> 3330</a></span>&#160;<span class="preprocessor">#define I2C_ISR_ARLO_Msk    (0x1U &lt;&lt; I2C_ISR_ARLO_Pos) </span></div>
<div class="line"><a name="l03331"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga54ae33fec99aa351621ba6b483fbead3"> 3331</a></span>&#160;<span class="preprocessor">#define I2C_ISR_ARLO        I2C_ISR_ARLO_Msk           </span></div>
<div class="line"><a name="l03332"></a><span class="lineno"> 3332</span>&#160;<span class="preprocessor">#define I2C_ISR_OVR_Pos     (10U)</span></div>
<div class="line"><a name="l03333"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3474223f53eb71f3972d4b31f2d09c30"> 3333</a></span>&#160;<span class="preprocessor">#define I2C_ISR_OVR_Msk     (0x1U &lt;&lt; I2C_ISR_OVR_Pos) </span></div>
<div class="line"><a name="l03334"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf5976110d93d2f36f50c4c6467510914"> 3334</a></span>&#160;<span class="preprocessor">#define I2C_ISR_OVR         I2C_ISR_OVR_Msk           </span></div>
<div class="line"><a name="l03335"></a><span class="lineno"> 3335</span>&#160;<span class="preprocessor">#define I2C_ISR_PECERR_Pos  (11U)</span></div>
<div class="line"><a name="l03336"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga100908b460fd51993e0f32508956f8ab"> 3336</a></span>&#160;<span class="preprocessor">#define I2C_ISR_PECERR_Msk  (0x1U &lt;&lt; I2C_ISR_PECERR_Pos) </span></div>
<div class="line"><a name="l03337"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8b1d42968194fb42f9cc9bb2c2806281"> 3337</a></span>&#160;<span class="preprocessor">#define I2C_ISR_PECERR      I2C_ISR_PECERR_Msk </span></div>
<div class="line"><a name="l03338"></a><span class="lineno"> 3338</span>&#160;<span class="preprocessor">#define I2C_ISR_TIMEOUT_Pos (12U)</span></div>
<div class="line"><a name="l03339"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga39f50e2e0e37bc9b0f66dae74af8d156"> 3339</a></span>&#160;<span class="preprocessor">#define I2C_ISR_TIMEOUT_Msk (0x1U &lt;&lt; I2C_ISR_TIMEOUT_Pos) </span></div>
<div class="line"><a name="l03340"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga63fc8ce165c42d0d719c45e58a82f574"> 3340</a></span>&#160;<span class="preprocessor">#define I2C_ISR_TIMEOUT \</span></div>
<div class="line"><a name="l03341"></a><span class="lineno"> 3341</span>&#160;<span class="preprocessor">    I2C_ISR_TIMEOUT_Msk </span></div>
<div class="line"><a name="l03342"></a><span class="lineno"> 3342</span>&#160;<span class="preprocessor">#define I2C_ISR_ALERT_Pos   (13U)</span></div>
<div class="line"><a name="l03343"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8c82b2d49a3def61e4d803e7f843c983"> 3343</a></span>&#160;<span class="preprocessor">#define I2C_ISR_ALERT_Msk   (0x1U &lt;&lt; I2C_ISR_ALERT_Pos) </span></div>
<div class="line"><a name="l03344"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4c6c779bca999450c595fc797a1fdeec"> 3344</a></span>&#160;<span class="preprocessor">#define I2C_ISR_ALERT       I2C_ISR_ALERT_Msk           </span></div>
<div class="line"><a name="l03345"></a><span class="lineno"> 3345</span>&#160;<span class="preprocessor">#define I2C_ISR_BUSY_Pos    (15U)</span></div>
<div class="line"><a name="l03346"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae605cd91e7fd4031ad5d278a25640faf"> 3346</a></span>&#160;<span class="preprocessor">#define I2C_ISR_BUSY_Msk    (0x1U &lt;&lt; I2C_ISR_BUSY_Pos) </span></div>
<div class="line"><a name="l03347"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga12ba21dc10ca08a2063a1c4672ffb886"> 3347</a></span>&#160;<span class="preprocessor">#define I2C_ISR_BUSY        I2C_ISR_BUSY_Msk           </span></div>
<div class="line"><a name="l03348"></a><span class="lineno"> 3348</span>&#160;<span class="preprocessor">#define I2C_ISR_DIR_Pos     (16U)</span></div>
<div class="line"><a name="l03349"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaab8c49318377d92649db2e6ad7533f3f"> 3349</a></span>&#160;<span class="preprocessor">#define I2C_ISR_DIR_Msk     (0x1U &lt;&lt; I2C_ISR_DIR_Pos) </span></div>
<div class="line"><a name="l03350"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa4890d7deb94106f946b28a7309e22aa"> 3350</a></span>&#160;<span class="preprocessor">#define I2C_ISR_DIR         I2C_ISR_DIR_Msk </span></div>
<div class="line"><a name="l03351"></a><span class="lineno"> 3351</span>&#160;<span class="preprocessor">#define I2C_ISR_ADDCODE_Pos (17U)</span></div>
<div class="line"><a name="l03352"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga25d5d5222eadb800dee912f148218ec4"> 3352</a></span>&#160;<span class="preprocessor">#define I2C_ISR_ADDCODE_Msk (0x7FU &lt;&lt; I2C_ISR_ADDCODE_Pos) </span></div>
<div class="line"><a name="l03353"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9050a7e2c1d8777251352f51197e4c80"> 3353</a></span>&#160;<span class="preprocessor">#define I2C_ISR_ADDCODE \</span></div>
<div class="line"><a name="l03354"></a><span class="lineno"> 3354</span>&#160;<span class="preprocessor">    I2C_ISR_ADDCODE_Msk </span></div>
<div class="line"><a name="l03356"></a><span class="lineno"> 3356</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for I2C_ICR register  ********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03357"></a><span class="lineno"> 3357</span>&#160;<span class="preprocessor">#define I2C_ICR_ADDRCF_Pos   (3U)</span></div>
<div class="line"><a name="l03358"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2228bb1e8125c1d6736b2f38869fa70c"> 3358</a></span>&#160;<span class="preprocessor">#define I2C_ICR_ADDRCF_Msk   (0x1U &lt;&lt; I2C_ICR_ADDRCF_Pos) </span></div>
<div class="line"><a name="l03359"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac46e27edee02106eec30ede46a143e92"> 3359</a></span>&#160;<span class="preprocessor">#define I2C_ICR_ADDRCF       I2C_ICR_ADDRCF_Msk </span></div>
<div class="line"><a name="l03360"></a><span class="lineno"> 3360</span>&#160;<span class="preprocessor">#define I2C_ICR_NACKCF_Pos   (4U)</span></div>
<div class="line"><a name="l03361"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga18c315466a15d1b66f3441a3ea9fe495"> 3361</a></span>&#160;<span class="preprocessor">#define I2C_ICR_NACKCF_Msk   (0x1U &lt;&lt; I2C_ICR_NACKCF_Pos) </span></div>
<div class="line"><a name="l03362"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab68515e7c5c0796da616c92943a17472"> 3362</a></span>&#160;<span class="preprocessor">#define I2C_ICR_NACKCF       I2C_ICR_NACKCF_Msk </span></div>
<div class="line"><a name="l03363"></a><span class="lineno"> 3363</span>&#160;<span class="preprocessor">#define I2C_ICR_STOPCF_Pos   (5U)</span></div>
<div class="line"><a name="l03364"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5c4b6846e49f463291cfcf9ac155cd38"> 3364</a></span>&#160;<span class="preprocessor">#define I2C_ICR_STOPCF_Msk   (0x1U &lt;&lt; I2C_ICR_STOPCF_Pos) </span></div>
<div class="line"><a name="l03365"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabe59e51ed40569ab397e2cf9da3a347f"> 3365</a></span>&#160;<span class="preprocessor">#define I2C_ICR_STOPCF       I2C_ICR_STOPCF_Msk </span></div>
<div class="line"><a name="l03366"></a><span class="lineno"> 3366</span>&#160;<span class="preprocessor">#define I2C_ICR_BERRCF_Pos   (8U)</span></div>
<div class="line"><a name="l03367"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7f5dac5bc1f009630f97d82ad1c560be"> 3367</a></span>&#160;<span class="preprocessor">#define I2C_ICR_BERRCF_Msk   (0x1U &lt;&lt; I2C_ICR_BERRCF_Pos) </span></div>
<div class="line"><a name="l03368"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9a64f0841ce0f5d234a72b968705c416"> 3368</a></span>&#160;<span class="preprocessor">#define I2C_ICR_BERRCF       I2C_ICR_BERRCF_Msk </span></div>
<div class="line"><a name="l03369"></a><span class="lineno"> 3369</span>&#160;<span class="preprocessor">#define I2C_ICR_ARLOCF_Pos   (9U)</span></div>
<div class="line"><a name="l03370"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacea0d3266ec25c49575c9c7d9fd73a89"> 3370</a></span>&#160;<span class="preprocessor">#define I2C_ICR_ARLOCF_Msk   (0x1U &lt;&lt; I2C_ICR_ARLOCF_Pos) </span></div>
<div class="line"><a name="l03371"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1bc8765152bfd75d343a06e3b696805d"> 3371</a></span>&#160;<span class="preprocessor">#define I2C_ICR_ARLOCF       I2C_ICR_ARLOCF_Msk </span></div>
<div class="line"><a name="l03372"></a><span class="lineno"> 3372</span>&#160;<span class="preprocessor">#define I2C_ICR_OVRCF_Pos    (10U)</span></div>
<div class="line"><a name="l03373"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga490809ffa8771896ad7d0c9e21adcafc"> 3373</a></span>&#160;<span class="preprocessor">#define I2C_ICR_OVRCF_Msk    (0x1U &lt;&lt; I2C_ICR_OVRCF_Pos) </span></div>
<div class="line"><a name="l03374"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5d46a31811a8b9489ca63f1c8e4c1021"> 3374</a></span>&#160;<span class="preprocessor">#define I2C_ICR_OVRCF        I2C_ICR_OVRCF_Msk </span></div>
<div class="line"><a name="l03375"></a><span class="lineno"> 3375</span>&#160;<span class="preprocessor">#define I2C_ICR_PECCF_Pos    (11U)</span></div>
<div class="line"><a name="l03376"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4c24f10cbf7d0019917000a7b0d5f734"> 3376</a></span>&#160;<span class="preprocessor">#define I2C_ICR_PECCF_Msk    (0x1U &lt;&lt; I2C_ICR_PECCF_Pos) </span></div>
<div class="line"><a name="l03377"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7b8f2f138f5a1dea3c54801a2750ef9d"> 3377</a></span>&#160;<span class="preprocessor">#define I2C_ICR_PECCF        I2C_ICR_PECCF_Msk </span></div>
<div class="line"><a name="l03378"></a><span class="lineno"> 3378</span>&#160;<span class="preprocessor">#define I2C_ICR_TIMOUTCF_Pos (12U)</span></div>
<div class="line"><a name="l03379"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga66e5f2779e858742cc33f1207db53b69"> 3379</a></span>&#160;<span class="preprocessor">#define I2C_ICR_TIMOUTCF_Msk (0x1U &lt;&lt; I2C_ICR_TIMOUTCF_Pos) </span></div>
<div class="line"><a name="l03380"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9a76993c176007a7353a33b53e7d3136"> 3380</a></span>&#160;<span class="preprocessor">#define I2C_ICR_TIMOUTCF     I2C_ICR_TIMOUTCF_Msk </span></div>
<div class="line"><a name="l03381"></a><span class="lineno"> 3381</span>&#160;<span class="preprocessor">#define I2C_ICR_ALERTCF_Pos  (13U)</span></div>
<div class="line"><a name="l03382"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga06ba190037b7c242e6926aa8e83089b3"> 3382</a></span>&#160;<span class="preprocessor">#define I2C_ICR_ALERTCF_Msk  (0x1U &lt;&lt; I2C_ICR_ALERTCF_Pos) </span></div>
<div class="line"><a name="l03383"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaed440bb0bdb9b1134d7a21ebdf7d3ac3"> 3383</a></span>&#160;<span class="preprocessor">#define I2C_ICR_ALERTCF      I2C_ICR_ALERTCF_Msk </span></div>
<div class="line"><a name="l03385"></a><span class="lineno"> 3385</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for I2C_PECR register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03386"></a><span class="lineno"> 3386</span>&#160;<span class="preprocessor">#define I2C_PECR_PEC_Pos (0U)</span></div>
<div class="line"><a name="l03387"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad32ce2bbae8ceb809ade48d0ef4ce65b"> 3387</a></span>&#160;<span class="preprocessor">#define I2C_PECR_PEC_Msk (0xFFU &lt;&lt; I2C_PECR_PEC_Pos) </span></div>
<div class="line"><a name="l03388"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac30a300f7bcd680b82263f4059f67a89"> 3388</a></span>&#160;<span class="preprocessor">#define I2C_PECR_PEC     I2C_PECR_PEC_Msk            </span></div>
<div class="line"><a name="l03390"></a><span class="lineno"> 3390</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for I2C_RXDR register *********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03391"></a><span class="lineno"> 3391</span>&#160;<span class="preprocessor">#define I2C_RXDR_RXDATA_Pos (0U)</span></div>
<div class="line"><a name="l03392"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac57fdfd02860115ec16fa83d1ab67d27"> 3392</a></span>&#160;<span class="preprocessor">#define I2C_RXDR_RXDATA_Msk (0xFFU &lt;&lt; I2C_RXDR_RXDATA_Pos) </span></div>
<div class="line"><a name="l03393"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga54a8527f0da080debfb9cb25c02deaff"> 3393</a></span>&#160;<span class="preprocessor">#define I2C_RXDR_RXDATA     I2C_RXDR_RXDATA_Msk </span></div>
<div class="line"><a name="l03395"></a><span class="lineno"> 3395</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for I2C_TXDR register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03396"></a><span class="lineno"> 3396</span>&#160;<span class="preprocessor">#define I2C_TXDR_TXDATA_Pos (0U)</span></div>
<div class="line"><a name="l03397"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab73ca69eb7a9949d8f458b6dc13a87ae"> 3397</a></span>&#160;<span class="preprocessor">#define I2C_TXDR_TXDATA_Msk (0xFFU &lt;&lt; I2C_TXDR_TXDATA_Pos) </span></div>
<div class="line"><a name="l03398"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6081e174c22df812fca8f244c0671787"> 3398</a></span>&#160;<span class="preprocessor">#define I2C_TXDR_TXDATA     I2C_TXDR_TXDATA_Msk </span></div>
<div class="line"><a name="l03400"></a><span class="lineno"> 3400</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************************************************************************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03401"></a><span class="lineno"> 3401</span>&#160;<span class="comment">/*                                                                           */</span></div>
<div class="line"><a name="l03402"></a><span class="lineno"> 3402</span>&#160;<span class="comment">/*                        Independent WATCHDOG (IWDG)                        */</span></div>
<div class="line"><a name="l03403"></a><span class="lineno"> 3403</span>&#160;<span class="comment">/*                                                                           */</span></div>
<div class="line"><a name="l03404"></a><span class="lineno"> 3404</span>&#160;<span class="comment">/*****************************************************************************/</span></div>
<div class="line"><a name="l03405"></a><span class="lineno"> 3405</span>&#160;<span class="comment">/*******************  Bit definition for IWDG_KR register  *******************/</span></div>
<div class="line"><a name="l03406"></a><span class="lineno"> 3406</span>&#160;<span class="preprocessor">#define IWDG_KR_KEY_Pos (0U)</span></div>
<div class="line"><a name="l03407"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4ccb19a688f8e5b1c41626d3718db07e"> 3407</a></span>&#160;<span class="preprocessor">#define IWDG_KR_KEY_Msk (0xFFFFU &lt;&lt; IWDG_KR_KEY_Pos) </span></div>
<div class="line"><a name="l03408"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga957f7d5f8a0ec1a6956a7f05cfbd97c2"> 3408</a></span>&#160;<span class="preprocessor">#define IWDG_KR_KEY     IWDG_KR_KEY_Msk </span></div>
<div class="line"><a name="l03410"></a><span class="lineno"> 3410</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for IWDG_PR register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03411"></a><span class="lineno"> 3411</span>&#160;<span class="preprocessor">#define IWDG_PR_PR_Pos (0U)</span></div>
<div class="line"><a name="l03412"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga75390b0bbc7eb3073a88536fe7f1c5ff"> 3412</a></span>&#160;<span class="preprocessor">#define IWDG_PR_PR_Msk (0x7U &lt;&lt; IWDG_PR_PR_Pos) </span></div>
<div class="line"><a name="l03413"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4de39c5672f17d326fceb5adc9adc090"> 3413</a></span>&#160;<span class="preprocessor">#define IWDG_PR_PR     IWDG_PR_PR_Msk </span></div>
<div class="line"><a name="l03414"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9b727e7882603df1684cbf230520ca76"> 3414</a></span>&#160;<span class="preprocessor">#define IWDG_PR_PR_0   (0x1U &lt;&lt; IWDG_PR_PR_Pos) </span></div>
<div class="line"><a name="l03415"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafba2551b90c68d95c736a116224b473e"> 3415</a></span>&#160;<span class="preprocessor">#define IWDG_PR_PR_1   (0x2U &lt;&lt; IWDG_PR_PR_Pos) </span></div>
<div class="line"><a name="l03416"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga55a1d7fde4e3e724a8644652ba9bb2b9"> 3416</a></span>&#160;<span class="preprocessor">#define IWDG_PR_PR_2   (0x4U &lt;&lt; IWDG_PR_PR_Pos) </span></div>
<div class="line"><a name="l03418"></a><span class="lineno"> 3418</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for IWDG_RLR register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03419"></a><span class="lineno"> 3419</span>&#160;<span class="preprocessor">#define IWDG_RLR_RL_Pos (0U)</span></div>
<div class="line"><a name="l03420"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga797562ce090da2d4b6576ba3ec62ad12"> 3420</a></span>&#160;<span class="preprocessor">#define IWDG_RLR_RL_Msk (0xFFFU &lt;&lt; IWDG_RLR_RL_Pos) </span></div>
<div class="line"><a name="l03421"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga87024bbb19f26def4c4c1510b22d3033"> 3421</a></span>&#160;<span class="preprocessor">#define IWDG_RLR_RL     IWDG_RLR_RL_Msk </span></div>
<div class="line"><a name="l03423"></a><span class="lineno"> 3423</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for IWDG_SR register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03424"></a><span class="lineno"> 3424</span>&#160;<span class="preprocessor">#define IWDG_SR_PVU_Pos (0U)</span></div>
<div class="line"><a name="l03425"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7e966837f97df9cde2383682f0234a96"> 3425</a></span>&#160;<span class="preprocessor">#define IWDG_SR_PVU_Msk (0x1U &lt;&lt; IWDG_SR_PVU_Pos) </span></div>
<div class="line"><a name="l03426"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga269bd5618ba773d32275b93be004c554"> 3426</a></span>&#160;<span class="preprocessor">#define IWDG_SR_PVU     IWDG_SR_PVU_Msk </span></div>
<div class="line"><a name="l03427"></a><span class="lineno"> 3427</span>&#160;<span class="preprocessor">#define IWDG_SR_RVU_Pos (1U)</span></div>
<div class="line"><a name="l03428"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab984dca55296c6bc7aef24d356909c28"> 3428</a></span>&#160;<span class="preprocessor">#define IWDG_SR_RVU_Msk (0x1U &lt;&lt; IWDG_SR_RVU_Pos) </span></div>
<div class="line"><a name="l03429"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gadffb8339e556a3b10120b15f0dacc232"> 3429</a></span>&#160;<span class="preprocessor">#define IWDG_SR_RVU                                           \</span></div>
<div class="line"><a name="l03430"></a><span class="lineno"> 3430</span>&#160;<span class="preprocessor">    IWDG_SR_RVU_Msk </span></div>
<div class="line"><a name="l03432"></a><span class="lineno"> 3432</span>&#160;<span class="preprocessor">#define IWDG_SR_WVU_Pos (2U)</span></div>
<div class="line"><a name="l03433"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga360bccee5c3d7f5538ab71ec17ac2cbe"> 3433</a></span>&#160;<span class="preprocessor">#define IWDG_SR_WVU_Msk (0x1U &lt;&lt; IWDG_SR_WVU_Pos) </span></div>
<div class="line"><a name="l03434"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaba26878a5ce95ea1889629b73f4c7ad5"> 3434</a></span>&#160;<span class="preprocessor">#define IWDG_SR_WVU                                           \</span></div>
<div class="line"><a name="l03435"></a><span class="lineno"> 3435</span>&#160;<span class="preprocessor">    IWDG_SR_WVU_Msk </span></div>
<div class="line"><a name="l03438"></a><span class="lineno"> 3438</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for IWDG_KR register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03439"></a><span class="lineno"> 3439</span>&#160;<span class="preprocessor">#define IWDG_WINR_WIN_Pos (0U)</span></div>
<div class="line"><a name="l03440"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3e9f5079599aefad1da9555297ae1f34"> 3440</a></span>&#160;<span class="preprocessor">#define IWDG_WINR_WIN_Msk (0xFFFU &lt;&lt; IWDG_WINR_WIN_Pos) </span></div>
<div class="line"><a name="l03441"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9a609548fc74e1d2214de4413081e03d"> 3441</a></span>&#160;<span class="preprocessor">#define IWDG_WINR_WIN     IWDG_WINR_WIN_Msk </span></div>
<div class="line"><a name="l03443"></a><span class="lineno"> 3443</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************************************************************************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03444"></a><span class="lineno"> 3444</span>&#160;<span class="comment">/*                                                                           */</span></div>
<div class="line"><a name="l03445"></a><span class="lineno"> 3445</span>&#160;<span class="comment">/*                          Power Control (PWR)                              */</span></div>
<div class="line"><a name="l03446"></a><span class="lineno"> 3446</span>&#160;<span class="comment">/*                                                                           */</span></div>
<div class="line"><a name="l03447"></a><span class="lineno"> 3447</span>&#160;<span class="comment">/*****************************************************************************/</span></div>
<div class="line"><a name="l03448"></a><span class="lineno"> 3448</span>&#160; </div>
<div class="line"><a name="l03449"></a><span class="lineno"> 3449</span>&#160;<span class="comment">/* Note: No specific macro feature on this device */</span></div>
<div class="line"><a name="l03450"></a><span class="lineno"> 3450</span>&#160; </div>
<div class="line"><a name="l03451"></a><span class="lineno"> 3451</span>&#160;<span class="comment">/********************  Bit definition for PWR_CR register  *******************/</span></div>
<div class="line"><a name="l03452"></a><span class="lineno"> 3452</span>&#160;<span class="preprocessor">#define PWR_CR_LPDS_Pos (0U)</span></div>
<div class="line"><a name="l03453"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga15a3e5d29f5816a97918b938fe9882d8"> 3453</a></span>&#160;<span class="preprocessor">#define PWR_CR_LPDS_Msk (0x1U &lt;&lt; PWR_CR_LPDS_Pos) </span></div>
<div class="line"><a name="l03454"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3aeb8d6f2539b0a3a4b851aeba0eea66"> 3454</a></span>&#160;<span class="preprocessor">#define PWR_CR_LPDS     PWR_CR_LPDS_Msk           </span></div>
<div class="line"><a name="l03455"></a><span class="lineno"> 3455</span>&#160;<span class="preprocessor">#define PWR_CR_PDDS_Pos (1U)</span></div>
<div class="line"><a name="l03456"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabc8e1dc6252707c24412500e6695fd05"> 3456</a></span>&#160;<span class="preprocessor">#define PWR_CR_PDDS_Msk (0x1U &lt;&lt; PWR_CR_PDDS_Pos) </span></div>
<div class="line"><a name="l03457"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8c8075e98772470804c9e3fe74984115"> 3457</a></span>&#160;<span class="preprocessor">#define PWR_CR_PDDS     PWR_CR_PDDS_Msk           </span></div>
<div class="line"><a name="l03458"></a><span class="lineno"> 3458</span>&#160;<span class="preprocessor">#define PWR_CR_CWUF_Pos (2U)</span></div>
<div class="line"><a name="l03459"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0b3f54b99913b0d6413df2b3d2e4790a"> 3459</a></span>&#160;<span class="preprocessor">#define PWR_CR_CWUF_Msk (0x1U &lt;&lt; PWR_CR_CWUF_Pos) </span></div>
<div class="line"><a name="l03460"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3928de64f633b84770b1cfecea702fa7"> 3460</a></span>&#160;<span class="preprocessor">#define PWR_CR_CWUF     PWR_CR_CWUF_Msk           </span></div>
<div class="line"><a name="l03461"></a><span class="lineno"> 3461</span>&#160;<span class="preprocessor">#define PWR_CR_CSBF_Pos (3U)</span></div>
<div class="line"><a name="l03462"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8e25040e042ac06128a8cd5f858d8912"> 3462</a></span>&#160;<span class="preprocessor">#define PWR_CR_CSBF_Msk (0x1U &lt;&lt; PWR_CR_CSBF_Pos) </span></div>
<div class="line"><a name="l03463"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab44484cacc35c80cf82eb011d6cbe13a"> 3463</a></span>&#160;<span class="preprocessor">#define PWR_CR_CSBF     PWR_CR_CSBF_Msk           </span></div>
<div class="line"><a name="l03464"></a><span class="lineno"> 3464</span>&#160;<span class="preprocessor">#define PWR_CR_DBP_Pos  (8U)</span></div>
<div class="line"><a name="l03465"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae4dc0f910dd014d87bdb0259f89de5f8"> 3465</a></span>&#160;<span class="preprocessor">#define PWR_CR_DBP_Msk  (0x1U &lt;&lt; PWR_CR_DBP_Pos) </span></div>
<div class="line"><a name="l03466"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf5c65ab845794ef48f09faa2ee44f718"> 3466</a></span>&#160;<span class="preprocessor">#define PWR_CR_DBP                                             \</span></div>
<div class="line"><a name="l03467"></a><span class="lineno"> 3467</span>&#160;<span class="preprocessor">    PWR_CR_DBP_Msk </span></div>
<div class="line"><a name="l03470"></a><span class="lineno"> 3470</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for PWR_CSR register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03471"></a><span class="lineno"> 3471</span>&#160;<span class="preprocessor">#define PWR_CSR_WUF_Pos (0U)</span></div>
<div class="line"><a name="l03472"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga506641083e85de1202465b9be1712c24"> 3472</a></span>&#160;<span class="preprocessor">#define PWR_CSR_WUF_Msk (0x1U &lt;&lt; PWR_CSR_WUF_Pos) </span></div>
<div class="line"><a name="l03473"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9465bb7ad9ca936688344e2a077539e6"> 3473</a></span>&#160;<span class="preprocessor">#define PWR_CSR_WUF     PWR_CSR_WUF_Msk           </span></div>
<div class="line"><a name="l03474"></a><span class="lineno"> 3474</span>&#160;<span class="preprocessor">#define PWR_CSR_SBF_Pos (1U)</span></div>
<div class="line"><a name="l03475"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab46cab51c4455b5ab8264684e0ca5783"> 3475</a></span>&#160;<span class="preprocessor">#define PWR_CSR_SBF_Msk (0x1U &lt;&lt; PWR_CSR_SBF_Pos) </span></div>
<div class="line"><a name="l03476"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab4fd42f153660593cad6f4fe22ff76bb"> 3476</a></span>&#160;<span class="preprocessor">#define PWR_CSR_SBF     PWR_CSR_SBF_Msk           </span></div>
<div class="line"><a name="l03478"></a><span class="lineno"> 3478</span>&#160;<span class="preprocessor">#define PWR_CSR_EWUP1_Pos (8U)</span></div>
<div class="line"><a name="l03479"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaac5a2cca97f4ab70db773d9b023bade7"> 3479</a></span>&#160;<span class="preprocessor">#define PWR_CSR_EWUP1_Msk (0x1U &lt;&lt; PWR_CSR_EWUP1_Pos) </span></div>
<div class="line"><a name="l03480"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2a92d9adb125e24ab1cd1a58a73efe19"> 3480</a></span>&#160;<span class="preprocessor">#define PWR_CSR_EWUP1     PWR_CSR_EWUP1_Msk           </span></div>
<div class="line"><a name="l03481"></a><span class="lineno"> 3481</span>&#160;<span class="preprocessor">#define PWR_CSR_EWUP2_Pos (9U)</span></div>
<div class="line"><a name="l03482"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae6542ceecd4f7dfa8c2f885e28b89364"> 3482</a></span>&#160;<span class="preprocessor">#define PWR_CSR_EWUP2_Msk (0x1U &lt;&lt; PWR_CSR_EWUP2_Pos) </span></div>
<div class="line"><a name="l03483"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3924963c0b869453e9be2b8f14c929dc"> 3483</a></span>&#160;<span class="preprocessor">#define PWR_CSR_EWUP2     PWR_CSR_EWUP2_Msk           </span></div>
<div class="line"><a name="l03485"></a><span class="lineno"> 3485</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************************************************************************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03486"></a><span class="lineno"> 3486</span>&#160;<span class="comment">/*                                                                           */</span></div>
<div class="line"><a name="l03487"></a><span class="lineno"> 3487</span>&#160;<span class="comment">/*                         Reset and Clock Control                           */</span></div>
<div class="line"><a name="l03488"></a><span class="lineno"> 3488</span>&#160;<span class="comment">/*                                                                           */</span></div>
<div class="line"><a name="l03489"></a><span class="lineno"> 3489</span>&#160;<span class="comment">/*****************************************************************************/</span></div>
<div class="line"><a name="l03490"></a><span class="lineno"> 3490</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03491"></a><span class="lineno"> 3491</span>&#160;<span class="comment"> * @brief Specific device feature definitions  (not present on all devices in</span></div>
<div class="line"><a name="l03492"></a><span class="lineno"> 3492</span>&#160;<span class="comment"> * the STM32F0 serie)</span></div>
<div class="line"><a name="l03493"></a><span class="lineno"> 3493</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03494"></a><span class="lineno"> 3494</span>&#160; </div>
<div class="line"><a name="l03495"></a><span class="lineno"> 3495</span>&#160;<span class="comment">/********************  Bit definition for RCC_CR register  *******************/</span></div>
<div class="line"><a name="l03496"></a><span class="lineno"> 3496</span>&#160;<span class="preprocessor">#define RCC_CR_HSION_Pos  (0U)</span></div>
<div class="line"><a name="l03497"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga21adcb31640b6407baff549c0e7d1af0"> 3497</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSION_Msk  (0x1U &lt;&lt; RCC_CR_HSION_Pos) </span></div>
<div class="line"><a name="l03498"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474"> 3498</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSION      RCC_CR_HSION_Msk </span></div>
<div class="line"><a name="l03499"></a><span class="lineno"> 3499</span>&#160;<span class="preprocessor">#define RCC_CR_HSIRDY_Pos (1U)</span></div>
<div class="line"><a name="l03500"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga55c613573a83b8399c228dca39063947"> 3500</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSIRDY_Msk (0x1U &lt;&lt; RCC_CR_HSIRDY_Pos) </span></div>
<div class="line"><a name="l03501"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"> 3501</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSIRDY \</span></div>
<div class="line"><a name="l03502"></a><span class="lineno"> 3502</span>&#160;<span class="preprocessor">    RCC_CR_HSIRDY_Msk </span></div>
<div class="line"><a name="l03504"></a><span class="lineno"> 3504</span>&#160;<span class="preprocessor">#define RCC_CR_HSITRIM_Pos (3U)</span></div>
<div class="line"><a name="l03505"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga47c875ded980268c8d87803fde1d3add"> 3505</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSITRIM_Msk (0x1FU &lt;&lt; RCC_CR_HSITRIM_Pos) </span></div>
<div class="line"><a name="l03506"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5cb4397b2095c31660a01b748386aa70"> 3506</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSITRIM \</span></div>
<div class="line"><a name="l03507"></a><span class="lineno"> 3507</span>&#160;<span class="preprocessor">    RCC_CR_HSITRIM_Msk </span></div>
<div class="line"><a name="l03508"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaab999bbbc1d365d0100d34eaa9f426eb"> 3508</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSITRIM_0 (0x01U &lt;&lt; RCC_CR_HSITRIM_Pos) </span></div>
<div class="line"><a name="l03509"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga569d6a29d774e0f125b0c2b3671fae3c"> 3509</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSITRIM_1 (0x02U &lt;&lt; RCC_CR_HSITRIM_Pos) </span></div>
<div class="line"><a name="l03510"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga10d80d64137e36f5183f6aa7002de6f5"> 3510</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSITRIM_2 (0x04U &lt;&lt; RCC_CR_HSITRIM_Pos) </span></div>
<div class="line"><a name="l03511"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafe20245d2d971238dba9ee371a299ba9"> 3511</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSITRIM_3 (0x08U &lt;&lt; RCC_CR_HSITRIM_Pos) </span></div>
<div class="line"><a name="l03512"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1f9ab2e93a0b9b70d33812bcc5e920c1"> 3512</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSITRIM_4 (0x10U &lt;&lt; RCC_CR_HSITRIM_Pos) </span></div>
<div class="line"><a name="l03514"></a><span class="lineno"> 3514</span>&#160;<span class="preprocessor">#define RCC_CR_HSICAL_Pos (8U)</span></div>
<div class="line"><a name="l03515"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6b0cd0084e6349428abdb91755f0a3d3"> 3515</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSICAL_Msk (0xFFU &lt;&lt; RCC_CR_HSICAL_Pos) </span></div>
<div class="line"><a name="l03516"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga67ae770db9851f14ad7c14a693f0f6d3"> 3516</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSICAL \</span></div>
<div class="line"><a name="l03517"></a><span class="lineno"> 3517</span>&#160;<span class="preprocessor">    RCC_CR_HSICAL_Msk </span></div>
<div class="line"><a name="l03518"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad7daa7754e54d65916ddc54f37274d3a"> 3518</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSICAL_0 (0x01U &lt;&lt; RCC_CR_HSICAL_Pos) </span></div>
<div class="line"><a name="l03519"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga78054087161dee567cadbb4b4b96fb08"> 3519</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSICAL_1 (0x02U &lt;&lt; RCC_CR_HSICAL_Pos) </span></div>
<div class="line"><a name="l03520"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab0c4bac85beb7de5916897f88150dc3f"> 3520</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSICAL_2 (0x04U &lt;&lt; RCC_CR_HSICAL_Pos) </span></div>
<div class="line"><a name="l03521"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga03f71cd53f075e9d35fcbfe7ed3f6e12"> 3521</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSICAL_3 (0x08U &lt;&lt; RCC_CR_HSICAL_Pos) </span></div>
<div class="line"><a name="l03522"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf26eb00e1872a3754f200a3c32019e50"> 3522</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSICAL_4 (0x10U &lt;&lt; RCC_CR_HSICAL_Pos) </span></div>
<div class="line"><a name="l03523"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4c5b733061a3c4c6d69a7a15cbcb0b87"> 3523</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSICAL_5 (0x20U &lt;&lt; RCC_CR_HSICAL_Pos) </span></div>
<div class="line"><a name="l03524"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaee2d6b30ee4bf41d2b171adf273a6ee7"> 3524</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSICAL_6 (0x40U &lt;&lt; RCC_CR_HSICAL_Pos) </span></div>
<div class="line"><a name="l03525"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab42d5e412867df093ec2ea4b8dc2bf29"> 3525</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSICAL_7 (0x80U &lt;&lt; RCC_CR_HSICAL_Pos) </span></div>
<div class="line"><a name="l03527"></a><span class="lineno"> 3527</span>&#160;<span class="preprocessor">#define RCC_CR_HSEON_Pos  (16U)</span></div>
<div class="line"><a name="l03528"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga71f5167bea85df0b393de9d3846ea8d1"> 3528</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSEON_Msk  (0x1U &lt;&lt; RCC_CR_HSEON_Pos) </span></div>
<div class="line"><a name="l03529"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d"> 3529</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSEON      RCC_CR_HSEON_Msk </span></div>
<div class="line"><a name="l03530"></a><span class="lineno"> 3530</span>&#160;<span class="preprocessor">#define RCC_CR_HSERDY_Pos (17U)</span></div>
<div class="line"><a name="l03531"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga993e8ee50d7049e18ec9ee1e5ddcaa64"> 3531</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSERDY_Msk (0x1U &lt;&lt; RCC_CR_HSERDY_Pos) </span></div>
<div class="line"><a name="l03532"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4"> 3532</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSERDY \</span></div>
<div class="line"><a name="l03533"></a><span class="lineno"> 3533</span>&#160;<span class="preprocessor">    RCC_CR_HSERDY_Msk </span></div>
<div class="line"><a name="l03534"></a><span class="lineno"> 3534</span>&#160;<span class="preprocessor">#define RCC_CR_HSEBYP_Pos (18U)</span></div>
<div class="line"><a name="l03535"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac04d2021b54bf9a1b66578c67a436b45"> 3535</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSEBYP_Msk (0x1U &lt;&lt; RCC_CR_HSEBYP_Pos) </span></div>
<div class="line"><a name="l03536"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa3288090671af5a959aae4d7f7696d55"> 3536</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSEBYP                                       \</span></div>
<div class="line"><a name="l03537"></a><span class="lineno"> 3537</span>&#160;<span class="preprocessor">    RCC_CR_HSEBYP_Msk </span></div>
<div class="line"><a name="l03539"></a><span class="lineno"> 3539</span>&#160;<span class="preprocessor">#define RCC_CR_CSSON_Pos  (19U)</span></div>
<div class="line"><a name="l03540"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaaf02f4983b7cd9e1b664729cf6abb1f5"> 3540</a></span>&#160;<span class="preprocessor">#define RCC_CR_CSSON_Msk  (0x1U &lt;&lt; RCC_CR_CSSON_Pos) </span></div>
<div class="line"><a name="l03541"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacc05308869ad055e1e6f2c32d738aecd"> 3541</a></span>&#160;<span class="preprocessor">#define RCC_CR_CSSON      RCC_CR_CSSON_Msk </span></div>
<div class="line"><a name="l03542"></a><span class="lineno"> 3542</span>&#160;<span class="preprocessor">#define RCC_CR_PLLON_Pos  (24U)</span></div>
<div class="line"><a name="l03543"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga60dd7c471ec3ba4587e0cecdc8238f87"> 3543</a></span>&#160;<span class="preprocessor">#define RCC_CR_PLLON_Msk  (0x1U &lt;&lt; RCC_CR_PLLON_Pos) </span></div>
<div class="line"><a name="l03544"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e"> 3544</a></span>&#160;<span class="preprocessor">#define RCC_CR_PLLON      RCC_CR_PLLON_Msk           </span></div>
<div class="line"><a name="l03545"></a><span class="lineno"> 3545</span>&#160;<span class="preprocessor">#define RCC_CR_PLLRDY_Pos (25U)</span></div>
<div class="line"><a name="l03546"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga237ae9216a3ae5c1f6833a52995413df"> 3546</a></span>&#160;<span class="preprocessor">#define RCC_CR_PLLRDY_Msk (0x1U &lt;&lt; RCC_CR_PLLRDY_Pos) </span></div>
<div class="line"><a name="l03547"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafa12d7ac6a7f0f91d066aeb2c6071888"> 3547</a></span>&#160;<span class="preprocessor">#define RCC_CR_PLLRDY     RCC_CR_PLLRDY_Msk </span></div>
<div class="line"><a name="l03549"></a><span class="lineno"> 3549</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for RCC_CFGR register  *****************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03550"></a><span class="lineno"> 3550</span>&#160; </div>
<div class="line"><a name="l03551"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0cf9dd749ab13a3b9d55308e24f60160"> 3551</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SW_Pos (0U)</span></div>
<div class="line"><a name="l03552"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga06ad7777386bbf5555ef8b02939197aa"> 3552</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SW_Msk (0x3U &lt;&lt; RCC_CFGR_SW_Pos) </span></div>
<div class="line"><a name="l03553"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1"> 3553</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SW     RCC_CFGR_SW_Msk </span></div>
<div class="line"><a name="l03554"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga99f08d86fd41824058a7fdf817f7e2fd"> 3554</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SW_0   (0x1U &lt;&lt; RCC_CFGR_SW_Pos) </span></div>
<div class="line"><a name="l03555"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga72d51cb5d66ee1aa4d2c6f14796a072f"> 3555</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SW_1   (0x2U &lt;&lt; RCC_CFGR_SW_Pos) </span></div>
<div class="line"><a name="l03557"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacbac8bae4f0808b3c3a5185aa10081fb"> 3557</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SW_HSI (0x00000000U) </span></div>
<div class="line"><a name="l03558"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafb563f217242d969f4355d0818fde705"> 3558</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SW_HSE (0x00000001U) </span></div>
<div class="line"><a name="l03559"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga87389cacb2eaf53730da13a2a33cd487"> 3559</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SW_PLL (0x00000002U) </span></div>
<div class="line"><a name="l03562"></a><span class="lineno"> 3562</span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS_Pos (2U)</span></div>
<div class="line"><a name="l03563"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaef0b6cd7629c047bcc4ac3e88d920e25"> 3563</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS_Msk (0x3U &lt;&lt; RCC_CFGR_SWS_Pos) </span></div>
<div class="line"><a name="l03564"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9"> 3564</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS \</span></div>
<div class="line"><a name="l03565"></a><span class="lineno"> 3565</span>&#160;<span class="preprocessor">    RCC_CFGR_SWS_Msk </span></div>
<div class="line"><a name="l03566"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1eae59112c51def51979e31e8695b39f"> 3566</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS_0 (0x1U &lt;&lt; RCC_CFGR_SWS_Pos) </span></div>
<div class="line"><a name="l03567"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaad3a5718999d7259f216137a23c2a379"> 3567</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS_1 (0x2U &lt;&lt; RCC_CFGR_SWS_Pos) </span></div>
<div class="line"><a name="l03569"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6764639cf221e1ebc0b5448dcaed590a"> 3569</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS_HSI \</span></div>
<div class="line"><a name="l03570"></a><span class="lineno"> 3570</span>&#160;<span class="preprocessor">    (0x00000000U) </span></div>
<div class="line"><a name="l03571"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae09a0202f441c1a43e69c62331d50a08"> 3571</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS_HSE \</span></div>
<div class="line"><a name="l03572"></a><span class="lineno"> 3572</span>&#160;<span class="preprocessor">    (0x00000004U) </span></div>
<div class="line"><a name="l03573"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2c67e2279804a83ef24438267d9d4a6c"> 3573</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS_PLL (0x00000008U) </span></div>
<div class="line"><a name="l03576"></a><span class="lineno"> 3576</span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_Pos (4U)</span></div>
<div class="line"><a name="l03577"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga65804e0ce7ec3204e9a56bb848428460"> 3577</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_Msk (0xFU &lt;&lt; RCC_CFGR_HPRE_Pos) </span></div>
<div class="line"><a name="l03578"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafe10e66938644ee8054a2426ff23efea"> 3578</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE     RCC_CFGR_HPRE_Msk </span></div>
<div class="line"><a name="l03579"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga88ece6ca270b3ecf6f63bf20893bc172"> 3579</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_0   (0x1U &lt;&lt; RCC_CFGR_HPRE_Pos) </span></div>
<div class="line"><a name="l03580"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacbdd3a02814178ba02b8ebbaccd91599"> 3580</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_1   (0x2U &lt;&lt; RCC_CFGR_HPRE_Pos) </span></div>
<div class="line"><a name="l03581"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gadac734bddb507eed4a62a0af4cef74a3"> 3581</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_2   (0x4U &lt;&lt; RCC_CFGR_HPRE_Pos) </span></div>
<div class="line"><a name="l03582"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5a1180512cc5f3dde7895040a9037286"> 3582</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_3   (0x8U &lt;&lt; RCC_CFGR_HPRE_Pos) </span></div>
<div class="line"><a name="l03584"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2b7d7f29b09a49c31404fc0d44645c84"> 3584</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV1   (0x00000000U) </span></div>
<div class="line"><a name="l03585"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa9eeb5e38e53e79b08a4ac438497ebea"> 3585</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV2   (0x00000080U) </span></div>
<div class="line"><a name="l03586"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaffe860867ae4b1b6d28473ded1546d91"> 3586</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV4   (0x00000090U) </span></div>
<div class="line"><a name="l03587"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaca71d6b42bdb83b5ff5320578869a058"> 3587</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV8   (0x000000A0U) </span></div>
<div class="line"><a name="l03588"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3806da4f1afc9e5be0fca001c8c57815"> 3588</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV16  (0x000000B0U) </span></div>
<div class="line"><a name="l03589"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1caeba8dc2b4c0bb11be600e983e3370"> 3589</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV64  (0x000000C0U) </span></div>
<div class="line"><a name="l03590"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga280da821f0da1bec1f4c0e132ddf8eab"> 3590</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV128 (0x000000D0U) </span></div>
<div class="line"><a name="l03591"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga089930cedd5b2cb201e717438f29d25b"> 3591</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV256 (0x000000E0U) </span></div>
<div class="line"><a name="l03592"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae5088dcbaefc55d4b6693e9b1e595ed0"> 3592</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV512 (0x000000F0U) </span></div>
<div class="line"><a name="l03595"></a><span class="lineno"> 3595</span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE_Pos (8U)</span></div>
<div class="line"><a name="l03596"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gadea90553234b61ff6cb92638c953fd8e"> 3596</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE_Msk (0x7U &lt;&lt; RCC_CFGR_PPRE_Pos) </span></div>
<div class="line"><a name="l03597"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga23ea8e58acd3be7449d44ac374fc74c9"> 3597</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE     RCC_CFGR_PPRE_Msk </span></div>
<div class="line"><a name="l03598"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad4c209254b4d64fed532dc3b1b225cad"> 3598</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE_0   (0x1U &lt;&lt; RCC_CFGR_PPRE_Pos) </span></div>
<div class="line"><a name="l03599"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga739d2ec3ef025971724c56bd441a028c"> 3599</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE_1   (0x2U &lt;&lt; RCC_CFGR_PPRE_Pos) </span></div>
<div class="line"><a name="l03600"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9dd1090e3533051080ad6330c23bb1e8"> 3600</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE_2   (0x4U &lt;&lt; RCC_CFGR_PPRE_Pos) </span></div>
<div class="line"><a name="l03602"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga96b327debdecc8d7cb1348bffa10f449"> 3602</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE_DIV1     (0x00000000U) </span></div>
<div class="line"><a name="l03603"></a><span class="lineno"> 3603</span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE_DIV2_Pos (10U)</span></div>
<div class="line"><a name="l03604"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3872385d16447d66a4a8b759e0e953ff"> 3604</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE_DIV2_Msk \</span></div>
<div class="line"><a name="l03605"></a><span class="lineno"> 3605</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; RCC_CFGR_PPRE_DIV2_Pos)                  </span></div>
<div class="line"><a name="l03606"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga291734798fe9cc096b93d0798562a888"> 3606</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE_DIV2     RCC_CFGR_PPRE_DIV2_Msk </span></div>
<div class="line"><a name="l03607"></a><span class="lineno"> 3607</span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE_DIV4_Pos (8U)</span></div>
<div class="line"><a name="l03608"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab4ef39508047dd9b28993373ea4d24e0"> 3608</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE_DIV4_Msk \</span></div>
<div class="line"><a name="l03609"></a><span class="lineno"> 3609</span>&#160;<span class="preprocessor">    (0x5U &lt;&lt; RCC_CFGR_PPRE_DIV4_Pos)                  </span></div>
<div class="line"><a name="l03610"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab6669f4d4c82666c4d36e9ee381af3f7"> 3610</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE_DIV4     RCC_CFGR_PPRE_DIV4_Msk </span></div>
<div class="line"><a name="l03611"></a><span class="lineno"> 3611</span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE_DIV8_Pos (9U)</span></div>
<div class="line"><a name="l03612"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga67684736dc5c768eb8367b71eb6b7107"> 3612</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE_DIV8_Msk \</span></div>
<div class="line"><a name="l03613"></a><span class="lineno"> 3613</span>&#160;<span class="preprocessor">    (0x3U &lt;&lt; RCC_CFGR_PPRE_DIV8_Pos)                   </span></div>
<div class="line"><a name="l03614"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf392829682cb0d80bbccbced1ffb95f2"> 3614</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE_DIV8      RCC_CFGR_PPRE_DIV8_Msk </span></div>
<div class="line"><a name="l03615"></a><span class="lineno"> 3615</span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE_DIV16_Pos (8U)</span></div>
<div class="line"><a name="l03616"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae00a2a8c962435e71f56205816c487a9"> 3616</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE_DIV16_Msk \</span></div>
<div class="line"><a name="l03617"></a><span class="lineno"> 3617</span>&#160;<span class="preprocessor">    (0x7U &lt;&lt; RCC_CFGR_PPRE_DIV16_Pos)               </span></div>
<div class="line"><a name="l03618"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7b8c69e27ab07c9a7219d2c746616ab2"> 3618</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE_DIV16 RCC_CFGR_PPRE_DIV16_Msk </span></div>
<div class="line"><a name="l03621"></a><span class="lineno"> 3621</span>&#160;<span class="preprocessor">#define RCC_CFGR_ADCPRE_Pos (14U)</span></div>
<div class="line"><a name="l03622"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafcb43af90ef56b4020935071a5d82a64"> 3622</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_ADCPRE_Msk (0x1U &lt;&lt; RCC_CFGR_ADCPRE_Pos) </span></div>
<div class="line"><a name="l03623"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga970436533d6ba9f1cb8ac840476093fb"> 3623</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_ADCPRE     RCC_CFGR_ADCPRE_Msk </span></div>
<div class="line"><a name="l03625"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9514a85f55de77d1c7d7be1f2f1f9665"> 3625</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_ADCPRE_DIV2 (0x00000000U) </span></div>
<div class="line"><a name="l03626"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga748ba0a0bbb1ad1fe7e4e00f40695402"> 3626</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_ADCPRE_DIV4 (0x00004000U) </span></div>
<div class="line"><a name="l03628"></a><span class="lineno"> 3628</span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLSRC_Pos (15U)</span></div>
<div class="line"><a name="l03629"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga084925eb0aca8d042bbd80e71c73246b"> 3629</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLSRC_Msk (0x3U &lt;&lt; RCC_CFGR_PLLSRC_Pos) </span></div>
<div class="line"><a name="l03630"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57"> 3630</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLSRC \</span></div>
<div class="line"><a name="l03631"></a><span class="lineno"> 3631</span>&#160;<span class="preprocessor">    (0x2U &lt;&lt; RCC_CFGR_PLLSRC_Pos) </span></div>
<div class="line"><a name="l03632"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabf9663a4607082db6e39894950087850"> 3632</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLSRC_HSI_DIV2                                          \</span></div>
<div class="line"><a name="l03633"></a><span class="lineno"> 3633</span>&#160;<span class="preprocessor">    (0x00000000U) </span></div>
<div class="line"><a name="l03635"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6088620a3c2162915b628cd7a4492579"> 3635</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLSRC_HSE_PREDIV \</span></div>
<div class="line"><a name="l03636"></a><span class="lineno"> 3636</span>&#160;<span class="preprocessor">    (0x00010000U) </span></div>
<div class="line"><a name="l03638"></a><span class="lineno"> 3638</span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLXTPRE_Pos (17U)</span></div>
<div class="line"><a name="l03639"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad5d2aec39e3d96338c036054a7f8e55a"> 3639</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLXTPRE_Msk                       \</span></div>
<div class="line"><a name="l03640"></a><span class="lineno"> 3640</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; RCC_CFGR_PLLXTPRE_Pos) </span></div>
<div class="line"><a name="l03642"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga39cb6bd06fb93eed1e2fe9da0297810a"> 3642</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLXTPRE \</span></div>
<div class="line"><a name="l03643"></a><span class="lineno"> 3643</span>&#160;<span class="preprocessor">    RCC_CFGR_PLLXTPRE_Msk </span></div>
<div class="line"><a name="l03644"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0115b48668fc4d69d60ba6172b3973cc"> 3644</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLXTPRE_HSE_PREDIV_DIV1 \</span></div>
<div class="line"><a name="l03645"></a><span class="lineno"> 3645</span>&#160;<span class="preprocessor">    (0x00000000U) </span></div>
<div class="line"><a name="l03646"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae2a06a450613eb60b94a5ce3b173a756"> 3646</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLXTPRE_HSE_PREDIV_DIV2 \</span></div>
<div class="line"><a name="l03647"></a><span class="lineno"> 3647</span>&#160;<span class="preprocessor">    (0x00020000U) </span></div>
<div class="line"><a name="l03650"></a><span class="lineno"> 3650</span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL_Pos (18U)</span></div>
<div class="line"><a name="l03651"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga53dbf923987ff88fcd4e823c4ff75c65"> 3651</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL_Msk (0xFU &lt;&lt; RCC_CFGR_PLLMUL_Pos) </span></div>
<div class="line"><a name="l03652"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga538fd5df8d890696483a0e901d739309"> 3652</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL \</span></div>
<div class="line"><a name="l03653"></a><span class="lineno"> 3653</span>&#160;<span class="preprocessor">    RCC_CFGR_PLLMUL_Msk </span></div>
<div class="line"><a name="l03654"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga00db50b9aedde139842945837323fef3"> 3654</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL_0 (0x1U &lt;&lt; RCC_CFGR_PLLMUL_Pos) </span></div>
<div class="line"><a name="l03655"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5071ad49eba8116a452455050a45e393"> 3655</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL_1 (0x2U &lt;&lt; RCC_CFGR_PLLMUL_Pos) </span></div>
<div class="line"><a name="l03656"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6c7ccedfebcece45df4b537b55cc2ecf"> 3656</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL_2 (0x4U &lt;&lt; RCC_CFGR_PLLMUL_Pos) </span></div>
<div class="line"><a name="l03657"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa214686c587e1215b6a002fdc99c9f2a"> 3657</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL_3 (0x8U &lt;&lt; RCC_CFGR_PLLMUL_Pos) </span></div>
<div class="line"><a name="l03659"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabcc53e7555ec8171db162de2bdd30d6f"> 3659</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL2  (0x00000000U) </span></div>
<div class="line"><a name="l03660"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga599cf14f159345374d91a96e645b105b"> 3660</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL3  (0x00040000U) </span></div>
<div class="line"><a name="l03661"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf76c27dba3f4be2433fd5a384a1877ae"> 3661</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL4  (0x00080000U) </span></div>
<div class="line"><a name="l03662"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac3eefd08698972d5ed05f76547ccdd93"> 3662</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL5  (0x000C0000U) </span></div>
<div class="line"><a name="l03663"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf7e89d2d6400ab0e8583b6016ace93b7"> 3663</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL6  (0x00100000U) </span></div>
<div class="line"><a name="l03664"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga49c36310c8cbab5f934ee5766dc6c1c5"> 3664</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL7  (0x00140000U) </span></div>
<div class="line"><a name="l03665"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8a409fec792612f0583ed37fd5bffd16"> 3665</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL8  (0x00180000U) </span></div>
<div class="line"><a name="l03666"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga603d5a84759f97f12f9492b4c6da7918"> 3666</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL9  (0x001C0000U) </span></div>
<div class="line"><a name="l03667"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga00eda495752ab6400a8610d3f71c634e"> 3667</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL10 (0x00200000U) </span></div>
<div class="line"><a name="l03668"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae2f10b3a0f764c794b7986bcc476c4c8"> 3668</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL11 (0x00240000U) </span></div>
<div class="line"><a name="l03669"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad4d4ff081f554fcb4278df9f259f2392"> 3669</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL12 (0x00280000U) </span></div>
<div class="line"><a name="l03670"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3a3e767c6d6d342f05a9dac2272ff01c"> 3670</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL13 (0x002C0000U) </span></div>
<div class="line"><a name="l03671"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga51b08f0069351ceff373bcd0e216ea96"> 3671</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL14 (0x00300000U) </span></div>
<div class="line"><a name="l03672"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga687b2c837792e8c3f276ee1d4c20b7f4"> 3672</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL15 (0x00340000U) </span></div>
<div class="line"><a name="l03673"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae1ef5de15a26513ab208a48a21f8aa58"> 3673</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL16 (0x00380000U) </span></div>
<div class="line"><a name="l03676"></a><span class="lineno"> 3676</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_Pos (24U)</span></div>
<div class="line"><a name="l03677"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga094e2368e960d1ce0d46a76a0d4cf736"> 3677</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_Msk (0xFU &lt;&lt; RCC_CFGR_MCO_Pos) </span></div>
<div class="line"><a name="l03678"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf2d7212d83114d355736613e6dc1dbde"> 3678</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO \</span></div>
<div class="line"><a name="l03679"></a><span class="lineno"> 3679</span>&#160;<span class="preprocessor">    RCC_CFGR_MCO_Msk </span></div>
<div class="line"><a name="l03680"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7147402d137ccaa1c8608fcb1d3d2e01"> 3680</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_0 (0x1U &lt;&lt; RCC_CFGR_MCO_Pos) </span></div>
<div class="line"><a name="l03681"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa6ec148346aa17c67aafebcb616dd57b"> 3681</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_1 (0x2U &lt;&lt; RCC_CFGR_MCO_Pos) </span></div>
<div class="line"><a name="l03682"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaad02d5012ff73e9c839b909887ffde7f"> 3682</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_2 (0x4U &lt;&lt; RCC_CFGR_MCO_Pos) </span></div>
<div class="line"><a name="l03684"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab345908eef02b3029dd78be58baa0c8d"> 3684</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_NOCLOCK (0x00000000U) </span></div>
<div class="line"><a name="l03685"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga09a53ff21eba16600568a228a7a9646a"> 3685</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_HSI14 \</span></div>
<div class="line"><a name="l03686"></a><span class="lineno"> 3686</span>&#160;<span class="preprocessor">    (0x01000000U) </span></div>
<div class="line"><a name="l03687"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga96c817553f5f226b1d661b1448ed820a"> 3687</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_LSI                                \</span></div>
<div class="line"><a name="l03688"></a><span class="lineno"> 3688</span>&#160;<span class="preprocessor">    (0x02000000U) </span></div>
<div class="line"><a name="l03690"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad10ee688b7cf27e652ffd003f177fdcd"> 3690</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_LSE                                \</span></div>
<div class="line"><a name="l03691"></a><span class="lineno"> 3691</span>&#160;<span class="preprocessor">    (0x03000000U) </span></div>
<div class="line"><a name="l03693"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaecf3b078108fdaf7e66d15ae71ec4181"> 3693</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_SYSCLK \</span></div>
<div class="line"><a name="l03694"></a><span class="lineno"> 3694</span>&#160;<span class="preprocessor">    (0x04000000U) </span></div>
<div class="line"><a name="l03695"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga91f0ac507b8c4e5d443c107d934cfdb1"> 3695</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_HSI                                \</span></div>
<div class="line"><a name="l03696"></a><span class="lineno"> 3696</span>&#160;<span class="preprocessor">    (0x05000000U) </span></div>
<div class="line"><a name="l03698"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga183179f1b1763f38ae88f2d8d90acd70"> 3698</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_HSE                                \</span></div>
<div class="line"><a name="l03699"></a><span class="lineno"> 3699</span>&#160;<span class="preprocessor">    (0x06000000U) </span></div>
<div class="line"><a name="l03701"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac1b83ae21df9327e2a705b19ce981da6"> 3701</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_PLL \</span></div>
<div class="line"><a name="l03702"></a><span class="lineno"> 3702</span>&#160;<span class="preprocessor">    (0x07000000U) </span></div>
<div class="line"><a name="l03704"></a><span class="lineno"> 3704</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOPRE_Pos    (28U)</span></div>
<div class="line"><a name="l03705"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0d800fa49d4ed43fde0f5342dc9d2831"> 3705</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOPRE_Msk    (0x7U &lt;&lt; RCC_CFGR_MCOPRE_Pos) </span></div>
<div class="line"><a name="l03706"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2c2055812655d6acfda9a73dd2e94e10"> 3706</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOPRE        RCC_CFGR_MCOPRE_Msk </span></div>
<div class="line"><a name="l03707"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac0bd335b38b0a72a0f42661829727fbd"> 3707</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOPRE_DIV1   (0x00000000U)       </span></div>
<div class="line"><a name="l03708"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga41db56060b3511b3091d081c7c1ef659"> 3708</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOPRE_DIV2   (0x10000000U)       </span></div>
<div class="line"><a name="l03709"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaae98d1559e9bebb8a7221f23e87772dd"> 3709</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOPRE_DIV4   (0x20000000U)       </span></div>
<div class="line"><a name="l03710"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaeb847ba58050383bb4f73e743fb05ee4"> 3710</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOPRE_DIV8   (0x30000000U)       </span></div>
<div class="line"><a name="l03711"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8aaa21720ceabda4cee4c9dcb8684ccf"> 3711</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOPRE_DIV16  (0x40000000U)       </span></div>
<div class="line"><a name="l03712"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4377674783b059ad394bffa7c435d816"> 3712</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOPRE_DIV32  (0x50000000U)       </span></div>
<div class="line"><a name="l03713"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga733cee28eca0dbfb1003b741d8115a72"> 3713</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOPRE_DIV64  (0x60000000U)       </span></div>
<div class="line"><a name="l03714"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9d342ce76bcf1263655d2bf6a5fb9b70"> 3714</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOPRE_DIV128 (0x70000000U) </span></div>
<div class="line"><a name="l03716"></a><span class="lineno"> 3716</span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLNODIV_Pos (31U)</span></div>
<div class="line"><a name="l03717"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga404e13cabec4a62877f3fcccdf7cb1c9"> 3717</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLNODIV_Msk                       \</span></div>
<div class="line"><a name="l03718"></a><span class="lineno"> 3718</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; RCC_CFGR_PLLNODIV_Pos) </span></div>
<div class="line"><a name="l03720"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacaaed1755f7701e28fb7a5756b0f80d0"> 3720</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLNODIV \</span></div>
<div class="line"><a name="l03721"></a><span class="lineno"> 3721</span>&#160;<span class="preprocessor">    RCC_CFGR_PLLNODIV_Msk </span></div>
<div class="line"><a name="l03723"></a><span class="lineno"> 3723</span>&#160;<span class="preprocessor"></span><span class="comment">/* Reference defines */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03724"></a><span class="lineno"> 3724</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL          RCC_CFGR_MCO</span></div>
<div class="line"><a name="l03725"></a><span class="lineno"> 3725</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_0        RCC_CFGR_MCO_0</span></div>
<div class="line"><a name="l03726"></a><span class="lineno"> 3726</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_1        RCC_CFGR_MCO_1</span></div>
<div class="line"><a name="l03727"></a><span class="lineno"> 3727</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_2        RCC_CFGR_MCO_2</span></div>
<div class="line"><a name="l03728"></a><span class="lineno"> 3728</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_NOCLOCK  RCC_CFGR_MCO_NOCLOCK</span></div>
<div class="line"><a name="l03729"></a><span class="lineno"> 3729</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_HSI14    RCC_CFGR_MCO_HSI14</span></div>
<div class="line"><a name="l03730"></a><span class="lineno"> 3730</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_LSI      RCC_CFGR_MCO_LSI</span></div>
<div class="line"><a name="l03731"></a><span class="lineno"> 3731</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_LSE      RCC_CFGR_MCO_LSE</span></div>
<div class="line"><a name="l03732"></a><span class="lineno"> 3732</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_SYSCLK   RCC_CFGR_MCO_SYSCLK</span></div>
<div class="line"><a name="l03733"></a><span class="lineno"> 3733</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_HSI      RCC_CFGR_MCO_HSI</span></div>
<div class="line"><a name="l03734"></a><span class="lineno"> 3734</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_HSE      RCC_CFGR_MCO_HSE</span></div>
<div class="line"><a name="l03735"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa65442d202aed917e45ca56bf2e85809"> 3735</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_PLL_DIV2 RCC_CFGR_MCO_PLL</span></div>
<div class="line"><a name="l03736"></a><span class="lineno"> 3736</span>&#160; </div>
<div class="line"><a name="l03738"></a><span class="lineno"> 3738</span>&#160;<span class="preprocessor">#define RCC_CIR_LSIRDYF_Pos   (0U)</span></div>
<div class="line"><a name="l03739"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac2542dd9dbe634971278d2f4e24c3091"> 3739</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSIRDYF_Msk   (0x1U &lt;&lt; RCC_CIR_LSIRDYF_Pos) </span></div>
<div class="line"><a name="l03740"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacb94ccfe6a212f020e732d1dd787a6fb"> 3740</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSIRDYF       RCC_CIR_LSIRDYF_Msk </span></div>
<div class="line"><a name="l03741"></a><span class="lineno"> 3741</span>&#160;<span class="preprocessor">#define RCC_CIR_LSERDYF_Pos   (1U)</span></div>
<div class="line"><a name="l03742"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga58e246b3d87483bf3ca4a55d470acf4f"> 3742</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSERDYF_Msk   (0x1U &lt;&lt; RCC_CIR_LSERDYF_Pos) </span></div>
<div class="line"><a name="l03743"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabfc100e7ae673dfcec7be79af0d91dfe"> 3743</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSERDYF       RCC_CIR_LSERDYF_Msk </span></div>
<div class="line"><a name="l03744"></a><span class="lineno"> 3744</span>&#160;<span class="preprocessor">#define RCC_CIR_HSIRDYF_Pos   (2U)</span></div>
<div class="line"><a name="l03745"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8c72d692b99c4539982fea718b2ba8a6"> 3745</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSIRDYF_Msk   (0x1U &lt;&lt; RCC_CIR_HSIRDYF_Pos) </span></div>
<div class="line"><a name="l03746"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad38877547c4cbbb94659d5726f377163"> 3746</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSIRDYF       RCC_CIR_HSIRDYF_Msk </span></div>
<div class="line"><a name="l03747"></a><span class="lineno"> 3747</span>&#160;<span class="preprocessor">#define RCC_CIR_HSERDYF_Pos   (3U)</span></div>
<div class="line"><a name="l03748"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1cbcd4b04177bd2420126b0de418de2e"> 3748</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSERDYF_Msk   (0x1U &lt;&lt; RCC_CIR_HSERDYF_Pos) </span></div>
<div class="line"><a name="l03749"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga11ea196450aac9ac35e283a66afc3da6"> 3749</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSERDYF       RCC_CIR_HSERDYF_Msk </span></div>
<div class="line"><a name="l03750"></a><span class="lineno"> 3750</span>&#160;<span class="preprocessor">#define RCC_CIR_PLLRDYF_Pos   (4U)</span></div>
<div class="line"><a name="l03751"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga88d53f154b50703f3ab18f017b7ace1c"> 3751</a></span>&#160;<span class="preprocessor">#define RCC_CIR_PLLRDYF_Msk   (0x1U &lt;&lt; RCC_CIR_PLLRDYF_Pos) </span></div>
<div class="line"><a name="l03752"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0f007895a17e668f22f7b8b24ca90aec"> 3752</a></span>&#160;<span class="preprocessor">#define RCC_CIR_PLLRDYF       RCC_CIR_PLLRDYF_Msk </span></div>
<div class="line"><a name="l03753"></a><span class="lineno"> 3753</span>&#160;<span class="preprocessor">#define RCC_CIR_HSI14RDYF_Pos (5U)</span></div>
<div class="line"><a name="l03754"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga88ff77a8821fffcb4c1cf7876663a6bd"> 3754</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSI14RDYF_Msk                       \</span></div>
<div class="line"><a name="l03755"></a><span class="lineno"> 3755</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; RCC_CIR_HSI14RDYF_Pos) </span></div>
<div class="line"><a name="l03757"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga50433b2663ccee3a4ad2f219da4b74b6"> 3757</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSI14RDYF \</span></div>
<div class="line"><a name="l03758"></a><span class="lineno"> 3758</span>&#160;<span class="preprocessor">    RCC_CIR_HSI14RDYF_Msk </span></div>
<div class="line"><a name="l03759"></a><span class="lineno"> 3759</span>&#160;<span class="preprocessor">#define RCC_CIR_CSSF_Pos (7U)</span></div>
<div class="line"><a name="l03760"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8eb3ec455be7a5e4ffbe0abc9e2a77eb"> 3760</a></span>&#160;<span class="preprocessor">#define RCC_CIR_CSSF_Msk (0x1U &lt;&lt; RCC_CIR_CSSF_Pos) </span></div>
<div class="line"><a name="l03761"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad66b719e4061294de35af58cc27aba7f"> 3761</a></span>&#160;<span class="preprocessor">#define RCC_CIR_CSSF \</span></div>
<div class="line"><a name="l03762"></a><span class="lineno"> 3762</span>&#160;<span class="preprocessor">    RCC_CIR_CSSF_Msk </span></div>
<div class="line"><a name="l03763"></a><span class="lineno"> 3763</span>&#160;<span class="preprocessor">#define RCC_CIR_LSIRDYIE_Pos (8U)</span></div>
<div class="line"><a name="l03764"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7ba1782e2e14efd1bd9feabf1608fd5a"> 3764</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSIRDYIE_Msk (0x1U &lt;&lt; RCC_CIR_LSIRDYIE_Pos) </span></div>
<div class="line"><a name="l03765"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga872ba937149a7372138df06f8188ab56"> 3765</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSIRDYIE                                 \</span></div>
<div class="line"><a name="l03766"></a><span class="lineno"> 3766</span>&#160;<span class="preprocessor">    RCC_CIR_LSIRDYIE_Msk </span></div>
<div class="line"><a name="l03768"></a><span class="lineno"> 3768</span>&#160;<span class="preprocessor">#define RCC_CIR_LSERDYIE_Pos (9U)</span></div>
<div class="line"><a name="l03769"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga24446323cbae3ab353f248d23655b822"> 3769</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSERDYIE_Msk (0x1U &lt;&lt; RCC_CIR_LSERDYIE_Pos) </span></div>
<div class="line"><a name="l03770"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6a0ad2672c9ba1b26012cbc6d423dff8"> 3770</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSERDYIE                                 \</span></div>
<div class="line"><a name="l03771"></a><span class="lineno"> 3771</span>&#160;<span class="preprocessor">    RCC_CIR_LSERDYIE_Msk </span></div>
<div class="line"><a name="l03773"></a><span class="lineno"> 3773</span>&#160;<span class="preprocessor">#define RCC_CIR_HSIRDYIE_Pos (10U)</span></div>
<div class="line"><a name="l03774"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac7aeb42d0a5ef8e7bac1876e0689814e"> 3774</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSIRDYIE_Msk (0x1U &lt;&lt; RCC_CIR_HSIRDYIE_Pos) </span></div>
<div class="line"><a name="l03775"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac714351a6f9dab4741354fb017638580"> 3775</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSIRDYIE                                 \</span></div>
<div class="line"><a name="l03776"></a><span class="lineno"> 3776</span>&#160;<span class="preprocessor">    RCC_CIR_HSIRDYIE_Msk </span></div>
<div class="line"><a name="l03778"></a><span class="lineno"> 3778</span>&#160;<span class="preprocessor">#define RCC_CIR_HSERDYIE_Pos (11U)</span></div>
<div class="line"><a name="l03779"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2f6db5519f1bbb1d42ee0f43367e7fd9"> 3779</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSERDYIE_Msk (0x1U &lt;&lt; RCC_CIR_HSERDYIE_Pos) </span></div>
<div class="line"><a name="l03780"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5492f9b58600cf66616eb931b48b3c11"> 3780</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSERDYIE                                 \</span></div>
<div class="line"><a name="l03781"></a><span class="lineno"> 3781</span>&#160;<span class="preprocessor">    RCC_CIR_HSERDYIE_Msk </span></div>
<div class="line"><a name="l03783"></a><span class="lineno"> 3783</span>&#160;<span class="preprocessor">#define RCC_CIR_PLLRDYIE_Pos (12U)</span></div>
<div class="line"><a name="l03784"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6fdb478ae8c7d99d780c78bb68830dd5"> 3784</a></span>&#160;<span class="preprocessor">#define RCC_CIR_PLLRDYIE_Msk (0x1U &lt;&lt; RCC_CIR_PLLRDYIE_Pos) </span></div>
<div class="line"><a name="l03785"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1b70927cab2ba9cf82d1620cf88b0f95"> 3785</a></span>&#160;<span class="preprocessor">#define RCC_CIR_PLLRDYIE                                 \</span></div>
<div class="line"><a name="l03786"></a><span class="lineno"> 3786</span>&#160;<span class="preprocessor">    RCC_CIR_PLLRDYIE_Msk </span></div>
<div class="line"><a name="l03788"></a><span class="lineno"> 3788</span>&#160;<span class="preprocessor">#define RCC_CIR_HSI14RDYIE_Pos (13U)</span></div>
<div class="line"><a name="l03789"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae6cfdde12755aea3ff9881d398d0c422"> 3789</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSI14RDYIE_Msk \</span></div>
<div class="line"><a name="l03790"></a><span class="lineno"> 3790</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; RCC_CIR_HSI14RDYIE_Pos) </span></div>
<div class="line"><a name="l03791"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1854e5c45c0cb76d0cd468a4546505d4"> 3791</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSI14RDYIE \</span></div>
<div class="line"><a name="l03792"></a><span class="lineno"> 3792</span>&#160;<span class="preprocessor">    RCC_CIR_HSI14RDYIE_Msk </span></div>
<div class="line"><a name="l03793"></a><span class="lineno"> 3793</span>&#160;<span class="preprocessor">#define RCC_CIR_LSIRDYC_Pos   (16U)</span></div>
<div class="line"><a name="l03794"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga11edf191b118ca860e0eca011f113ad9"> 3794</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSIRDYC_Msk   (0x1U &lt;&lt; RCC_CIR_LSIRDYC_Pos) </span></div>
<div class="line"><a name="l03795"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga982989563f1a95c89bf7f4a25d99f704"> 3795</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSIRDYC       RCC_CIR_LSIRDYC_Msk </span></div>
<div class="line"><a name="l03796"></a><span class="lineno"> 3796</span>&#160;<span class="preprocessor">#define RCC_CIR_LSERDYC_Pos   (17U)</span></div>
<div class="line"><a name="l03797"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaba1367e36a992aae85f9e8f9921e9426"> 3797</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSERDYC_Msk   (0x1U &lt;&lt; RCC_CIR_LSERDYC_Pos) </span></div>
<div class="line"><a name="l03798"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga144b5147f3a8d0bfda04618e301986aa"> 3798</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSERDYC       RCC_CIR_LSERDYC_Msk </span></div>
<div class="line"><a name="l03799"></a><span class="lineno"> 3799</span>&#160;<span class="preprocessor">#define RCC_CIR_HSIRDYC_Pos   (18U)</span></div>
<div class="line"><a name="l03800"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga657cffa4be41e26f7b5383719dd7781a"> 3800</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSIRDYC_Msk   (0x1U &lt;&lt; RCC_CIR_HSIRDYC_Pos) </span></div>
<div class="line"><a name="l03801"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad1b58377908e5c31a684747d0a80ecb2"> 3801</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSIRDYC       RCC_CIR_HSIRDYC_Msk </span></div>
<div class="line"><a name="l03802"></a><span class="lineno"> 3802</span>&#160;<span class="preprocessor">#define RCC_CIR_HSERDYC_Pos   (19U)</span></div>
<div class="line"><a name="l03803"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2211dd40005f6152d0e8258d380a6713"> 3803</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSERDYC_Msk   (0x1U &lt;&lt; RCC_CIR_HSERDYC_Pos) </span></div>
<div class="line"><a name="l03804"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9464e8188d717902990b467a9396d238"> 3804</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSERDYC       RCC_CIR_HSERDYC_Msk </span></div>
<div class="line"><a name="l03805"></a><span class="lineno"> 3805</span>&#160;<span class="preprocessor">#define RCC_CIR_PLLRDYC_Pos   (20U)</span></div>
<div class="line"><a name="l03806"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1ee90d2a5649fe386ba87eeead64ada1"> 3806</a></span>&#160;<span class="preprocessor">#define RCC_CIR_PLLRDYC_Msk   (0x1U &lt;&lt; RCC_CIR_PLLRDYC_Pos) </span></div>
<div class="line"><a name="l03807"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga245af864b194f0c2b2389ea1ee49a396"> 3807</a></span>&#160;<span class="preprocessor">#define RCC_CIR_PLLRDYC       RCC_CIR_PLLRDYC_Msk </span></div>
<div class="line"><a name="l03808"></a><span class="lineno"> 3808</span>&#160;<span class="preprocessor">#define RCC_CIR_HSI14RDYC_Pos (21U)</span></div>
<div class="line"><a name="l03809"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga38ca7cf68047dfc11a421e3f389b6acf"> 3809</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSI14RDYC_Msk                       \</span></div>
<div class="line"><a name="l03810"></a><span class="lineno"> 3810</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; RCC_CIR_HSI14RDYC_Pos) </span></div>
<div class="line"><a name="l03812"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabc1c15a682f139768c986e281916db12"> 3812</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSI14RDYC \</span></div>
<div class="line"><a name="l03813"></a><span class="lineno"> 3813</span>&#160;<span class="preprocessor">    RCC_CIR_HSI14RDYC_Msk </span></div>
<div class="line"><a name="l03814"></a><span class="lineno"> 3814</span>&#160;<span class="preprocessor">#define RCC_CIR_CSSC_Pos (23U)</span></div>
<div class="line"><a name="l03815"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga66a9cf76bbf90f432815527965cb5c3e"> 3815</a></span>&#160;<span class="preprocessor">#define RCC_CIR_CSSC_Msk (0x1U &lt;&lt; RCC_CIR_CSSC_Pos) </span></div>
<div class="line"><a name="l03816"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga46edb2b9568f002feba7b4312ed92c1f"> 3816</a></span>&#160;<span class="preprocessor">#define RCC_CIR_CSSC \</span></div>
<div class="line"><a name="l03817"></a><span class="lineno"> 3817</span>&#160;<span class="preprocessor">    RCC_CIR_CSSC_Msk </span></div>
<div class="line"><a name="l03819"></a><span class="lineno"> 3819</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for RCC_APB2RSTR register  ****************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03820"></a><span class="lineno"> 3820</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_SYSCFGRST_Pos (0U)</span></div>
<div class="line"><a name="l03821"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga89f656408c45d2f67a99cc1c093d3e45"> 3821</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_SYSCFGRST_Msk \</span></div>
<div class="line"><a name="l03822"></a><span class="lineno"> 3822</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; RCC_APB2RSTR_SYSCFGRST_Pos)                   </span></div>
<div class="line"><a name="l03823"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga813d42b8d48ae6379c053a44870af49d"> 3823</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_SYSCFGRST  RCC_APB2RSTR_SYSCFGRST_Msk </span></div>
<div class="line"><a name="l03824"></a><span class="lineno"> 3824</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_ADCRST_Pos (9U)</span></div>
<div class="line"><a name="l03825"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1a4836f2cd9be43193d6eb4d19d5dde6"> 3825</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_ADCRST_Msk \</span></div>
<div class="line"><a name="l03826"></a><span class="lineno"> 3826</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; RCC_APB2RSTR_ADCRST_Pos)                    </span></div>
<div class="line"><a name="l03827"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1374d6eae8e7d02d1ad457b65f374a67"> 3827</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_ADCRST      RCC_APB2RSTR_ADCRST_Msk </span></div>
<div class="line"><a name="l03828"></a><span class="lineno"> 3828</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM1RST_Pos (11U)</span></div>
<div class="line"><a name="l03829"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6fc9f88241816d51a87a8b4a537c5a2e"> 3829</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM1RST_Msk \</span></div>
<div class="line"><a name="l03830"></a><span class="lineno"> 3830</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; RCC_APB2RSTR_TIM1RST_Pos)                    </span></div>
<div class="line"><a name="l03831"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5bd060cbefaef05487963bbd6c48d7c6"> 3831</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM1RST     RCC_APB2RSTR_TIM1RST_Msk </span></div>
<div class="line"><a name="l03832"></a><span class="lineno"> 3832</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_SPI1RST_Pos (12U)</span></div>
<div class="line"><a name="l03833"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4fb7fb16a3052da4a7d11cbdbe838689"> 3833</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_SPI1RST_Msk \</span></div>
<div class="line"><a name="l03834"></a><span class="lineno"> 3834</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; RCC_APB2RSTR_SPI1RST_Pos)                      </span></div>
<div class="line"><a name="l03835"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga345f05d3508a9fd5128208761feb29fb"> 3835</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_SPI1RST       RCC_APB2RSTR_SPI1RST_Msk </span></div>
<div class="line"><a name="l03836"></a><span class="lineno"> 3836</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_USART1RST_Pos (14U)</span></div>
<div class="line"><a name="l03837"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga49f18e05ca4a63d5b8fe937eb8613005"> 3837</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_USART1RST_Msk \</span></div>
<div class="line"><a name="l03838"></a><span class="lineno"> 3838</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; RCC_APB2RSTR_USART1RST_Pos)                     </span></div>
<div class="line"><a name="l03839"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae7ae8e338b3b42ad037e9e5b6eeb2c41"> 3839</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_USART1RST    RCC_APB2RSTR_USART1RST_Msk </span></div>
<div class="line"><a name="l03840"></a><span class="lineno"> 3840</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM16RST_Pos (17U)</span></div>
<div class="line"><a name="l03841"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaeb2de81b2d9a2d058ee856301979c283"> 3841</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM16RST_Msk \</span></div>
<div class="line"><a name="l03842"></a><span class="lineno"> 3842</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; RCC_APB2RSTR_TIM16RST_Pos)                     </span></div>
<div class="line"><a name="l03843"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga90337e162315ad0d44c0b99dd9cc71c2"> 3843</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM16RST     RCC_APB2RSTR_TIM16RST_Msk </span></div>
<div class="line"><a name="l03844"></a><span class="lineno"> 3844</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM17RST_Pos (18U)</span></div>
<div class="line"><a name="l03845"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae1f4e95a698b3e22ecd11f48fc97d6be"> 3845</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM17RST_Msk \</span></div>
<div class="line"><a name="l03846"></a><span class="lineno"> 3846</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; RCC_APB2RSTR_TIM17RST_Pos)                      </span></div>
<div class="line"><a name="l03847"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafc7f1df686835ef47013b29e8e37a1c1"> 3847</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM17RST      RCC_APB2RSTR_TIM17RST_Msk </span></div>
<div class="line"><a name="l03848"></a><span class="lineno"> 3848</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_DBGMCURST_Pos (22U)</span></div>
<div class="line"><a name="l03849"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga07ad4a8436b89d98491e7840f17011b3"> 3849</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_DBGMCURST_Msk \</span></div>
<div class="line"><a name="l03850"></a><span class="lineno"> 3850</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; RCC_APB2RSTR_DBGMCURST_Pos)                  </span></div>
<div class="line"><a name="l03851"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa2c5549f45a276072b498095f8a6ee45"> 3851</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_DBGMCURST RCC_APB2RSTR_DBGMCURST_Msk </span></div>
<div class="line"><a name="l03854"></a><span class="lineno"> 3854</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_ADC1RST RCC_APB2RSTR_ADCRST</span></div>
<div class="line"><a name="l03855"></a><span class="lineno"> 3855</span>&#160; </div>
<div class="line"><a name="l03856"></a><span class="lineno"> 3856</span>&#160;<span class="comment">/*****************  Bit definition for RCC_APB1RSTR register  ****************/</span></div>
<div class="line"><a name="l03857"></a><span class="lineno"> 3857</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM3RST_Pos (1U)</span></div>
<div class="line"><a name="l03858"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6f1a098d575d81ac443b3d6f837a09e1"> 3858</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM3RST_Msk \</span></div>
<div class="line"><a name="l03859"></a><span class="lineno"> 3859</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; RCC_APB1RSTR_TIM3RST_Pos)                     </span></div>
<div class="line"><a name="l03860"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8680c562fd372b494a160594525d7ce9"> 3860</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM3RST      RCC_APB1RSTR_TIM3RST_Msk </span></div>
<div class="line"><a name="l03861"></a><span class="lineno"> 3861</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM14RST_Pos (8U)</span></div>
<div class="line"><a name="l03862"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac1887a28578dd003746b62f95b48d06a"> 3862</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM14RST_Msk \</span></div>
<div class="line"><a name="l03863"></a><span class="lineno"> 3863</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; RCC_APB1RSTR_TIM14RST_Pos)                    </span></div>
<div class="line"><a name="l03864"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga773e6d5b419eb2d4b6291c862e04b002"> 3864</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM14RST    RCC_APB1RSTR_TIM14RST_Msk </span></div>
<div class="line"><a name="l03865"></a><span class="lineno"> 3865</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_WWDGRST_Pos (11U)</span></div>
<div class="line"><a name="l03866"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga919c04abb655aa94b244dcebbf647748"> 3866</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_WWDGRST_Msk \</span></div>
<div class="line"><a name="l03867"></a><span class="lineno"> 3867</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; RCC_APB1RSTR_WWDGRST_Pos) </span></div>
<div class="line"><a name="l03868"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0d2591ac0655a8798f4c16cef97e6f94"> 3868</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_WWDGRST \</span></div>
<div class="line"><a name="l03869"></a><span class="lineno"> 3869</span>&#160;<span class="preprocessor">    RCC_APB1RSTR_WWDGRST_Msk </span></div>
<div class="line"><a name="l03870"></a><span class="lineno"> 3870</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_I2C1RST_Pos (21U)</span></div>
<div class="line"><a name="l03871"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga95fda0adab6e9d4daa6417c17d905214"> 3871</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_I2C1RST_Msk \</span></div>
<div class="line"><a name="l03872"></a><span class="lineno"> 3872</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; RCC_APB1RSTR_I2C1RST_Pos)                   </span></div>
<div class="line"><a name="l03873"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gadcd25346a7d7b0009090adfbca899b93"> 3873</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_I2C1RST    RCC_APB1RSTR_I2C1RST_Msk </span></div>
<div class="line"><a name="l03874"></a><span class="lineno"> 3874</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_PWRRST_Pos (28U)</span></div>
<div class="line"><a name="l03875"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabe9ed6c6cee6df40b16793fe7479ea7a"> 3875</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_PWRRST_Msk \</span></div>
<div class="line"><a name="l03876"></a><span class="lineno"> 3876</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; RCC_APB1RSTR_PWRRST_Pos)               </span></div>
<div class="line"><a name="l03877"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga274d8cb48f0e89831efabea66d64af2a"> 3877</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_PWRRST RCC_APB1RSTR_PWRRST_Msk </span></div>
<div class="line"><a name="l03879"></a><span class="lineno"> 3879</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for RCC_AHBENR register  *****************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03880"></a><span class="lineno"> 3880</span>&#160;<span class="preprocessor">#define RCC_AHBENR_DMAEN_Pos  (0U)</span></div>
<div class="line"><a name="l03881"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9a4b636b30df048ef9e76f210a747112"> 3881</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_DMAEN_Msk  (0x1U &lt;&lt; RCC_AHBENR_DMAEN_Pos) </span></div>
<div class="line"><a name="l03882"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaec179e96393fe6b94db27d42131667b6"> 3882</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_DMAEN      RCC_AHBENR_DMAEN_Msk </span></div>
<div class="line"><a name="l03883"></a><span class="lineno"> 3883</span>&#160;<span class="preprocessor">#define RCC_AHBENR_SRAMEN_Pos (2U)</span></div>
<div class="line"><a name="l03884"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabcd256e51209c342f43825eb102c4eff"> 3884</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_SRAMEN_Msk                       \</span></div>
<div class="line"><a name="l03885"></a><span class="lineno"> 3885</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; RCC_AHBENR_SRAMEN_Pos) </span></div>
<div class="line"><a name="l03887"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga295a704767cb94ee624cbc4dd4c4cd9a"> 3887</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_SRAMEN \</span></div>
<div class="line"><a name="l03888"></a><span class="lineno"> 3888</span>&#160;<span class="preprocessor">    RCC_AHBENR_SRAMEN_Msk </span></div>
<div class="line"><a name="l03889"></a><span class="lineno"> 3889</span>&#160;<span class="preprocessor">#define RCC_AHBENR_FLITFEN_Pos (4U)</span></div>
<div class="line"><a name="l03890"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0265ba319e11b43218c1c676d5ad51b9"> 3890</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_FLITFEN_Msk \</span></div>
<div class="line"><a name="l03891"></a><span class="lineno"> 3891</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; RCC_AHBENR_FLITFEN_Pos)                  </span></div>
<div class="line"><a name="l03892"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga67a12de126652d191a1bc2c114c3395a"> 3892</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_FLITFEN     RCC_AHBENR_FLITFEN_Msk </span></div>
<div class="line"><a name="l03893"></a><span class="lineno"> 3893</span>&#160;<span class="preprocessor">#define RCC_AHBENR_CRCEN_Pos   (6U)</span></div>
<div class="line"><a name="l03894"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad82a037ec42681f23b2d2e5148e6c3e0"> 3894</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_CRCEN_Msk   (0x1U &lt;&lt; RCC_AHBENR_CRCEN_Pos) </span></div>
<div class="line"><a name="l03895"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gade3ee302bf659a2bfbf75e1a00630242"> 3895</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_CRCEN       RCC_AHBENR_CRCEN_Msk </span></div>
<div class="line"><a name="l03896"></a><span class="lineno"> 3896</span>&#160;<span class="preprocessor">#define RCC_AHBENR_GPIOAEN_Pos (17U)</span></div>
<div class="line"><a name="l03897"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4a90ce137fc45f18de5746d6df9614eb"> 3897</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_GPIOAEN_Msk \</span></div>
<div class="line"><a name="l03898"></a><span class="lineno"> 3898</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; RCC_AHBENR_GPIOAEN_Pos)                  </span></div>
<div class="line"><a name="l03899"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8909660b884f126ab1476daac7999619"> 3899</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_GPIOAEN     RCC_AHBENR_GPIOAEN_Msk </span></div>
<div class="line"><a name="l03900"></a><span class="lineno"> 3900</span>&#160;<span class="preprocessor">#define RCC_AHBENR_GPIOBEN_Pos (18U)</span></div>
<div class="line"><a name="l03901"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3087c568042f0ed4dc205543c35edf4d"> 3901</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_GPIOBEN_Msk \</span></div>
<div class="line"><a name="l03902"></a><span class="lineno"> 3902</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; RCC_AHBENR_GPIOBEN_Pos)                  </span></div>
<div class="line"><a name="l03903"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab7995351a5b0545e8cd86a228d97dcec"> 3903</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_GPIOBEN     RCC_AHBENR_GPIOBEN_Msk </span></div>
<div class="line"><a name="l03904"></a><span class="lineno"> 3904</span>&#160;<span class="preprocessor">#define RCC_AHBENR_GPIOCEN_Pos (19U)</span></div>
<div class="line"><a name="l03905"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf23781a1bd8bd1d4c20409dc83cb5b9d"> 3905</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_GPIOCEN_Msk \</span></div>
<div class="line"><a name="l03906"></a><span class="lineno"> 3906</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; RCC_AHBENR_GPIOCEN_Pos)                  </span></div>
<div class="line"><a name="l03907"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7e5c4504b7adbb13372e7536123a756b"> 3907</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_GPIOCEN     RCC_AHBENR_GPIOCEN_Msk </span></div>
<div class="line"><a name="l03908"></a><span class="lineno"> 3908</span>&#160;<span class="preprocessor">#define RCC_AHBENR_GPIODEN_Pos (20U)</span></div>
<div class="line"><a name="l03909"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9ebd5eebe40af59d6623d234110a6ed5"> 3909</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_GPIODEN_Msk \</span></div>
<div class="line"><a name="l03910"></a><span class="lineno"> 3910</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; RCC_AHBENR_GPIODEN_Pos)                  </span></div>
<div class="line"><a name="l03911"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga07b7f4fd011c26e100682157c4a59890"> 3911</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_GPIODEN     RCC_AHBENR_GPIODEN_Msk </span></div>
<div class="line"><a name="l03912"></a><span class="lineno"> 3912</span>&#160;<span class="preprocessor">#define RCC_AHBENR_GPIOFEN_Pos (22U)</span></div>
<div class="line"><a name="l03913"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacef4b92126f559a1d9bd19d6585aef15"> 3913</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_GPIOFEN_Msk \</span></div>
<div class="line"><a name="l03914"></a><span class="lineno"> 3914</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; RCC_AHBENR_GPIOFEN_Pos)              </span></div>
<div class="line"><a name="l03915"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9c0de1cc7b72b07f81bce3597a63dc39"> 3915</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_GPIOFEN RCC_AHBENR_GPIOFEN_Msk </span></div>
<div class="line"><a name="l03917"></a><span class="lineno"> 3917</span>&#160;<span class="preprocessor"></span><span class="comment">/* Old Bit definition maintained for legacy purpose */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03918"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac8c3053f1ce37c9f643f0e31471927ea"> 3918</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_DMA1EN RCC_AHBENR_DMAEN </span></div>
<div class="line"><a name="l03919"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad8d638ed385d5e7b7d767aec22aae47a"> 3919</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_TSEN   RCC_AHBENR_TSCEN </span></div>
<div class="line"><a name="l03921"></a><span class="lineno"> 3921</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for RCC_APB2ENR register  *****************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03922"></a><span class="lineno"> 3922</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_SYSCFGCOMPEN_Pos (0U)</span></div>
<div class="line"><a name="l03923"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga060a12707b27df777a1271473b869f83"> 3923</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_SYSCFGCOMPEN_Msk \</span></div>
<div class="line"><a name="l03924"></a><span class="lineno"> 3924</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; RCC_APB2ENR_SYSCFGCOMPEN_Pos) </span></div>
<div class="line"><a name="l03925"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga769d849bd5d566595cc0258f5231233f"> 3925</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_SYSCFGCOMPEN \</span></div>
<div class="line"><a name="l03926"></a><span class="lineno"> 3926</span>&#160;<span class="preprocessor">    RCC_APB2ENR_SYSCFGCOMPEN_Msk </span></div>
<div class="line"><a name="l03927"></a><span class="lineno"> 3927</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_ADCEN_Pos (9U)</span></div>
<div class="line"><a name="l03928"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga89412c80d4c25a1f0ef77e4fc239ac88"> 3928</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_ADCEN_Msk                                        \</span></div>
<div class="line"><a name="l03929"></a><span class="lineno"> 3929</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; RCC_APB2ENR_ADCEN_Pos)                  </span></div>
<div class="line"><a name="l03931"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaae87d8176007c724d3475084779ab261"> 3931</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_ADCEN      RCC_APB2ENR_ADCEN_Msk </span></div>
<div class="line"><a name="l03932"></a><span class="lineno"> 3932</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM1EN_Pos (11U)</span></div>
<div class="line"><a name="l03933"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1216bf89d48094b55a4abcc859b037fa"> 3933</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM1EN_Msk \</span></div>
<div class="line"><a name="l03934"></a><span class="lineno"> 3934</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; RCC_APB2ENR_TIM1EN_Pos)                  </span></div>
<div class="line"><a name="l03935"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga25852ad4ebc09edc724814de967816bc"> 3935</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM1EN     RCC_APB2ENR_TIM1EN_Msk </span></div>
<div class="line"><a name="l03936"></a><span class="lineno"> 3936</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_SPI1EN_Pos (12U)</span></div>
<div class="line"><a name="l03937"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaefba87e52830d0d82cd94eb11089aa1b"> 3937</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_SPI1EN_Msk \</span></div>
<div class="line"><a name="l03938"></a><span class="lineno"> 3938</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; RCC_APB2ENR_SPI1EN_Pos)                    </span></div>
<div class="line"><a name="l03939"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae08a3510371b9234eb96369c91d3552f"> 3939</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_SPI1EN       RCC_APB2ENR_SPI1EN_Msk </span></div>
<div class="line"><a name="l03940"></a><span class="lineno"> 3940</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_USART1EN_Pos (14U)</span></div>
<div class="line"><a name="l03941"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6a185f9bf1e72599fc7d2e02716ee40b"> 3941</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_USART1EN_Msk \</span></div>
<div class="line"><a name="l03942"></a><span class="lineno"> 3942</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; RCC_APB2ENR_USART1EN_Pos) </span></div>
<div class="line"><a name="l03943"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4666bb90842e8134b32e6a34a0f165f3"> 3943</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_USART1EN \</span></div>
<div class="line"><a name="l03944"></a><span class="lineno"> 3944</span>&#160;<span class="preprocessor">    RCC_APB2ENR_USART1EN_Msk </span></div>
<div class="line"><a name="l03945"></a><span class="lineno"> 3945</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM16EN_Pos (17U)</span></div>
<div class="line"><a name="l03946"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga42f53c33bf4b9222ff46ddea57402bf4"> 3946</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM16EN_Msk \</span></div>
<div class="line"><a name="l03947"></a><span class="lineno"> 3947</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; RCC_APB2ENR_TIM16EN_Pos)                   </span></div>
<div class="line"><a name="l03948"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaece1d96f631bcf146e5998314fd90910"> 3948</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM16EN     RCC_APB2ENR_TIM16EN_Msk </span></div>
<div class="line"><a name="l03949"></a><span class="lineno"> 3949</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM17EN_Pos (18U)</span></div>
<div class="line"><a name="l03950"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga978d11590b2379114a036bc62d642e0d"> 3950</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM17EN_Msk \</span></div>
<div class="line"><a name="l03951"></a><span class="lineno"> 3951</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; RCC_APB2ENR_TIM17EN_Pos)                    </span></div>
<div class="line"><a name="l03952"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga29e566fb62e24640c55693324801d87c"> 3952</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM17EN      RCC_APB2ENR_TIM17EN_Msk </span></div>
<div class="line"><a name="l03953"></a><span class="lineno"> 3953</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_DBGMCUEN_Pos (22U)</span></div>
<div class="line"><a name="l03954"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1d6f302de043a12cf4936f1596947eb5"> 3954</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_DBGMCUEN_Msk \</span></div>
<div class="line"><a name="l03955"></a><span class="lineno"> 3955</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; RCC_APB2ENR_DBGMCUEN_Pos) </span></div>
<div class="line"><a name="l03956"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga87db727052e2e14b12cb728ba978ebb8"> 3956</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_DBGMCUEN \</span></div>
<div class="line"><a name="l03957"></a><span class="lineno"> 3957</span>&#160;<span class="preprocessor">    RCC_APB2ENR_DBGMCUEN_Msk </span></div>
<div class="line"><a name="l03959"></a><span class="lineno"> 3959</span>&#160;<span class="preprocessor"></span><span class="comment">/* Old Bit definition maintained for legacy purpose */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03960"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7a9d56a8aa1fa0f519ecbdf0d19dd4da"> 3960</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_SYSCFGEN \</span></div>
<div class="line"><a name="l03961"></a><span class="lineno"> 3961</span>&#160;<span class="preprocessor">    RCC_APB2ENR_SYSCFGCOMPEN                 </span></div>
<div class="line"><a name="l03962"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga57b9f50cb96a2e4ceba37728b4a32a42"> 3962</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_ADC1EN RCC_APB2ENR_ADCEN </span></div>
<div class="line"><a name="l03964"></a><span class="lineno"> 3964</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for RCC_APB1ENR register  *****************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03965"></a><span class="lineno"> 3965</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM3EN_Pos (1U)</span></div>
<div class="line"><a name="l03966"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga39d58d377cd38e5685344b7d9a88ce1c"> 3966</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM3EN_Msk \</span></div>
<div class="line"><a name="l03967"></a><span class="lineno"> 3967</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; RCC_APB1ENR_TIM3EN_Pos)                   </span></div>
<div class="line"><a name="l03968"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga75bfa33eb00ee30c6e22f7ceea464ac7"> 3968</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM3EN      RCC_APB1ENR_TIM3EN_Msk </span></div>
<div class="line"><a name="l03969"></a><span class="lineno"> 3969</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM14EN_Pos (8U)</span></div>
<div class="line"><a name="l03970"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaecb332ea40285657d968307a8cef8951"> 3970</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM14EN_Msk \</span></div>
<div class="line"><a name="l03971"></a><span class="lineno"> 3971</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; RCC_APB1ENR_TIM14EN_Pos) </span></div>
<div class="line"><a name="l03972"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaca040bd66d4a54d4d9e9b261c8102799"> 3972</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM14EN \</span></div>
<div class="line"><a name="l03973"></a><span class="lineno"> 3973</span>&#160;<span class="preprocessor">    RCC_APB1ENR_TIM14EN_Msk </span></div>
<div class="line"><a name="l03974"></a><span class="lineno"> 3974</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_WWDGEN_Pos (11U)</span></div>
<div class="line"><a name="l03975"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga09ad274a2f953fdb7c7ce0e6d69e8798"> 3975</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_WWDGEN_Msk \</span></div>
<div class="line"><a name="l03976"></a><span class="lineno"> 3976</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; RCC_APB1ENR_WWDGEN_Pos) </span></div>
<div class="line"><a name="l03977"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf712b922ee776a972d2efa3da0ea4733"> 3977</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_WWDGEN \</span></div>
<div class="line"><a name="l03978"></a><span class="lineno"> 3978</span>&#160;<span class="preprocessor">    RCC_APB1ENR_WWDGEN_Msk </span></div>
<div class="line"><a name="l03979"></a><span class="lineno"> 3979</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_I2C1EN_Pos (21U)</span></div>
<div class="line"><a name="l03980"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2b2a4e92cb0eba09a147ee9770195eee"> 3980</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_I2C1EN_Msk \</span></div>
<div class="line"><a name="l03981"></a><span class="lineno"> 3981</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; RCC_APB1ENR_I2C1EN_Pos)                 </span></div>
<div class="line"><a name="l03982"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5ca3afe0c517702b2d1366b692c8db0e"> 3982</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_I2C1EN    RCC_APB1ENR_I2C1EN_Msk </span></div>
<div class="line"><a name="l03983"></a><span class="lineno"> 3983</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_PWREN_Pos (28U)</span></div>
<div class="line"><a name="l03984"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4ba08580eae539419497cdd62c530bad"> 3984</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_PWREN_Msk                                   \</span></div>
<div class="line"><a name="l03985"></a><span class="lineno"> 3985</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; RCC_APB1ENR_PWREN_Pos)             </span></div>
<div class="line"><a name="l03987"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5c19997ccd28464b80a7c3325da0ca60"> 3987</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_PWREN RCC_APB1ENR_PWREN_Msk </span></div>
<div class="line"><a name="l03989"></a><span class="lineno"> 3989</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for RCC_BDCR register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03990"></a><span class="lineno"> 3990</span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEON_Pos (0U)</span></div>
<div class="line"><a name="l03991"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga85556465021c4272f4788d52251b29f4"> 3991</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEON_Msk (0x1U &lt;&lt; RCC_BDCR_LSEON_Pos) </span></div>
<div class="line"><a name="l03992"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga00145f8814cb9a5b180d76499d97aead"> 3992</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEON \</span></div>
<div class="line"><a name="l03993"></a><span class="lineno"> 3993</span>&#160;<span class="preprocessor">    RCC_BDCR_LSEON_Msk </span></div>
<div class="line"><a name="l03994"></a><span class="lineno"> 3994</span>&#160;<span class="preprocessor">#define RCC_BDCR_LSERDY_Pos (1U)</span></div>
<div class="line"><a name="l03995"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga35093bcccacfeda073a2fb815687549c"> 3995</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_LSERDY_Msk (0x1U &lt;&lt; RCC_BDCR_LSERDY_Pos) </span></div>
<div class="line"><a name="l03996"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaafca81172ed857ce6b94582fcaada87c"> 3996</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_LSERDY \</span></div>
<div class="line"><a name="l03997"></a><span class="lineno"> 3997</span>&#160;<span class="preprocessor">    RCC_BDCR_LSERDY_Msk </span></div>
<div class="line"><a name="l03998"></a><span class="lineno"> 3998</span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEBYP_Pos (2U)</span></div>
<div class="line"><a name="l03999"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7e5eba5220ddabddf14901a8d44abaf2"> 3999</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEBYP_Msk (0x1U &lt;&lt; RCC_BDCR_LSEBYP_Pos) </span></div>
<div class="line"><a name="l04000"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga542dffd7f8dc4da5401b54d822a22af0"> 4000</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEBYP \</span></div>
<div class="line"><a name="l04001"></a><span class="lineno"> 4001</span>&#160;<span class="preprocessor">    RCC_BDCR_LSEBYP_Msk </span></div>
<div class="line"><a name="l04003"></a><span class="lineno"> 4003</span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEDRV_Pos (3U)</span></div>
<div class="line"><a name="l04004"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga36967244dfcda4039d640f6d9e1e55c6"> 4004</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEDRV_Msk (0x3U &lt;&lt; RCC_BDCR_LSEDRV_Pos) </span></div>
<div class="line"><a name="l04005"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa9e761cf5e09906a38e9c7e8e750514c"> 4005</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEDRV \</span></div>
<div class="line"><a name="l04006"></a><span class="lineno"> 4006</span>&#160;<span class="preprocessor">    RCC_BDCR_LSEDRV_Msk </span></div>
<div class="line"><a name="l04007"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2bf168a5913ecf4eb6eb5f87a825aa58"> 4007</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEDRV_0 (0x1U &lt;&lt; RCC_BDCR_LSEDRV_Pos) </span></div>
<div class="line"><a name="l04008"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa9a3c17caf7eb216d874b7cf1d90358e"> 4008</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEDRV_1 (0x2U &lt;&lt; RCC_BDCR_LSEDRV_Pos) </span></div>
<div class="line"><a name="l04010"></a><span class="lineno"> 4010</span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCSEL_Pos (8U)</span></div>
<div class="line"><a name="l04011"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga57377b1880634589201dfe8887287e0e"> 4011</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCSEL_Msk (0x3U &lt;&lt; RCC_BDCR_RTCSEL_Pos) </span></div>
<div class="line"><a name="l04012"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabe30dbd38f6456990ee641648bc05d40"> 4012</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCSEL \</span></div>
<div class="line"><a name="l04013"></a><span class="lineno"> 4013</span>&#160;<span class="preprocessor">    RCC_BDCR_RTCSEL_Msk </span></div>
<div class="line"><a name="l04014"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6701d58e40e4c16e9be49436fcbe23d0"> 4014</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCSEL_0 (0x1U &lt;&lt; RCC_BDCR_RTCSEL_Pos) </span></div>
<div class="line"><a name="l04015"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaac4e378027f3293ec520ed6d18c633f4"> 4015</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCSEL_1 (0x2U &lt;&lt; RCC_BDCR_RTCSEL_Pos) </span></div>
<div class="line"><a name="l04018"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf9c65ae31ae9175346857b1ace10645c"> 4018</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCSEL_NOCLOCK (0x00000000U) </span></div>
<div class="line"><a name="l04019"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga07f6cd2e581dabf6d442145603033205"> 4019</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCSEL_LSE \</span></div>
<div class="line"><a name="l04020"></a><span class="lineno"> 4020</span>&#160;<span class="preprocessor">    (0x00000100U) </span></div>
<div class="line"><a name="l04021"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga66773d3ffb98fb0c7a72e39a224f1cfd"> 4021</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCSEL_LSI \</span></div>
<div class="line"><a name="l04022"></a><span class="lineno"> 4022</span>&#160;<span class="preprocessor">    (0x00000200U) </span></div>
<div class="line"><a name="l04023"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac9db61bfa161573b4225c147d4ea0c3e"> 4023</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCSEL_HSE                                                  \</span></div>
<div class="line"><a name="l04024"></a><span class="lineno"> 4024</span>&#160;<span class="preprocessor">    (0x00000300U) </span></div>
<div class="line"><a name="l04027"></a><span class="lineno"> 4027</span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCEN_Pos (15U)</span></div>
<div class="line"><a name="l04028"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad4b2e482dc6f5c75861f08de8057d1e2"> 4028</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCEN_Msk (0x1U &lt;&lt; RCC_BDCR_RTCEN_Pos) </span></div>
<div class="line"><a name="l04029"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga79ea6f2df75f09b17df9582037ed6a53"> 4029</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCEN     RCC_BDCR_RTCEN_Msk           </span></div>
<div class="line"><a name="l04030"></a><span class="lineno"> 4030</span>&#160;<span class="preprocessor">#define RCC_BDCR_BDRST_Pos (16U)</span></div>
<div class="line"><a name="l04031"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0a3b3c81018daa0d5b80480a86bc7a17"> 4031</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_BDRST_Msk (0x1U &lt;&lt; RCC_BDCR_BDRST_Pos) </span></div>
<div class="line"><a name="l04032"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2b85b3ab656dfa2809b15e6e530c17a2"> 4032</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_BDRST     RCC_BDCR_BDRST_Msk </span></div>
<div class="line"><a name="l04034"></a><span class="lineno"> 4034</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for RCC_CSR register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04035"></a><span class="lineno"> 4035</span>&#160;<span class="preprocessor">#define RCC_CSR_LSION_Pos (0U)</span></div>
<div class="line"><a name="l04036"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabe63b332158f8886948205ff9edcf248"> 4036</a></span>&#160;<span class="preprocessor">#define RCC_CSR_LSION_Msk (0x1U &lt;&lt; RCC_CSR_LSION_Pos) </span></div>
<div class="line"><a name="l04037"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga803cbf97bda1ebaf9afee2a3c9f0851b"> 4037</a></span>&#160;<span class="preprocessor">#define RCC_CSR_LSION \</span></div>
<div class="line"><a name="l04038"></a><span class="lineno"> 4038</span>&#160;<span class="preprocessor">    RCC_CSR_LSION_Msk </span></div>
<div class="line"><a name="l04039"></a><span class="lineno"> 4039</span>&#160;<span class="preprocessor">#define RCC_CSR_LSIRDY_Pos (1U)</span></div>
<div class="line"><a name="l04040"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga49a5c93576efd3e5d284351db6125373"> 4040</a></span>&#160;<span class="preprocessor">#define RCC_CSR_LSIRDY_Msk (0x1U &lt;&lt; RCC_CSR_LSIRDY_Pos) </span></div>
<div class="line"><a name="l04041"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab569110e757aee573ebf9ad80812e8bb"> 4041</a></span>&#160;<span class="preprocessor">#define RCC_CSR_LSIRDY \</span></div>
<div class="line"><a name="l04042"></a><span class="lineno"> 4042</span>&#160;<span class="preprocessor">    RCC_CSR_LSIRDY_Msk </span></div>
<div class="line"><a name="l04043"></a><span class="lineno"> 4043</span>&#160;<span class="preprocessor">#define RCC_CSR_V18PWRRSTF_Pos (23U)</span></div>
<div class="line"><a name="l04044"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacd07ab094d444b53faa19d12a44434b3"> 4044</a></span>&#160;<span class="preprocessor">#define RCC_CSR_V18PWRRSTF_Msk \</span></div>
<div class="line"><a name="l04045"></a><span class="lineno"> 4045</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; RCC_CSR_V18PWRRSTF_Pos) </span></div>
<div class="line"><a name="l04046"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga27b69a225968d4cc74a0390b729a3baf"> 4046</a></span>&#160;<span class="preprocessor">#define RCC_CSR_V18PWRRSTF \</span></div>
<div class="line"><a name="l04047"></a><span class="lineno"> 4047</span>&#160;<span class="preprocessor">    RCC_CSR_V18PWRRSTF_Msk </span></div>
<div class="line"><a name="l04048"></a><span class="lineno"> 4048</span>&#160;<span class="preprocessor">#define RCC_CSR_RMVF_Pos     (24U)</span></div>
<div class="line"><a name="l04049"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga82a7f8a2897bcc1313d58389fc18ad4c"> 4049</a></span>&#160;<span class="preprocessor">#define RCC_CSR_RMVF_Msk     (0x1U &lt;&lt; RCC_CSR_RMVF_Pos) </span></div>
<div class="line"><a name="l04050"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafc26c5996b14005a70afbeaa29aae716"> 4050</a></span>&#160;<span class="preprocessor">#define RCC_CSR_RMVF         RCC_CSR_RMVF_Msk </span></div>
<div class="line"><a name="l04051"></a><span class="lineno"> 4051</span>&#160;<span class="preprocessor">#define RCC_CSR_OBLRSTF_Pos  (25U)</span></div>
<div class="line"><a name="l04052"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga467cb2b4f51473b0be7b4e416a86bd5d"> 4052</a></span>&#160;<span class="preprocessor">#define RCC_CSR_OBLRSTF_Msk  (0x1U &lt;&lt; RCC_CSR_OBLRSTF_Pos) </span></div>
<div class="line"><a name="l04053"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga14163f80ac0b005217eb318d0639afef"> 4053</a></span>&#160;<span class="preprocessor">#define RCC_CSR_OBLRSTF      RCC_CSR_OBLRSTF_Msk </span></div>
<div class="line"><a name="l04054"></a><span class="lineno"> 4054</span>&#160;<span class="preprocessor">#define RCC_CSR_PINRSTF_Pos  (26U)</span></div>
<div class="line"><a name="l04055"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga13e888e00c5b2226b70179c6c69b77a6"> 4055</a></span>&#160;<span class="preprocessor">#define RCC_CSR_PINRSTF_Msk  (0x1U &lt;&lt; RCC_CSR_PINRSTF_Pos) </span></div>
<div class="line"><a name="l04056"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4e26d2902d11e638cd0b702332f53ab1"> 4056</a></span>&#160;<span class="preprocessor">#define RCC_CSR_PINRSTF      RCC_CSR_PINRSTF_Msk </span></div>
<div class="line"><a name="l04057"></a><span class="lineno"> 4057</span>&#160;<span class="preprocessor">#define RCC_CSR_PORRSTF_Pos  (27U)</span></div>
<div class="line"><a name="l04058"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6ea00bd02372ecbc60c5fa71a37dc8dd"> 4058</a></span>&#160;<span class="preprocessor">#define RCC_CSR_PORRSTF_Msk  (0x1U &lt;&lt; RCC_CSR_PORRSTF_Pos) </span></div>
<div class="line"><a name="l04059"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga837e2d7e2395ac45ebe2aea95ecde9bf"> 4059</a></span>&#160;<span class="preprocessor">#define RCC_CSR_PORRSTF      RCC_CSR_PORRSTF_Msk </span></div>
<div class="line"><a name="l04060"></a><span class="lineno"> 4060</span>&#160;<span class="preprocessor">#define RCC_CSR_SFTRSTF_Pos  (28U)</span></div>
<div class="line"><a name="l04061"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7217efb6cbdb6fbf39721fe496249225"> 4061</a></span>&#160;<span class="preprocessor">#define RCC_CSR_SFTRSTF_Msk  (0x1U &lt;&lt; RCC_CSR_SFTRSTF_Pos) </span></div>
<div class="line"><a name="l04062"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga16e89534934436ee8958440882b71e6f"> 4062</a></span>&#160;<span class="preprocessor">#define RCC_CSR_SFTRSTF      RCC_CSR_SFTRSTF_Msk </span></div>
<div class="line"><a name="l04063"></a><span class="lineno"> 4063</span>&#160;<span class="preprocessor">#define RCC_CSR_IWDGRSTF_Pos (29U)</span></div>
<div class="line"><a name="l04064"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabb81cb1777e6e846b6199b64132bcb97"> 4064</a></span>&#160;<span class="preprocessor">#define RCC_CSR_IWDGRSTF_Msk (0x1U &lt;&lt; RCC_CSR_IWDGRSTF_Pos) </span></div>
<div class="line"><a name="l04065"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga22a7079ba87dd7acd5ed7fe7b704e85f"> 4065</a></span>&#160;<span class="preprocessor">#define RCC_CSR_IWDGRSTF \</span></div>
<div class="line"><a name="l04066"></a><span class="lineno"> 4066</span>&#160;<span class="preprocessor">    RCC_CSR_IWDGRSTF_Msk </span></div>
<div class="line"><a name="l04067"></a><span class="lineno"> 4067</span>&#160;<span class="preprocessor">#define RCC_CSR_WWDGRSTF_Pos (30U)</span></div>
<div class="line"><a name="l04068"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6d9afc0a5d27d08ef63dde9f0a39514d"> 4068</a></span>&#160;<span class="preprocessor">#define RCC_CSR_WWDGRSTF_Msk (0x1U &lt;&lt; RCC_CSR_WWDGRSTF_Pos) </span></div>
<div class="line"><a name="l04069"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacabd7bbde7e78c9c8f5fd46e34771826"> 4069</a></span>&#160;<span class="preprocessor">#define RCC_CSR_WWDGRSTF                                 \</span></div>
<div class="line"><a name="l04070"></a><span class="lineno"> 4070</span>&#160;<span class="preprocessor">    RCC_CSR_WWDGRSTF_Msk </span></div>
<div class="line"><a name="l04072"></a><span class="lineno"> 4072</span>&#160;<span class="preprocessor">#define RCC_CSR_LPWRRSTF_Pos (31U)</span></div>
<div class="line"><a name="l04073"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8b42e835fb77d45779cdf4d22a0ea22a"> 4073</a></span>&#160;<span class="preprocessor">#define RCC_CSR_LPWRRSTF_Msk (0x1U &lt;&lt; RCC_CSR_LPWRRSTF_Pos) </span></div>
<div class="line"><a name="l04074"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga675455250b91f125d52f5d347c2c0fbf"> 4074</a></span>&#160;<span class="preprocessor">#define RCC_CSR_LPWRRSTF     RCC_CSR_LPWRRSTF_Msk </span></div>
<div class="line"><a name="l04076"></a><span class="lineno"> 4076</span>&#160;<span class="preprocessor"></span><span class="comment">/* Old Bit definition maintained for legacy purpose */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04077"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga465307306b8e94ad8ed61f8aa62b62e5"> 4077</a></span>&#160;<span class="preprocessor">#define RCC_CSR_OBL RCC_CSR_OBLRSTF </span></div>
<div class="line"><a name="l04079"></a><span class="lineno"> 4079</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for RCC_AHBRSTR register  ***************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04080"></a><span class="lineno"> 4080</span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_GPIOARST_Pos (17U)</span></div>
<div class="line"><a name="l04081"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga10c9125e6c94934116674fee1112ce29"> 4081</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_GPIOARST_Msk \</span></div>
<div class="line"><a name="l04082"></a><span class="lineno"> 4082</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; RCC_AHBRSTR_GPIOARST_Pos)                    </span></div>
<div class="line"><a name="l04083"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga327f966b6e8dc82dc0ac950539ce0407"> 4083</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_GPIOARST     RCC_AHBRSTR_GPIOARST_Msk </span></div>
<div class="line"><a name="l04084"></a><span class="lineno"> 4084</span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_GPIOBRST_Pos (18U)</span></div>
<div class="line"><a name="l04085"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga70a3591f9b8840c32c44388b902f4e88"> 4085</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_GPIOBRST_Msk \</span></div>
<div class="line"><a name="l04086"></a><span class="lineno"> 4086</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; RCC_AHBRSTR_GPIOBRST_Pos)                    </span></div>
<div class="line"><a name="l04087"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab07dc17b79c908bdbf9cf196947d0035"> 4087</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_GPIOBRST     RCC_AHBRSTR_GPIOBRST_Msk </span></div>
<div class="line"><a name="l04088"></a><span class="lineno"> 4088</span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_GPIOCRST_Pos (19U)</span></div>
<div class="line"><a name="l04089"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf3a91b6109237ba689d30d129c0745d1"> 4089</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_GPIOCRST_Msk \</span></div>
<div class="line"><a name="l04090"></a><span class="lineno"> 4090</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; RCC_AHBRSTR_GPIOCRST_Pos)                    </span></div>
<div class="line"><a name="l04091"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5b837c7b81c1a4b8f986c23b7c5b5afa"> 4091</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_GPIOCRST     RCC_AHBRSTR_GPIOCRST_Msk </span></div>
<div class="line"><a name="l04092"></a><span class="lineno"> 4092</span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_GPIODRST_Pos (20U)</span></div>
<div class="line"><a name="l04093"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac4171e2d513f7aed0f6beb563113effe"> 4093</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_GPIODRST_Msk \</span></div>
<div class="line"><a name="l04094"></a><span class="lineno"> 4094</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; RCC_AHBRSTR_GPIODRST_Pos)                    </span></div>
<div class="line"><a name="l04095"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9054c3b77b70344f0edb27e3397fee77"> 4095</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_GPIODRST     RCC_AHBRSTR_GPIODRST_Msk </span></div>
<div class="line"><a name="l04096"></a><span class="lineno"> 4096</span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_GPIOFRST_Pos (22U)</span></div>
<div class="line"><a name="l04097"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7c0d747dbd597beaf91b0d28c92f2fc6"> 4097</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_GPIOFRST_Msk \</span></div>
<div class="line"><a name="l04098"></a><span class="lineno"> 4098</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; RCC_AHBRSTR_GPIOFRST_Pos)                </span></div>
<div class="line"><a name="l04099"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga74e619b0f46c362da4e814d044e9bf86"> 4099</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_GPIOFRST RCC_AHBRSTR_GPIOFRST_Msk </span></div>
<div class="line"><a name="l04101"></a><span class="lineno"> 4101</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for RCC_CFGR2 register  *****************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04102"></a><span class="lineno"> 4102</span>&#160; </div>
<div class="line"><a name="l04103"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab71703c454ea9c386dbf98eeb1fd9fb3"> 4103</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_Pos (0U)</span></div>
<div class="line"><a name="l04104"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaab5653fe7183217531917b7f535d1c9b"> 4104</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_Msk (0xFU &lt;&lt; RCC_CFGR2_PREDIV_Pos) </span></div>
<div class="line"><a name="l04105"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga022892b6d0e4ee671b82e7f6552b0074"> 4105</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV     RCC_CFGR2_PREDIV_Msk </span></div>
<div class="line"><a name="l04106"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab1f0d8a6688249c93d4342577606e372"> 4106</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_0   (0x1U &lt;&lt; RCC_CFGR2_PREDIV_Pos) </span></div>
<div class="line"><a name="l04107"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga366cc6535b0cda619b093c8ae767a6df"> 4107</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_1   (0x2U &lt;&lt; RCC_CFGR2_PREDIV_Pos) </span></div>
<div class="line"><a name="l04108"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga30046625da7957a6788875d126481d26"> 4108</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_2   (0x4U &lt;&lt; RCC_CFGR2_PREDIV_Pos) </span></div>
<div class="line"><a name="l04109"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae60373eb10b355df5bddf6e077e5fa72"> 4109</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_3   (0x8U &lt;&lt; RCC_CFGR2_PREDIV_Pos) </span></div>
<div class="line"><a name="l04111"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9ab86296ea2711b6365499106e4c4b5a"> 4111</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV1 \</span></div>
<div class="line"><a name="l04112"></a><span class="lineno"> 4112</span>&#160;<span class="preprocessor">    (0x00000000U) </span></div>
<div class="line"><a name="l04113"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8beaa356ccf238b4f9d8ef61dbeae7b1"> 4113</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV2 \</span></div>
<div class="line"><a name="l04114"></a><span class="lineno"> 4114</span>&#160;<span class="preprocessor">    (0x00000001U) </span></div>
<div class="line"><a name="l04115"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga554c3890138f4fabc86af31ec7508f26"> 4115</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV3 \</span></div>
<div class="line"><a name="l04116"></a><span class="lineno"> 4116</span>&#160;<span class="preprocessor">    (0x00000002U) </span></div>
<div class="line"><a name="l04117"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga03989668fed9fe564f60fb13cfcae681"> 4117</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV4 \</span></div>
<div class="line"><a name="l04118"></a><span class="lineno"> 4118</span>&#160;<span class="preprocessor">    (0x00000003U) </span></div>
<div class="line"><a name="l04119"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga51d5a6f6ad3d9865ed8b6ab562c254d0"> 4119</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV5 \</span></div>
<div class="line"><a name="l04120"></a><span class="lineno"> 4120</span>&#160;<span class="preprocessor">    (0x00000004U) </span></div>
<div class="line"><a name="l04121"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad76c4165380e49e9d9784e7bf5fab1b6"> 4121</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV6 \</span></div>
<div class="line"><a name="l04122"></a><span class="lineno"> 4122</span>&#160;<span class="preprocessor">    (0x00000005U) </span></div>
<div class="line"><a name="l04123"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa63b565a6b48cee1ea49a0be9f2f9185"> 4123</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV7 \</span></div>
<div class="line"><a name="l04124"></a><span class="lineno"> 4124</span>&#160;<span class="preprocessor">    (0x00000006U) </span></div>
<div class="line"><a name="l04125"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga25aec8f8ebb84c4716db308dc179339b"> 4125</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV8 \</span></div>
<div class="line"><a name="l04126"></a><span class="lineno"> 4126</span>&#160;<span class="preprocessor">    (0x00000007U) </span></div>
<div class="line"><a name="l04127"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga97a9c6bb08a63295636119df733d0f9f"> 4127</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV9 \</span></div>
<div class="line"><a name="l04128"></a><span class="lineno"> 4128</span>&#160;<span class="preprocessor">    (0x00000008U) </span></div>
<div class="line"><a name="l04129"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2b94190a5066c1679c7d82c652536445"> 4129</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV10 \</span></div>
<div class="line"><a name="l04130"></a><span class="lineno"> 4130</span>&#160;<span class="preprocessor">    (0x00000009U) </span></div>
<div class="line"><a name="l04131"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac9932904c30e68bb7b52cea28cbeae69"> 4131</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV11 \</span></div>
<div class="line"><a name="l04132"></a><span class="lineno"> 4132</span>&#160;<span class="preprocessor">    (0x0000000AU) </span></div>
<div class="line"><a name="l04133"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5402db0b8522c06ce3e1ff6813a508f0"> 4133</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV12 \</span></div>
<div class="line"><a name="l04134"></a><span class="lineno"> 4134</span>&#160;<span class="preprocessor">    (0x0000000BU) </span></div>
<div class="line"><a name="l04135"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae35fc61c8c5b86c6b1d484a132bb3e45"> 4135</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV13 \</span></div>
<div class="line"><a name="l04136"></a><span class="lineno"> 4136</span>&#160;<span class="preprocessor">    (0x0000000CU) </span></div>
<div class="line"><a name="l04137"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7d58f429410f5aaa9475a3a4b63492bc"> 4137</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV14 \</span></div>
<div class="line"><a name="l04138"></a><span class="lineno"> 4138</span>&#160;<span class="preprocessor">    (0x0000000DU) </span></div>
<div class="line"><a name="l04139"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga579a0cc7dcca708fef65e3217c55666e"> 4139</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV15 \</span></div>
<div class="line"><a name="l04140"></a><span class="lineno"> 4140</span>&#160;<span class="preprocessor">    (0x0000000EU) </span></div>
<div class="line"><a name="l04141"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga95d845a26c3d1e98a883e6e1007c401e"> 4141</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV16 \</span></div>
<div class="line"><a name="l04142"></a><span class="lineno"> 4142</span>&#160;<span class="preprocessor">    (0x0000000FU) </span></div>
<div class="line"><a name="l04144"></a><span class="lineno"> 4144</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for RCC_CFGR3 register  *****************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04145"></a><span class="lineno"> 4145</span>&#160; </div>
<div class="line"><a name="l04146"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9ca5c1f52224d2e2e10a5cdd9b811763"> 4146</a></span>&#160;<span class="preprocessor">#define RCC_CFGR3_USART1SW_Pos (0U)</span></div>
<div class="line"><a name="l04147"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6e860bca09070429e61dec9874460bd8"> 4147</a></span>&#160;<span class="preprocessor">#define RCC_CFGR3_USART1SW_Msk \</span></div>
<div class="line"><a name="l04148"></a><span class="lineno"> 4148</span>&#160;<span class="preprocessor">    (0x3U &lt;&lt; RCC_CFGR3_USART1SW_Pos)              </span></div>
<div class="line"><a name="l04149"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab7ecf61cefe76571a3492ec9f9df6407"> 4149</a></span>&#160;<span class="preprocessor">#define RCC_CFGR3_USART1SW RCC_CFGR3_USART1SW_Msk </span></div>
<div class="line"><a name="l04150"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga68c8a42d41af73ea167f23af4e14a16a"> 4150</a></span>&#160;<span class="preprocessor">#define RCC_CFGR3_USART1SW_0                         \</span></div>
<div class="line"><a name="l04151"></a><span class="lineno"> 4151</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; RCC_CFGR3_USART1SW_Pos) </span></div>
<div class="line"><a name="l04153"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6720ded5376daa5b634d1f2b21f99db0"> 4153</a></span>&#160;<span class="preprocessor">#define RCC_CFGR3_USART1SW_1                         \</span></div>
<div class="line"><a name="l04154"></a><span class="lineno"> 4154</span>&#160;<span class="preprocessor">    (0x2U &lt;&lt; RCC_CFGR3_USART1SW_Pos) </span></div>
<div class="line"><a name="l04157"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5468e5cf3a5f069717e7dfb4b3811c08"> 4157</a></span>&#160;<span class="preprocessor">#define RCC_CFGR3_USART1SW_PCLK \</span></div>
<div class="line"><a name="l04158"></a><span class="lineno"> 4158</span>&#160;<span class="preprocessor">    (0x00000000U) </span></div>
<div class="line"><a name="l04159"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4df150a834b1d29c3ea9497c02518aa2"> 4159</a></span>&#160;<span class="preprocessor">#define RCC_CFGR3_USART1SW_SYSCLK                                   \</span></div>
<div class="line"><a name="l04160"></a><span class="lineno"> 4160</span>&#160;<span class="preprocessor">    (0x00000001U) </span></div>
<div class="line"><a name="l04162"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1ab80ddbf35c3372ce39ae60f7b10c2e"> 4162</a></span>&#160;<span class="preprocessor">#define RCC_CFGR3_USART1SW_LSE \</span></div>
<div class="line"><a name="l04163"></a><span class="lineno"> 4163</span>&#160;<span class="preprocessor">    (0x00000002U) </span></div>
<div class="line"><a name="l04164"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga39f135c5df8435a0b04cb5d0895de7f0"> 4164</a></span>&#160;<span class="preprocessor">#define RCC_CFGR3_USART1SW_HSI \</span></div>
<div class="line"><a name="l04165"></a><span class="lineno"> 4165</span>&#160;<span class="preprocessor">    (0x00000003U) </span></div>
<div class="line"><a name="l04168"></a><span class="lineno"> 4168</span>&#160;<span class="preprocessor">#define RCC_CFGR3_I2C1SW_Pos (4U)</span></div>
<div class="line"><a name="l04169"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6881a2b5d67519ea545e273ac3d01546"> 4169</a></span>&#160;<span class="preprocessor">#define RCC_CFGR3_I2C1SW_Msk (0x1U &lt;&lt; RCC_CFGR3_I2C1SW_Pos) </span></div>
<div class="line"><a name="l04170"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae5a2d49d45df299ff751fb904570d070"> 4170</a></span>&#160;<span class="preprocessor">#define RCC_CFGR3_I2C1SW     RCC_CFGR3_I2C1SW_Msk           </span></div>
<div class="line"><a name="l04172"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaad1d0cd9a6442ea0a9de886f7e2f0ecc"> 4172</a></span>&#160;<span class="preprocessor">#define RCC_CFGR3_I2C1SW_HSI \</span></div>
<div class="line"><a name="l04173"></a><span class="lineno"> 4173</span>&#160;<span class="preprocessor">    (0x00000000U) </span></div>
<div class="line"><a name="l04174"></a><span class="lineno"> 4174</span>&#160;<span class="preprocessor">#define RCC_CFGR3_I2C1SW_SYSCLK_Pos (4U)</span></div>
<div class="line"><a name="l04175"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf80147358806bcb37adc7fc690500415"> 4175</a></span>&#160;<span class="preprocessor">#define RCC_CFGR3_I2C1SW_SYSCLK_Msk \</span></div>
<div class="line"><a name="l04176"></a><span class="lineno"> 4176</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; RCC_CFGR3_I2C1SW_SYSCLK_Pos) </span></div>
<div class="line"><a name="l04177"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5654d9fb8dfeb19e55cffc9a7c280ec3"> 4177</a></span>&#160;<span class="preprocessor">#define RCC_CFGR3_I2C1SW_SYSCLK                                          \</span></div>
<div class="line"><a name="l04178"></a><span class="lineno"> 4178</span>&#160;<span class="preprocessor">    RCC_CFGR3_I2C1SW_SYSCLK_Msk </span></div>
<div class="line"><a name="l04181"></a><span class="lineno"> 4181</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for RCC_CR2 register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04182"></a><span class="lineno"> 4182</span>&#160;<span class="preprocessor">#define RCC_CR2_HSI14ON_Pos (0U)</span></div>
<div class="line"><a name="l04183"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6d758a2abc2a63358615683abcb80517"> 4183</a></span>&#160;<span class="preprocessor">#define RCC_CR2_HSI14ON_Msk (0x1U &lt;&lt; RCC_CR2_HSI14ON_Pos) </span></div>
<div class="line"><a name="l04184"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf600a82eec2d1445e91af6f98baf042e"> 4184</a></span>&#160;<span class="preprocessor">#define RCC_CR2_HSI14ON \</span></div>
<div class="line"><a name="l04185"></a><span class="lineno"> 4185</span>&#160;<span class="preprocessor">    RCC_CR2_HSI14ON_Msk </span></div>
<div class="line"><a name="l04186"></a><span class="lineno"> 4186</span>&#160;<span class="preprocessor">#define RCC_CR2_HSI14RDY_Pos (1U)</span></div>
<div class="line"><a name="l04187"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaeb95c84d117aded0ef4fd5768bb0b4d2"> 4187</a></span>&#160;<span class="preprocessor">#define RCC_CR2_HSI14RDY_Msk (0x1U &lt;&lt; RCC_CR2_HSI14RDY_Pos) </span></div>
<div class="line"><a name="l04188"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga28b35b97ca54ca0e6fe7053c4d500f04"> 4188</a></span>&#160;<span class="preprocessor">#define RCC_CR2_HSI14RDY \</span></div>
<div class="line"><a name="l04189"></a><span class="lineno"> 4189</span>&#160;<span class="preprocessor">    RCC_CR2_HSI14RDY_Msk </span></div>
<div class="line"><a name="l04190"></a><span class="lineno"> 4190</span>&#160;<span class="preprocessor">#define RCC_CR2_HSI14DIS_Pos (2U)</span></div>
<div class="line"><a name="l04191"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga26b18f1550e5cd23ded712c378ad9276"> 4191</a></span>&#160;<span class="preprocessor">#define RCC_CR2_HSI14DIS_Msk (0x1U &lt;&lt; RCC_CR2_HSI14DIS_Pos) </span></div>
<div class="line"><a name="l04192"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa9533da17718a4111cd8e1108b41d3a4"> 4192</a></span>&#160;<span class="preprocessor">#define RCC_CR2_HSI14DIS \</span></div>
<div class="line"><a name="l04193"></a><span class="lineno"> 4193</span>&#160;<span class="preprocessor">    RCC_CR2_HSI14DIS_Msk </span></div>
<div class="line"><a name="l04194"></a><span class="lineno"> 4194</span>&#160;<span class="preprocessor">#define RCC_CR2_HSI14TRIM_Pos (3U)</span></div>
<div class="line"><a name="l04195"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4c341897aaf651eacb08f83612a5b436"> 4195</a></span>&#160;<span class="preprocessor">#define RCC_CR2_HSI14TRIM_Msk \</span></div>
<div class="line"><a name="l04196"></a><span class="lineno"> 4196</span>&#160;<span class="preprocessor">    (0x1FU &lt;&lt; RCC_CR2_HSI14TRIM_Pos) </span></div>
<div class="line"><a name="l04197"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga45b76ccb2dacdf483d281725ce92d61a"> 4197</a></span>&#160;<span class="preprocessor">#define RCC_CR2_HSI14TRIM \</span></div>
<div class="line"><a name="l04198"></a><span class="lineno"> 4198</span>&#160;<span class="preprocessor">    RCC_CR2_HSI14TRIM_Msk </span></div>
<div class="line"><a name="l04199"></a><span class="lineno"> 4199</span>&#160;<span class="preprocessor">#define RCC_CR2_HSI14CAL_Pos (8U)</span></div>
<div class="line"><a name="l04200"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2f2f1af034ffdba9c5deb60b87115006"> 4200</a></span>&#160;<span class="preprocessor">#define RCC_CR2_HSI14CAL_Msk                        \</span></div>
<div class="line"><a name="l04201"></a><span class="lineno"> 4201</span>&#160;<span class="preprocessor">    (0xFFU &lt;&lt; RCC_CR2_HSI14CAL_Pos) </span></div>
<div class="line"><a name="l04203"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga77b4ef4b9ba4e72a044b1149dae3eadb"> 4203</a></span>&#160;<span class="preprocessor">#define RCC_CR2_HSI14CAL \</span></div>
<div class="line"><a name="l04204"></a><span class="lineno"> 4204</span>&#160;<span class="preprocessor">    RCC_CR2_HSI14CAL_Msk </span></div>
<div class="line"><a name="l04206"></a><span class="lineno"> 4206</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************************************************************************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04207"></a><span class="lineno"> 4207</span>&#160;<span class="comment">/*                                                                           */</span></div>
<div class="line"><a name="l04208"></a><span class="lineno"> 4208</span>&#160;<span class="comment">/*                           Real-Time Clock (RTC)                           */</span></div>
<div class="line"><a name="l04209"></a><span class="lineno"> 4209</span>&#160;<span class="comment">/*                                                                           */</span></div>
<div class="line"><a name="l04210"></a><span class="lineno"> 4210</span>&#160;<span class="comment">/*****************************************************************************/</span></div>
<div class="line"><a name="l04211"></a><span class="lineno"> 4211</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04212"></a><span class="lineno"> 4212</span>&#160;<span class="comment"> * @brief Specific device feature definitions  (not present on all devices in</span></div>
<div class="line"><a name="l04213"></a><span class="lineno"> 4213</span>&#160;<span class="comment"> * the STM32F0 serie)</span></div>
<div class="line"><a name="l04214"></a><span class="lineno"> 4214</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04215"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5f815420351c6ab3c901463668b0af7b"> 4215</a></span>&#160;<span class="preprocessor">#define RTC_TAMPER1_SUPPORT </span></div>
<div class="line"><a name="l04216"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8c33bacdb5372bad482df029d77a9e5e"> 4216</a></span>&#160;<span class="preprocessor">#define RTC_TAMPER2_SUPPORT </span></div>
<div class="line"><a name="l04218"></a><span class="lineno"> 4218</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bits definition for RTC_TR register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04219"></a><span class="lineno"> 4219</span>&#160;<span class="preprocessor">#define RTC_TR_PM_Pos  (22U)</span></div>
<div class="line"><a name="l04220"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa98be62b42b64aa8dee5df4f84ec1679"> 4220</a></span>&#160;<span class="preprocessor">#define RTC_TR_PM_Msk  (0x1U &lt;&lt; RTC_TR_PM_Pos) </span></div>
<div class="line"><a name="l04221"></a><span class="lineno"> 4221</span>&#160;<span class="preprocessor">#define RTC_TR_PM      RTC_TR_PM_Msk</span></div>
<div class="line"><a name="l04222"></a><span class="lineno"> 4222</span>&#160;<span class="preprocessor">#define RTC_TR_HT_Pos  (20U)</span></div>
<div class="line"><a name="l04223"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab3f00fc20610b447daa4b2fcf4730e94"> 4223</a></span>&#160;<span class="preprocessor">#define RTC_TR_HT_Msk  (0x3U &lt;&lt; RTC_TR_HT_Pos) </span></div>
<div class="line"><a name="l04224"></a><span class="lineno"> 4224</span>&#160;<span class="preprocessor">#define RTC_TR_HT      RTC_TR_HT_Msk</span></div>
<div class="line"><a name="l04225"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1c9af54381689d893ba1b11eb33cd866"> 4225</a></span>&#160;<span class="preprocessor">#define RTC_TR_HT_0    (0x1U &lt;&lt; RTC_TR_HT_Pos) </span></div>
<div class="line"><a name="l04226"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7b3ba2cc471b86d041df3c2a1a9ef121"> 4226</a></span>&#160;<span class="preprocessor">#define RTC_TR_HT_1    (0x2U &lt;&lt; RTC_TR_HT_Pos) </span></div>
<div class="line"><a name="l04227"></a><span class="lineno"> 4227</span>&#160;<span class="preprocessor">#define RTC_TR_HU_Pos  (16U)</span></div>
<div class="line"><a name="l04228"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4be6ca68f00b9467ddad84d37f1b6a63"> 4228</a></span>&#160;<span class="preprocessor">#define RTC_TR_HU_Msk  (0xFU &lt;&lt; RTC_TR_HU_Pos) </span></div>
<div class="line"><a name="l04229"></a><span class="lineno"> 4229</span>&#160;<span class="preprocessor">#define RTC_TR_HU      RTC_TR_HU_Msk</span></div>
<div class="line"><a name="l04230"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaddad920d5681960fa702b988ef1f82be"> 4230</a></span>&#160;<span class="preprocessor">#define RTC_TR_HU_0    (0x1U &lt;&lt; RTC_TR_HU_Pos) </span></div>
<div class="line"><a name="l04231"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae6206d385d3b3e127b1e63be48f83a63"> 4231</a></span>&#160;<span class="preprocessor">#define RTC_TR_HU_1    (0x2U &lt;&lt; RTC_TR_HU_Pos) </span></div>
<div class="line"><a name="l04232"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6e264504542ec2d9b06036e938f7f79d"> 4232</a></span>&#160;<span class="preprocessor">#define RTC_TR_HU_2    (0x4U &lt;&lt; RTC_TR_HU_Pos) </span></div>
<div class="line"><a name="l04233"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga40763d3ed48e9f707784bdfd65a9c3ca"> 4233</a></span>&#160;<span class="preprocessor">#define RTC_TR_HU_3    (0x8U &lt;&lt; RTC_TR_HU_Pos) </span></div>
<div class="line"><a name="l04234"></a><span class="lineno"> 4234</span>&#160;<span class="preprocessor">#define RTC_TR_MNT_Pos (12U)</span></div>
<div class="line"><a name="l04235"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga87978332f15306d7db05c3bce2df2c7f"> 4235</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNT_Msk (0x7U &lt;&lt; RTC_TR_MNT_Pos) </span></div>
<div class="line"><a name="l04236"></a><span class="lineno"> 4236</span>&#160;<span class="preprocessor">#define RTC_TR_MNT     RTC_TR_MNT_Msk</span></div>
<div class="line"><a name="l04237"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga752747aa90bf35bd57b16bffc7294dfc"> 4237</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNT_0   (0x1U &lt;&lt; RTC_TR_MNT_Pos) </span></div>
<div class="line"><a name="l04238"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa1837f65a11192dd9b8bf249c31ccef7"> 4238</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNT_1   (0x2U &lt;&lt; RTC_TR_MNT_Pos) </span></div>
<div class="line"><a name="l04239"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5f27fb43718df0797664acd2d9c95c1a"> 4239</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNT_2   (0x4U &lt;&lt; RTC_TR_MNT_Pos) </span></div>
<div class="line"><a name="l04240"></a><span class="lineno"> 4240</span>&#160;<span class="preprocessor">#define RTC_TR_MNU_Pos (8U)</span></div>
<div class="line"><a name="l04241"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8240cd693ae8c3bf069e10ab08f3adcd"> 4241</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNU_Msk (0xFU &lt;&lt; RTC_TR_MNU_Pos) </span></div>
<div class="line"><a name="l04242"></a><span class="lineno"> 4242</span>&#160;<span class="preprocessor">#define RTC_TR_MNU     RTC_TR_MNU_Msk</span></div>
<div class="line"><a name="l04243"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad91d7700822050a352e53aff372a697b"> 4243</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNU_0   (0x1U &lt;&lt; RTC_TR_MNU_Pos) </span></div>
<div class="line"><a name="l04244"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad9c3087e3d4cd490af8334e99467f1dc"> 4244</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNU_1   (0x2U &lt;&lt; RTC_TR_MNU_Pos) </span></div>
<div class="line"><a name="l04245"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac01a9e4b358ea062bf1c66069a28c126"> 4245</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNU_2   (0x4U &lt;&lt; RTC_TR_MNU_Pos) </span></div>
<div class="line"><a name="l04246"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga75b76249e63af249061c0c5532a2a4e5"> 4246</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNU_3   (0x8U &lt;&lt; RTC_TR_MNU_Pos) </span></div>
<div class="line"><a name="l04247"></a><span class="lineno"> 4247</span>&#160;<span class="preprocessor">#define RTC_TR_ST_Pos  (4U)</span></div>
<div class="line"><a name="l04248"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf3ae841c3e4f90face971c95f1228419"> 4248</a></span>&#160;<span class="preprocessor">#define RTC_TR_ST_Msk  (0x7U &lt;&lt; RTC_TR_ST_Pos) </span></div>
<div class="line"><a name="l04249"></a><span class="lineno"> 4249</span>&#160;<span class="preprocessor">#define RTC_TR_ST      RTC_TR_ST_Msk</span></div>
<div class="line"><a name="l04250"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf0a53dc60816e0790ba69eaff3e87cb0"> 4250</a></span>&#160;<span class="preprocessor">#define RTC_TR_ST_0    (0x1U &lt;&lt; RTC_TR_ST_Pos) </span></div>
<div class="line"><a name="l04251"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga948beb7166b70f1fa9e9148a8b6bd3f9"> 4251</a></span>&#160;<span class="preprocessor">#define RTC_TR_ST_1    (0x2U &lt;&lt; RTC_TR_ST_Pos) </span></div>
<div class="line"><a name="l04252"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4d5f0413990c26a5cf9a857d10243e9b"> 4252</a></span>&#160;<span class="preprocessor">#define RTC_TR_ST_2    (0x4U &lt;&lt; RTC_TR_ST_Pos) </span></div>
<div class="line"><a name="l04253"></a><span class="lineno"> 4253</span>&#160;<span class="preprocessor">#define RTC_TR_SU_Pos  (0U)</span></div>
<div class="line"><a name="l04254"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac65138b7d68cf4db6e391a5e3d31d4a5"> 4254</a></span>&#160;<span class="preprocessor">#define RTC_TR_SU_Msk  (0xFU &lt;&lt; RTC_TR_SU_Pos) </span></div>
<div class="line"><a name="l04255"></a><span class="lineno"> 4255</span>&#160;<span class="preprocessor">#define RTC_TR_SU      RTC_TR_SU_Msk</span></div>
<div class="line"><a name="l04256"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4132b0e9d72ff72df7e0062a1e081ca3"> 4256</a></span>&#160;<span class="preprocessor">#define RTC_TR_SU_0    (0x1U &lt;&lt; RTC_TR_SU_Pos) </span></div>
<div class="line"><a name="l04257"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6eef03c1de3719d801c970eec53e7500"> 4257</a></span>&#160;<span class="preprocessor">#define RTC_TR_SU_1    (0x2U &lt;&lt; RTC_TR_SU_Pos) </span></div>
<div class="line"><a name="l04258"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabbe7e738c8adaaf24f6faca467d6fde2"> 4258</a></span>&#160;<span class="preprocessor">#define RTC_TR_SU_2    (0x4U &lt;&lt; RTC_TR_SU_Pos) </span></div>
<div class="line"><a name="l04259"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab44e19720b6691f63ba4f0c38a1fd7f3"> 4259</a></span>&#160;<span class="preprocessor">#define RTC_TR_SU_3    (0x8U &lt;&lt; RTC_TR_SU_Pos) </span></div>
<div class="line"><a name="l04261"></a><span class="lineno"> 4261</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bits definition for RTC_DR register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04262"></a><span class="lineno"> 4262</span>&#160;<span class="preprocessor">#define RTC_DR_YT_Pos  (20U)</span></div>
<div class="line"><a name="l04263"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0ad13d2dbed87fd51194b4d7b080f759"> 4263</a></span>&#160;<span class="preprocessor">#define RTC_DR_YT_Msk  (0xFU &lt;&lt; RTC_DR_YT_Pos) </span></div>
<div class="line"><a name="l04264"></a><span class="lineno"> 4264</span>&#160;<span class="preprocessor">#define RTC_DR_YT      RTC_DR_YT_Msk</span></div>
<div class="line"><a name="l04265"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4a733698a85cc8f26d346ec8c61c7937"> 4265</a></span>&#160;<span class="preprocessor">#define RTC_DR_YT_0    (0x1U &lt;&lt; RTC_DR_YT_Pos) </span></div>
<div class="line"><a name="l04266"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa48c7c9f31a74b6d3b04443ce0414ce9"> 4266</a></span>&#160;<span class="preprocessor">#define RTC_DR_YT_1    (0x2U &lt;&lt; RTC_DR_YT_Pos) </span></div>
<div class="line"><a name="l04267"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5c15cd22daf2ef6f9ea6f7341897a435"> 4267</a></span>&#160;<span class="preprocessor">#define RTC_DR_YT_2    (0x4U &lt;&lt; RTC_DR_YT_Pos) </span></div>
<div class="line"><a name="l04268"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4e7cf7875d489f89d949178e0294d555"> 4268</a></span>&#160;<span class="preprocessor">#define RTC_DR_YT_3    (0x8U &lt;&lt; RTC_DR_YT_Pos) </span></div>
<div class="line"><a name="l04269"></a><span class="lineno"> 4269</span>&#160;<span class="preprocessor">#define RTC_DR_YU_Pos  (16U)</span></div>
<div class="line"><a name="l04270"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga261de093e10c99df510d650bea7b65bb"> 4270</a></span>&#160;<span class="preprocessor">#define RTC_DR_YU_Msk  (0xFU &lt;&lt; RTC_DR_YU_Pos) </span></div>
<div class="line"><a name="l04271"></a><span class="lineno"> 4271</span>&#160;<span class="preprocessor">#define RTC_DR_YU      RTC_DR_YU_Msk</span></div>
<div class="line"><a name="l04272"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaeda03e9857e9009b6212df5f97a5d09f"> 4272</a></span>&#160;<span class="preprocessor">#define RTC_DR_YU_0    (0x1U &lt;&lt; RTC_DR_YU_Pos) </span></div>
<div class="line"><a name="l04273"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gadb0b5f7684e31cb1665a848b91601249"> 4273</a></span>&#160;<span class="preprocessor">#define RTC_DR_YU_1    (0x2U &lt;&lt; RTC_DR_YU_Pos) </span></div>
<div class="line"><a name="l04274"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga01f200469dbc8159adc3b4f25375b601"> 4274</a></span>&#160;<span class="preprocessor">#define RTC_DR_YU_2    (0x4U &lt;&lt; RTC_DR_YU_Pos) </span></div>
<div class="line"><a name="l04275"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga592372ccddc93b10e81ed705c9c0f9bc"> 4275</a></span>&#160;<span class="preprocessor">#define RTC_DR_YU_3    (0x8U &lt;&lt; RTC_DR_YU_Pos) </span></div>
<div class="line"><a name="l04276"></a><span class="lineno"> 4276</span>&#160;<span class="preprocessor">#define RTC_DR_WDU_Pos (13U)</span></div>
<div class="line"><a name="l04277"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacaa60c7147ae02cf5d6e2ee2c87fb5e7"> 4277</a></span>&#160;<span class="preprocessor">#define RTC_DR_WDU_Msk (0x7U &lt;&lt; RTC_DR_WDU_Pos) </span></div>
<div class="line"><a name="l04278"></a><span class="lineno"> 4278</span>&#160;<span class="preprocessor">#define RTC_DR_WDU     RTC_DR_WDU_Msk</span></div>
<div class="line"><a name="l04279"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga30cb803b191670a41aea89a91e53fe61"> 4279</a></span>&#160;<span class="preprocessor">#define RTC_DR_WDU_0   (0x1U &lt;&lt; RTC_DR_WDU_Pos) </span></div>
<div class="line"><a name="l04280"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabd26d3601bf8b119af8f96a65a1de60e"> 4280</a></span>&#160;<span class="preprocessor">#define RTC_DR_WDU_1   (0x2U &lt;&lt; RTC_DR_WDU_Pos) </span></div>
<div class="line"><a name="l04281"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga77e907e5efced7628e9933e7cfb4cac6"> 4281</a></span>&#160;<span class="preprocessor">#define RTC_DR_WDU_2   (0x4U &lt;&lt; RTC_DR_WDU_Pos) </span></div>
<div class="line"><a name="l04282"></a><span class="lineno"> 4282</span>&#160;<span class="preprocessor">#define RTC_DR_MT_Pos  (12U)</span></div>
<div class="line"><a name="l04283"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5358d94c842b122b8bd260a855afb483"> 4283</a></span>&#160;<span class="preprocessor">#define RTC_DR_MT_Msk  (0x1U &lt;&lt; RTC_DR_MT_Pos) </span></div>
<div class="line"><a name="l04284"></a><span class="lineno"> 4284</span>&#160;<span class="preprocessor">#define RTC_DR_MT      RTC_DR_MT_Msk</span></div>
<div class="line"><a name="l04285"></a><span class="lineno"> 4285</span>&#160;<span class="preprocessor">#define RTC_DR_MU_Pos  (8U)</span></div>
<div class="line"><a name="l04286"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga614964ed52cb7da4ee76a0f3d16e57bb"> 4286</a></span>&#160;<span class="preprocessor">#define RTC_DR_MU_Msk  (0xFU &lt;&lt; RTC_DR_MU_Pos) </span></div>
<div class="line"><a name="l04287"></a><span class="lineno"> 4287</span>&#160;<span class="preprocessor">#define RTC_DR_MU      RTC_DR_MU_Msk</span></div>
<div class="line"><a name="l04288"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga54f64678df9fe08a2afd732c275ae7a0"> 4288</a></span>&#160;<span class="preprocessor">#define RTC_DR_MU_0    (0x1U &lt;&lt; RTC_DR_MU_Pos) </span></div>
<div class="line"><a name="l04289"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac7845ded502c4cc9faeeb6215955f6f1"> 4289</a></span>&#160;<span class="preprocessor">#define RTC_DR_MU_1    (0x2U &lt;&lt; RTC_DR_MU_Pos) </span></div>
<div class="line"><a name="l04290"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga47a14479cfe6791d300b9a556d158abe"> 4290</a></span>&#160;<span class="preprocessor">#define RTC_DR_MU_2    (0x4U &lt;&lt; RTC_DR_MU_Pos) </span></div>
<div class="line"><a name="l04291"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2a420b221dec229c053295c44bcac1b1"> 4291</a></span>&#160;<span class="preprocessor">#define RTC_DR_MU_3    (0x8U &lt;&lt; RTC_DR_MU_Pos) </span></div>
<div class="line"><a name="l04292"></a><span class="lineno"> 4292</span>&#160;<span class="preprocessor">#define RTC_DR_DT_Pos  (4U)</span></div>
<div class="line"><a name="l04293"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga47c3834615b1c186a5122c0735e03e09"> 4293</a></span>&#160;<span class="preprocessor">#define RTC_DR_DT_Msk  (0x3U &lt;&lt; RTC_DR_DT_Pos) </span></div>
<div class="line"><a name="l04294"></a><span class="lineno"> 4294</span>&#160;<span class="preprocessor">#define RTC_DR_DT      RTC_DR_DT_Msk</span></div>
<div class="line"><a name="l04295"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8823ee9be7a191912aeef8252517b8a6"> 4295</a></span>&#160;<span class="preprocessor">#define RTC_DR_DT_0    (0x1U &lt;&lt; RTC_DR_DT_Pos) </span></div>
<div class="line"><a name="l04296"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga546b218e45c1297e39a586204268cf9d"> 4296</a></span>&#160;<span class="preprocessor">#define RTC_DR_DT_1    (0x2U &lt;&lt; RTC_DR_DT_Pos) </span></div>
<div class="line"><a name="l04297"></a><span class="lineno"> 4297</span>&#160;<span class="preprocessor">#define RTC_DR_DU_Pos  (0U)</span></div>
<div class="line"><a name="l04298"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4549c0127eff71ac5e1e3b7ef07bf158"> 4298</a></span>&#160;<span class="preprocessor">#define RTC_DR_DU_Msk  (0xFU &lt;&lt; RTC_DR_DU_Pos) </span></div>
<div class="line"><a name="l04299"></a><span class="lineno"> 4299</span>&#160;<span class="preprocessor">#define RTC_DR_DU      RTC_DR_DU_Msk</span></div>
<div class="line"><a name="l04300"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0ffd9b610a0ba3f1caad707ff2fb0a3f"> 4300</a></span>&#160;<span class="preprocessor">#define RTC_DR_DU_0    (0x1U &lt;&lt; RTC_DR_DU_Pos) </span></div>
<div class="line"><a name="l04301"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga79b5d9f674be2ecf85c964da6ac0a2a4"> 4301</a></span>&#160;<span class="preprocessor">#define RTC_DR_DU_1    (0x2U &lt;&lt; RTC_DR_DU_Pos) </span></div>
<div class="line"><a name="l04302"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1668f84ec4ddec10f6bcff65983df05b"> 4302</a></span>&#160;<span class="preprocessor">#define RTC_DR_DU_2    (0x4U &lt;&lt; RTC_DR_DU_Pos) </span></div>
<div class="line"><a name="l04303"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad54e249241aebdda778618f35dce9f66"> 4303</a></span>&#160;<span class="preprocessor">#define RTC_DR_DU_3    (0x8U &lt;&lt; RTC_DR_DU_Pos) </span></div>
<div class="line"><a name="l04305"></a><span class="lineno"> 4305</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bits definition for RTC_CR register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04306"></a><span class="lineno"> 4306</span>&#160;<span class="preprocessor">#define RTC_CR_COE_Pos     (23U)</span></div>
<div class="line"><a name="l04307"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga35471924ed2a9a83b6af8bd8e2251f8b"> 4307</a></span>&#160;<span class="preprocessor">#define RTC_CR_COE_Msk     (0x1U &lt;&lt; RTC_CR_COE_Pos) </span></div>
<div class="line"><a name="l04308"></a><span class="lineno"> 4308</span>&#160;<span class="preprocessor">#define RTC_CR_COE         RTC_CR_COE_Msk</span></div>
<div class="line"><a name="l04309"></a><span class="lineno"> 4309</span>&#160;<span class="preprocessor">#define RTC_CR_OSEL_Pos    (21U)</span></div>
<div class="line"><a name="l04310"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaeb684c910bd8e726378e0b51732f952f"> 4310</a></span>&#160;<span class="preprocessor">#define RTC_CR_OSEL_Msk    (0x3U &lt;&lt; RTC_CR_OSEL_Pos) </span></div>
<div class="line"><a name="l04311"></a><span class="lineno"> 4311</span>&#160;<span class="preprocessor">#define RTC_CR_OSEL        RTC_CR_OSEL_Msk</span></div>
<div class="line"><a name="l04312"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabe506838823e3b172a9ed4a3fec7321a"> 4312</a></span>&#160;<span class="preprocessor">#define RTC_CR_OSEL_0      (0x1U &lt;&lt; RTC_CR_OSEL_Pos) </span></div>
<div class="line"><a name="l04313"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga15fb33aaad62c71bbba2f96652eefb8c"> 4313</a></span>&#160;<span class="preprocessor">#define RTC_CR_OSEL_1      (0x2U &lt;&lt; RTC_CR_OSEL_Pos) </span></div>
<div class="line"><a name="l04314"></a><span class="lineno"> 4314</span>&#160;<span class="preprocessor">#define RTC_CR_POL_Pos     (20U)</span></div>
<div class="line"><a name="l04315"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga717b2d78f96be49ba9d262f3a0eb09e4"> 4315</a></span>&#160;<span class="preprocessor">#define RTC_CR_POL_Msk     (0x1U &lt;&lt; RTC_CR_POL_Pos) </span></div>
<div class="line"><a name="l04316"></a><span class="lineno"> 4316</span>&#160;<span class="preprocessor">#define RTC_CR_POL         RTC_CR_POL_Msk</span></div>
<div class="line"><a name="l04317"></a><span class="lineno"> 4317</span>&#160;<span class="preprocessor">#define RTC_CR_COSEL_Pos   (19U)</span></div>
<div class="line"><a name="l04318"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad8dc824636e99382fcd50b39a6fce8dc"> 4318</a></span>&#160;<span class="preprocessor">#define RTC_CR_COSEL_Msk   (0x1U &lt;&lt; RTC_CR_COSEL_Pos) </span></div>
<div class="line"><a name="l04319"></a><span class="lineno"> 4319</span>&#160;<span class="preprocessor">#define RTC_CR_COSEL       RTC_CR_COSEL_Msk</span></div>
<div class="line"><a name="l04320"></a><span class="lineno"> 4320</span>&#160;<span class="preprocessor">#define RTC_CR_BKP_Pos     (18U)</span></div>
<div class="line"><a name="l04321"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3675c7d64de46ab9f1cf279d7abaffe2"> 4321</a></span>&#160;<span class="preprocessor">#define RTC_CR_BKP_Msk     (0x1U &lt;&lt; RTC_CR_BKP_Pos) </span></div>
<div class="line"><a name="l04322"></a><span class="lineno"> 4322</span>&#160;<span class="preprocessor">#define RTC_CR_BKP         RTC_CR_BKP_Msk</span></div>
<div class="line"><a name="l04323"></a><span class="lineno"> 4323</span>&#160;<span class="preprocessor">#define RTC_CR_SUB1H_Pos   (17U)</span></div>
<div class="line"><a name="l04324"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga62402c843252c70670b4b6c9ffec5880"> 4324</a></span>&#160;<span class="preprocessor">#define RTC_CR_SUB1H_Msk   (0x1U &lt;&lt; RTC_CR_SUB1H_Pos) </span></div>
<div class="line"><a name="l04325"></a><span class="lineno"> 4325</span>&#160;<span class="preprocessor">#define RTC_CR_SUB1H       RTC_CR_SUB1H_Msk</span></div>
<div class="line"><a name="l04326"></a><span class="lineno"> 4326</span>&#160;<span class="preprocessor">#define RTC_CR_ADD1H_Pos   (16U)</span></div>
<div class="line"><a name="l04327"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga01aac32ee74fbafd54de75ee53bf1417"> 4327</a></span>&#160;<span class="preprocessor">#define RTC_CR_ADD1H_Msk   (0x1U &lt;&lt; RTC_CR_ADD1H_Pos) </span></div>
<div class="line"><a name="l04328"></a><span class="lineno"> 4328</span>&#160;<span class="preprocessor">#define RTC_CR_ADD1H       RTC_CR_ADD1H_Msk</span></div>
<div class="line"><a name="l04329"></a><span class="lineno"> 4329</span>&#160;<span class="preprocessor">#define RTC_CR_TSIE_Pos    (15U)</span></div>
<div class="line"><a name="l04330"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4b81fdfb0dbd9719e0eee7b39450bb31"> 4330</a></span>&#160;<span class="preprocessor">#define RTC_CR_TSIE_Msk    (0x1U &lt;&lt; RTC_CR_TSIE_Pos) </span></div>
<div class="line"><a name="l04331"></a><span class="lineno"> 4331</span>&#160;<span class="preprocessor">#define RTC_CR_TSIE        RTC_CR_TSIE_Msk</span></div>
<div class="line"><a name="l04332"></a><span class="lineno"> 4332</span>&#160;<span class="preprocessor">#define RTC_CR_ALRAIE_Pos  (12U)</span></div>
<div class="line"><a name="l04333"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0efcbd64f981117d73fe6d631c48f45e"> 4333</a></span>&#160;<span class="preprocessor">#define RTC_CR_ALRAIE_Msk  (0x1U &lt;&lt; RTC_CR_ALRAIE_Pos) </span></div>
<div class="line"><a name="l04334"></a><span class="lineno"> 4334</span>&#160;<span class="preprocessor">#define RTC_CR_ALRAIE      RTC_CR_ALRAIE_Msk</span></div>
<div class="line"><a name="l04335"></a><span class="lineno"> 4335</span>&#160;<span class="preprocessor">#define RTC_CR_TSE_Pos     (11U)</span></div>
<div class="line"><a name="l04336"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab2675d723ea5e54a4e6a7c7bd975efcc"> 4336</a></span>&#160;<span class="preprocessor">#define RTC_CR_TSE_Msk     (0x1U &lt;&lt; RTC_CR_TSE_Pos) </span></div>
<div class="line"><a name="l04337"></a><span class="lineno"> 4337</span>&#160;<span class="preprocessor">#define RTC_CR_TSE         RTC_CR_TSE_Msk</span></div>
<div class="line"><a name="l04338"></a><span class="lineno"> 4338</span>&#160;<span class="preprocessor">#define RTC_CR_ALRAE_Pos   (8U)</span></div>
<div class="line"><a name="l04339"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1adc6f86be463291c228b8a2bd3cfa40"> 4339</a></span>&#160;<span class="preprocessor">#define RTC_CR_ALRAE_Msk   (0x1U &lt;&lt; RTC_CR_ALRAE_Pos) </span></div>
<div class="line"><a name="l04340"></a><span class="lineno"> 4340</span>&#160;<span class="preprocessor">#define RTC_CR_ALRAE       RTC_CR_ALRAE_Msk</span></div>
<div class="line"><a name="l04341"></a><span class="lineno"> 4341</span>&#160;<span class="preprocessor">#define RTC_CR_FMT_Pos     (6U)</span></div>
<div class="line"><a name="l04342"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6634873135b509b3a483abcbd1e0f347"> 4342</a></span>&#160;<span class="preprocessor">#define RTC_CR_FMT_Msk     (0x1U &lt;&lt; RTC_CR_FMT_Pos) </span></div>
<div class="line"><a name="l04343"></a><span class="lineno"> 4343</span>&#160;<span class="preprocessor">#define RTC_CR_FMT         RTC_CR_FMT_Msk</span></div>
<div class="line"><a name="l04344"></a><span class="lineno"> 4344</span>&#160;<span class="preprocessor">#define RTC_CR_BYPSHAD_Pos (5U)</span></div>
<div class="line"><a name="l04345"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga93e690c1dc87dff6f36fea71cf6bb57c"> 4345</a></span>&#160;<span class="preprocessor">#define RTC_CR_BYPSHAD_Msk (0x1U &lt;&lt; RTC_CR_BYPSHAD_Pos) </span></div>
<div class="line"><a name="l04346"></a><span class="lineno"> 4346</span>&#160;<span class="preprocessor">#define RTC_CR_BYPSHAD     RTC_CR_BYPSHAD_Msk</span></div>
<div class="line"><a name="l04347"></a><span class="lineno"> 4347</span>&#160;<span class="preprocessor">#define RTC_CR_REFCKON_Pos (4U)</span></div>
<div class="line"><a name="l04348"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabd611d89bc17e379525602d5ea3a7d54"> 4348</a></span>&#160;<span class="preprocessor">#define RTC_CR_REFCKON_Msk (0x1U &lt;&lt; RTC_CR_REFCKON_Pos) </span></div>
<div class="line"><a name="l04349"></a><span class="lineno"> 4349</span>&#160;<span class="preprocessor">#define RTC_CR_REFCKON     RTC_CR_REFCKON_Msk</span></div>
<div class="line"><a name="l04350"></a><span class="lineno"> 4350</span>&#160;<span class="preprocessor">#define RTC_CR_TSEDGE_Pos  (3U)</span></div>
<div class="line"><a name="l04351"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3ea0c6b68ad8797d97693cbc7fe76d8e"> 4351</a></span>&#160;<span class="preprocessor">#define RTC_CR_TSEDGE_Msk  (0x1U &lt;&lt; RTC_CR_TSEDGE_Pos) </span></div>
<div class="line"><a name="l04352"></a><span class="lineno"> 4352</span>&#160;<span class="preprocessor">#define RTC_CR_TSEDGE      RTC_CR_TSEDGE_Msk</span></div>
<div class="line"><a name="l04353"></a><span class="lineno"> 4353</span>&#160; </div>
<div class="line"><a name="l04354"></a><span class="lineno"> 4354</span>&#160;<span class="comment">/* Legacy defines */</span></div>
<div class="line"><a name="l04355"></a><span class="lineno"> 4355</span>&#160;<span class="preprocessor">#define RTC_CR_BCK_Pos RTC_CR_BKP_Pos</span></div>
<div class="line"><a name="l04356"></a><span class="lineno"> 4356</span>&#160;<span class="preprocessor">#define RTC_CR_BCK_Msk RTC_CR_BKP_Msk</span></div>
<div class="line"><a name="l04357"></a><span class="lineno"> 4357</span>&#160;<span class="preprocessor">#define RTC_CR_BCK     RTC_CR_BKP</span></div>
<div class="line"><a name="l04358"></a><span class="lineno"> 4358</span>&#160; </div>
<div class="line"><a name="l04359"></a><span class="lineno"> 4359</span>&#160;<span class="comment">/********************  Bits definition for RTC_ISR register  *****************/</span></div>
<div class="line"><a name="l04360"></a><span class="lineno"> 4360</span>&#160;<span class="preprocessor">#define RTC_ISR_RECALPF_Pos (16U)</span></div>
<div class="line"><a name="l04361"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8ab18f49ac6ab32322ebb58131a456ea"> 4361</a></span>&#160;<span class="preprocessor">#define RTC_ISR_RECALPF_Msk (0x1U &lt;&lt; RTC_ISR_RECALPF_Pos) </span></div>
<div class="line"><a name="l04362"></a><span class="lineno"> 4362</span>&#160;<span class="preprocessor">#define RTC_ISR_RECALPF     RTC_ISR_RECALPF_Msk</span></div>
<div class="line"><a name="l04363"></a><span class="lineno"> 4363</span>&#160;<span class="preprocessor">#define RTC_ISR_TAMP2F_Pos  (14U)</span></div>
<div class="line"><a name="l04364"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga436cbba9b17ad91735e876596c8a6914"> 4364</a></span>&#160;<span class="preprocessor">#define RTC_ISR_TAMP2F_Msk  (0x1U &lt;&lt; RTC_ISR_TAMP2F_Pos) </span></div>
<div class="line"><a name="l04365"></a><span class="lineno"> 4365</span>&#160;<span class="preprocessor">#define RTC_ISR_TAMP2F      RTC_ISR_TAMP2F_Msk</span></div>
<div class="line"><a name="l04366"></a><span class="lineno"> 4366</span>&#160;<span class="preprocessor">#define RTC_ISR_TAMP1F_Pos  (13U)</span></div>
<div class="line"><a name="l04367"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga84bbb84dba6aef26a16b2410c3a3ec5d"> 4367</a></span>&#160;<span class="preprocessor">#define RTC_ISR_TAMP1F_Msk  (0x1U &lt;&lt; RTC_ISR_TAMP1F_Pos) </span></div>
<div class="line"><a name="l04368"></a><span class="lineno"> 4368</span>&#160;<span class="preprocessor">#define RTC_ISR_TAMP1F      RTC_ISR_TAMP1F_Msk</span></div>
<div class="line"><a name="l04369"></a><span class="lineno"> 4369</span>&#160;<span class="preprocessor">#define RTC_ISR_TSOVF_Pos   (12U)</span></div>
<div class="line"><a name="l04370"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1a44c6cf950526be3f768c9175e3e62e"> 4370</a></span>&#160;<span class="preprocessor">#define RTC_ISR_TSOVF_Msk   (0x1U &lt;&lt; RTC_ISR_TSOVF_Pos) </span></div>
<div class="line"><a name="l04371"></a><span class="lineno"> 4371</span>&#160;<span class="preprocessor">#define RTC_ISR_TSOVF       RTC_ISR_TSOVF_Msk</span></div>
<div class="line"><a name="l04372"></a><span class="lineno"> 4372</span>&#160;<span class="preprocessor">#define RTC_ISR_TSF_Pos     (11U)</span></div>
<div class="line"><a name="l04373"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8f5151d79a2761d423ddbc0b6c3cca1f"> 4373</a></span>&#160;<span class="preprocessor">#define RTC_ISR_TSF_Msk     (0x1U &lt;&lt; RTC_ISR_TSF_Pos) </span></div>
<div class="line"><a name="l04374"></a><span class="lineno"> 4374</span>&#160;<span class="preprocessor">#define RTC_ISR_TSF         RTC_ISR_TSF_Msk</span></div>
<div class="line"><a name="l04375"></a><span class="lineno"> 4375</span>&#160;<span class="preprocessor">#define RTC_ISR_ALRAF_Pos   (8U)</span></div>
<div class="line"><a name="l04376"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf5aeb3a57686a3bca74ebce43559161e"> 4376</a></span>&#160;<span class="preprocessor">#define RTC_ISR_ALRAF_Msk   (0x1U &lt;&lt; RTC_ISR_ALRAF_Pos) </span></div>
<div class="line"><a name="l04377"></a><span class="lineno"> 4377</span>&#160;<span class="preprocessor">#define RTC_ISR_ALRAF       RTC_ISR_ALRAF_Msk</span></div>
<div class="line"><a name="l04378"></a><span class="lineno"> 4378</span>&#160;<span class="preprocessor">#define RTC_ISR_INIT_Pos    (7U)</span></div>
<div class="line"><a name="l04379"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae5e864e670cc4643c1e65b21da150c74"> 4379</a></span>&#160;<span class="preprocessor">#define RTC_ISR_INIT_Msk    (0x1U &lt;&lt; RTC_ISR_INIT_Pos) </span></div>
<div class="line"><a name="l04380"></a><span class="lineno"> 4380</span>&#160;<span class="preprocessor">#define RTC_ISR_INIT        RTC_ISR_INIT_Msk</span></div>
<div class="line"><a name="l04381"></a><span class="lineno"> 4381</span>&#160;<span class="preprocessor">#define RTC_ISR_INITF_Pos   (6U)</span></div>
<div class="line"><a name="l04382"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6a29ce1f3e261024726679c17f42a9b1"> 4382</a></span>&#160;<span class="preprocessor">#define RTC_ISR_INITF_Msk   (0x1U &lt;&lt; RTC_ISR_INITF_Pos) </span></div>
<div class="line"><a name="l04383"></a><span class="lineno"> 4383</span>&#160;<span class="preprocessor">#define RTC_ISR_INITF       RTC_ISR_INITF_Msk</span></div>
<div class="line"><a name="l04384"></a><span class="lineno"> 4384</span>&#160;<span class="preprocessor">#define RTC_ISR_RSF_Pos     (5U)</span></div>
<div class="line"><a name="l04385"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3f87ecd7737391a4ff0c236a17dbfd32"> 4385</a></span>&#160;<span class="preprocessor">#define RTC_ISR_RSF_Msk     (0x1U &lt;&lt; RTC_ISR_RSF_Pos) </span></div>
<div class="line"><a name="l04386"></a><span class="lineno"> 4386</span>&#160;<span class="preprocessor">#define RTC_ISR_RSF         RTC_ISR_RSF_Msk</span></div>
<div class="line"><a name="l04387"></a><span class="lineno"> 4387</span>&#160;<span class="preprocessor">#define RTC_ISR_INITS_Pos   (4U)</span></div>
<div class="line"><a name="l04388"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga25131777233cef2dfffdc178667559e4"> 4388</a></span>&#160;<span class="preprocessor">#define RTC_ISR_INITS_Msk   (0x1U &lt;&lt; RTC_ISR_INITS_Pos) </span></div>
<div class="line"><a name="l04389"></a><span class="lineno"> 4389</span>&#160;<span class="preprocessor">#define RTC_ISR_INITS       RTC_ISR_INITS_Msk</span></div>
<div class="line"><a name="l04390"></a><span class="lineno"> 4390</span>&#160;<span class="preprocessor">#define RTC_ISR_SHPF_Pos    (3U)</span></div>
<div class="line"><a name="l04391"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga36cc41c7b626c5047f97fac12337395d"> 4391</a></span>&#160;<span class="preprocessor">#define RTC_ISR_SHPF_Msk    (0x1U &lt;&lt; RTC_ISR_SHPF_Pos) </span></div>
<div class="line"><a name="l04392"></a><span class="lineno"> 4392</span>&#160;<span class="preprocessor">#define RTC_ISR_SHPF        RTC_ISR_SHPF_Msk</span></div>
<div class="line"><a name="l04393"></a><span class="lineno"> 4393</span>&#160;<span class="preprocessor">#define RTC_ISR_ALRAWF_Pos  (0U)</span></div>
<div class="line"><a name="l04394"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac4d96dae4fdd343fe6e9ebc7c5f7d80d"> 4394</a></span>&#160;<span class="preprocessor">#define RTC_ISR_ALRAWF_Msk  (0x1U &lt;&lt; RTC_ISR_ALRAWF_Pos) </span></div>
<div class="line"><a name="l04395"></a><span class="lineno"> 4395</span>&#160;<span class="preprocessor">#define RTC_ISR_ALRAWF      RTC_ISR_ALRAWF_Msk</span></div>
<div class="line"><a name="l04396"></a><span class="lineno"> 4396</span>&#160; </div>
<div class="line"><a name="l04397"></a><span class="lineno"> 4397</span>&#160;<span class="comment">/********************  Bits definition for RTC_PRER register  ****************/</span></div>
<div class="line"><a name="l04398"></a><span class="lineno"> 4398</span>&#160;<span class="preprocessor">#define RTC_PRER_PREDIV_A_Pos (16U)</span></div>
<div class="line"><a name="l04399"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2f883861bb963a097885c5773f3c0b15"> 4399</a></span>&#160;<span class="preprocessor">#define RTC_PRER_PREDIV_A_Msk \</span></div>
<div class="line"><a name="l04400"></a><span class="lineno"> 4400</span>&#160;<span class="preprocessor">    (0x7FU &lt;&lt; RTC_PRER_PREDIV_A_Pos) </span></div>
<div class="line"><a name="l04401"></a><span class="lineno"> 4401</span>&#160;<span class="preprocessor">#define RTC_PRER_PREDIV_A     RTC_PRER_PREDIV_A_Msk</span></div>
<div class="line"><a name="l04402"></a><span class="lineno"> 4402</span>&#160;<span class="preprocessor">#define RTC_PRER_PREDIV_S_Pos (0U)</span></div>
<div class="line"><a name="l04403"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga776acde6c1789c37371eb440492825ab"> 4403</a></span>&#160;<span class="preprocessor">#define RTC_PRER_PREDIV_S_Msk \</span></div>
<div class="line"><a name="l04404"></a><span class="lineno"> 4404</span>&#160;<span class="preprocessor">    (0x7FFFU &lt;&lt; RTC_PRER_PREDIV_S_Pos) </span></div>
<div class="line"><a name="l04405"></a><span class="lineno"> 4405</span>&#160;<span class="preprocessor">#define RTC_PRER_PREDIV_S RTC_PRER_PREDIV_S_Msk</span></div>
<div class="line"><a name="l04406"></a><span class="lineno"> 4406</span>&#160; </div>
<div class="line"><a name="l04407"></a><span class="lineno"> 4407</span>&#160;<span class="comment">/********************  Bits definition for RTC_ALRMAR register  **************/</span></div>
<div class="line"><a name="l04408"></a><span class="lineno"> 4408</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK4_Pos  (31U)</span></div>
<div class="line"><a name="l04409"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4ade8f686276ed4761f3741cd928b500"> 4409</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK4_Msk  (0x1U &lt;&lt; RTC_ALRMAR_MSK4_Pos) </span></div>
<div class="line"><a name="l04410"></a><span class="lineno"> 4410</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK4      RTC_ALRMAR_MSK4_Msk</span></div>
<div class="line"><a name="l04411"></a><span class="lineno"> 4411</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_WDSEL_Pos (30U)</span></div>
<div class="line"><a name="l04412"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaccf0424c522933862730917c9c79f81b"> 4412</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_WDSEL_Msk (0x1U &lt;&lt; RTC_ALRMAR_WDSEL_Pos) </span></div>
<div class="line"><a name="l04413"></a><span class="lineno"> 4413</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_WDSEL     RTC_ALRMAR_WDSEL_Msk</span></div>
<div class="line"><a name="l04414"></a><span class="lineno"> 4414</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DT_Pos    (28U)</span></div>
<div class="line"><a name="l04415"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5b864018e7de62c954d6fff34bde926f"> 4415</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DT_Msk    (0x3U &lt;&lt; RTC_ALRMAR_DT_Pos) </span></div>
<div class="line"><a name="l04416"></a><span class="lineno"> 4416</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DT        RTC_ALRMAR_DT_Msk</span></div>
<div class="line"><a name="l04417"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0cb880cece843ba5314120abcf14e9fc"> 4417</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DT_0      (0x1U &lt;&lt; RTC_ALRMAR_DT_Pos) </span></div>
<div class="line"><a name="l04418"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6e2e76ce2645d0c9d2587d4172edcd58"> 4418</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DT_1      (0x2U &lt;&lt; RTC_ALRMAR_DT_Pos) </span></div>
<div class="line"><a name="l04419"></a><span class="lineno"> 4419</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DU_Pos    (24U)</span></div>
<div class="line"><a name="l04420"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6f818fa2666247ad93611752020097b1"> 4420</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DU_Msk    (0xFU &lt;&lt; RTC_ALRMAR_DU_Pos) </span></div>
<div class="line"><a name="l04421"></a><span class="lineno"> 4421</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DU        RTC_ALRMAR_DU_Msk</span></div>
<div class="line"><a name="l04422"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga687a85ed4e7623bdb60196f706ab62e9"> 4422</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DU_0      (0x1U &lt;&lt; RTC_ALRMAR_DU_Pos) </span></div>
<div class="line"><a name="l04423"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8d2ec65de047fdece20083f030cc6cfd"> 4423</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DU_1      (0x2U &lt;&lt; RTC_ALRMAR_DU_Pos) </span></div>
<div class="line"><a name="l04424"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaeb0050d5e8d64e4f684e325446ea173a"> 4424</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DU_2      (0x4U &lt;&lt; RTC_ALRMAR_DU_Pos) </span></div>
<div class="line"><a name="l04425"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga79a55db963d0707fc0ae14bffc51c297"> 4425</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DU_3      (0x8U &lt;&lt; RTC_ALRMAR_DU_Pos) </span></div>
<div class="line"><a name="l04426"></a><span class="lineno"> 4426</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK3_Pos  (23U)</span></div>
<div class="line"><a name="l04427"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9b72eca3af2788a6df2aab8efdf48c7e"> 4427</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK3_Msk  (0x1U &lt;&lt; RTC_ALRMAR_MSK3_Pos) </span></div>
<div class="line"><a name="l04428"></a><span class="lineno"> 4428</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK3      RTC_ALRMAR_MSK3_Msk</span></div>
<div class="line"><a name="l04429"></a><span class="lineno"> 4429</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_PM_Pos    (22U)</span></div>
<div class="line"><a name="l04430"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1ed4ff622a2ac83edfaadc596995c61a"> 4430</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_PM_Msk    (0x1U &lt;&lt; RTC_ALRMAR_PM_Pos) </span></div>
<div class="line"><a name="l04431"></a><span class="lineno"> 4431</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_PM        RTC_ALRMAR_PM_Msk</span></div>
<div class="line"><a name="l04432"></a><span class="lineno"> 4432</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HT_Pos    (20U)</span></div>
<div class="line"><a name="l04433"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacfbc262cd63d3a1c5cdf4937cc57ec37"> 4433</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HT_Msk    (0x3U &lt;&lt; RTC_ALRMAR_HT_Pos) </span></div>
<div class="line"><a name="l04434"></a><span class="lineno"> 4434</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HT        RTC_ALRMAR_HT_Msk</span></div>
<div class="line"><a name="l04435"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4165b904cdf6bdf4ed6c892d73953453"> 4435</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HT_0      (0x1U &lt;&lt; RTC_ALRMAR_HT_Pos) </span></div>
<div class="line"><a name="l04436"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab50f98903ad0183c52c40375d45d4d77"> 4436</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HT_1      (0x2U &lt;&lt; RTC_ALRMAR_HT_Pos) </span></div>
<div class="line"><a name="l04437"></a><span class="lineno"> 4437</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HU_Pos    (16U)</span></div>
<div class="line"><a name="l04438"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0d3da70f04ca3c7c2f90ee0d0d3c9201"> 4438</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HU_Msk    (0xFU &lt;&lt; RTC_ALRMAR_HU_Pos) </span></div>
<div class="line"><a name="l04439"></a><span class="lineno"> 4439</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HU        RTC_ALRMAR_HU_Msk</span></div>
<div class="line"><a name="l04440"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga756c2c137f6d1f89bba95347245b014c"> 4440</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HU_0      (0x1U &lt;&lt; RTC_ALRMAR_HU_Pos) </span></div>
<div class="line"><a name="l04441"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2068b4116fca73a63b1c98f51902acef"> 4441</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HU_1      (0x2U &lt;&lt; RTC_ALRMAR_HU_Pos) </span></div>
<div class="line"><a name="l04442"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab7642e83ff425a1fe2695d1100ce7c35"> 4442</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HU_2      (0x4U &lt;&lt; RTC_ALRMAR_HU_Pos) </span></div>
<div class="line"><a name="l04443"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9f516916142b3ea6110619e8dc600d2a"> 4443</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HU_3      (0x8U &lt;&lt; RTC_ALRMAR_HU_Pos) </span></div>
<div class="line"><a name="l04444"></a><span class="lineno"> 4444</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK2_Pos  (15U)</span></div>
<div class="line"><a name="l04445"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabe0fda62acb0b820b859291e4b45e409"> 4445</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK2_Msk  (0x1U &lt;&lt; RTC_ALRMAR_MSK2_Pos) </span></div>
<div class="line"><a name="l04446"></a><span class="lineno"> 4446</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK2      RTC_ALRMAR_MSK2_Msk</span></div>
<div class="line"><a name="l04447"></a><span class="lineno"> 4447</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNT_Pos   (12U)</span></div>
<div class="line"><a name="l04448"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac320cc91348b22f3e5c0d6106594c09e"> 4448</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNT_Msk   (0x7U &lt;&lt; RTC_ALRMAR_MNT_Pos) </span></div>
<div class="line"><a name="l04449"></a><span class="lineno"> 4449</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNT       RTC_ALRMAR_MNT_Msk</span></div>
<div class="line"><a name="l04450"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0dab36fbc475b7ec4442020f159601c6"> 4450</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNT_0     (0x1U &lt;&lt; RTC_ALRMAR_MNT_Pos) </span></div>
<div class="line"><a name="l04451"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6782f11cc7f8edf401dec2ff436d7968"> 4451</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNT_1     (0x2U &lt;&lt; RTC_ALRMAR_MNT_Pos) </span></div>
<div class="line"><a name="l04452"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf766f39637efe114b38a1aceb352328d"> 4452</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNT_2     (0x4U &lt;&lt; RTC_ALRMAR_MNT_Pos) </span></div>
<div class="line"><a name="l04453"></a><span class="lineno"> 4453</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNU_Pos   (8U)</span></div>
<div class="line"><a name="l04454"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac05e67cdb4da1882dd5b8f5a8fe51bb2"> 4454</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNU_Msk   (0xFU &lt;&lt; RTC_ALRMAR_MNU_Pos) </span></div>
<div class="line"><a name="l04455"></a><span class="lineno"> 4455</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNU       RTC_ALRMAR_MNU_Msk</span></div>
<div class="line"><a name="l04456"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaeb5ead84647f92b0d1efcf8decb0dd8f"> 4456</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNU_0     (0x1U &lt;&lt; RTC_ALRMAR_MNU_Pos) </span></div>
<div class="line"><a name="l04457"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga656311cb5632dbc9b4fb5dd2288a6e66"> 4457</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNU_1     (0x2U &lt;&lt; RTC_ALRMAR_MNU_Pos) </span></div>
<div class="line"><a name="l04458"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gadc164d7ff70842858281cfaff5f29374"> 4458</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNU_2     (0x4U &lt;&lt; RTC_ALRMAR_MNU_Pos) </span></div>
<div class="line"><a name="l04459"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4e1199b4140613e8a1dbe283dd89c772"> 4459</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNU_3     (0x8U &lt;&lt; RTC_ALRMAR_MNU_Pos) </span></div>
<div class="line"><a name="l04460"></a><span class="lineno"> 4460</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK1_Pos  (7U)</span></div>
<div class="line"><a name="l04461"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga838b33a3595df6fe68152bb31f812beb"> 4461</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK1_Msk  (0x1U &lt;&lt; RTC_ALRMAR_MSK1_Pos) </span></div>
<div class="line"><a name="l04462"></a><span class="lineno"> 4462</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK1      RTC_ALRMAR_MSK1_Msk</span></div>
<div class="line"><a name="l04463"></a><span class="lineno"> 4463</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_ST_Pos    (4U)</span></div>
<div class="line"><a name="l04464"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5f558ae0134c82f7f64c31a4d8bb33f0"> 4464</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_ST_Msk    (0x7U &lt;&lt; RTC_ALRMAR_ST_Pos) </span></div>
<div class="line"><a name="l04465"></a><span class="lineno"> 4465</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_ST        RTC_ALRMAR_ST_Msk</span></div>
<div class="line"><a name="l04466"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaae5c1ad41702da26788f5ef52c0d05ca"> 4466</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_ST_0      (0x1U &lt;&lt; RTC_ALRMAR_ST_Pos) </span></div>
<div class="line"><a name="l04467"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2e771d8055c52a1186d3f47dd567457a"> 4467</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_ST_1      (0x2U &lt;&lt; RTC_ALRMAR_ST_Pos) </span></div>
<div class="line"><a name="l04468"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7fdfe4a92c7ab0c326dc9f2638318f97"> 4468</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_ST_2      (0x4U &lt;&lt; RTC_ALRMAR_ST_Pos) </span></div>
<div class="line"><a name="l04469"></a><span class="lineno"> 4469</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_SU_Pos    (0U)</span></div>
<div class="line"><a name="l04470"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga37bf69143ae7921782d1baa390c1c866"> 4470</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_SU_Msk    (0xFU &lt;&lt; RTC_ALRMAR_SU_Pos) </span></div>
<div class="line"><a name="l04471"></a><span class="lineno"> 4471</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_SU        RTC_ALRMAR_SU_Msk</span></div>
<div class="line"><a name="l04472"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaaaf99585af681202a201178f8156dffe"> 4472</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_SU_0      (0x1U &lt;&lt; RTC_ALRMAR_SU_Pos) </span></div>
<div class="line"><a name="l04473"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9d7edbd0609415ca3a328f8498c4a63c"> 4473</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_SU_1      (0x2U &lt;&lt; RTC_ALRMAR_SU_Pos) </span></div>
<div class="line"><a name="l04474"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga485a8c274aa56f705dc1363484d7085f"> 4474</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_SU_2      (0x4U &lt;&lt; RTC_ALRMAR_SU_Pos) </span></div>
<div class="line"><a name="l04475"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad9d41833996dbd77a0bfbcd9889957a2"> 4475</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_SU_3      (0x8U &lt;&lt; RTC_ALRMAR_SU_Pos) </span></div>
<div class="line"><a name="l04477"></a><span class="lineno"> 4477</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bits definition for RTC_WPR register  *****************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04478"></a><span class="lineno"> 4478</span>&#160;<span class="preprocessor">#define RTC_WPR_KEY_Pos (0U)</span></div>
<div class="line"><a name="l04479"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga81983eda15eb251ae9e94a8290450cb1"> 4479</a></span>&#160;<span class="preprocessor">#define RTC_WPR_KEY_Msk (0xFFU &lt;&lt; RTC_WPR_KEY_Pos) </span></div>
<div class="line"><a name="l04480"></a><span class="lineno"> 4480</span>&#160;<span class="preprocessor">#define RTC_WPR_KEY     RTC_WPR_KEY_Msk</span></div>
<div class="line"><a name="l04481"></a><span class="lineno"> 4481</span>&#160; </div>
<div class="line"><a name="l04482"></a><span class="lineno"> 4482</span>&#160;<span class="comment">/********************  Bits definition for RTC_SSR register  *****************/</span></div>
<div class="line"><a name="l04483"></a><span class="lineno"> 4483</span>&#160;<span class="preprocessor">#define RTC_SSR_SS_Pos (0U)</span></div>
<div class="line"><a name="l04484"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7e04530ca01c9863f847c09f51f64304"> 4484</a></span>&#160;<span class="preprocessor">#define RTC_SSR_SS_Msk (0xFFFFU &lt;&lt; RTC_SSR_SS_Pos) </span></div>
<div class="line"><a name="l04485"></a><span class="lineno"> 4485</span>&#160;<span class="preprocessor">#define RTC_SSR_SS     RTC_SSR_SS_Msk</span></div>
<div class="line"><a name="l04486"></a><span class="lineno"> 4486</span>&#160; </div>
<div class="line"><a name="l04487"></a><span class="lineno"> 4487</span>&#160;<span class="comment">/********************  Bits definition for RTC_SHIFTR register  **************/</span></div>
<div class="line"><a name="l04488"></a><span class="lineno"> 4488</span>&#160;<span class="preprocessor">#define RTC_SHIFTR_SUBFS_Pos (0U)</span></div>
<div class="line"><a name="l04489"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga58c15ddd7f663060a1e540ded10aab86"> 4489</a></span>&#160;<span class="preprocessor">#define RTC_SHIFTR_SUBFS_Msk \</span></div>
<div class="line"><a name="l04490"></a><span class="lineno"> 4490</span>&#160;<span class="preprocessor">    (0x7FFFU &lt;&lt; RTC_SHIFTR_SUBFS_Pos) </span></div>
<div class="line"><a name="l04491"></a><span class="lineno"> 4491</span>&#160;<span class="preprocessor">#define RTC_SHIFTR_SUBFS     RTC_SHIFTR_SUBFS_Msk</span></div>
<div class="line"><a name="l04492"></a><span class="lineno"> 4492</span>&#160;<span class="preprocessor">#define RTC_SHIFTR_ADD1S_Pos (31U)</span></div>
<div class="line"><a name="l04493"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga145edd31d622a96121168d7f54af1f63"> 4493</a></span>&#160;<span class="preprocessor">#define RTC_SHIFTR_ADD1S_Msk (0x1U &lt;&lt; RTC_SHIFTR_ADD1S_Pos) </span></div>
<div class="line"><a name="l04494"></a><span class="lineno"> 4494</span>&#160;<span class="preprocessor">#define RTC_SHIFTR_ADD1S     RTC_SHIFTR_ADD1S_Msk</span></div>
<div class="line"><a name="l04495"></a><span class="lineno"> 4495</span>&#160; </div>
<div class="line"><a name="l04496"></a><span class="lineno"> 4496</span>&#160;<span class="comment">/********************  Bits definition for RTC_TSTR register  ****************/</span></div>
<div class="line"><a name="l04497"></a><span class="lineno"> 4497</span>&#160;<span class="preprocessor">#define RTC_TSTR_PM_Pos  (22U)</span></div>
<div class="line"><a name="l04498"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga844125f323c84655caa5d09de90d676a"> 4498</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_PM_Msk  (0x1U &lt;&lt; RTC_TSTR_PM_Pos) </span></div>
<div class="line"><a name="l04499"></a><span class="lineno"> 4499</span>&#160;<span class="preprocessor">#define RTC_TSTR_PM      RTC_TSTR_PM_Msk</span></div>
<div class="line"><a name="l04500"></a><span class="lineno"> 4500</span>&#160;<span class="preprocessor">#define RTC_TSTR_HT_Pos  (20U)</span></div>
<div class="line"><a name="l04501"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae1c592f62a64ad486af67101a02badba"> 4501</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HT_Msk  (0x3U &lt;&lt; RTC_TSTR_HT_Pos) </span></div>
<div class="line"><a name="l04502"></a><span class="lineno"> 4502</span>&#160;<span class="preprocessor">#define RTC_TSTR_HT      RTC_TSTR_HT_Msk</span></div>
<div class="line"><a name="l04503"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3b682daaa79917786d55c2bf44a80325"> 4503</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HT_0    (0x1U &lt;&lt; RTC_TSTR_HT_Pos) </span></div>
<div class="line"><a name="l04504"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9a35c1a1f98f2aeb73235d940922f9cf"> 4504</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HT_1    (0x2U &lt;&lt; RTC_TSTR_HT_Pos) </span></div>
<div class="line"><a name="l04505"></a><span class="lineno"> 4505</span>&#160;<span class="preprocessor">#define RTC_TSTR_HU_Pos  (16U)</span></div>
<div class="line"><a name="l04506"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4bd9c8067bccd2967bbbb5cd3bad9375"> 4506</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HU_Msk  (0xFU &lt;&lt; RTC_TSTR_HU_Pos) </span></div>
<div class="line"><a name="l04507"></a><span class="lineno"> 4507</span>&#160;<span class="preprocessor">#define RTC_TSTR_HU      RTC_TSTR_HU_Msk</span></div>
<div class="line"><a name="l04508"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1a235fd8965c706e7f57327f6e5ce72d"> 4508</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HU_0    (0x1U &lt;&lt; RTC_TSTR_HU_Pos) </span></div>
<div class="line"><a name="l04509"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga56f2bc31a8d01d7621de40d146b15fb7"> 4509</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HU_1    (0x2U &lt;&lt; RTC_TSTR_HU_Pos) </span></div>
<div class="line"><a name="l04510"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5d848f11cf3130bb6560d117f97b7da3"> 4510</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HU_2    (0x4U &lt;&lt; RTC_TSTR_HU_Pos) </span></div>
<div class="line"><a name="l04511"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga703c813d88b2c9ab350cb0218ff4bbe7"> 4511</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HU_3    (0x8U &lt;&lt; RTC_TSTR_HU_Pos) </span></div>
<div class="line"><a name="l04512"></a><span class="lineno"> 4512</span>&#160;<span class="preprocessor">#define RTC_TSTR_MNT_Pos (12U)</span></div>
<div class="line"><a name="l04513"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7eefd1e26e643f63b5550cebcfb7a597"> 4513</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNT_Msk (0x7U &lt;&lt; RTC_TSTR_MNT_Pos) </span></div>
<div class="line"><a name="l04514"></a><span class="lineno"> 4514</span>&#160;<span class="preprocessor">#define RTC_TSTR_MNT     RTC_TSTR_MNT_Msk</span></div>
<div class="line"><a name="l04515"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf04bea9e3f4645257b8bd955f3ba80ce"> 4515</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNT_0   (0x1U &lt;&lt; RTC_TSTR_MNT_Pos) </span></div>
<div class="line"><a name="l04516"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gadf30459ae8455ad0fb382dd866446c83"> 4516</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNT_1   (0x2U &lt;&lt; RTC_TSTR_MNT_Pos) </span></div>
<div class="line"><a name="l04517"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga513f78562b18cfc36f52e80be9cb20d5"> 4517</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNT_2   (0x4U &lt;&lt; RTC_TSTR_MNT_Pos) </span></div>
<div class="line"><a name="l04518"></a><span class="lineno"> 4518</span>&#160;<span class="preprocessor">#define RTC_TSTR_MNU_Pos (8U)</span></div>
<div class="line"><a name="l04519"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga989ebeea3d902970e5189c667f08dd57"> 4519</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNU_Msk (0xFU &lt;&lt; RTC_TSTR_MNU_Pos) </span></div>
<div class="line"><a name="l04520"></a><span class="lineno"> 4520</span>&#160;<span class="preprocessor">#define RTC_TSTR_MNU     RTC_TSTR_MNU_Msk</span></div>
<div class="line"><a name="l04521"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab8ff1f79f2ab33d00a979979d486bc44"> 4521</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNU_0   (0x1U &lt;&lt; RTC_TSTR_MNU_Pos) </span></div>
<div class="line"><a name="l04522"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga506d192fef16558c9b0b7ed9e1a9147c"> 4522</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNU_1   (0x2U &lt;&lt; RTC_TSTR_MNU_Pos) </span></div>
<div class="line"><a name="l04523"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga407a93c758b95a1ebf3c41c36fb6f07e"> 4523</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNU_2   (0x4U &lt;&lt; RTC_TSTR_MNU_Pos) </span></div>
<div class="line"><a name="l04524"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac55cd85d2e58a819637d15f70f7179a0"> 4524</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNU_3   (0x8U &lt;&lt; RTC_TSTR_MNU_Pos) </span></div>
<div class="line"><a name="l04525"></a><span class="lineno"> 4525</span>&#160;<span class="preprocessor">#define RTC_TSTR_ST_Pos  (4U)</span></div>
<div class="line"><a name="l04526"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga653df3d0cdd6c8235762f5152dda55c9"> 4526</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_ST_Msk  (0x7U &lt;&lt; RTC_TSTR_ST_Pos) </span></div>
<div class="line"><a name="l04527"></a><span class="lineno"> 4527</span>&#160;<span class="preprocessor">#define RTC_TSTR_ST      RTC_TSTR_ST_Msk</span></div>
<div class="line"><a name="l04528"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga90d733a561ad71ee4c63c4e0a3ed5f32"> 4528</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_ST_0    (0x1U &lt;&lt; RTC_TSTR_ST_Pos) </span></div>
<div class="line"><a name="l04529"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga807073dc98612721530a79df5b5c265a"> 4529</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_ST_1    (0x2U &lt;&lt; RTC_TSTR_ST_Pos) </span></div>
<div class="line"><a name="l04530"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaee05d278bdd457b4f61d797e45520d13"> 4530</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_ST_2    (0x4U &lt;&lt; RTC_TSTR_ST_Pos) </span></div>
<div class="line"><a name="l04531"></a><span class="lineno"> 4531</span>&#160;<span class="preprocessor">#define RTC_TSTR_SU_Pos  (0U)</span></div>
<div class="line"><a name="l04532"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf868c2dda50075428856aa7551f712c4"> 4532</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_SU_Msk  (0xFU &lt;&lt; RTC_TSTR_SU_Pos) </span></div>
<div class="line"><a name="l04533"></a><span class="lineno"> 4533</span>&#160;<span class="preprocessor">#define RTC_TSTR_SU      RTC_TSTR_SU_Msk</span></div>
<div class="line"><a name="l04534"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8990f4d1d493012289778e854c52e97e"> 4534</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_SU_0    (0x1U &lt;&lt; RTC_TSTR_SU_Pos) </span></div>
<div class="line"><a name="l04535"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaab6f4275d2a15e7307363124c03a64a4"> 4535</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_SU_1    (0x2U &lt;&lt; RTC_TSTR_SU_Pos) </span></div>
<div class="line"><a name="l04536"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5610b3103a8a6653204f4fe7e9ea8587"> 4536</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_SU_2    (0x4U &lt;&lt; RTC_TSTR_SU_Pos) </span></div>
<div class="line"><a name="l04537"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga28790ae937a50ba6fb4aff5a9f5afbcb"> 4537</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_SU_3    (0x8U &lt;&lt; RTC_TSTR_SU_Pos) </span></div>
<div class="line"><a name="l04539"></a><span class="lineno"> 4539</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bits definition for RTC_TSDR register  ****************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04540"></a><span class="lineno"> 4540</span>&#160;<span class="preprocessor">#define RTC_TSDR_WDU_Pos (13U)</span></div>
<div class="line"><a name="l04541"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa9022409e82c29cf18da7efe49032caf"> 4541</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_WDU_Msk (0x7U &lt;&lt; RTC_TSDR_WDU_Pos) </span></div>
<div class="line"><a name="l04542"></a><span class="lineno"> 4542</span>&#160;<span class="preprocessor">#define RTC_TSDR_WDU     RTC_TSDR_WDU_Msk</span></div>
<div class="line"><a name="l04543"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4e9cbf062e41eecacccde522e24452c1"> 4543</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_WDU_0   (0x1U &lt;&lt; RTC_TSDR_WDU_Pos) </span></div>
<div class="line"><a name="l04544"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga44259df3c6dc88e8168c7dcd5e6abf91"> 4544</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_WDU_1   (0x2U &lt;&lt; RTC_TSDR_WDU_Pos) </span></div>
<div class="line"><a name="l04545"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7f2add59486679cc53f521c139d72852"> 4545</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_WDU_2   (0x4U &lt;&lt; RTC_TSDR_WDU_Pos) </span></div>
<div class="line"><a name="l04546"></a><span class="lineno"> 4546</span>&#160;<span class="preprocessor">#define RTC_TSDR_MT_Pos  (12U)</span></div>
<div class="line"><a name="l04547"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab11fc35bffeed3dbfb7f08e75f8319da"> 4547</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_MT_Msk  (0x1U &lt;&lt; RTC_TSDR_MT_Pos) </span></div>
<div class="line"><a name="l04548"></a><span class="lineno"> 4548</span>&#160;<span class="preprocessor">#define RTC_TSDR_MT      RTC_TSDR_MT_Msk</span></div>
<div class="line"><a name="l04549"></a><span class="lineno"> 4549</span>&#160;<span class="preprocessor">#define RTC_TSDR_MU_Pos  (8U)</span></div>
<div class="line"><a name="l04550"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga85638fe2912aec33b38fcfc51e97aa2e"> 4550</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_MU_Msk  (0xFU &lt;&lt; RTC_TSDR_MU_Pos) </span></div>
<div class="line"><a name="l04551"></a><span class="lineno"> 4551</span>&#160;<span class="preprocessor">#define RTC_TSDR_MU      RTC_TSDR_MU_Msk</span></div>
<div class="line"><a name="l04552"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9cf9d23d49e121268a25445a7eed2f35"> 4552</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_MU_0    (0x1U &lt;&lt; RTC_TSDR_MU_Pos) </span></div>
<div class="line"><a name="l04553"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga49093134e4ead8b4990e5e1628db0692"> 4553</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_MU_1    (0x2U &lt;&lt; RTC_TSDR_MU_Pos) </span></div>
<div class="line"><a name="l04554"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad7f31eb674f5a67402b6a3eb578b70a5"> 4554</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_MU_2    (0x4U &lt;&lt; RTC_TSDR_MU_Pos) </span></div>
<div class="line"><a name="l04555"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad67666c54ef1be79a500484a5e755827"> 4555</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_MU_3    (0x8U &lt;&lt; RTC_TSDR_MU_Pos) </span></div>
<div class="line"><a name="l04556"></a><span class="lineno"> 4556</span>&#160;<span class="preprocessor">#define RTC_TSDR_DT_Pos  (4U)</span></div>
<div class="line"><a name="l04557"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa4e5fcdf15ef6bff31a9fa1857f88811"> 4557</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DT_Msk  (0x3U &lt;&lt; RTC_TSDR_DT_Pos) </span></div>
<div class="line"><a name="l04558"></a><span class="lineno"> 4558</span>&#160;<span class="preprocessor">#define RTC_TSDR_DT      RTC_TSDR_DT_Msk</span></div>
<div class="line"><a name="l04559"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga81e02a917946bddaa027a04538576533"> 4559</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DT_0    (0x1U &lt;&lt; RTC_TSDR_DT_Pos) </span></div>
<div class="line"><a name="l04560"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga886739ae0e8c0f6144dbd774c203ed5f"> 4560</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DT_1    (0x2U &lt;&lt; RTC_TSDR_DT_Pos) </span></div>
<div class="line"><a name="l04561"></a><span class="lineno"> 4561</span>&#160;<span class="preprocessor">#define RTC_TSDR_DU_Pos  (0U)</span></div>
<div class="line"><a name="l04562"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3f1e801e7d2a8c93a4ac5272a6037dde"> 4562</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DU_Msk  (0xFU &lt;&lt; RTC_TSDR_DU_Pos) </span></div>
<div class="line"><a name="l04563"></a><span class="lineno"> 4563</span>&#160;<span class="preprocessor">#define RTC_TSDR_DU      RTC_TSDR_DU_Msk</span></div>
<div class="line"><a name="l04564"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga08b7eccac0c3cd20a3f3cd8bce1693ad"> 4564</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DU_0    (0x1U &lt;&lt; RTC_TSDR_DU_Pos) </span></div>
<div class="line"><a name="l04565"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa43ed53b8109ff32755885127ba987ce"> 4565</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DU_1    (0x2U &lt;&lt; RTC_TSDR_DU_Pos) </span></div>
<div class="line"><a name="l04566"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1b3d774b7df9cff6e6eecafa7c42a059"> 4566</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DU_2    (0x4U &lt;&lt; RTC_TSDR_DU_Pos) </span></div>
<div class="line"><a name="l04567"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga209573a43dd1f21ef569d75593ad03f8"> 4567</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DU_3    (0x8U &lt;&lt; RTC_TSDR_DU_Pos) </span></div>
<div class="line"><a name="l04569"></a><span class="lineno"> 4569</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bits definition for RTC_TSSSR register  ***************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04570"></a><span class="lineno"> 4570</span>&#160;<span class="preprocessor">#define RTC_TSSSR_SS_Pos (0U)</span></div>
<div class="line"><a name="l04571"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1d13c3c83f99d3bdf8fc33ea42b3aecd"> 4571</a></span>&#160;<span class="preprocessor">#define RTC_TSSSR_SS_Msk (0xFFFFU &lt;&lt; RTC_TSSSR_SS_Pos) </span></div>
<div class="line"><a name="l04572"></a><span class="lineno"> 4572</span>&#160;<span class="preprocessor">#define RTC_TSSSR_SS     RTC_TSSSR_SS_Msk</span></div>
<div class="line"><a name="l04573"></a><span class="lineno"> 4573</span>&#160; </div>
<div class="line"><a name="l04574"></a><span class="lineno"> 4574</span>&#160;<span class="comment">/********************  Bits definition for RTC_CALR register  ****************/</span></div>
<div class="line"><a name="l04575"></a><span class="lineno"> 4575</span>&#160;<span class="preprocessor">#define RTC_CALR_CALP_Pos   (15U)</span></div>
<div class="line"><a name="l04576"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5632e54eb1a07b95a3024c2a52665a24"> 4576</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALP_Msk   (0x1U &lt;&lt; RTC_CALR_CALP_Pos) </span></div>
<div class="line"><a name="l04577"></a><span class="lineno"> 4577</span>&#160;<span class="preprocessor">#define RTC_CALR_CALP       RTC_CALR_CALP_Msk</span></div>
<div class="line"><a name="l04578"></a><span class="lineno"> 4578</span>&#160;<span class="preprocessor">#define RTC_CALR_CALW8_Pos  (14U)</span></div>
<div class="line"><a name="l04579"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac4a1d426d16a747f07e8d8cf98c7275e"> 4579</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALW8_Msk  (0x1U &lt;&lt; RTC_CALR_CALW8_Pos) </span></div>
<div class="line"><a name="l04580"></a><span class="lineno"> 4580</span>&#160;<span class="preprocessor">#define RTC_CALR_CALW8      RTC_CALR_CALW8_Msk</span></div>
<div class="line"><a name="l04581"></a><span class="lineno"> 4581</span>&#160;<span class="preprocessor">#define RTC_CALR_CALW16_Pos (13U)</span></div>
<div class="line"><a name="l04582"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa75bb89101a1da73b2d78c1486dbf2e2"> 4582</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALW16_Msk (0x1U &lt;&lt; RTC_CALR_CALW16_Pos) </span></div>
<div class="line"><a name="l04583"></a><span class="lineno"> 4583</span>&#160;<span class="preprocessor">#define RTC_CALR_CALW16     RTC_CALR_CALW16_Msk</span></div>
<div class="line"><a name="l04584"></a><span class="lineno"> 4584</span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_Pos   (0U)</span></div>
<div class="line"><a name="l04585"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga347a7b8bed29029bd0d8a78ce03268c8"> 4585</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_Msk   (0x1FFU &lt;&lt; RTC_CALR_CALM_Pos) </span></div>
<div class="line"><a name="l04586"></a><span class="lineno"> 4586</span>&#160;<span class="preprocessor">#define RTC_CALR_CALM       RTC_CALR_CALM_Msk</span></div>
<div class="line"><a name="l04587"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaeffec95cc4cbbdbc77e907818b8c7ebd"> 4587</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_0     (0x001U &lt;&lt; RTC_CALR_CALM_Pos) </span></div>
<div class="line"><a name="l04588"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4b908b77786838e5e2e8a1ee2cbbeeff"> 4588</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_1     (0x002U &lt;&lt; RTC_CALR_CALM_Pos) </span></div>
<div class="line"><a name="l04589"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad09f14c1ff24a01d51d5b6c0bba220d6"> 4589</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_2     (0x004U &lt;&lt; RTC_CALR_CALM_Pos) </span></div>
<div class="line"><a name="l04590"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac9146fbef6a53896f3160c89ed651b90"> 4590</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_3     (0x008U &lt;&lt; RTC_CALR_CALM_Pos) </span></div>
<div class="line"><a name="l04591"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5fe04fc9762d3f680f9145a50898c27b"> 4591</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_4     (0x010U &lt;&lt; RTC_CALR_CALM_Pos) </span></div>
<div class="line"><a name="l04592"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gadc4966c71cab83be4069e0566222d375"> 4592</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_5     (0x020U &lt;&lt; RTC_CALR_CALM_Pos) </span></div>
<div class="line"><a name="l04593"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae240b185d0c9c6e314a456627e6e4834"> 4593</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_6     (0x040U &lt;&lt; RTC_CALR_CALM_Pos) </span></div>
<div class="line"><a name="l04594"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab8880325073e167137366402f15d5683"> 4594</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_7     (0x080U &lt;&lt; RTC_CALR_CALM_Pos) </span></div>
<div class="line"><a name="l04595"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8381cc75166acfc4b4c686ad7e5e599a"> 4595</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_8     (0x100U &lt;&lt; RTC_CALR_CALM_Pos) </span></div>
<div class="line"><a name="l04597"></a><span class="lineno"> 4597</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bits definition for RTC_TAFCR register  ***************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04598"></a><span class="lineno"> 4598</span>&#160;<span class="preprocessor">#define RTC_TAFCR_PC15MODE_Pos (23U)</span></div>
<div class="line"><a name="l04599"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae238e4cda5608a2f2600da6ae9d6e4af"> 4599</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_PC15MODE_Msk \</span></div>
<div class="line"><a name="l04600"></a><span class="lineno"> 4600</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; RTC_TAFCR_PC15MODE_Pos) </span></div>
<div class="line"><a name="l04601"></a><span class="lineno"> 4601</span>&#160;<span class="preprocessor">#define RTC_TAFCR_PC15MODE      RTC_TAFCR_PC15MODE_Msk</span></div>
<div class="line"><a name="l04602"></a><span class="lineno"> 4602</span>&#160;<span class="preprocessor">#define RTC_TAFCR_PC15VALUE_Pos (22U)</span></div>
<div class="line"><a name="l04603"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0981d94020f9acaeaf913ee53c96c7c6"> 4603</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_PC15VALUE_Msk \</span></div>
<div class="line"><a name="l04604"></a><span class="lineno"> 4604</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; RTC_TAFCR_PC15VALUE_Pos) </span></div>
<div class="line"><a name="l04605"></a><span class="lineno"> 4605</span>&#160;<span class="preprocessor">#define RTC_TAFCR_PC15VALUE    RTC_TAFCR_PC15VALUE_Msk</span></div>
<div class="line"><a name="l04606"></a><span class="lineno"> 4606</span>&#160;<span class="preprocessor">#define RTC_TAFCR_PC14MODE_Pos (21U)</span></div>
<div class="line"><a name="l04607"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad4c9a5a51170f9d3ddd18f674afc3cd1"> 4607</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_PC14MODE_Msk \</span></div>
<div class="line"><a name="l04608"></a><span class="lineno"> 4608</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; RTC_TAFCR_PC14MODE_Pos) </span></div>
<div class="line"><a name="l04609"></a><span class="lineno"> 4609</span>&#160;<span class="preprocessor">#define RTC_TAFCR_PC14MODE      RTC_TAFCR_PC14MODE_Msk</span></div>
<div class="line"><a name="l04610"></a><span class="lineno"> 4610</span>&#160;<span class="preprocessor">#define RTC_TAFCR_PC14VALUE_Pos (20U)</span></div>
<div class="line"><a name="l04611"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5fd6b996514923518d681a0621b50351"> 4611</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_PC14VALUE_Msk \</span></div>
<div class="line"><a name="l04612"></a><span class="lineno"> 4612</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; RTC_TAFCR_PC14VALUE_Pos) </span></div>
<div class="line"><a name="l04613"></a><span class="lineno"> 4613</span>&#160;<span class="preprocessor">#define RTC_TAFCR_PC14VALUE    RTC_TAFCR_PC14VALUE_Msk</span></div>
<div class="line"><a name="l04614"></a><span class="lineno"> 4614</span>&#160;<span class="preprocessor">#define RTC_TAFCR_PC13MODE_Pos (19U)</span></div>
<div class="line"><a name="l04615"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaef198d987231aa4f0219a908f07a6d42"> 4615</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_PC13MODE_Msk \</span></div>
<div class="line"><a name="l04616"></a><span class="lineno"> 4616</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; RTC_TAFCR_PC13MODE_Pos) </span></div>
<div class="line"><a name="l04617"></a><span class="lineno"> 4617</span>&#160;<span class="preprocessor">#define RTC_TAFCR_PC13MODE      RTC_TAFCR_PC13MODE_Msk</span></div>
<div class="line"><a name="l04618"></a><span class="lineno"> 4618</span>&#160;<span class="preprocessor">#define RTC_TAFCR_PC13VALUE_Pos (18U)</span></div>
<div class="line"><a name="l04619"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9dfc3a5bd265cfc443bfb72f3667d54d"> 4619</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_PC13VALUE_Msk \</span></div>
<div class="line"><a name="l04620"></a><span class="lineno"> 4620</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; RTC_TAFCR_PC13VALUE_Pos) </span></div>
<div class="line"><a name="l04621"></a><span class="lineno"> 4621</span>&#160;<span class="preprocessor">#define RTC_TAFCR_PC13VALUE     RTC_TAFCR_PC13VALUE_Msk</span></div>
<div class="line"><a name="l04622"></a><span class="lineno"> 4622</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPPUDIS_Pos (15U)</span></div>
<div class="line"><a name="l04623"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabaa57d1e8d33a2b5c8ab6aad4ec6fba0"> 4623</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPPUDIS_Msk \</span></div>
<div class="line"><a name="l04624"></a><span class="lineno"> 4624</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; RTC_TAFCR_TAMPPUDIS_Pos) </span></div>
<div class="line"><a name="l04625"></a><span class="lineno"> 4625</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPPUDIS    RTC_TAFCR_TAMPPUDIS_Msk</span></div>
<div class="line"><a name="l04626"></a><span class="lineno"> 4626</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPPRCH_Pos (13U)</span></div>
<div class="line"><a name="l04627"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga76638587b6e5989ffe219851a96e4f8f"> 4627</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPPRCH_Msk \</span></div>
<div class="line"><a name="l04628"></a><span class="lineno"> 4628</span>&#160;<span class="preprocessor">    (0x3U &lt;&lt; RTC_TAFCR_TAMPPRCH_Pos) </span></div>
<div class="line"><a name="l04629"></a><span class="lineno"> 4629</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPPRCH RTC_TAFCR_TAMPPRCH_Msk</span></div>
<div class="line"><a name="l04630"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae010ed965c1e968cc14f988d50662546"> 4630</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPPRCH_0                         \</span></div>
<div class="line"><a name="l04631"></a><span class="lineno"> 4631</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; RTC_TAFCR_TAMPPRCH_Pos) </span></div>
<div class="line"><a name="l04633"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga16f0faa59aa4490d696d1fec767aae41"> 4633</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPPRCH_1                         \</span></div>
<div class="line"><a name="l04634"></a><span class="lineno"> 4634</span>&#160;<span class="preprocessor">    (0x2U &lt;&lt; RTC_TAFCR_TAMPPRCH_Pos) </span></div>
<div class="line"><a name="l04636"></a><span class="lineno"> 4636</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFLT_Pos (11U)</span></div>
<div class="line"><a name="l04637"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacf978c259714ae9072766be91c8d982c"> 4637</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFLT_Msk                       \</span></div>
<div class="line"><a name="l04638"></a><span class="lineno"> 4638</span>&#160;<span class="preprocessor">    (0x3U &lt;&lt; RTC_TAFCR_TAMPFLT_Pos) </span></div>
<div class="line"><a name="l04640"></a><span class="lineno"> 4640</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFLT      RTC_TAFCR_TAMPFLT_Msk</span></div>
<div class="line"><a name="l04641"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa356fb5db5ab398728afef0ae39214c4"> 4641</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFLT_0    (0x1U &lt;&lt; RTC_TAFCR_TAMPFLT_Pos) </span></div>
<div class="line"><a name="l04642"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga472efa1bd3c9462cbd058d73a7d6525e"> 4642</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFLT_1    (0x2U &lt;&lt; RTC_TAFCR_TAMPFLT_Pos) </span></div>
<div class="line"><a name="l04643"></a><span class="lineno"> 4643</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFREQ_Pos (8U)</span></div>
<div class="line"><a name="l04644"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2e169834a26329219aa2271781756dfb"> 4644</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFREQ_Msk \</span></div>
<div class="line"><a name="l04645"></a><span class="lineno"> 4645</span>&#160;<span class="preprocessor">    (0x7U &lt;&lt; RTC_TAFCR_TAMPFREQ_Pos) </span></div>
<div class="line"><a name="l04646"></a><span class="lineno"> 4646</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFREQ RTC_TAFCR_TAMPFREQ_Msk</span></div>
<div class="line"><a name="l04647"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga54e7f69e04759d1b0667e56830a6f2ea"> 4647</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFREQ_0                         \</span></div>
<div class="line"><a name="l04648"></a><span class="lineno"> 4648</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; RTC_TAFCR_TAMPFREQ_Pos) </span></div>
<div class="line"><a name="l04650"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabb533067640fcf87ad77027ce936e9b7"> 4650</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFREQ_1                         \</span></div>
<div class="line"><a name="l04651"></a><span class="lineno"> 4651</span>&#160;<span class="preprocessor">    (0x2U &lt;&lt; RTC_TAFCR_TAMPFREQ_Pos) </span></div>
<div class="line"><a name="l04653"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf532e727bfe6c7fc7822d15f9436e1b5"> 4653</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFREQ_2                         \</span></div>
<div class="line"><a name="l04654"></a><span class="lineno"> 4654</span>&#160;<span class="preprocessor">    (0x4U &lt;&lt; RTC_TAFCR_TAMPFREQ_Pos) </span></div>
<div class="line"><a name="l04656"></a><span class="lineno"> 4656</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPTS_Pos   (7U)</span></div>
<div class="line"><a name="l04657"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga195a1c8285f2826479b6afb75576ac3d"> 4657</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPTS_Msk   (0x1U &lt;&lt; RTC_TAFCR_TAMPTS_Pos) </span></div>
<div class="line"><a name="l04658"></a><span class="lineno"> 4658</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPTS       RTC_TAFCR_TAMPTS_Msk</span></div>
<div class="line"><a name="l04659"></a><span class="lineno"> 4659</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP2TRG_Pos (4U)</span></div>
<div class="line"><a name="l04660"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga92f7e43c7127ffa0dac5c94233360852"> 4660</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP2TRG_Msk \</span></div>
<div class="line"><a name="l04661"></a><span class="lineno"> 4661</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; RTC_TAFCR_TAMP2TRG_Pos) </span></div>
<div class="line"><a name="l04662"></a><span class="lineno"> 4662</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP2TRG     RTC_TAFCR_TAMP2TRG_Msk</span></div>
<div class="line"><a name="l04663"></a><span class="lineno"> 4663</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP2E_Pos   (3U)</span></div>
<div class="line"><a name="l04664"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad539217084c83e84eb27ec76eca40152"> 4664</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP2E_Msk   (0x1U &lt;&lt; RTC_TAFCR_TAMP2E_Pos) </span></div>
<div class="line"><a name="l04665"></a><span class="lineno"> 4665</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP2E       RTC_TAFCR_TAMP2E_Msk</span></div>
<div class="line"><a name="l04666"></a><span class="lineno"> 4666</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPIE_Pos   (2U)</span></div>
<div class="line"><a name="l04667"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga028b4854bd356dc30a8b02ab5ed1eb48"> 4667</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPIE_Msk   (0x1U &lt;&lt; RTC_TAFCR_TAMPIE_Pos) </span></div>
<div class="line"><a name="l04668"></a><span class="lineno"> 4668</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPIE       RTC_TAFCR_TAMPIE_Msk</span></div>
<div class="line"><a name="l04669"></a><span class="lineno"> 4669</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP1TRG_Pos (1U)</span></div>
<div class="line"><a name="l04670"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga81d7cfb15da3ed9689baa85471ff2f02"> 4670</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP1TRG_Msk \</span></div>
<div class="line"><a name="l04671"></a><span class="lineno"> 4671</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; RTC_TAFCR_TAMP1TRG_Pos) </span></div>
<div class="line"><a name="l04672"></a><span class="lineno"> 4672</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP1TRG   RTC_TAFCR_TAMP1TRG_Msk</span></div>
<div class="line"><a name="l04673"></a><span class="lineno"> 4673</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP1E_Pos (0U)</span></div>
<div class="line"><a name="l04674"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad775a4255d5762b8871f79826d48e5cb"> 4674</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP1E_Msk (0x1U &lt;&lt; RTC_TAFCR_TAMP1E_Pos) </span></div>
<div class="line"><a name="l04675"></a><span class="lineno"> 4675</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP1E     RTC_TAFCR_TAMP1E_Msk</span></div>
<div class="line"><a name="l04676"></a><span class="lineno"> 4676</span>&#160; </div>
<div class="line"><a name="l04677"></a><span class="lineno"> 4677</span>&#160;<span class="comment">/* Reference defines */</span></div>
<div class="line"><a name="l04678"></a><span class="lineno"> 4678</span>&#160;<span class="preprocessor">#define RTC_TAFCR_ALARMOUTTYPE RTC_TAFCR_PC13VALUE</span></div>
<div class="line"><a name="l04679"></a><span class="lineno"> 4679</span>&#160; </div>
<div class="line"><a name="l04680"></a><span class="lineno"> 4680</span>&#160;<span class="comment">/********************  Bits definition for RTC_ALRMASSR register  ************/</span></div>
<div class="line"><a name="l04681"></a><span class="lineno"> 4681</span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_MASKSS_Pos (24U)</span></div>
<div class="line"><a name="l04682"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga77d71d0606814b6d20253a645bdb5936"> 4682</a></span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_MASKSS_Msk \</span></div>
<div class="line"><a name="l04683"></a><span class="lineno"> 4683</span>&#160;<span class="preprocessor">    (0xFU &lt;&lt; RTC_ALRMASSR_MASKSS_Pos) </span></div>
<div class="line"><a name="l04684"></a><span class="lineno"> 4684</span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_MASKSS RTC_ALRMASSR_MASKSS_Msk</span></div>
<div class="line"><a name="l04685"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaeebbc0dfc0a20887ef3582feaa5f1c2b"> 4685</a></span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_MASKSS_0 \</span></div>
<div class="line"><a name="l04686"></a><span class="lineno"> 4686</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; RTC_ALRMASSR_MASKSS_Pos) </span></div>
<div class="line"><a name="l04687"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabbdb202f388835593843f480c3b3af57"> 4687</a></span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_MASKSS_1 \</span></div>
<div class="line"><a name="l04688"></a><span class="lineno"> 4688</span>&#160;<span class="preprocessor">    (0x2U &lt;&lt; RTC_ALRMASSR_MASKSS_Pos) </span></div>
<div class="line"><a name="l04689"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga95feb5de45a74d7c75c1fc6515c32870"> 4689</a></span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_MASKSS_2 \</span></div>
<div class="line"><a name="l04690"></a><span class="lineno"> 4690</span>&#160;<span class="preprocessor">    (0x4U &lt;&lt; RTC_ALRMASSR_MASKSS_Pos) </span></div>
<div class="line"><a name="l04691"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae94c65876a1baf0984a6f85aa836b8d0"> 4691</a></span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_MASKSS_3 \</span></div>
<div class="line"><a name="l04692"></a><span class="lineno"> 4692</span>&#160;<span class="preprocessor">    (0x8U &lt;&lt; RTC_ALRMASSR_MASKSS_Pos) </span></div>
<div class="line"><a name="l04693"></a><span class="lineno"> 4693</span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_SS_Pos (0U)</span></div>
<div class="line"><a name="l04694"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gadba25e1519a8aa3222912425ae4c4229"> 4694</a></span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_SS_Msk                          \</span></div>
<div class="line"><a name="l04695"></a><span class="lineno"> 4695</span>&#160;<span class="preprocessor">    (0x7FFFU &lt;&lt; RTC_ALRMASSR_SS_Pos) </span></div>
<div class="line"><a name="l04697"></a><span class="lineno"> 4697</span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_SS RTC_ALRMASSR_SS_Msk</span></div>
<div class="line"><a name="l04698"></a><span class="lineno"> 4698</span>&#160; </div>
<div class="line"><a name="l04699"></a><span class="lineno"> 4699</span>&#160;<span class="comment">/*****************************************************************************/</span></div>
<div class="line"><a name="l04700"></a><span class="lineno"> 4700</span>&#160;<span class="comment">/*                                                                           */</span></div>
<div class="line"><a name="l04701"></a><span class="lineno"> 4701</span>&#160;<span class="comment">/*                        Serial Peripheral Interface (SPI)                  */</span></div>
<div class="line"><a name="l04702"></a><span class="lineno"> 4702</span>&#160;<span class="comment">/*                                                                           */</span></div>
<div class="line"><a name="l04703"></a><span class="lineno"> 4703</span>&#160;<span class="comment">/*****************************************************************************/</span></div>
<div class="line"><a name="l04704"></a><span class="lineno"> 4704</span>&#160; </div>
<div class="line"><a name="l04705"></a><span class="lineno"> 4705</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l04706"></a><span class="lineno"> 4706</span>&#160;<span class="comment"> * @brief Specific device feature definitions (not present on all devices in the</span></div>
<div class="line"><a name="l04707"></a><span class="lineno"> 4707</span>&#160;<span class="comment"> * STM32F0 serie)</span></div>
<div class="line"><a name="l04708"></a><span class="lineno"> 4708</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l04709"></a><span class="lineno"> 4709</span>&#160;<span class="comment">/* Note: No specific macro feature on this device */</span></div>
<div class="line"><a name="l04710"></a><span class="lineno"> 4710</span>&#160; </div>
<div class="line"><a name="l04711"></a><span class="lineno"> 4711</span>&#160;<span class="comment">/*******************  Bit definition for SPI_CR1 register  *******************/</span></div>
<div class="line"><a name="l04712"></a><span class="lineno"> 4712</span>&#160;<span class="preprocessor">#define SPI_CR1_CPHA_Pos     (0U)</span></div>
<div class="line"><a name="l04713"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga07233629d8982af09168080501d30522"> 4713</a></span>&#160;<span class="preprocessor">#define SPI_CR1_CPHA_Msk     (0x1U &lt;&lt; SPI_CR1_CPHA_Pos) </span></div>
<div class="line"><a name="l04714"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga97602d8ded14bbd2c1deadaf308755a3"> 4714</a></span>&#160;<span class="preprocessor">#define SPI_CR1_CPHA         SPI_CR1_CPHA_Msk           </span></div>
<div class="line"><a name="l04715"></a><span class="lineno"> 4715</span>&#160;<span class="preprocessor">#define SPI_CR1_CPOL_Pos     (1U)</span></div>
<div class="line"><a name="l04716"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga95caab18b821909a9547771f9316e2b0"> 4716</a></span>&#160;<span class="preprocessor">#define SPI_CR1_CPOL_Msk     (0x1U &lt;&lt; SPI_CR1_CPOL_Pos) </span></div>
<div class="line"><a name="l04717"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2616a10f5118cdc68fbdf0582481e124"> 4717</a></span>&#160;<span class="preprocessor">#define SPI_CR1_CPOL         SPI_CR1_CPOL_Msk           </span></div>
<div class="line"><a name="l04718"></a><span class="lineno"> 4718</span>&#160;<span class="preprocessor">#define SPI_CR1_MSTR_Pos     (2U)</span></div>
<div class="line"><a name="l04719"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab94621170d4ce16d6e7f2310461df97d"> 4719</a></span>&#160;<span class="preprocessor">#define SPI_CR1_MSTR_Msk     (0x1U &lt;&lt; SPI_CR1_MSTR_Pos) </span></div>
<div class="line"><a name="l04720"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5b3b6ae107fc37bf18e14506298d7a55"> 4720</a></span>&#160;<span class="preprocessor">#define SPI_CR1_MSTR         SPI_CR1_MSTR_Msk           </span></div>
<div class="line"><a name="l04721"></a><span class="lineno"> 4721</span>&#160;<span class="preprocessor">#define SPI_CR1_BR_Pos       (3U)</span></div>
<div class="line"><a name="l04722"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaec378749f03998b5d2769c3d83deef23"> 4722</a></span>&#160;<span class="preprocessor">#define SPI_CR1_BR_Msk       (0x7U &lt;&lt; SPI_CR1_BR_Pos) </span></div>
<div class="line"><a name="l04723"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga261af22667719a32b3ce566c1e261936"> 4723</a></span>&#160;<span class="preprocessor">#define SPI_CR1_BR           SPI_CR1_BR_Msk </span></div>
<div class="line"><a name="l04724"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa364b123cf797044094cc229330ce321"> 4724</a></span>&#160;<span class="preprocessor">#define SPI_CR1_BR_0         (0x1U &lt;&lt; SPI_CR1_BR_Pos) </span></div>
<div class="line"><a name="l04725"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga45e93d18c8966964ed1926d5ca87ef46"> 4725</a></span>&#160;<span class="preprocessor">#define SPI_CR1_BR_1         (0x2U &lt;&lt; SPI_CR1_BR_Pos) </span></div>
<div class="line"><a name="l04726"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga28b823d564e9d90150bcc6744b4ed622"> 4726</a></span>&#160;<span class="preprocessor">#define SPI_CR1_BR_2         (0x4U &lt;&lt; SPI_CR1_BR_Pos) </span></div>
<div class="line"><a name="l04727"></a><span class="lineno"> 4727</span>&#160;<span class="preprocessor">#define SPI_CR1_SPE_Pos      (6U)</span></div>
<div class="line"><a name="l04728"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5cf4679f3fe8cfa50ecbac5b45d084bb"> 4728</a></span>&#160;<span class="preprocessor">#define SPI_CR1_SPE_Msk      (0x1U &lt;&lt; SPI_CR1_SPE_Pos) </span></div>
<div class="line"><a name="l04729"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac5a646d978d3b98eb7c6a5d95d75c3f9"> 4729</a></span>&#160;<span class="preprocessor">#define SPI_CR1_SPE          SPI_CR1_SPE_Msk           </span></div>
<div class="line"><a name="l04730"></a><span class="lineno"> 4730</span>&#160;<span class="preprocessor">#define SPI_CR1_LSBFIRST_Pos (7U)</span></div>
<div class="line"><a name="l04731"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gadfc0bbf312eaf7e0a5bbe54fdcc2f12e"> 4731</a></span>&#160;<span class="preprocessor">#define SPI_CR1_LSBFIRST_Msk (0x1U &lt;&lt; SPI_CR1_LSBFIRST_Pos) </span></div>
<div class="line"><a name="l04732"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab929e9d5ddbb66f229c501ab18d0e6e8"> 4732</a></span>&#160;<span class="preprocessor">#define SPI_CR1_LSBFIRST     SPI_CR1_LSBFIRST_Msk           </span></div>
<div class="line"><a name="l04733"></a><span class="lineno"> 4733</span>&#160;<span class="preprocessor">#define SPI_CR1_SSI_Pos      (8U)</span></div>
<div class="line"><a name="l04734"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf0bfe153c59ffd52199d4b37e3287f89"> 4734</a></span>&#160;<span class="preprocessor">#define SPI_CR1_SSI_Msk      (0x1U &lt;&lt; SPI_CR1_SSI_Pos) </span></div>
<div class="line"><a name="l04735"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5f154374b58c0234f82ea326cb303a1e"> 4735</a></span>&#160;<span class="preprocessor">#define SPI_CR1_SSI          SPI_CR1_SSI_Msk </span></div>
<div class="line"><a name="l04736"></a><span class="lineno"> 4736</span>&#160;<span class="preprocessor">#define SPI_CR1_SSM_Pos      (9U)</span></div>
<div class="line"><a name="l04737"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga43417092a8ed735def35b386a251a7bb"> 4737</a></span>&#160;<span class="preprocessor">#define SPI_CR1_SSM_Msk      (0x1U &lt;&lt; SPI_CR1_SSM_Pos) </span></div>
<div class="line"><a name="l04738"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0e236047e05106cf1ba7929766311382"> 4738</a></span>&#160;<span class="preprocessor">#define SPI_CR1_SSM          SPI_CR1_SSM_Msk </span></div>
<div class="line"><a name="l04739"></a><span class="lineno"> 4739</span>&#160;<span class="preprocessor">#define SPI_CR1_RXONLY_Pos   (10U)</span></div>
<div class="line"><a name="l04740"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga02d6321808ed988c60d703e062d58b64"> 4740</a></span>&#160;<span class="preprocessor">#define SPI_CR1_RXONLY_Msk   (0x1U &lt;&lt; SPI_CR1_RXONLY_Pos) </span></div>
<div class="line"><a name="l04741"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9ffecf774b84a8cdc11ab1f931791883"> 4741</a></span>&#160;<span class="preprocessor">#define SPI_CR1_RXONLY       SPI_CR1_RXONLY_Msk           </span></div>
<div class="line"><a name="l04742"></a><span class="lineno"> 4742</span>&#160;<span class="preprocessor">#define SPI_CR1_CRCL_Pos     (11U)</span></div>
<div class="line"><a name="l04743"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga33ffaaa88b53e1ca8d7b176d95363b00"> 4743</a></span>&#160;<span class="preprocessor">#define SPI_CR1_CRCL_Msk     (0x1U &lt;&lt; SPI_CR1_CRCL_Pos) </span></div>
<div class="line"><a name="l04744"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3828b6114d16fada0dea07b902377a5c"> 4744</a></span>&#160;<span class="preprocessor">#define SPI_CR1_CRCL         SPI_CR1_CRCL_Msk           </span></div>
<div class="line"><a name="l04745"></a><span class="lineno"> 4745</span>&#160;<span class="preprocessor">#define SPI_CR1_CRCNEXT_Pos  (12U)</span></div>
<div class="line"><a name="l04746"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaebbf9ed4a9723901f5414654f151d816"> 4746</a></span>&#160;<span class="preprocessor">#define SPI_CR1_CRCNEXT_Msk  (0x1U &lt;&lt; SPI_CR1_CRCNEXT_Pos) </span></div>
<div class="line"><a name="l04747"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga57072f13c2e54c12186ae8c5fdecb250"> 4747</a></span>&#160;<span class="preprocessor">#define SPI_CR1_CRCNEXT      SPI_CR1_CRCNEXT_Msk </span></div>
<div class="line"><a name="l04748"></a><span class="lineno"> 4748</span>&#160;<span class="preprocessor">#define SPI_CR1_CRCEN_Pos    (13U)</span></div>
<div class="line"><a name="l04749"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2a5a712f31c65ea8ee829377edc5ede3"> 4749</a></span>&#160;<span class="preprocessor">#define SPI_CR1_CRCEN_Msk    (0x1U &lt;&lt; SPI_CR1_CRCEN_Pos) </span></div>
<div class="line"><a name="l04750"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac9339b7c6466f09ad26c26b3bb81c51b"> 4750</a></span>&#160;<span class="preprocessor">#define SPI_CR1_CRCEN                                      \</span></div>
<div class="line"><a name="l04751"></a><span class="lineno"> 4751</span>&#160;<span class="preprocessor">    SPI_CR1_CRCEN_Msk </span></div>
<div class="line"><a name="l04753"></a><span class="lineno"> 4753</span>&#160;<span class="preprocessor">#define SPI_CR1_BIDIOE_Pos (14U)</span></div>
<div class="line"><a name="l04754"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5bcee503ed5669187bb980faf90d57ca"> 4754</a></span>&#160;<span class="preprocessor">#define SPI_CR1_BIDIOE_Msk (0x1U &lt;&lt; SPI_CR1_BIDIOE_Pos) </span></div>
<div class="line"><a name="l04755"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga378953916b7701bd49f063c0366b703f"> 4755</a></span>&#160;<span class="preprocessor">#define SPI_CR1_BIDIOE \</span></div>
<div class="line"><a name="l04756"></a><span class="lineno"> 4756</span>&#160;<span class="preprocessor">    SPI_CR1_BIDIOE_Msk </span></div>
<div class="line"><a name="l04757"></a><span class="lineno"> 4757</span>&#160;<span class="preprocessor">#define SPI_CR1_BIDIMODE_Pos (15U)</span></div>
<div class="line"><a name="l04758"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae2c9301aa73d6795e9739f8d12d42c15"> 4758</a></span>&#160;<span class="preprocessor">#define SPI_CR1_BIDIMODE_Msk (0x1U &lt;&lt; SPI_CR1_BIDIMODE_Pos) </span></div>
<div class="line"><a name="l04759"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga43608d3c2959fc9ca64398d61cbf484e"> 4759</a></span>&#160;<span class="preprocessor">#define SPI_CR1_BIDIMODE \</span></div>
<div class="line"><a name="l04760"></a><span class="lineno"> 4760</span>&#160;<span class="preprocessor">    SPI_CR1_BIDIMODE_Msk </span></div>
<div class="line"><a name="l04762"></a><span class="lineno"> 4762</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SPI_CR2 register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04763"></a><span class="lineno"> 4763</span>&#160;<span class="preprocessor">#define SPI_CR2_RXDMAEN_Pos (0U)</span></div>
<div class="line"><a name="l04764"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae038c9a5d545c01038bf6628492cdc6e"> 4764</a></span>&#160;<span class="preprocessor">#define SPI_CR2_RXDMAEN_Msk (0x1U &lt;&lt; SPI_CR2_RXDMAEN_Pos) </span></div>
<div class="line"><a name="l04765"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf23c590d98279634af05550702a806da"> 4765</a></span>&#160;<span class="preprocessor">#define SPI_CR2_RXDMAEN     SPI_CR2_RXDMAEN_Msk </span></div>
<div class="line"><a name="l04766"></a><span class="lineno"> 4766</span>&#160;<span class="preprocessor">#define SPI_CR2_TXDMAEN_Pos (1U)</span></div>
<div class="line"><a name="l04767"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga884bb8bbd8b60cea7b7fb11a23231678"> 4767</a></span>&#160;<span class="preprocessor">#define SPI_CR2_TXDMAEN_Msk (0x1U &lt;&lt; SPI_CR2_TXDMAEN_Pos) </span></div>
<div class="line"><a name="l04768"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3eee671793983a3bd669c9173b2ce210"> 4768</a></span>&#160;<span class="preprocessor">#define SPI_CR2_TXDMAEN     SPI_CR2_TXDMAEN_Msk </span></div>
<div class="line"><a name="l04769"></a><span class="lineno"> 4769</span>&#160;<span class="preprocessor">#define SPI_CR2_SSOE_Pos    (2U)</span></div>
<div class="line"><a name="l04770"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4de245d8ff3e31709fd9a665e58f15c1"> 4770</a></span>&#160;<span class="preprocessor">#define SPI_CR2_SSOE_Msk    (0x1U &lt;&lt; SPI_CR2_SSOE_Pos) </span></div>
<div class="line"><a name="l04771"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae94612b95395eff626f5f3d7d28352dd"> 4771</a></span>&#160;<span class="preprocessor">#define SPI_CR2_SSOE        SPI_CR2_SSOE_Msk           </span></div>
<div class="line"><a name="l04772"></a><span class="lineno"> 4772</span>&#160;<span class="preprocessor">#define SPI_CR2_NSSP_Pos    (3U)</span></div>
<div class="line"><a name="l04773"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1281722c6a39352d7a245ab1d6fd4509"> 4773</a></span>&#160;<span class="preprocessor">#define SPI_CR2_NSSP_Msk    (0x1U &lt;&lt; SPI_CR2_NSSP_Pos) </span></div>
<div class="line"><a name="l04774"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2e7d9d05424a68e6b02b82280541dbd2"> 4774</a></span>&#160;<span class="preprocessor">#define SPI_CR2_NSSP        SPI_CR2_NSSP_Msk </span></div>
<div class="line"><a name="l04775"></a><span class="lineno"> 4775</span>&#160;<span class="preprocessor">#define SPI_CR2_FRF_Pos     (4U)</span></div>
<div class="line"><a name="l04776"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga47060f3941e2410bd9bc3b570f39a3d1"> 4776</a></span>&#160;<span class="preprocessor">#define SPI_CR2_FRF_Msk     (0x1U &lt;&lt; SPI_CR2_FRF_Pos) </span></div>
<div class="line"><a name="l04777"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga09e3f41fa2150831afaac191046087f2"> 4777</a></span>&#160;<span class="preprocessor">#define SPI_CR2_FRF         SPI_CR2_FRF_Msk </span></div>
<div class="line"><a name="l04778"></a><span class="lineno"> 4778</span>&#160;<span class="preprocessor">#define SPI_CR2_ERRIE_Pos   (5U)</span></div>
<div class="line"><a name="l04779"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0fb21a03a7b4e7bd38520e2909063c92"> 4779</a></span>&#160;<span class="preprocessor">#define SPI_CR2_ERRIE_Msk   (0x1U &lt;&lt; SPI_CR2_ERRIE_Pos) </span></div>
<div class="line"><a name="l04780"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf18705567de7ab52a62e5ef3ba27418b"> 4780</a></span>&#160;<span class="preprocessor">#define SPI_CR2_ERRIE       SPI_CR2_ERRIE_Msk </span></div>
<div class="line"><a name="l04781"></a><span class="lineno"> 4781</span>&#160;<span class="preprocessor">#define SPI_CR2_RXNEIE_Pos  (6U)</span></div>
<div class="line"><a name="l04782"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3ad371f3900a415251ab34cd186d9a44"> 4782</a></span>&#160;<span class="preprocessor">#define SPI_CR2_RXNEIE_Msk  (0x1U &lt;&lt; SPI_CR2_RXNEIE_Pos) </span></div>
<div class="line"><a name="l04783"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa7d4c37fbbcced7f2a0421e6ffd103ea"> 4783</a></span>&#160;<span class="preprocessor">#define SPI_CR2_RXNEIE \</span></div>
<div class="line"><a name="l04784"></a><span class="lineno"> 4784</span>&#160;<span class="preprocessor">    SPI_CR2_RXNEIE_Msk </span></div>
<div class="line"><a name="l04785"></a><span class="lineno"> 4785</span>&#160;<span class="preprocessor">#define SPI_CR2_TXEIE_Pos (7U)</span></div>
<div class="line"><a name="l04786"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga64d3cd4fd2b7dca5e43332a3e2a36641"> 4786</a></span>&#160;<span class="preprocessor">#define SPI_CR2_TXEIE_Msk (0x1U &lt;&lt; SPI_CR2_TXEIE_Pos) </span></div>
<div class="line"><a name="l04787"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga23f683a1252ccaf625cae1a978989b2c"> 4787</a></span>&#160;<span class="preprocessor">#define SPI_CR2_TXEIE                                       \</span></div>
<div class="line"><a name="l04788"></a><span class="lineno"> 4788</span>&#160;<span class="preprocessor">    SPI_CR2_TXEIE_Msk </span></div>
<div class="line"><a name="l04790"></a><span class="lineno"> 4790</span>&#160;<span class="preprocessor">#define SPI_CR2_DS_Pos     (8U)</span></div>
<div class="line"><a name="l04791"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac7db0848da7dbee5d397a27c6f51a865"> 4791</a></span>&#160;<span class="preprocessor">#define SPI_CR2_DS_Msk     (0xFU &lt;&lt; SPI_CR2_DS_Pos) </span></div>
<div class="line"><a name="l04792"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad72d3bea8f7b00a3aed164205560883e"> 4792</a></span>&#160;<span class="preprocessor">#define SPI_CR2_DS         SPI_CR2_DS_Msk           </span></div>
<div class="line"><a name="l04793"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1c8b0bd4da867611af0da029844516da"> 4793</a></span>&#160;<span class="preprocessor">#define SPI_CR2_DS_0       (0x1U &lt;&lt; SPI_CR2_DS_Pos) </span></div>
<div class="line"><a name="l04794"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac6a617224e715578574d6ecd4218624e"> 4794</a></span>&#160;<span class="preprocessor">#define SPI_CR2_DS_1       (0x2U &lt;&lt; SPI_CR2_DS_Pos) </span></div>
<div class="line"><a name="l04795"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gadab568575d59e159d7b607216a02c802"> 4795</a></span>&#160;<span class="preprocessor">#define SPI_CR2_DS_2       (0x4U &lt;&lt; SPI_CR2_DS_Pos) </span></div>
<div class="line"><a name="l04796"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab05715df3b87f83b5caf3509e7b2eb34"> 4796</a></span>&#160;<span class="preprocessor">#define SPI_CR2_DS_3       (0x8U &lt;&lt; SPI_CR2_DS_Pos) </span></div>
<div class="line"><a name="l04797"></a><span class="lineno"> 4797</span>&#160;<span class="preprocessor">#define SPI_CR2_FRXTH_Pos  (12U)</span></div>
<div class="line"><a name="l04798"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1aeae96a86eaad0ace634241b0de7ce2"> 4798</a></span>&#160;<span class="preprocessor">#define SPI_CR2_FRXTH_Msk  (0x1U &lt;&lt; SPI_CR2_FRXTH_Pos) </span></div>
<div class="line"><a name="l04799"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6e02994914afef4270508bc3219db477"> 4799</a></span>&#160;<span class="preprocessor">#define SPI_CR2_FRXTH      SPI_CR2_FRXTH_Msk </span></div>
<div class="line"><a name="l04800"></a><span class="lineno"> 4800</span>&#160;<span class="preprocessor">#define SPI_CR2_LDMARX_Pos (13U)</span></div>
<div class="line"><a name="l04801"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga328a229d4b4e8e5a84f2d2561796e985"> 4801</a></span>&#160;<span class="preprocessor">#define SPI_CR2_LDMARX_Msk (0x1U &lt;&lt; SPI_CR2_LDMARX_Pos) </span></div>
<div class="line"><a name="l04802"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa9d127b9a82de6ac3bbd50943f4691cc"> 4802</a></span>&#160;<span class="preprocessor">#define SPI_CR2_LDMARX \</span></div>
<div class="line"><a name="l04803"></a><span class="lineno"> 4803</span>&#160;<span class="preprocessor">    SPI_CR2_LDMARX_Msk </span></div>
<div class="line"><a name="l04804"></a><span class="lineno"> 4804</span>&#160;<span class="preprocessor">#define SPI_CR2_LDMATX_Pos (14U)</span></div>
<div class="line"><a name="l04805"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae17aed0276aab29fd9f996bfd02db3ce"> 4805</a></span>&#160;<span class="preprocessor">#define SPI_CR2_LDMATX_Msk (0x1U &lt;&lt; SPI_CR2_LDMATX_Pos) </span></div>
<div class="line"><a name="l04806"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae1fe5d3bde9983ff16a5227671642e1d"> 4806</a></span>&#160;<span class="preprocessor">#define SPI_CR2_LDMATX \</span></div>
<div class="line"><a name="l04807"></a><span class="lineno"> 4807</span>&#160;<span class="preprocessor">    SPI_CR2_LDMATX_Msk </span></div>
<div class="line"><a name="l04809"></a><span class="lineno"> 4809</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for SPI_SR register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04810"></a><span class="lineno"> 4810</span>&#160;<span class="preprocessor">#define SPI_SR_RXNE_Pos   (0U)</span></div>
<div class="line"><a name="l04811"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga85e7198d3d1f577cae637c8295e7691e"> 4811</a></span>&#160;<span class="preprocessor">#define SPI_SR_RXNE_Msk   (0x1U &lt;&lt; SPI_SR_RXNE_Pos) </span></div>
<div class="line"><a name="l04812"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga40e14de547aa06864abcd4b0422d8b48"> 4812</a></span>&#160;<span class="preprocessor">#define SPI_SR_RXNE       SPI_SR_RXNE_Msk </span></div>
<div class="line"><a name="l04813"></a><span class="lineno"> 4813</span>&#160;<span class="preprocessor">#define SPI_SR_TXE_Pos    (1U)</span></div>
<div class="line"><a name="l04814"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaee9564d438c48424c767347324a2eb03"> 4814</a></span>&#160;<span class="preprocessor">#define SPI_SR_TXE_Msk    (0x1U &lt;&lt; SPI_SR_TXE_Pos) </span></div>
<div class="line"><a name="l04815"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5bd5d21816947fcb25ccae7d3bf8eb2c"> 4815</a></span>&#160;<span class="preprocessor">#define SPI_SR_TXE        SPI_SR_TXE_Msk           </span></div>
<div class="line"><a name="l04816"></a><span class="lineno"> 4816</span>&#160;<span class="preprocessor">#define SPI_SR_CRCERR_Pos (4U)</span></div>
<div class="line"><a name="l04817"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad4f508924f9e531136bf0d4fadb68d48"> 4817</a></span>&#160;<span class="preprocessor">#define SPI_SR_CRCERR_Msk (0x1U &lt;&lt; SPI_SR_CRCERR_Pos) </span></div>
<div class="line"><a name="l04818"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga69e543fa9584fd636032a3ee735f750b"> 4818</a></span>&#160;<span class="preprocessor">#define SPI_SR_CRCERR     SPI_SR_CRCERR_Msk           </span></div>
<div class="line"><a name="l04819"></a><span class="lineno"> 4819</span>&#160;<span class="preprocessor">#define SPI_SR_MODF_Pos   (5U)</span></div>
<div class="line"><a name="l04820"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3db9b07f317546b9f724067956b07e9c"> 4820</a></span>&#160;<span class="preprocessor">#define SPI_SR_MODF_Msk   (0x1U &lt;&lt; SPI_SR_MODF_Pos) </span></div>
<div class="line"><a name="l04821"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabaa043349833dc7b8138969c64f63adf"> 4821</a></span>&#160;<span class="preprocessor">#define SPI_SR_MODF       SPI_SR_MODF_Msk           </span></div>
<div class="line"><a name="l04822"></a><span class="lineno"> 4822</span>&#160;<span class="preprocessor">#define SPI_SR_OVR_Pos    (6U)</span></div>
<div class="line"><a name="l04823"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga73daf0783ad13468420bbf4d05e150dd"> 4823</a></span>&#160;<span class="preprocessor">#define SPI_SR_OVR_Msk    (0x1U &lt;&lt; SPI_SR_OVR_Pos) </span></div>
<div class="line"><a name="l04824"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa8d902302c5eb81ce4a57029de281232"> 4824</a></span>&#160;<span class="preprocessor">#define SPI_SR_OVR        SPI_SR_OVR_Msk           </span></div>
<div class="line"><a name="l04825"></a><span class="lineno"> 4825</span>&#160;<span class="preprocessor">#define SPI_SR_BSY_Pos    (7U)</span></div>
<div class="line"><a name="l04826"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafcecff7ba1632cf4035a83dd588c4421"> 4826</a></span>&#160;<span class="preprocessor">#define SPI_SR_BSY_Msk    (0x1U &lt;&lt; SPI_SR_BSY_Pos) </span></div>
<div class="line"><a name="l04827"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa3498df67729ae048dc5f315ef7c16bf"> 4827</a></span>&#160;<span class="preprocessor">#define SPI_SR_BSY        SPI_SR_BSY_Msk           </span></div>
<div class="line"><a name="l04828"></a><span class="lineno"> 4828</span>&#160;<span class="preprocessor">#define SPI_SR_FRE_Pos    (8U)</span></div>
<div class="line"><a name="l04829"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabd7e467f149f7b4f7c6eb2deb8be5338"> 4829</a></span>&#160;<span class="preprocessor">#define SPI_SR_FRE_Msk    (0x1U &lt;&lt; SPI_SR_FRE_Pos) </span></div>
<div class="line"><a name="l04830"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gace2c7cac9431231663af42e6f5aabce6"> 4830</a></span>&#160;<span class="preprocessor">#define SPI_SR_FRE        SPI_SR_FRE_Msk           </span></div>
<div class="line"><a name="l04831"></a><span class="lineno"> 4831</span>&#160;<span class="preprocessor">#define SPI_SR_FRLVL_Pos  (9U)</span></div>
<div class="line"><a name="l04832"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga55736e2e0d0d6c79de7ab2de1780f1e1"> 4832</a></span>&#160;<span class="preprocessor">#define SPI_SR_FRLVL_Msk  (0x3U &lt;&lt; SPI_SR_FRLVL_Pos) </span></div>
<div class="line"><a name="l04833"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga60df84101c523802832c4d1a2895d665"> 4833</a></span>&#160;<span class="preprocessor">#define SPI_SR_FRLVL      SPI_SR_FRLVL_Msk </span></div>
<div class="line"><a name="l04834"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa71097020570fca9a40525ab885006c6"> 4834</a></span>&#160;<span class="preprocessor">#define SPI_SR_FRLVL_0    (0x1U &lt;&lt; SPI_SR_FRLVL_Pos) </span></div>
<div class="line"><a name="l04835"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab005ca7ab6c83b59888e4f6185fd2495"> 4835</a></span>&#160;<span class="preprocessor">#define SPI_SR_FRLVL_1    (0x2U &lt;&lt; SPI_SR_FRLVL_Pos) </span></div>
<div class="line"><a name="l04836"></a><span class="lineno"> 4836</span>&#160;<span class="preprocessor">#define SPI_SR_FTLVL_Pos  (11U)</span></div>
<div class="line"><a name="l04837"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa15785f5b333e50c39392193acc5f2bd"> 4837</a></span>&#160;<span class="preprocessor">#define SPI_SR_FTLVL_Msk  (0x3U &lt;&lt; SPI_SR_FTLVL_Pos) </span></div>
<div class="line"><a name="l04838"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga17880f1e186033ebc6917c008a623371"> 4838</a></span>&#160;<span class="preprocessor">#define SPI_SR_FTLVL      SPI_SR_FTLVL_Msk </span></div>
<div class="line"><a name="l04839"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga39582c6501a37d23965a05094b45b960"> 4839</a></span>&#160;<span class="preprocessor">#define SPI_SR_FTLVL_0    (0x1U &lt;&lt; SPI_SR_FTLVL_Pos) </span></div>
<div class="line"><a name="l04840"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaaecd73445c075217abe6443b3788d702"> 4840</a></span>&#160;<span class="preprocessor">#define SPI_SR_FTLVL_1    (0x2U &lt;&lt; SPI_SR_FTLVL_Pos) </span></div>
<div class="line"><a name="l04842"></a><span class="lineno"> 4842</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for SPI_DR register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04843"></a><span class="lineno"> 4843</span>&#160;<span class="preprocessor">#define SPI_DR_DR_Pos (0U)</span></div>
<div class="line"><a name="l04844"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf50021b52352481a497f21c72c33e966"> 4844</a></span>&#160;<span class="preprocessor">#define SPI_DR_DR_Msk (0xFFFFFFFFU &lt;&lt; SPI_DR_DR_Pos) </span></div>
<div class="line"><a name="l04845"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa4da7d7f05a28d1aaa52ec557e55e1ad"> 4845</a></span>&#160;<span class="preprocessor">#define SPI_DR_DR     SPI_DR_DR_Msk                  </span></div>
<div class="line"><a name="l04847"></a><span class="lineno"> 4847</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SPI_CRCPR register  *****************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04848"></a><span class="lineno"> 4848</span>&#160;<span class="preprocessor">#define SPI_CRCPR_CRCPOLY_Pos (0U)</span></div>
<div class="line"><a name="l04849"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga67c234978a817dee4fc561201b3ef056"> 4849</a></span>&#160;<span class="preprocessor">#define SPI_CRCPR_CRCPOLY_Msk \</span></div>
<div class="line"><a name="l04850"></a><span class="lineno"> 4850</span>&#160;<span class="preprocessor">    (0xFFFFFFFFU &lt;&lt; SPI_CRCPR_CRCPOLY_Pos) </span></div>
<div class="line"><a name="l04851"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae968658ab837800723eafcc21af10247"> 4851</a></span>&#160;<span class="preprocessor">#define SPI_CRCPR_CRCPOLY                              \</span></div>
<div class="line"><a name="l04852"></a><span class="lineno"> 4852</span>&#160;<span class="preprocessor">    SPI_CRCPR_CRCPOLY_Msk </span></div>
<div class="line"><a name="l04855"></a><span class="lineno"> 4855</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SPI_RXCRCR register  *****************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04856"></a><span class="lineno"> 4856</span>&#160;<span class="preprocessor">#define SPI_RXCRCR_RXCRC_Pos (0U)</span></div>
<div class="line"><a name="l04857"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3318f05b5d1bebf96434ae4bc88e46da"> 4857</a></span>&#160;<span class="preprocessor">#define SPI_RXCRCR_RXCRC_Msk \</span></div>
<div class="line"><a name="l04858"></a><span class="lineno"> 4858</span>&#160;<span class="preprocessor">    (0xFFFFFFFFU &lt;&lt; SPI_RXCRCR_RXCRC_Pos)     </span></div>
<div class="line"><a name="l04859"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3a01a578c2c7bb4e587a8f1610843181"> 4859</a></span>&#160;<span class="preprocessor">#define SPI_RXCRCR_RXCRC SPI_RXCRCR_RXCRC_Msk </span></div>
<div class="line"><a name="l04861"></a><span class="lineno"> 4861</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SPI_TXCRCR register  *****************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04862"></a><span class="lineno"> 4862</span>&#160;<span class="preprocessor">#define SPI_TXCRCR_TXCRC_Pos (0U)</span></div>
<div class="line"><a name="l04863"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaca1f646ca0bb6ae44744956b39b0702d"> 4863</a></span>&#160;<span class="preprocessor">#define SPI_TXCRCR_TXCRC_Msk \</span></div>
<div class="line"><a name="l04864"></a><span class="lineno"> 4864</span>&#160;<span class="preprocessor">    (0xFFFFFFFFU &lt;&lt; SPI_TXCRCR_TXCRC_Pos)     </span></div>
<div class="line"><a name="l04865"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1c69dc721e89e40056999b64572dff09"> 4865</a></span>&#160;<span class="preprocessor">#define SPI_TXCRCR_TXCRC SPI_TXCRCR_TXCRC_Msk </span></div>
<div class="line"><a name="l04867"></a><span class="lineno"> 4867</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SPI_I2SCFGR register  ****************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04868"></a><span class="lineno"> 4868</span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SMOD_Pos (11U)</span></div>
<div class="line"><a name="l04869"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa67cab1dd9189de25a0aec2cce90479a"> 4869</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SMOD_Msk \</span></div>
<div class="line"><a name="l04870"></a><span class="lineno"> 4870</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; SPI_I2SCFGR_I2SMOD_Pos) </span></div>
<div class="line"><a name="l04871"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae99763414b3c2f11fcfecb1f93eb6701"> 4871</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SMOD                             \</span></div>
<div class="line"><a name="l04872"></a><span class="lineno"> 4872</span>&#160;<span class="preprocessor">    SPI_I2SCFGR_I2SMOD_Msk </span></div>
<div class="line"><a name="l04875"></a><span class="lineno"> 4875</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************************************************************************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04876"></a><span class="lineno"> 4876</span>&#160;<span class="comment">/*                                                                           */</span></div>
<div class="line"><a name="l04877"></a><span class="lineno"> 4877</span>&#160;<span class="comment">/*                       System Configuration (SYSCFG)                       */</span></div>
<div class="line"><a name="l04878"></a><span class="lineno"> 4878</span>&#160;<span class="comment">/*                                                                           */</span></div>
<div class="line"><a name="l04879"></a><span class="lineno"> 4879</span>&#160;<span class="comment">/*****************************************************************************/</span></div>
<div class="line"><a name="l04880"></a><span class="lineno"> 4880</span>&#160;<span class="comment">/*****************  Bit definition for SYSCFG_CFGR1 register  ****************/</span></div>
<div class="line"><a name="l04881"></a><span class="lineno"> 4881</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_MEM_MODE_Pos (0U)</span></div>
<div class="line"><a name="l04882"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga694e0de710bb2fb84325c555e6c678bd"> 4882</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_MEM_MODE_Msk \</span></div>
<div class="line"><a name="l04883"></a><span class="lineno"> 4883</span>&#160;<span class="preprocessor">    (0x3U &lt;&lt; SYSCFG_CFGR1_MEM_MODE_Pos) </span></div>
<div class="line"><a name="l04884"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae844133af99402c342767b0406cb874d"> 4884</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_MEM_MODE \</span></div>
<div class="line"><a name="l04885"></a><span class="lineno"> 4885</span>&#160;<span class="preprocessor">    SYSCFG_CFGR1_MEM_MODE_Msk </span></div>
<div class="line"><a name="l04886"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafc84f4abe53c4d2516ab017626477817"> 4886</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_MEM_MODE_0 \</span></div>
<div class="line"><a name="l04887"></a><span class="lineno"> 4887</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; SYSCFG_CFGR1_MEM_MODE_Pos) </span></div>
<div class="line"><a name="l04888"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa51c3dbda77acf522defca9e8b8801a3"> 4888</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_MEM_MODE_1 \</span></div>
<div class="line"><a name="l04889"></a><span class="lineno"> 4889</span>&#160;<span class="preprocessor">    (0x2U &lt;&lt; SYSCFG_CFGR1_MEM_MODE_Pos) </span></div>
<div class="line"><a name="l04891"></a><span class="lineno"> 4891</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_DMA_RMP_Pos (8U)</span></div>
<div class="line"><a name="l04892"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga03379e176407740c9f6e42add0009a28"> 4892</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_DMA_RMP_Msk \</span></div>
<div class="line"><a name="l04893"></a><span class="lineno"> 4893</span>&#160;<span class="preprocessor">    (0x1FU &lt;&lt; SYSCFG_CFGR1_DMA_RMP_Pos)                       </span></div>
<div class="line"><a name="l04894"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1665274e5a19bf9ca114594e399133db"> 4894</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_DMA_RMP         SYSCFG_CFGR1_DMA_RMP_Msk </span></div>
<div class="line"><a name="l04895"></a><span class="lineno"> 4895</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_ADC_DMA_RMP_Pos (8U)</span></div>
<div class="line"><a name="l04896"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac0560f1a8e29e0db3bf4221052b72b6e"> 4896</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_ADC_DMA_RMP_Msk \</span></div>
<div class="line"><a name="l04897"></a><span class="lineno"> 4897</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; SYSCFG_CFGR1_ADC_DMA_RMP_Pos) </span></div>
<div class="line"><a name="l04898"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad54abc7be3abb562bbd087897e3bc074"> 4898</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_ADC_DMA_RMP \</span></div>
<div class="line"><a name="l04899"></a><span class="lineno"> 4899</span>&#160;<span class="preprocessor">    SYSCFG_CFGR1_ADC_DMA_RMP_Msk </span></div>
<div class="line"><a name="l04900"></a><span class="lineno"> 4900</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_USART1TX_DMA_RMP_Pos (9U)</span></div>
<div class="line"><a name="l04901"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac327de335884d912b2530e33b578b92e"> 4901</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_USART1TX_DMA_RMP_Msk \</span></div>
<div class="line"><a name="l04902"></a><span class="lineno"> 4902</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; SYSCFG_CFGR1_USART1TX_DMA_RMP_Pos) </span></div>
<div class="line"><a name="l04903"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae7367a50bd43ea5a8af81884df48f254"> 4903</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_USART1TX_DMA_RMP                          \</span></div>
<div class="line"><a name="l04904"></a><span class="lineno"> 4904</span>&#160;<span class="preprocessor">    SYSCFG_CFGR1_USART1TX_DMA_RMP_Msk </span></div>
<div class="line"><a name="l04906"></a><span class="lineno"> 4906</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_USART1RX_DMA_RMP_Pos (10U)</span></div>
<div class="line"><a name="l04907"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga830fa400ec90a6bd1e8252115c1aef34"> 4907</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_USART1RX_DMA_RMP_Msk \</span></div>
<div class="line"><a name="l04908"></a><span class="lineno"> 4908</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; SYSCFG_CFGR1_USART1RX_DMA_RMP_Pos) </span></div>
<div class="line"><a name="l04909"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gada73e24f0db4c17bb3ff19c42799fdaf"> 4909</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_USART1RX_DMA_RMP                          \</span></div>
<div class="line"><a name="l04910"></a><span class="lineno"> 4910</span>&#160;<span class="preprocessor">    SYSCFG_CFGR1_USART1RX_DMA_RMP_Msk </span></div>
<div class="line"><a name="l04912"></a><span class="lineno"> 4912</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_TIM16_DMA_RMP_Pos (11U)</span></div>
<div class="line"><a name="l04913"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga073c1c3f71bd191102f9a787082df7d8"> 4913</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_TIM16_DMA_RMP_Msk \</span></div>
<div class="line"><a name="l04914"></a><span class="lineno"> 4914</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; SYSCFG_CFGR1_TIM16_DMA_RMP_Pos) </span></div>
<div class="line"><a name="l04915"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf7fa1213ab68bcce2a480325814366ff"> 4915</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_TIM16_DMA_RMP \</span></div>
<div class="line"><a name="l04916"></a><span class="lineno"> 4916</span>&#160;<span class="preprocessor">    SYSCFG_CFGR1_TIM16_DMA_RMP_Msk </span></div>
<div class="line"><a name="l04917"></a><span class="lineno"> 4917</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_TIM17_DMA_RMP_Pos (12U)</span></div>
<div class="line"><a name="l04918"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaae105a737eb48a8c3ced5167be02be68"> 4918</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_TIM17_DMA_RMP_Msk \</span></div>
<div class="line"><a name="l04919"></a><span class="lineno"> 4919</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; SYSCFG_CFGR1_TIM17_DMA_RMP_Pos) </span></div>
<div class="line"><a name="l04920"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga93eb83f8ea3091f030fdfad3fdae926b"> 4920</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_TIM17_DMA_RMP \</span></div>
<div class="line"><a name="l04921"></a><span class="lineno"> 4921</span>&#160;<span class="preprocessor">    SYSCFG_CFGR1_TIM17_DMA_RMP_Msk </span></div>
<div class="line"><a name="l04923"></a><span class="lineno"> 4923</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_I2C_FMP_PB6_Pos (16U)</span></div>
<div class="line"><a name="l04924"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga38a1e574266cf666f68b961dc63077de"> 4924</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_I2C_FMP_PB6_Msk \</span></div>
<div class="line"><a name="l04925"></a><span class="lineno"> 4925</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; SYSCFG_CFGR1_I2C_FMP_PB6_Pos) </span></div>
<div class="line"><a name="l04926"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga60cd7909ee96ba91280daff7fac4f76a"> 4926</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_I2C_FMP_PB6 \</span></div>
<div class="line"><a name="l04927"></a><span class="lineno"> 4927</span>&#160;<span class="preprocessor">    SYSCFG_CFGR1_I2C_FMP_PB6_Msk </span></div>
<div class="line"><a name="l04928"></a><span class="lineno"> 4928</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_I2C_FMP_PB7_Pos (17U)</span></div>
<div class="line"><a name="l04929"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1025dad61e046da011f214cde0491e3c"> 4929</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_I2C_FMP_PB7_Msk \</span></div>
<div class="line"><a name="l04930"></a><span class="lineno"> 4930</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; SYSCFG_CFGR1_I2C_FMP_PB7_Pos) </span></div>
<div class="line"><a name="l04931"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga65a2cd1a2a0ef7012e87fa06c5e8cb05"> 4931</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_I2C_FMP_PB7 \</span></div>
<div class="line"><a name="l04932"></a><span class="lineno"> 4932</span>&#160;<span class="preprocessor">    SYSCFG_CFGR1_I2C_FMP_PB7_Msk </span></div>
<div class="line"><a name="l04933"></a><span class="lineno"> 4933</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_I2C_FMP_PB8_Pos (18U)</span></div>
<div class="line"><a name="l04934"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac660f6d79e1b8ba569e6c906ec7feb30"> 4934</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_I2C_FMP_PB8_Msk \</span></div>
<div class="line"><a name="l04935"></a><span class="lineno"> 4935</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; SYSCFG_CFGR1_I2C_FMP_PB8_Pos) </span></div>
<div class="line"><a name="l04936"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8df0fd48121dfd545c2e005da130d867"> 4936</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_I2C_FMP_PB8 \</span></div>
<div class="line"><a name="l04937"></a><span class="lineno"> 4937</span>&#160;<span class="preprocessor">    SYSCFG_CFGR1_I2C_FMP_PB8_Msk </span></div>
<div class="line"><a name="l04938"></a><span class="lineno"> 4938</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_I2C_FMP_PB9_Pos (19U)</span></div>
<div class="line"><a name="l04939"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9fdf664525506c71767e545f77ed065a"> 4939</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_I2C_FMP_PB9_Msk \</span></div>
<div class="line"><a name="l04940"></a><span class="lineno"> 4940</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; SYSCFG_CFGR1_I2C_FMP_PB9_Pos) </span></div>
<div class="line"><a name="l04941"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaee2ff2bb9e8f061cdc2de4b585f08747"> 4941</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_I2C_FMP_PB9 \</span></div>
<div class="line"><a name="l04942"></a><span class="lineno"> 4942</span>&#160;<span class="preprocessor">    SYSCFG_CFGR1_I2C_FMP_PB9_Msk </span></div>
<div class="line"><a name="l04943"></a><span class="lineno"> 4943</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_I2C_FMP_I2C1_Pos (20U)</span></div>
<div class="line"><a name="l04944"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga64b6b07ac84962e04a6bd3c4c11f4098"> 4944</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_I2C_FMP_I2C1_Msk \</span></div>
<div class="line"><a name="l04945"></a><span class="lineno"> 4945</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; SYSCFG_CFGR1_I2C_FMP_I2C1_Pos) </span></div>
<div class="line"><a name="l04946"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga67a8583f272d6806752311933f61f7dc"> 4946</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_I2C_FMP_I2C1                                           \</span></div>
<div class="line"><a name="l04947"></a><span class="lineno"> 4947</span>&#160;<span class="preprocessor">    SYSCFG_CFGR1_I2C_FMP_I2C1_Msk </span></div>
<div class="line"><a name="l04949"></a><span class="lineno"> 4949</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_I2C_FMP_PA9_Pos (22U)</span></div>
<div class="line"><a name="l04950"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5adb4b115a99461312142658e8618b9e"> 4950</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_I2C_FMP_PA9_Msk \</span></div>
<div class="line"><a name="l04951"></a><span class="lineno"> 4951</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; SYSCFG_CFGR1_I2C_FMP_PA9_Pos) </span></div>
<div class="line"><a name="l04952"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga397968e4c00d429c3b9645172243151a"> 4952</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_I2C_FMP_PA9 \</span></div>
<div class="line"><a name="l04953"></a><span class="lineno"> 4953</span>&#160;<span class="preprocessor">    SYSCFG_CFGR1_I2C_FMP_PA9_Msk </span></div>
<div class="line"><a name="l04954"></a><span class="lineno"> 4954</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_I2C_FMP_PA10_Pos (23U)</span></div>
<div class="line"><a name="l04955"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafb0702ddb88983af29ee5777521a5329"> 4955</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_I2C_FMP_PA10_Msk \</span></div>
<div class="line"><a name="l04956"></a><span class="lineno"> 4956</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; SYSCFG_CFGR1_I2C_FMP_PA10_Pos) </span></div>
<div class="line"><a name="l04957"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafc8aeac8cb833a850556f905ae0b5028"> 4957</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_I2C_FMP_PA10 \</span></div>
<div class="line"><a name="l04958"></a><span class="lineno"> 4958</span>&#160;<span class="preprocessor">    SYSCFG_CFGR1_I2C_FMP_PA10_Msk </span></div>
<div class="line"><a name="l04960"></a><span class="lineno"> 4960</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SYSCFG_EXTICR1 register  **************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04961"></a><span class="lineno"> 4961</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_Pos (0U)</span></div>
<div class="line"><a name="l04962"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7c2b219e4d77fac522233905dc0d8de8"> 4962</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_Msk \</span></div>
<div class="line"><a name="l04963"></a><span class="lineno"> 4963</span>&#160;<span class="preprocessor">    (0xFU &lt;&lt; SYSCFG_EXTICR1_EXTI0_Pos) </span></div>
<div class="line"><a name="l04964"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga75b70d07448c3037234bc2abb8e3d884"> 4964</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0 \</span></div>
<div class="line"><a name="l04965"></a><span class="lineno"> 4965</span>&#160;<span class="preprocessor">    SYSCFG_EXTICR1_EXTI0_Msk </span></div>
<div class="line"><a name="l04966"></a><span class="lineno"> 4966</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_Pos (4U)</span></div>
<div class="line"><a name="l04967"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac033e65cf79968349e0fa5e52ebf4ccd"> 4967</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_Msk \</span></div>
<div class="line"><a name="l04968"></a><span class="lineno"> 4968</span>&#160;<span class="preprocessor">    (0xFU &lt;&lt; SYSCFG_EXTICR1_EXTI1_Pos) </span></div>
<div class="line"><a name="l04969"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7fc84838c77f799cb7e57d6e97c6c16d"> 4969</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1 \</span></div>
<div class="line"><a name="l04970"></a><span class="lineno"> 4970</span>&#160;<span class="preprocessor">    SYSCFG_EXTICR1_EXTI1_Msk </span></div>
<div class="line"><a name="l04971"></a><span class="lineno"> 4971</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_Pos (8U)</span></div>
<div class="line"><a name="l04972"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1383ce11441c048c62e317e78eff0545"> 4972</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_Msk \</span></div>
<div class="line"><a name="l04973"></a><span class="lineno"> 4973</span>&#160;<span class="preprocessor">    (0xFU &lt;&lt; SYSCFG_EXTICR1_EXTI2_Pos) </span></div>
<div class="line"><a name="l04974"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6d0a0a6b8223777937d8c9012658d6cd"> 4974</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2 \</span></div>
<div class="line"><a name="l04975"></a><span class="lineno"> 4975</span>&#160;<span class="preprocessor">    SYSCFG_EXTICR1_EXTI2_Msk </span></div>
<div class="line"><a name="l04976"></a><span class="lineno"> 4976</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_Pos (12U)</span></div>
<div class="line"><a name="l04977"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga90072fd2defc44f0975836484c9d9bbf"> 4977</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_Msk \</span></div>
<div class="line"><a name="l04978"></a><span class="lineno"> 4978</span>&#160;<span class="preprocessor">    (0xFU &lt;&lt; SYSCFG_EXTICR1_EXTI3_Pos) </span></div>
<div class="line"><a name="l04979"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac3bf2306f79ebb709da5ecf83e59ded4"> 4979</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3 \</span></div>
<div class="line"><a name="l04980"></a><span class="lineno"> 4980</span>&#160;<span class="preprocessor">    SYSCFG_EXTICR1_EXTI3_Msk </span></div>
<div class="line"><a name="l04985"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6de6aa8e32ae5cd07fd69e42e7226bd1"> 4985</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PA (0x00000000U) </span></div>
<div class="line"><a name="l04986"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf43c9ef6b61e39655cbe969967c79a69"> 4986</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PB (0x00000001U) </span></div>
<div class="line"><a name="l04987"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga861a4d7b48ffd93997267baaad12fd51"> 4987</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PC (0x00000002U) </span></div>
<div class="line"><a name="l04988"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf6439042c8cd14f99fe3813cff47c0ee"> 4988</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PD (0x00000003U) </span></div>
<div class="line"><a name="l04989"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa897f1ac8311e57339eaf7813239eaf4"> 4989</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PF (0x00000005U) </span></div>
<div class="line"><a name="l04994"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf4b78c30e4ef4fa441582eb3c102865d"> 4994</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PA (0x00000000U) </span></div>
<div class="line"><a name="l04995"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga19a11fce288d19546c76257483e0dcb6"> 4995</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PB (0x00000010U) </span></div>
<div class="line"><a name="l04996"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae45a8c814b13fa19f157364dc715c08a"> 4996</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PC (0x00000020U) </span></div>
<div class="line"><a name="l04997"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga93cb136eaf357affc4a28a8d423cabbb"> 4997</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PD (0x00000030U) </span></div>
<div class="line"><a name="l04998"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga43ea410456aa31dfe6ec4889de62428b"> 4998</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PF (0x00000050U) </span></div>
<div class="line"><a name="l05003"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4096f472e87e021f4d4c94457ddaf5f1"> 5003</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PA (0x00000000U) </span></div>
<div class="line"><a name="l05004"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8cd240d61fd8a9666621f0dee07a08e5"> 5004</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PB (0x00000100U) </span></div>
<div class="line"><a name="l05005"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga03ce7faaf56aa9efcc74af65619e275e"> 5005</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PC (0x00000200U) </span></div>
<div class="line"><a name="l05006"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafc35fcdcc89b487fab2901e1f5a7f41b"> 5006</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PD (0x00000300U) </span></div>
<div class="line"><a name="l05007"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab538769f1da056b3f57fb984adeef252"> 5007</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PF (0x00000500U) </span></div>
<div class="line"><a name="l05012"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga45ed24773c389f4477944c2c43d106c0"> 5012</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PA (0x00000000U) </span></div>
<div class="line"><a name="l05013"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga652183838bb096717551bf8a1917c257"> 5013</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PB (0x00001000U) </span></div>
<div class="line"><a name="l05014"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacb1809e5b8a9ebc4b1cbc8967d985929"> 5014</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PC (0x00002000U) </span></div>
<div class="line"><a name="l05015"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga205440ffa174509d57c2b6a1814f8202"> 5015</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PD (0x00003000U) </span></div>
<div class="line"><a name="l05016"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga40240ee616b6e06ecd8dabe9d8e56e71"> 5016</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PF (0x00005000U) </span></div>
<div class="line"><a name="l05018"></a><span class="lineno"> 5018</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SYSCFG_EXTICR2 register  **************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05019"></a><span class="lineno"> 5019</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_Pos (0U)</span></div>
<div class="line"><a name="l05020"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf05f6030b07cf7ca730a2ea8325e7640"> 5020</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_Msk \</span></div>
<div class="line"><a name="l05021"></a><span class="lineno"> 5021</span>&#160;<span class="preprocessor">    (0xFU &lt;&lt; SYSCFG_EXTICR2_EXTI4_Pos) </span></div>
<div class="line"><a name="l05022"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad2a57b4872977812e60d521268190e1e"> 5022</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4 \</span></div>
<div class="line"><a name="l05023"></a><span class="lineno"> 5023</span>&#160;<span class="preprocessor">    SYSCFG_EXTICR2_EXTI4_Msk </span></div>
<div class="line"><a name="l05024"></a><span class="lineno"> 5024</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_Pos (4U)</span></div>
<div class="line"><a name="l05025"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa47b595915b1cd571357a04f31c79656"> 5025</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_Msk \</span></div>
<div class="line"><a name="l05026"></a><span class="lineno"> 5026</span>&#160;<span class="preprocessor">    (0xFU &lt;&lt; SYSCFG_EXTICR2_EXTI5_Pos) </span></div>
<div class="line"><a name="l05027"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6682a1b97b04c5c33085ffd2827ccd17"> 5027</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5 \</span></div>
<div class="line"><a name="l05028"></a><span class="lineno"> 5028</span>&#160;<span class="preprocessor">    SYSCFG_EXTICR2_EXTI5_Msk </span></div>
<div class="line"><a name="l05029"></a><span class="lineno"> 5029</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_Pos (8U)</span></div>
<div class="line"><a name="l05030"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaadbcd9e40a5da23a133cd3479d326c66"> 5030</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_Msk \</span></div>
<div class="line"><a name="l05031"></a><span class="lineno"> 5031</span>&#160;<span class="preprocessor">    (0xFU &lt;&lt; SYSCFG_EXTICR2_EXTI6_Pos) </span></div>
<div class="line"><a name="l05032"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6c50caf6019fd7d5038d77e61f57ad7b"> 5032</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6 \</span></div>
<div class="line"><a name="l05033"></a><span class="lineno"> 5033</span>&#160;<span class="preprocessor">    SYSCFG_EXTICR2_EXTI6_Msk </span></div>
<div class="line"><a name="l05034"></a><span class="lineno"> 5034</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_Pos (12U)</span></div>
<div class="line"><a name="l05035"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga97160d2262cb4ab1ae9098809391f52e"> 5035</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_Msk \</span></div>
<div class="line"><a name="l05036"></a><span class="lineno"> 5036</span>&#160;<span class="preprocessor">    (0xFU &lt;&lt; SYSCFG_EXTICR2_EXTI7_Pos) </span></div>
<div class="line"><a name="l05037"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga638ea3bb014752813d064d37b3388950"> 5037</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7 \</span></div>
<div class="line"><a name="l05038"></a><span class="lineno"> 5038</span>&#160;<span class="preprocessor">    SYSCFG_EXTICR2_EXTI7_Msk </span></div>
<div class="line"><a name="l05043"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga51147f1747daf48dbcfad03285ae8889"> 5043</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PA (0x00000000U) </span></div>
<div class="line"><a name="l05044"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga917aeb0df688d6b34785085fc85d9e47"> 5044</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PB (0x00000001U) </span></div>
<div class="line"><a name="l05045"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga14ac312beeb19d3bb34a552546477613"> 5045</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PC (0x00000002U) </span></div>
<div class="line"><a name="l05046"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaec62164e18d1b525e8272169b1efe642"> 5046</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PD (0x00000003U) </span></div>
<div class="line"><a name="l05047"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0adc3c72bddc65977e3ef56df74ed40e"> 5047</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PF (0x00000005U) </span></div>
<div class="line"><a name="l05052"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafb9581c515a4bdf1ed88fe96d8c24794"> 5052</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PA (0x00000000U) </span></div>
<div class="line"><a name="l05053"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga90a3f610234dfa13f56e72c76a12be74"> 5053</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PB (0x00000010U) </span></div>
<div class="line"><a name="l05054"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga33b6bdc1b4bfeda0d4034dc67f1a6046"> 5054</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PC (0x00000020U) </span></div>
<div class="line"><a name="l05055"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0eea392f1530c7cb794a63d04e268a70"> 5055</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PD (0x00000030U) </span></div>
<div class="line"><a name="l05056"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga740e27c5bead2c914a134ac4ed4d05b3"> 5056</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PF (0x00000050U) </span></div>
<div class="line"><a name="l05061"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3e87c78fb6dfde7c8b7f81fe3b65aae9"> 5061</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PA (0x00000000U) </span></div>
<div class="line"><a name="l05062"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6528de8e4ca8741e86ae254e1d6b2a70"> 5062</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PB (0x00000100U) </span></div>
<div class="line"><a name="l05063"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga53d8745705d5eb84c70a8554f61d59ac"> 5063</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PC (0x00000200U) </span></div>
<div class="line"><a name="l05064"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga26c97cdece451441e49120e754020cdc"> 5064</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PD (0x00000300U) </span></div>
<div class="line"><a name="l05065"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0d36de53e52c8a4c7991513fec326df6"> 5065</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PF (0x00000500U) </span></div>
<div class="line"><a name="l05070"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2f1bfd3af524288b6ce54d7f9aef410a"> 5070</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PA (0x00000000U) </span></div>
<div class="line"><a name="l05071"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab18d324986b18858f901febbcc2a57b7"> 5071</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PB (0x00001000U) </span></div>
<div class="line"><a name="l05072"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae9f53618d9cf13af2b2ecf191da8595a"> 5072</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PC (0x00002000U) </span></div>
<div class="line"><a name="l05073"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae38aa3b76227bb8e9d8cedc31c023f63"> 5073</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PD (0x00003000U) </span></div>
<div class="line"><a name="l05074"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaaf2c3a661be3569fffe11515e37de1e4"> 5074</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PF (0x00005000U) </span></div>
<div class="line"><a name="l05076"></a><span class="lineno"> 5076</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SYSCFG_EXTICR3 register  **************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05077"></a><span class="lineno"> 5077</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_Pos (0U)</span></div>
<div class="line"><a name="l05078"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab693b7e686ba5646959113dd6b408673"> 5078</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_Msk \</span></div>
<div class="line"><a name="l05079"></a><span class="lineno"> 5079</span>&#160;<span class="preprocessor">    (0xFU &lt;&lt; SYSCFG_EXTICR3_EXTI8_Pos) </span></div>
<div class="line"><a name="l05080"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf2a656b18cc728e38acb72cf8d7e7935"> 5080</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8 \</span></div>
<div class="line"><a name="l05081"></a><span class="lineno"> 5081</span>&#160;<span class="preprocessor">    SYSCFG_EXTICR3_EXTI8_Msk </span></div>
<div class="line"><a name="l05082"></a><span class="lineno"> 5082</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_Pos (4U)</span></div>
<div class="line"><a name="l05083"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8ea1b3c5cb074a305ad06709a7023689"> 5083</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_Msk \</span></div>
<div class="line"><a name="l05084"></a><span class="lineno"> 5084</span>&#160;<span class="preprocessor">    (0xFU &lt;&lt; SYSCFG_EXTICR3_EXTI9_Pos) </span></div>
<div class="line"><a name="l05085"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga002462e4c233adc6dd502de726994575"> 5085</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9 \</span></div>
<div class="line"><a name="l05086"></a><span class="lineno"> 5086</span>&#160;<span class="preprocessor">    SYSCFG_EXTICR3_EXTI9_Msk </span></div>
<div class="line"><a name="l05087"></a><span class="lineno"> 5087</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_Pos (8U)</span></div>
<div class="line"><a name="l05088"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1803c2719fb53533547496e02c8b07d4"> 5088</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_Msk \</span></div>
<div class="line"><a name="l05089"></a><span class="lineno"> 5089</span>&#160;<span class="preprocessor">    (0xFU &lt;&lt; SYSCFG_EXTICR3_EXTI10_Pos) </span></div>
<div class="line"><a name="l05090"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8fc06b17c3b3d393b749bf9924a43a80"> 5090</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10 \</span></div>
<div class="line"><a name="l05091"></a><span class="lineno"> 5091</span>&#160;<span class="preprocessor">    SYSCFG_EXTICR3_EXTI10_Msk </span></div>
<div class="line"><a name="l05092"></a><span class="lineno"> 5092</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_Pos (12U)</span></div>
<div class="line"><a name="l05093"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4c7d37c95e30bf30ac80d455bfa9a842"> 5093</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_Msk \</span></div>
<div class="line"><a name="l05094"></a><span class="lineno"> 5094</span>&#160;<span class="preprocessor">    (0xFU &lt;&lt; SYSCFG_EXTICR3_EXTI11_Pos) </span></div>
<div class="line"><a name="l05095"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa66cc9a579696c8f5c41f5f138ee1e67"> 5095</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11 \</span></div>
<div class="line"><a name="l05096"></a><span class="lineno"> 5096</span>&#160;<span class="preprocessor">    SYSCFG_EXTICR3_EXTI11_Msk </span></div>
<div class="line"><a name="l05101"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae1c6843a871f1a06ca25c0de50048b10"> 5101</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PA (0x00000000U) </span></div>
<div class="line"><a name="l05102"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4818dc7bffc8dfc2acc48995a62e66c5"> 5102</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PB (0x00000001U) </span></div>
<div class="line"><a name="l05103"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaba0d34ff57632d7753981404cef548e2"> 5103</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PC (0x00000002U) </span></div>
<div class="line"><a name="l05104"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa15260ba354dee354f0a71e7913009c3"> 5104</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PD (0x00000003U) </span></div>
<div class="line"><a name="l05105"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga425e41001af4b205b8fbfba723572a81"> 5105</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PF (0x00000005U) </span></div>
<div class="line"><a name="l05110"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga93e284e59c4ff887b2e79851ac0a81c4"> 5110</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PA (0x00000000U) </span></div>
<div class="line"><a name="l05111"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa9271cbc1ed09774a5fef4b379cab260"> 5111</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PB (0x00000010U) </span></div>
<div class="line"><a name="l05112"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1cc355176941881870c620c0837cab48"> 5112</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PC (0x00000020U) </span></div>
<div class="line"><a name="l05113"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga75af3c7a94cfc78361c94b054f9fe064"> 5113</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PD (0x00000030U) </span></div>
<div class="line"><a name="l05114"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga76ef2422b4d021d0cc038cb6325ed311"> 5114</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PF (0x00000050U) </span></div>
<div class="line"><a name="l05119"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga25acdbb9e916c440c41a060d861130ee"> 5119</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PA (0x00000000U) </span></div>
<div class="line"><a name="l05120"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab8d9aec4349bf38a4a9753b267b7de7e"> 5120</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PB (0x00000100U) </span></div>
<div class="line"><a name="l05121"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga62d2b81d49e30ab4fe96572be5da8484"> 5121</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PC (0x00000200U) </span></div>
<div class="line"><a name="l05122"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaab3553c540cd836d465824939c2e3b79"> 5122</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PD (0x00000300U) </span></div>
<div class="line"><a name="l05123"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga09ed841a11367cda67c7a416ed6d9b99"> 5123</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PF (0x00000500U) </span></div>
<div class="line"><a name="l05128"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0ca8a85d4512677eff6ed2aac897a366"> 5128</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PA (0x00000000U) </span></div>
<div class="line"><a name="l05129"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaedb3a8cc6b1763e303986553c0e4e7f8"> 5129</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PB (0x00001000U) </span></div>
<div class="line"><a name="l05130"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0b01c8ba6cb27899a4f5fa494bf2b3f5"> 5130</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PC (0x00002000U) </span></div>
<div class="line"><a name="l05131"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6a69d636cda0352da0982c54f582787d"> 5131</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PD (0x00003000U) </span></div>
<div class="line"><a name="l05132"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga66fb050835077047b576b3a510700d64"> 5132</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PF (0x00005000U) </span></div>
<div class="line"><a name="l05134"></a><span class="lineno"> 5134</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SYSCFG_EXTICR4 register  **************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05135"></a><span class="lineno"> 5135</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_Pos (0U)</span></div>
<div class="line"><a name="l05136"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaabcd55b42c6aa84cdd8c36d7df16fcf5"> 5136</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_Msk \</span></div>
<div class="line"><a name="l05137"></a><span class="lineno"> 5137</span>&#160;<span class="preprocessor">    (0xFU &lt;&lt; SYSCFG_EXTICR4_EXTI12_Pos) </span></div>
<div class="line"><a name="l05138"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9d4b31f4a75d935b6a52afe6a16463d1"> 5138</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12 \</span></div>
<div class="line"><a name="l05139"></a><span class="lineno"> 5139</span>&#160;<span class="preprocessor">    SYSCFG_EXTICR4_EXTI12_Msk </span></div>
<div class="line"><a name="l05140"></a><span class="lineno"> 5140</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_Pos (4U)</span></div>
<div class="line"><a name="l05141"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafaf1614a726586aeefae87ca1d803656"> 5141</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_Msk \</span></div>
<div class="line"><a name="l05142"></a><span class="lineno"> 5142</span>&#160;<span class="preprocessor">    (0xFU &lt;&lt; SYSCFG_EXTICR4_EXTI13_Pos) </span></div>
<div class="line"><a name="l05143"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7f04cda5bfe876431d5ad864302d7fa1"> 5143</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13 \</span></div>
<div class="line"><a name="l05144"></a><span class="lineno"> 5144</span>&#160;<span class="preprocessor">    SYSCFG_EXTICR4_EXTI13_Msk </span></div>
<div class="line"><a name="l05145"></a><span class="lineno"> 5145</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_Pos (8U)</span></div>
<div class="line"><a name="l05146"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga95bb6740c8bc08eb716e3ef71841e81a"> 5146</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_Msk \</span></div>
<div class="line"><a name="l05147"></a><span class="lineno"> 5147</span>&#160;<span class="preprocessor">    (0xFU &lt;&lt; SYSCFG_EXTICR4_EXTI14_Pos) </span></div>
<div class="line"><a name="l05148"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabde06df3ec6e357374820a5a615991aa"> 5148</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14 \</span></div>
<div class="line"><a name="l05149"></a><span class="lineno"> 5149</span>&#160;<span class="preprocessor">    SYSCFG_EXTICR4_EXTI14_Msk </span></div>
<div class="line"><a name="l05150"></a><span class="lineno"> 5150</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_Pos (12U)</span></div>
<div class="line"><a name="l05151"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga08ef44dcc2fb1d5cb2fab3ca7eb1a45a"> 5151</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_Msk \</span></div>
<div class="line"><a name="l05152"></a><span class="lineno"> 5152</span>&#160;<span class="preprocessor">    (0xFU &lt;&lt; SYSCFG_EXTICR4_EXTI15_Pos) </span></div>
<div class="line"><a name="l05153"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabd325c27cff1ae3de773d5e205a33f4e"> 5153</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15 \</span></div>
<div class="line"><a name="l05154"></a><span class="lineno"> 5154</span>&#160;<span class="preprocessor">    SYSCFG_EXTICR4_EXTI15_Msk </span></div>
<div class="line"><a name="l05159"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3ceaa63866465faa8145ce0c5d9a44d0"> 5159</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PA (0x00000000U) </span></div>
<div class="line"><a name="l05160"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad8b00a462533a83c75c588340a2fa710"> 5160</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PB (0x00000001U) </span></div>
<div class="line"><a name="l05161"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4d27668b1fa6b1accde06aa144faa970"> 5161</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PC (0x00000002U) </span></div>
<div class="line"><a name="l05162"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa46ddd43a361d82abcb3cb7779ac74ff"> 5162</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PD (0x00000003U) </span></div>
<div class="line"><a name="l05163"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad9785209e7e13fcf9c4f82d57bae0837"> 5163</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PF (0x00000005U) </span></div>
<div class="line"><a name="l05168"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0514aaa894c9be44ba47c1346756f90b"> 5168</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PA (0x00000000U) </span></div>
<div class="line"><a name="l05169"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga34e6776e3ebfecc9e78c5aec77c48eff"> 5169</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PB (0x00000010U) </span></div>
<div class="line"><a name="l05170"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1c7833d4e3c6b7f3878f62a200a6ab14"> 5170</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PC (0x00000020U) </span></div>
<div class="line"><a name="l05171"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabed530f628b3c37281f7a583af1cdb3c"> 5171</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PD (0x00000030U) </span></div>
<div class="line"><a name="l05172"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaaf4c995587d7bae6436e6793b8214627"> 5172</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PF (0x00000050U) </span></div>
<div class="line"><a name="l05177"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7ad140a68e3e4e0406a182a504679ea9"> 5177</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PA (0x00000000U) </span></div>
<div class="line"><a name="l05178"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae5c1b8a0f2b4f79bd868bbb2b4eff617"> 5178</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PB (0x00000100U) </span></div>
<div class="line"><a name="l05179"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8ca668cdd447acb1740566f46de5eb19"> 5179</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PC (0x00000200U) </span></div>
<div class="line"><a name="l05180"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2f20b2bfa9dc8b57a987c127c6dfa6fe"> 5180</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PD (0x00000300U) </span></div>
<div class="line"><a name="l05181"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9df1ee6f60db93301acaa9220a591da9"> 5181</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PF (0x00000500U) </span></div>
<div class="line"><a name="l05186"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae2f28920677dd99f9132ed28f7b1d5e2"> 5186</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PA (0x00000000U) </span></div>
<div class="line"><a name="l05187"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga412f44d6a8f8f60420d7e7f8b5635e09"> 5187</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PB (0x00001000U) </span></div>
<div class="line"><a name="l05188"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga49778592caef3a176ee82c9b83e25148"> 5188</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PC (0x00002000U) </span></div>
<div class="line"><a name="l05189"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac23e07d92a68cf7f8c3e58b479638885"> 5189</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PD (0x00003000U) </span></div>
<div class="line"><a name="l05190"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5e88d51ebabe9f70e5b7c2ad60899d54"> 5190</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PF (0x00005000U) </span></div>
<div class="line"><a name="l05192"></a><span class="lineno"> 5192</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SYSCFG_CFGR2 register  ****************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05193"></a><span class="lineno"> 5193</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR2_LOCKUP_LOCK_Pos (0U)</span></div>
<div class="line"><a name="l05194"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7c9141e55fa60413d8a4b369f90a5135"> 5194</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR2_LOCKUP_LOCK_Msk \</span></div>
<div class="line"><a name="l05195"></a><span class="lineno"> 5195</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; SYSCFG_CFGR2_LOCKUP_LOCK_Pos) </span></div>
<div class="line"><a name="l05196"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaac939ecc4db525e0d0e1297df2e910aa"> 5196</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR2_LOCKUP_LOCK                                               \</span></div>
<div class="line"><a name="l05197"></a><span class="lineno"> 5197</span>&#160;<span class="preprocessor">    SYSCFG_CFGR2_LOCKUP_LOCK_Msk </span></div>
<div class="line"><a name="l05200"></a><span class="lineno"> 5200</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR2_SRAM_PARITY_LOCK_Pos (1U)</span></div>
<div class="line"><a name="l05201"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4b60bce6feea83836bc5eaa03f2dd435"> 5201</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR2_SRAM_PARITY_LOCK_Msk \</span></div>
<div class="line"><a name="l05202"></a><span class="lineno"> 5202</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; SYSCFG_CFGR2_SRAM_PARITY_LOCK_Pos) </span></div>
<div class="line"><a name="l05203"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gadd7c8b11dd3e92a25e50df694b51c8cb"> 5203</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR2_SRAM_PARITY_LOCK                                        \</span></div>
<div class="line"><a name="l05204"></a><span class="lineno"> 5204</span>&#160;<span class="preprocessor">    SYSCFG_CFGR2_SRAM_PARITY_LOCK_Msk </span></div>
<div class="line"><a name="l05207"></a><span class="lineno"> 5207</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR2_SRAM_PEF_Pos (8U)</span></div>
<div class="line"><a name="l05208"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0b8a8ebfee1d87fd50b46a4d73511134"> 5208</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR2_SRAM_PEF_Msk \</span></div>
<div class="line"><a name="l05209"></a><span class="lineno"> 5209</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; SYSCFG_CFGR2_SRAM_PEF_Pos) </span></div>
<div class="line"><a name="l05210"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabb9734fedc677110823d55ce2118d2be"> 5210</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR2_SRAM_PEF \</span></div>
<div class="line"><a name="l05211"></a><span class="lineno"> 5211</span>&#160;<span class="preprocessor">    SYSCFG_CFGR2_SRAM_PEF_Msk </span></div>
<div class="line"><a name="l05212"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga76e1419250d7f87bdae8b2a6d91b5e98"> 5212</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR2_SRAM_PE                                                 \</span></div>
<div class="line"><a name="l05213"></a><span class="lineno"> 5213</span>&#160;<span class="preprocessor">    SYSCFG_CFGR2_SRAM_PEF </span></div>
<div class="line"><a name="l05217"></a><span class="lineno"> 5217</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************************************************************************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05218"></a><span class="lineno"> 5218</span>&#160;<span class="comment">/*                                                                           */</span></div>
<div class="line"><a name="l05219"></a><span class="lineno"> 5219</span>&#160;<span class="comment">/*                               Timers (TIM)                                */</span></div>
<div class="line"><a name="l05220"></a><span class="lineno"> 5220</span>&#160;<span class="comment">/*                                                                           */</span></div>
<div class="line"><a name="l05221"></a><span class="lineno"> 5221</span>&#160;<span class="comment">/*****************************************************************************/</span></div>
<div class="line"><a name="l05222"></a><span class="lineno"> 5222</span>&#160;<span class="comment">/*******************  Bit definition for TIM_CR1 register  *******************/</span></div>
<div class="line"><a name="l05223"></a><span class="lineno"> 5223</span>&#160;<span class="preprocessor">#define TIM_CR1_CEN_Pos  (0U)</span></div>
<div class="line"><a name="l05224"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab39f58b244f6d1eb12be39b714e434e5"> 5224</a></span>&#160;<span class="preprocessor">#define TIM_CR1_CEN_Msk  (0x1U &lt;&lt; TIM_CR1_CEN_Pos) </span></div>
<div class="line"><a name="l05225"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga93d86355e5e3b399ed45e1ca83abed2a"> 5225</a></span>&#160;<span class="preprocessor">#define TIM_CR1_CEN      TIM_CR1_CEN_Msk           </span></div>
<div class="line"><a name="l05226"></a><span class="lineno"> 5226</span>&#160;<span class="preprocessor">#define TIM_CR1_UDIS_Pos (1U)</span></div>
<div class="line"><a name="l05227"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab930af301c357d666089faef3fe38982"> 5227</a></span>&#160;<span class="preprocessor">#define TIM_CR1_UDIS_Msk (0x1U &lt;&lt; TIM_CR1_UDIS_Pos) </span></div>
<div class="line"><a name="l05228"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa4f2a9f0cf7b60e3c623af451f141f3c"> 5228</a></span>&#160;<span class="preprocessor">#define TIM_CR1_UDIS     TIM_CR1_UDIS_Msk           </span></div>
<div class="line"><a name="l05229"></a><span class="lineno"> 5229</span>&#160;<span class="preprocessor">#define TIM_CR1_URS_Pos  (2U)</span></div>
<div class="line"><a name="l05230"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga86b7788d2996e1a0b729c23f6c01df18"> 5230</a></span>&#160;<span class="preprocessor">#define TIM_CR1_URS_Msk  (0x1U &lt;&lt; TIM_CR1_URS_Pos) </span></div>
<div class="line"><a name="l05231"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga06c997c2c23e8bef7ca07579762c113b"> 5231</a></span>&#160;<span class="preprocessor">#define TIM_CR1_URS      TIM_CR1_URS_Msk           </span></div>
<div class="line"><a name="l05232"></a><span class="lineno"> 5232</span>&#160;<span class="preprocessor">#define TIM_CR1_OPM_Pos  (3U)</span></div>
<div class="line"><a name="l05233"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6fbbf98af8ecd146d7eae1874c0f115a"> 5233</a></span>&#160;<span class="preprocessor">#define TIM_CR1_OPM_Msk  (0x1U &lt;&lt; TIM_CR1_OPM_Pos) </span></div>
<div class="line"><a name="l05234"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6d3d1488296350af6d36fbbf71905d29"> 5234</a></span>&#160;<span class="preprocessor">#define TIM_CR1_OPM      TIM_CR1_OPM_Msk           </span></div>
<div class="line"><a name="l05235"></a><span class="lineno"> 5235</span>&#160;<span class="preprocessor">#define TIM_CR1_DIR_Pos  (4U)</span></div>
<div class="line"><a name="l05236"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad5f92c5c62905feea73880ccbf6836aa"> 5236</a></span>&#160;<span class="preprocessor">#define TIM_CR1_DIR_Msk  (0x1U &lt;&lt; TIM_CR1_DIR_Pos) </span></div>
<div class="line"><a name="l05237"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacea10770904af189f3aaeb97b45722aa"> 5237</a></span>&#160;<span class="preprocessor">#define TIM_CR1_DIR      TIM_CR1_DIR_Msk           </span></div>
<div class="line"><a name="l05239"></a><span class="lineno"> 5239</span>&#160;<span class="preprocessor">#define TIM_CR1_CMS_Pos (5U)</span></div>
<div class="line"><a name="l05240"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaee4916455eb6d08d131dd9ae5b8013ee"> 5240</a></span>&#160;<span class="preprocessor">#define TIM_CR1_CMS_Msk (0x3U &lt;&lt; TIM_CR1_CMS_Pos) </span></div>
<div class="line"><a name="l05241"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga352b3c389bde13dd6049de0afdd874f1"> 5241</a></span>&#160;<span class="preprocessor">#define TIM_CR1_CMS \</span></div>
<div class="line"><a name="l05242"></a><span class="lineno"> 5242</span>&#160;<span class="preprocessor">    TIM_CR1_CMS_Msk </span></div>
<div class="line"><a name="l05243"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga83ca6f7810aba73dc8c12f22092d97a2"> 5243</a></span>&#160;<span class="preprocessor">#define TIM_CR1_CMS_0 (0x1U &lt;&lt; TIM_CR1_CMS_Pos) </span></div>
<div class="line"><a name="l05244"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab3ee4adcde3c001d3b97d2eae1730ea9"> 5244</a></span>&#160;<span class="preprocessor">#define TIM_CR1_CMS_1 (0x2U &lt;&lt; TIM_CR1_CMS_Pos) </span></div>
<div class="line"><a name="l05246"></a><span class="lineno"> 5246</span>&#160;<span class="preprocessor">#define TIM_CR1_ARPE_Pos (7U)</span></div>
<div class="line"><a name="l05247"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4e508ecc8ac453c2999b2ca7885f24a8"> 5247</a></span>&#160;<span class="preprocessor">#define TIM_CR1_ARPE_Msk (0x1U &lt;&lt; TIM_CR1_ARPE_Pos) </span></div>
<div class="line"><a name="l05248"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4a3ad409f6b147cdcbafbfe29102f3fd"> 5248</a></span>&#160;<span class="preprocessor">#define TIM_CR1_ARPE     TIM_CR1_ARPE_Msk </span></div>
<div class="line"><a name="l05250"></a><span class="lineno"> 5250</span>&#160;<span class="preprocessor">#define TIM_CR1_CKD_Pos (8U)</span></div>
<div class="line"><a name="l05251"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0894ca61f67f8ce59882c5a9645f68bd"> 5251</a></span>&#160;<span class="preprocessor">#define TIM_CR1_CKD_Msk (0x3U &lt;&lt; TIM_CR1_CKD_Pos) </span></div>
<div class="line"><a name="l05252"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacacc4ff7e5b75fd2e4e6b672ccd33a72"> 5252</a></span>&#160;<span class="preprocessor">#define TIM_CR1_CKD     TIM_CR1_CKD_Msk </span></div>
<div class="line"><a name="l05253"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga458d536d82aa3db7d227b0f00b36808f"> 5253</a></span>&#160;<span class="preprocessor">#define TIM_CR1_CKD_0   (0x1U &lt;&lt; TIM_CR1_CKD_Pos) </span></div>
<div class="line"><a name="l05254"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7ff2d6c2c350e8b719a8ad49c9a6bcbe"> 5254</a></span>&#160;<span class="preprocessor">#define TIM_CR1_CKD_1   (0x2U &lt;&lt; TIM_CR1_CKD_Pos) </span></div>
<div class="line"><a name="l05256"></a><span class="lineno"> 5256</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CR2 register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05257"></a><span class="lineno"> 5257</span>&#160;<span class="preprocessor">#define TIM_CR2_CCPC_Pos (0U)</span></div>
<div class="line"><a name="l05258"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2ccf78eb52ea83a81ed28e4815860df9"> 5258</a></span>&#160;<span class="preprocessor">#define TIM_CR2_CCPC_Msk (0x1U &lt;&lt; TIM_CR2_CCPC_Pos) </span></div>
<div class="line"><a name="l05259"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaae22c9c1197107d6fa629f419a29541e"> 5259</a></span>&#160;<span class="preprocessor">#define TIM_CR2_CCPC     TIM_CR2_CCPC_Msk </span></div>
<div class="line"><a name="l05260"></a><span class="lineno"> 5260</span>&#160;<span class="preprocessor">#define TIM_CR2_CCUS_Pos (2U)</span></div>
<div class="line"><a name="l05261"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaac9908b05b59b90ba3e42124e7ad4347"> 5261</a></span>&#160;<span class="preprocessor">#define TIM_CR2_CCUS_Msk (0x1U &lt;&lt; TIM_CR2_CCUS_Pos) </span></div>
<div class="line"><a name="l05262"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf0328c1339b2b1633ef7a8db4c02d0d5"> 5262</a></span>&#160;<span class="preprocessor">#define TIM_CR2_CCUS \</span></div>
<div class="line"><a name="l05263"></a><span class="lineno"> 5263</span>&#160;<span class="preprocessor">    TIM_CR2_CCUS_Msk </span></div>
<div class="line"><a name="l05264"></a><span class="lineno"> 5264</span>&#160;<span class="preprocessor">#define TIM_CR2_CCDS_Pos (3U)</span></div>
<div class="line"><a name="l05265"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga57abe8dfa0dc138ec4c9f4b0dd72299b"> 5265</a></span>&#160;<span class="preprocessor">#define TIM_CR2_CCDS_Msk (0x1U &lt;&lt; TIM_CR2_CCDS_Pos) </span></div>
<div class="line"><a name="l05266"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gade656832d3ec303a2a7a422638dd560e"> 5266</a></span>&#160;<span class="preprocessor">#define TIM_CR2_CCDS     TIM_CR2_CCDS_Msk </span></div>
<div class="line"><a name="l05268"></a><span class="lineno"> 5268</span>&#160;<span class="preprocessor">#define TIM_CR2_MMS_Pos (4U)</span></div>
<div class="line"><a name="l05269"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8f6c31bf38844218cb8c8ee98aef46c4"> 5269</a></span>&#160;<span class="preprocessor">#define TIM_CR2_MMS_Msk (0x7U &lt;&lt; TIM_CR2_MMS_Pos) </span></div>
<div class="line"><a name="l05270"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaaa6987d980e5c4c71c7d0faa1eb97a45"> 5270</a></span>&#160;<span class="preprocessor">#define TIM_CR2_MMS                                           \</span></div>
<div class="line"><a name="l05271"></a><span class="lineno"> 5271</span>&#160;<span class="preprocessor">    TIM_CR2_MMS_Msk </span></div>
<div class="line"><a name="l05273"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf3e55308e84106d6501201e66bd46ab6"> 5273</a></span>&#160;<span class="preprocessor">#define TIM_CR2_MMS_0 (0x1U &lt;&lt; TIM_CR2_MMS_Pos) </span></div>
<div class="line"><a name="l05274"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4b1036929b0a4ba5bd5cced9b8e0f4c3"> 5274</a></span>&#160;<span class="preprocessor">#define TIM_CR2_MMS_1 (0x2U &lt;&lt; TIM_CR2_MMS_Pos) </span></div>
<div class="line"><a name="l05275"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacb74a815afdd856d51cfcf1ddf3fce6a"> 5275</a></span>&#160;<span class="preprocessor">#define TIM_CR2_MMS_2 (0x4U &lt;&lt; TIM_CR2_MMS_Pos) </span></div>
<div class="line"><a name="l05277"></a><span class="lineno"> 5277</span>&#160;<span class="preprocessor">#define TIM_CR2_TI1S_Pos  (7U)</span></div>
<div class="line"><a name="l05278"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5aef7ed878a1f55f901cfdb25d3842ed"> 5278</a></span>&#160;<span class="preprocessor">#define TIM_CR2_TI1S_Msk  (0x1U &lt;&lt; TIM_CR2_TI1S_Pos) </span></div>
<div class="line"><a name="l05279"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad07504497b70af628fa1aee8fe7ef63c"> 5279</a></span>&#160;<span class="preprocessor">#define TIM_CR2_TI1S      TIM_CR2_TI1S_Msk           </span></div>
<div class="line"><a name="l05280"></a><span class="lineno"> 5280</span>&#160;<span class="preprocessor">#define TIM_CR2_OIS1_Pos  (8U)</span></div>
<div class="line"><a name="l05281"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2a08d73020c32fdaa4cc403f234792b1"> 5281</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS1_Msk  (0x1U &lt;&lt; TIM_CR2_OIS1_Pos) </span></div>
<div class="line"><a name="l05282"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga31b26bf058f88d771c33aff85ec89358"> 5282</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS1      TIM_CR2_OIS1_Msk </span></div>
<div class="line"><a name="l05283"></a><span class="lineno"> 5283</span>&#160;<span class="preprocessor">#define TIM_CR2_OIS1N_Pos (9U)</span></div>
<div class="line"><a name="l05284"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga146f505a2802837aa5799069416206bc"> 5284</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS1N_Msk (0x1U &lt;&lt; TIM_CR2_OIS1N_Pos) </span></div>
<div class="line"><a name="l05285"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae61f8d54923999fffb6db381e81f2b69"> 5285</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS1N                                       \</span></div>
<div class="line"><a name="l05286"></a><span class="lineno"> 5286</span>&#160;<span class="preprocessor">    TIM_CR2_OIS1N_Msk </span></div>
<div class="line"><a name="l05288"></a><span class="lineno"> 5288</span>&#160;<span class="preprocessor">#define TIM_CR2_OIS2_Pos  (10U)</span></div>
<div class="line"><a name="l05289"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaeb2bd7f9b2666aa8205981e1c7ddb446"> 5289</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS2_Msk  (0x1U &lt;&lt; TIM_CR2_OIS2_Pos) </span></div>
<div class="line"><a name="l05290"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga61467648a433bd887683b9a4760021fa"> 5290</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS2      TIM_CR2_OIS2_Msk </span></div>
<div class="line"><a name="l05291"></a><span class="lineno"> 5291</span>&#160;<span class="preprocessor">#define TIM_CR2_OIS2N_Pos (11U)</span></div>
<div class="line"><a name="l05292"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga831140b7e39cda6b158041797be1ed37"> 5292</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS2N_Msk (0x1U &lt;&lt; TIM_CR2_OIS2N_Pos) </span></div>
<div class="line"><a name="l05293"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga769146db660b832f3ef26f892b567bd4"> 5293</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS2N                                       \</span></div>
<div class="line"><a name="l05294"></a><span class="lineno"> 5294</span>&#160;<span class="preprocessor">    TIM_CR2_OIS2N_Msk </span></div>
<div class="line"><a name="l05296"></a><span class="lineno"> 5296</span>&#160;<span class="preprocessor">#define TIM_CR2_OIS3_Pos  (12U)</span></div>
<div class="line"><a name="l05297"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4d5376e0d45eef0125cf133db5a7189a"> 5297</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS3_Msk  (0x1U &lt;&lt; TIM_CR2_OIS3_Pos) </span></div>
<div class="line"><a name="l05298"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad974d7c91edf6f1bd47e892b3b6f7565"> 5298</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS3      TIM_CR2_OIS3_Msk </span></div>
<div class="line"><a name="l05299"></a><span class="lineno"> 5299</span>&#160;<span class="preprocessor">#define TIM_CR2_OIS3N_Pos (13U)</span></div>
<div class="line"><a name="l05300"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad1c25a6a16e1d0e6e3ae26eac52d8e08"> 5300</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS3N_Msk (0x1U &lt;&lt; TIM_CR2_OIS3N_Pos) </span></div>
<div class="line"><a name="l05301"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga20fb9b62a7e8d114fbd180abd9f8ceae"> 5301</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS3N                                       \</span></div>
<div class="line"><a name="l05302"></a><span class="lineno"> 5302</span>&#160;<span class="preprocessor">    TIM_CR2_OIS3N_Msk </span></div>
<div class="line"><a name="l05304"></a><span class="lineno"> 5304</span>&#160;<span class="preprocessor">#define TIM_CR2_OIS4_Pos (14U)</span></div>
<div class="line"><a name="l05305"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8644bc052bc6251ddf877b79a2ef6f48"> 5305</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS4_Msk (0x1U &lt;&lt; TIM_CR2_OIS4_Pos) </span></div>
<div class="line"><a name="l05306"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad644f2f4b26e46587abedc8d3164e56e"> 5306</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS4     TIM_CR2_OIS4_Msk </span></div>
<div class="line"><a name="l05308"></a><span class="lineno"> 5308</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_SMCR register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05309"></a><span class="lineno"> 5309</span>&#160;<span class="preprocessor">#define TIM_SMCR_SMS_Pos (0U)</span></div>
<div class="line"><a name="l05310"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga34db507d082a38eb597b9a27bb659ace"> 5310</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_SMS_Msk (0x7U &lt;&lt; TIM_SMCR_SMS_Pos) </span></div>
<div class="line"><a name="l05311"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae92349731a6107e0f3a251b44a67c7ea"> 5311</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_SMS \</span></div>
<div class="line"><a name="l05312"></a><span class="lineno"> 5312</span>&#160;<span class="preprocessor">    TIM_SMCR_SMS_Msk </span></div>
<div class="line"><a name="l05313"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7d1ebece401aeb12abd466d2eafa78b2"> 5313</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_SMS_0 (0x1U &lt;&lt; TIM_SMCR_SMS_Pos) </span></div>
<div class="line"><a name="l05314"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa980a3121ab6cda5a4a42b959da8421e"> 5314</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_SMS_1 (0x2U &lt;&lt; TIM_SMCR_SMS_Pos) </span></div>
<div class="line"><a name="l05315"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga63847fc3c71f582403e6301b1229c3ed"> 5315</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_SMS_2 (0x4U &lt;&lt; TIM_SMCR_SMS_Pos) </span></div>
<div class="line"><a name="l05317"></a><span class="lineno"> 5317</span>&#160;<span class="preprocessor">#define TIM_SMCR_OCCS_Pos (3U)</span></div>
<div class="line"><a name="l05318"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabf5453c5f4636105b0f1a6820dd57105"> 5318</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_OCCS_Msk (0x1U &lt;&lt; TIM_SMCR_OCCS_Pos) </span></div>
<div class="line"><a name="l05319"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga985edf03adbe9e706c4d8cf3b311c5e9"> 5319</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_OCCS     TIM_SMCR_OCCS_Msk </span></div>
<div class="line"><a name="l05321"></a><span class="lineno"> 5321</span>&#160;<span class="preprocessor">#define TIM_SMCR_TS_Pos (4U)</span></div>
<div class="line"><a name="l05322"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2aa1e898f53a002c3bddaa336e8888b1"> 5322</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_TS_Msk (0x7U &lt;&lt; TIM_SMCR_TS_Pos) </span></div>
<div class="line"><a name="l05323"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8680e719bca2b672d850504220ae51fc"> 5323</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_TS     TIM_SMCR_TS_Msk </span></div>
<div class="line"><a name="l05324"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8d1f040f9259acb3c2fba7b0c7eb3d96"> 5324</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_TS_0   (0x1U &lt;&lt; TIM_SMCR_TS_Pos) </span></div>
<div class="line"><a name="l05325"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacb82212fcc89166a43ff97542da9182d"> 5325</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_TS_1   (0x2U &lt;&lt; TIM_SMCR_TS_Pos) </span></div>
<div class="line"><a name="l05326"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacf0dbaf4a2ec8759f283f82a958ef6a8"> 5326</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_TS_2   (0x4U &lt;&lt; TIM_SMCR_TS_Pos) </span></div>
<div class="line"><a name="l05328"></a><span class="lineno"> 5328</span>&#160;<span class="preprocessor">#define TIM_SMCR_MSM_Pos (7U)</span></div>
<div class="line"><a name="l05329"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafba3fb13f79aeb124c0f496bef33e4b2"> 5329</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_MSM_Msk (0x1U &lt;&lt; TIM_SMCR_MSM_Pos) </span></div>
<div class="line"><a name="l05330"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga52101db4ca2c7b3003f1b16a49b2032c"> 5330</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_MSM     TIM_SMCR_MSM_Msk           </span></div>
<div class="line"><a name="l05332"></a><span class="lineno"> 5332</span>&#160;<span class="preprocessor">#define TIM_SMCR_ETF_Pos (8U)</span></div>
<div class="line"><a name="l05333"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga423e64cbb40275055b1b92a6d3ab0a12"> 5333</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETF_Msk (0xFU &lt;&lt; TIM_SMCR_ETF_Pos) </span></div>
<div class="line"><a name="l05334"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae2ed8b32d9eb8eea251bd1dac4f34668"> 5334</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETF \</span></div>
<div class="line"><a name="l05335"></a><span class="lineno"> 5335</span>&#160;<span class="preprocessor">    TIM_SMCR_ETF_Msk </span></div>
<div class="line"><a name="l05336"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga43745c2894cfc1e5ee619ac85d8d5a62"> 5336</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETF_0 (0x1U &lt;&lt; TIM_SMCR_ETF_Pos) </span></div>
<div class="line"><a name="l05337"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga661e6cce23553cf0ad3a60d8573b9a2c"> 5337</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETF_1 (0x2U &lt;&lt; TIM_SMCR_ETF_Pos) </span></div>
<div class="line"><a name="l05338"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafb5528381fb64ffbcc719de478391ae2"> 5338</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETF_2 (0x4U &lt;&lt; TIM_SMCR_ETF_Pos) </span></div>
<div class="line"><a name="l05339"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6082700946fc61a6f9d6209e258fcc14"> 5339</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETF_3 (0x8U &lt;&lt; TIM_SMCR_ETF_Pos) </span></div>
<div class="line"><a name="l05341"></a><span class="lineno"> 5341</span>&#160;<span class="preprocessor">#define TIM_SMCR_ETPS_Pos (12U)</span></div>
<div class="line"><a name="l05342"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab319df2e386dc55f421f20a7f4c8a5d4"> 5342</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETPS_Msk (0x3U &lt;&lt; TIM_SMCR_ETPS_Pos) </span></div>
<div class="line"><a name="l05343"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0ebb9e631876435e276211d88e797386"> 5343</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETPS \</span></div>
<div class="line"><a name="l05344"></a><span class="lineno"> 5344</span>&#160;<span class="preprocessor">    TIM_SMCR_ETPS_Msk </span></div>
<div class="line"><a name="l05345"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga00b43cd09557a69ed10471ed76b228d8"> 5345</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETPS_0 (0x1U &lt;&lt; TIM_SMCR_ETPS_Pos) </span></div>
<div class="line"><a name="l05346"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabf12f04862dbc92ca238d1518b27b16b"> 5346</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETPS_1 (0x2U &lt;&lt; TIM_SMCR_ETPS_Pos) </span></div>
<div class="line"><a name="l05348"></a><span class="lineno"> 5348</span>&#160;<span class="preprocessor">#define TIM_SMCR_ECE_Pos (14U)</span></div>
<div class="line"><a name="l05349"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7322ee5f5ebf6e9c70b7ffe4afe1fa3d"> 5349</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ECE_Msk (0x1U &lt;&lt; TIM_SMCR_ECE_Pos) </span></div>
<div class="line"><a name="l05350"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga331a1d5f39d5f47b5409054e693fc651"> 5350</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ECE     TIM_SMCR_ECE_Msk           </span></div>
<div class="line"><a name="l05351"></a><span class="lineno"> 5351</span>&#160;<span class="preprocessor">#define TIM_SMCR_ETP_Pos (15U)</span></div>
<div class="line"><a name="l05352"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga77f8984e6ac3422454b0a586a2b973e3"> 5352</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETP_Msk (0x1U &lt;&lt; TIM_SMCR_ETP_Pos) </span></div>
<div class="line"><a name="l05353"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2a5f335c3d7a4f82d1e91dc1511e3322"> 5353</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETP     TIM_SMCR_ETP_Msk </span></div>
<div class="line"><a name="l05355"></a><span class="lineno"> 5355</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_DIER register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05356"></a><span class="lineno"> 5356</span>&#160;<span class="preprocessor">#define TIM_DIER_UIE_Pos   (0U)</span></div>
<div class="line"><a name="l05357"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab47c8f36981860ff345f922f6ba02662"> 5357</a></span>&#160;<span class="preprocessor">#define TIM_DIER_UIE_Msk   (0x1U &lt;&lt; TIM_DIER_UIE_Pos) </span></div>
<div class="line"><a name="l05358"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5c6d3e0495e6c06da4bdd0ad8995a32b"> 5358</a></span>&#160;<span class="preprocessor">#define TIM_DIER_UIE       TIM_DIER_UIE_Msk </span></div>
<div class="line"><a name="l05359"></a><span class="lineno"> 5359</span>&#160;<span class="preprocessor">#define TIM_DIER_CC1IE_Pos (1U)</span></div>
<div class="line"><a name="l05360"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9cdfb1dc6e58a5f1ba2e4379b02f8be7"> 5360</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC1IE_Msk (0x1U &lt;&lt; TIM_DIER_CC1IE_Pos) </span></div>
<div class="line"><a name="l05361"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1ba7f7ca97eeaf6cc23cd6765c6bf678"> 5361</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC1IE \</span></div>
<div class="line"><a name="l05362"></a><span class="lineno"> 5362</span>&#160;<span class="preprocessor">    TIM_DIER_CC1IE_Msk </span></div>
<div class="line"><a name="l05363"></a><span class="lineno"> 5363</span>&#160;<span class="preprocessor">#define TIM_DIER_CC2IE_Pos (2U)</span></div>
<div class="line"><a name="l05364"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5db58d01a8e92e3403fb44ecc09e5e5e"> 5364</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC2IE_Msk (0x1U &lt;&lt; TIM_DIER_CC2IE_Pos) </span></div>
<div class="line"><a name="l05365"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga757c59b690770adebf33e20d3d9dec15"> 5365</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC2IE \</span></div>
<div class="line"><a name="l05366"></a><span class="lineno"> 5366</span>&#160;<span class="preprocessor">    TIM_DIER_CC2IE_Msk </span></div>
<div class="line"><a name="l05367"></a><span class="lineno"> 5367</span>&#160;<span class="preprocessor">#define TIM_DIER_CC3IE_Pos (3U)</span></div>
<div class="line"><a name="l05368"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga78bd5f90a0f2d2d34132ef5568e18779"> 5368</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC3IE_Msk (0x1U &lt;&lt; TIM_DIER_CC3IE_Pos) </span></div>
<div class="line"><a name="l05369"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4edf003f04bcf250bddf5ed284201c2e"> 5369</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC3IE \</span></div>
<div class="line"><a name="l05370"></a><span class="lineno"> 5370</span>&#160;<span class="preprocessor">    TIM_DIER_CC3IE_Msk </span></div>
<div class="line"><a name="l05371"></a><span class="lineno"> 5371</span>&#160;<span class="preprocessor">#define TIM_DIER_CC4IE_Pos (4U)</span></div>
<div class="line"><a name="l05372"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga66b5230621c6d2f44c44ff672a07ffaf"> 5372</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC4IE_Msk (0x1U &lt;&lt; TIM_DIER_CC4IE_Pos) </span></div>
<div class="line"><a name="l05373"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6ad0f562a014572793b49fe87184338b"> 5373</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC4IE \</span></div>
<div class="line"><a name="l05374"></a><span class="lineno"> 5374</span>&#160;<span class="preprocessor">    TIM_DIER_CC4IE_Msk </span></div>
<div class="line"><a name="l05375"></a><span class="lineno"> 5375</span>&#160;<span class="preprocessor">#define TIM_DIER_COMIE_Pos (5U)</span></div>
<div class="line"><a name="l05376"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabe9af339214666b3251fff9598277b1f"> 5376</a></span>&#160;<span class="preprocessor">#define TIM_DIER_COMIE_Msk (0x1U &lt;&lt; TIM_DIER_COMIE_Pos) </span></div>
<div class="line"><a name="l05377"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gade8a374e04740aac1ece248b868522fe"> 5377</a></span>&#160;<span class="preprocessor">#define TIM_DIER_COMIE     TIM_DIER_COMIE_Msk </span></div>
<div class="line"><a name="l05378"></a><span class="lineno"> 5378</span>&#160;<span class="preprocessor">#define TIM_DIER_TIE_Pos   (6U)</span></div>
<div class="line"><a name="l05379"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gadf3e781c907ca4774fae5c089e445f5a"> 5379</a></span>&#160;<span class="preprocessor">#define TIM_DIER_TIE_Msk   (0x1U &lt;&lt; TIM_DIER_TIE_Pos) </span></div>
<div class="line"><a name="l05380"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa755fef2c4e96c63f2ea1cd9a32f956a"> 5380</a></span>&#160;<span class="preprocessor">#define TIM_DIER_TIE       TIM_DIER_TIE_Msk </span></div>
<div class="line"><a name="l05381"></a><span class="lineno"> 5381</span>&#160;<span class="preprocessor">#define TIM_DIER_BIE_Pos   (7U)</span></div>
<div class="line"><a name="l05382"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad054244795a6fcd3bc1ff35e4c651982"> 5382</a></span>&#160;<span class="preprocessor">#define TIM_DIER_BIE_Msk   (0x1U &lt;&lt; TIM_DIER_BIE_Pos) </span></div>
<div class="line"><a name="l05383"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1fcb0d6d9fb7486a5901032fd81aef6a"> 5383</a></span>&#160;<span class="preprocessor">#define TIM_DIER_BIE       TIM_DIER_BIE_Msk </span></div>
<div class="line"><a name="l05384"></a><span class="lineno"> 5384</span>&#160;<span class="preprocessor">#define TIM_DIER_UDE_Pos   (8U)</span></div>
<div class="line"><a name="l05385"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga66544291fb58960e9f4018509a4dee09"> 5385</a></span>&#160;<span class="preprocessor">#define TIM_DIER_UDE_Msk   (0x1U &lt;&lt; TIM_DIER_UDE_Pos) </span></div>
<div class="line"><a name="l05386"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab9f47792b1c2f123464a2955f445c811"> 5386</a></span>&#160;<span class="preprocessor">#define TIM_DIER_UDE       TIM_DIER_UDE_Msk </span></div>
<div class="line"><a name="l05387"></a><span class="lineno"> 5387</span>&#160;<span class="preprocessor">#define TIM_DIER_CC1DE_Pos (9U)</span></div>
<div class="line"><a name="l05388"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga40247fa7b772b644df2754b599e71e22"> 5388</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC1DE_Msk (0x1U &lt;&lt; TIM_DIER_CC1DE_Pos) </span></div>
<div class="line"><a name="l05389"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae181bb16ec916aba8ba86f58f745fdfd"> 5389</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC1DE \</span></div>
<div class="line"><a name="l05390"></a><span class="lineno"> 5390</span>&#160;<span class="preprocessor">    TIM_DIER_CC1DE_Msk </span></div>
<div class="line"><a name="l05391"></a><span class="lineno"> 5391</span>&#160;<span class="preprocessor">#define TIM_DIER_CC2DE_Pos (10U)</span></div>
<div class="line"><a name="l05392"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga74a3a6d017bcc45df793e9b1d19c013d"> 5392</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC2DE_Msk (0x1U &lt;&lt; TIM_DIER_CC2DE_Pos) </span></div>
<div class="line"><a name="l05393"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga58f97064991095b28c91028ca3cca28e"> 5393</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC2DE \</span></div>
<div class="line"><a name="l05394"></a><span class="lineno"> 5394</span>&#160;<span class="preprocessor">    TIM_DIER_CC2DE_Msk </span></div>
<div class="line"><a name="l05395"></a><span class="lineno"> 5395</span>&#160;<span class="preprocessor">#define TIM_DIER_CC3DE_Pos (11U)</span></div>
<div class="line"><a name="l05396"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gade4d3ce6b292c28e2fd7c9e9bd8f6ab6"> 5396</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC3DE_Msk (0x1U &lt;&lt; TIM_DIER_CC3DE_Pos) </span></div>
<div class="line"><a name="l05397"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1567bff5dc0564b26a8b3cff1f0fe0a4"> 5397</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC3DE \</span></div>
<div class="line"><a name="l05398"></a><span class="lineno"> 5398</span>&#160;<span class="preprocessor">    TIM_DIER_CC3DE_Msk </span></div>
<div class="line"><a name="l05399"></a><span class="lineno"> 5399</span>&#160;<span class="preprocessor">#define TIM_DIER_CC4DE_Pos (12U)</span></div>
<div class="line"><a name="l05400"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad81dbfb6c7c8907ec2debd892b48e9ba"> 5400</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC4DE_Msk (0x1U &lt;&lt; TIM_DIER_CC4DE_Pos) </span></div>
<div class="line"><a name="l05401"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaaba034412c54fa07024e516492748614"> 5401</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC4DE \</span></div>
<div class="line"><a name="l05402"></a><span class="lineno"> 5402</span>&#160;<span class="preprocessor">    TIM_DIER_CC4DE_Msk </span></div>
<div class="line"><a name="l05403"></a><span class="lineno"> 5403</span>&#160;<span class="preprocessor">#define TIM_DIER_COMDE_Pos (13U)</span></div>
<div class="line"><a name="l05404"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9ed00410aeabe33fef5feebbaec1a0a6"> 5404</a></span>&#160;<span class="preprocessor">#define TIM_DIER_COMDE_Msk (0x1U &lt;&lt; TIM_DIER_COMDE_Pos) </span></div>
<div class="line"><a name="l05405"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga79c3fab9d33de953a0a7f7d6516c73bc"> 5405</a></span>&#160;<span class="preprocessor">#define TIM_DIER_COMDE     TIM_DIER_COMDE_Msk </span></div>
<div class="line"><a name="l05406"></a><span class="lineno"> 5406</span>&#160;<span class="preprocessor">#define TIM_DIER_TDE_Pos   (14U)</span></div>
<div class="line"><a name="l05407"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gadbd5aee3b64fd928be288ae86b4fa020"> 5407</a></span>&#160;<span class="preprocessor">#define TIM_DIER_TDE_Msk   (0x1U &lt;&lt; TIM_DIER_TDE_Pos) </span></div>
<div class="line"><a name="l05408"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5a752d4295f100708df9b8be5a7f439d"> 5408</a></span>&#160;<span class="preprocessor">#define TIM_DIER_TDE       TIM_DIER_TDE_Msk </span></div>
<div class="line"><a name="l05410"></a><span class="lineno"> 5410</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for TIM_SR register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05411"></a><span class="lineno"> 5411</span>&#160;<span class="preprocessor">#define TIM_SR_UIF_Pos   (0U)</span></div>
<div class="line"><a name="l05412"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7a713154f9408c97cd7b193f23affab2"> 5412</a></span>&#160;<span class="preprocessor">#define TIM_SR_UIF_Msk   (0x1U &lt;&lt; TIM_SR_UIF_Pos) </span></div>
<div class="line"><a name="l05413"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac8c03fabc10654d2a3f76ea40fcdbde6"> 5413</a></span>&#160;<span class="preprocessor">#define TIM_SR_UIF       TIM_SR_UIF_Msk           </span></div>
<div class="line"><a name="l05414"></a><span class="lineno"> 5414</span>&#160;<span class="preprocessor">#define TIM_SR_CC1IF_Pos (1U)</span></div>
<div class="line"><a name="l05415"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2ce1be8a563567338d87977ddc0aa2c5"> 5415</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC1IF_Msk (0x1U &lt;&lt; TIM_SR_CC1IF_Pos) </span></div>
<div class="line"><a name="l05416"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga449a61344a97608d85384c29f003c0e9"> 5416</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC1IF     TIM_SR_CC1IF_Msk </span></div>
<div class="line"><a name="l05417"></a><span class="lineno"> 5417</span>&#160;<span class="preprocessor">#define TIM_SR_CC2IF_Pos (2U)</span></div>
<div class="line"><a name="l05418"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac970c8ac8779185ba8f313e280c40902"> 5418</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC2IF_Msk (0x1U &lt;&lt; TIM_SR_CC2IF_Pos) </span></div>
<div class="line"><a name="l05419"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga25a48bf099467169aa50464fbf462bd8"> 5419</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC2IF     TIM_SR_CC2IF_Msk </span></div>
<div class="line"><a name="l05420"></a><span class="lineno"> 5420</span>&#160;<span class="preprocessor">#define TIM_SR_CC3IF_Pos (3U)</span></div>
<div class="line"><a name="l05421"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga77b2e69acc55c8d12f789fc5bf9a5f54"> 5421</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC3IF_Msk (0x1U &lt;&lt; TIM_SR_CC3IF_Pos) </span></div>
<div class="line"><a name="l05422"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad3cf234a1059c0a04799e88382cdc0f2"> 5422</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC3IF     TIM_SR_CC3IF_Msk </span></div>
<div class="line"><a name="l05423"></a><span class="lineno"> 5423</span>&#160;<span class="preprocessor">#define TIM_SR_CC4IF_Pos (4U)</span></div>
<div class="line"><a name="l05424"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga62087fa2c5fa8166d6b4be7e32c60442"> 5424</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC4IF_Msk (0x1U &lt;&lt; TIM_SR_CC4IF_Pos) </span></div>
<div class="line"><a name="l05425"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacade8a06303bf216bfb03140c7e16cac"> 5425</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC4IF     TIM_SR_CC4IF_Msk </span></div>
<div class="line"><a name="l05426"></a><span class="lineno"> 5426</span>&#160;<span class="preprocessor">#define TIM_SR_COMIF_Pos (5U)</span></div>
<div class="line"><a name="l05427"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8af1c1f93eee747aaa7fdc3a5aeb5337"> 5427</a></span>&#160;<span class="preprocessor">#define TIM_SR_COMIF_Msk (0x1U &lt;&lt; TIM_SR_COMIF_Pos) </span></div>
<div class="line"><a name="l05428"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga91775c029171c4585e9cca6ebf1cd57a"> 5428</a></span>&#160;<span class="preprocessor">#define TIM_SR_COMIF     TIM_SR_COMIF_Msk           </span></div>
<div class="line"><a name="l05429"></a><span class="lineno"> 5429</span>&#160;<span class="preprocessor">#define TIM_SR_TIF_Pos   (6U)</span></div>
<div class="line"><a name="l05430"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6ad9bed9cae745d41a987675821b202a"> 5430</a></span>&#160;<span class="preprocessor">#define TIM_SR_TIF_Msk   (0x1U &lt;&lt; TIM_SR_TIF_Pos) </span></div>
<div class="line"><a name="l05431"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7c8b16f3ced6ec03e9001276b134846e"> 5431</a></span>&#160;<span class="preprocessor">#define TIM_SR_TIF       TIM_SR_TIF_Msk           </span></div>
<div class="line"><a name="l05432"></a><span class="lineno"> 5432</span>&#160;<span class="preprocessor">#define TIM_SR_BIF_Pos   (7U)</span></div>
<div class="line"><a name="l05433"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga778093c3983d94f88d6da49de96c9826"> 5433</a></span>&#160;<span class="preprocessor">#define TIM_SR_BIF_Msk   (0x1U &lt;&lt; TIM_SR_BIF_Pos) </span></div>
<div class="line"><a name="l05434"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6d52cd5a57c9a26b0d993c93d9875097"> 5434</a></span>&#160;<span class="preprocessor">#define TIM_SR_BIF       TIM_SR_BIF_Msk           </span></div>
<div class="line"><a name="l05435"></a><span class="lineno"> 5435</span>&#160;<span class="preprocessor">#define TIM_SR_CC1OF_Pos (9U)</span></div>
<div class="line"><a name="l05436"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae38020b672e525cf31f3a21a01ee680f"> 5436</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC1OF_Msk (0x1U &lt;&lt; TIM_SR_CC1OF_Pos) </span></div>
<div class="line"><a name="l05437"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga819c4b27f8fa99b537c4407521f9780c"> 5437</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC1OF                                        \</span></div>
<div class="line"><a name="l05438"></a><span class="lineno"> 5438</span>&#160;<span class="preprocessor">    TIM_SR_CC1OF_Msk </span></div>
<div class="line"><a name="l05440"></a><span class="lineno"> 5440</span>&#160;<span class="preprocessor">#define TIM_SR_CC2OF_Pos (10U)</span></div>
<div class="line"><a name="l05441"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga772886dce929789865cf7053728488d4"> 5441</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC2OF_Msk (0x1U &lt;&lt; TIM_SR_CC2OF_Pos) </span></div>
<div class="line"><a name="l05442"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3b7798da5863d559ea9a642af6658050"> 5442</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC2OF                                        \</span></div>
<div class="line"><a name="l05443"></a><span class="lineno"> 5443</span>&#160;<span class="preprocessor">    TIM_SR_CC2OF_Msk </span></div>
<div class="line"><a name="l05445"></a><span class="lineno"> 5445</span>&#160;<span class="preprocessor">#define TIM_SR_CC3OF_Pos (11U)</span></div>
<div class="line"><a name="l05446"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga36d466016b806136b3e0251363e7e38d"> 5446</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC3OF_Msk (0x1U &lt;&lt; TIM_SR_CC3OF_Pos) </span></div>
<div class="line"><a name="l05447"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf7a2d4c831eb641ba082156e41d03358"> 5447</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC3OF                                        \</span></div>
<div class="line"><a name="l05448"></a><span class="lineno"> 5448</span>&#160;<span class="preprocessor">    TIM_SR_CC3OF_Msk </span></div>
<div class="line"><a name="l05450"></a><span class="lineno"> 5450</span>&#160;<span class="preprocessor">#define TIM_SR_CC4OF_Pos (12U)</span></div>
<div class="line"><a name="l05451"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga36421d430d4fd0d34d02444b5da804b5"> 5451</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC4OF_Msk (0x1U &lt;&lt; TIM_SR_CC4OF_Pos) </span></div>
<div class="line"><a name="l05452"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga81ba979e8309b66808e06e4de34bc740"> 5452</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC4OF                                        \</span></div>
<div class="line"><a name="l05453"></a><span class="lineno"> 5453</span>&#160;<span class="preprocessor">    TIM_SR_CC4OF_Msk </span></div>
<div class="line"><a name="l05456"></a><span class="lineno"> 5456</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_EGR register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05457"></a><span class="lineno"> 5457</span>&#160;<span class="preprocessor">#define TIM_EGR_UG_Pos   (0U)</span></div>
<div class="line"><a name="l05458"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5ff315da1492025d608eb2c71e1e4462"> 5458</a></span>&#160;<span class="preprocessor">#define TIM_EGR_UG_Msk   (0x1U &lt;&lt; TIM_EGR_UG_Pos) </span></div>
<div class="line"><a name="l05459"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga16f52a8e9aad153223405b965566ae91"> 5459</a></span>&#160;<span class="preprocessor">#define TIM_EGR_UG       TIM_EGR_UG_Msk           </span></div>
<div class="line"><a name="l05460"></a><span class="lineno"> 5460</span>&#160;<span class="preprocessor">#define TIM_EGR_CC1G_Pos (1U)</span></div>
<div class="line"><a name="l05461"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaba7a2fa9e7341df84a32cf5d54e61ad3"> 5461</a></span>&#160;<span class="preprocessor">#define TIM_EGR_CC1G_Msk (0x1U &lt;&lt; TIM_EGR_CC1G_Pos) </span></div>
<div class="line"><a name="l05462"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0a1318609761df5de5213e9e75b5aa6a"> 5462</a></span>&#160;<span class="preprocessor">#define TIM_EGR_CC1G     TIM_EGR_CC1G_Msk </span></div>
<div class="line"><a name="l05463"></a><span class="lineno"> 5463</span>&#160;<span class="preprocessor">#define TIM_EGR_CC2G_Pos (2U)</span></div>
<div class="line"><a name="l05464"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacfa4c983163836490441a78e7bf89b67"> 5464</a></span>&#160;<span class="preprocessor">#define TIM_EGR_CC2G_Msk (0x1U &lt;&lt; TIM_EGR_CC2G_Pos) </span></div>
<div class="line"><a name="l05465"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5423de00e86aeb8a4657a509af485055"> 5465</a></span>&#160;<span class="preprocessor">#define TIM_EGR_CC2G     TIM_EGR_CC2G_Msk </span></div>
<div class="line"><a name="l05466"></a><span class="lineno"> 5466</span>&#160;<span class="preprocessor">#define TIM_EGR_CC3G_Pos (3U)</span></div>
<div class="line"><a name="l05467"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab73c2e5ea59b860e342d2ea5f99ff672"> 5467</a></span>&#160;<span class="preprocessor">#define TIM_EGR_CC3G_Msk (0x1U &lt;&lt; TIM_EGR_CC3G_Pos) </span></div>
<div class="line"><a name="l05468"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga064d2030abccc099ded418fd81d6aa07"> 5468</a></span>&#160;<span class="preprocessor">#define TIM_EGR_CC3G     TIM_EGR_CC3G_Msk </span></div>
<div class="line"><a name="l05469"></a><span class="lineno"> 5469</span>&#160;<span class="preprocessor">#define TIM_EGR_CC4G_Pos (4U)</span></div>
<div class="line"><a name="l05470"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8ae87478438e43366db04ac05db1db0e"> 5470</a></span>&#160;<span class="preprocessor">#define TIM_EGR_CC4G_Msk (0x1U &lt;&lt; TIM_EGR_CC4G_Pos) </span></div>
<div class="line"><a name="l05471"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1c4e5555dd3be8ab1e631d1053f4a305"> 5471</a></span>&#160;<span class="preprocessor">#define TIM_EGR_CC4G     TIM_EGR_CC4G_Msk </span></div>
<div class="line"><a name="l05472"></a><span class="lineno"> 5472</span>&#160;<span class="preprocessor">#define TIM_EGR_COMG_Pos (5U)</span></div>
<div class="line"><a name="l05473"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab04646da2ee78ff6e2d4c483c8050d20"> 5473</a></span>&#160;<span class="preprocessor">#define TIM_EGR_COMG_Msk (0x1U &lt;&lt; TIM_EGR_COMG_Pos) </span></div>
<div class="line"><a name="l05474"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gadb06f8bb364307695c7d6a028391de7b"> 5474</a></span>&#160;<span class="preprocessor">#define TIM_EGR_COMG \</span></div>
<div class="line"><a name="l05475"></a><span class="lineno"> 5475</span>&#160;<span class="preprocessor">    TIM_EGR_COMG_Msk </span></div>
<div class="line"><a name="l05476"></a><span class="lineno"> 5476</span>&#160;<span class="preprocessor">#define TIM_EGR_TG_Pos (6U)</span></div>
<div class="line"><a name="l05477"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaedb01f674152f674c87c21b6147963d5"> 5477</a></span>&#160;<span class="preprocessor">#define TIM_EGR_TG_Msk (0x1U &lt;&lt; TIM_EGR_TG_Pos) </span></div>
<div class="line"><a name="l05478"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2eabface433d6adaa2dee3df49852585"> 5478</a></span>&#160;<span class="preprocessor">#define TIM_EGR_TG     TIM_EGR_TG_Msk           </span></div>
<div class="line"><a name="l05479"></a><span class="lineno"> 5479</span>&#160;<span class="preprocessor">#define TIM_EGR_BG_Pos (7U)</span></div>
<div class="line"><a name="l05480"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3cbac05839c59f31bd13664890685941"> 5480</a></span>&#160;<span class="preprocessor">#define TIM_EGR_BG_Msk (0x1U &lt;&lt; TIM_EGR_BG_Pos) </span></div>
<div class="line"><a name="l05481"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga08c5635a0ac0ce5618485319a4fa0f18"> 5481</a></span>&#160;<span class="preprocessor">#define TIM_EGR_BG     TIM_EGR_BG_Msk           </span></div>
<div class="line"><a name="l05483"></a><span class="lineno"> 5483</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for TIM_CCMR1 register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05484"></a><span class="lineno"> 5484</span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC1S_Pos (0U)</span></div>
<div class="line"><a name="l05485"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae45972a14def2a4e25e20a688e535b80"> 5485</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC1S_Msk (0x3U &lt;&lt; TIM_CCMR1_CC1S_Pos) </span></div>
<div class="line"><a name="l05486"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga95291df1eaf532c5c996d176648938eb"> 5486</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC1S \</span></div>
<div class="line"><a name="l05487"></a><span class="lineno"> 5487</span>&#160;<span class="preprocessor">    TIM_CCMR1_CC1S_Msk </span></div>
<div class="line"><a name="l05488"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1e4968b5500d58d1aebce888da31eb5d"> 5488</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC1S_0 (0x1U &lt;&lt; TIM_CCMR1_CC1S_Pos) </span></div>
<div class="line"><a name="l05489"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga299207b757f31c9c02471ab5f4f59dbe"> 5489</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC1S_1 (0x2U &lt;&lt; TIM_CCMR1_CC1S_Pos) </span></div>
<div class="line"><a name="l05491"></a><span class="lineno"> 5491</span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1FE_Pos (2U)</span></div>
<div class="line"><a name="l05492"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaae9383afb4e7ea68c9254f69461ec626"> 5492</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1FE_Msk (0x1U &lt;&lt; TIM_CCMR1_OC1FE_Pos) </span></div>
<div class="line"><a name="l05493"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab9c5878e85ce02c22d8a374deebd1b6e"> 5493</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1FE                                  \</span></div>
<div class="line"><a name="l05494"></a><span class="lineno"> 5494</span>&#160;<span class="preprocessor">    TIM_CCMR1_OC1FE_Msk </span></div>
<div class="line"><a name="l05496"></a><span class="lineno"> 5496</span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1PE_Pos (3U)</span></div>
<div class="line"><a name="l05497"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad6ad2b511f62760051b61edc1d666b02"> 5497</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1PE_Msk (0x1U &lt;&lt; TIM_CCMR1_OC1PE_Pos) </span></div>
<div class="line"><a name="l05498"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1aa54ddf87a4b339881a8d5368ec80eb"> 5498</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1PE \</span></div>
<div class="line"><a name="l05499"></a><span class="lineno"> 5499</span>&#160;<span class="preprocessor">    TIM_CCMR1_OC1PE_Msk </span></div>
<div class="line"><a name="l05501"></a><span class="lineno"> 5501</span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1M_Pos (4U)</span></div>
<div class="line"><a name="l05502"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga45e26a7685848c6cd8572038f06ceab1"> 5502</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1M_Msk (0x7U &lt;&lt; TIM_CCMR1_OC1M_Pos) </span></div>
<div class="line"><a name="l05503"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6ddb3dc889733e71d812baa3873cb13b"> 5503</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1M \</span></div>
<div class="line"><a name="l05504"></a><span class="lineno"> 5504</span>&#160;<span class="preprocessor">    TIM_CCMR1_OC1M_Msk </span></div>
<div class="line"><a name="l05505"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga410a4752a98081bad8ab3f72b28e7c5f"> 5505</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1M_0 (0x1U &lt;&lt; TIM_CCMR1_OC1M_Pos) </span></div>
<div class="line"><a name="l05506"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8b5f6ec25063483641d6dc065d96d2b5"> 5506</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1M_1 (0x2U &lt;&lt; TIM_CCMR1_OC1M_Pos) </span></div>
<div class="line"><a name="l05507"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac024f6b9972b940925ab5786ee38701b"> 5507</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1M_2 (0x4U &lt;&lt; TIM_CCMR1_OC1M_Pos) </span></div>
<div class="line"><a name="l05509"></a><span class="lineno"> 5509</span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1CE_Pos (7U)</span></div>
<div class="line"><a name="l05510"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga574f991bc328a80c9b44224e9a74d045"> 5510</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1CE_Msk (0x1U &lt;&lt; TIM_CCMR1_OC1CE_Pos) </span></div>
<div class="line"><a name="l05511"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8f44c50cf9928d2afab014e2ca29baba"> 5511</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1CE                                  \</span></div>
<div class="line"><a name="l05512"></a><span class="lineno"> 5512</span>&#160;<span class="preprocessor">    TIM_CCMR1_OC1CE_Msk </span></div>
<div class="line"><a name="l05515"></a><span class="lineno"> 5515</span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC2S_Pos (8U)</span></div>
<div class="line"><a name="l05516"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1df8354fa71992fddecba93c6309c7f3"> 5516</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC2S_Msk (0x3U &lt;&lt; TIM_CCMR1_CC2S_Pos) </span></div>
<div class="line"><a name="l05517"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacdb0986b78bea5b53ea61e4ddd667cbf"> 5517</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC2S \</span></div>
<div class="line"><a name="l05518"></a><span class="lineno"> 5518</span>&#160;<span class="preprocessor">    TIM_CCMR1_CC2S_Msk </span></div>
<div class="line"><a name="l05519"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga52bb0e50c11c35dcf42aeff7f1c22874"> 5519</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC2S_0 (0x1U &lt;&lt; TIM_CCMR1_CC2S_Pos) </span></div>
<div class="line"><a name="l05520"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga78303c37fdbe0be80f5fc7d21e9eba45"> 5520</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC2S_1 (0x2U &lt;&lt; TIM_CCMR1_CC2S_Pos) </span></div>
<div class="line"><a name="l05522"></a><span class="lineno"> 5522</span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2FE_Pos (10U)</span></div>
<div class="line"><a name="l05523"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga376f7fd88a0dc62039e03bbc2fdd9569"> 5523</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2FE_Msk (0x1U &lt;&lt; TIM_CCMR1_OC2FE_Pos) </span></div>
<div class="line"><a name="l05524"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3bf610cf77c3c6c936ce7c4f85992e6c"> 5524</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2FE                                  \</span></div>
<div class="line"><a name="l05525"></a><span class="lineno"> 5525</span>&#160;<span class="preprocessor">    TIM_CCMR1_OC2FE_Msk </span></div>
<div class="line"><a name="l05527"></a><span class="lineno"> 5527</span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2PE_Pos (11U)</span></div>
<div class="line"><a name="l05528"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga664936de978a62b290fe7da4c2b1c395"> 5528</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2PE_Msk (0x1U &lt;&lt; TIM_CCMR1_OC2PE_Pos) </span></div>
<div class="line"><a name="l05529"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabddbf508732039730125ab3e87e9d370"> 5529</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2PE \</span></div>
<div class="line"><a name="l05530"></a><span class="lineno"> 5530</span>&#160;<span class="preprocessor">    TIM_CCMR1_OC2PE_Msk </span></div>
<div class="line"><a name="l05532"></a><span class="lineno"> 5532</span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2M_Pos (12U)</span></div>
<div class="line"><a name="l05533"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7082e88c67576a8ce483e0534b0ae8cb"> 5533</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2M_Msk (0x7U &lt;&lt; TIM_CCMR1_OC2M_Pos) </span></div>
<div class="line"><a name="l05534"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2326bafe64ba2ebdde908d66219eaa6f"> 5534</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2M \</span></div>
<div class="line"><a name="l05535"></a><span class="lineno"> 5535</span>&#160;<span class="preprocessor">    TIM_CCMR1_OC2M_Msk </span></div>
<div class="line"><a name="l05536"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gadbb68b91da16ffd509a6c7a2a397083c"> 5536</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2M_0 (0x1U &lt;&lt; TIM_CCMR1_OC2M_Pos) </span></div>
<div class="line"><a name="l05537"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaedb673b7e2c016191579de704eb842e4"> 5537</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2M_1 (0x2U &lt;&lt; TIM_CCMR1_OC2M_Pos) </span></div>
<div class="line"><a name="l05538"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad039a41e5fe97ddf904a0f9f95eb539e"> 5538</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2M_2 (0x4U &lt;&lt; TIM_CCMR1_OC2M_Pos) </span></div>
<div class="line"><a name="l05540"></a><span class="lineno"> 5540</span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2CE_Pos (15U)</span></div>
<div class="line"><a name="l05541"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3c788cd4e4e8549585b21e050bf91de5"> 5541</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2CE_Msk (0x1U &lt;&lt; TIM_CCMR1_OC2CE_Pos) </span></div>
<div class="line"><a name="l05542"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga19a8dd4ea04d262ec4e97b5c7a8677a5"> 5542</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2CE                                   \</span></div>
<div class="line"><a name="l05543"></a><span class="lineno"> 5543</span>&#160;<span class="preprocessor">    TIM_CCMR1_OC2CE_Msk </span></div>
<div class="line"><a name="l05546"></a><span class="lineno"> 5546</span>&#160;<span class="preprocessor">    </span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05547"></a><span class="lineno"> 5547</span>&#160; </div>
<div class="line"><a name="l05548"></a><span class="lineno"> 5548</span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1PSC_Pos (2U)</span></div>
<div class="line"><a name="l05549"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0a7ca2ec3b7bc576b7883702a45823d2"> 5549</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1PSC_Msk (0x3U &lt;&lt; TIM_CCMR1_IC1PSC_Pos) </span></div>
<div class="line"><a name="l05550"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab46b7186665f5308cd2ca52acfb63e72"> 5550</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1PSC \</span></div>
<div class="line"><a name="l05551"></a><span class="lineno"> 5551</span>&#160;<span class="preprocessor">    TIM_CCMR1_IC1PSC_Msk </span></div>
<div class="line"><a name="l05552"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga05673358a44aeaa56daefca67341b29d"> 5552</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1PSC_0 (0x1U &lt;&lt; TIM_CCMR1_IC1PSC_Pos) </span></div>
<div class="line"><a name="l05553"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf42b75da9b2f127dca98b6ca616f7add"> 5553</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1PSC_1 (0x2U &lt;&lt; TIM_CCMR1_IC1PSC_Pos) </span></div>
<div class="line"><a name="l05555"></a><span class="lineno"> 5555</span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1F_Pos (4U)</span></div>
<div class="line"><a name="l05556"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gade8750e792254e281c4999de3fbf9e13"> 5556</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1F_Msk (0xFU &lt;&lt; TIM_CCMR1_IC1F_Pos) </span></div>
<div class="line"><a name="l05557"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab0ee123675d8b8f98b5a6eeeccf37912"> 5557</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1F \</span></div>
<div class="line"><a name="l05558"></a><span class="lineno"> 5558</span>&#160;<span class="preprocessor">    TIM_CCMR1_IC1F_Msk </span></div>
<div class="line"><a name="l05559"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7dde4afee556d2d8d22885f191da65a6"> 5559</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1F_0 (0x1U &lt;&lt; TIM_CCMR1_IC1F_Pos) </span></div>
<div class="line"><a name="l05560"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga201491465e6864088210bccb8491be84"> 5560</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1F_1 (0x2U &lt;&lt; TIM_CCMR1_IC1F_Pos) </span></div>
<div class="line"><a name="l05561"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabaa55ab1e0109b055cabef579c32d67b"> 5561</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1F_2 (0x4U &lt;&lt; TIM_CCMR1_IC1F_Pos) </span></div>
<div class="line"><a name="l05562"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga23da95530eb6d6451c7c9e451a580f42"> 5562</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1F_3 (0x8U &lt;&lt; TIM_CCMR1_IC1F_Pos) </span></div>
<div class="line"><a name="l05564"></a><span class="lineno"> 5564</span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2PSC_Pos (10U)</span></div>
<div class="line"><a name="l05565"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafa7570c3a71156c52b0d95b4199f5d3e"> 5565</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2PSC_Msk (0x3U &lt;&lt; TIM_CCMR1_IC2PSC_Pos) </span></div>
<div class="line"><a name="l05566"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5e8e704f9ce5742f45e15e3b3126aa9d"> 5566</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2PSC \</span></div>
<div class="line"><a name="l05567"></a><span class="lineno"> 5567</span>&#160;<span class="preprocessor">    TIM_CCMR1_IC2PSC_Msk </span></div>
<div class="line"><a name="l05568"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga39206b27b5b1c5941b2a14ee8e2f1223"> 5568</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2PSC_0 (0x1U &lt;&lt; TIM_CCMR1_IC2PSC_Pos) </span></div>
<div class="line"><a name="l05569"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae861d74943f3c045421f9fdc8b966841"> 5569</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2PSC_1 (0x2U &lt;&lt; TIM_CCMR1_IC2PSC_Pos) </span></div>
<div class="line"><a name="l05571"></a><span class="lineno"> 5571</span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2F_Pos (12U)</span></div>
<div class="line"><a name="l05572"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4b1456053707716ae50feded2a118887"> 5572</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2F_Msk (0xFU &lt;&lt; TIM_CCMR1_IC2F_Pos) </span></div>
<div class="line"><a name="l05573"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2b942752d686c23323880ff576e7dffb"> 5573</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2F \</span></div>
<div class="line"><a name="l05574"></a><span class="lineno"> 5574</span>&#160;<span class="preprocessor">    TIM_CCMR1_IC2F_Msk </span></div>
<div class="line"><a name="l05575"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5d75acd7072f28844074702683d8493f"> 5575</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2F_0 (0x1U &lt;&lt; TIM_CCMR1_IC2F_Pos) </span></div>
<div class="line"><a name="l05576"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga40e49318b54b16bda6fd7feea7c9a7dd"> 5576</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2F_1 (0x2U &lt;&lt; TIM_CCMR1_IC2F_Pos) </span></div>
<div class="line"><a name="l05577"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga932148c784f5cbee4dfcafcbadaf0107"> 5577</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2F_2 (0x4U &lt;&lt; TIM_CCMR1_IC2F_Pos) </span></div>
<div class="line"><a name="l05578"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafece48b6f595ef9717d523fa23cea1e8"> 5578</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2F_3 (0x8U &lt;&lt; TIM_CCMR1_IC2F_Pos) </span></div>
<div class="line"><a name="l05580"></a><span class="lineno"> 5580</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for TIM_CCMR2 register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05581"></a><span class="lineno"> 5581</span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC3S_Pos (0U)</span></div>
<div class="line"><a name="l05582"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac236d456c1635745129611f040e50392"> 5582</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC3S_Msk (0x3U &lt;&lt; TIM_CCMR2_CC3S_Pos) </span></div>
<div class="line"><a name="l05583"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2eabcc7e322b02c9c406b3ff70308260"> 5583</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC3S \</span></div>
<div class="line"><a name="l05584"></a><span class="lineno"> 5584</span>&#160;<span class="preprocessor">    TIM_CCMR2_CC3S_Msk </span></div>
<div class="line"><a name="l05585"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga68c04aea2e89f1e89bd323d6d6e5e6c0"> 5585</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC3S_0 (0x1U &lt;&lt; TIM_CCMR2_CC3S_Pos) </span></div>
<div class="line"><a name="l05586"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4bed6648aad6e8d16196246b355452dc"> 5586</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC3S_1 (0x2U &lt;&lt; TIM_CCMR2_CC3S_Pos) </span></div>
<div class="line"><a name="l05588"></a><span class="lineno"> 5588</span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3FE_Pos (2U)</span></div>
<div class="line"><a name="l05589"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaef7fdd716098d6370d1fbef9ec6de226"> 5589</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3FE_Msk (0x1U &lt;&lt; TIM_CCMR2_OC3FE_Pos) </span></div>
<div class="line"><a name="l05590"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae6d8d2847058747ce23a648668ce4dba"> 5590</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3FE                                  \</span></div>
<div class="line"><a name="l05591"></a><span class="lineno"> 5591</span>&#160;<span class="preprocessor">    TIM_CCMR2_OC3FE_Msk </span></div>
<div class="line"><a name="l05593"></a><span class="lineno"> 5593</span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3PE_Pos (3U)</span></div>
<div class="line"><a name="l05594"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga340c7064a44bc7478982f5ef7a7655f9"> 5594</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3PE_Msk (0x1U &lt;&lt; TIM_CCMR2_OC3PE_Pos) </span></div>
<div class="line"><a name="l05595"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga276fd2250d2b085b73ef51cb4c099d24"> 5595</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3PE \</span></div>
<div class="line"><a name="l05596"></a><span class="lineno"> 5596</span>&#160;<span class="preprocessor">    TIM_CCMR2_OC3PE_Msk </span></div>
<div class="line"><a name="l05598"></a><span class="lineno"> 5598</span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3M_Pos (4U)</span></div>
<div class="line"><a name="l05599"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8e306d8b3f5f98f8bfb6002dc2a7ff06"> 5599</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3M_Msk (0x7U &lt;&lt; TIM_CCMR2_OC3M_Pos) </span></div>
<div class="line"><a name="l05600"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga52095cae524adb237339bfee92e8168a"> 5600</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3M \</span></div>
<div class="line"><a name="l05601"></a><span class="lineno"> 5601</span>&#160;<span class="preprocessor">    TIM_CCMR2_OC3M_Msk </span></div>
<div class="line"><a name="l05602"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga899b26ffa9c5f30f143306b8598a537f"> 5602</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3M_0 (0x1U &lt;&lt; TIM_CCMR2_OC3M_Pos) </span></div>
<div class="line"><a name="l05603"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga91476ae2cc3449facafcad82569e14f8"> 5603</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3M_1 (0x2U &lt;&lt; TIM_CCMR2_OC3M_Pos) </span></div>
<div class="line"><a name="l05604"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga20394da7afcada6c3fc455b05004cff5"> 5604</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3M_2 (0x4U &lt;&lt; TIM_CCMR2_OC3M_Pos) </span></div>
<div class="line"><a name="l05606"></a><span class="lineno"> 5606</span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3CE_Pos (7U)</span></div>
<div class="line"><a name="l05607"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga040e81b609666fec1f0476346bb8b942"> 5607</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3CE_Msk (0x1U &lt;&lt; TIM_CCMR2_OC3CE_Pos) </span></div>
<div class="line"><a name="l05608"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4209d414df704ce96c54abb2ea2df66a"> 5608</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3CE                                   \</span></div>
<div class="line"><a name="l05609"></a><span class="lineno"> 5609</span>&#160;<span class="preprocessor">    TIM_CCMR2_OC3CE_Msk </span></div>
<div class="line"><a name="l05612"></a><span class="lineno"> 5612</span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC4S_Pos (8U)</span></div>
<div class="line"><a name="l05613"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga66957133f2ac46cacb14834a6ad46b9b"> 5613</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC4S_Msk (0x3U &lt;&lt; TIM_CCMR2_CC4S_Pos) </span></div>
<div class="line"><a name="l05614"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga294e216b50edd1c2f891143e1f971048"> 5614</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC4S \</span></div>
<div class="line"><a name="l05615"></a><span class="lineno"> 5615</span>&#160;<span class="preprocessor">    TIM_CCMR2_CC4S_Msk </span></div>
<div class="line"><a name="l05616"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabebaa6bffd90b32563bd0fc1ff4a9499"> 5616</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC4S_0 (0x1U &lt;&lt; TIM_CCMR2_CC4S_Pos) </span></div>
<div class="line"><a name="l05617"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6386ec77a3a451954325a1512d44f893"> 5617</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC4S_1 (0x2U &lt;&lt; TIM_CCMR2_CC4S_Pos) </span></div>
<div class="line"><a name="l05619"></a><span class="lineno"> 5619</span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4FE_Pos (10U)</span></div>
<div class="line"><a name="l05620"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga01f0c4e1d96b5dde5af64ea95b2c3880"> 5620</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4FE_Msk (0x1U &lt;&lt; TIM_CCMR2_OC4FE_Pos) </span></div>
<div class="line"><a name="l05621"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga70dc197250c2699d470aea1a7a42ad57"> 5621</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4FE                                  \</span></div>
<div class="line"><a name="l05622"></a><span class="lineno"> 5622</span>&#160;<span class="preprocessor">    TIM_CCMR2_OC4FE_Msk </span></div>
<div class="line"><a name="l05624"></a><span class="lineno"> 5624</span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4PE_Pos (11U)</span></div>
<div class="line"><a name="l05625"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga28c07cee007c349ef4ba4a954b341ff4"> 5625</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4PE_Msk (0x1U &lt;&lt; TIM_CCMR2_OC4PE_Pos) </span></div>
<div class="line"><a name="l05626"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3e951cd3f6593e321cf79b662a1deaaa"> 5626</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4PE \</span></div>
<div class="line"><a name="l05627"></a><span class="lineno"> 5627</span>&#160;<span class="preprocessor">    TIM_CCMR2_OC4PE_Msk </span></div>
<div class="line"><a name="l05629"></a><span class="lineno"> 5629</span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4M_Pos (12U)</span></div>
<div class="line"><a name="l05630"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0ffb46fed2d65aab83a895d8f791f84f"> 5630</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4M_Msk (0x7U &lt;&lt; TIM_CCMR2_OC4M_Pos) </span></div>
<div class="line"><a name="l05631"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacbed61ff3ba57c7fe6d3386ce3b7af2b"> 5631</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4M \</span></div>
<div class="line"><a name="l05632"></a><span class="lineno"> 5632</span>&#160;<span class="preprocessor">    TIM_CCMR2_OC4M_Msk </span></div>
<div class="line"><a name="l05633"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad866f52cce9ce32e3c0d181007b82de5"> 5633</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4M_0 (0x1U &lt;&lt; TIM_CCMR2_OC4M_Pos) </span></div>
<div class="line"><a name="l05634"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafd97b1c86dd4953f3382fea317d165af"> 5634</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4M_1 (0x2U &lt;&lt; TIM_CCMR2_OC4M_Pos) </span></div>
<div class="line"><a name="l05635"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga431e5cdc0f3dc02fa5a54aa5193ddbab"> 5635</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4M_2 (0x4U &lt;&lt; TIM_CCMR2_OC4M_Pos) </span></div>
<div class="line"><a name="l05637"></a><span class="lineno"> 5637</span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4CE_Pos (15U)</span></div>
<div class="line"><a name="l05638"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3a3897ea2b9197cbc75507df645faefc"> 5638</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4CE_Msk (0x1U &lt;&lt; TIM_CCMR2_OC4CE_Pos) </span></div>
<div class="line"><a name="l05639"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1447dfe94bdd234382bb1f43307ea5c3"> 5639</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4CE                                   \</span></div>
<div class="line"><a name="l05640"></a><span class="lineno"> 5640</span>&#160;<span class="preprocessor">    TIM_CCMR2_OC4CE_Msk </span></div>
<div class="line"><a name="l05643"></a><span class="lineno"> 5643</span>&#160;<span class="preprocessor">    </span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05644"></a><span class="lineno"> 5644</span>&#160; </div>
<div class="line"><a name="l05645"></a><span class="lineno"> 5645</span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3PSC_Pos (2U)</span></div>
<div class="line"><a name="l05646"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabec127dfbd39286e7467a88e42b0e2a2"> 5646</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3PSC_Msk (0x3U &lt;&lt; TIM_CCMR2_IC3PSC_Pos) </span></div>
<div class="line"><a name="l05647"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafc3d11f2e968752bc9ec7131c986c3a6"> 5647</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3PSC \</span></div>
<div class="line"><a name="l05648"></a><span class="lineno"> 5648</span>&#160;<span class="preprocessor">    TIM_CCMR2_IC3PSC_Msk </span></div>
<div class="line"><a name="l05649"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga588513395cbf8be6f4749c140fbf811c"> 5649</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3PSC_0 (0x1U &lt;&lt; TIM_CCMR2_IC3PSC_Pos) </span></div>
<div class="line"><a name="l05650"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacd27b9bdcc161c90dc1712074a66f29d"> 5650</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3PSC_1 (0x2U &lt;&lt; TIM_CCMR2_IC3PSC_Pos) </span></div>
<div class="line"><a name="l05652"></a><span class="lineno"> 5652</span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3F_Pos (4U)</span></div>
<div class="line"><a name="l05653"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaac13900fc61a22d5b43f579e5854fa2c"> 5653</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3F_Msk (0xFU &lt;&lt; TIM_CCMR2_IC3F_Pos) </span></div>
<div class="line"><a name="l05654"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad218af6bd1de72891e1b85d582b766cd"> 5654</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3F \</span></div>
<div class="line"><a name="l05655"></a><span class="lineno"> 5655</span>&#160;<span class="preprocessor">    TIM_CCMR2_IC3F_Msk </span></div>
<div class="line"><a name="l05656"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga31d5450ebc9ac6ea833a2b341ceea061"> 5656</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3F_0 (0x1U &lt;&lt; TIM_CCMR2_IC3F_Pos) </span></div>
<div class="line"><a name="l05657"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga26f92a3f831685d6df7ab69e68181849"> 5657</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3F_1 (0x2U &lt;&lt; TIM_CCMR2_IC3F_Pos) </span></div>
<div class="line"><a name="l05658"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5e7d7a3c2686a6e31adc1adf2ce65df9"> 5658</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3F_2 (0x4U &lt;&lt; TIM_CCMR2_IC3F_Pos) </span></div>
<div class="line"><a name="l05659"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9696c3da027f2b292d077f1ab4cdd14b"> 5659</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3F_3 (0x8U &lt;&lt; TIM_CCMR2_IC3F_Pos) </span></div>
<div class="line"><a name="l05661"></a><span class="lineno"> 5661</span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4PSC_Pos (10U)</span></div>
<div class="line"><a name="l05662"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga289328a0304739b4459fa74978be5aa4"> 5662</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4PSC_Msk (0x3U &lt;&lt; TIM_CCMR2_IC4PSC_Pos) </span></div>
<div class="line"><a name="l05663"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6fd7591e2de10272f7fafb08cdd1b7b0"> 5663</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4PSC \</span></div>
<div class="line"><a name="l05664"></a><span class="lineno"> 5664</span>&#160;<span class="preprocessor">    TIM_CCMR2_IC4PSC_Msk </span></div>
<div class="line"><a name="l05665"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga80f7d206409bc551eab06819e17451e4"> 5665</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4PSC_0 (0x1U &lt;&lt; TIM_CCMR2_IC4PSC_Pos) </span></div>
<div class="line"><a name="l05666"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf6690f5e98e02addd5e75643767c6d66"> 5666</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4PSC_1 (0x2U &lt;&lt; TIM_CCMR2_IC4PSC_Pos) </span></div>
<div class="line"><a name="l05668"></a><span class="lineno"> 5668</span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4F_Pos (12U)</span></div>
<div class="line"><a name="l05669"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa9f59cf5cc82d482d733a365cc7d887c"> 5669</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4F_Msk (0xFU &lt;&lt; TIM_CCMR2_IC4F_Pos) </span></div>
<div class="line"><a name="l05670"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad51653fd06a591294d432385e794a19e"> 5670</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4F \</span></div>
<div class="line"><a name="l05671"></a><span class="lineno"> 5671</span>&#160;<span class="preprocessor">    TIM_CCMR2_IC4F_Msk </span></div>
<div class="line"><a name="l05672"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7d5fc8b9a6ea27582cb6c25f9654888c"> 5672</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4F_0 (0x1U &lt;&lt; TIM_CCMR2_IC4F_Pos) </span></div>
<div class="line"><a name="l05673"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac4dcc1562c0c017493e4ee6b32354e85"> 5673</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4F_1 (0x2U &lt;&lt; TIM_CCMR2_IC4F_Pos) </span></div>
<div class="line"><a name="l05674"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2b96de7db8b71ac7e414f247b871a53c"> 5674</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4F_2 (0x4U &lt;&lt; TIM_CCMR2_IC4F_Pos) </span></div>
<div class="line"><a name="l05675"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga25d0f55e5b751f2caed6a943f5682a09"> 5675</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4F_3 (0x8U &lt;&lt; TIM_CCMR2_IC4F_Pos) </span></div>
<div class="line"><a name="l05677"></a><span class="lineno"> 5677</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CCER register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05678"></a><span class="lineno"> 5678</span>&#160;<span class="preprocessor">#define TIM_CCER_CC1E_Pos (0U)</span></div>
<div class="line"><a name="l05679"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga871be5249ffb7666a32f4e2e60e50a8c"> 5679</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC1E_Msk (0x1U &lt;&lt; TIM_CCER_CC1E_Pos) </span></div>
<div class="line"><a name="l05680"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3f494b9881e7b97bb2d79f7ad4e79937"> 5680</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC1E     TIM_CCER_CC1E_Msk </span></div>
<div class="line"><a name="l05681"></a><span class="lineno"> 5681</span>&#160;<span class="preprocessor">#define TIM_CCER_CC1P_Pos (1U)</span></div>
<div class="line"><a name="l05682"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3006ecce72e486321261536ae385732f"> 5682</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC1P_Msk (0x1U &lt;&lt; TIM_CCER_CC1P_Pos) </span></div>
<div class="line"><a name="l05683"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0ca0aedba14241caff739afb3c3ee291"> 5683</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC1P                                       \</span></div>
<div class="line"><a name="l05684"></a><span class="lineno"> 5684</span>&#160;<span class="preprocessor">    TIM_CCER_CC1P_Msk </span></div>
<div class="line"><a name="l05686"></a><span class="lineno"> 5686</span>&#160;<span class="preprocessor">#define TIM_CCER_CC1NE_Pos (2U)</span></div>
<div class="line"><a name="l05687"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6f84300589fc23c7ad7c688b77adffd6"> 5687</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC1NE_Msk (0x1U &lt;&lt; TIM_CCER_CC1NE_Pos) </span></div>
<div class="line"><a name="l05688"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga813056b3f90a13c4432aeba55f28957e"> 5688</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC1NE \</span></div>
<div class="line"><a name="l05689"></a><span class="lineno"> 5689</span>&#160;<span class="preprocessor">    TIM_CCER_CC1NE_Msk </span></div>
<div class="line"><a name="l05690"></a><span class="lineno"> 5690</span>&#160;<span class="preprocessor">#define TIM_CCER_CC1NP_Pos (3U)</span></div>
<div class="line"><a name="l05691"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga22ca6b2d577776a67d48e9a7e1863700"> 5691</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC1NP_Msk (0x1U &lt;&lt; TIM_CCER_CC1NP_Pos) </span></div>
<div class="line"><a name="l05692"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga403fc501d4d8de6cabee6b07acb81a36"> 5692</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC1NP \</span></div>
<div class="line"><a name="l05693"></a><span class="lineno"> 5693</span>&#160;<span class="preprocessor">    TIM_CCER_CC1NP_Msk </span></div>
<div class="line"><a name="l05694"></a><span class="lineno"> 5694</span>&#160;<span class="preprocessor">#define TIM_CCER_CC2E_Pos (4U)</span></div>
<div class="line"><a name="l05695"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga91010bed31fbd01d7013fe9be759b215"> 5695</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC2E_Msk (0x1U &lt;&lt; TIM_CCER_CC2E_Pos) </span></div>
<div class="line"><a name="l05696"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga76392a4d63674cd0db0a55762458f16c"> 5696</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC2E     TIM_CCER_CC2E_Msk </span></div>
<div class="line"><a name="l05697"></a><span class="lineno"> 5697</span>&#160;<span class="preprocessor">#define TIM_CCER_CC2P_Pos (5U)</span></div>
<div class="line"><a name="l05698"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga95f10f70479dce9444a304a58dfa52e1"> 5698</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC2P_Msk (0x1U &lt;&lt; TIM_CCER_CC2P_Pos) </span></div>
<div class="line"><a name="l05699"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3136c6e776c6066509d298b6a9b34912"> 5699</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC2P                                       \</span></div>
<div class="line"><a name="l05700"></a><span class="lineno"> 5700</span>&#160;<span class="preprocessor">    TIM_CCER_CC2P_Msk </span></div>
<div class="line"><a name="l05702"></a><span class="lineno"> 5702</span>&#160;<span class="preprocessor">#define TIM_CCER_CC2NE_Pos (6U)</span></div>
<div class="line"><a name="l05703"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga395e49f88082d5e2144801c98047e03b"> 5703</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC2NE_Msk (0x1U &lt;&lt; TIM_CCER_CC2NE_Pos) </span></div>
<div class="line"><a name="l05704"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6a784649120eddec31998f34323d4156"> 5704</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC2NE \</span></div>
<div class="line"><a name="l05705"></a><span class="lineno"> 5705</span>&#160;<span class="preprocessor">    TIM_CCER_CC2NE_Msk </span></div>
<div class="line"><a name="l05706"></a><span class="lineno"> 5706</span>&#160;<span class="preprocessor">#define TIM_CCER_CC2NP_Pos (7U)</span></div>
<div class="line"><a name="l05707"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1b294ed91060a15ee77651cd8e688e70"> 5707</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC2NP_Msk (0x1U &lt;&lt; TIM_CCER_CC2NP_Pos) </span></div>
<div class="line"><a name="l05708"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga387de559d8b16b16f3934fddd2aa969f"> 5708</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC2NP \</span></div>
<div class="line"><a name="l05709"></a><span class="lineno"> 5709</span>&#160;<span class="preprocessor">    TIM_CCER_CC2NP_Msk </span></div>
<div class="line"><a name="l05710"></a><span class="lineno"> 5710</span>&#160;<span class="preprocessor">#define TIM_CCER_CC3E_Pos (8U)</span></div>
<div class="line"><a name="l05711"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga800a18a966d63d71dfc6cf7e3c18ca08"> 5711</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC3E_Msk (0x1U &lt;&lt; TIM_CCER_CC3E_Pos) </span></div>
<div class="line"><a name="l05712"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1da114e666b61f09cf25f50cdaa7f81f"> 5712</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC3E     TIM_CCER_CC3E_Msk </span></div>
<div class="line"><a name="l05713"></a><span class="lineno"> 5713</span>&#160;<span class="preprocessor">#define TIM_CCER_CC3P_Pos (9U)</span></div>
<div class="line"><a name="l05714"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga647aadf30c1f4c7850a025bce9e264a6"> 5714</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC3P_Msk (0x1U &lt;&lt; TIM_CCER_CC3P_Pos) </span></div>
<div class="line"><a name="l05715"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6220a5cd34c7a7a39e10c854aa00d2e5"> 5715</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC3P                                       \</span></div>
<div class="line"><a name="l05716"></a><span class="lineno"> 5716</span>&#160;<span class="preprocessor">    TIM_CCER_CC3P_Msk </span></div>
<div class="line"><a name="l05718"></a><span class="lineno"> 5718</span>&#160;<span class="preprocessor">#define TIM_CCER_CC3NE_Pos (10U)</span></div>
<div class="line"><a name="l05719"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga34cbf30b58b4fa02ddc7c1bab93420b3"> 5719</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC3NE_Msk (0x1U &lt;&lt; TIM_CCER_CC3NE_Pos) </span></div>
<div class="line"><a name="l05720"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad46cce61d3bd83b64257ba75e54ee1aa"> 5720</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC3NE \</span></div>
<div class="line"><a name="l05721"></a><span class="lineno"> 5721</span>&#160;<span class="preprocessor">    TIM_CCER_CC3NE_Msk </span></div>
<div class="line"><a name="l05722"></a><span class="lineno"> 5722</span>&#160;<span class="preprocessor">#define TIM_CCER_CC3NP_Pos (11U)</span></div>
<div class="line"><a name="l05723"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga013c6bc2ba905dea2713cdef67f39c6f"> 5723</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC3NP_Msk (0x1U &lt;&lt; TIM_CCER_CC3NP_Pos) </span></div>
<div class="line"><a name="l05724"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4029686d3307111d3f9f4400e29e4521"> 5724</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC3NP \</span></div>
<div class="line"><a name="l05725"></a><span class="lineno"> 5725</span>&#160;<span class="preprocessor">    TIM_CCER_CC3NP_Msk </span></div>
<div class="line"><a name="l05726"></a><span class="lineno"> 5726</span>&#160;<span class="preprocessor">#define TIM_CCER_CC4E_Pos (12U)</span></div>
<div class="line"><a name="l05727"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae8f00da3ce9a145e9c7c0ece18706d05"> 5727</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC4E_Msk (0x1U &lt;&lt; TIM_CCER_CC4E_Pos) </span></div>
<div class="line"><a name="l05728"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga940b041ab5975311f42f26d314a4b621"> 5728</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC4E     TIM_CCER_CC4E_Msk </span></div>
<div class="line"><a name="l05729"></a><span class="lineno"> 5729</span>&#160;<span class="preprocessor">#define TIM_CCER_CC4P_Pos (13U)</span></div>
<div class="line"><a name="l05730"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga22962f81c9abfc88ae30f50b5592d3a7"> 5730</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC4P_Msk (0x1U &lt;&lt; TIM_CCER_CC4P_Pos) </span></div>
<div class="line"><a name="l05731"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3faf23dc47e1b0877352d7f5a00f72e1"> 5731</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC4P                                       \</span></div>
<div class="line"><a name="l05732"></a><span class="lineno"> 5732</span>&#160;<span class="preprocessor">    TIM_CCER_CC4P_Msk </span></div>
<div class="line"><a name="l05734"></a><span class="lineno"> 5734</span>&#160;<span class="preprocessor">#define TIM_CCER_CC4NP_Pos (15U)</span></div>
<div class="line"><a name="l05735"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7e263b29e870a454c029f4a825f4f50e"> 5735</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC4NP_Msk (0x1U &lt;&lt; TIM_CCER_CC4NP_Pos) </span></div>
<div class="line"><a name="l05736"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga41b88bff3f38cec0617ce66fa5aef260"> 5736</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC4NP \</span></div>
<div class="line"><a name="l05737"></a><span class="lineno"> 5737</span>&#160;<span class="preprocessor">    TIM_CCER_CC4NP_Msk </span></div>
<div class="line"><a name="l05739"></a><span class="lineno"> 5739</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CNT register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05740"></a><span class="lineno"> 5740</span>&#160;<span class="preprocessor">#define TIM_CNT_CNT_Pos (0U)</span></div>
<div class="line"><a name="l05741"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac54bb0107f222981fe8c8416af521fd0"> 5741</a></span>&#160;<span class="preprocessor">#define TIM_CNT_CNT_Msk (0xFFFFFFFFU &lt;&lt; TIM_CNT_CNT_Pos) </span></div>
<div class="line"><a name="l05742"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8bc45c0315de82c1c3a38a243bcd00fc"> 5742</a></span>&#160;<span class="preprocessor">#define TIM_CNT_CNT     TIM_CNT_CNT_Msk                  </span></div>
<div class="line"><a name="l05744"></a><span class="lineno"> 5744</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_PSC register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05745"></a><span class="lineno"> 5745</span>&#160;<span class="preprocessor">#define TIM_PSC_PSC_Pos (0U)</span></div>
<div class="line"><a name="l05746"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacff3a421342fafac2e25421084bd85df"> 5746</a></span>&#160;<span class="preprocessor">#define TIM_PSC_PSC_Msk (0xFFFFU &lt;&lt; TIM_PSC_PSC_Pos) </span></div>
<div class="line"><a name="l05747"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaefb85e4000ddab0ada67c5964810da35"> 5747</a></span>&#160;<span class="preprocessor">#define TIM_PSC_PSC     TIM_PSC_PSC_Msk              </span></div>
<div class="line"><a name="l05749"></a><span class="lineno"> 5749</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_ARR register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05750"></a><span class="lineno"> 5750</span>&#160;<span class="preprocessor">#define TIM_ARR_ARR_Pos (0U)</span></div>
<div class="line"><a name="l05751"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga166174bde137aa84aec495eef6907ed3"> 5751</a></span>&#160;<span class="preprocessor">#define TIM_ARR_ARR_Msk (0xFFFFFFFFU &lt;&lt; TIM_ARR_ARR_Pos) </span></div>
<div class="line"><a name="l05752"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gace50256fdecc38f641050a4a3266e4d9"> 5752</a></span>&#160;<span class="preprocessor">#define TIM_ARR_ARR     TIM_ARR_ARR_Msk </span></div>
<div class="line"><a name="l05754"></a><span class="lineno"> 5754</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_RCR register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05755"></a><span class="lineno"> 5755</span>&#160;<span class="preprocessor">#define TIM_RCR_REP_Pos (0U)</span></div>
<div class="line"><a name="l05756"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga06e8380ec8ac6138f401fa53833978fc"> 5756</a></span>&#160;<span class="preprocessor">#define TIM_RCR_REP_Msk (0xFFU &lt;&lt; TIM_RCR_REP_Pos) </span></div>
<div class="line"><a name="l05757"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gadcef8f28580e36cdfda3be1f7561afc7"> 5757</a></span>&#160;<span class="preprocessor">#define TIM_RCR_REP     TIM_RCR_REP_Msk </span></div>
<div class="line"><a name="l05759"></a><span class="lineno"> 5759</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CCR1 register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05760"></a><span class="lineno"> 5760</span>&#160;<span class="preprocessor">#define TIM_CCR1_CCR1_Pos (0U)</span></div>
<div class="line"><a name="l05761"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1052d30a540b5332d39cc9e1e23587bb"> 5761</a></span>&#160;<span class="preprocessor">#define TIM_CCR1_CCR1_Msk (0xFFFFU &lt;&lt; TIM_CCR1_CCR1_Pos) </span></div>
<div class="line"><a name="l05762"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac927cc11eff415210dcf94657d8dfbe0"> 5762</a></span>&#160;<span class="preprocessor">#define TIM_CCR1_CCR1     TIM_CCR1_CCR1_Msk </span></div>
<div class="line"><a name="l05764"></a><span class="lineno"> 5764</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CCR2 register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05765"></a><span class="lineno"> 5765</span>&#160;<span class="preprocessor">#define TIM_CCR2_CCR2_Pos (0U)</span></div>
<div class="line"><a name="l05766"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab4ef3300e4399d1b036c2e28061d9dd1"> 5766</a></span>&#160;<span class="preprocessor">#define TIM_CCR2_CCR2_Msk (0xFFFFU &lt;&lt; TIM_CCR2_CCR2_Pos) </span></div>
<div class="line"><a name="l05767"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga751e5efd90bdd1fd5f38609f3f5762ba"> 5767</a></span>&#160;<span class="preprocessor">#define TIM_CCR2_CCR2     TIM_CCR2_CCR2_Msk </span></div>
<div class="line"><a name="l05769"></a><span class="lineno"> 5769</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CCR3 register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05770"></a><span class="lineno"> 5770</span>&#160;<span class="preprocessor">#define TIM_CCR3_CCR3_Pos (0U)</span></div>
<div class="line"><a name="l05771"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3983e861f1f4418bf3df69d263550024"> 5771</a></span>&#160;<span class="preprocessor">#define TIM_CCR3_CCR3_Msk (0xFFFFU &lt;&lt; TIM_CCR3_CCR3_Pos) </span></div>
<div class="line"><a name="l05772"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4e85064d37d387851e95c5c1f35315a1"> 5772</a></span>&#160;<span class="preprocessor">#define TIM_CCR3_CCR3     TIM_CCR3_CCR3_Msk </span></div>
<div class="line"><a name="l05774"></a><span class="lineno"> 5774</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CCR4 register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05775"></a><span class="lineno"> 5775</span>&#160;<span class="preprocessor">#define TIM_CCR4_CCR4_Pos (0U)</span></div>
<div class="line"><a name="l05776"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2e2e10599fa35e837f604584c742551f"> 5776</a></span>&#160;<span class="preprocessor">#define TIM_CCR4_CCR4_Msk (0xFFFFU &lt;&lt; TIM_CCR4_CCR4_Pos) </span></div>
<div class="line"><a name="l05777"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga15c9dd67a6701b5498926ae536773eca"> 5777</a></span>&#160;<span class="preprocessor">#define TIM_CCR4_CCR4     TIM_CCR4_CCR4_Msk </span></div>
<div class="line"><a name="l05779"></a><span class="lineno"> 5779</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_BDTR register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05780"></a><span class="lineno"> 5780</span>&#160;<span class="preprocessor">#define TIM_BDTR_DTG_Pos (0U)</span></div>
<div class="line"><a name="l05781"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2c52bd0a743ce97111f4f7210f4f0875"> 5781</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_DTG_Msk (0xFFU &lt;&lt; TIM_BDTR_DTG_Pos) </span></div>
<div class="line"><a name="l05782"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabcf985e9c78f15e1e44b2bc4d2bafc67"> 5782</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_DTG \</span></div>
<div class="line"><a name="l05783"></a><span class="lineno"> 5783</span>&#160;<span class="preprocessor">    TIM_BDTR_DTG_Msk </span></div>
<div class="line"><a name="l05784"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4b575cca31b0e22ef1d5b842aa162bfc"> 5784</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_DTG_0 (0x01U &lt;&lt; TIM_BDTR_DTG_Pos) </span></div>
<div class="line"><a name="l05785"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0f33ae1e9b7847a60032a60d0cc7f81d"> 5785</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_DTG_1 (0x02U &lt;&lt; TIM_BDTR_DTG_Pos) </span></div>
<div class="line"><a name="l05786"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2f06a132eba960bd6cc972e3580d537c"> 5786</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_DTG_2 (0x04U &lt;&lt; TIM_BDTR_DTG_Pos) </span></div>
<div class="line"><a name="l05787"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae7868643a65285fc7132f040c8950f43"> 5787</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_DTG_3 (0x08U &lt;&lt; TIM_BDTR_DTG_Pos) </span></div>
<div class="line"><a name="l05788"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga503b44e30a5fb77c34630d1faca70213"> 5788</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_DTG_4 (0x10U &lt;&lt; TIM_BDTR_DTG_Pos) </span></div>
<div class="line"><a name="l05789"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga83a12ecb0a8dd21bc164d9a345ea564f"> 5789</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_DTG_5 (0x20U &lt;&lt; TIM_BDTR_DTG_Pos) </span></div>
<div class="line"><a name="l05790"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf7d418cbd0db89991522cb6be34a017e"> 5790</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_DTG_6 (0x40U &lt;&lt; TIM_BDTR_DTG_Pos) </span></div>
<div class="line"><a name="l05791"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac945c8bcf5567912a88eb2acee53c45b"> 5791</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_DTG_7 (0x80U &lt;&lt; TIM_BDTR_DTG_Pos) </span></div>
<div class="line"><a name="l05793"></a><span class="lineno"> 5793</span>&#160;<span class="preprocessor">#define TIM_BDTR_LOCK_Pos (8U)</span></div>
<div class="line"><a name="l05794"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga31c7b82190b30d879c3c7b3a46b9ab82"> 5794</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_LOCK_Msk (0x3U &lt;&lt; TIM_BDTR_LOCK_Pos) </span></div>
<div class="line"><a name="l05795"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7e4215d17f0548dfcf0b15fe4d0f4651"> 5795</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_LOCK \</span></div>
<div class="line"><a name="l05796"></a><span class="lineno"> 5796</span>&#160;<span class="preprocessor">    TIM_BDTR_LOCK_Msk </span></div>
<div class="line"><a name="l05797"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabbd1736c8172e7cd098bb591264b07bf"> 5797</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_LOCK_0 (0x1U &lt;&lt; TIM_BDTR_LOCK_Pos) </span></div>
<div class="line"><a name="l05798"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga756df80ff8c34399435f52dca18e6eee"> 5798</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_LOCK_1 (0x2U &lt;&lt; TIM_BDTR_LOCK_Pos) </span></div>
<div class="line"><a name="l05800"></a><span class="lineno"> 5800</span>&#160;<span class="preprocessor">#define TIM_BDTR_OSSI_Pos (10U)</span></div>
<div class="line"><a name="l05801"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga05ff8c5f843f6587554de55163a0f420"> 5801</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_OSSI_Msk (0x1U &lt;&lt; TIM_BDTR_OSSI_Pos) </span></div>
<div class="line"><a name="l05802"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab1cf04e70ccf3d4aba5afcf2496a411a"> 5802</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_OSSI                                       \</span></div>
<div class="line"><a name="l05803"></a><span class="lineno"> 5803</span>&#160;<span class="preprocessor">    TIM_BDTR_OSSI_Msk </span></div>
<div class="line"><a name="l05805"></a><span class="lineno"> 5805</span>&#160;<span class="preprocessor">#define TIM_BDTR_OSSR_Pos (11U)</span></div>
<div class="line"><a name="l05806"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga396c60115df4f4f217ae3b2df15d130c"> 5806</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_OSSR_Msk (0x1U &lt;&lt; TIM_BDTR_OSSR_Pos) </span></div>
<div class="line"><a name="l05807"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf9435f36d53c6be1107e57ab6a82c16e"> 5807</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_OSSR                                      \</span></div>
<div class="line"><a name="l05808"></a><span class="lineno"> 5808</span>&#160;<span class="preprocessor">    TIM_BDTR_OSSR_Msk </span></div>
<div class="line"><a name="l05810"></a><span class="lineno"> 5810</span>&#160;<span class="preprocessor">#define TIM_BDTR_BKE_Pos (12U)</span></div>
<div class="line"><a name="l05811"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2272c6e4c575623c1f46f482cd957415"> 5811</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_BKE_Msk (0x1U &lt;&lt; TIM_BDTR_BKE_Pos) </span></div>
<div class="line"><a name="l05812"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga74250b040dd9fd9c09dcc54cdd6d86d8"> 5812</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_BKE     TIM_BDTR_BKE_Msk           </span></div>
<div class="line"><a name="l05813"></a><span class="lineno"> 5813</span>&#160;<span class="preprocessor">#define TIM_BDTR_BKP_Pos (13U)</span></div>
<div class="line"><a name="l05814"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga101b7d11ccc8db986ee394ec26167130"> 5814</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_BKP_Msk (0x1U &lt;&lt; TIM_BDTR_BKP_Pos) </span></div>
<div class="line"><a name="l05815"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3247abbbf0d00260be051d176d88020e"> 5815</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_BKP     TIM_BDTR_BKP_Msk           </span></div>
<div class="line"><a name="l05816"></a><span class="lineno"> 5816</span>&#160;<span class="preprocessor">#define TIM_BDTR_AOE_Pos (14U)</span></div>
<div class="line"><a name="l05817"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa9f2a293cb57e4e53908ff3968b44eda"> 5817</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_AOE_Msk (0x1U &lt;&lt; TIM_BDTR_AOE_Pos) </span></div>
<div class="line"><a name="l05818"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga59f15008050f91fa3ecc9eaaa971a509"> 5818</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_AOE     TIM_BDTR_AOE_Msk </span></div>
<div class="line"><a name="l05819"></a><span class="lineno"> 5819</span>&#160;<span class="preprocessor">#define TIM_BDTR_MOE_Pos (15U)</span></div>
<div class="line"><a name="l05820"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaead4c63fdacf9c85e3c997275649aa8e"> 5820</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_MOE_Msk (0x1U &lt;&lt; TIM_BDTR_MOE_Pos) </span></div>
<div class="line"><a name="l05821"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga277a096614829feba2d0a4fbb7d3dffc"> 5821</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_MOE     TIM_BDTR_MOE_Msk           </span></div>
<div class="line"><a name="l05823"></a><span class="lineno"> 5823</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_DCR register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05824"></a><span class="lineno"> 5824</span>&#160;<span class="preprocessor">#define TIM_DCR_DBA_Pos (0U)</span></div>
<div class="line"><a name="l05825"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga603bd90bfdd7e08fb4c749c926ae8d0d"> 5825</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBA_Msk (0x1FU &lt;&lt; TIM_DCR_DBA_Pos) </span></div>
<div class="line"><a name="l05826"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabf9051ecac123cd89f9d2a835e4cde2e"> 5826</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBA     TIM_DCR_DBA_Msk </span></div>
<div class="line"><a name="l05827"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaaaf610e5fe4bb4b10736242df3b62bba"> 5827</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBA_0   (0x01U &lt;&lt; TIM_DCR_DBA_Pos) </span></div>
<div class="line"><a name="l05828"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9a0185643c163930e30f0a1cf5fe364e"> 5828</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBA_1   (0x02U &lt;&lt; TIM_DCR_DBA_Pos) </span></div>
<div class="line"><a name="l05829"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaaa5a89b93b97b0968a7d5563a18ab9d1"> 5829</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBA_2   (0x04U &lt;&lt; TIM_DCR_DBA_Pos) </span></div>
<div class="line"><a name="l05830"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga105f44ff18cbbd4ff4d60368c9184430"> 5830</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBA_3   (0x08U &lt;&lt; TIM_DCR_DBA_Pos) </span></div>
<div class="line"><a name="l05831"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabe1bc4b6dd7265dee2857f23d835b2dc"> 5831</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBA_4   (0x10U &lt;&lt; TIM_DCR_DBA_Pos) </span></div>
<div class="line"><a name="l05833"></a><span class="lineno"> 5833</span>&#160;<span class="preprocessor">#define TIM_DCR_DBL_Pos (8U)</span></div>
<div class="line"><a name="l05834"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga19d5bc5ed6177c1603a35d52918e5068"> 5834</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBL_Msk (0x1FU &lt;&lt; TIM_DCR_DBL_Pos) </span></div>
<div class="line"><a name="l05835"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab9e197a78484567d4c6093c28265f3eb"> 5835</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBL     TIM_DCR_DBL_Msk </span></div>
<div class="line"><a name="l05836"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga677195c0b4892bb6717564c0528126a9"> 5836</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBL_0   (0x01U &lt;&lt; TIM_DCR_DBL_Pos) </span></div>
<div class="line"><a name="l05837"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad427ba987877e491f7a2be60e320dbea"> 5837</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBL_1   (0x02U &lt;&lt; TIM_DCR_DBL_Pos) </span></div>
<div class="line"><a name="l05838"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga369926f2a8ca5cf635ded9bb4619189c"> 5838</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBL_2   (0x04U &lt;&lt; TIM_DCR_DBL_Pos) </span></div>
<div class="line"><a name="l05839"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7f1ec849c41d1abd46c528a4ac378c03"> 5839</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBL_3   (0x08U &lt;&lt; TIM_DCR_DBL_Pos) </span></div>
<div class="line"><a name="l05840"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga607d7b87b1b4bf167aabad36f922a8f9"> 5840</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBL_4   (0x10U &lt;&lt; TIM_DCR_DBL_Pos) </span></div>
<div class="line"><a name="l05842"></a><span class="lineno"> 5842</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_DMAR register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05843"></a><span class="lineno"> 5843</span>&#160;<span class="preprocessor">#define TIM_DMAR_DMAB_Pos (0U)</span></div>
<div class="line"><a name="l05844"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa5d6d71391fa416ce5c1aa65e459d92a"> 5844</a></span>&#160;<span class="preprocessor">#define TIM_DMAR_DMAB_Msk (0xFFFFU &lt;&lt; TIM_DMAR_DMAB_Pos) </span></div>
<div class="line"><a name="l05845"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga1afa2fc02bcd75c15122c4eb87d6cf83"> 5845</a></span>&#160;<span class="preprocessor">#define TIM_DMAR_DMAB     TIM_DMAR_DMAB_Msk </span></div>
<div class="line"><a name="l05847"></a><span class="lineno"> 5847</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM14_OR register ********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05848"></a><span class="lineno"> 5848</span>&#160;<span class="preprocessor">#define TIM14_OR_TI1_RMP_Pos (0U)</span></div>
<div class="line"><a name="l05849"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9c53b500c35df84004fda1864c26b0ed"> 5849</a></span>&#160;<span class="preprocessor">#define TIM14_OR_TI1_RMP_Msk (0x3U &lt;&lt; TIM14_OR_TI1_RMP_Pos) </span></div>
<div class="line"><a name="l05850"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga51c00ee5f19b05fe995bf742ee5f8cad"> 5850</a></span>&#160;<span class="preprocessor">#define TIM14_OR_TI1_RMP \</span></div>
<div class="line"><a name="l05851"></a><span class="lineno"> 5851</span>&#160;<span class="preprocessor">    TIM14_OR_TI1_RMP_Msk </span></div>
<div class="line"><a name="l05852"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga72d96e36ed461e986b7aa037581d9d38"> 5852</a></span>&#160;<span class="preprocessor">#define TIM14_OR_TI1_RMP_0 (0x1U &lt;&lt; TIM14_OR_TI1_RMP_Pos) </span></div>
<div class="line"><a name="l05853"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4892ff651a1434afb1981b9d032d8672"> 5853</a></span>&#160;<span class="preprocessor">#define TIM14_OR_TI1_RMP_1 (0x2U &lt;&lt; TIM14_OR_TI1_RMP_Pos) </span></div>
<div class="line"><a name="l05855"></a><span class="lineno"> 5855</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05856"></a><span class="lineno"> 5856</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l05857"></a><span class="lineno"> 5857</span>&#160;<span class="comment">/*      Universal Synchronous Asynchronous Receiver Transmitter (USART)       */</span></div>
<div class="line"><a name="l05858"></a><span class="lineno"> 5858</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l05859"></a><span class="lineno"> 5859</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l05860"></a><span class="lineno"> 5860</span>&#160;<span class="comment">/******************  Bit definition for USART_CR1 register  *******************/</span></div>
<div class="line"><a name="l05861"></a><span class="lineno"> 5861</span>&#160;<span class="preprocessor">#define USART_CR1_UE_Pos     (0U)</span></div>
<div class="line"><a name="l05862"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab8b32c050e6d9482a819e0107ceb9f83"> 5862</a></span>&#160;<span class="preprocessor">#define USART_CR1_UE_Msk     (0x1U &lt;&lt; USART_CR1_UE_Pos) </span></div>
<div class="line"><a name="l05863"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2bb650676aaae4a5203f372d497d5947"> 5863</a></span>&#160;<span class="preprocessor">#define USART_CR1_UE         USART_CR1_UE_Msk           </span></div>
<div class="line"><a name="l05864"></a><span class="lineno"> 5864</span>&#160;<span class="preprocessor">#define USART_CR1_RE_Pos     (2U)</span></div>
<div class="line"><a name="l05865"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga625927bbfd40ce911de7183cae92e682"> 5865</a></span>&#160;<span class="preprocessor">#define USART_CR1_RE_Msk     (0x1U &lt;&lt; USART_CR1_RE_Pos) </span></div>
<div class="line"><a name="l05866"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gada0d5d407a22264de847bc1b40a17aeb"> 5866</a></span>&#160;<span class="preprocessor">#define USART_CR1_RE         USART_CR1_RE_Msk           </span></div>
<div class="line"><a name="l05867"></a><span class="lineno"> 5867</span>&#160;<span class="preprocessor">#define USART_CR1_TE_Pos     (3U)</span></div>
<div class="line"><a name="l05868"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0c5e02008c2fde7c5f0070d94ee77bce"> 5868</a></span>&#160;<span class="preprocessor">#define USART_CR1_TE_Msk     (0x1U &lt;&lt; USART_CR1_TE_Pos) </span></div>
<div class="line"><a name="l05869"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gade7f090b04fd78b755b43357ecaa9622"> 5869</a></span>&#160;<span class="preprocessor">#define USART_CR1_TE         USART_CR1_TE_Msk </span></div>
<div class="line"><a name="l05870"></a><span class="lineno"> 5870</span>&#160;<span class="preprocessor">#define USART_CR1_IDLEIE_Pos (4U)</span></div>
<div class="line"><a name="l05871"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8ad37a38ae2c8a059a922f5b33c5c2aa"> 5871</a></span>&#160;<span class="preprocessor">#define USART_CR1_IDLEIE_Msk (0x1U &lt;&lt; USART_CR1_IDLEIE_Pos) </span></div>
<div class="line"><a name="l05872"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5221d09eebd12445a20f221bf98066f8"> 5872</a></span>&#160;<span class="preprocessor">#define USART_CR1_IDLEIE     USART_CR1_IDLEIE_Msk </span></div>
<div class="line"><a name="l05873"></a><span class="lineno"> 5873</span>&#160;<span class="preprocessor">#define USART_CR1_RXNEIE_Pos (5U)</span></div>
<div class="line"><a name="l05874"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac2e4ba1ab97599cbf7f182d2cfc80543"> 5874</a></span>&#160;<span class="preprocessor">#define USART_CR1_RXNEIE_Msk (0x1U &lt;&lt; USART_CR1_RXNEIE_Pos) </span></div>
<div class="line"><a name="l05875"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga91118f867adfdb2e805beea86666de04"> 5875</a></span>&#160;<span class="preprocessor">#define USART_CR1_RXNEIE     USART_CR1_RXNEIE_Msk </span></div>
<div class="line"><a name="l05876"></a><span class="lineno"> 5876</span>&#160;<span class="preprocessor">#define USART_CR1_TCIE_Pos   (6U)</span></div>
<div class="line"><a name="l05877"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad3ff7666f8e81e2cf6d40bebaf0a84b7"> 5877</a></span>&#160;<span class="preprocessor">#define USART_CR1_TCIE_Msk   (0x1U &lt;&lt; USART_CR1_TCIE_Pos) </span></div>
<div class="line"><a name="l05878"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa17130690a1ca95b972429eb64d4254e"> 5878</a></span>&#160;<span class="preprocessor">#define USART_CR1_TCIE \</span></div>
<div class="line"><a name="l05879"></a><span class="lineno"> 5879</span>&#160;<span class="preprocessor">    USART_CR1_TCIE_Msk </span></div>
<div class="line"><a name="l05880"></a><span class="lineno"> 5880</span>&#160;<span class="preprocessor">#define USART_CR1_TXEIE_Pos (7U)</span></div>
<div class="line"><a name="l05881"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga65436dd25155a36250ee090dd940caa5"> 5881</a></span>&#160;<span class="preprocessor">#define USART_CR1_TXEIE_Msk (0x1U &lt;&lt; USART_CR1_TXEIE_Pos) </span></div>
<div class="line"><a name="l05882"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga70422871d15f974b464365e7fe1877e9"> 5882</a></span>&#160;<span class="preprocessor">#define USART_CR1_TXEIE     USART_CR1_TXEIE_Msk </span></div>
<div class="line"><a name="l05883"></a><span class="lineno"> 5883</span>&#160;<span class="preprocessor">#define USART_CR1_PEIE_Pos  (8U)</span></div>
<div class="line"><a name="l05884"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad99fb4719a46d6d1d423d7ffe7ce06e1"> 5884</a></span>&#160;<span class="preprocessor">#define USART_CR1_PEIE_Msk  (0x1U &lt;&lt; USART_CR1_PEIE_Pos) </span></div>
<div class="line"><a name="l05885"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga27405d413b6d355ccdb076d52fef6875"> 5885</a></span>&#160;<span class="preprocessor">#define USART_CR1_PEIE      USART_CR1_PEIE_Msk </span></div>
<div class="line"><a name="l05886"></a><span class="lineno"> 5886</span>&#160;<span class="preprocessor">#define USART_CR1_PS_Pos    (9U)</span></div>
<div class="line"><a name="l05887"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga08638afebc30caad3337f1faac6d904e"> 5887</a></span>&#160;<span class="preprocessor">#define USART_CR1_PS_Msk    (0x1U &lt;&lt; USART_CR1_PS_Pos) </span></div>
<div class="line"><a name="l05888"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2e159d36ab2c93a2c1942df60e9eebbe"> 5888</a></span>&#160;<span class="preprocessor">#define USART_CR1_PS        USART_CR1_PS_Msk           </span></div>
<div class="line"><a name="l05889"></a><span class="lineno"> 5889</span>&#160;<span class="preprocessor">#define USART_CR1_PCE_Pos   (10U)</span></div>
<div class="line"><a name="l05890"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga60894c2937928b5ca83fe73e60e1c9c1"> 5890</a></span>&#160;<span class="preprocessor">#define USART_CR1_PCE_Msk   (0x1U &lt;&lt; USART_CR1_PCE_Pos) </span></div>
<div class="line"><a name="l05891"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga60f8fcf084f9a8514efafb617c70b074"> 5891</a></span>&#160;<span class="preprocessor">#define USART_CR1_PCE       USART_CR1_PCE_Msk </span></div>
<div class="line"><a name="l05892"></a><span class="lineno"> 5892</span>&#160;<span class="preprocessor">#define USART_CR1_WAKE_Pos  (11U)</span></div>
<div class="line"><a name="l05893"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab0bc41f3a11fced743f19684211eacd6"> 5893</a></span>&#160;<span class="preprocessor">#define USART_CR1_WAKE_Msk  (0x1U &lt;&lt; USART_CR1_WAKE_Pos) </span></div>
<div class="line"><a name="l05894"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad831dfc169fcf14b7284984dbecf322d"> 5894</a></span>&#160;<span class="preprocessor">#define USART_CR1_WAKE      USART_CR1_WAKE_Msk </span></div>
<div class="line"><a name="l05895"></a><span class="lineno"> 5895</span>&#160;<span class="preprocessor">#define USART_CR1_M_Pos     (12U)</span></div>
<div class="line"><a name="l05896"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3b5f5bc798207f9cc9e54ab080637634"> 5896</a></span>&#160;<span class="preprocessor">#define USART_CR1_M_Msk     (0x1U &lt;&lt; USART_CR1_M_Pos) </span></div>
<div class="line"><a name="l05897"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga95f0288b9c6aaeca7cb6550a2e6833e2"> 5897</a></span>&#160;<span class="preprocessor">#define USART_CR1_M         USART_CR1_M_Msk           </span></div>
<div class="line"><a name="l05898"></a><span class="lineno"> 5898</span>&#160;<span class="preprocessor">#define USART_CR1_MME_Pos   (13U)</span></div>
<div class="line"><a name="l05899"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf1337df7835fb7605f567f8c23336510"> 5899</a></span>&#160;<span class="preprocessor">#define USART_CR1_MME_Msk   (0x1U &lt;&lt; USART_CR1_MME_Pos) </span></div>
<div class="line"><a name="l05900"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4ae32b0c22f90fa8295d2ed96c2fd54d"> 5900</a></span>&#160;<span class="preprocessor">#define USART_CR1_MME       USART_CR1_MME_Msk           </span></div>
<div class="line"><a name="l05901"></a><span class="lineno"> 5901</span>&#160;<span class="preprocessor">#define USART_CR1_CMIE_Pos  (14U)</span></div>
<div class="line"><a name="l05902"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7b5174025558ca07302b4cbd4c3a3c93"> 5902</a></span>&#160;<span class="preprocessor">#define USART_CR1_CMIE_Msk  (0x1U &lt;&lt; USART_CR1_CMIE_Pos) </span></div>
<div class="line"><a name="l05903"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaac6e25c121fc78142f8866809bc98aaa"> 5903</a></span>&#160;<span class="preprocessor">#define USART_CR1_CMIE \</span></div>
<div class="line"><a name="l05904"></a><span class="lineno"> 5904</span>&#160;<span class="preprocessor">    USART_CR1_CMIE_Msk </span></div>
<div class="line"><a name="l05905"></a><span class="lineno"> 5905</span>&#160;<span class="preprocessor">#define USART_CR1_OVER8_Pos (15U)</span></div>
<div class="line"><a name="l05906"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac009e53008167c20955efe87a147ea02"> 5906</a></span>&#160;<span class="preprocessor">#define USART_CR1_OVER8_Msk (0x1U &lt;&lt; USART_CR1_OVER8_Pos) </span></div>
<div class="line"><a name="l05907"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaed6caeb0cb48f1a7b34090f31a92a8e2"> 5907</a></span>&#160;<span class="preprocessor">#define USART_CR1_OVER8 \</span></div>
<div class="line"><a name="l05908"></a><span class="lineno"> 5908</span>&#160;<span class="preprocessor">    USART_CR1_OVER8_Msk </span></div>
<div class="line"><a name="l05909"></a><span class="lineno"> 5909</span>&#160;<span class="preprocessor">#define USART_CR1_DEDT_Pos (16U)</span></div>
<div class="line"><a name="l05910"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9847feffa692f728663f3c612cbf4f2e"> 5910</a></span>&#160;<span class="preprocessor">#define USART_CR1_DEDT_Msk (0x1FU &lt;&lt; USART_CR1_DEDT_Pos) </span></div>
<div class="line"><a name="l05911"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab2d95af966e08146e1172c4b828bda38"> 5911</a></span>&#160;<span class="preprocessor">#define USART_CR1_DEDT \</span></div>
<div class="line"><a name="l05912"></a><span class="lineno"> 5912</span>&#160;<span class="preprocessor">    USART_CR1_DEDT_Msk </span></div>
<div class="line"><a name="l05913"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga01b664114104da4e943d96b59ba37142"> 5913</a></span>&#160;<span class="preprocessor">#define USART_CR1_DEDT_0   (0x01U &lt;&lt; USART_CR1_DEDT_Pos) </span></div>
<div class="line"><a name="l05914"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9691b8bc3d8dcc892379bf7d920b6396"> 5914</a></span>&#160;<span class="preprocessor">#define USART_CR1_DEDT_1   (0x02U &lt;&lt; USART_CR1_DEDT_Pos) </span></div>
<div class="line"><a name="l05915"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaeafaf7f6ddcceffd20558f162dd9c8e1"> 5915</a></span>&#160;<span class="preprocessor">#define USART_CR1_DEDT_2   (0x04U &lt;&lt; USART_CR1_DEDT_Pos) </span></div>
<div class="line"><a name="l05916"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafe2670a86aa9a616ff375b6930ffa70b"> 5916</a></span>&#160;<span class="preprocessor">#define USART_CR1_DEDT_3   (0x08U &lt;&lt; USART_CR1_DEDT_Pos) </span></div>
<div class="line"><a name="l05917"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa005f970098bde194883b57529b0d306"> 5917</a></span>&#160;<span class="preprocessor">#define USART_CR1_DEDT_4   (0x10U &lt;&lt; USART_CR1_DEDT_Pos) </span></div>
<div class="line"><a name="l05918"></a><span class="lineno"> 5918</span>&#160;<span class="preprocessor">#define USART_CR1_DEAT_Pos (21U)</span></div>
<div class="line"><a name="l05919"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacf428b58fe78a921cec6d585556253c7"> 5919</a></span>&#160;<span class="preprocessor">#define USART_CR1_DEAT_Msk (0x1FU &lt;&lt; USART_CR1_DEAT_Pos) </span></div>
<div class="line"><a name="l05920"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6bdc2e80e4545996ecb5901915d13e28"> 5920</a></span>&#160;<span class="preprocessor">#define USART_CR1_DEAT \</span></div>
<div class="line"><a name="l05921"></a><span class="lineno"> 5921</span>&#160;<span class="preprocessor">    USART_CR1_DEAT_Msk </span></div>
<div class="line"><a name="l05922"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab3c5a5427a9d6f31a4dff944079379c3"> 5922</a></span>&#160;<span class="preprocessor">#define USART_CR1_DEAT_0    (0x01U &lt;&lt; USART_CR1_DEAT_Pos) </span></div>
<div class="line"><a name="l05923"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga915c67729309721386a3211e7ef9c097"> 5923</a></span>&#160;<span class="preprocessor">#define USART_CR1_DEAT_1    (0x02U &lt;&lt; USART_CR1_DEAT_Pos) </span></div>
<div class="line"><a name="l05924"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga37334305484b5177eb2b0c0fbd38f333"> 5924</a></span>&#160;<span class="preprocessor">#define USART_CR1_DEAT_2    (0x04U &lt;&lt; USART_CR1_DEAT_Pos) </span></div>
<div class="line"><a name="l05925"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaad9044f6093b026dae8651416935dd2a"> 5925</a></span>&#160;<span class="preprocessor">#define USART_CR1_DEAT_3    (0x08U &lt;&lt; USART_CR1_DEAT_Pos) </span></div>
<div class="line"><a name="l05926"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga21679d47bc5412b3ff3821da03d3695e"> 5926</a></span>&#160;<span class="preprocessor">#define USART_CR1_DEAT_4    (0x10U &lt;&lt; USART_CR1_DEAT_Pos) </span></div>
<div class="line"><a name="l05927"></a><span class="lineno"> 5927</span>&#160;<span class="preprocessor">#define USART_CR1_RTOIE_Pos (26U)</span></div>
<div class="line"><a name="l05928"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacb1575795973e3e34e3fe4bb420a8d58"> 5928</a></span>&#160;<span class="preprocessor">#define USART_CR1_RTOIE_Msk (0x1U &lt;&lt; USART_CR1_RTOIE_Pos) </span></div>
<div class="line"><a name="l05929"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabfe55005a97f8ea7ca8e630e6c08912d"> 5929</a></span>&#160;<span class="preprocessor">#define USART_CR1_RTOIE \</span></div>
<div class="line"><a name="l05930"></a><span class="lineno"> 5930</span>&#160;<span class="preprocessor">    USART_CR1_RTOIE_Msk </span></div>
<div class="line"><a name="l05931"></a><span class="lineno"> 5931</span>&#160;<span class="preprocessor">#define USART_CR1_EOBIE_Pos (27U)</span></div>
<div class="line"><a name="l05932"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4c5a159ef2d22e88ce651ee3b9ea54a6"> 5932</a></span>&#160;<span class="preprocessor">#define USART_CR1_EOBIE_Msk (0x1U &lt;&lt; USART_CR1_EOBIE_Pos) </span></div>
<div class="line"><a name="l05933"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae527749fded038f642974711b1d53ba3"> 5933</a></span>&#160;<span class="preprocessor">#define USART_CR1_EOBIE \</span></div>
<div class="line"><a name="l05934"></a><span class="lineno"> 5934</span>&#160;<span class="preprocessor">    USART_CR1_EOBIE_Msk </span></div>
<div class="line"><a name="l05936"></a><span class="lineno"> 5936</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for USART_CR2 register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05937"></a><span class="lineno"> 5937</span>&#160;<span class="preprocessor">#define USART_CR2_ADDM7_Pos (4U)</span></div>
<div class="line"><a name="l05938"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3d874b6e6c6b5631df3733e355ed295a"> 5938</a></span>&#160;<span class="preprocessor">#define USART_CR2_ADDM7_Msk (0x1U &lt;&lt; USART_CR2_ADDM7_Pos) </span></div>
<div class="line"><a name="l05939"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2d8588feb26d8b36054a060d6b691823"> 5939</a></span>&#160;<span class="preprocessor">#define USART_CR2_ADDM7 \</span></div>
<div class="line"><a name="l05940"></a><span class="lineno"> 5940</span>&#160;<span class="preprocessor">    USART_CR2_ADDM7_Msk </span></div>
<div class="line"><a name="l05941"></a><span class="lineno"> 5941</span>&#160;<span class="preprocessor">#define USART_CR2_LBCL_Pos  (8U)</span></div>
<div class="line"><a name="l05942"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3d515f33359c44365712bfbcf34c7e94"> 5942</a></span>&#160;<span class="preprocessor">#define USART_CR2_LBCL_Msk  (0x1U &lt;&lt; USART_CR2_LBCL_Pos) </span></div>
<div class="line"><a name="l05943"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4a62e93ae7864e89622bdd92508b615e"> 5943</a></span>&#160;<span class="preprocessor">#define USART_CR2_LBCL      USART_CR2_LBCL_Msk </span></div>
<div class="line"><a name="l05944"></a><span class="lineno"> 5944</span>&#160;<span class="preprocessor">#define USART_CR2_CPHA_Pos  (9U)</span></div>
<div class="line"><a name="l05945"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga65c8198c5780edaa8ef67706d7d1ea34"> 5945</a></span>&#160;<span class="preprocessor">#define USART_CR2_CPHA_Msk  (0x1U &lt;&lt; USART_CR2_CPHA_Pos) </span></div>
<div class="line"><a name="l05946"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga362976ce813e58310399d113d2cf09cb"> 5946</a></span>&#160;<span class="preprocessor">#define USART_CR2_CPHA      USART_CR2_CPHA_Msk           </span></div>
<div class="line"><a name="l05947"></a><span class="lineno"> 5947</span>&#160;<span class="preprocessor">#define USART_CR2_CPOL_Pos  (10U)</span></div>
<div class="line"><a name="l05948"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga182e2b837ab775c53868a37a1e4eb05a"> 5948</a></span>&#160;<span class="preprocessor">#define USART_CR2_CPOL_Msk  (0x1U &lt;&lt; USART_CR2_CPOL_Pos) </span></div>
<div class="line"><a name="l05949"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafbb4336ac93d94d4e78f9fb7b3a0dc68"> 5949</a></span>&#160;<span class="preprocessor">#define USART_CR2_CPOL      USART_CR2_CPOL_Msk           </span></div>
<div class="line"><a name="l05950"></a><span class="lineno"> 5950</span>&#160;<span class="preprocessor">#define USART_CR2_CLKEN_Pos (11U)</span></div>
<div class="line"><a name="l05951"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2f6a20180f8b2ad531009b33ecec1ed2"> 5951</a></span>&#160;<span class="preprocessor">#define USART_CR2_CLKEN_Msk (0x1U &lt;&lt; USART_CR2_CLKEN_Pos) </span></div>
<div class="line"><a name="l05952"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga42a396cde02ffa0c4d3fd9817b6af853"> 5952</a></span>&#160;<span class="preprocessor">#define USART_CR2_CLKEN     USART_CR2_CLKEN_Msk           </span></div>
<div class="line"><a name="l05953"></a><span class="lineno"> 5953</span>&#160;<span class="preprocessor">#define USART_CR2_STOP_Pos  (12U)</span></div>
<div class="line"><a name="l05954"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf73b228efa85f04a6b9a42e01b7f916c"> 5954</a></span>&#160;<span class="preprocessor">#define USART_CR2_STOP_Msk  (0x3U &lt;&lt; USART_CR2_STOP_Pos) </span></div>
<div class="line"><a name="l05955"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf993e483318ebcecffd18649de766dc6"> 5955</a></span>&#160;<span class="preprocessor">#define USART_CR2_STOP      USART_CR2_STOP_Msk </span></div>
<div class="line"><a name="l05956"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaee6ee01c6e5325b378b2209ef20d0a61"> 5956</a></span>&#160;<span class="preprocessor">#define USART_CR2_STOP_0    (0x1U &lt;&lt; USART_CR2_STOP_Pos) </span></div>
<div class="line"><a name="l05957"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2b24d14f0e5d1c76c878b08aad44d02b"> 5957</a></span>&#160;<span class="preprocessor">#define USART_CR2_STOP_1    (0x2U &lt;&lt; USART_CR2_STOP_Pos) </span></div>
<div class="line"><a name="l05958"></a><span class="lineno"> 5958</span>&#160;<span class="preprocessor">#define USART_CR2_SWAP_Pos  (15U)</span></div>
<div class="line"><a name="l05959"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4f4501114beca5a00c44cd2182a979eb"> 5959</a></span>&#160;<span class="preprocessor">#define USART_CR2_SWAP_Msk  (0x1U &lt;&lt; USART_CR2_SWAP_Pos) </span></div>
<div class="line"><a name="l05960"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4aecba5721df1c1adb6d0264625accad"> 5960</a></span>&#160;<span class="preprocessor">#define USART_CR2_SWAP      USART_CR2_SWAP_Msk           </span></div>
<div class="line"><a name="l05961"></a><span class="lineno"> 5961</span>&#160;<span class="preprocessor">#define USART_CR2_RXINV_Pos (16U)</span></div>
<div class="line"><a name="l05962"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4be966e1261f1182e90a9727ae00fed8"> 5962</a></span>&#160;<span class="preprocessor">#define USART_CR2_RXINV_Msk (0x1U &lt;&lt; USART_CR2_RXINV_Pos) </span></div>
<div class="line"><a name="l05963"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafff10115e1adb07c00f42627cedf01e5"> 5963</a></span>&#160;<span class="preprocessor">#define USART_CR2_RXINV \</span></div>
<div class="line"><a name="l05964"></a><span class="lineno"> 5964</span>&#160;<span class="preprocessor">    USART_CR2_RXINV_Msk </span></div>
<div class="line"><a name="l05965"></a><span class="lineno"> 5965</span>&#160;<span class="preprocessor">#define USART_CR2_TXINV_Pos (17U)</span></div>
<div class="line"><a name="l05966"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3bdf6d30f688b739455d262344d9145d"> 5966</a></span>&#160;<span class="preprocessor">#define USART_CR2_TXINV_Msk (0x1U &lt;&lt; USART_CR2_TXINV_Pos) </span></div>
<div class="line"><a name="l05967"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gadc2ad93cdc6d8f138f455a2fb671a211"> 5967</a></span>&#160;<span class="preprocessor">#define USART_CR2_TXINV \</span></div>
<div class="line"><a name="l05968"></a><span class="lineno"> 5968</span>&#160;<span class="preprocessor">    USART_CR2_TXINV_Msk </span></div>
<div class="line"><a name="l05969"></a><span class="lineno"> 5969</span>&#160;<span class="preprocessor">#define USART_CR2_DATAINV_Pos (18U)</span></div>
<div class="line"><a name="l05970"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga12a526b2f220467ea5f83c7d5e1f0ded"> 5970</a></span>&#160;<span class="preprocessor">#define USART_CR2_DATAINV_Msk                                        \</span></div>
<div class="line"><a name="l05971"></a><span class="lineno"> 5971</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; USART_CR2_DATAINV_Pos)                  </span></div>
<div class="line"><a name="l05973"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8f743bbd3df209bd1d434b17e08a78fe"> 5973</a></span>&#160;<span class="preprocessor">#define USART_CR2_DATAINV      USART_CR2_DATAINV_Msk </span></div>
<div class="line"><a name="l05974"></a><span class="lineno"> 5974</span>&#160;<span class="preprocessor">#define USART_CR2_MSBFIRST_Pos (19U)</span></div>
<div class="line"><a name="l05975"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga32464cf4e8b224ac8f6dc9e8ca8ee46f"> 5975</a></span>&#160;<span class="preprocessor">#define USART_CR2_MSBFIRST_Msk \</span></div>
<div class="line"><a name="l05976"></a><span class="lineno"> 5976</span>&#160;<span class="preprocessor">    (0x1U &lt;&lt; USART_CR2_MSBFIRST_Pos) </span></div>
<div class="line"><a name="l05977"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7342ab16574cebf157aa885a79986812"> 5977</a></span>&#160;<span class="preprocessor">#define USART_CR2_MSBFIRST \</span></div>
<div class="line"><a name="l05978"></a><span class="lineno"> 5978</span>&#160;<span class="preprocessor">    USART_CR2_MSBFIRST_Msk </span></div>
<div class="line"><a name="l05979"></a><span class="lineno"> 5979</span>&#160;<span class="preprocessor">#define USART_CR2_ABREN_Pos   (20U)</span></div>
<div class="line"><a name="l05980"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga01b8b21a9bb234c28cba2ba46eb91d47"> 5980</a></span>&#160;<span class="preprocessor">#define USART_CR2_ABREN_Msk   (0x1U &lt;&lt; USART_CR2_ABREN_Pos) </span></div>
<div class="line"><a name="l05981"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaaa290a89959d43fecf43f89d66123a0a"> 5981</a></span>&#160;<span class="preprocessor">#define USART_CR2_ABREN       USART_CR2_ABREN_Msk </span></div>
<div class="line"><a name="l05982"></a><span class="lineno"> 5982</span>&#160;<span class="preprocessor">#define USART_CR2_ABRMODE_Pos (21U)</span></div>
<div class="line"><a name="l05983"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga07277ae996d117d7ad0dd6039b550bee"> 5983</a></span>&#160;<span class="preprocessor">#define USART_CR2_ABRMODE_Msk                       \</span></div>
<div class="line"><a name="l05984"></a><span class="lineno"> 5984</span>&#160;<span class="preprocessor">    (0x3U &lt;&lt; USART_CR2_ABRMODE_Pos) </span></div>
<div class="line"><a name="l05986"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7b0a61926b32b1bbe136944c4133d2be"> 5986</a></span>&#160;<span class="preprocessor">#define USART_CR2_ABRMODE \</span></div>
<div class="line"><a name="l05987"></a><span class="lineno"> 5987</span>&#160;<span class="preprocessor">    USART_CR2_ABRMODE_Msk </span></div>
<div class="line"><a name="l05988"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga74a9e3740bd087f5170c58b85bc4e689"> 5988</a></span>&#160;<span class="preprocessor">#define USART_CR2_ABRMODE_0 (0x1U &lt;&lt; USART_CR2_ABRMODE_Pos) </span></div>
<div class="line"><a name="l05989"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac439d0281ee2e6f20261076a50314cff"> 5989</a></span>&#160;<span class="preprocessor">#define USART_CR2_ABRMODE_1 (0x2U &lt;&lt; USART_CR2_ABRMODE_Pos) </span></div>
<div class="line"><a name="l05990"></a><span class="lineno"> 5990</span>&#160;<span class="preprocessor">#define USART_CR2_RTOEN_Pos (23U)</span></div>
<div class="line"><a name="l05991"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaca386418170bcbfd458e6976c29deed3"> 5991</a></span>&#160;<span class="preprocessor">#define USART_CR2_RTOEN_Msk (0x1U &lt;&lt; USART_CR2_RTOEN_Pos) </span></div>
<div class="line"><a name="l05992"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab89524eda63950f55bc47208a66b7dca"> 5992</a></span>&#160;<span class="preprocessor">#define USART_CR2_RTOEN     USART_CR2_RTOEN_Msk </span></div>
<div class="line"><a name="l05993"></a><span class="lineno"> 5993</span>&#160;<span class="preprocessor">#define USART_CR2_ADD_Pos   (24U)</span></div>
<div class="line"><a name="l05994"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad7ee87cc9cdc865b0f5a61af0c26ec28"> 5994</a></span>&#160;<span class="preprocessor">#define USART_CR2_ADD_Msk   (0xFFU &lt;&lt; USART_CR2_ADD_Pos) </span></div>
<div class="line"><a name="l05995"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3ee77fac25142271ad56d49685e518b3"> 5995</a></span>&#160;<span class="preprocessor">#define USART_CR2_ADD       USART_CR2_ADD_Msk </span></div>
<div class="line"><a name="l05997"></a><span class="lineno"> 5997</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for USART_CR3 register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05998"></a><span class="lineno"> 5998</span>&#160;<span class="preprocessor">#define USART_CR3_EIE_Pos    (0U)</span></div>
<div class="line"><a name="l05999"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaac0414669386ae8dd26b993ddf96d7b0"> 5999</a></span>&#160;<span class="preprocessor">#define USART_CR3_EIE_Msk    (0x1U &lt;&lt; USART_CR3_EIE_Pos) </span></div>
<div class="line"><a name="l06000"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaaed1a39c551b1641128f81893ff558d0"> 6000</a></span>&#160;<span class="preprocessor">#define USART_CR3_EIE        USART_CR3_EIE_Msk </span></div>
<div class="line"><a name="l06001"></a><span class="lineno"> 6001</span>&#160;<span class="preprocessor">#define USART_CR3_HDSEL_Pos  (3U)</span></div>
<div class="line"><a name="l06002"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5553c10996ceb918244202407347848d"> 6002</a></span>&#160;<span class="preprocessor">#define USART_CR3_HDSEL_Msk  (0x1U &lt;&lt; USART_CR3_HDSEL_Pos) </span></div>
<div class="line"><a name="l06003"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac71129810fab0b46d91161a39e3f8d01"> 6003</a></span>&#160;<span class="preprocessor">#define USART_CR3_HDSEL      USART_CR3_HDSEL_Msk </span></div>
<div class="line"><a name="l06004"></a><span class="lineno"> 6004</span>&#160;<span class="preprocessor">#define USART_CR3_DMAR_Pos   (6U)</span></div>
<div class="line"><a name="l06005"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga4dd0232a385ce9760635c92556c3eadf"> 6005</a></span>&#160;<span class="preprocessor">#define USART_CR3_DMAR_Msk   (0x1U &lt;&lt; USART_CR3_DMAR_Pos) </span></div>
<div class="line"><a name="l06006"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaff130f15493c765353ec2fd605667c5a"> 6006</a></span>&#160;<span class="preprocessor">#define USART_CR3_DMAR       USART_CR3_DMAR_Msk </span></div>
<div class="line"><a name="l06007"></a><span class="lineno"> 6007</span>&#160;<span class="preprocessor">#define USART_CR3_DMAT_Pos   (7U)</span></div>
<div class="line"><a name="l06008"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga114a52251ccd0dae87055bbd336add29"> 6008</a></span>&#160;<span class="preprocessor">#define USART_CR3_DMAT_Msk   (0x1U &lt;&lt; USART_CR3_DMAT_Pos) </span></div>
<div class="line"><a name="l06009"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5bb515d3814d448f84e2c98bf44f3993"> 6009</a></span>&#160;<span class="preprocessor">#define USART_CR3_DMAT       USART_CR3_DMAT_Msk </span></div>
<div class="line"><a name="l06010"></a><span class="lineno"> 6010</span>&#160;<span class="preprocessor">#define USART_CR3_RTSE_Pos   (8U)</span></div>
<div class="line"><a name="l06011"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae20cda51a847495ad5f32c5f5c252152"> 6011</a></span>&#160;<span class="preprocessor">#define USART_CR3_RTSE_Msk   (0x1U &lt;&lt; USART_CR3_RTSE_Pos) </span></div>
<div class="line"><a name="l06012"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7c5d6fcd84a4728cda578a0339b4cac2"> 6012</a></span>&#160;<span class="preprocessor">#define USART_CR3_RTSE       USART_CR3_RTSE_Msk           </span></div>
<div class="line"><a name="l06013"></a><span class="lineno"> 6013</span>&#160;<span class="preprocessor">#define USART_CR3_CTSE_Pos   (9U)</span></div>
<div class="line"><a name="l06014"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga97e4c254d292233d827a898bda170fa4"> 6014</a></span>&#160;<span class="preprocessor">#define USART_CR3_CTSE_Msk   (0x1U &lt;&lt; USART_CR3_CTSE_Pos) </span></div>
<div class="line"><a name="l06015"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa125f026b1ca2d76eab48b191baed265"> 6015</a></span>&#160;<span class="preprocessor">#define USART_CR3_CTSE       USART_CR3_CTSE_Msk           </span></div>
<div class="line"><a name="l06016"></a><span class="lineno"> 6016</span>&#160;<span class="preprocessor">#define USART_CR3_CTSIE_Pos  (10U)</span></div>
<div class="line"><a name="l06017"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8ca77aa980a93f5b35bf318c20f500cc"> 6017</a></span>&#160;<span class="preprocessor">#define USART_CR3_CTSIE_Msk  (0x1U &lt;&lt; USART_CR3_CTSIE_Pos) </span></div>
<div class="line"><a name="l06018"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga636d5ec2e9556949fc68d13ad45a1e90"> 6018</a></span>&#160;<span class="preprocessor">#define USART_CR3_CTSIE      USART_CR3_CTSIE_Msk </span></div>
<div class="line"><a name="l06019"></a><span class="lineno"> 6019</span>&#160;<span class="preprocessor">#define USART_CR3_ONEBIT_Pos (11U)</span></div>
<div class="line"><a name="l06020"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga09e3e99ce53ca74ca3396b63a51f18ac"> 6020</a></span>&#160;<span class="preprocessor">#define USART_CR3_ONEBIT_Msk (0x1U &lt;&lt; USART_CR3_ONEBIT_Pos) </span></div>
<div class="line"><a name="l06021"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9a96fb1a7beab602cbc8cb0393593826"> 6021</a></span>&#160;<span class="preprocessor">#define USART_CR3_ONEBIT \</span></div>
<div class="line"><a name="l06022"></a><span class="lineno"> 6022</span>&#160;<span class="preprocessor">    USART_CR3_ONEBIT_Msk </span></div>
<div class="line"><a name="l06023"></a><span class="lineno"> 6023</span>&#160;<span class="preprocessor">#define USART_CR3_OVRDIS_Pos (12U)</span></div>
<div class="line"><a name="l06024"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga69c80447cea2eb076e1213e1d9a3a9b1"> 6024</a></span>&#160;<span class="preprocessor">#define USART_CR3_OVRDIS_Msk (0x1U &lt;&lt; USART_CR3_OVRDIS_Pos) </span></div>
<div class="line"><a name="l06025"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga33d63c7953788124179cd18a8890a91a"> 6025</a></span>&#160;<span class="preprocessor">#define USART_CR3_OVRDIS     USART_CR3_OVRDIS_Msk </span></div>
<div class="line"><a name="l06026"></a><span class="lineno"> 6026</span>&#160;<span class="preprocessor">#define USART_CR3_DDRE_Pos   (13U)</span></div>
<div class="line"><a name="l06027"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga508139f92a04e0324a84c6173b5afbc7"> 6027</a></span>&#160;<span class="preprocessor">#define USART_CR3_DDRE_Msk   (0x1U &lt;&lt; USART_CR3_DDRE_Pos) </span></div>
<div class="line"><a name="l06028"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae1f1b53b09336e82958755747853a753"> 6028</a></span>&#160;<span class="preprocessor">#define USART_CR3_DDRE                                     \</span></div>
<div class="line"><a name="l06029"></a><span class="lineno"> 6029</span>&#160;<span class="preprocessor">    USART_CR3_DDRE_Msk </span></div>
<div class="line"><a name="l06031"></a><span class="lineno"> 6031</span>&#160;<span class="preprocessor">#define USART_CR3_DEM_Pos (14U)</span></div>
<div class="line"><a name="l06032"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9a24555d522b37f1bef42cb08539ff6f"> 6032</a></span>&#160;<span class="preprocessor">#define USART_CR3_DEM_Msk (0x1U &lt;&lt; USART_CR3_DEM_Pos) </span></div>
<div class="line"><a name="l06033"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacd65f9fd10ee8e99db1118828deb0441"> 6033</a></span>&#160;<span class="preprocessor">#define USART_CR3_DEM     USART_CR3_DEM_Msk           </span></div>
<div class="line"><a name="l06034"></a><span class="lineno"> 6034</span>&#160;<span class="preprocessor">#define USART_CR3_DEP_Pos (15U)</span></div>
<div class="line"><a name="l06035"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacaf5c087ecc921b7b5c18b5682b12245"> 6035</a></span>&#160;<span class="preprocessor">#define USART_CR3_DEP_Msk (0x1U &lt;&lt; USART_CR3_DEP_Pos) </span></div>
<div class="line"><a name="l06036"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2000c42015289291da1c58fe27800d64"> 6036</a></span>&#160;<span class="preprocessor">#define USART_CR3_DEP                                       \</span></div>
<div class="line"><a name="l06037"></a><span class="lineno"> 6037</span>&#160;<span class="preprocessor">    USART_CR3_DEP_Msk </span></div>
<div class="line"><a name="l06040"></a><span class="lineno"> 6040</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for USART_BRR register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06041"></a><span class="lineno"> 6041</span>&#160;<span class="preprocessor">#define USART_BRR_DIV_FRACTION_Pos (0U)</span></div>
<div class="line"><a name="l06042"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga27d26e25a2acc22989a0522951e1c406"> 6042</a></span>&#160;<span class="preprocessor">#define USART_BRR_DIV_FRACTION_Msk \</span></div>
<div class="line"><a name="l06043"></a><span class="lineno"> 6043</span>&#160;<span class="preprocessor">    (0xFU &lt;&lt; USART_BRR_DIV_FRACTION_Pos) </span></div>
<div class="line"><a name="l06044"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2d7dd57632bcc0f7f3b635da39b4be3e"> 6044</a></span>&#160;<span class="preprocessor">#define USART_BRR_DIV_FRACTION \</span></div>
<div class="line"><a name="l06045"></a><span class="lineno"> 6045</span>&#160;<span class="preprocessor">    USART_BRR_DIV_FRACTION_Msk </span></div>
<div class="line"><a name="l06046"></a><span class="lineno"> 6046</span>&#160;<span class="preprocessor">#define USART_BRR_DIV_MANTISSA_Pos (4U)</span></div>
<div class="line"><a name="l06047"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae8739f2a9ca35ed93f81353a7a206a0b"> 6047</a></span>&#160;<span class="preprocessor">#define USART_BRR_DIV_MANTISSA_Msk \</span></div>
<div class="line"><a name="l06048"></a><span class="lineno"> 6048</span>&#160;<span class="preprocessor">    (0xFFFU &lt;&lt; USART_BRR_DIV_MANTISSA_Pos) </span></div>
<div class="line"><a name="l06049"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaac5ff609d9d5f5cb4bdbd3a5c0c9a8c2"> 6049</a></span>&#160;<span class="preprocessor">#define USART_BRR_DIV_MANTISSA \</span></div>
<div class="line"><a name="l06050"></a><span class="lineno"> 6050</span>&#160;<span class="preprocessor">    USART_BRR_DIV_MANTISSA_Msk </span></div>
<div class="line"><a name="l06052"></a><span class="lineno"> 6052</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for USART_GTPR register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06053"></a><span class="lineno"> 6053</span>&#160;<span class="preprocessor">#define USART_GTPR_PSC_Pos (0U)</span></div>
<div class="line"><a name="l06054"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga742100366bd139204afb3402a052a588"> 6054</a></span>&#160;<span class="preprocessor">#define USART_GTPR_PSC_Msk (0xFFU &lt;&lt; USART_GTPR_PSC_Pos) </span></div>
<div class="line"><a name="l06055"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa0b423f0f4baf7d510ea70477e5c9203"> 6055</a></span>&#160;<span class="preprocessor">#define USART_GTPR_PSC \</span></div>
<div class="line"><a name="l06056"></a><span class="lineno"> 6056</span>&#160;<span class="preprocessor">    USART_GTPR_PSC_Msk </span></div>
<div class="line"><a name="l06057"></a><span class="lineno"> 6057</span>&#160;<span class="preprocessor">#define USART_GTPR_GT_Pos (8U)</span></div>
<div class="line"><a name="l06058"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaddc06fc01cf5031610706007672f2780"> 6058</a></span>&#160;<span class="preprocessor">#define USART_GTPR_GT_Msk (0xFFU &lt;&lt; USART_GTPR_GT_Pos) </span></div>
<div class="line"><a name="l06059"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8e927fad0bfa430f54007e158e01f43b"> 6059</a></span>&#160;<span class="preprocessor">#define USART_GTPR_GT                                      \</span></div>
<div class="line"><a name="l06060"></a><span class="lineno"> 6060</span>&#160;<span class="preprocessor">    USART_GTPR_GT_Msk </span></div>
<div class="line"><a name="l06063"></a><span class="lineno"> 6063</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USART_RTOR register  *****************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06064"></a><span class="lineno"> 6064</span>&#160;<span class="preprocessor">#define USART_RTOR_RTO_Pos (0U)</span></div>
<div class="line"><a name="l06065"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab37e9b1afb41db79336ba8c3878df0ac"> 6065</a></span>&#160;<span class="preprocessor">#define USART_RTOR_RTO_Msk                                     \</span></div>
<div class="line"><a name="l06066"></a><span class="lineno"> 6066</span>&#160;<span class="preprocessor">    (0xFFFFFFU &lt;&lt; USART_RTOR_RTO_Pos)          </span></div>
<div class="line"><a name="l06068"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5f6cdc5aefbbb5959a978588c1a6047e"> 6068</a></span>&#160;<span class="preprocessor">#define USART_RTOR_RTO      USART_RTOR_RTO_Msk </span></div>
<div class="line"><a name="l06069"></a><span class="lineno"> 6069</span>&#160;<span class="preprocessor">#define USART_RTOR_BLEN_Pos (24U)</span></div>
<div class="line"><a name="l06070"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga87f1b7f22208b8cbe9bb08aa8b232b58"> 6070</a></span>&#160;<span class="preprocessor">#define USART_RTOR_BLEN_Msk (0xFFU &lt;&lt; USART_RTOR_BLEN_Pos) </span></div>
<div class="line"><a name="l06071"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga14f65309076ce671d0efac5265eb276d"> 6071</a></span>&#160;<span class="preprocessor">#define USART_RTOR_BLEN     USART_RTOR_BLEN_Msk            </span></div>
<div class="line"><a name="l06073"></a><span class="lineno"> 6073</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USART_RQR register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06074"></a><span class="lineno"> 6074</span>&#160;<span class="preprocessor">#define USART_RQR_ABRRQ_Pos (0U)</span></div>
<div class="line"><a name="l06075"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga6be4966a4dbf9dac2d188e9d22e7b088"> 6075</a></span>&#160;<span class="preprocessor">#define USART_RQR_ABRRQ_Msk (0x1U &lt;&lt; USART_RQR_ABRRQ_Pos) </span></div>
<div class="line"><a name="l06076"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad261e1474dfb5329b5520e22790b026b"> 6076</a></span>&#160;<span class="preprocessor">#define USART_RQR_ABRRQ     USART_RQR_ABRRQ_Msk </span></div>
<div class="line"><a name="l06077"></a><span class="lineno"> 6077</span>&#160;<span class="preprocessor">#define USART_RQR_SBKRQ_Pos (1U)</span></div>
<div class="line"><a name="l06078"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga70d25e0fe4eee65b95095bfaac60209f"> 6078</a></span>&#160;<span class="preprocessor">#define USART_RQR_SBKRQ_Msk (0x1U &lt;&lt; USART_RQR_SBKRQ_Pos) </span></div>
<div class="line"><a name="l06079"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2d1a36c6b492c425b4e5cc94d983ecf1"> 6079</a></span>&#160;<span class="preprocessor">#define USART_RQR_SBKRQ     USART_RQR_SBKRQ_Msk </span></div>
<div class="line"><a name="l06080"></a><span class="lineno"> 6080</span>&#160;<span class="preprocessor">#define USART_RQR_MMRQ_Pos  (2U)</span></div>
<div class="line"><a name="l06081"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac6c2d00c30c9e4ce60ceaad9e9f79a0d"> 6081</a></span>&#160;<span class="preprocessor">#define USART_RQR_MMRQ_Msk  (0x1U &lt;&lt; USART_RQR_MMRQ_Pos) </span></div>
<div class="line"><a name="l06082"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2aae0f4fb0a74822ce212ea7d9b8463a"> 6082</a></span>&#160;<span class="preprocessor">#define USART_RQR_MMRQ      USART_RQR_MMRQ_Msk </span></div>
<div class="line"><a name="l06083"></a><span class="lineno"> 6083</span>&#160;<span class="preprocessor">#define USART_RQR_RXFRQ_Pos (3U)</span></div>
<div class="line"><a name="l06084"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae3d7f833b412f9dc19d62f39873deae4"> 6084</a></span>&#160;<span class="preprocessor">#define USART_RQR_RXFRQ_Msk (0x1U &lt;&lt; USART_RQR_RXFRQ_Pos) </span></div>
<div class="line"><a name="l06085"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7b148ee7c697bbcf836648063613612a"> 6085</a></span>&#160;<span class="preprocessor">#define USART_RQR_RXFRQ     USART_RQR_RXFRQ_Msk </span></div>
<div class="line"><a name="l06087"></a><span class="lineno"> 6087</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USART_ISR register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06088"></a><span class="lineno"> 6088</span>&#160;<span class="preprocessor">#define USART_ISR_PE_Pos    (0U)</span></div>
<div class="line"><a name="l06089"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae7b9eb35da82f39c93d867ef97354973"> 6089</a></span>&#160;<span class="preprocessor">#define USART_ISR_PE_Msk    (0x1U &lt;&lt; USART_ISR_PE_Pos) </span></div>
<div class="line"><a name="l06090"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa10e69d231b67d698ab59db3d338baa6"> 6090</a></span>&#160;<span class="preprocessor">#define USART_ISR_PE        USART_ISR_PE_Msk           </span></div>
<div class="line"><a name="l06091"></a><span class="lineno"> 6091</span>&#160;<span class="preprocessor">#define USART_ISR_FE_Pos    (1U)</span></div>
<div class="line"><a name="l06092"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga15aa492a3f8ad47d62541e2f8ef4b9a4"> 6092</a></span>&#160;<span class="preprocessor">#define USART_ISR_FE_Msk    (0x1U &lt;&lt; USART_ISR_FE_Pos) </span></div>
<div class="line"><a name="l06093"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga27cc4dfb6d5e817a69c80471b87deb4b"> 6093</a></span>&#160;<span class="preprocessor">#define USART_ISR_FE        USART_ISR_FE_Msk           </span></div>
<div class="line"><a name="l06094"></a><span class="lineno"> 6094</span>&#160;<span class="preprocessor">#define USART_ISR_NE_Pos    (2U)</span></div>
<div class="line"><a name="l06095"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga015a59198487b53f88535babb98ae0a3"> 6095</a></span>&#160;<span class="preprocessor">#define USART_ISR_NE_Msk    (0x1U &lt;&lt; USART_ISR_NE_Pos) </span></div>
<div class="line"><a name="l06096"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga09c7d19477a091689f50bd0ef5b6a3d8"> 6096</a></span>&#160;<span class="preprocessor">#define USART_ISR_NE        USART_ISR_NE_Msk </span></div>
<div class="line"><a name="l06097"></a><span class="lineno"> 6097</span>&#160;<span class="preprocessor">#define USART_ISR_ORE_Pos   (3U)</span></div>
<div class="line"><a name="l06098"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3251573623cdc120a509cc5bb7a8f542"> 6098</a></span>&#160;<span class="preprocessor">#define USART_ISR_ORE_Msk   (0x1U &lt;&lt; USART_ISR_ORE_Pos) </span></div>
<div class="line"><a name="l06099"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9e5b4a08e3655bed8ec3022947cfc542"> 6099</a></span>&#160;<span class="preprocessor">#define USART_ISR_ORE       USART_ISR_ORE_Msk           </span></div>
<div class="line"><a name="l06100"></a><span class="lineno"> 6100</span>&#160;<span class="preprocessor">#define USART_ISR_IDLE_Pos  (4U)</span></div>
<div class="line"><a name="l06101"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab963ebe456544ea82d31400edd16f1f1"> 6101</a></span>&#160;<span class="preprocessor">#define USART_ISR_IDLE_Msk  (0x1U &lt;&lt; USART_ISR_IDLE_Pos) </span></div>
<div class="line"><a name="l06102"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacee745b19e0a6073280d234fdc96e627"> 6102</a></span>&#160;<span class="preprocessor">#define USART_ISR_IDLE      USART_ISR_IDLE_Msk </span></div>
<div class="line"><a name="l06103"></a><span class="lineno"> 6103</span>&#160;<span class="preprocessor">#define USART_ISR_RXNE_Pos  (5U)</span></div>
<div class="line"><a name="l06104"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaee4f6c9b26f5024994031f93cf2b0982"> 6104</a></span>&#160;<span class="preprocessor">#define USART_ISR_RXNE_Msk  (0x1U &lt;&lt; USART_ISR_RXNE_Pos) </span></div>
<div class="line"><a name="l06105"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga39da7549976e5a5c91deff40e6044f03"> 6105</a></span>&#160;<span class="preprocessor">#define USART_ISR_RXNE      USART_ISR_RXNE_Msk </span></div>
<div class="line"><a name="l06106"></a><span class="lineno"> 6106</span>&#160;<span class="preprocessor">#define USART_ISR_TC_Pos    (6U)</span></div>
<div class="line"><a name="l06107"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga544469a72f23eb8f779ba88a1340b0db"> 6107</a></span>&#160;<span class="preprocessor">#define USART_ISR_TC_Msk    (0x1U &lt;&lt; USART_ISR_TC_Pos) </span></div>
<div class="line"><a name="l06108"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa41e8667b30453a6b966aded9f5e8cbb"> 6108</a></span>&#160;<span class="preprocessor">#define USART_ISR_TC        USART_ISR_TC_Msk </span></div>
<div class="line"><a name="l06109"></a><span class="lineno"> 6109</span>&#160;<span class="preprocessor">#define USART_ISR_TXE_Pos   (7U)</span></div>
<div class="line"><a name="l06110"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7656f40932ea96165e47eeb35472b5ba"> 6110</a></span>&#160;<span class="preprocessor">#define USART_ISR_TXE_Msk   (0x1U &lt;&lt; USART_ISR_TXE_Pos) </span></div>
<div class="line"><a name="l06111"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab59be9f02a6e304a82da3e298c6a72ab"> 6111</a></span>&#160;<span class="preprocessor">#define USART_ISR_TXE       USART_ISR_TXE_Msk </span></div>
<div class="line"><a name="l06112"></a><span class="lineno"> 6112</span>&#160;<span class="preprocessor">#define USART_ISR_CTSIF_Pos (9U)</span></div>
<div class="line"><a name="l06113"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga62f1e26361131f3e1be62de88e1c06d1"> 6113</a></span>&#160;<span class="preprocessor">#define USART_ISR_CTSIF_Msk (0x1U &lt;&lt; USART_ISR_CTSIF_Pos) </span></div>
<div class="line"><a name="l06114"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9fb259765d41183dc3c5fd36831358d1"> 6114</a></span>&#160;<span class="preprocessor">#define USART_ISR_CTSIF     USART_ISR_CTSIF_Msk </span></div>
<div class="line"><a name="l06115"></a><span class="lineno"> 6115</span>&#160;<span class="preprocessor">#define USART_ISR_CTS_Pos   (10U)</span></div>
<div class="line"><a name="l06116"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac402a118b5a829c25754df846ab7b492"> 6116</a></span>&#160;<span class="preprocessor">#define USART_ISR_CTS_Msk   (0x1U &lt;&lt; USART_ISR_CTS_Pos) </span></div>
<div class="line"><a name="l06117"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga89131b07184422c83fda07ca20d4ce4c"> 6117</a></span>&#160;<span class="preprocessor">#define USART_ISR_CTS       USART_ISR_CTS_Msk           </span></div>
<div class="line"><a name="l06118"></a><span class="lineno"> 6118</span>&#160;<span class="preprocessor">#define USART_ISR_RTOF_Pos  (11U)</span></div>
<div class="line"><a name="l06119"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa529be006a377dfbafebe935763db981"> 6119</a></span>&#160;<span class="preprocessor">#define USART_ISR_RTOF_Msk  (0x1U &lt;&lt; USART_ISR_RTOF_Pos) </span></div>
<div class="line"><a name="l06120"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga09f8a368294fb6a5c47de1193484f3b8"> 6120</a></span>&#160;<span class="preprocessor">#define USART_ISR_RTOF      USART_ISR_RTOF_Msk </span></div>
<div class="line"><a name="l06121"></a><span class="lineno"> 6121</span>&#160;<span class="preprocessor">#define USART_ISR_ABRE_Pos  (14U)</span></div>
<div class="line"><a name="l06122"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac97cda0ddd3329946d67b46214d96cac"> 6122</a></span>&#160;<span class="preprocessor">#define USART_ISR_ABRE_Msk  (0x1U &lt;&lt; USART_ISR_ABRE_Pos) </span></div>
<div class="line"><a name="l06123"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gae762a0bed3b7ecde26377eccd40d1e10"> 6123</a></span>&#160;<span class="preprocessor">#define USART_ISR_ABRE      USART_ISR_ABRE_Msk </span></div>
<div class="line"><a name="l06124"></a><span class="lineno"> 6124</span>&#160;<span class="preprocessor">#define USART_ISR_ABRF_Pos  (15U)</span></div>
<div class="line"><a name="l06125"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8e8b15750ee8b3a0ed3cf3a2dc1bce70"> 6125</a></span>&#160;<span class="preprocessor">#define USART_ISR_ABRF_Msk  (0x1U &lt;&lt; USART_ISR_ABRF_Pos) </span></div>
<div class="line"><a name="l06126"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafbbfac6c1ba908d265572184b02daed2"> 6126</a></span>&#160;<span class="preprocessor">#define USART_ISR_ABRF      USART_ISR_ABRF_Msk </span></div>
<div class="line"><a name="l06127"></a><span class="lineno"> 6127</span>&#160;<span class="preprocessor">#define USART_ISR_BUSY_Pos  (16U)</span></div>
<div class="line"><a name="l06128"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga2d8dedfdce1809a617b2c5b13ab89d09"> 6128</a></span>&#160;<span class="preprocessor">#define USART_ISR_BUSY_Msk  (0x1U &lt;&lt; USART_ISR_BUSY_Pos) </span></div>
<div class="line"><a name="l06129"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafb7fb858e7f0dec99740570ecfb922cc"> 6129</a></span>&#160;<span class="preprocessor">#define USART_ISR_BUSY      USART_ISR_BUSY_Msk           </span></div>
<div class="line"><a name="l06130"></a><span class="lineno"> 6130</span>&#160;<span class="preprocessor">#define USART_ISR_CMF_Pos   (17U)</span></div>
<div class="line"><a name="l06131"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8e6c248ec80835fb56ee72dfced7e405"> 6131</a></span>&#160;<span class="preprocessor">#define USART_ISR_CMF_Msk   (0x1U &lt;&lt; USART_ISR_CMF_Pos) </span></div>
<div class="line"><a name="l06132"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8199e4dab14311318c87b77ef758c2f9"> 6132</a></span>&#160;<span class="preprocessor">#define USART_ISR_CMF       USART_ISR_CMF_Msk </span></div>
<div class="line"><a name="l06133"></a><span class="lineno"> 6133</span>&#160;<span class="preprocessor">#define USART_ISR_SBKF_Pos  (18U)</span></div>
<div class="line"><a name="l06134"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9adfc9ed603cc7747ba2613a25429b1c"> 6134</a></span>&#160;<span class="preprocessor">#define USART_ISR_SBKF_Msk  (0x1U &lt;&lt; USART_ISR_SBKF_Pos) </span></div>
<div class="line"><a name="l06135"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga74aecf8406973a8fd5c02615d8a7b2d1"> 6135</a></span>&#160;<span class="preprocessor">#define USART_ISR_SBKF      USART_ISR_SBKF_Msk           </span></div>
<div class="line"><a name="l06136"></a><span class="lineno"> 6136</span>&#160;<span class="preprocessor">#define USART_ISR_RWU_Pos   (19U)</span></div>
<div class="line"><a name="l06137"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gafedbe8b2dbf38c7bec1e82d00f23a8a2"> 6137</a></span>&#160;<span class="preprocessor">#define USART_ISR_RWU_Msk   (0x1U &lt;&lt; USART_ISR_RWU_Pos) </span></div>
<div class="line"><a name="l06138"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0df19201dd47f3bd43954621c88ef4a3"> 6138</a></span>&#160;<span class="preprocessor">#define USART_ISR_RWU \</span></div>
<div class="line"><a name="l06139"></a><span class="lineno"> 6139</span>&#160;<span class="preprocessor">    USART_ISR_RWU_Msk </span></div>
<div class="line"><a name="l06140"></a><span class="lineno"> 6140</span>&#160;<span class="preprocessor">#define USART_ISR_TEACK_Pos (21U)</span></div>
<div class="line"><a name="l06141"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga43418a8f527a186c95e5ceda1768ac59"> 6141</a></span>&#160;<span class="preprocessor">#define USART_ISR_TEACK_Msk (0x1U &lt;&lt; USART_ISR_TEACK_Pos) </span></div>
<div class="line"><a name="l06142"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf1433ae77d20ec6da645117cde536f81"> 6142</a></span>&#160;<span class="preprocessor">#define USART_ISR_TEACK \</span></div>
<div class="line"><a name="l06143"></a><span class="lineno"> 6143</span>&#160;<span class="preprocessor">    USART_ISR_TEACK_Msk </span></div>
<div class="line"><a name="l06144"></a><span class="lineno"> 6144</span>&#160;<span class="preprocessor">#define USART_ISR_REACK_Pos (22U)</span></div>
<div class="line"><a name="l06145"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga47d1c2dde620b507955a50a0a3c57cda"> 6145</a></span>&#160;<span class="preprocessor">#define USART_ISR_REACK_Msk (0x1U &lt;&lt; USART_ISR_REACK_Pos) </span></div>
<div class="line"><a name="l06146"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa513c61dd111de0945d8dd0778e70ad5"> 6146</a></span>&#160;<span class="preprocessor">#define USART_ISR_REACK \</span></div>
<div class="line"><a name="l06147"></a><span class="lineno"> 6147</span>&#160;<span class="preprocessor">    USART_ISR_REACK_Msk </span></div>
<div class="line"><a name="l06149"></a><span class="lineno"> 6149</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USART_ICR register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06150"></a><span class="lineno"> 6150</span>&#160;<span class="preprocessor">#define USART_ICR_PECF_Pos   (0U)</span></div>
<div class="line"><a name="l06151"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3ae5c3629d557d5168f585cf9283f87d"> 6151</a></span>&#160;<span class="preprocessor">#define USART_ICR_PECF_Msk   (0x1U &lt;&lt; USART_ICR_PECF_Pos) </span></div>
<div class="line"><a name="l06152"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga404185136eb68f679e82e0187d66e411"> 6152</a></span>&#160;<span class="preprocessor">#define USART_ICR_PECF       USART_ICR_PECF_Msk </span></div>
<div class="line"><a name="l06153"></a><span class="lineno"> 6153</span>&#160;<span class="preprocessor">#define USART_ICR_FECF_Pos   (1U)</span></div>
<div class="line"><a name="l06154"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaaa1db0b71d6de4f3f03923402ea0663c"> 6154</a></span>&#160;<span class="preprocessor">#define USART_ICR_FECF_Msk   (0x1U &lt;&lt; USART_ICR_FECF_Pos) </span></div>
<div class="line"><a name="l06155"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8400b4500c41800e5f18fc7291a64c9f"> 6155</a></span>&#160;<span class="preprocessor">#define USART_ICR_FECF       USART_ICR_FECF_Msk </span></div>
<div class="line"><a name="l06156"></a><span class="lineno"> 6156</span>&#160;<span class="preprocessor">#define USART_ICR_NCF_Pos    (2U)</span></div>
<div class="line"><a name="l06157"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3c2faba1e087606d5678064ed5dac19f"> 6157</a></span>&#160;<span class="preprocessor">#define USART_ICR_NCF_Msk    (0x1U &lt;&lt; USART_ICR_NCF_Pos) </span></div>
<div class="line"><a name="l06158"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gad50b0d2460df1cbddd9576c2f4637312"> 6158</a></span>&#160;<span class="preprocessor">#define USART_ICR_NCF        USART_ICR_NCF_Msk </span></div>
<div class="line"><a name="l06159"></a><span class="lineno"> 6159</span>&#160;<span class="preprocessor">#define USART_ICR_ORECF_Pos  (3U)</span></div>
<div class="line"><a name="l06160"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa973cb1d530a801f5ddbce2bb08f6500"> 6160</a></span>&#160;<span class="preprocessor">#define USART_ICR_ORECF_Msk  (0x1U &lt;&lt; USART_ICR_ORECF_Pos) </span></div>
<div class="line"><a name="l06161"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga375f76b0670ffeb5d2691592d9e7c422"> 6161</a></span>&#160;<span class="preprocessor">#define USART_ICR_ORECF      USART_ICR_ORECF_Msk </span></div>
<div class="line"><a name="l06162"></a><span class="lineno"> 6162</span>&#160;<span class="preprocessor">#define USART_ICR_IDLECF_Pos (4U)</span></div>
<div class="line"><a name="l06163"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga263b55ba3b39d7be9c6564b80ffa3db8"> 6163</a></span>&#160;<span class="preprocessor">#define USART_ICR_IDLECF_Msk (0x1U &lt;&lt; USART_ICR_IDLECF_Pos) </span></div>
<div class="line"><a name="l06164"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9d4d7675c0d36ce4347c3509d27c0760"> 6164</a></span>&#160;<span class="preprocessor">#define USART_ICR_IDLECF \</span></div>
<div class="line"><a name="l06165"></a><span class="lineno"> 6165</span>&#160;<span class="preprocessor">    USART_ICR_IDLECF_Msk </span></div>
<div class="line"><a name="l06166"></a><span class="lineno"> 6166</span>&#160;<span class="preprocessor">#define USART_ICR_TCCF_Pos (6U)</span></div>
<div class="line"><a name="l06167"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5af980293332522d448518b1b900b410"> 6167</a></span>&#160;<span class="preprocessor">#define USART_ICR_TCCF_Msk (0x1U &lt;&lt; USART_ICR_TCCF_Pos) </span></div>
<div class="line"><a name="l06168"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gacf92ea54425a962dde662b10b61d0250"> 6168</a></span>&#160;<span class="preprocessor">#define USART_ICR_TCCF \</span></div>
<div class="line"><a name="l06169"></a><span class="lineno"> 6169</span>&#160;<span class="preprocessor">    USART_ICR_TCCF_Msk </span></div>
<div class="line"><a name="l06170"></a><span class="lineno"> 6170</span>&#160;<span class="preprocessor">#define USART_ICR_CTSCF_Pos (9U)</span></div>
<div class="line"><a name="l06171"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8e99d6521968fbc8d2c54411ec22ceb7"> 6171</a></span>&#160;<span class="preprocessor">#define USART_ICR_CTSCF_Msk (0x1U &lt;&lt; USART_ICR_CTSCF_Pos) </span></div>
<div class="line"><a name="l06172"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8a630d4a5e4ce10ad6fdb9da47126f4f"> 6172</a></span>&#160;<span class="preprocessor">#define USART_ICR_CTSCF     USART_ICR_CTSCF_Msk </span></div>
<div class="line"><a name="l06173"></a><span class="lineno"> 6173</span>&#160;<span class="preprocessor">#define USART_ICR_RTOCF_Pos (11U)</span></div>
<div class="line"><a name="l06174"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaf22f99c4160ffe0d1b69fe1cc54bc820"> 6174</a></span>&#160;<span class="preprocessor">#define USART_ICR_RTOCF_Msk (0x1U &lt;&lt; USART_ICR_RTOCF_Pos) </span></div>
<div class="line"><a name="l06175"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3d2a589246fecc7a05607c22ea7e7ee3"> 6175</a></span>&#160;<span class="preprocessor">#define USART_ICR_RTOCF                                   \</span></div>
<div class="line"><a name="l06176"></a><span class="lineno"> 6176</span>&#160;<span class="preprocessor">    USART_ICR_RTOCF_Msk </span></div>
<div class="line"><a name="l06178"></a><span class="lineno"> 6178</span>&#160;<span class="preprocessor">#define USART_ICR_CMCF_Pos (17U)</span></div>
<div class="line"><a name="l06179"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaec57e194646688f2e0c948d9a67746ff"> 6179</a></span>&#160;<span class="preprocessor">#define USART_ICR_CMCF_Msk (0x1U &lt;&lt; USART_ICR_CMCF_Pos) </span></div>
<div class="line"><a name="l06180"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga5478360c2639166c4d645b64cbf371be"> 6180</a></span>&#160;<span class="preprocessor">#define USART_ICR_CMCF     USART_ICR_CMCF_Msk </span></div>
<div class="line"><a name="l06182"></a><span class="lineno"> 6182</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USART_RDR register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06183"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaec1e63e26cd15479d01a5f13991e1184"> 6183</a></span>&#160;<span class="preprocessor">#define USART_RDR_RDR \</span></div>
<div class="line"><a name="l06184"></a><span class="lineno"> 6184</span>&#160;<span class="preprocessor">    ((uint16_t)0x01FFU) </span></div>
<div class="line"><a name="l06186"></a><span class="lineno"> 6186</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USART_TDR register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06187"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaab55732f51dc738c19c3d5b6d6d9d081"> 6187</a></span>&#160;<span class="preprocessor">#define USART_TDR_TDR \</span></div>
<div class="line"><a name="l06188"></a><span class="lineno"> 6188</span>&#160;<span class="preprocessor">    ((uint16_t)0x01FFU) </span></div>
<div class="line"><a name="l06190"></a><span class="lineno"> 6190</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06191"></a><span class="lineno"> 6191</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l06192"></a><span class="lineno"> 6192</span>&#160;<span class="comment">/*                         Window WATCHDOG (WWDG)                             */</span></div>
<div class="line"><a name="l06193"></a><span class="lineno"> 6193</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l06194"></a><span class="lineno"> 6194</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l06195"></a><span class="lineno"> 6195</span>&#160; </div>
<div class="line"><a name="l06196"></a><span class="lineno"> 6196</span>&#160;<span class="comment">/*******************  Bit definition for WWDG_CR register  ********************/</span></div>
<div class="line"><a name="l06197"></a><span class="lineno"> 6197</span>&#160;<span class="preprocessor">#define WWDG_CR_T_Pos (0U)</span></div>
<div class="line"><a name="l06198"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaa8676c7d294b92a9ea0d0f1b088308ed"> 6198</a></span>&#160;<span class="preprocessor">#define WWDG_CR_T_Msk (0x7FU &lt;&lt; WWDG_CR_T_Pos) </span></div>
<div class="line"><a name="l06199"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga400774feb33ed7544d57d6a0a76e0f70"> 6199</a></span>&#160;<span class="preprocessor">#define WWDG_CR_T                                               \</span></div>
<div class="line"><a name="l06200"></a><span class="lineno"> 6200</span>&#160;<span class="preprocessor">    WWDG_CR_T_Msk </span></div>
<div class="line"><a name="l06202"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga305c0da4633020b9696d64a1785fa29c"> 6202</a></span>&#160;<span class="preprocessor">#define WWDG_CR_T_0 (0x01U &lt;&lt; WWDG_CR_T_Pos) </span></div>
<div class="line"><a name="l06203"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga44e5ea3baea1e37b0446e56e910c3409"> 6203</a></span>&#160;<span class="preprocessor">#define WWDG_CR_T_1 (0x02U &lt;&lt; WWDG_CR_T_Pos) </span></div>
<div class="line"><a name="l06204"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga67e7b9fa1867ecd6a9dd4b28381e4229"> 6204</a></span>&#160;<span class="preprocessor">#define WWDG_CR_T_2 (0x04U &lt;&lt; WWDG_CR_T_Pos) </span></div>
<div class="line"><a name="l06205"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga64ede5bff80b5b979a44d073205f5930"> 6205</a></span>&#160;<span class="preprocessor">#define WWDG_CR_T_3 (0x08U &lt;&lt; WWDG_CR_T_Pos) </span></div>
<div class="line"><a name="l06206"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabbc9c4a71473ceb1fde58a1d6054a7fe"> 6206</a></span>&#160;<span class="preprocessor">#define WWDG_CR_T_4 (0x10U &lt;&lt; WWDG_CR_T_Pos) </span></div>
<div class="line"><a name="l06207"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9f41b8c9b91c0632521373203bcb5b64"> 6207</a></span>&#160;<span class="preprocessor">#define WWDG_CR_T_5 (0x20U &lt;&lt; WWDG_CR_T_Pos) </span></div>
<div class="line"><a name="l06208"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga8abc0d44e390aabc2c7f787f2ed0b632"> 6208</a></span>&#160;<span class="preprocessor">#define WWDG_CR_T_6 (0x40U &lt;&lt; WWDG_CR_T_Pos) </span></div>
<div class="line"><a name="l06210"></a><span class="lineno"> 6210</span>&#160;<span class="preprocessor"></span><span class="comment">/* Legacy defines */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06211"></a><span class="lineno"> 6211</span>&#160;<span class="preprocessor">#define WWDG_CR_T0 WWDG_CR_T_0</span></div>
<div class="line"><a name="l06212"></a><span class="lineno"> 6212</span>&#160;<span class="preprocessor">#define WWDG_CR_T1 WWDG_CR_T_1</span></div>
<div class="line"><a name="l06213"></a><span class="lineno"> 6213</span>&#160;<span class="preprocessor">#define WWDG_CR_T2 WWDG_CR_T_2</span></div>
<div class="line"><a name="l06214"></a><span class="lineno"> 6214</span>&#160;<span class="preprocessor">#define WWDG_CR_T3 WWDG_CR_T_3</span></div>
<div class="line"><a name="l06215"></a><span class="lineno"> 6215</span>&#160;<span class="preprocessor">#define WWDG_CR_T4 WWDG_CR_T_4</span></div>
<div class="line"><a name="l06216"></a><span class="lineno"> 6216</span>&#160;<span class="preprocessor">#define WWDG_CR_T5 WWDG_CR_T_5</span></div>
<div class="line"><a name="l06217"></a><span class="lineno"> 6217</span>&#160;<span class="preprocessor">#define WWDG_CR_T6 WWDG_CR_T_6</span></div>
<div class="line"><a name="l06218"></a><span class="lineno"> 6218</span>&#160; </div>
<div class="line"><a name="l06219"></a><span class="lineno"> 6219</span>&#160;<span class="preprocessor">#define WWDG_CR_WDGA_Pos (7U)</span></div>
<div class="line"><a name="l06220"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga06bd586be3859790f803c1275ea52390"> 6220</a></span>&#160;<span class="preprocessor">#define WWDG_CR_WDGA_Msk (0x1U &lt;&lt; WWDG_CR_WDGA_Pos) </span></div>
<div class="line"><a name="l06221"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gab647e9997b8b8e67de72af1aaea3f52f"> 6221</a></span>&#160;<span class="preprocessor">#define WWDG_CR_WDGA     WWDG_CR_WDGA_Msk           </span></div>
<div class="line"><a name="l06223"></a><span class="lineno"> 6223</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for WWDG_CFR register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06224"></a><span class="lineno"> 6224</span>&#160;<span class="preprocessor">#define WWDG_CFR_W_Pos (0U)</span></div>
<div class="line"><a name="l06225"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga3aed21af49014ce535798f9beead136d"> 6225</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_W_Msk (0x7FU &lt;&lt; WWDG_CFR_W_Pos) </span></div>
<div class="line"><a name="l06226"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gabfbb9991bd6a3699399ca569c71fe8c9"> 6226</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_W     WWDG_CFR_W_Msk </span></div>
<div class="line"><a name="l06227"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga26f4016f9990c2657acdf7521233d16d"> 6227</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_W_0   (0x01U &lt;&lt; WWDG_CFR_W_Pos) </span></div>
<div class="line"><a name="l06228"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga546410b3ec62e976c0f590cf9f216bb3"> 6228</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_W_1   (0x02U &lt;&lt; WWDG_CFR_W_Pos) </span></div>
<div class="line"><a name="l06229"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gac3de841283deaea061d977392805211d"> 6229</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_W_2   (0x04U &lt;&lt; WWDG_CFR_W_Pos) </span></div>
<div class="line"><a name="l06230"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga0394248f2a4e4b6ba6c28024fa961a99"> 6230</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_W_3   (0x08U &lt;&lt; WWDG_CFR_W_Pos) </span></div>
<div class="line"><a name="l06231"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga25594b7ced3e1277b636caf02416a4e7"> 6231</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_W_4   (0x10U &lt;&lt; WWDG_CFR_W_Pos) </span></div>
<div class="line"><a name="l06232"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga7e730800b000f6fe3be5ea43a6e29cf9"> 6232</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_W_5   (0x20U &lt;&lt; WWDG_CFR_W_Pos) </span></div>
<div class="line"><a name="l06233"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9fc25f8d5c23a76d364c1cb5d7518a17"> 6233</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_W_6   (0x40U &lt;&lt; WWDG_CFR_W_Pos) </span></div>
<div class="line"><a name="l06235"></a><span class="lineno"> 6235</span>&#160;<span class="preprocessor"></span><span class="comment">/* Legacy defines */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06236"></a><span class="lineno"> 6236</span>&#160;<span class="preprocessor">#define WWDG_CFR_W0 WWDG_CFR_W_0</span></div>
<div class="line"><a name="l06237"></a><span class="lineno"> 6237</span>&#160;<span class="preprocessor">#define WWDG_CFR_W1 WWDG_CFR_W_1</span></div>
<div class="line"><a name="l06238"></a><span class="lineno"> 6238</span>&#160;<span class="preprocessor">#define WWDG_CFR_W2 WWDG_CFR_W_2</span></div>
<div class="line"><a name="l06239"></a><span class="lineno"> 6239</span>&#160;<span class="preprocessor">#define WWDG_CFR_W3 WWDG_CFR_W_3</span></div>
<div class="line"><a name="l06240"></a><span class="lineno"> 6240</span>&#160;<span class="preprocessor">#define WWDG_CFR_W4 WWDG_CFR_W_4</span></div>
<div class="line"><a name="l06241"></a><span class="lineno"> 6241</span>&#160;<span class="preprocessor">#define WWDG_CFR_W5 WWDG_CFR_W_5</span></div>
<div class="line"><a name="l06242"></a><span class="lineno"> 6242</span>&#160;<span class="preprocessor">#define WWDG_CFR_W6 WWDG_CFR_W_6</span></div>
<div class="line"><a name="l06243"></a><span class="lineno"> 6243</span>&#160; </div>
<div class="line"><a name="l06244"></a><span class="lineno"> 6244</span>&#160;<span class="preprocessor">#define WWDG_CFR_WDGTB_Pos (7U)</span></div>
<div class="line"><a name="l06245"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga627018d443463abccf249b1b848e2b64"> 6245</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_WDGTB_Msk (0x3U &lt;&lt; WWDG_CFR_WDGTB_Pos) </span></div>
<div class="line"><a name="l06246"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga067b1d8238f1d5613481aba71a946638"> 6246</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_WDGTB     WWDG_CFR_WDGTB_Msk </span></div>
<div class="line"><a name="l06247"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaab94b761166186987f91d342a5f79695"> 6247</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_WDGTB_0   (0x1U &lt;&lt; WWDG_CFR_WDGTB_Pos) </span></div>
<div class="line"><a name="l06248"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga9120ceb094ab327ec766a06fc66ef401"> 6248</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_WDGTB_1   (0x2U &lt;&lt; WWDG_CFR_WDGTB_Pos) </span></div>
<div class="line"><a name="l06250"></a><span class="lineno"> 6250</span>&#160;<span class="preprocessor"></span><span class="comment">/* Legacy defines */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06251"></a><span class="lineno"> 6251</span>&#160;<span class="preprocessor">#define WWDG_CFR_WDGTB0 WWDG_CFR_WDGTB_0</span></div>
<div class="line"><a name="l06252"></a><span class="lineno"> 6252</span>&#160;<span class="preprocessor">#define WWDG_CFR_WDGTB1 WWDG_CFR_WDGTB_1</span></div>
<div class="line"><a name="l06253"></a><span class="lineno"> 6253</span>&#160; </div>
<div class="line"><a name="l06254"></a><span class="lineno"> 6254</span>&#160;<span class="preprocessor">#define WWDG_CFR_EWI_Pos (9U)</span></div>
<div class="line"><a name="l06255"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#gaca4ed7e970421b1b4b4b0f94e3296117"> 6255</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_EWI_Msk (0x1U &lt;&lt; WWDG_CFR_EWI_Pos) </span></div>
<div class="line"><a name="l06256"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga931941dc5d795502371ac5dd8fbac1e9"> 6256</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_EWI     WWDG_CFR_EWI_Msk </span></div>
<div class="line"><a name="l06258"></a><span class="lineno"> 6258</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for WWDG_SR register  ********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06259"></a><span class="lineno"> 6259</span>&#160;<span class="preprocessor">#define WWDG_SR_EWIF_Pos (0U)</span></div>
<div class="line"><a name="l06260"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga284cdb5e7c17598a03a9a0790dd7508c"> 6260</a></span>&#160;<span class="preprocessor">#define WWDG_SR_EWIF_Msk (0x1U &lt;&lt; WWDG_SR_EWIF_Pos) </span></div>
<div class="line"><a name="l06261"></a><span class="lineno"><a class="line" href="../../d5/dab/group___peripheral___registers___bits___definition.html#ga96cf9ddd91b6079c5aceef6f3e857b69"> 6261</a></span>&#160;<span class="preprocessor">#define WWDG_SR_EWIF     WWDG_SR_EWIF_Msk </span></div>
<div class="line"><a name="l06275"></a><span class="lineno"> 6275</span>&#160;<span class="preprocessor"></span><span class="comment">/****************************** ADC Instances *********************************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06276"></a><span class="lineno"> 6276</span>&#160;<span class="preprocessor">#define IS_ADC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == ADC1)</span></div>
<div class="line"><a name="l06277"></a><span class="lineno"> 6277</span>&#160; </div>
<div class="line"><a name="l06278"></a><span class="lineno"> 6278</span>&#160;<span class="preprocessor">#define IS_ADC_COMMON_INSTANCE(INSTANCE) ((INSTANCE) == ADC)</span></div>
<div class="line"><a name="l06279"></a><span class="lineno"> 6279</span>&#160; </div>
<div class="line"><a name="l06280"></a><span class="lineno"> 6280</span>&#160;<span class="comment">/****************************** CRC Instances *********************************/</span></div>
<div class="line"><a name="l06281"></a><span class="lineno"> 6281</span>&#160;<span class="preprocessor">#define IS_CRC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == CRC)</span></div>
<div class="line"><a name="l06282"></a><span class="lineno"> 6282</span>&#160; </div>
<div class="line"><a name="l06283"></a><span class="lineno"> 6283</span>&#160;<span class="comment">/******************************* DMA Instances ********************************/</span></div>
<div class="line"><a name="l06284"></a><span class="lineno"> 6284</span>&#160;<span class="preprocessor">#define IS_DMA_ALL_INSTANCE(INSTANCE)                                  \</span></div>
<div class="line"><a name="l06285"></a><span class="lineno"> 6285</span>&#160;<span class="preprocessor">    (((INSTANCE) == DMA1_Channel1) || ((INSTANCE) == DMA1_Channel2)    \</span></div>
<div class="line"><a name="l06286"></a><span class="lineno"> 6286</span>&#160;<span class="preprocessor">     || ((INSTANCE) == DMA1_Channel3) || ((INSTANCE) == DMA1_Channel4) \</span></div>
<div class="line"><a name="l06287"></a><span class="lineno"> 6287</span>&#160;<span class="preprocessor">     || ((INSTANCE) == DMA1_Channel5))</span></div>
<div class="line"><a name="l06288"></a><span class="lineno"> 6288</span>&#160; </div>
<div class="line"><a name="l06289"></a><span class="lineno"> 6289</span>&#160;<span class="comment">/****************************** GPIO Instances ********************************/</span></div>
<div class="line"><a name="l06290"></a><span class="lineno"> 6290</span>&#160;<span class="preprocessor">#define IS_GPIO_ALL_INSTANCE(INSTANCE)                                       \</span></div>
<div class="line"><a name="l06291"></a><span class="lineno"> 6291</span>&#160;<span class="preprocessor">    (((INSTANCE) == GPIOA) || ((INSTANCE) == GPIOB) || ((INSTANCE) == GPIOC) \</span></div>
<div class="line"><a name="l06292"></a><span class="lineno"> 6292</span>&#160;<span class="preprocessor">     || ((INSTANCE) == GPIOD) || ((INSTANCE) == GPIOF))</span></div>
<div class="line"><a name="l06293"></a><span class="lineno"> 6293</span>&#160; </div>
<div class="line"><a name="l06294"></a><span class="lineno"> 6294</span>&#160;<span class="comment">/**************************** GPIO Alternate Function Instances ***************/</span></div>
<div class="line"><a name="l06295"></a><span class="lineno"> 6295</span>&#160;<span class="preprocessor">#define IS_GPIO_AF_INSTANCE(INSTANCE) \</span></div>
<div class="line"><a name="l06296"></a><span class="lineno"> 6296</span>&#160;<span class="preprocessor">    (((INSTANCE) == GPIOA) || ((INSTANCE) == GPIOB))</span></div>
<div class="line"><a name="l06297"></a><span class="lineno"> 6297</span>&#160; </div>
<div class="line"><a name="l06298"></a><span class="lineno"> 6298</span>&#160;<span class="comment">/****************************** GPIO Lock Instances ***************************/</span></div>
<div class="line"><a name="l06299"></a><span class="lineno"> 6299</span>&#160;<span class="preprocessor">#define IS_GPIO_LOCK_INSTANCE(INSTANCE) \</span></div>
<div class="line"><a name="l06300"></a><span class="lineno"> 6300</span>&#160;<span class="preprocessor">    (((INSTANCE) == GPIOA) || ((INSTANCE) == GPIOB))</span></div>
<div class="line"><a name="l06301"></a><span class="lineno"> 6301</span>&#160; </div>
<div class="line"><a name="l06302"></a><span class="lineno"> 6302</span>&#160;<span class="comment">/****************************** I2C Instances *********************************/</span></div>
<div class="line"><a name="l06303"></a><span class="lineno"> 6303</span>&#160;<span class="preprocessor">#define IS_I2C_ALL_INSTANCE(INSTANCE) ((INSTANCE) == I2C1)</span></div>
<div class="line"><a name="l06304"></a><span class="lineno"> 6304</span>&#160; </div>
<div class="line"><a name="l06305"></a><span class="lineno"> 6305</span>&#160;<span class="comment">/****************************** IWDG Instances ********************************/</span></div>
<div class="line"><a name="l06306"></a><span class="lineno"> 6306</span>&#160;<span class="preprocessor">#define IS_IWDG_ALL_INSTANCE(INSTANCE) ((INSTANCE) == IWDG)</span></div>
<div class="line"><a name="l06307"></a><span class="lineno"> 6307</span>&#160; </div>
<div class="line"><a name="l06308"></a><span class="lineno"> 6308</span>&#160;<span class="comment">/****************************** RTC Instances *********************************/</span></div>
<div class="line"><a name="l06309"></a><span class="lineno"> 6309</span>&#160;<span class="preprocessor">#define IS_RTC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == RTC)</span></div>
<div class="line"><a name="l06310"></a><span class="lineno"> 6310</span>&#160; </div>
<div class="line"><a name="l06311"></a><span class="lineno"> 6311</span>&#160;<span class="comment">/****************************** SMBUS Instances</span></div>
<div class="line"><a name="l06312"></a><span class="lineno"> 6312</span>&#160;<span class="comment"> * *********************************/</span></div>
<div class="line"><a name="l06313"></a><span class="lineno"> 6313</span>&#160;<span class="preprocessor">#define IS_SMBUS_ALL_INSTANCE(INSTANCE) ((INSTANCE) == I2C1)</span></div>
<div class="line"><a name="l06314"></a><span class="lineno"> 6314</span>&#160; </div>
<div class="line"><a name="l06315"></a><span class="lineno"> 6315</span>&#160;<span class="comment">/****************************** SPI Instances *********************************/</span></div>
<div class="line"><a name="l06316"></a><span class="lineno"> 6316</span>&#160;<span class="preprocessor">#define IS_SPI_ALL_INSTANCE(INSTANCE) ((INSTANCE) == SPI1)</span></div>
<div class="line"><a name="l06317"></a><span class="lineno"> 6317</span>&#160; </div>
<div class="line"><a name="l06318"></a><span class="lineno"> 6318</span>&#160;<span class="comment">/****************************** TIM Instances *********************************/</span></div>
<div class="line"><a name="l06319"></a><span class="lineno"> 6319</span>&#160;<span class="preprocessor">#define IS_TIM_INSTANCE(INSTANCE)                                          \</span></div>
<div class="line"><a name="l06320"></a><span class="lineno"> 6320</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM1) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM14) \</span></div>
<div class="line"><a name="l06321"></a><span class="lineno"> 6321</span>&#160;<span class="preprocessor">     || ((INSTANCE) == TIM16) || ((INSTANCE) == TIM17))</span></div>
<div class="line"><a name="l06322"></a><span class="lineno"> 6322</span>&#160; </div>
<div class="line"><a name="l06323"></a><span class="lineno"> 6323</span>&#160;<span class="preprocessor">#define IS_TIM_CC1_INSTANCE(INSTANCE)                                      \</span></div>
<div class="line"><a name="l06324"></a><span class="lineno"> 6324</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM1) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM14) \</span></div>
<div class="line"><a name="l06325"></a><span class="lineno"> 6325</span>&#160;<span class="preprocessor">     || ((INSTANCE) == TIM16) || ((INSTANCE) == TIM17))</span></div>
<div class="line"><a name="l06326"></a><span class="lineno"> 6326</span>&#160; </div>
<div class="line"><a name="l06327"></a><span class="lineno"> 6327</span>&#160;<span class="preprocessor">#define IS_TIM_CC2_INSTANCE(INSTANCE) \</span></div>
<div class="line"><a name="l06328"></a><span class="lineno"> 6328</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM1) || ((INSTANCE) == TIM3))</span></div>
<div class="line"><a name="l06329"></a><span class="lineno"> 6329</span>&#160; </div>
<div class="line"><a name="l06330"></a><span class="lineno"> 6330</span>&#160;<span class="preprocessor">#define IS_TIM_CC3_INSTANCE(INSTANCE) \</span></div>
<div class="line"><a name="l06331"></a><span class="lineno"> 6331</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM1) || ((INSTANCE) == TIM3))</span></div>
<div class="line"><a name="l06332"></a><span class="lineno"> 6332</span>&#160; </div>
<div class="line"><a name="l06333"></a><span class="lineno"> 6333</span>&#160;<span class="preprocessor">#define IS_TIM_CC4_INSTANCE(INSTANCE) \</span></div>
<div class="line"><a name="l06334"></a><span class="lineno"> 6334</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM1) || ((INSTANCE) == TIM3))</span></div>
<div class="line"><a name="l06335"></a><span class="lineno"> 6335</span>&#160; </div>
<div class="line"><a name="l06336"></a><span class="lineno"> 6336</span>&#160;<span class="preprocessor">#define IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(INSTANCE) \</span></div>
<div class="line"><a name="l06337"></a><span class="lineno"> 6337</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM1) || ((INSTANCE) == TIM3))</span></div>
<div class="line"><a name="l06338"></a><span class="lineno"> 6338</span>&#160; </div>
<div class="line"><a name="l06339"></a><span class="lineno"> 6339</span>&#160;<span class="preprocessor">#define IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(INSTANCE) \</span></div>
<div class="line"><a name="l06340"></a><span class="lineno"> 6340</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM1) || ((INSTANCE) == TIM3))</span></div>
<div class="line"><a name="l06341"></a><span class="lineno"> 6341</span>&#160; </div>
<div class="line"><a name="l06342"></a><span class="lineno"> 6342</span>&#160;<span class="preprocessor">#define IS_TIM_CLOCKSOURCE_TIX_INSTANCE(INSTANCE) \</span></div>
<div class="line"><a name="l06343"></a><span class="lineno"> 6343</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM1) || ((INSTANCE) == TIM3))</span></div>
<div class="line"><a name="l06344"></a><span class="lineno"> 6344</span>&#160; </div>
<div class="line"><a name="l06345"></a><span class="lineno"> 6345</span>&#160;<span class="preprocessor">#define IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(INSTANCE) \</span></div>
<div class="line"><a name="l06346"></a><span class="lineno"> 6346</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM1) || ((INSTANCE) == TIM3))</span></div>
<div class="line"><a name="l06347"></a><span class="lineno"> 6347</span>&#160; </div>
<div class="line"><a name="l06348"></a><span class="lineno"> 6348</span>&#160;<span class="preprocessor">#define IS_TIM_OCXREF_CLEAR_INSTANCE(INSTANCE) \</span></div>
<div class="line"><a name="l06349"></a><span class="lineno"> 6349</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM1) || ((INSTANCE) == TIM3))</span></div>
<div class="line"><a name="l06350"></a><span class="lineno"> 6350</span>&#160; </div>
<div class="line"><a name="l06351"></a><span class="lineno"> 6351</span>&#160;<span class="preprocessor">#define IS_TIM_ENCODER_INTERFACE_INSTANCE(INSTANCE) \</span></div>
<div class="line"><a name="l06352"></a><span class="lineno"> 6352</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM1) || ((INSTANCE) == TIM3))</span></div>
<div class="line"><a name="l06353"></a><span class="lineno"> 6353</span>&#160; </div>
<div class="line"><a name="l06354"></a><span class="lineno"> 6354</span>&#160;<span class="preprocessor">#define IS_TIM_HALL_INTERFACE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1))</span></div>
<div class="line"><a name="l06355"></a><span class="lineno"> 6355</span>&#160; </div>
<div class="line"><a name="l06356"></a><span class="lineno"> 6356</span>&#160;<span class="preprocessor">#define IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1))</span></div>
<div class="line"><a name="l06357"></a><span class="lineno"> 6357</span>&#160; </div>
<div class="line"><a name="l06358"></a><span class="lineno"> 6358</span>&#160;<span class="preprocessor">#define IS_TIM_XOR_INSTANCE(INSTANCE) \</span></div>
<div class="line"><a name="l06359"></a><span class="lineno"> 6359</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM1) || ((INSTANCE) == TIM3))</span></div>
<div class="line"><a name="l06360"></a><span class="lineno"> 6360</span>&#160; </div>
<div class="line"><a name="l06361"></a><span class="lineno"> 6361</span>&#160;<span class="preprocessor">#define IS_TIM_MASTER_INSTANCE(INSTANCE) \</span></div>
<div class="line"><a name="l06362"></a><span class="lineno"> 6362</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM1) || ((INSTANCE) == TIM3))</span></div>
<div class="line"><a name="l06363"></a><span class="lineno"> 6363</span>&#160; </div>
<div class="line"><a name="l06364"></a><span class="lineno"> 6364</span>&#160;<span class="preprocessor">#define IS_TIM_SLAVE_INSTANCE(INSTANCE) \</span></div>
<div class="line"><a name="l06365"></a><span class="lineno"> 6365</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM1) || ((INSTANCE) == TIM3))</span></div>
<div class="line"><a name="l06366"></a><span class="lineno"> 6366</span>&#160; </div>
<div class="line"><a name="l06367"></a><span class="lineno"> 6367</span>&#160;<span class="preprocessor">#define IS_TIM_32B_COUNTER_INSTANCE(INSTANCE) (0)</span></div>
<div class="line"><a name="l06368"></a><span class="lineno"> 6368</span>&#160; </div>
<div class="line"><a name="l06369"></a><span class="lineno"> 6369</span>&#160;<span class="preprocessor">#define IS_TIM_DMABURST_INSTANCE(INSTANCE)                                 \</span></div>
<div class="line"><a name="l06370"></a><span class="lineno"> 6370</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM1) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM16) \</span></div>
<div class="line"><a name="l06371"></a><span class="lineno"> 6371</span>&#160;<span class="preprocessor">     || ((INSTANCE) == TIM17))</span></div>
<div class="line"><a name="l06372"></a><span class="lineno"> 6372</span>&#160; </div>
<div class="line"><a name="l06373"></a><span class="lineno"> 6373</span>&#160;<span class="preprocessor">#define IS_TIM_BREAK_INSTANCE(INSTANCE) \</span></div>
<div class="line"><a name="l06374"></a><span class="lineno"> 6374</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM1) || ((INSTANCE) == TIM16) || ((INSTANCE) == TIM17))</span></div>
<div class="line"><a name="l06375"></a><span class="lineno"> 6375</span>&#160; </div>
<div class="line"><a name="l06376"></a><span class="lineno"> 6376</span>&#160;<span class="preprocessor">#define IS_TIM_CCX_INSTANCE(INSTANCE, CHANNEL)                                 \</span></div>
<div class="line"><a name="l06377"></a><span class="lineno"> 6377</span>&#160;<span class="preprocessor">    ((((INSTANCE) == TIM1)                                                     \</span></div>
<div class="line"><a name="l06378"></a><span class="lineno"> 6378</span>&#160;<span class="preprocessor">      &amp;&amp; (((CHANNEL) == TIM_CHANNEL_1) || ((CHANNEL) == TIM_CHANNEL_2)         \</span></div>
<div class="line"><a name="l06379"></a><span class="lineno"> 6379</span>&#160;<span class="preprocessor">          || ((CHANNEL) == TIM_CHANNEL_3) || ((CHANNEL) == TIM_CHANNEL_4)))    \</span></div>
<div class="line"><a name="l06380"></a><span class="lineno"> 6380</span>&#160;<span class="preprocessor">     || (((INSTANCE) == TIM3)                                                  \</span></div>
<div class="line"><a name="l06381"></a><span class="lineno"> 6381</span>&#160;<span class="preprocessor">         &amp;&amp; (((CHANNEL) == TIM_CHANNEL_1) || ((CHANNEL) == TIM_CHANNEL_2)      \</span></div>
<div class="line"><a name="l06382"></a><span class="lineno"> 6382</span>&#160;<span class="preprocessor">             || ((CHANNEL) == TIM_CHANNEL_3) || ((CHANNEL) == TIM_CHANNEL_4))) \</span></div>
<div class="line"><a name="l06383"></a><span class="lineno"> 6383</span>&#160;<span class="preprocessor">     || (((INSTANCE) == TIM14) &amp;&amp; (((CHANNEL) == TIM_CHANNEL_1)))              \</span></div>
<div class="line"><a name="l06384"></a><span class="lineno"> 6384</span>&#160;<span class="preprocessor">     || (((INSTANCE) == TIM16) &amp;&amp; (((CHANNEL) == TIM_CHANNEL_1)))              \</span></div>
<div class="line"><a name="l06385"></a><span class="lineno"> 6385</span>&#160;<span class="preprocessor">     || (((INSTANCE) == TIM17) &amp;&amp; (((CHANNEL) == TIM_CHANNEL_1))))</span></div>
<div class="line"><a name="l06386"></a><span class="lineno"> 6386</span>&#160; </div>
<div class="line"><a name="l06387"></a><span class="lineno"> 6387</span>&#160;<span class="preprocessor">#define IS_TIM_CCXN_INSTANCE(INSTANCE, CHANNEL)                        \</span></div>
<div class="line"><a name="l06388"></a><span class="lineno"> 6388</span>&#160;<span class="preprocessor">    ((((INSTANCE) == TIM1)                                             \</span></div>
<div class="line"><a name="l06389"></a><span class="lineno"> 6389</span>&#160;<span class="preprocessor">      &amp;&amp; (((CHANNEL) == TIM_CHANNEL_1) || ((CHANNEL) == TIM_CHANNEL_2) \</span></div>
<div class="line"><a name="l06390"></a><span class="lineno"> 6390</span>&#160;<span class="preprocessor">          || ((CHANNEL) == TIM_CHANNEL_3)))                            \</span></div>
<div class="line"><a name="l06391"></a><span class="lineno"> 6391</span>&#160;<span class="preprocessor">     || (((INSTANCE) == TIM16) &amp;&amp; ((CHANNEL) == TIM_CHANNEL_1))        \</span></div>
<div class="line"><a name="l06392"></a><span class="lineno"> 6392</span>&#160;<span class="preprocessor">     || (((INSTANCE) == TIM17) &amp;&amp; ((CHANNEL) == TIM_CHANNEL_1)))</span></div>
<div class="line"><a name="l06393"></a><span class="lineno"> 6393</span>&#160; </div>
<div class="line"><a name="l06394"></a><span class="lineno"> 6394</span>&#160;<span class="preprocessor">#define IS_TIM_COUNTER_MODE_SELECT_INSTANCE(INSTANCE) \</span></div>
<div class="line"><a name="l06395"></a><span class="lineno"> 6395</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM1) || ((INSTANCE) == TIM3))</span></div>
<div class="line"><a name="l06396"></a><span class="lineno"> 6396</span>&#160; </div>
<div class="line"><a name="l06397"></a><span class="lineno"> 6397</span>&#160;<span class="preprocessor">#define IS_TIM_REPETITION_COUNTER_INSTANCE(INSTANCE) \</span></div>
<div class="line"><a name="l06398"></a><span class="lineno"> 6398</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM1) || ((INSTANCE) == TIM16) || ((INSTANCE) == TIM17))</span></div>
<div class="line"><a name="l06399"></a><span class="lineno"> 6399</span>&#160; </div>
<div class="line"><a name="l06400"></a><span class="lineno"> 6400</span>&#160;<span class="preprocessor">#define IS_TIM_CLOCK_DIVISION_INSTANCE(INSTANCE)                           \</span></div>
<div class="line"><a name="l06401"></a><span class="lineno"> 6401</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM1) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM14) \</span></div>
<div class="line"><a name="l06402"></a><span class="lineno"> 6402</span>&#160;<span class="preprocessor">     || ((INSTANCE) == TIM16) || ((INSTANCE) == TIM17))</span></div>
<div class="line"><a name="l06403"></a><span class="lineno"> 6403</span>&#160; </div>
<div class="line"><a name="l06404"></a><span class="lineno"> 6404</span>&#160;<span class="preprocessor">#define IS_TIM_DMA_INSTANCE(INSTANCE)                                      \</span></div>
<div class="line"><a name="l06405"></a><span class="lineno"> 6405</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM1) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM16) \</span></div>
<div class="line"><a name="l06406"></a><span class="lineno"> 6406</span>&#160;<span class="preprocessor">     || ((INSTANCE) == TIM17))</span></div>
<div class="line"><a name="l06407"></a><span class="lineno"> 6407</span>&#160; </div>
<div class="line"><a name="l06408"></a><span class="lineno"> 6408</span>&#160;<span class="preprocessor">#define IS_TIM_DMA_CC_INSTANCE(INSTANCE)                                   \</span></div>
<div class="line"><a name="l06409"></a><span class="lineno"> 6409</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM1) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM16) \</span></div>
<div class="line"><a name="l06410"></a><span class="lineno"> 6410</span>&#160;<span class="preprocessor">     || ((INSTANCE) == TIM17))</span></div>
<div class="line"><a name="l06411"></a><span class="lineno"> 6411</span>&#160; </div>
<div class="line"><a name="l06412"></a><span class="lineno"> 6412</span>&#160;<span class="preprocessor">#define IS_TIM_COMMUTATION_EVENT_INSTANCE(INSTANCE) \</span></div>
<div class="line"><a name="l06413"></a><span class="lineno"> 6413</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM1) || ((INSTANCE) == TIM16) || ((INSTANCE) == TIM17))</span></div>
<div class="line"><a name="l06414"></a><span class="lineno"> 6414</span>&#160; </div>
<div class="line"><a name="l06415"></a><span class="lineno"> 6415</span>&#160;<span class="preprocessor">#define IS_TIM_REMAP_INSTANCE(INSTANCE) ((INSTANCE) == TIM14)</span></div>
<div class="line"><a name="l06416"></a><span class="lineno"> 6416</span>&#160; </div>
<div class="line"><a name="l06417"></a><span class="lineno"> 6417</span>&#160;<span class="preprocessor">#define IS_TIM_ADVANCED_INSTANCE(INSTANCE) ((INSTANCE) == TIM1)</span></div>
<div class="line"><a name="l06418"></a><span class="lineno"> 6418</span>&#160; </div>
<div class="line"><a name="l06419"></a><span class="lineno"> 6419</span>&#160;<span class="comment">/******************** USART Instances : Synchronous mode **********************/</span></div>
<div class="line"><a name="l06420"></a><span class="lineno"> 6420</span>&#160;<span class="preprocessor">#define IS_USART_INSTANCE(INSTANCE) ((INSTANCE) == USART1)</span></div>
<div class="line"><a name="l06421"></a><span class="lineno"> 6421</span>&#160; </div>
<div class="line"><a name="l06422"></a><span class="lineno"> 6422</span>&#160;<span class="comment">/******************** USART Instances : auto Baud rate detection **************/</span></div>
<div class="line"><a name="l06423"></a><span class="lineno"> 6423</span>&#160;<span class="preprocessor">#define IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(INSTANCE) \</span></div>
<div class="line"><a name="l06424"></a><span class="lineno"> 6424</span>&#160;<span class="preprocessor">    ((INSTANCE) == USART1)</span></div>
<div class="line"><a name="l06425"></a><span class="lineno"> 6425</span>&#160; </div>
<div class="line"><a name="l06426"></a><span class="lineno"> 6426</span>&#160;<span class="comment">/******************** UART Instances : Asynchronous mode **********************/</span></div>
<div class="line"><a name="l06427"></a><span class="lineno"> 6427</span>&#160;<span class="preprocessor">#define IS_UART_INSTANCE(INSTANCE) ((INSTANCE) == USART1)</span></div>
<div class="line"><a name="l06428"></a><span class="lineno"> 6428</span>&#160; </div>
<div class="line"><a name="l06429"></a><span class="lineno"> 6429</span>&#160;<span class="comment">/******************** UART Instances : Half-Duplex mode **********************/</span></div>
<div class="line"><a name="l06430"></a><span class="lineno"> 6430</span>&#160;<span class="preprocessor">#define IS_UART_HALFDUPLEX_INSTANCE(INSTANCE) ((INSTANCE) == USART1)</span></div>
<div class="line"><a name="l06431"></a><span class="lineno"> 6431</span>&#160; </div>
<div class="line"><a name="l06432"></a><span class="lineno"> 6432</span>&#160;<span class="comment">/****************** UART Instances : Hardware Flow control ********************/</span></div>
<div class="line"><a name="l06433"></a><span class="lineno"> 6433</span>&#160;<span class="preprocessor">#define IS_UART_HWFLOW_INSTANCE(INSTANCE) ((INSTANCE) == USART1)</span></div>
<div class="line"><a name="l06434"></a><span class="lineno"> 6434</span>&#160; </div>
<div class="line"><a name="l06435"></a><span class="lineno"> 6435</span>&#160;<span class="comment">/****************** UART Instances : Driver enable detection</span></div>
<div class="line"><a name="l06436"></a><span class="lineno"> 6436</span>&#160;<span class="comment"> * ********************/</span></div>
<div class="line"><a name="l06437"></a><span class="lineno"> 6437</span>&#160;<span class="preprocessor">#define IS_UART_DRIVER_ENABLE_INSTANCE(INSTANCE) ((INSTANCE) == USART1)</span></div>
<div class="line"><a name="l06438"></a><span class="lineno"> 6438</span>&#160; </div>
<div class="line"><a name="l06439"></a><span class="lineno"> 6439</span>&#160;<span class="comment">/****************************** WWDG Instances ********************************/</span></div>
<div class="line"><a name="l06440"></a><span class="lineno"> 6440</span>&#160;<span class="preprocessor">#define IS_WWDG_ALL_INSTANCE(INSTANCE) ((INSTANCE) == WWDG)</span></div>
<div class="line"><a name="l06441"></a><span class="lineno"> 6441</span>&#160; </div>
<div class="line"><a name="l06446"></a><span class="lineno"> 6446</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l06447"></a><span class="lineno"> 6447</span>&#160;<span class="comment">/*  For a painless codes migration between the STM32F0xx device product       */</span></div>
<div class="line"><a name="l06448"></a><span class="lineno"> 6448</span>&#160;<span class="comment">/*  lines, the aliases defined below are put in place to overcome the         */</span></div>
<div class="line"><a name="l06449"></a><span class="lineno"> 6449</span>&#160;<span class="comment">/*  differences in the interrupt handlers and IRQn definitions.               */</span></div>
<div class="line"><a name="l06450"></a><span class="lineno"> 6450</span>&#160;<span class="comment">/*  No need to update developed interrupt code when moving across             */</span></div>
<div class="line"><a name="l06451"></a><span class="lineno"> 6451</span>&#160;<span class="comment">/*  product lines within the same STM32F0 Family                              */</span></div>
<div class="line"><a name="l06452"></a><span class="lineno"> 6452</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l06453"></a><span class="lineno"> 6453</span>&#160; </div>
<div class="line"><a name="l06454"></a><span class="lineno"> 6454</span>&#160;<span class="comment">/* Aliases for __IRQn */</span></div>
<div class="line"><a name="l06455"></a><span class="lineno"> 6455</span>&#160;<span class="preprocessor">#define ADC1_COMP_IRQn             ADC1_IRQn</span></div>
<div class="line"><a name="l06456"></a><span class="lineno"> 6456</span>&#160;<span class="preprocessor">#define DMA1_Ch1_IRQn              DMA1_Channel1_IRQn</span></div>
<div class="line"><a name="l06457"></a><span class="lineno"> 6457</span>&#160;<span class="preprocessor">#define DMA1_Ch2_3_DMA2_Ch1_2_IRQn DMA1_Channel2_3_IRQn</span></div>
<div class="line"><a name="l06458"></a><span class="lineno"> 6458</span>&#160;<span class="preprocessor">#define DMA1_Channel4_5_6_7_IRQn   DMA1_Channel4_5_IRQn</span></div>
<div class="line"><a name="l06459"></a><span class="lineno"> 6459</span>&#160;<span class="preprocessor">#define DMA1_Ch4_7_DMA2_Ch3_5_IRQn DMA1_Channel4_5_IRQn</span></div>
<div class="line"><a name="l06460"></a><span class="lineno"> 6460</span>&#160;<span class="preprocessor">#define RCC_CRS_IRQn               RCC_IRQn</span></div>
<div class="line"><a name="l06461"></a><span class="lineno"> 6461</span>&#160; </div>
<div class="line"><a name="l06462"></a><span class="lineno"> 6462</span>&#160;<span class="comment">/* Aliases for __IRQHandler */</span></div>
<div class="line"><a name="l06463"></a><span class="lineno"> 6463</span>&#160;<span class="preprocessor">#define ADC1_COMP_IRQHandler             ADC1_IRQHandler</span></div>
<div class="line"><a name="l06464"></a><span class="lineno"> 6464</span>&#160;<span class="preprocessor">#define DMA1_Ch1_IRQHandler              DMA1_Channel1_IRQHandler</span></div>
<div class="line"><a name="l06465"></a><span class="lineno"> 6465</span>&#160;<span class="preprocessor">#define DMA1_Ch2_3_DMA2_Ch1_2_IRQHandler DMA1_Channel2_3_IRQHandler</span></div>
<div class="line"><a name="l06466"></a><span class="lineno"> 6466</span>&#160;<span class="preprocessor">#define DMA1_Channel4_5_6_7_IRQHandler   DMA1_Channel4_5_IRQHandler</span></div>
<div class="line"><a name="l06467"></a><span class="lineno"> 6467</span>&#160;<span class="preprocessor">#define DMA1_Ch4_7_DMA2_Ch3_5_IRQHandler DMA1_Channel4_5_IRQHandler</span></div>
<div class="line"><a name="l06468"></a><span class="lineno"> 6468</span>&#160;<span class="preprocessor">#define RCC_CRS_IRQHandler               RCC_IRQHandler</span></div>
<div class="line"><a name="l06469"></a><span class="lineno"> 6469</span>&#160; </div>
<div class="line"><a name="l06470"></a><span class="lineno"> 6470</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l06471"></a><span class="lineno"> 6471</span>&#160;}</div>
<div class="line"><a name="l06472"></a><span class="lineno"> 6472</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __cplusplus */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06473"></a><span class="lineno"> 6473</span>&#160; </div>
<div class="line"><a name="l06474"></a><span class="lineno"> 6474</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __STM32F030x6_H */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06475"></a><span class="lineno"> 6475</span>&#160; </div>
<div class="line"><a name="l06484"></a><span class="lineno"> 6484</span>&#160;<span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<div class="ttc" id="astruct_r_t_c___type_def_html_a731d9209ce40dce6ea61fcc6f818c892"><div class="ttname"><a href="../../d5/db2/struct_r_t_c___type_def.html#a731d9209ce40dce6ea61fcc6f818c892">RTC_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:427</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_af10e238d4a65578cae4a77332d54465a"><div class="ttname"><a href="../../dc/d6f/struct_a_d_c___type_def.html#af10e238d4a65578cae4a77332d54465a">ADC_TypeDef::CHSELR</a></div><div class="ttdeci">__IO uint32_t CHSELR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:163</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___type_def_html_a7919306d0e032a855200420a57f884d7"><div class="ttname"><a href="../../d5/dc8/struct_f_l_a_s_h___type_def.html#a7919306d0e032a855200420a57f884d7">FLASH_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:259</div></div>
<div class="ttc" id="astruct_u_s_a_r_t___type_def_html_a6d7dcd3972a162627bc3470cbf992ec4"><div class="ttname"><a href="../../dc/d9c/struct_u_s_a_r_t___type_def.html#a6d7dcd3972a162627bc3470cbf992ec4">USART_TypeDef::CR1</a></div><div class="ttdeci">__IO uint32_t CR1</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:531</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa192e935e6b7fc8089fc612477bf3a79"><div class="ttname"><a href="../../d0/dba/group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa192e935e6b7fc8089fc612477bf3a79">EXTI0_1_IRQn</a></div><div class="ttdeci">@ EXTI0_1_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:105</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_ad7271cc1eec9ef16e4ee5401626c0b3b"><div class="ttname"><a href="../../dd/d2a/struct_t_i_m___type_def.html#ad7271cc1eec9ef16e4ee5401626c0b3b">TIM_TypeDef::CCER</a></div><div class="ttdeci">__IO uint32_t CCER</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:497</div></div>
<div class="ttc" id="astruct_i2_c___type_def_html_a95f1607b6254092066a3b6e35146e28a"><div class="ttname"><a href="../../df/d6b/struct_i2_c___type_def.html#a95f1607b6254092066a3b6e35146e28a">I2C_TypeDef::TIMEOUTR</a></div><div class="ttdeci">__IO uint32_t TIMEOUTR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:342</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_a05be375db50e8c9dd24fb3bcf42d7cf1"><div class="ttname"><a href="../../d7/d46/struct_r_c_c___type_def.html#a05be375db50e8c9dd24fb3bcf42d7cf1">RCC_TypeDef::BDCR</a></div><div class="ttdeci">__IO uint32_t BDCR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:406</div></div>
<div class="ttc" id="astruct_d_m_a___type_def_html"><div class="ttname"><a href="../../d5/df6/struct_d_m_a___type_def.html">DMA_TypeDef</a></div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:221</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_acedfc978c879835c05ef1788ad26b2ff"><div class="ttname"><a href="../../dd/d2a/struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">TIM_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:489</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_ad54765af56784498a3ae08686b79a1ff"><div class="ttname"><a href="../../d5/db2/struct_r_t_c___type_def.html#ad54765af56784498a3ae08686b79a1ff">RTC_TypeDef::WPR</a></div><div class="ttdeci">__IO uint32_t WPR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:436</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_def_html_a910885e4d881c3a459dd11640237107f"><div class="ttname"><a href="../../d6/d59/struct_g_p_i_o___type_def.html#a910885e4d881c3a459dd11640237107f">GPIO_TypeDef::OTYPER</a></div><div class="ttdeci">__IO uint32_t OTYPER</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:293</div></div>
<div class="ttc" id="astruct_c_r_c___type_def_html_ad84e8694cd4b5375ee533c2d875c3b5a"><div class="ttname"><a href="../../d9/d06/struct_c_r_c___type_def.html#ad84e8694cd4b5375ee533c2d875c3b5a">CRC_TypeDef::IDR</a></div><div class="ttdeci">__IO uint8_t IDR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:183</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_ab38d345f173abcb914c40d04a06ab468"><div class="ttname"><a href="../../dc/d6f/struct_a_d_c___type_def.html#ab38d345f173abcb914c40d04a06ab468">ADC_TypeDef::TR</a></div><div class="ttdeci">__IO uint32_t TR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:159</div></div>
<div class="ttc" id="astruct_i2_c___type_def_html_a29eb47db03d5ad7e9b399f8895f1768c"><div class="ttname"><a href="../../df/d6b/struct_i2_c___type_def.html#a29eb47db03d5ad7e9b399f8895f1768c">I2C_TypeDef::CR2</a></div><div class="ttdeci">__IO uint32_t CR2</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:335</div></div>
<div class="ttc" id="astruct_s_p_i___type_def_html_a0b5a7f6383eb478bbcc22a36c5e95ae6"><div class="ttname"><a href="../../df/d83/struct_s_p_i___type_def.html#a0b5a7f6383eb478bbcc22a36c5e95ae6">SPI_TypeDef::TXCRCR</a></div><div class="ttdeci">__IO uint32_t TXCRCR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:470</div></div>
<div class="ttc" id="astruct_e_x_t_i___type_def_html_a5c1f538e64ee90918cd158b808f5d4de"><div class="ttname"><a href="../../db/ddd/struct_e_x_t_i___type_def.html#a5c1f538e64ee90918cd158b808f5d4de">EXTI_TypeDef::SWIER</a></div><div class="ttdeci">__IO uint32_t SWIER</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:243</div></div>
<div class="ttc" id="astruct_w_w_d_g___type_def_html_adcd6a7e5d75022e46ce60291f4b8544c"><div class="ttname"><a href="../../d9/d7b/struct_w_w_d_g___type_def.html#adcd6a7e5d75022e46ce60291f4b8544c">WWDG_TypeDef::CFR</a></div><div class="ttdeci">__IO uint32_t CFR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:565</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2"><div class="ttname"><a href="../../d0/dba/group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a></div><div class="ttdeci">@ PendSV_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:96</div></div>
<div class="ttc" id="astruct_c_r_c___type_def_html_a13639f272f5093e184d726ed5a8945a3"><div class="ttname"><a href="../../d9/d06/struct_c_r_c___type_def.html#a13639f272f5093e184d726ed5a8945a3">CRC_TypeDef::INIT</a></div><div class="ttdeci">__IO uint32_t INIT</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:189</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html"><div class="ttname"><a href="../../dd/d2a/struct_t_i_m___type_def.html">TIM_TypeDef</a></div><div class="ttdoc">TIM.</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:479</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_aaeb1a6623bedc6fc8a2b48bbfd82bbb8"><div class="ttname"><a href="../../dc/d6f/struct_a_d_c___type_def.html#aaeb1a6623bedc6fc8a2b48bbfd82bbb8">ADC_TypeDef::CFGR1</a></div><div class="ttdeci">__IO uint32_t CFGR1</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:149</div></div>
<div class="ttc" id="astruct_u_s_a_r_t___type_def_html_ab6d6dd2af5463e9e3df458557e09f6cf"><div class="ttname"><a href="../../dc/d9c/struct_u_s_a_r_t___type_def.html#ab6d6dd2af5463e9e3df458557e09f6cf">USART_TypeDef::ICR</a></div><div class="ttdeci">__IO uint32_t ICR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:547</div></div>
<div class="ttc" id="astruct_p_w_r___type_def_html"><div class="ttname"><a href="../../d4/de6/struct_p_w_r___type_def.html">PWR_TypeDef</a></div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:374</div></div>
<div class="ttc" id="astruct_i_w_d_g___type_def_html_a63089aaa5f4ad34ee2677ebcdee49cd9"><div class="ttname"><a href="../../d4/da9/struct_i_w_d_g___type_def.html#a63089aaa5f4ad34ee2677ebcdee49cd9">IWDG_TypeDef::KR</a></div><div class="ttdeci">__IO uint32_t KR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:362</div></div>
<div class="ttc" id="astruct_i2_c___type_def_html_a790a1957ec69244915a9637f7d925cf7"><div class="ttname"><a href="../../df/d6b/struct_i2_c___type_def.html#a790a1957ec69244915a9637f7d925cf7">I2C_TypeDef::ICR</a></div><div class="ttdeci">__IO uint32_t ICR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:347</div></div>
<div class="ttc" id="astruct_a_d_c___common___type_def_html_aee6d4af7571a1bad2fec9e7b53733277"><div class="ttname"><a href="../../d3/d75/struct_a_d_c___common___type_def.html#aee6d4af7571a1bad2fec9e7b53733277">ADC_Common_TypeDef::CCR</a></div><div class="ttdeci">__IO uint32_t CCR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:172</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a22a33c78ca5bec0e3e8559164a82b8ef"><div class="ttname"><a href="../../dd/d2a/struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">TIM_TypeDef::DIER</a></div><div class="ttdeci">__IO uint32_t DIER</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:487</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ad1f8257995120fd90b0d4c177a02de5f"><div class="ttname"><a href="../../d0/dba/group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad1f8257995120fd90b0d4c177a02de5f">TIM14_IRQn</a></div><div class="ttdeci">@ TIM14_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:118</div></div>
<div class="ttc" id="astruct_i2_c___type_def_html_ad243ba45c86b31cb271ccfc09c920628"><div class="ttname"><a href="../../df/d6b/struct_i2_c___type_def.html#ad243ba45c86b31cb271ccfc09c920628">I2C_TypeDef::TXDR</a></div><div class="ttdeci">__IO uint32_t TXDR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:352</div></div>
<div class="ttc" id="astruct_o_b___type_def_html_acee93898f092604a871e52d64560e7a9"><div class="ttname"><a href="../../da/db2/struct_o_b___type_def.html#acee93898f092604a871e52d64560e7a9">OB_TypeDef::WRP0</a></div><div class="ttdeci">__IO uint16_t WRP0</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:281</div></div>
<div class="ttc" id="astruct_s_p_i___type_def_html_a4a1547c0ed26f31108910c35d2876b83"><div class="ttname"><a href="../../df/d83/struct_s_p_i___type_def.html#a4a1547c0ed26f31108910c35d2876b83">SPI_TypeDef::I2SCFGR</a></div><div class="ttdeci">__IO uint32_t I2SCFGR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:472</div></div>
<div class="ttc" id="astruct_c_r_c___type_def_html_a4dd260a7d589d62975619a42f9a6abe4"><div class="ttname"><a href="../../d9/d06/struct_c_r_c___type_def.html#a4dd260a7d589d62975619a42f9a6abe4">CRC_TypeDef::RESERVED2</a></div><div class="ttdeci">uint32_t RESERVED2</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:188</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a30aca300e6a05f1afa16406770c0dd52"><div class="ttname"><a href="../../dc/d6f/struct_a_d_c___type_def.html#a30aca300e6a05f1afa16406770c0dd52">ADC_TypeDef::RESERVED2</a></div><div class="ttdeci">uint32_t RESERVED2</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:157</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a8750eae683cb3d382476dc7cdcd92b96"><div class="ttname"><a href="../../d5/db2/struct_r_t_c___type_def.html#a8750eae683cb3d382476dc7cdcd92b96">RTC_TypeDef::DR</a></div><div class="ttdeci">__IO uint32_t DR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:426</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9"><div class="ttname"><a href="../../d0/dba/group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a></div><div class="ttdeci">@ TIM1_CC_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:116</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab"><div class="ttname"><a href="../../d0/dba/group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a></div><div class="ttdeci">@ FLASH_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:103</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_acb0e8a4efa46dac4a2fb1aa3d45924fd"><div class="ttname"><a href="../../dd/d2a/struct_t_i_m___type_def.html#acb0e8a4efa46dac4a2fb1aa3d45924fd">TIM_TypeDef::OR</a></div><div class="ttdeci">__IO uint32_t OR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:521</div></div>
<div class="ttc" id="astruct_i2_c___type_def_html"><div class="ttname"><a href="../../df/d6b/struct_i2_c___type_def.html">I2C_TypeDef</a></div><div class="ttdoc">Inter-integrated Circuit Interface.</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:332</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a761d5a0c208032613dad3fcc674907b7"><div class="ttname"><a href="../../d5/db2/struct_r_t_c___type_def.html#a761d5a0c208032613dad3fcc674907b7">RTC_TypeDef::RESERVED1</a></div><div class="ttdeci">uint32_t RESERVED1</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:431</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aec19518b6dd2358a8b78c2aa29e5d462"><div class="ttname"><a href="../../d0/dba/group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aec19518b6dd2358a8b78c2aa29e5d462">EXTI4_15_IRQn</a></div><div class="ttdeci">@ EXTI4_15_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:107</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___type_def_html_ac1889c0e17d868ab991f267ceb9dbb4b"><div class="ttname"><a href="../../d5/dc8/struct_f_l_a_s_h___type_def.html#ac1889c0e17d868ab991f267ceb9dbb4b">FLASH_TypeDef::WRPR</a></div><div class="ttdeci">__IO uint32_t WRPR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:264</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_abaebc9204bbc1708356435a5a01e70eb"><div class="ttname"><a href="../../d7/d46/struct_r_c_c___type_def.html#abaebc9204bbc1708356435a5a01e70eb">RCC_TypeDef::AHBENR</a></div><div class="ttdeci">__IO uint32_t AHBENR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:398</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_a0721b1b729c313211126709559fad371"><div class="ttname"><a href="../../d7/d46/struct_r_c_c___type_def.html#a0721b1b729c313211126709559fad371">RCC_TypeDef::CFGR</a></div><div class="ttdeci">__IO uint32_t CFGR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:390</div></div>
<div class="ttc" id="astruct_d_b_g_m_c_u___type_def_html_a15981828f2b915d38570cf6684e99a53"><div class="ttname"><a href="../../da/d4e/struct_d_b_g_m_c_u___type_def.html#a15981828f2b915d38570cf6684e99a53">DBGMCU_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:201</div></div>
<div class="ttc" id="astruct_u_s_a_r_t___type_def_html_a6d78680272a465db0ee43eba4e9c54f3"><div class="ttname"><a href="../../dc/d9c/struct_u_s_a_r_t___type_def.html#a6d78680272a465db0ee43eba4e9c54f3">USART_TypeDef::RESERVED1</a></div><div class="ttdeci">uint16_t RESERVED1</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:551</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_a4491ab20a44b70bf7abd247791676a59"><div class="ttname"><a href="../../d7/d46/struct_r_c_c___type_def.html#a4491ab20a44b70bf7abd247791676a59">RCC_TypeDef::APB2RSTR</a></div><div class="ttdeci">__IO uint32_t APB2RSTR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:394</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a9dafc8b03e8497203a8bb395db865328"><div class="ttname"><a href="../../dd/d2a/struct_t_i_m___type_def.html#a9dafc8b03e8497203a8bb395db865328">TIM_TypeDef::CR1</a></div><div class="ttdeci">__IO uint32_t CR1</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:481</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html"><div class="ttname"><a href="../../dc/d6f/struct_a_d_c___type_def.html">ADC_TypeDef</a></div><div class="ttdoc">Analog to Digital Converter.</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:142</div></div>
<div class="ttc" id="astruct_e_x_t_i___type_def_html_a9c5bff67bf9499933959df7eb91a1bd6"><div class="ttname"><a href="../../db/ddd/struct_e_x_t_i___type_def.html#a9c5bff67bf9499933959df7eb91a1bd6">EXTI_TypeDef::EMR</a></div><div class="ttdeci">__IO uint32_t EMR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:237</div></div>
<div class="ttc" id="astruct_s_y_s_c_f_g___type_def_html_a5e0e229c223361eee4278d585787ace1"><div class="ttname"><a href="../../d4/dd3/struct_s_y_s_c_f_g___type_def.html#a5e0e229c223361eee4278d585787ace1">SYSCFG_TypeDef::CFGR1</a></div><div class="ttdeci">__IO uint32_t CFGR1</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:319</div></div>
<div class="ttc" id="astruct_i2_c___type_def_html_ae8269169fcbdc2ecb580208d99c2f89f"><div class="ttname"><a href="../../df/d6b/struct_i2_c___type_def.html#ae8269169fcbdc2ecb580208d99c2f89f">I2C_TypeDef::OAR1</a></div><div class="ttdeci">__IO uint32_t OAR1</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:336</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_a46a098b026c5e85770e7a7f05a35d49c"><div class="ttname"><a href="../../d7/d46/struct_r_c_c___type_def.html#a46a098b026c5e85770e7a7f05a35d49c">RCC_TypeDef::AHBRSTR</a></div><div class="ttdeci">__IO uint32_t AHBRSTR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:410</div></div>
<div class="ttc" id="astruct_u_s_a_r_t___type_def_html_add7a9e13a3281f6bea133b3693ce68f8"><div class="ttname"><a href="../../dc/d9c/struct_u_s_a_r_t___type_def.html#add7a9e13a3281f6bea133b3693ce68f8">USART_TypeDef::RQR</a></div><div class="ttdeci">__IO uint32_t RQR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:543</div></div>
<div class="ttc" id="astruct_o_b___type_def_html_ad9f9ae594003c39cc27f147e29a130bb"><div class="ttname"><a href="../../da/db2/struct_o_b___type_def.html#ad9f9ae594003c39cc27f147e29a130bb">OB_TypeDef::RDP</a></div><div class="ttdeci">__IO uint16_t RDP</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:273</div></div>
<div class="ttc" id="astruct_e_x_t_i___type_def_html_a133294b87dbe6a01e8d9584338abc39a"><div class="ttname"><a href="../../db/ddd/struct_e_x_t_i___type_def.html#a133294b87dbe6a01e8d9584338abc39a">EXTI_TypeDef::PR</a></div><div class="ttdeci">__IO uint32_t PR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:245</div></div>
<div class="ttc" id="astruct_u_s_a_r_t___type_def_html_a010c9ef83a8236947a3bfaab1ed29df4"><div class="ttname"><a href="../../dc/d9c/struct_u_s_a_r_t___type_def.html#a010c9ef83a8236947a3bfaab1ed29df4">USART_TypeDef::TDR</a></div><div class="ttdeci">__IO uint16_t TDR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:552</div></div>
<div class="ttc" id="astruct_d_m_a___type_def_html_a30576220ca1968e61666d92092e8911e"><div class="ttname"><a href="../../d5/df6/struct_d_m_a___type_def.html#a30576220ca1968e61666d92092e8911e">DMA_TypeDef::IFCR</a></div><div class="ttdeci">__IO uint32_t IFCR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:225</div></div>
<div class="ttc" id="astruct_s_p_i___type_def_html_a6ecd5cb63b85c381bd67dc90dd4f573a"><div class="ttname"><a href="../../df/d83/struct_s_p_i___type_def.html#a6ecd5cb63b85c381bd67dc90dd4f573a">SPI_TypeDef::CR1</a></div><div class="ttdeci">__IO uint32_t CR1</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:461</div></div>
<div class="ttc" id="astruct_i_w_d_g___type_def_html_a88aff7f1de0043ecf1667bd40b8c99d1"><div class="ttname"><a href="../../d4/da9/struct_i_w_d_g___type_def.html#a88aff7f1de0043ecf1667bd40b8c99d1">IWDG_TypeDef::WINR</a></div><div class="ttdeci">__IO uint32_t WINR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:367</div></div>
<div class="ttc" id="astruct_c_r_c___type_def_html_a8b205c6e25b1808ac016db2356b3021d"><div class="ttname"><a href="../../d9/d06/struct_c_r_c___type_def.html#a8b205c6e25b1808ac016db2356b3021d">CRC_TypeDef::RESERVED1</a></div><div class="ttdeci">uint16_t RESERVED1</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:186</div></div>
<div class="ttc" id="astruct_d_m_a___channel___type_def_html_aa4938d438293f76ff6d9a262715c23eb"><div class="ttname"><a href="../../db/da7/struct_d_m_a___channel___type_def.html#aa4938d438293f76ff6d9a262715c23eb">DMA_Channel_TypeDef::CCR</a></div><div class="ttdeci">__IO uint32_t CCR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:215</div></div>
<div class="ttc" id="astruct_o_b___type_def_html_a9d0ecac15ecb41775abcc16aa3c6c7d5"><div class="ttname"><a href="../../da/db2/struct_o_b___type_def.html#a9d0ecac15ecb41775abcc16aa3c6c7d5">OB_TypeDef::DATA0</a></div><div class="ttdeci">__IO uint16_t DATA0</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:277</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f"><div class="ttname"><a href="../../d0/dba/group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f">DMA1_Channel1_IRQn</a></div><div class="ttdeci">@ DMA1_Channel1_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:108</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_def_html_a6fb78f4a978a36032cdeac93ac3c9c8b"><div class="ttname"><a href="../../d6/d59/struct_g_p_i_o___type_def.html#a6fb78f4a978a36032cdeac93ac3c9c8b">GPIO_TypeDef::ODR</a></div><div class="ttdeci">__IO uint32_t ODR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:301</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a4d1171e9a61538424b8ef1f2571986d0"><div class="ttname"><a href="../../dd/d2a/struct_t_i_m___type_def.html#a4d1171e9a61538424b8ef1f2571986d0">TIM_TypeDef::CCR2</a></div><div class="ttdeci">__IO uint32_t CCR2</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:509</div></div>
<div class="ttc" id="astruct_d_b_g_m_c_u___type_def_html_aac341c7e09cd5224327eeb7d9f122bed"><div class="ttname"><a href="../../da/d4e/struct_d_b_g_m_c_u___type_def.html#aac341c7e09cd5224327eeb7d9f122bed">DBGMCU_TypeDef::APB1FZ</a></div><div class="ttdeci">__IO uint32_t APB1FZ</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:203</div></div>
<div class="ttc" id="astruct_s_p_i___type_def_html_a60f1f0e77c52e89cfd738999bee5c9d0"><div class="ttname"><a href="../../df/d83/struct_s_p_i___type_def.html#a60f1f0e77c52e89cfd738999bee5c9d0">SPI_TypeDef::RXCRCR</a></div><div class="ttdeci">__IO uint32_t RXCRCR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:468</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_ad03c852f58077a11e75f8af42fa6d921"><div class="ttname"><a href="../../dd/d2a/struct_t_i_m___type_def.html#ad03c852f58077a11e75f8af42fa6d921">TIM_TypeDef::PSC</a></div><div class="ttdeci">__IO uint32_t PSC</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:501</div></div>
<div class="ttc" id="astruct_d_b_g_m_c_u___type_def_html_a011f892d86367dbe786964b14bc515a6"><div class="ttname"><a href="../../da/d4e/struct_d_b_g_m_c_u___type_def.html#a011f892d86367dbe786964b14bc515a6">DBGMCU_TypeDef::APB2FZ</a></div><div class="ttdeci">__IO uint32_t APB2FZ</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:205</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8affb53ebc9ffb3bdec7cb44ab642d32cb"><div class="ttname"><a href="../../d0/dba/group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8affb53ebc9ffb3bdec7cb44ab642d32cb">TIM16_IRQn</a></div><div class="ttdeci">@ TIM16_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:119</div></div>
<div class="ttc" id="astruct_s_y_s_c_f_g___type_def_html"><div class="ttname"><a href="../../d4/dd3/struct_s_y_s_c_f_g___type_def.html">SYSCFG_TypeDef</a></div><div class="ttdoc">SysTem Configuration.</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:317</div></div>
<div class="ttc" id="astruct_d_b_g_m_c_u___type_def_html_a0cc3561c124d06bb57dfa855e43ed99f"><div class="ttname"><a href="../../da/d4e/struct_d_b_g_m_c_u___type_def.html#a0cc3561c124d06bb57dfa855e43ed99f">DBGMCU_TypeDef::IDCODE</a></div><div class="ttdeci">__IO uint32_t IDCODE</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:200</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_ab8970cf003966d22733fd660df6e74d7"><div class="ttname"><a href="../../d5/db2/struct_r_t_c___type_def.html#ab8970cf003966d22733fd660df6e74d7">RTC_TypeDef::RESERVED3</a></div><div class="ttdeci">uint32_t RESERVED3</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:434</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a5f43a11e0873212f598e41db5f2dcf6a"><div class="ttname"><a href="../../d5/db2/struct_r_t_c___type_def.html#a5f43a11e0873212f598e41db5f2dcf6a">RTC_TypeDef::PRER</a></div><div class="ttdeci">__IO uint32_t PRER</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:430</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab"><div class="ttname"><a href="../../d0/dba/group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a></div><div class="ttdeci">@ USART1_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:123</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a5a7b104d80b48b5708b50cdc487d6a78"><div class="ttname"><a href="../../d5/db2/struct_r_t_c___type_def.html#a5a7b104d80b48b5708b50cdc487d6a78">RTC_TypeDef::ISR</a></div><div class="ttdeci">__IO uint32_t ISR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:428</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a84114accead82bd11a0e12a429cdfed9"><div class="ttname"><a href="../../dc/d6f/struct_a_d_c___type_def.html#a84114accead82bd11a0e12a429cdfed9">ADC_TypeDef::DR</a></div><div class="ttdeci">__IO uint32_t DR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:166</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a78d24b9deed83e90a2ff96c95ba94934"><div class="ttname"><a href="../../dc/d6f/struct_a_d_c___type_def.html#a78d24b9deed83e90a2ff96c95ba94934">ADC_TypeDef::IER</a></div><div class="ttdeci">__IO uint32_t IER</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:146</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a6fdd2a7fb88d28670b472aaac0d9d262"><div class="ttname"><a href="../../dd/d2a/struct_t_i_m___type_def.html#a6fdd2a7fb88d28670b472aaac0d9d262">TIM_TypeDef::CNT</a></div><div class="ttdeci">__IO uint32_t CNT</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:499</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a67d30593bcb68b98186ebe5bc8dc34b1"><div class="ttname"><a href="../../dd/d2a/struct_t_i_m___type_def.html#a67d30593bcb68b98186ebe5bc8dc34b1">TIM_TypeDef::SMCR</a></div><div class="ttdeci">__IO uint32_t SMCR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:485</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___type_def_html_a793cd13a4636c9785fdb99316f7fd7ab"><div class="ttname"><a href="../../d5/dc8/struct_f_l_a_s_h___type_def.html#a793cd13a4636c9785fdb99316f7fd7ab">FLASH_TypeDef::OPTKEYR</a></div><div class="ttdeci">__IO uint32_t OPTKEYR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:256</div></div>
<div class="ttc" id="astruct_d_m_a___channel___type_def_html"><div class="ttname"><a href="../../db/da7/struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a></div><div class="ttdoc">DMA Controller.</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:213</div></div>
<div class="ttc" id="astruct_s_p_i___type_def_html_a33f3dd6a505d06fe6c466b63be451891"><div class="ttname"><a href="../../df/d83/struct_s_p_i___type_def.html#a33f3dd6a505d06fe6c466b63be451891">SPI_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:464</div></div>
<div class="ttc" id="astruct_i_w_d_g___type_def_html_a9bbfbe921f2acfaf58251849bd0a511c"><div class="ttname"><a href="../../d4/da9/struct_i_w_d_g___type_def.html#a9bbfbe921f2acfaf58251849bd0a511c">IWDG_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:365</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_def_html_a44ada3bfbe891e2efc1e06bda4c8014e"><div class="ttname"><a href="../../d6/d59/struct_g_p_i_o___type_def.html#a44ada3bfbe891e2efc1e06bda4c8014e">GPIO_TypeDef::PUPDR</a></div><div class="ttdeci">__IO uint32_t PUPDR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:297</div></div>
<div class="ttc" id="astruct_d_m_a___channel___type_def_html_a7a9886b5f9e0edaf5ced3d1870b33ad7"><div class="ttname"><a href="../../db/da7/struct_d_m_a___channel___type_def.html#a7a9886b5f9e0edaf5ced3d1870b33ad7">DMA_Channel_TypeDef::CMAR</a></div><div class="ttdeci">__IO uint32_t CMAR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:218</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_aefbd38be87117d1fced289bf9c534414"><div class="ttname"><a href="../../d5/db2/struct_r_t_c___type_def.html#aefbd38be87117d1fced289bf9c534414">RTC_TypeDef::SSR</a></div><div class="ttdeci">__IO uint32_t SSR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:437</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ac482c79ad1cc214f715cb3fcbf0ba09c"><div class="ttname"><a href="../../d0/dba/group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac482c79ad1cc214f715cb3fcbf0ba09c">DMA1_Channel4_5_IRQn</a></div><div class="ttdeci">@ DMA1_Channel4_5_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:111</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_ac83441bfb8d0287080dcbd945a272a74"><div class="ttname"><a href="../../dd/d2a/struct_t_i_m___type_def.html#ac83441bfb8d0287080dcbd945a272a74">TIM_TypeDef::CCR3</a></div><div class="ttdeci">__IO uint32_t CCR3</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:511</div></div>
<div class="ttc" id="astruct_i2_c___type_def_html_a43d30d8efd8e4606663c7cb8d2565e12"><div class="ttname"><a href="../../df/d6b/struct_i2_c___type_def.html#a43d30d8efd8e4606663c7cb8d2565e12">I2C_TypeDef::RXDR</a></div><div class="ttdeci">__IO uint32_t RXDR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:350</div></div>
<div class="ttc" id="astruct_s_p_i___type_def_html_a38cb89a872e456e6ecd29b6c71d85600"><div class="ttname"><a href="../../df/d83/struct_s_p_i___type_def.html#a38cb89a872e456e6ecd29b6c71d85600">SPI_TypeDef::CR2</a></div><div class="ttdeci">__IO uint32_t CR2</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:463</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html"><div class="ttname"><a href="../../d7/d46/struct_r_c_c___type_def.html">RCC_TypeDef</a></div><div class="ttdoc">Reset and Clock Control.</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:386</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_def_html"><div class="ttname"><a href="../../d6/d59/struct_g_p_i_o___type_def.html">GPIO_TypeDef</a></div><div class="ttdoc">General Purpose I/O.</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:289</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_a619b4c22f630a269dfd0c331f90f6868"><div class="ttname"><a href="../../d7/d46/struct_r_c_c___type_def.html#a619b4c22f630a269dfd0c331f90f6868">RCC_TypeDef::APB2ENR</a></div><div class="ttdeci">__IO uint32_t APB2ENR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:400</div></div>
<div class="ttc" id="astruct_c_r_c___type_def_html_a60ff6a18482524b312d36e77cb17e213"><div class="ttname"><a href="../../d9/d06/struct_c_r_c___type_def.html#a60ff6a18482524b312d36e77cb17e213">CRC_TypeDef::RESERVED3</a></div><div class="ttdeci">__IO uint32_t RESERVED3</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:191</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___type_def_html_a32e5cc660e711dc5424f827e2d4efd88"><div class="ttname"><a href="../../d5/dc8/struct_f_l_a_s_h___type_def.html#a32e5cc660e711dc5424f827e2d4efd88">FLASH_TypeDef::RESERVED</a></div><div class="ttdeci">__IO uint32_t RESERVED</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:261</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a498ecce9715c916dd09134fddd0072c0"><div class="ttname"><a href="../../d5/db2/struct_r_t_c___type_def.html#a498ecce9715c916dd09134fddd0072c0">RTC_TypeDef::TAFCR</a></div><div class="ttdeci">__IO uint32_t TAFCR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:449</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa9d5577443e46249121f0d7e2ad50e71"><div class="ttname"><a href="../../d0/dba/group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa9d5577443e46249121f0d7e2ad50e71">DMA1_Channel2_3_IRQn</a></div><div class="ttdeci">@ DMA1_Channel2_3_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:109</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_abcb9ff48b9afb990283fefad0554b5b3"><div class="ttname"><a href="../../d7/d46/struct_r_c_c___type_def.html#abcb9ff48b9afb990283fefad0554b5b3">RCC_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:389</div></div>
<div class="ttc" id="astruct_e_x_t_i___type_def_html_a17d061db586d4a5aa646b68495a8e6a4"><div class="ttname"><a href="../../db/ddd/struct_e_x_t_i___type_def.html#a17d061db586d4a5aa646b68495a8e6a4">EXTI_TypeDef::IMR</a></div><div class="ttdeci">__IO uint32_t IMR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:235</div></div>
<div class="ttc" id="astruct_e_x_t_i___type_def_html"><div class="ttname"><a href="../../db/ddd/struct_e_x_t_i___type_def.html">EXTI_TypeDef</a></div><div class="ttdoc">External Interrupt/Event Controller.</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:233</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30"><div class="ttname"><a href="../../d0/dba/group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a></div><div class="ttdeci">@ NonMaskableInt_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:93</div></div>
<div class="ttc" id="astruct_s_p_i___type_def_html_a609d2a279b1927846a991deb9d0dc0b0"><div class="ttname"><a href="../../df/d83/struct_s_p_i___type_def.html#a609d2a279b1927846a991deb9d0dc0b0">SPI_TypeDef::CRCPR</a></div><div class="ttdeci">__IO uint32_t CRCPR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:466</div></div>
<div class="ttc" id="astruct_e_x_t_i___type_def_html_ac019d211d8c880b327a1b90a06cc0675"><div class="ttname"><a href="../../db/ddd/struct_e_x_t_i___type_def.html#ac019d211d8c880b327a1b90a06cc0675">EXTI_TypeDef::RTSR</a></div><div class="ttdeci">__IO uint32_t RTSR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:239</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_ad4ffd02fea1594fdd917132e217e466a"><div class="ttname"><a href="../../dc/d6f/struct_a_d_c___type_def.html#ad4ffd02fea1594fdd917132e217e466a">ADC_TypeDef::RESERVED3</a></div><div class="ttdeci">uint32_t RESERVED3</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:161</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html"><div class="ttname"><a href="../../d5/db2/struct_r_t_c___type_def.html">RTC_TypeDef</a></div><div class="ttdoc">Real-Time Clock.</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:423</div></div>
<div class="ttc" id="astruct_s_p_i___type_def_html_a02ef206dd5bb270e1f17fedd71284422"><div class="ttname"><a href="../../df/d83/struct_s_p_i___type_def.html#a02ef206dd5bb270e1f17fedd71284422">SPI_TypeDef::DR</a></div><div class="ttdeci">__IO uint32_t DR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:465</div></div>
<div class="ttc" id="astruct_u_s_a_r_t___type_def_html_ab38dd649c7ec25ed70fe49791d45668d"><div class="ttname"><a href="../../dc/d9c/struct_u_s_a_r_t___type_def.html#ab38dd649c7ec25ed70fe49791d45668d">USART_TypeDef::RDR</a></div><div class="ttdeci">__IO uint16_t RDR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:549</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a6a42766a6ca3c7fe10a810ebd6b9d627"><div class="ttname"><a href="../../dd/d2a/struct_t_i_m___type_def.html#a6a42766a6ca3c7fe10a810ebd6b9d627">TIM_TypeDef::ARR</a></div><div class="ttdeci">__IO uint32_t ARR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:503</div></div>
<div class="ttc" id="astruct_u_s_a_r_t___type_def_html_a5732c379e1ce532552e80392db4eabf8"><div class="ttname"><a href="../../dc/d9c/struct_u_s_a_r_t___type_def.html#a5732c379e1ce532552e80392db4eabf8">USART_TypeDef::RTOR</a></div><div class="ttdeci">__IO uint32_t RTOR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:541</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a78602dc46ee54b2c1f3e6f0ef8f59e5f"><div class="ttname"><a href="../../d0/dba/group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a78602dc46ee54b2c1f3e6f0ef8f59e5f">EXTI2_3_IRQn</a></div><div class="ttdeci">@ EXTI2_3_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:106</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___type_def_html_a24dece1e3b3185456afe34c3dc6add2e"><div class="ttname"><a href="../../d5/dc8/struct_f_l_a_s_h___type_def.html#a24dece1e3b3185456afe34c3dc6add2e">FLASH_TypeDef::OBR</a></div><div class="ttdeci">__IO uint32_t OBR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:262</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8"><div class="ttname"><a href="../../d0/dba/group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a></div><div class="ttdeci">@ TIM3_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:117</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52"><div class="ttname"><a href="../../d0/dba/group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a></div><div class="ttdeci">@ WWDG_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:101</div></div>
<div class="ttc" id="astruct_i2_c___type_def_html_a73988a218be320999c74a641b3d6e3c1"><div class="ttname"><a href="../../df/d6b/struct_i2_c___type_def.html#a73988a218be320999c74a641b3d6e3c1">I2C_TypeDef::OAR2</a></div><div class="ttdeci">__IO uint32_t OAR2</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:338</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___type_def_html_a802e9a26a89b44decd2d32d97f729dd3"><div class="ttname"><a href="../../d5/dc8/struct_f_l_a_s_h___type_def.html#a802e9a26a89b44decd2d32d97f729dd3">FLASH_TypeDef::KEYR</a></div><div class="ttdeci">__IO uint32_t KEYR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:255</div></div>
<div class="ttc" id="astruct_o_b___type_def_html"><div class="ttname"><a href="../../da/db2/struct_o_b___type_def.html">OB_TypeDef</a></div><div class="ttdoc">Option Bytes Registers.</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:271</div></div>
<div class="ttc" id="asystem__stm32f0xx_8h_html"><div class="ttname"><a href="../../d4/dab/system__stm32f0xx_8h.html">system_stm32f0xx.h</a></div><div class="ttdoc">CMSIS Cortex-M0 Device System Source File for STM32F0xx devices.</div></div>
<div class="ttc" id="astruct_i2_c___type_def_html_a91782f7b81475b0e3c3779273abd26aa"><div class="ttname"><a href="../../df/d6b/struct_i2_c___type_def.html#a91782f7b81475b0e3c3779273abd26aa">I2C_TypeDef::CR1</a></div><div class="ttdeci">__IO uint32_t CR1</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:334</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a6b1ae85138ed91686bf63699c61ef835"><div class="ttname"><a href="../../dd/d2a/struct_t_i_m___type_def.html#a6b1ae85138ed91686bf63699c61ef835">TIM_TypeDef::CR2</a></div><div class="ttdeci">__IO uint32_t CR2</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:483</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85"><div class="ttname"><a href="../../d0/dba/group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a></div><div class="ttdeci">@ HardFault_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:94</div></div>
<div class="ttc" id="astruct_u_s_a_r_t___type_def_html_aa7ede2de6204c3fc4bd9fb328801c99a"><div class="ttname"><a href="../../dc/d9c/struct_u_s_a_r_t___type_def.html#aa7ede2de6204c3fc4bd9fb328801c99a">USART_TypeDef::CR2</a></div><div class="ttdeci">__IO uint32_t CR2</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:533</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a1e8b4b987496ee1c0c6f16b0a94ea1a1"><div class="ttname"><a href="../../d5/db2/struct_r_t_c___type_def.html#a1e8b4b987496ee1c0c6f16b0a94ea1a1">RTC_TypeDef::TSSSR</a></div><div class="ttdeci">__IO uint32_t TSSSR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:444</div></div>
<div class="ttc" id="astruct_u_s_a_r_t___type_def_html_af2991da9a4e1539530cd6b7b327199cc"><div class="ttname"><a href="../../dc/d9c/struct_u_s_a_r_t___type_def.html#af2991da9a4e1539530cd6b7b327199cc">USART_TypeDef::CR3</a></div><div class="ttdeci">__IO uint32_t CR3</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:535</div></div>
<div class="ttc" id="astruct_u_s_a_r_t___type_def_html_a79ce09e9fbedb2d169b3a584ed003b02"><div class="ttname"><a href="../../dc/d9c/struct_u_s_a_r_t___type_def.html#a79ce09e9fbedb2d169b3a584ed003b02">USART_TypeDef::ISR</a></div><div class="ttdeci">__IO uint32_t ISR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:545</div></div>
<div class="ttc" id="astruct_p_w_r___type_def_html_ae17097e69c88b6c00033d6fb84a8182b"><div class="ttname"><a href="../../d4/de6/struct_p_w_r___type_def.html#ae17097e69c88b6c00033d6fb84a8182b">PWR_TypeDef::CSR</a></div><div class="ttdeci">__IO uint32_t CSR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:378</div></div>
<div class="ttc" id="astruct_u_s_a_r_t___type_def_html_a6ef06ba9d8dc2dc2a0855766369fa7c9"><div class="ttname"><a href="../../dc/d9c/struct_u_s_a_r_t___type_def.html#a6ef06ba9d8dc2dc2a0855766369fa7c9">USART_TypeDef::BRR</a></div><div class="ttdeci">__IO uint32_t BRR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:537</div></div>
<div class="ttc" id="astruct_s_p_i___type_def_html"><div class="ttname"><a href="../../df/d83/struct_s_p_i___type_def.html">SPI_TypeDef</a></div><div class="ttdoc">Serial Peripheral Interface.</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:459</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_a7e913b8bf59d4351e1f3d19387bd05b9"><div class="ttname"><a href="../../d7/d46/struct_r_c_c___type_def.html#a7e913b8bf59d4351e1f3d19387bd05b9">RCC_TypeDef::CSR</a></div><div class="ttdeci">__IO uint32_t CSR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:408</div></div>
<div class="ttc" id="astruct_o_b___type_def_html_a840239840161c9e2818461b2b0e14688"><div class="ttname"><a href="../../da/db2/struct_o_b___type_def.html#a840239840161c9e2818461b2b0e14688">OB_TypeDef::DATA1</a></div><div class="ttdeci">__IO uint16_t DATA1</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:279</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a6082856c9191f5003b6163c0d3afcaff"><div class="ttname"><a href="../../d5/db2/struct_r_t_c___type_def.html#a6082856c9191f5003b6163c0d3afcaff">RTC_TypeDef::SHIFTR</a></div><div class="ttdeci">__IO uint32_t SHIFTR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:439</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7"><div class="ttname"><a href="../../d0/dba/group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a></div><div class="ttdeci">@ SysTick_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:97</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_aea66ea813830c2f3ff207464794397a4"><div class="ttname"><a href="../../d5/db2/struct_r_t_c___type_def.html#aea66ea813830c2f3ff207464794397a4">RTC_TypeDef::CALR</a></div><div class="ttdeci">__IO uint32_t CALR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:447</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a0dd9c06729a5eb6179c6d0d60faca7ed"><div class="ttname"><a href="../../dd/d2a/struct_t_i_m___type_def.html#a0dd9c06729a5eb6179c6d0d60faca7ed">TIM_TypeDef::CCR1</a></div><div class="ttdeci">__IO uint32_t CCR1</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:507</div></div>
<div class="ttc" id="astruct_i2_c___type_def_html_a92514ade6721d7c8e35d95c5b5810852"><div class="ttname"><a href="../../df/d6b/struct_i2_c___type_def.html#a92514ade6721d7c8e35d95c5b5810852">I2C_TypeDef::TIMINGR</a></div><div class="ttdeci">__IO uint32_t TIMINGR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:340</div></div>
<div class="ttc" id="astruct_d_m_a___channel___type_def_html_af1c675e412fb96e38b6b4630b88c5676"><div class="ttname"><a href="../../db/da7/struct_d_m_a___channel___type_def.html#af1c675e412fb96e38b6b4630b88c5676">DMA_Channel_TypeDef::CNDTR</a></div><div class="ttdeci">__IO uint32_t CNDTR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:216</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_def_html_a0d233d720f18ae2050f9131fa6faf7c6"><div class="ttname"><a href="../../d6/d59/struct_g_p_i_o___type_def.html#a0d233d720f18ae2050f9131fa6faf7c6">GPIO_TypeDef::OSPEEDR</a></div><div class="ttdeci">__IO uint32_t OSPEEDR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:295</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_def_html_aab918bfbfae459789db1fd0b220c7f21"><div class="ttname"><a href="../../d6/d59/struct_g_p_i_o___type_def.html#aab918bfbfae459789db1fd0b220c7f21">GPIO_TypeDef::BRR</a></div><div class="ttdeci">__IO uint32_t BRR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:309</div></div>
<div class="ttc" id="astruct_w_w_d_g___type_def_html"><div class="ttname"><a href="../../d9/d7b/struct_w_w_d_g___type_def.html">WWDG_TypeDef</a></div><div class="ttdoc">Window WATCHDOG.</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:560</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_ad7e54d5c5a4b9fd1e26aca85b1e36c7f"><div class="ttname"><a href="../../d5/db2/struct_r_t_c___type_def.html#ad7e54d5c5a4b9fd1e26aca85b1e36c7f">RTC_TypeDef::ALRMAR</a></div><div class="ttdeci">__IO uint32_t ALRMAR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:433</div></div>
<div class="ttc" id="astruct_d_m_a___type_def_html_aa341a859df2f59bf6c0f7a000ab8734b"><div class="ttname"><a href="../../d5/df6/struct_d_m_a___type_def.html#aa341a859df2f59bf6c0f7a000ab8734b">DMA_TypeDef::ISR</a></div><div class="ttdeci">__IO uint32_t ISR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:223</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a6126350919b341bfb13c0b24b30dc22a"><div class="ttname"><a href="../../dc/d6f/struct_a_d_c___type_def.html#a6126350919b341bfb13c0b24b30dc22a">ADC_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:148</div></div>
<div class="ttc" id="astruct_u_s_a_r_t___type_def_html"><div class="ttname"><a href="../../dc/d9c/struct_u_s_a_r_t___type_def.html">USART_TypeDef</a></div><div class="ttdoc">Universal Synchronous Asynchronous Receiver Transmitter.</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:529</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a0f2291e7efdf3222689ef13e9be2ea4a"><div class="ttname"><a href="../../dd/d2a/struct_t_i_m___type_def.html#a0f2291e7efdf3222689ef13e9be2ea4a">TIM_TypeDef::CCMR1</a></div><div class="ttdeci">__IO uint32_t CCMR1</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:493</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a04248d87f48303fd2267810104a7878d"><div class="ttname"><a href="../../dd/d2a/struct_t_i_m___type_def.html#a04248d87f48303fd2267810104a7878d">TIM_TypeDef::EGR</a></div><div class="ttdeci">__IO uint32_t EGR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:491</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77"><div class="ttname"><a href="../../d0/dba/group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">RCC_IRQn</a></div><div class="ttdeci">@ RCC_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:104</div></div>
<div class="ttc" id="astruct_w_w_d_g___type_def_html_a15655cda4854cc794db1f27b3c0bba38"><div class="ttname"><a href="../../d9/d7b/struct_w_w_d_g___type_def.html#a15655cda4854cc794db1f27b3c0bba38">WWDG_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:567</div></div>
<div class="ttc" id="astruct_i2_c___type_def_html_a64c9036c1b58778cda97efa2e8a4be97"><div class="ttname"><a href="../../df/d6b/struct_i2_c___type_def.html#a64c9036c1b58778cda97efa2e8a4be97">I2C_TypeDef::PECR</a></div><div class="ttdeci">__IO uint32_t PECR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:348</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_ac5b2e3c0dcdcb569f3fe15dfe3794bc1"><div class="ttname"><a href="../../d5/db2/struct_r_t_c___type_def.html#ac5b2e3c0dcdcb569f3fe15dfe3794bc1">RTC_TypeDef::ALRMASSR</a></div><div class="ttdeci">__IO uint32_t ALRMASSR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:451</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___type_def_html"><div class="ttname"><a href="../../d5/dc8/struct_f_l_a_s_h___type_def.html">FLASH_TypeDef</a></div><div class="ttdoc">FLASH Registers.</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:251</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a35a4ce7d826d3458485265d1dea2b50d"><div class="ttname"><a href="../../d0/dba/group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a35a4ce7d826d3458485265d1dea2b50d">TIM17_IRQn</a></div><div class="ttdeci">@ TIM17_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:120</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_def_html_ac2505d096b6b650f1647b8e0ff8b196b"><div class="ttname"><a href="../../d6/d59/struct_g_p_i_o___type_def.html#ac2505d096b6b650f1647b8e0ff8b196b">GPIO_TypeDef::MODER</a></div><div class="ttdeci">__IO uint32_t MODER</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:291</div></div>
<div class="ttc" id="astruct_d_b_g_m_c_u___type_def_html"><div class="ttname"><a href="../../da/d4e/struct_d_b_g_m_c_u___type_def.html">DBGMCU_TypeDef</a></div><div class="ttdoc">Debug MCU.</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:198</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_aeadf3a69dd5795db4638f71938704ff0"><div class="ttname"><a href="../../d7/d46/struct_r_c_c___type_def.html#aeadf3a69dd5795db4638f71938704ff0">RCC_TypeDef::CIR</a></div><div class="ttdeci">__IO uint32_t CIR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:393</div></div>
<div class="ttc" id="astruct_c_r_c___type_def_html_a70dfd1730dba65041550ef55a44db87c"><div class="ttname"><a href="../../d9/d06/struct_c_r_c___type_def.html#a70dfd1730dba65041550ef55a44db87c">CRC_TypeDef::RESERVED0</a></div><div class="ttdeci">uint8_t RESERVED0</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:185</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_ga7e1129cd8a196f4284d41db3e82ad5c8"><div class="ttname"><a href="../../d0/dba/group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a></div><div class="ttdeci">IRQn_Type</div><div class="ttdoc">STM32F0xx Interrupt Number Definition, according to the selected device in Library_configuration_sect...</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:89</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_def_html_a95a59d4b1d52be521f3246028be32f3e"><div class="ttname"><a href="../../d6/d59/struct_g_p_i_o___type_def.html#a95a59d4b1d52be521f3246028be32f3e">GPIO_TypeDef::LCKR</a></div><div class="ttdeci">__IO uint32_t LCKR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:305</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_afddb6b2f393c94ea6c68780fe04f298f"><div class="ttname"><a href="../../d5/db2/struct_r_t_c___type_def.html#afddb6b2f393c94ea6c68780fe04f298f">RTC_TypeDef::RESERVED2</a></div><div class="ttdeci">uint32_t RESERVED2</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:432</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_aa8129ca70a2232c91c8cfcaf375249f6"><div class="ttname"><a href="../../dd/d2a/struct_t_i_m___type_def.html#aa8129ca70a2232c91c8cfcaf375249f6">TIM_TypeDef::CCMR2</a></div><div class="ttdeci">__IO uint32_t CCMR2</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:495</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8af651b1769e03e4653b1a4a7c88132398"><div class="ttname"><a href="../../d0/dba/group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af651b1769e03e4653b1a4a7c88132398">I2C1_IRQn</a></div><div class="ttdeci">@ I2C1_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:121</div></div>
<div class="ttc" id="astruct_d_m_a___channel___type_def_html_a8ce1c9c2742eaaa0e97ddbb3a06154cc"><div class="ttname"><a href="../../db/da7/struct_d_m_a___channel___type_def.html#a8ce1c9c2742eaaa0e97ddbb3a06154cc">DMA_Channel_TypeDef::CPAR</a></div><div class="ttdeci">__IO uint32_t CPAR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:217</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___type_def_html_a52c4943c64904227a559bf6f14ce4de6"><div class="ttname"><a href="../../d5/dc8/struct_f_l_a_s_h___type_def.html#a52c4943c64904227a559bf6f14ce4de6">FLASH_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:258</div></div>
<div class="ttc" id="astruct_s_y_s_c_f_g___type_def_html_aa643f1162e93489204200a465e11fd86"><div class="ttname"><a href="../../d4/dd3/struct_s_y_s_c_f_g___type_def.html#aa643f1162e93489204200a465e11fd86">SYSCFG_TypeDef::CFGR2</a></div><div class="ttdeci">__IO uint32_t CFGR2</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:325</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a5ba381c3f312fdf5e0b4119641b3b0aa"><div class="ttname"><a href="../../dd/d2a/struct_t_i_m___type_def.html#a5ba381c3f312fdf5e0b4119641b3b0aa">TIM_TypeDef::CCR4</a></div><div class="ttdeci">__IO uint32_t CCR4</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:513</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a54d49ecc780f3fd305613ecf4f817f80"><div class="ttname"><a href="../../dc/d6f/struct_a_d_c___type_def.html#a54d49ecc780f3fd305613ecf4f817f80">ADC_TypeDef::RESERVED1</a></div><div class="ttdeci">uint32_t RESERVED1</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:155</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_aefff89d2cb0047b1fbd254a034404acf"><div class="ttname"><a href="../../d7/d46/struct_r_c_c___type_def.html#aefff89d2cb0047b1fbd254a034404acf">RCC_TypeDef::CFGR3</a></div><div class="ttdeci">__IO uint32_t CFGR3</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:414</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___type_def_html_aaf432a8a8948613f4f66fcace5d2e5fe"><div class="ttname"><a href="../../d5/dc8/struct_f_l_a_s_h___type_def.html#aaf432a8a8948613f4f66fcace5d2e5fe">FLASH_TypeDef::ACR</a></div><div class="ttdeci">__IO uint32_t ACR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:253</div></div>
<div class="ttc" id="astruct_i_w_d_g___type_def_html_a5f2717885ff171e686e0347af9e6b68d"><div class="ttname"><a href="../../d4/da9/struct_i_w_d_g___type_def.html#a5f2717885ff171e686e0347af9e6b68d">IWDG_TypeDef::PR</a></div><div class="ttdeci">__IO uint32_t PR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:363</div></div>
<div class="ttc" id="astruct_a_d_c___common___type_def_html"><div class="ttname"><a href="../../d3/d75/struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a></div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:170</div></div>
<div class="ttc" id="astruct_i_w_d_g___type_def_html_aa3703eaa40e447dcacc69c0827595532"><div class="ttname"><a href="../../d4/da9/struct_i_w_d_g___type_def.html#aa3703eaa40e447dcacc69c0827595532">IWDG_TypeDef::RLR</a></div><div class="ttdeci">__IO uint32_t RLR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:364</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_a600f4d6d592f43edb2fc653c5cba023a"><div class="ttname"><a href="../../d7/d46/struct_r_c_c___type_def.html#a600f4d6d592f43edb2fc653c5cba023a">RCC_TypeDef::APB1RSTR</a></div><div class="ttdeci">__IO uint32_t APB1RSTR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:396</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a82ac24e8e4e0df100fe48bc65524dbf5"><div class="ttname"><a href="../../d0/dba/group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a82ac24e8e4e0df100fe48bc65524dbf5">TIM1_BRK_UP_TRG_COM_IRQn</a></div><div class="ttdeci">@ TIM1_BRK_UP_TRG_COM_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:114</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_a673eda416602a1514875fd5461cbf8ae"><div class="ttname"><a href="../../d7/d46/struct_r_c_c___type_def.html#a673eda416602a1514875fd5461cbf8ae">RCC_TypeDef::CR2</a></div><div class="ttdeci">__IO uint32_t CR2</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:417</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174"><div class="ttname"><a href="../../d0/dba/group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a></div><div class="ttdeci">@ SPI1_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:122</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a7efe9ea8067044cac449ada756ebc2d1"><div class="ttname"><a href="../../dd/d2a/struct_t_i_m___type_def.html#a7efe9ea8067044cac449ada756ebc2d1">TIM_TypeDef::DCR</a></div><div class="ttdeci">__IO uint32_t DCR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:517</div></div>
<div class="ttc" id="astruct_w_w_d_g___type_def_html_a4caf530d45f7428c9700d9c0057135f8"><div class="ttname"><a href="../../d9/d7b/struct_w_w_d_g___type_def.html#a4caf530d45f7428c9700d9c0057135f8">WWDG_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:563</div></div>
<div class="ttc" id="astruct_u_s_a_r_t___type_def_html_ae23acff49b4ff96fd29093e80fc7d72e"><div class="ttname"><a href="../../dc/d9c/struct_u_s_a_r_t___type_def.html#ae23acff49b4ff96fd29093e80fc7d72e">USART_TypeDef::GTPR</a></div><div class="ttdeci">__IO uint32_t GTPR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:539</div></div>
<div class="ttc" id="astruct_s_y_s_c_f_g___type_def_html_a5163baa7563204840a69aee0543b76b7"><div class="ttname"><a href="../../d4/dd3/struct_s_y_s_c_f_g___type_def.html#a5163baa7563204840a69aee0543b76b7">SYSCFG_TypeDef::RESERVED</a></div><div class="ttdeci">uint32_t RESERVED</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:321</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_ad432e2a315abf68e6c295fb4ebc37534"><div class="ttname"><a href="../../dd/d2a/struct_t_i_m___type_def.html#ad432e2a315abf68e6c295fb4ebc37534">TIM_TypeDef::RCR</a></div><div class="ttdeci">__IO uint32_t RCR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:505</div></div>
<div class="ttc" id="astruct_o_b___type_def_html_ab0292062a80446c97dac24604bd8ed8e"><div class="ttname"><a href="../../da/db2/struct_o_b___type_def.html#ab0292062a80446c97dac24604bd8ed8e">OB_TypeDef::USER</a></div><div class="ttdeci">__IO uint16_t USER</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:275</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858"><div class="ttname"><a href="../../d0/dba/group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a></div><div class="ttdeci">@ RTC_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:102</div></div>
<div class="ttc" id="astruct_c_r_c___type_def_html_af33fa5c173e1c102e6d0242fe60e569f"><div class="ttname"><a href="../../d9/d06/struct_c_r_c___type_def.html#af33fa5c173e1c102e6d0242fe60e569f">CRC_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:187</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a0a4c0d337b0e546e549678b77ea63246"><div class="ttname"><a href="../../dc/d6f/struct_a_d_c___type_def.html#a0a4c0d337b0e546e549678b77ea63246">ADC_TypeDef::CFGR2</a></div><div class="ttdeci">__IO uint32_t CFGR2</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:151</div></div>
<div class="ttc" id="astruct_p_w_r___type_def_html_aeb6bcdb2b99d58b9a0ffd86deb606eac"><div class="ttname"><a href="../../d4/de6/struct_p_w_r___type_def.html#aeb6bcdb2b99d58b9a0ffd86deb606eac">PWR_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:376</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_def_html_acf11156409414ad8841bb0b62959ee96"><div class="ttname"><a href="../../d6/d59/struct_g_p_i_o___type_def.html#acf11156409414ad8841bb0b62959ee96">GPIO_TypeDef::IDR</a></div><div class="ttdeci">__IO uint32_t IDR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:299</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___type_def_html_a9cd77bc29038841798b4b63c5cecdb9d"><div class="ttname"><a href="../../d5/dc8/struct_f_l_a_s_h___type_def.html#a9cd77bc29038841798b4b63c5cecdb9d">FLASH_TypeDef::AR</a></div><div class="ttdeci">__IO uint32_t AR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:260</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a137d3523b60951eca1e4130257b2b23d"><div class="ttname"><a href="../../dd/d2a/struct_t_i_m___type_def.html#a137d3523b60951eca1e4130257b2b23d">TIM_TypeDef::BDTR</a></div><div class="ttdeci">__IO uint32_t BDTR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:515</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_aa4633dbcdb5dd41a714020903fd67c82"><div class="ttname"><a href="../../d5/db2/struct_r_t_c___type_def.html#aa4633dbcdb5dd41a714020903fd67c82">RTC_TypeDef::TSDR</a></div><div class="ttdeci">__IO uint32_t TSDR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:443</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a2e8783857f8644a4eb80ebc51e1cba42"><div class="ttname"><a href="../../d5/db2/struct_r_t_c___type_def.html#a2e8783857f8644a4eb80ebc51e1cba42">RTC_TypeDef::TR</a></div><div class="ttdeci">__IO uint32_t TR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:425</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_af4b0f200c36cbfd1a449e2a85b372ef9"><div class="ttname"><a href="../../d7/d46/struct_r_c_c___type_def.html#af4b0f200c36cbfd1a449e2a85b372ef9">RCC_TypeDef::CFGR2</a></div><div class="ttdeci">__IO uint32_t CFGR2</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:412</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_def_html_acd6f21e08912b484c030ca8b18e11cd6"><div class="ttname"><a href="../../d6/d59/struct_g_p_i_o___type_def.html#acd6f21e08912b484c030ca8b18e11cd6">GPIO_TypeDef::BSRR</a></div><div class="ttdeci">__IO uint32_t BSRR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:303</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_add06351bbb4cf771125247d62b145d75"><div class="ttname"><a href="../../dc/d6f/struct_a_d_c___type_def.html#add06351bbb4cf771125247d62b145d75">ADC_TypeDef::ISR</a></div><div class="ttdeci">__IO uint32_t ISR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:144</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_afb7114ac49dba07ba5d250c507dbf23d"><div class="ttname"><a href="../../dd/d2a/struct_t_i_m___type_def.html#afb7114ac49dba07ba5d250c507dbf23d">TIM_TypeDef::DMAR</a></div><div class="ttdeci">__IO uint32_t DMAR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:519</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_acc2ee020956d58aa315d6b8a8bc0b60e"><div class="ttname"><a href="../../dc/d6f/struct_a_d_c___type_def.html#acc2ee020956d58aa315d6b8a8bc0b60e">ADC_TypeDef::SMPR</a></div><div class="ttdeci">__IO uint32_t SMPR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:153</div></div>
<div class="ttc" id="astruct_i_w_d_g___type_def_html"><div class="ttname"><a href="../../d4/da9/struct_i_w_d_g___type_def.html">IWDG_TypeDef</a></div><div class="ttdoc">Independent WATCHDOG.</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:360</div></div>
<div class="ttc" id="astruct_i2_c___type_def_html_a0f73f2b049d95841c54313f0cc949afe"><div class="ttname"><a href="../../df/d6b/struct_i2_c___type_def.html#a0f73f2b049d95841c54313f0cc949afe">I2C_TypeDef::ISR</a></div><div class="ttdeci">__IO uint32_t ISR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:345</div></div>
<div class="ttc" id="astruct_u_s_a_r_t___type_def_html_af2b7924854e56d0ebd3e8699dfd0e369"><div class="ttname"><a href="../../dc/d9c/struct_u_s_a_r_t___type_def.html#af2b7924854e56d0ebd3e8699dfd0e369">USART_TypeDef::RESERVED2</a></div><div class="ttdeci">uint16_t RESERVED2</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:554</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a34f5005b5e508c84906c6f951f31c1bb"><div class="ttname"><a href="../../d0/dba/group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a34f5005b5e508c84906c6f951f31c1bb">ADC1_IRQn</a></div><div class="ttdeci">@ ADC1_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:113</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a1ddbb2a5eaa54ff43835026dec99ae1c"><div class="ttname"><a href="../../d5/db2/struct_r_t_c___type_def.html#a1ddbb2a5eaa54ff43835026dec99ae1c">RTC_TypeDef::TSTR</a></div><div class="ttdeci">__IO uint32_t TSTR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:441</div></div>
<div class="ttc" id="astruct_e_x_t_i___type_def_html_aee667dc148250bbf37fdc66dc4a9874d"><div class="ttname"><a href="../../db/ddd/struct_e_x_t_i___type_def.html#aee667dc148250bbf37fdc66dc4a9874d">EXTI_TypeDef::FTSR</a></div><div class="ttdeci">__IO uint32_t FTSR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:241</div></div>
<div class="ttc" id="astruct_c_r_c___type_def_html"><div class="ttname"><a href="../../d9/d06/struct_c_r_c___type_def.html">CRC_TypeDef</a></div><div class="ttdoc">CRC calculation unit.</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:180</div></div>
<div class="ttc" id="astruct_c_r_c___type_def_html_a50cb22870dbb9001241cec694994e5ef"><div class="ttname"><a href="../../d9/d06/struct_c_r_c___type_def.html#a50cb22870dbb9001241cec694994e5ef">CRC_TypeDef::DR</a></div><div class="ttdeci">__IO uint32_t DR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:182</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_aec7622ba90341c9faf843d9ee54a759f"><div class="ttname"><a href="../../d7/d46/struct_r_c_c___type_def.html#aec7622ba90341c9faf843d9ee54a759f">RCC_TypeDef::APB1ENR</a></div><div class="ttdeci">__IO uint32_t APB1ENR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:403</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a59050edea936c20ef456024c900e71f9"><div class="ttname"><a href="../../d0/dba/group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a59050edea936c20ef456024c900e71f9">SVC_IRQn</a></div><div class="ttdeci">@ SVC_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:95</div></div>
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="../../dir_c88c579782d4539f5d5eb05af6b84e89.html">hll</a></li><li class="navelem"><a class="el" href="../../dir_4b518c123e6fab2609dc44977c5c8899.html">stm32f030xx</a></li><li class="navelem"><a class="el" href="../../dir_5e50120286f63f84951c530ed1f5c788.html">vendor_cmsis</a></li><li class="navelem"><a class="el" href="../../dir_45b65f8f897187dd4725ac6e916f326f.html">include</a></li><li class="navelem"><a class="el" href="../../d0/dc9/stm32f030x6_8h.html">stm32f030x6.h</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="../../doxygen.png" alt="doxygen"/></a> 1.8.17 </li>
  </ul>
</div>
</body>
</html>
