[2025-07-17 08:56:53 UTC] vcs -full64 -licqueue '-timescale=1ns/1ns' '+vcs+flush+all' '+warn=all' '-sverilog' design.sv testbench.sv  && ./simv +vcs+lic+wait  
                         Chronologic VCS (TM)
       Version U-2023.03-SP2_Full64 -- Thu Jul 17 04:56:54 2025

                    Copyright (c) 1991 - 2023 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Parsing design file 'design.sv'
Parsing included file 'cache_defs.vh'.
Back to file 'design.sv'.
Parsing design file 'testbench.sv'
Parsing included file 'cache_defs.vh'.
Back to file 'testbench.sv'.
Top Level Modules:
       tb_lru_4way
TimeScale is 1 ns / 1 ps
Starting vcs inline pass...

1 module and 0 UDP read.
recompiling module tb_lru_4way
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir -Wl,-rpath=/apps/vcsmx/vcs/U-2023.03-SP2/linux64/lib -L/apps/vcsmx/vcs/U-2023.03-SP2/linux64/lib  -Wl,-rpath-link=./   objs/amcQw_d.o   _331_archive_1.so   SIM_l.o       rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o            -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative /apps/vcsmx/vcs/U-2023.03-SP2/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive          /apps/vcsmx/vcs/U-2023.03-SP2/linux64/lib/vcs_save_restore_new.o -ldl  -lc -lm -lpthread -ldl 
../simv up to date
CPU time: .364 seconds to compile + .301 seconds to elab + .302 seconds to link
Chronologic VCS simulator copyright 1991-2023
Contains Synopsys proprietary information.
Compiler version U-2023.03-SP2_Full64; Runtime version U-2023.03-SP2_Full64;  Jul 17 04:56 2025

== TRUE LRU Test    10 sets Ã— 4 hits ==

>>> SET 36  order = 1 2 3 0

       EXPECTED (Golden) 
 idx | way | vicPRE | expGOLDEN
---- | --- | ------ | ---------
  0  |  1  |   3    |    3
  1  |  2  |   3    |    3
  2  |  3  |   3    |    0
  3  |  0  |   0    |    1

       RTL (DUT) 
 idx | way | vicPRE | vicPOST
---- | --- | ------ | -------
  0  |  1  |   3    |    3
  1  |  2  |   3    |    3
  2  |  3  |   3    |    0
  3  |  0  |   0    |    1

>>> SET 127  order = 3 1 2 0

       EXPECTED (Golden) 
 idx | way | vicPRE | expGOLDEN
---- | --- | ------ | ---------
  0  |  3  |   3    |    2
  1  |  1  |   2    |    2
  2  |  2  |   2    |    0
  3  |  0  |   0    |    3

       RTL (DUT) 
 idx | way | vicPRE | vicPOST
---- | --- | ------ | -------
  0  |  3  |   3    |    2
  1  |  1  |   2    |    2
  2  |  2  |   2    |    0
  3  |  0  |   0    |    3

>>> SET 119  order = 2 0 1 3

       EXPECTED (Golden) 
 idx | way | vicPRE | expGOLDEN
---- | --- | ------ | ---------
  0  |  2  |   3    |    3
  1  |  0  |   3    |    3
  2  |  1  |   3    |    3
  3  |  3  |   3    |    2

       RTL (DUT) 
 idx | way | vicPRE | vicPOST
---- | --- | ------ | -------
  0  |  2  |   3    |    3
  1  |  0  |   3    |    3
  2  |  1  |   3    |    3
  3  |  3  |   3    |    2

>>> SET 29  order = 0 1 2 3

       EXPECTED (Golden) 
 idx | way | vicPRE | expGOLDEN
---- | --- | ------ | ---------
  0  |  0  |   3    |    3
  1  |  1  |   3    |    3
  2  |  2  |   3    |    3
  3  |  3  |   3    |    0

       RTL (DUT) 
 idx | way | vicPRE | vicPOST
---- | --- | ------ | -------
  0  |  0  |   3    |    3
  1  |  1  |   3    |    3
  2  |  2  |   3    |    3
  3  |  3  |   3    |    0

>>> SET 13  order = 3 0 2 1

       EXPECTED (Golden) 
 idx | way | vicPRE | expGOLDEN
---- | --- | ------ | ---------
  0  |  3  |   3    |    2
  1  |  0  |   2    |    2
  2  |  2  |   2    |    1
  3  |  1  |   1    |    3

       RTL (DUT) 
 idx | way | vicPRE | vicPOST
---- | --- | ------ | -------
  0  |  3  |   3    |    2
  1  |  0  |   2    |    2
  2  |  2  |   2    |    1
  3  |  1  |   1    |    3

>>> SET 27  order = 0 2 1 3

       EXPECTED (Golden) 
 idx | way | vicPRE | expGOLDEN
---- | --- | ------ | ---------
  0  |  0  |   3    |    3
  1  |  2  |   3    |    3
  2  |  1  |   3    |    3
  3  |  3  |   3    |    0

       RTL (DUT) 
 idx | way | vicPRE | vicPOST
---- | --- | ------ | -------
  0  |  0  |   3    |    3
  1  |  2  |   3    |    3
  2  |  1  |   3    |    3
  3  |  3  |   3    |    0

>>> SET 110  order = 2 1 3 0

       EXPECTED (Golden) 
 idx | way | vicPRE | expGOLDEN
---- | --- | ------ | ---------
  0  |  2  |   3    |    3
  1  |  1  |   3    |    3
  2  |  3  |   3    |    0
  3  |  0  |   0    |    2

       RTL (DUT) 
 idx | way | vicPRE | vicPOST
---- | --- | ------ | -------
  0  |  2  |   3    |    3
  1  |  1  |   3    |    3
  2  |  3  |   3    |    0
  3  |  0  |   0    |    2

>>> SET 1  order = 3 0 1 2

       EXPECTED (Golden) 
 idx | way | vicPRE | expGOLDEN
---- | --- | ------ | ---------
  0  |  3  |   3    |    2
  1  |  0  |   2    |    2
  2  |  1  |   2    |    2
  3  |  2  |   2    |    3

       RTL (DUT) 
 idx | way | vicPRE | vicPOST
---- | --- | ------ | -------
  0  |  3  |   3    |    2
  1  |  0  |   2    |    2
  2  |  1  |   2    |    2
  3  |  2  |   2    |    3

>>> SET 118  order = 1 3 2 0

       EXPECTED (Golden) 
 idx | way | vicPRE | expGOLDEN
---- | --- | ------ | ---------
  0  |  1  |   3    |    3
  1  |  3  |   3    |    2
  2  |  2  |   2    |    0
  3  |  0  |   0    |    1

       RTL (DUT) 
 idx | way | vicPRE | vicPOST
---- | --- | ------ | -------
  0  |  1  |   3    |    3
  1  |  3  |   3    |    2
  2  |  2  |   2    |    0
  3  |  0  |   0    |    1

>>> SET 61  order = 2 0 1 3

       EXPECTED (Golden) 
 idx | way | vicPRE | expGOLDEN
---- | --- | ------ | ---------
  0  |  2  |   3    |    3
  1  |  0  |   3    |    3
  2  |  1  |   3    |    3
  3  |  3  |   3    |    2

       RTL (DUT) 
 idx | way | vicPRE | vicPOST
---- | --- | ------ | -------
  0  |  2  |   3    |    3
  1  |  0  |   3    |    3
  2  |  1  |   3    |    3
  3  |  3  |   3    |    2

==   ALL TESTS PASSED  ==
$finish called from file "testbench.sv", line 180.
$finish at simulation time               905000
           V C S   S i m u l a t i o n   R e p o r t 
