0.6
2017.2
Jun 15 2017
18:52:51
D:/GitHub/Image_Downsampling_Processor/Processor.sim/sim_1/behav/glbl.v,1497407496,verilog,,,,glbl,,,,,,,,
D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/new/Baud_gen.v,1499185746,verilog,,,,Baud_gen,,,,,,,,
D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/new/Processor.v,1499185689,verilog,,,,processor,,,,,,,,
