Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Apr 22 04:27:36 2020
| Host         : DESKTOP-BBSH87J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_top_timing_summary_routed.rpt -pb vga_top_timing_summary_routed.pb -rpx vga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 21 register/latch pins with no clock driven by root clock pin: dc/clk25_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dc/pulse_reg/Q (HIGH)

 There are 414 register/latch pins with no clock driven by root clock pin: sc/DIV_CLK_reg[19]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1023 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.682        0.000                      0                  376        0.133        0.000                      0                  376        4.500        0.000                       0                   164  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
ClkPort  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ClkPort             5.682        0.000                      0                  376        0.133        0.000                      0                  376        4.500        0.000                       0                   164  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ClkPort
  To Clock:  ClkPort

Setup :            0  Failing Endpoints,  Worst Slack        5.682ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.682ns  (required time - arrival time)
  Source:                 ee354_debouncer_up/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_debouncer_up/debounce_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        3.720ns  (logic 1.064ns (28.604%)  route 2.656ns (71.396%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.615     5.218    ee354_debouncer_up/ClkPort_IBUF_BUFG
    SLICE_X64Y76         FDPE                                         r  ee354_debouncer_up/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         FDPE (Prop_fdpe_C_Q)         0.456     5.674 r  ee354_debouncer_up/FSM_onehot_state_reg[0]/Q
                         net (fo=5, routed)           1.013     6.687    ee354_debouncer_up/FSM_onehot_state_reg_n_0_[0]
    SLICE_X64Y76         LUT4 (Prop_lut4_I2_O)        0.152     6.839 r  ee354_debouncer_up/debounce_count[27]_i_3/O
                         net (fo=1, routed)           0.283     7.122    ee354_debouncer_up/debounce_count[27]_i_3_n_0
    SLICE_X64Y76         LUT5 (Prop_lut5_I4_O)        0.332     7.454 r  ee354_debouncer_up/debounce_count[27]_i_2/O
                         net (fo=29, routed)          0.602     8.056    ee354_debouncer_up/debounce_count
    SLICE_X63Y76         LUT5 (Prop_lut5_I0_O)        0.124     8.180 r  ee354_debouncer_up/debounce_count[27]_i_1/O
                         net (fo=27, routed)          0.758     8.937    ee354_debouncer_up/debounce_count[27]_i_1_n_0
    SLICE_X62Y72         FDRE                                         r  ee354_debouncer_up/debounce_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.497    14.920    ee354_debouncer_up/ClkPort_IBUF_BUFG
    SLICE_X62Y72         FDRE                                         r  ee354_debouncer_up/debounce_count_reg[5]/C
                         clock pessimism              0.259    15.179    
                         clock uncertainty           -0.035    15.143    
    SLICE_X62Y72         FDRE (Setup_fdre_C_R)       -0.524    14.619    ee354_debouncer_up/debounce_count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.619    
                         arrival time                          -8.937    
  -------------------------------------------------------------------
                         slack                                  5.682    

Slack (MET) :             5.682ns  (required time - arrival time)
  Source:                 ee354_debouncer_up/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_debouncer_up/debounce_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        3.720ns  (logic 1.064ns (28.604%)  route 2.656ns (71.396%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.615     5.218    ee354_debouncer_up/ClkPort_IBUF_BUFG
    SLICE_X64Y76         FDPE                                         r  ee354_debouncer_up/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         FDPE (Prop_fdpe_C_Q)         0.456     5.674 r  ee354_debouncer_up/FSM_onehot_state_reg[0]/Q
                         net (fo=5, routed)           1.013     6.687    ee354_debouncer_up/FSM_onehot_state_reg_n_0_[0]
    SLICE_X64Y76         LUT4 (Prop_lut4_I2_O)        0.152     6.839 r  ee354_debouncer_up/debounce_count[27]_i_3/O
                         net (fo=1, routed)           0.283     7.122    ee354_debouncer_up/debounce_count[27]_i_3_n_0
    SLICE_X64Y76         LUT5 (Prop_lut5_I4_O)        0.332     7.454 r  ee354_debouncer_up/debounce_count[27]_i_2/O
                         net (fo=29, routed)          0.602     8.056    ee354_debouncer_up/debounce_count
    SLICE_X63Y76         LUT5 (Prop_lut5_I0_O)        0.124     8.180 r  ee354_debouncer_up/debounce_count[27]_i_1/O
                         net (fo=27, routed)          0.758     8.937    ee354_debouncer_up/debounce_count[27]_i_1_n_0
    SLICE_X62Y72         FDRE                                         r  ee354_debouncer_up/debounce_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.497    14.920    ee354_debouncer_up/ClkPort_IBUF_BUFG
    SLICE_X62Y72         FDRE                                         r  ee354_debouncer_up/debounce_count_reg[6]/C
                         clock pessimism              0.259    15.179    
                         clock uncertainty           -0.035    15.143    
    SLICE_X62Y72         FDRE (Setup_fdre_C_R)       -0.524    14.619    ee354_debouncer_up/debounce_count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.619    
                         arrival time                          -8.937    
  -------------------------------------------------------------------
                         slack                                  5.682    

Slack (MET) :             5.682ns  (required time - arrival time)
  Source:                 ee354_debouncer_up/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_debouncer_up/debounce_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        3.720ns  (logic 1.064ns (28.604%)  route 2.656ns (71.396%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.615     5.218    ee354_debouncer_up/ClkPort_IBUF_BUFG
    SLICE_X64Y76         FDPE                                         r  ee354_debouncer_up/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         FDPE (Prop_fdpe_C_Q)         0.456     5.674 r  ee354_debouncer_up/FSM_onehot_state_reg[0]/Q
                         net (fo=5, routed)           1.013     6.687    ee354_debouncer_up/FSM_onehot_state_reg_n_0_[0]
    SLICE_X64Y76         LUT4 (Prop_lut4_I2_O)        0.152     6.839 r  ee354_debouncer_up/debounce_count[27]_i_3/O
                         net (fo=1, routed)           0.283     7.122    ee354_debouncer_up/debounce_count[27]_i_3_n_0
    SLICE_X64Y76         LUT5 (Prop_lut5_I4_O)        0.332     7.454 r  ee354_debouncer_up/debounce_count[27]_i_2/O
                         net (fo=29, routed)          0.602     8.056    ee354_debouncer_up/debounce_count
    SLICE_X63Y76         LUT5 (Prop_lut5_I0_O)        0.124     8.180 r  ee354_debouncer_up/debounce_count[27]_i_1/O
                         net (fo=27, routed)          0.758     8.937    ee354_debouncer_up/debounce_count[27]_i_1_n_0
    SLICE_X62Y72         FDRE                                         r  ee354_debouncer_up/debounce_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.497    14.920    ee354_debouncer_up/ClkPort_IBUF_BUFG
    SLICE_X62Y72         FDRE                                         r  ee354_debouncer_up/debounce_count_reg[7]/C
                         clock pessimism              0.259    15.179    
                         clock uncertainty           -0.035    15.143    
    SLICE_X62Y72         FDRE (Setup_fdre_C_R)       -0.524    14.619    ee354_debouncer_up/debounce_count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.619    
                         arrival time                          -8.937    
  -------------------------------------------------------------------
                         slack                                  5.682    

Slack (MET) :             5.682ns  (required time - arrival time)
  Source:                 ee354_debouncer_up/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_debouncer_up/debounce_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        3.720ns  (logic 1.064ns (28.604%)  route 2.656ns (71.396%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.615     5.218    ee354_debouncer_up/ClkPort_IBUF_BUFG
    SLICE_X64Y76         FDPE                                         r  ee354_debouncer_up/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         FDPE (Prop_fdpe_C_Q)         0.456     5.674 r  ee354_debouncer_up/FSM_onehot_state_reg[0]/Q
                         net (fo=5, routed)           1.013     6.687    ee354_debouncer_up/FSM_onehot_state_reg_n_0_[0]
    SLICE_X64Y76         LUT4 (Prop_lut4_I2_O)        0.152     6.839 r  ee354_debouncer_up/debounce_count[27]_i_3/O
                         net (fo=1, routed)           0.283     7.122    ee354_debouncer_up/debounce_count[27]_i_3_n_0
    SLICE_X64Y76         LUT5 (Prop_lut5_I4_O)        0.332     7.454 r  ee354_debouncer_up/debounce_count[27]_i_2/O
                         net (fo=29, routed)          0.602     8.056    ee354_debouncer_up/debounce_count
    SLICE_X63Y76         LUT5 (Prop_lut5_I0_O)        0.124     8.180 r  ee354_debouncer_up/debounce_count[27]_i_1/O
                         net (fo=27, routed)          0.758     8.937    ee354_debouncer_up/debounce_count[27]_i_1_n_0
    SLICE_X62Y72         FDRE                                         r  ee354_debouncer_up/debounce_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.497    14.920    ee354_debouncer_up/ClkPort_IBUF_BUFG
    SLICE_X62Y72         FDRE                                         r  ee354_debouncer_up/debounce_count_reg[8]/C
                         clock pessimism              0.259    15.179    
                         clock uncertainty           -0.035    15.143    
    SLICE_X62Y72         FDRE (Setup_fdre_C_R)       -0.524    14.619    ee354_debouncer_up/debounce_count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.619    
                         arrival time                          -8.937    
  -------------------------------------------------------------------
                         slack                                  5.682    

Slack (MET) :             5.704ns  (required time - arrival time)
  Source:                 ee354_debouncer_up/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_debouncer_up/debounce_count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        3.697ns  (logic 1.064ns (28.780%)  route 2.633ns (71.220%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.615     5.218    ee354_debouncer_up/ClkPort_IBUF_BUFG
    SLICE_X64Y76         FDPE                                         r  ee354_debouncer_up/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         FDPE (Prop_fdpe_C_Q)         0.456     5.674 r  ee354_debouncer_up/FSM_onehot_state_reg[0]/Q
                         net (fo=5, routed)           1.013     6.687    ee354_debouncer_up/FSM_onehot_state_reg_n_0_[0]
    SLICE_X64Y76         LUT4 (Prop_lut4_I2_O)        0.152     6.839 r  ee354_debouncer_up/debounce_count[27]_i_3/O
                         net (fo=1, routed)           0.283     7.122    ee354_debouncer_up/debounce_count[27]_i_3_n_0
    SLICE_X64Y76         LUT5 (Prop_lut5_I4_O)        0.332     7.454 r  ee354_debouncer_up/debounce_count[27]_i_2/O
                         net (fo=29, routed)          0.602     8.056    ee354_debouncer_up/debounce_count
    SLICE_X63Y76         LUT5 (Prop_lut5_I0_O)        0.124     8.180 r  ee354_debouncer_up/debounce_count[27]_i_1/O
                         net (fo=27, routed)          0.735     8.915    ee354_debouncer_up/debounce_count[27]_i_1_n_0
    SLICE_X62Y76         FDRE                                         r  ee354_debouncer_up/debounce_count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.496    14.919    ee354_debouncer_up/ClkPort_IBUF_BUFG
    SLICE_X62Y76         FDRE                                         r  ee354_debouncer_up/debounce_count_reg[21]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.142    
    SLICE_X62Y76         FDRE (Setup_fdre_C_R)       -0.524    14.618    ee354_debouncer_up/debounce_count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.618    
                         arrival time                          -8.915    
  -------------------------------------------------------------------
                         slack                                  5.704    

Slack (MET) :             5.704ns  (required time - arrival time)
  Source:                 ee354_debouncer_up/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_debouncer_up/debounce_count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        3.697ns  (logic 1.064ns (28.780%)  route 2.633ns (71.220%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.615     5.218    ee354_debouncer_up/ClkPort_IBUF_BUFG
    SLICE_X64Y76         FDPE                                         r  ee354_debouncer_up/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         FDPE (Prop_fdpe_C_Q)         0.456     5.674 r  ee354_debouncer_up/FSM_onehot_state_reg[0]/Q
                         net (fo=5, routed)           1.013     6.687    ee354_debouncer_up/FSM_onehot_state_reg_n_0_[0]
    SLICE_X64Y76         LUT4 (Prop_lut4_I2_O)        0.152     6.839 r  ee354_debouncer_up/debounce_count[27]_i_3/O
                         net (fo=1, routed)           0.283     7.122    ee354_debouncer_up/debounce_count[27]_i_3_n_0
    SLICE_X64Y76         LUT5 (Prop_lut5_I4_O)        0.332     7.454 r  ee354_debouncer_up/debounce_count[27]_i_2/O
                         net (fo=29, routed)          0.602     8.056    ee354_debouncer_up/debounce_count
    SLICE_X63Y76         LUT5 (Prop_lut5_I0_O)        0.124     8.180 r  ee354_debouncer_up/debounce_count[27]_i_1/O
                         net (fo=27, routed)          0.735     8.915    ee354_debouncer_up/debounce_count[27]_i_1_n_0
    SLICE_X62Y76         FDRE                                         r  ee354_debouncer_up/debounce_count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.496    14.919    ee354_debouncer_up/ClkPort_IBUF_BUFG
    SLICE_X62Y76         FDRE                                         r  ee354_debouncer_up/debounce_count_reg[22]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.142    
    SLICE_X62Y76         FDRE (Setup_fdre_C_R)       -0.524    14.618    ee354_debouncer_up/debounce_count_reg[22]
  -------------------------------------------------------------------
                         required time                         14.618    
                         arrival time                          -8.915    
  -------------------------------------------------------------------
                         slack                                  5.704    

Slack (MET) :             5.704ns  (required time - arrival time)
  Source:                 ee354_debouncer_up/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_debouncer_up/debounce_count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        3.697ns  (logic 1.064ns (28.780%)  route 2.633ns (71.220%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.615     5.218    ee354_debouncer_up/ClkPort_IBUF_BUFG
    SLICE_X64Y76         FDPE                                         r  ee354_debouncer_up/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         FDPE (Prop_fdpe_C_Q)         0.456     5.674 r  ee354_debouncer_up/FSM_onehot_state_reg[0]/Q
                         net (fo=5, routed)           1.013     6.687    ee354_debouncer_up/FSM_onehot_state_reg_n_0_[0]
    SLICE_X64Y76         LUT4 (Prop_lut4_I2_O)        0.152     6.839 r  ee354_debouncer_up/debounce_count[27]_i_3/O
                         net (fo=1, routed)           0.283     7.122    ee354_debouncer_up/debounce_count[27]_i_3_n_0
    SLICE_X64Y76         LUT5 (Prop_lut5_I4_O)        0.332     7.454 r  ee354_debouncer_up/debounce_count[27]_i_2/O
                         net (fo=29, routed)          0.602     8.056    ee354_debouncer_up/debounce_count
    SLICE_X63Y76         LUT5 (Prop_lut5_I0_O)        0.124     8.180 r  ee354_debouncer_up/debounce_count[27]_i_1/O
                         net (fo=27, routed)          0.735     8.915    ee354_debouncer_up/debounce_count[27]_i_1_n_0
    SLICE_X62Y76         FDRE                                         r  ee354_debouncer_up/debounce_count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.496    14.919    ee354_debouncer_up/ClkPort_IBUF_BUFG
    SLICE_X62Y76         FDRE                                         r  ee354_debouncer_up/debounce_count_reg[23]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.142    
    SLICE_X62Y76         FDRE (Setup_fdre_C_R)       -0.524    14.618    ee354_debouncer_up/debounce_count_reg[23]
  -------------------------------------------------------------------
                         required time                         14.618    
                         arrival time                          -8.915    
  -------------------------------------------------------------------
                         slack                                  5.704    

Slack (MET) :             5.704ns  (required time - arrival time)
  Source:                 ee354_debouncer_up/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_debouncer_up/debounce_count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        3.697ns  (logic 1.064ns (28.780%)  route 2.633ns (71.220%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.615     5.218    ee354_debouncer_up/ClkPort_IBUF_BUFG
    SLICE_X64Y76         FDPE                                         r  ee354_debouncer_up/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         FDPE (Prop_fdpe_C_Q)         0.456     5.674 r  ee354_debouncer_up/FSM_onehot_state_reg[0]/Q
                         net (fo=5, routed)           1.013     6.687    ee354_debouncer_up/FSM_onehot_state_reg_n_0_[0]
    SLICE_X64Y76         LUT4 (Prop_lut4_I2_O)        0.152     6.839 r  ee354_debouncer_up/debounce_count[27]_i_3/O
                         net (fo=1, routed)           0.283     7.122    ee354_debouncer_up/debounce_count[27]_i_3_n_0
    SLICE_X64Y76         LUT5 (Prop_lut5_I4_O)        0.332     7.454 r  ee354_debouncer_up/debounce_count[27]_i_2/O
                         net (fo=29, routed)          0.602     8.056    ee354_debouncer_up/debounce_count
    SLICE_X63Y76         LUT5 (Prop_lut5_I0_O)        0.124     8.180 r  ee354_debouncer_up/debounce_count[27]_i_1/O
                         net (fo=27, routed)          0.735     8.915    ee354_debouncer_up/debounce_count[27]_i_1_n_0
    SLICE_X62Y76         FDRE                                         r  ee354_debouncer_up/debounce_count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.496    14.919    ee354_debouncer_up/ClkPort_IBUF_BUFG
    SLICE_X62Y76         FDRE                                         r  ee354_debouncer_up/debounce_count_reg[24]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.142    
    SLICE_X62Y76         FDRE (Setup_fdre_C_R)       -0.524    14.618    ee354_debouncer_up/debounce_count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.618    
                         arrival time                          -8.915    
  -------------------------------------------------------------------
                         slack                                  5.704    

Slack (MET) :             5.730ns  (required time - arrival time)
  Source:                 ee354_debouncer_up/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_debouncer_up/debounce_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        3.671ns  (logic 1.064ns (28.986%)  route 2.607ns (71.014%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.615     5.218    ee354_debouncer_up/ClkPort_IBUF_BUFG
    SLICE_X64Y76         FDPE                                         r  ee354_debouncer_up/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         FDPE (Prop_fdpe_C_Q)         0.456     5.674 r  ee354_debouncer_up/FSM_onehot_state_reg[0]/Q
                         net (fo=5, routed)           1.013     6.687    ee354_debouncer_up/FSM_onehot_state_reg_n_0_[0]
    SLICE_X64Y76         LUT4 (Prop_lut4_I2_O)        0.152     6.839 r  ee354_debouncer_up/debounce_count[27]_i_3/O
                         net (fo=1, routed)           0.283     7.122    ee354_debouncer_up/debounce_count[27]_i_3_n_0
    SLICE_X64Y76         LUT5 (Prop_lut5_I4_O)        0.332     7.454 r  ee354_debouncer_up/debounce_count[27]_i_2/O
                         net (fo=29, routed)          0.602     8.056    ee354_debouncer_up/debounce_count
    SLICE_X63Y76         LUT5 (Prop_lut5_I0_O)        0.124     8.180 r  ee354_debouncer_up/debounce_count[27]_i_1/O
                         net (fo=27, routed)          0.709     8.888    ee354_debouncer_up/debounce_count[27]_i_1_n_0
    SLICE_X62Y73         FDRE                                         r  ee354_debouncer_up/debounce_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.496    14.919    ee354_debouncer_up/ClkPort_IBUF_BUFG
    SLICE_X62Y73         FDRE                                         r  ee354_debouncer_up/debounce_count_reg[10]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.142    
    SLICE_X62Y73         FDRE (Setup_fdre_C_R)       -0.524    14.618    ee354_debouncer_up/debounce_count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.618    
                         arrival time                          -8.888    
  -------------------------------------------------------------------
                         slack                                  5.730    

Slack (MET) :             5.730ns  (required time - arrival time)
  Source:                 ee354_debouncer_up/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_debouncer_up/debounce_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        3.671ns  (logic 1.064ns (28.986%)  route 2.607ns (71.014%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.615     5.218    ee354_debouncer_up/ClkPort_IBUF_BUFG
    SLICE_X64Y76         FDPE                                         r  ee354_debouncer_up/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         FDPE (Prop_fdpe_C_Q)         0.456     5.674 r  ee354_debouncer_up/FSM_onehot_state_reg[0]/Q
                         net (fo=5, routed)           1.013     6.687    ee354_debouncer_up/FSM_onehot_state_reg_n_0_[0]
    SLICE_X64Y76         LUT4 (Prop_lut4_I2_O)        0.152     6.839 r  ee354_debouncer_up/debounce_count[27]_i_3/O
                         net (fo=1, routed)           0.283     7.122    ee354_debouncer_up/debounce_count[27]_i_3_n_0
    SLICE_X64Y76         LUT5 (Prop_lut5_I4_O)        0.332     7.454 r  ee354_debouncer_up/debounce_count[27]_i_2/O
                         net (fo=29, routed)          0.602     8.056    ee354_debouncer_up/debounce_count
    SLICE_X63Y76         LUT5 (Prop_lut5_I0_O)        0.124     8.180 r  ee354_debouncer_up/debounce_count[27]_i_1/O
                         net (fo=27, routed)          0.709     8.888    ee354_debouncer_up/debounce_count[27]_i_1_n_0
    SLICE_X62Y73         FDRE                                         r  ee354_debouncer_up/debounce_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.496    14.919    ee354_debouncer_up/ClkPort_IBUF_BUFG
    SLICE_X62Y73         FDRE                                         r  ee354_debouncer_up/debounce_count_reg[11]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.142    
    SLICE_X62Y73         FDRE (Setup_fdre_C_R)       -0.524    14.618    ee354_debouncer_up/debounce_count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.618    
                         arrival time                          -8.888    
  -------------------------------------------------------------------
                         slack                                  5.730    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 sc/full_clk_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc/full_clk_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.561     1.480    sc/ClkPort_IBUF_BUFG
    SLICE_X71Y68         FDCE                                         r  sc/full_clk_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y68         FDCE (Prop_fdce_C_Q)         0.141     1.621 r  sc/full_clk_state_reg[0]/Q
                         net (fo=3, routed)           0.067     1.688    sc/full_clk_state[0]
    SLICE_X71Y68         FDCE                                         r  sc/full_clk_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.831     1.996    sc/ClkPort_IBUF_BUFG
    SLICE_X71Y68         FDCE                                         r  sc/full_clk_state_reg[1]/C
                         clock pessimism             -0.515     1.480    
    SLICE_X71Y68         FDCE (Hold_fdce_C_D)         0.075     1.555    sc/full_clk_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 ee354_debouncer_up/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_debouncer_up/FSM_onehot_state_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.189ns (58.778%)  route 0.133ns (41.222%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.556     1.475    ee354_debouncer_up/ClkPort_IBUF_BUFG
    SLICE_X67Y76         FDCE                                         r  ee354_debouncer_up/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y76         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  ee354_debouncer_up/FSM_onehot_state_reg[5]/Q
                         net (fo=9, routed)           0.133     1.749    ee354_debouncer_up/FSM_onehot_state_reg_n_0_[5]
    SLICE_X66Y76         LUT4 (Prop_lut4_I3_O)        0.048     1.797 r  ee354_debouncer_up/FSM_onehot_state[7]_i_1/O
                         net (fo=1, routed)           0.000     1.797    ee354_debouncer_up/FSM_onehot_state[7]_i_1_n_0
    SLICE_X66Y76         FDCE                                         r  ee354_debouncer_up/FSM_onehot_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.825     1.990    ee354_debouncer_up/ClkPort_IBUF_BUFG
    SLICE_X66Y76         FDCE                                         r  ee354_debouncer_up/FSM_onehot_state_reg[7]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X66Y76         FDCE (Hold_fdce_C_D)         0.131     1.619    ee354_debouncer_up/FSM_onehot_state_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 ee354_debouncer_up/MCEN_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_debouncer_up/FSM_onehot_state_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.816%)  route 0.130ns (41.184%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.556     1.475    ee354_debouncer_up/ClkPort_IBUF_BUFG
    SLICE_X65Y76         FDRE                                         r  ee354_debouncer_up/MCEN_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDRE (Prop_fdre_C_Q)         0.141     1.616 f  ee354_debouncer_up/MCEN_count_reg[0]/Q
                         net (fo=6, routed)           0.130     1.747    ee354_debouncer_up/MCEN_count_reg_n_0_[0]
    SLICE_X66Y76         LUT6 (Prop_lut6_I3_O)        0.045     1.792 r  ee354_debouncer_up/FSM_onehot_state[6]_i_1/O
                         net (fo=1, routed)           0.000     1.792    ee354_debouncer_up/FSM_onehot_state[6]_i_1_n_0
    SLICE_X66Y76         FDCE                                         r  ee354_debouncer_up/FSM_onehot_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.825     1.990    ee354_debouncer_up/ClkPort_IBUF_BUFG
    SLICE_X66Y76         FDCE                                         r  ee354_debouncer_up/FSM_onehot_state_reg[6]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X66Y76         FDCE (Hold_fdce_C_D)         0.121     1.609    ee354_debouncer_up/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 ee354_debouncer_down/MCEN_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_debouncer_down/FSM_onehot_state_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.209ns (63.320%)  route 0.121ns (36.680%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.584     1.503    ee354_debouncer_down/ClkPort_IBUF_BUFG
    SLICE_X74Y75         FDRE                                         r  ee354_debouncer_down/MCEN_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y75         FDRE (Prop_fdre_C_Q)         0.164     1.667 f  ee354_debouncer_down/MCEN_count_reg[2]/Q
                         net (fo=4, routed)           0.121     1.788    ee354_debouncer_down/MCEN_count_reg_n_0_[2]
    SLICE_X74Y76         LUT6 (Prop_lut6_I2_O)        0.045     1.833 r  ee354_debouncer_down/FSM_onehot_state[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.833    ee354_debouncer_down/FSM_onehot_state[6]_i_1__0_n_0
    SLICE_X74Y76         FDCE                                         r  ee354_debouncer_down/FSM_onehot_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.855     2.020    ee354_debouncer_down/ClkPort_IBUF_BUFG
    SLICE_X74Y76         FDCE                                         r  ee354_debouncer_down/FSM_onehot_state_reg[6]/C
                         clock pessimism             -0.502     1.517    
    SLICE_X74Y76         FDCE (Hold_fdce_C_D)         0.121     1.638    ee354_debouncer_down/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 sc/full_clk_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc/full_clk_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.561     1.480    sc/ClkPort_IBUF_BUFG
    SLICE_X71Y68         FDCE                                         r  sc/full_clk_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y68         FDCE (Prop_fdce_C_Q)         0.128     1.608 f  sc/full_clk_state_reg[1]/Q
                         net (fo=2, routed)           0.069     1.677    sc/full_clk_state[1]
    SLICE_X71Y68         LUT2 (Prop_lut2_I0_O)        0.099     1.776 r  sc/full_clk_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.776    sc/full_clk_state[0]_i_1_n_0
    SLICE_X71Y68         FDCE                                         r  sc/full_clk_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.831     1.996    sc/ClkPort_IBUF_BUFG
    SLICE_X71Y68         FDCE                                         r  sc/full_clk_state_reg[0]/C
                         clock pessimism             -0.515     1.480    
    SLICE_X71Y68         FDCE (Hold_fdce_C_D)         0.091     1.571    sc/full_clk_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 sc/FSM_onehot_full_clk_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc/direction_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.863%)  route 0.147ns (44.137%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.558     1.477    sc/ClkPort_IBUF_BUFG
    SLICE_X69Y71         FDPE                                         r  sc/FSM_onehot_full_clk_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y71         FDPE (Prop_fdpe_C_Q)         0.141     1.618 f  sc/FSM_onehot_full_clk_state_reg[0]/Q
                         net (fo=8, routed)           0.147     1.765    sc/FSM_onehot_full_clk_state_reg_n_0_[0]
    SLICE_X67Y71         LUT5 (Prop_lut5_I0_O)        0.045     1.810 r  sc/direction[1]_i_1/O
                         net (fo=1, routed)           0.000     1.810    sc/direction[1]_i_1_n_0
    SLICE_X67Y71         FDRE                                         r  sc/direction_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.828     1.993    sc/ClkPort_IBUF_BUFG
    SLICE_X67Y71         FDRE                                         r  sc/direction_reg[1]/C
                         clock pessimism             -0.479     1.513    
    SLICE_X67Y71         FDRE (Hold_fdre_C_D)         0.092     1.605    sc/direction_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 sc/FSM_onehot_full_clk_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc/direction_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.096%)  route 0.178ns (48.904%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.558     1.477    sc/ClkPort_IBUF_BUFG
    SLICE_X69Y71         FDPE                                         r  sc/FSM_onehot_full_clk_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y71         FDPE (Prop_fdpe_C_Q)         0.141     1.618 f  sc/FSM_onehot_full_clk_state_reg[0]/Q
                         net (fo=8, routed)           0.178     1.796    sc/FSM_onehot_full_clk_state_reg_n_0_[0]
    SLICE_X67Y71         LUT6 (Prop_lut6_I0_O)        0.045     1.841 r  sc/direction[0]_i_1/O
                         net (fo=1, routed)           0.000     1.841    sc/direction[0]_i_1_n_0
    SLICE_X67Y71         FDRE                                         r  sc/direction_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.828     1.993    sc/ClkPort_IBUF_BUFG
    SLICE_X67Y71         FDRE                                         r  sc/direction_reg[0]/C
                         clock pessimism             -0.479     1.513    
    SLICE_X67Y71         FDRE (Hold_fdre_C_D)         0.091     1.604    sc/direction_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 ee354_debouncer_up/MCEN_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_debouncer_up/MCEN_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.184ns (51.942%)  route 0.170ns (48.058%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.556     1.475    ee354_debouncer_up/ClkPort_IBUF_BUFG
    SLICE_X65Y76         FDRE                                         r  ee354_debouncer_up/MCEN_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  ee354_debouncer_up/MCEN_count_reg[0]/Q
                         net (fo=6, routed)           0.170     1.787    ee354_debouncer_up/MCEN_count_reg_n_0_[0]
    SLICE_X65Y76         LUT4 (Prop_lut4_I1_O)        0.043     1.830 r  ee354_debouncer_up/MCEN_count[3]_i_3/O
                         net (fo=1, routed)           0.000     1.830    ee354_debouncer_up/MCEN_count[3]_i_3_n_0
    SLICE_X65Y76         FDRE                                         r  ee354_debouncer_up/MCEN_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.825     1.990    ee354_debouncer_up/ClkPort_IBUF_BUFG
    SLICE_X65Y76         FDRE                                         r  ee354_debouncer_up/MCEN_count_reg[3]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X65Y76         FDRE (Hold_fdre_C_D)         0.107     1.582    ee354_debouncer_up/MCEN_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 ee354_debouncer_up/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_debouncer_up/debounce_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.687%)  route 0.188ns (50.313%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.556     1.475    ee354_debouncer_up/ClkPort_IBUF_BUFG
    SLICE_X64Y76         FDCE                                         r  ee354_debouncer_up/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  ee354_debouncer_up/FSM_onehot_state_reg[1]/Q
                         net (fo=6, routed)           0.188     1.805    ee354_debouncer_up/FSM_onehot_state_reg_n_0_[1]
    SLICE_X63Y76         LUT5 (Prop_lut5_I1_O)        0.045     1.850 r  ee354_debouncer_up/debounce_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.850    ee354_debouncer_up/debounce_count[0]_i_1_n_0
    SLICE_X63Y76         FDRE                                         r  ee354_debouncer_up/debounce_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.824     1.989    ee354_debouncer_up/ClkPort_IBUF_BUFG
    SLICE_X63Y76         FDRE                                         r  ee354_debouncer_up/debounce_count_reg[0]/C
                         clock pessimism             -0.479     1.509    
    SLICE_X63Y76         FDRE (Hold_fdre_C_D)         0.091     1.600    ee354_debouncer_up/debounce_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ee354_debouncer_down/debounce_count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_debouncer_down/debounce_count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.586     1.505    ee354_debouncer_down/ClkPort_IBUF_BUFG
    SLICE_X73Y79         FDRE                                         r  ee354_debouncer_down/debounce_count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y79         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  ee354_debouncer_down/debounce_count_reg[20]/Q
                         net (fo=1, routed)           0.108     1.755    ee354_debouncer_down/debounce_count_reg_n_0_[20]
    SLICE_X73Y79         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.863 r  ee354_debouncer_down/debounce_count0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.863    ee354_debouncer_down/debounce_count0_carry__3_n_4
    SLICE_X73Y79         FDRE                                         r  ee354_debouncer_down/debounce_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.856     2.021    ee354_debouncer_down/ClkPort_IBUF_BUFG
    SLICE_X73Y79         FDRE                                         r  ee354_debouncer_down/debounce_count_reg[20]/C
                         clock pessimism             -0.515     1.505    
    SLICE_X73Y79         FDRE (Hold_fdre_C_D)         0.105     1.610    ee354_debouncer_down/debounce_count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ClkPort
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ClkPort }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  ClkPort_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X77Y71    DIV_CLK_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X77Y73    DIV_CLK_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y76    ee354_debouncer_up/MCEN_count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y76    ee354_debouncer_up/MCEN_count_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X77Y73    DIV_CLK_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X77Y74    DIV_CLK_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X77Y74    DIV_CLK_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X77Y74    DIV_CLK_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X77Y74    DIV_CLK_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X77Y73    DIV_CLK_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X77Y73    DIV_CLK_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X71Y71    sc/ten_secs_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X77Y73    DIV_CLK_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X77Y73    DIV_CLK_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X74Y76    ee354_debouncer_down/FSM_onehot_state_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X74Y76    ee354_debouncer_down/FSM_onehot_state_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X74Y76    ee354_debouncer_down/FSM_onehot_state_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X74Y76    ee354_debouncer_down/FSM_onehot_state_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y94    sc/DIV_CLK_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y76    ee354_debouncer_up/MCEN_count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y76    ee354_debouncer_up/MCEN_count_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X77Y74    DIV_CLK_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X77Y74    DIV_CLK_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X77Y74    DIV_CLK_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X77Y74    DIV_CLK_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X77Y75    DIV_CLK_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X77Y75    DIV_CLK_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X77Y75    DIV_CLK_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X77Y75    DIV_CLK_reg[19]/C



