// Seed: 264706711
`timescale 1ps / 1ps
module module_0 (
    input tri0 id_0,
    output logic id_1,
    input id_2,
    input logic id_3,
    input id_4,
    output logic id_5,
    output logic id_6,
    input id_7,
    input logic id_8,
    input id_9,
    input logic id_10
    , id_23,
    output id_11,
    input logic id_12,
    output logic id_13,
    input id_14,
    output id_15,
    input id_16,
    output id_17,
    output logic id_18,
    output id_19,
    input id_20,
    input logic id_21,
    input id_22
);
  type_36 id_24 (
      .id_0 (1 == id_1),
      .id_1 (id_0[1==1]),
      .id_2 (),
      .id_3 (1),
      .id_4 (id_19),
      .id_5 (id_3),
      .id_6 (!id_13),
      .id_7 (1'd0),
      .id_8 (1),
      .id_9 (1),
      .id_10()
  );
  logic sample;
endmodule
