#-----------------------------------------------------------
# Vivado v2023.1.1 (64-bit)
# SW Build 3900603 on Fri Jun 16 19:30:25 MDT 2023
# IP Build 3900379 on Sat Jun 17 05:28:05 MDT 2023
# SharedData Build 3899622 on Fri Jun 16 03:34:24 MDT 2023
# Start of session at: Mon Apr 29 03:21:56 2024
# Process ID: 658906
# Current directory: /home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/quickQ_v2.runs/synth_1
# Command line: vivado -log hwpq_test.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source hwpq_test.tcl
# Log file: /home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/quickQ_v2.runs/synth_1/hwpq_test.vds
# Journal file: /home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/quickQ_v2.runs/synth_1/vivado.jou
# Running On: ece428lab, OS: Linux, CPU Frequency: 4493.954 MHz, CPU Physical cores: 8, Host memory: 33426 MB
#-----------------------------------------------------------
source hwpq_test.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/quickQ_v2.srcs/utils_1/imports/synth_1/qq_node.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/quickQ_v2.srcs/utils_1/imports/synth_1/qq_node.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top hwpq_test -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-1810] synth_design options have changed between reference and incremental; A full resynthesis will be run
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 658970
WARNING: [Synth 8-11067] parameter 'KEY_WIDTH' declared inside package 'pq_pkg' shall be treated as localparam [/home/mckayla/Desktop/mdennis_thesis_23_24/pq_pkg.sv:20]
WARNING: [Synth 8-11067] parameter 'VAL_WIDTH' declared inside package 'pq_pkg' shall be treated as localparam [/home/mckayla/Desktop/mdennis_thesis_23_24/pq_pkg.sv:21]
WARNING: [Synth 8-11067] parameter 'PQ_CAPACITY' declared inside package 'pq_pkg' shall be treated as localparam [/home/mckayla/Desktop/mdennis_thesis_23_24/pq_pkg.sv:22]
WARNING: [Synth 8-11067] parameter 'PQ_TYPE' declared inside package 'pq_pkg' shall be treated as localparam [/home/mckayla/Desktop/mdennis_thesis_23_24/pq_pkg.sv:26]
WARNING: [Synth 8-11067] parameter 'KEYMAX' declared inside package 'pq_pkg' shall be treated as localparam [/home/mckayla/Desktop/mdennis_thesis_23_24/pq_pkg.sv:28]
WARNING: [Synth 8-11067] parameter 'KEY0' declared inside package 'pq_pkg' shall be treated as localparam [/home/mckayla/Desktop/mdennis_thesis_23_24/pq_pkg.sv:29]
WARNING: [Synth 8-11067] parameter 'VAL0' declared inside package 'pq_pkg' shall be treated as localparam [/home/mckayla/Desktop/mdennis_thesis_23_24/pq_pkg.sv:30]
WARNING: [Synth 8-11067] parameter 'KEYINF' declared inside package 'pq_pkg' shall be treated as localparam [/home/mckayla/Desktop/mdennis_thesis_23_24/pq_pkg.sv:36]
WARNING: [Synth 8-11067] parameter 'KEYNEGINF' declared inside package 'pq_pkg' shall be treated as localparam [/home/mckayla/Desktop/mdennis_thesis_23_24/pq_pkg.sv:42]
WARNING: [Synth 8-11067] parameter 'KV_EMPTY' declared inside package 'pq_pkg' shall be treated as localparam [/home/mckayla/Desktop/mdennis_thesis_23_24/pq_pkg.sv:49]
WARNING: [Synth 8-11065] parameter 'MAX_KEY' becomes localparam in 'qq_fsm' with formal parameter declaration list [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/qq_fsm.sv:47]
WARNING: [Synth 8-11065] parameter 'MAX_KEY' becomes localparam in 'qq_node' with formal parameter declaration list [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/qq_node.sv:30]
WARNING: [Synth 8-11065] parameter 'MAX_KEY' becomes localparam in 'qq_top' with formal parameter declaration list [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/qq_top.sv:32]
INFO: [Synth 8-11241] undeclared symbol 'replace', assumed default net type 'wire' [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/quickq.sv:30]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2011.164 ; gain = 377.711 ; free physical = 14153 ; free virtual = 21999
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hwpq_test' [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/hwpq_test/hwpq_test.sv:13]
INFO: [Synth 8-6157] synthesizing module 'single_pulser' [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/quickq_hw/single_pulser.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'single_pulser' (0#1) [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/quickq_hw/single_pulser.sv:13]
INFO: [Synth 8-6157] synthesizing module 'period_enb' [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/quickq_hw/period_enb.sv:21]
	Parameter PERIOD_MS bound to: 250 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'period_enb' (0#1) [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/quickq_hw/period_enb.sv:21]
INFO: [Synth 8-6157] synthesizing module 'lfsr8_e' [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/hwpq_test/lfsr8_e.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'lfsr8_e' (0#1) [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/hwpq_test/lfsr8_e.sv:13]
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/quickq_hw/counter.sv:23]
	Parameter W bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/quickq_hw/counter.sv:23]
INFO: [Synth 8-6157] synthesizing module 'hwpq_test_ctl' [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/hwpq_test/hwpqtest_ctl.sv:13]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/hwpq_test/hwpqtest_ctl.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'hwpq_test_ctl' (0#1) [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/hwpq_test/hwpqtest_ctl.sv:13]
INFO: [Synth 8-6157] synthesizing module 'quickqHW_wrapper' [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/hwpq_test/quickqHW_wrapper.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pq_if' [/home/mckayla/Desktop/mdennis_thesis_23_24/pq_if.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'pq_if' (0#1) [/home/mckayla/Desktop/mdennis_thesis_23_24/pq_if.sv:14]
INFO: [Synth 8-6157] synthesizing module 'quickq' [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/quickq.sv:14]
INFO: [Synth 8-6157] synthesizing module 'qq_top' [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/qq_top.sv:23]
	Parameter W bound to: 8 - type: integer 
	Parameter D bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'qq_node' [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/qq_node.sv:23]
	Parameter W bound to: 8 - type: integer 
	Parameter D bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pq_mux2' [/home/mckayla/Desktop/mdennis_thesis_23_24/pq_mux2.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'pq_mux2' (0#1) [/home/mckayla/Desktop/mdennis_thesis_23_24/pq_mux2.sv:3]
INFO: [Synth 8-6157] synthesizing module 'kv_dffre' [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/kv_dffre.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'kv_dffre' (0#1) [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/kv_dffre.sv:23]
INFO: [Synth 8-6157] synthesizing module 'mem2p_sw_sr' [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/mem2p_sw_sr.sv:21]
	Parameter W bound to: 16 - type: integer 
	Parameter D bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mem2p_sw_sr' (0#1) [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/mem2p_sw_sr.sv:21]
WARNING: [Synth 8-689] width (3) of port connection 'addr1' does not match port width (2) of module 'mem2p_sw_sr' [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/qq_node.sv:52]
WARNING: [Synth 8-689] width (3) of port connection 'addr2' does not match port width (2) of module 'mem2p_sw_sr' [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/qq_node.sv:52]
INFO: [Synth 8-6157] synthesizing module 'kv_cmp_mag' [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/kv_cmp_mag.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'kv_cmp_mag' (0#1) [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/kv_cmp_mag.sv:23]
INFO: [Synth 8-6157] synthesizing module 'kv_mux4' [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/kv_mux4.sv:4]
INFO: [Synth 8-226] default block is never used [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/kv_mux4.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'kv_mux4' (0#1) [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/kv_mux4.sv:4]
INFO: [Synth 8-6157] synthesizing module 'qq_control' [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/qq_control.sv:15]
	Parameter W bound to: 8 - type: integer 
	Parameter D bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'qq_fsm' [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/qq_fsm.sv:15]
	Parameter W bound to: 8 - type: integer 
	Parameter D bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/qq_fsm.sv:88]
INFO: [Synth 8-6155] done synthesizing module 'qq_fsm' (0#1) [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/qq_fsm.sv:15]
WARNING: [Synth 8-689] width (3) of port connection 'wr_addr' does not match port width (2) of module 'qq_fsm' [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/qq_control.sv:58]
INFO: [Synth 8-6157] synthesizing module 'adr_cnt' [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/adr_cnt.sv:15]
	Parameter D bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'adr_cnt' (0#1) [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/adr_cnt.sv:15]
WARNING: [Synth 8-689] width (3) of port connection 'wr_addr' does not match port width (2) of module 'adr_cnt' [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/qq_control.sv:84]
INFO: [Synth 8-6157] synthesizing module 'adr_inc' [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/adr_inc.sv:15]
	Parameter D bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'adr_inc' (0#1) [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/adr_inc.sv:15]
WARNING: [Synth 8-689] width (3) of port connection 'wr_addr' does not match port width (2) of module 'adr_inc' [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/qq_control.sv:91]
WARNING: [Synth 8-689] width (3) of port connection 'rd_addr' does not match port width (2) of module 'adr_inc' [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/qq_control.sv:92]
INFO: [Synth 8-6157] synthesizing module 'reg_sr_empty' [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/reg_sr_empty.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'reg_sr_empty' (0#1) [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/reg_sr_empty.sv:23]
INFO: [Synth 8-6157] synthesizing module 'reg_sr' [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/reg_sr.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'reg_sr' (0#1) [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/reg_sr.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'qq_control' (0#1) [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/qq_control.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'qq_node' (0#1) [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/qq_node.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'qq_top' (0#1) [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/qq_top.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'quickq' (0#1) [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/quickq.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'quickqHW_wrapper' (0#1) [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/hwpq_test/quickqHW_wrapper.sv:3]
INFO: [Synth 8-6157] synthesizing module 'sevenseg_ctl' [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/quickq_hw/sevenseg_ctl.sv:19]
INFO: [Synth 8-6157] synthesizing module 'period_enb__parameterized0' [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/quickq_hw/period_enb.sv:21]
	Parameter PERIOD_MS bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'period_enb__parameterized0' (0#1) [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/quickq_hw/period_enb.sv:21]
INFO: [Synth 8-6157] synthesizing module 'counter__parameterized0' [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/quickq_hw/counter.sv:23]
	Parameter W bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter__parameterized0' (0#1) [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/quickq_hw/counter.sv:23]
INFO: [Synth 8-6157] synthesizing module 'dec_3_8_n' [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/quickq_hw/dec_3_8.sv:23]
INFO: [Synth 8-226] default block is never used [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/quickq_hw/dec_3_8.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'dec_3_8_n' (0#1) [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/quickq_hw/dec_3_8.sv:23]
INFO: [Synth 8-6157] synthesizing module 'mux8' [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/quickq_hw/mux8.sv:23]
	Parameter W bound to: 7 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/quickq_hw/mux8.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'mux8' (0#1) [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/quickq_hw/mux8.sv:23]
INFO: [Synth 8-6157] synthesizing module 'sevenseg_ext_n' [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/quickq_hw/sevenseg_ext_n.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'sevenseg_ext_n' (0#1) [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/quickq_hw/sevenseg_ext_n.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'sevenseg_ctl' (0#1) [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/quickq_hw/sevenseg_ctl.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'hwpq_test' (0#1) [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/hwpq_test/hwpq_test.sv:13]
WARNING: [Synth 8-3848] Net enq_o in module/entity qq_top does not have driver. [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/qq_top.sv:27]
WARNING: [Synth 8-3848] Net deq_o in module/entity qq_top does not have driver. [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/qq_top.sv:27]
WARNING: [Synth 8-3848] Net repl_o in module/entity qq_top does not have driver. [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/RTL/qq_top.sv:27]
WARNING: [Synth 8-7129] Port ram_out[value][7] in module qq_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_out[value][6] in module qq_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_out[value][5] in module qq_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_out[value][4] in module qq_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_out[value][3] in module qq_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_out[value][2] in module qq_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_out[value][1] in module qq_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_out[value][0] in module qq_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[value][7] in module kv_cmp_mag is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[value][6] in module kv_cmp_mag is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[value][5] in module kv_cmp_mag is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[value][4] in module kv_cmp_mag is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[value][3] in module kv_cmp_mag is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[value][2] in module kv_cmp_mag is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[value][1] in module kv_cmp_mag is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[value][0] in module kv_cmp_mag is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[value][7] in module kv_cmp_mag is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[value][6] in module kv_cmp_mag is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[value][5] in module kv_cmp_mag is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[value][4] in module kv_cmp_mag is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[value][3] in module kv_cmp_mag is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[value][2] in module kv_cmp_mag is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[value][1] in module kv_cmp_mag is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[value][0] in module kv_cmp_mag is either unconnected or has no load
WARNING: [Synth 8-7129] Port enq_o in module qq_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port deq_o in module qq_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port repl_o in module qq_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt_i[key][7] in module qq_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt_i[key][6] in module qq_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt_i[key][5] in module qq_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt_i[key][4] in module qq_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt_i[key][3] in module qq_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt_i[key][2] in module qq_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt_i[key][1] in module qq_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt_i[key][0] in module qq_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt_i[value][7] in module qq_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt_i[value][6] in module qq_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt_i[value][5] in module qq_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt_i[value][4] in module qq_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt_i[value][3] in module qq_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt_i[value][2] in module qq_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt_i[value][1] in module qq_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt_i[value][0] in module qq_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2080.102 ; gain = 446.648 ; free physical = 14063 ; free virtual = 21913
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2097.914 ; gain = 464.461 ; free physical = 14051 ; free virtual = 21900
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2097.914 ; gain = 464.461 ; free physical = 14051 ; free virtual = 21900
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2097.914 ; gain = 0.000 ; free physical = 14051 ; free virtual = 21900
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/hwpq_test/hwpq_test.xdc]
Finished Parsing XDC File [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/hwpq_test/hwpq_test.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/hwpq_test/hwpq_test.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/hwpq_test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/hwpq_test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2246.664 ; gain = 0.000 ; free physical = 13959 ; free virtual = 21814
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2246.664 ; gain = 0.000 ; free physical = 13959 ; free virtual = 21814
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2246.664 ; gain = 613.211 ; free physical = 13959 ; free virtual = 21814
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2246.664 ; gain = 613.211 ; free physical = 13959 ; free virtual = 21814
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2246.664 ; gain = 613.211 ; free physical = 13959 ; free virtual = 21814
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2246.664 ; gain = 613.211 ; free physical = 13957 ; free virtual = 21813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2246.664 ; gain = 613.211 ; free physical = 13957 ; free virtual = 21813
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'hwpq_test_ctl'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'qq_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                  FILL_Q |                               01 |                               01
                 EMPTY_Q |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'hwpq_test_ctl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   INIT1 |                             0000 |                             0001
                   INIT2 |                             0001 |                             0010
                    IDLE |                             0010 |                             0011
                    ENQ1 |                             0011 |                             0100
                   ENQRT |                             0100 |                             0101
                    REP1 |                             0101 |                             1000
                   REPRT |                             0110 |                             1001
                    DEQ1 |                             0111 |                             0110
                   DEQRT |                             1000 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'qq_fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2246.664 ; gain = 613.211 ; free physical = 13956 ; free virtual = 21812
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : synth_design options have changed between reference and incremental


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 6     
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 6     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 12    
+---RAMs : 
	               64 Bit	(4 X 16 bit)          RAMs := 2     
+---Muxes : 
	   2 Input    8 Bit        Muxes := 6     
	   4 Input    8 Bit        Muxes := 4     
	   8 Input    8 Bit        Muxes := 1     
	  17 Input    7 Bit        Muxes := 1     
	   9 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 20    
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 8     
	   9 Input    2 Bit        Muxes := 4     
	   4 Input    2 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 10    
	   9 Input    1 Bit        Muxes := 26    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2246.664 ; gain = 613.211 ; free physical = 13951 ; free virtual = 21810
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+--------------------------------------------------+-----------+----------------------+-------------+
|Module Name | RTL Object                                       | Inference | Size (Depth x Width) | Primitives  | 
+------------+--------------------------------------------------+-----------+----------------------+-------------+
|hwpq_test   | HWWRAP/U_QUICKQ/U_QQTOP/NODE1/BRAM/ram_array_reg | Implied   | 4 x 16               | RAM32M x 3  | 
|hwpq_test   | HWWRAP/U_QUICKQ/U_QQTOP/NODE2/BRAM/ram_array_reg | Implied   | 4 x 16               | RAM32M x 3  | 
+------------+--------------------------------------------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2246.664 ; gain = 613.211 ; free physical = 13942 ; free virtual = 21808
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2246.664 ; gain = 613.211 ; free physical = 13942 ; free virtual = 21807
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+--------------------------------------------------+-----------+----------------------+-------------+
|Module Name | RTL Object                                       | Inference | Size (Depth x Width) | Primitives  | 
+------------+--------------------------------------------------+-----------+----------------------+-------------+
|hwpq_test   | HWWRAP/U_QUICKQ/U_QQTOP/NODE1/BRAM/ram_array_reg | Implied   | 4 x 16               | RAM32M x 3  | 
|hwpq_test   | HWWRAP/U_QUICKQ/U_QQTOP/NODE2/BRAM/ram_array_reg | Implied   | 4 x 16               | RAM32M x 3  | 
+------------+--------------------------------------------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2246.664 ; gain = 613.211 ; free physical = 13946 ; free virtual = 21805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2246.664 ; gain = 613.211 ; free physical = 13928 ; free virtual = 21795
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2246.664 ; gain = 613.211 ; free physical = 13928 ; free virtual = 21795
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2246.664 ; gain = 613.211 ; free physical = 13928 ; free virtual = 21795
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2246.664 ; gain = 613.211 ; free physical = 13928 ; free virtual = 21795
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2246.664 ; gain = 613.211 ; free physical = 13928 ; free virtual = 21795
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2246.664 ; gain = 613.211 ; free physical = 13928 ; free virtual = 21795
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    15|
|3     |LUT1   |     3|
|4     |LUT2   |    16|
|5     |LUT3   |    31|
|6     |LUT4   |    64|
|7     |LUT5   |    61|
|8     |LUT6   |    68|
|9     |RAM32M |     6|
|10    |FDRE   |    99|
|11    |FDSE   |    24|
|12    |IBUF   |    22|
|13    |OBUF   |    19|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2246.664 ; gain = 613.211 ; free physical = 13928 ; free virtual = 21795
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2246.664 ; gain = 464.461 ; free physical = 13929 ; free virtual = 21795
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2246.664 ; gain = 613.211 ; free physical = 13929 ; free virtual = 21795
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2246.664 ; gain = 0.000 ; free physical = 14221 ; free virtual = 22081
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2246.664 ; gain = 0.000 ; free physical = 14221 ; free virtual = 22081
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances

Synth Design complete | Checksum: 88b1260e
INFO: [Common 17-83] Releasing license: Synthesis
85 Infos, 66 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2246.664 ; gain = 908.426 ; free physical = 14221 ; free virtual = 22081
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1836.348; main = 1509.886; forked = 371.190
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3184.184; main = 2246.664; forked = 969.535
INFO: [Common 17-1381] The checkpoint '/home/mckayla/Desktop/mdennis_thesis_23_24/quickq_v2/quickQ_v2.runs/synth_1/hwpq_test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file hwpq_test_utilization_synth.rpt -pb hwpq_test_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr 29 03:22:25 2024...
