

================================================================
== Vitis HLS Report for 'blackLevelCorrection_13_1080_1920_1_16_15_1_9_Pipeline_VITIS_LOOP_91_1'
================================================================
* Date:           Wed Sep  4 19:39:19 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        isppipeline.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  1.957 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+---------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
    |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
    +---------+---------+----------+----------+---------+---------+---------+
    |  2073607|  2073607|  6.843 ms|  6.843 ms|  2073607|  2073607|       no|
    +---------+---------+----------+----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_91_1  |  2073605|  2073605|         7|          1|          1|  2073600|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     1|       -|       -|    -|
|Expression       |        -|     -|       0|      94|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      54|    -|
|Register         |        -|     -|     120|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     1|     120|     180|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +------------------------------+--------------------------+-----------+
    |           Instance           |          Module          | Expression|
    +------------------------------+--------------------------+-----------+
    |mul_mul_10ns_16ns_26_4_1_U59  |mul_mul_10ns_16ns_26_4_1  |    i0 * i1|
    +------------------------------+--------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |i_5_fu_101_p2              |         +|   0|  0|  29|          22|           1|
    |ret_V_fu_128_p2            |         +|   0|  0|  17|          10|           7|
    |icmp_ln1073_fu_122_p2      |      icmp|   0|  0|   9|           5|           1|
    |icmp_ln91_fu_95_p2         |      icmp|   0|  0|  15|          22|          22|
    |ap_block_pp0_stage0_01001  |        or|   0|  0|   2|           1|           1|
    |value_2_fu_146_p3          |    select|   0|  0|  10|           1|           1|
    |wr_val_V_fu_165_p3         |    select|   0|  0|  10|           1|           2|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  94|          63|          37|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|   22|         44|
    |i_4_fu_64                |   9|          2|   22|         44|
    |imgInput1_data238_blk_n  |   9|          2|    1|          2|
    |imgInput2_data239_blk_n  |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   48|         96|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |i_4_fu_64                         |  22|   0|   22|          0|
    |icmp_ln1073_reg_196               |   1|   0|    1|          0|
    |tmp_V_reg_191                     |  10|   0|   10|          0|
    |wr_val_V_reg_206                  |  10|   0|   10|          0|
    |icmp_ln1073_reg_196               |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 120|  32|   57|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+------------------------------------------------------------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |                                 Source Object                                |    C Type    |
+----------------------------------+-----+-----+------------+------------------------------------------------------------------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|  blackLevelCorrection<13, 1080, 1920, 1, 16, 15, 1>9_Pipeline_VITIS_LOOP_91_1|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|  blackLevelCorrection<13, 1080, 1920, 1, 16, 15, 1>9_Pipeline_VITIS_LOOP_91_1|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|  blackLevelCorrection<13, 1080, 1920, 1, 16, 15, 1>9_Pipeline_VITIS_LOOP_91_1|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|  blackLevelCorrection<13, 1080, 1920, 1, 16, 15, 1>9_Pipeline_VITIS_LOOP_91_1|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|  blackLevelCorrection<13, 1080, 1920, 1, 16, 15, 1>9_Pipeline_VITIS_LOOP_91_1|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|  blackLevelCorrection<13, 1080, 1920, 1, 16, 15, 1>9_Pipeline_VITIS_LOOP_91_1|  return value|
|imgInput1_data238_dout            |   in|   10|     ap_fifo|                                                             imgInput1_data238|       pointer|
|imgInput1_data238_num_data_valid  |   in|    2|     ap_fifo|                                                             imgInput1_data238|       pointer|
|imgInput1_data238_fifo_cap        |   in|    2|     ap_fifo|                                                             imgInput1_data238|       pointer|
|imgInput1_data238_empty_n         |   in|    1|     ap_fifo|                                                             imgInput1_data238|       pointer|
|imgInput1_data238_read            |  out|    1|     ap_fifo|                                                             imgInput1_data238|       pointer|
|imgInput2_data239_din             |  out|   10|     ap_fifo|                                                             imgInput2_data239|       pointer|
|imgInput2_data239_num_data_valid  |   in|    2|     ap_fifo|                                                             imgInput2_data239|       pointer|
|imgInput2_data239_fifo_cap        |   in|    2|     ap_fifo|                                                             imgInput2_data239|       pointer|
|imgInput2_data239_full_n          |   in|    1|     ap_fifo|                                                             imgInput2_data239|       pointer|
|imgInput2_data239_write           |  out|    1|     ap_fifo|                                                             imgInput2_data239|       pointer|
|LoopCount                         |   in|   22|     ap_none|                                                                     LoopCount|        scalar|
+----------------------------------+-----+-----+------------+------------------------------------------------------------------------------+--------------+

