#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000029e5527dfa0 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
v0000029e552e4050_0 .net "DataAdr", 31 0, L_0000029e55272870;  1 drivers
v0000029e552e4910_0 .net "MemWrite", 0 0, L_0000029e552e4690;  1 drivers
v0000029e552e3f10_0 .net "WriteData", 31 0, L_0000029e552e31f0;  1 drivers
v0000029e552e4eb0_0 .var "clk", 0 0;
v0000029e552e49b0_0 .var "reset", 0 0;
E_0000029e5524b850 .event negedge, v0000029e552748f0_0;
S_0000029e55211b40 .scope module, "dut" "top" 2 9, 3 1 0, S_0000029e5527dfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "WriteData";
    .port_info 3 /OUTPUT 32 "DataAdr";
    .port_info 4 /OUTPUT 1 "MemWrite";
v0000029e552e42d0_0 .net "DataAdr", 31 0, L_0000029e55272870;  alias, 1 drivers
v0000029e552e4230_0 .net "Instr", 31 0, L_0000029e5533e6a0;  1 drivers
v0000029e552e4870_0 .net "MemWrite", 0 0, L_0000029e552e4690;  alias, 1 drivers
v0000029e552e3b50_0 .net "PC", 31 0, v0000029e552d8330_0;  1 drivers
v0000029e552e4370_0 .net "ReadData", 31 0, L_0000029e5533e2b0;  1 drivers
v0000029e552e4410_0 .net "WriteData", 31 0, L_0000029e552e31f0;  alias, 1 drivers
v0000029e552e4d70_0 .net "clk", 0 0, v0000029e552e4eb0_0;  1 drivers
v0000029e552e44b0_0 .net "reset", 0 0, v0000029e552e49b0_0;  1 drivers
S_0000029e55211cd0 .scope module, "dmem" "dmem" 3 24, 4 1 0, S_0000029e55211b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
L_0000029e5533e2b0 .functor BUFZ 32, L_0000029e552e2cf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000029e55273bd0 .array "RAM", 0 63, 31 0;
v0000029e55274670_0 .net *"_ivl_0", 31 0, L_0000029e552e2cf0;  1 drivers
v0000029e55273e50_0 .net *"_ivl_3", 29 0, L_0000029e552e2610;  1 drivers
v0000029e55273f90_0 .net "a", 31 0, L_0000029e55272870;  alias, 1 drivers
v0000029e552748f0_0 .net "clk", 0 0, v0000029e552e4eb0_0;  alias, 1 drivers
v0000029e55274030_0 .net "rd", 31 0, L_0000029e5533e2b0;  alias, 1 drivers
v0000029e552740d0_0 .net "wd", 31 0, L_0000029e552e31f0;  alias, 1 drivers
v0000029e55274170_0 .net "we", 0 0, L_0000029e552e4690;  alias, 1 drivers
E_0000029e5524bd50 .event posedge, v0000029e552748f0_0;
L_0000029e552e2cf0 .array/port v0000029e55273bd0, L_0000029e552e2610;
L_0000029e552e2610 .part L_0000029e55272870, 2, 30;
S_0000029e55211e60 .scope module, "imem" "imem" 3 19, 5 1 0, S_0000029e55211b40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "rd";
L_0000029e5533e6a0 .functor BUFZ 32, L_0000029e552e22f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000029e55274210 .array "RAM", 0 63, 31 0;
v0000029e55272d70_0 .net *"_ivl_0", 31 0, L_0000029e552e22f0;  1 drivers
v0000029e55274990_0 .net *"_ivl_3", 29 0, L_0000029e552e3830;  1 drivers
v0000029e552742b0_0 .net "a", 31 0, v0000029e552d8330_0;  alias, 1 drivers
v0000029e55272b90_0 .net "rd", 31 0, L_0000029e5533e6a0;  alias, 1 drivers
L_0000029e552e22f0 .array/port v0000029e55274210, L_0000029e552e3830;
L_0000029e552e3830 .part v0000029e552d8330_0, 2, 30;
S_0000029e55201800 .scope module, "rvsingle" "riscvsingle" 3 8, 6 1 0, S_0000029e55211b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /INPUT 32 "Instr";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 32 "DataAdr";
    .port_info 6 /OUTPUT 32 "WriteData";
    .port_info 7 /INPUT 32 "ReadData";
L_0000029e55272870 .functor BUFZ 32, v0000029e552d5e50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000029e552dc8f0_0 .net "ALUControl", 2 0, L_0000029e55271c30;  1 drivers
v0000029e552db450_0 .net "ALUResult", 31 0, v0000029e552d5e50_0;  1 drivers
v0000029e552dca30_0 .net "ALUSrc", 0 0, L_0000029e552e4cd0;  1 drivers
v0000029e552dbc70_0 .net "DataAdr", 31 0, L_0000029e55272870;  alias, 1 drivers
v0000029e552db4f0_0 .net "ImmSrc", 1 0, L_0000029e552e3a10;  1 drivers
v0000029e552dbdb0_0 .net "Instr", 31 0, L_0000029e5533e6a0;  alias, 1 drivers
v0000029e552db590_0 .net "Jump", 0 0, L_0000029e552e40f0;  1 drivers
v0000029e552dbe50_0 .net "MemWrite", 0 0, L_0000029e552e4690;  alias, 1 drivers
v0000029e552dcb70_0 .net "PC", 31 0, v0000029e552d8330_0;  alias, 1 drivers
v0000029e552dc030_0 .net "PCSrc", 0 0, L_0000029e552721e0;  1 drivers
v0000029e552dccb0_0 .net "ReadData", 31 0, L_0000029e5533e2b0;  alias, 1 drivers
v0000029e552dcd50_0 .net "RegWrite", 0 0, L_0000029e552e3dd0;  1 drivers
v0000029e552dcf30_0 .net "ResultSrc", 1 0, L_0000029e552e4ff0;  1 drivers
v0000029e552db630_0 .net "WriteData", 31 0, L_0000029e552e31f0;  alias, 1 drivers
v0000029e552e4c30_0 .net "Zero", 0 0, L_0000029e552e2110;  1 drivers
v0000029e552e4190_0 .net "clk", 0 0, v0000029e552e4eb0_0;  alias, 1 drivers
v0000029e552e4550_0 .net "reset", 0 0, v0000029e552e49b0_0;  alias, 1 drivers
L_0000029e552e4e10 .part L_0000029e5533e6a0, 0, 7;
L_0000029e552e47d0 .part L_0000029e5533e6a0, 12, 3;
L_0000029e552e5090 .part L_0000029e5533e6a0, 30, 1;
S_0000029e55201990 .scope module, "c" "controller" 6 19, 7 1 0, S_0000029e55201800;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7b5";
    .port_info 3 /INPUT 1 "Zero";
    .port_info 4 /OUTPUT 2 "ResultSrc";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 1 "PCSrc";
    .port_info 7 /OUTPUT 1 "ALUSrc";
    .port_info 8 /OUTPUT 1 "RegWrite";
    .port_info 9 /OUTPUT 1 "Jump";
    .port_info 10 /OUTPUT 2 "ImmSrc";
    .port_info 11 /OUTPUT 3 "ALUControl";
L_0000029e552729c0 .functor AND 1, L_0000029e552e4a50, L_0000029e552e2110, C4<1>, C4<1>;
L_0000029e552721e0 .functor OR 1, L_0000029e552729c0, L_0000029e552e40f0, C4<0>, C4<0>;
v0000029e552d1ed0_0 .net "ALUControl", 2 0, L_0000029e55271c30;  alias, 1 drivers
v0000029e552d1d90_0 .net "ALUOp", 1 0, L_0000029e552e3fb0;  1 drivers
v0000029e552d1110_0 .net "ALUSrc", 0 0, L_0000029e552e4cd0;  alias, 1 drivers
v0000029e552d0350_0 .net "Branch", 0 0, L_0000029e552e4a50;  1 drivers
v0000029e552d0d50_0 .net "ImmSrc", 1 0, L_0000029e552e3a10;  alias, 1 drivers
v0000029e552d1f70_0 .net "Jump", 0 0, L_0000029e552e40f0;  alias, 1 drivers
v0000029e552d1610_0 .net "MemWrite", 0 0, L_0000029e552e4690;  alias, 1 drivers
v0000029e552d0df0_0 .net "PCSrc", 0 0, L_0000029e552721e0;  alias, 1 drivers
v0000029e552d0850_0 .net "RegWrite", 0 0, L_0000029e552e3dd0;  alias, 1 drivers
v0000029e552d2010_0 .net "ResultSrc", 1 0, L_0000029e552e4ff0;  alias, 1 drivers
v0000029e552d0e90_0 .net "Zero", 0 0, L_0000029e552e2110;  alias, 1 drivers
v0000029e552d07b0_0 .net *"_ivl_2", 0 0, L_0000029e552729c0;  1 drivers
v0000029e552d0ad0_0 .net "funct3", 2 0, L_0000029e552e47d0;  1 drivers
v0000029e552d1a70_0 .net "funct7b5", 0 0, L_0000029e552e5090;  1 drivers
v0000029e552d08f0_0 .net "op", 6 0, L_0000029e552e4e10;  1 drivers
L_0000029e552e4b90 .part L_0000029e552e4e10, 5, 1;
S_0000029e55201b20 .scope module, "ad" "aludec" 7 27, 8 1 0, S_0000029e55201990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "opb5";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7b5";
    .port_info 3 /INPUT 2 "ALUOp";
    .port_info 4 /OUTPUT 3 "ALUControl";
L_0000029e55271ed0 .functor AND 1, L_0000029e552e5090, L_0000029e552e4b90, C4<1>, C4<1>;
L_0000029e55271c30 .functor BUFZ 3, v0000029e5525b5a0_0, C4<000>, C4<000>, C4<000>;
v0000029e5525b320_0 .net "ALUControl", 2 0, L_0000029e55271c30;  alias, 1 drivers
v0000029e5525b5a0_0 .var "ALUControl_reg", 2 0;
v0000029e5525bbe0_0 .net "ALUOp", 1 0, L_0000029e552e3fb0;  alias, 1 drivers
v0000029e5525bd20_0 .net "RtypeSub", 0 0, L_0000029e55271ed0;  1 drivers
v0000029e5525bdc0_0 .net "funct3", 2 0, L_0000029e552e47d0;  alias, 1 drivers
v0000029e552d0cb0_0 .net "funct7b5", 0 0, L_0000029e552e5090;  alias, 1 drivers
v0000029e552d0990_0 .net "opb5", 0 0, L_0000029e552e4b90;  1 drivers
E_0000029e5524af50 .event anyedge, v0000029e5525bbe0_0, v0000029e5525bdc0_0, v0000029e5525bd20_0;
S_0000029e551f9a50 .scope module, "md" "maindec" 7 15, 9 1 0, S_0000029e55201990;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /OUTPUT 2 "ResultSrc";
    .port_info 2 /OUTPUT 1 "MemWrite";
    .port_info 3 /OUTPUT 1 "Branch";
    .port_info 4 /OUTPUT 1 "ALUSrc";
    .port_info 5 /OUTPUT 1 "RegWrite";
    .port_info 6 /OUTPUT 1 "Jump";
    .port_info 7 /OUTPUT 2 "ImmSrc";
    .port_info 8 /OUTPUT 2 "ALUOp";
v0000029e552d1390_0 .net "ALUOp", 1 0, L_0000029e552e3fb0;  alias, 1 drivers
v0000029e552d0fd0_0 .net "ALUSrc", 0 0, L_0000029e552e4cd0;  alias, 1 drivers
v0000029e552d1070_0 .net "Branch", 0 0, L_0000029e552e4a50;  alias, 1 drivers
v0000029e552d1570_0 .net "ImmSrc", 1 0, L_0000029e552e3a10;  alias, 1 drivers
v0000029e552d1250_0 .net "Jump", 0 0, L_0000029e552e40f0;  alias, 1 drivers
v0000029e552d0f30_0 .net "MemWrite", 0 0, L_0000029e552e4690;  alias, 1 drivers
v0000029e552d17f0_0 .net "RegWrite", 0 0, L_0000029e552e3dd0;  alias, 1 drivers
v0000029e552d02b0_0 .net "ResultSrc", 1 0, L_0000029e552e4ff0;  alias, 1 drivers
v0000029e552d05d0_0 .net *"_ivl_10", 10 0, v0000029e552d19d0_0;  1 drivers
v0000029e552d19d0_0 .var "controls", 10 0;
v0000029e552d1e30_0 .net "op", 6 0, L_0000029e552e4e10;  alias, 1 drivers
E_0000029e5524b050 .event anyedge, v0000029e552d1e30_0;
L_0000029e552e3dd0 .part v0000029e552d19d0_0, 10, 1;
L_0000029e552e3a10 .part v0000029e552d19d0_0, 8, 2;
L_0000029e552e4cd0 .part v0000029e552d19d0_0, 7, 1;
L_0000029e552e4690 .part v0000029e552d19d0_0, 6, 1;
L_0000029e552e4ff0 .part v0000029e552d19d0_0, 4, 2;
L_0000029e552e4a50 .part v0000029e552d19d0_0, 3, 1;
L_0000029e552e3fb0 .part v0000029e552d19d0_0, 1, 2;
L_0000029e552e40f0 .part v0000029e552d19d0_0, 0, 1;
S_0000029e551f9be0 .scope module, "dp" "datapath" 6 34, 10 1 0, S_0000029e55201800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "ResultSrc";
    .port_info 3 /INPUT 1 "PCSrc";
    .port_info 4 /INPUT 1 "ALUSrc";
    .port_info 5 /INPUT 1 "RegWrite";
    .port_info 6 /INPUT 2 "ImmSrc";
    .port_info 7 /INPUT 3 "ALUControl";
    .port_info 8 /OUTPUT 1 "Zero";
    .port_info 9 /OUTPUT 32 "PC";
    .port_info 10 /INPUT 32 "Instr";
    .port_info 11 /OUTPUT 32 "ALUResult";
    .port_info 12 /OUTPUT 32 "WriteData";
    .port_info 13 /INPUT 32 "ReadData";
P_0000029e5524b090 .param/l "WIDTH" 1 10 14, +C4<00000000000000000000000000100000>;
L_0000029e5533eda0 .functor BUFZ 1, L_0000029e552721e0, C4<0>, C4<0>, C4<0>;
L_0000029e5533e320 .functor OR 1, L_0000029e55271ca0, L_0000029e552721e0, C4<0>, C4<0>;
v0000029e552daa20_0 .net "ALUControl", 2 0, L_0000029e55271c30;  alias, 1 drivers
v0000029e552d9c60_0 .net "ALUControlE", 2 0, v0000029e552d1c50_0;  1 drivers
v0000029e552d99e0_0 .net "ALUResult", 31 0, v0000029e552d5e50_0;  alias, 1 drivers
v0000029e552daac0_0 .net "ALUResultM", 31 0, v0000029e552d1750_0;  1 drivers
v0000029e552dafc0_0 .net "ALUResultW", 31 0, v0000029e552d3e40_0;  1 drivers
v0000029e552da480_0 .net "ALUSrc", 0 0, L_0000029e552e4cd0;  alias, 1 drivers
v0000029e552da020_0 .net "ALUSrcE", 0 0, v0000029e552d1cf0_0;  1 drivers
v0000029e552d9580_0 .net "FlushD", 0 0, L_0000029e5533eda0;  1 drivers
RS_0000029e552858a8 .resolv tri, L_0000029e55271d80, L_0000029e5533e320;
v0000029e552da0c0_0 .net8 "FlushE", 0 0, RS_0000029e552858a8;  2 drivers
v0000029e552da5c0_0 .net "ImmExt", 31 0, v0000029e552d4410_0;  1 drivers
v0000029e552d9d00_0 .net "ImmExtE", 31 0, v0000029e552d3260_0;  1 drivers
v0000029e552dab60_0 .net "ImmSrc", 1 0, L_0000029e552e3a10;  alias, 1 drivers
v0000029e552d9da0_0 .net "Instr", 31 0, L_0000029e5533e6a0;  alias, 1 drivers
v0000029e552d9620_0 .net "InstrD", 31 0, v0000029e552d3760_0;  1 drivers
o0000029e55283328 .functor BUFZ 1, C4<z>; HiZ drive
v0000029e552d9260_0 .net "MemWrite", 0 0, o0000029e55283328;  0 drivers
v0000029e552dac00_0 .net "MemWriteE", 0 0, v0000029e552d2a40_0;  1 drivers
v0000029e552dad40_0 .net "MemWriteM", 0 0, v0000029e552d0170_0;  1 drivers
v0000029e552dae80_0 .net "PC", 31 0, v0000029e552d8330_0;  alias, 1 drivers
v0000029e552d9e40_0 .net "PCD", 31 0, v0000029e552d27c0_0;  1 drivers
v0000029e552d91c0_0 .net "PCE", 31 0, v0000029e552d2ae0_0;  1 drivers
v0000029e552d96c0_0 .net "PCNext", 31 0, L_0000029e552e3ab0;  1 drivers
v0000029e552da7a0_0 .net "PCPlus4", 31 0, L_0000029e552e4f50;  1 drivers
v0000029e552d9ee0_0 .net "PCPlus4D", 31 0, v0000029e552d2360_0;  1 drivers
v0000029e552da840_0 .net "PCPlus4E", 31 0, v0000029e552d36c0_0;  1 drivers
v0000029e552d93a0_0 .net "PCPlus4M", 31 0, v0000029e552d16b0_0;  1 drivers
v0000029e552d9440_0 .net "PCPlus4W", 31 0, v0000029e552d3940_0;  1 drivers
v0000029e552d9760_0 .net "PCSrc", 0 0, L_0000029e552721e0;  alias, 1 drivers
v0000029e552dce90_0 .net "PCTarget", 31 0, L_0000029e552e4af0;  1 drivers
v0000029e552dc5d0_0 .net "RD1E", 31 0, v0000029e552d2d60_0;  1 drivers
v0000029e552dcdf0_0 .net "RD2E", 31 0, v0000029e552d2680_0;  1 drivers
v0000029e552db770_0 .net "RdD", 4 0, L_0000029e552e4730;  1 drivers
v0000029e552dbbd0_0 .net "RdE", 4 0, v0000029e552d2b80_0;  1 drivers
v0000029e552db1d0_0 .net "RdM", 4 0, v0000029e552d14d0_0;  1 drivers
v0000029e552db8b0_0 .net "RdW", 4 0, v0000029e552d3b20_0;  1 drivers
v0000029e552dcfd0_0 .net "ReadData", 31 0, L_0000029e5533e2b0;  alias, 1 drivers
v0000029e552dc3f0_0 .net "ReadDataW", 31 0, v0000029e552d3d00_0;  1 drivers
v0000029e552dcad0_0 .net "RegWrite", 0 0, L_0000029e552e3dd0;  alias, 1 drivers
v0000029e552db950_0 .net "RegWriteE", 0 0, v0000029e552d2c20_0;  1 drivers
v0000029e552dbd10_0 .net "RegWriteM", 0 0, v0000029e552d03f0_0;  1 drivers
v0000029e552dd070_0 .net "RegWriteW", 0 0, v0000029e552d4020_0;  1 drivers
v0000029e552dc670_0 .net "Result", 31 0, L_0000029e552e2750;  1 drivers
v0000029e552dc210_0 .net "ResultSrc", 1 0, L_0000029e552e4ff0;  alias, 1 drivers
v0000029e552db270_0 .net "ResultSrcE", 1 0, v0000029e552d3300_0;  1 drivers
v0000029e552dc490_0 .net "ResultSrcM", 1 0, v0000029e552d1430_0;  1 drivers
v0000029e552dc350_0 .net "ResultSrcW", 1 0, v0000029e552d2180_0;  1 drivers
v0000029e552dc0d0_0 .net "Rs1D", 4 0, L_0000029e552e3bf0;  1 drivers
v0000029e552db6d0_0 .net "Rs1E", 4 0, v0000029e552d3f80_0;  1 drivers
v0000029e552dbef0_0 .net "Rs2D", 4 0, L_0000029e552e45f0;  1 drivers
v0000029e552dc170_0 .net "Rs2E", 4 0, v0000029e552d2cc0_0;  1 drivers
v0000029e552dc710_0 .net "ScrA_df", 31 0, v0000029e552d7750_0;  1 drivers
v0000029e552dc530_0 .net "ScrB_df", 31 0, v0000029e552da8e0_0;  1 drivers
v0000029e552db9f0_0 .net "SrcA", 31 0, L_0000029e552e3790;  1 drivers
v0000029e552dc990_0 .net "SrcB", 31 0, L_0000029e552e2570;  1 drivers
v0000029e552db810_0 .net "StallD", 0 0, L_0000029e55272100;  1 drivers
v0000029e552dba90_0 .net "StallF", 0 0, L_0000029e55271d10;  1 drivers
v0000029e552db310_0 .net "WriteData", 31 0, L_0000029e552e31f0;  alias, 1 drivers
v0000029e552dcc10_0 .net "WriteDataM", 31 0, v0000029e552d0a30_0;  1 drivers
v0000029e552db3b0_0 .net "Zero", 0 0, L_0000029e552e2110;  alias, 1 drivers
v0000029e552dc7b0_0 .net "clk", 0 0, v0000029e552e4eb0_0;  alias, 1 drivers
v0000029e552dbf90_0 .net "forwardAE", 1 0, v0000029e552d4cd0_0;  1 drivers
v0000029e552dc850_0 .net "forwardBE", 1 0, v0000029e552d5090_0;  1 drivers
v0000029e552dbb30_0 .net "lwStall", 0 0, L_0000029e55271ca0;  1 drivers
v0000029e552dc2b0_0 .net "reset", 0 0, v0000029e552e49b0_0;  alias, 1 drivers
E_0000029e5524b890 .event anyedge, v0000029e552d8a10_0;
L_0000029e552e3bf0 .part v0000029e552d3760_0, 15, 5;
L_0000029e552e45f0 .part v0000029e552d3760_0, 20, 5;
L_0000029e552e4730 .part v0000029e552d3760_0, 7, 5;
L_0000029e552e3d30 .part v0000029e552d3300_0, 0, 1;
L_0000029e552e1f30 .part v0000029e552d3760_0, 7, 25;
S_0000029e551f9d70 .scope module, "EXMEM" "EX_MEM" 10 287, 11 1 0, S_0000029e551f9be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "RegWriteE";
    .port_info 3 /INPUT 1 "MemWriteE";
    .port_info 4 /INPUT 2 "ResultSrcE";
    .port_info 5 /INPUT 32 "ALUResultE";
    .port_info 6 /INPUT 32 "WriteDataE";
    .port_info 7 /INPUT 32 "PCPlus4E";
    .port_info 8 /INPUT 5 "RdE";
    .port_info 9 /OUTPUT 1 "RegWriteM";
    .port_info 10 /OUTPUT 1 "MemWriteM";
    .port_info 11 /OUTPUT 2 "ResultSrcM";
    .port_info 12 /OUTPUT 32 "ALUResultM";
    .port_info 13 /OUTPUT 32 "WriteDataM";
    .port_info 14 /OUTPUT 32 "PCPlus4M";
    .port_info 15 /OUTPUT 5 "RdM";
v0000029e552d0b70_0 .net "ALUResultE", 31 0, v0000029e552d5e50_0;  alias, 1 drivers
v0000029e552d1750_0 .var "ALUResultM", 31 0;
v0000029e552d0c10_0 .net "MemWriteE", 0 0, v0000029e552d2a40_0;  alias, 1 drivers
v0000029e552d0170_0 .var "MemWriteM", 0 0;
v0000029e552d11b0_0 .net "PCPlus4E", 31 0, v0000029e552d36c0_0;  alias, 1 drivers
v0000029e552d16b0_0 .var "PCPlus4M", 31 0;
v0000029e552d12f0_0 .net "RdE", 4 0, v0000029e552d2b80_0;  alias, 1 drivers
v0000029e552d14d0_0 .var "RdM", 4 0;
v0000029e552d1890_0 .net "RegWriteE", 0 0, v0000029e552d2c20_0;  alias, 1 drivers
v0000029e552d03f0_0 .var "RegWriteM", 0 0;
v0000029e552d0490_0 .net "ResultSrcE", 1 0, v0000029e552d3300_0;  alias, 1 drivers
v0000029e552d1430_0 .var "ResultSrcM", 1 0;
v0000029e552d1930_0 .net "WriteDataE", 31 0, v0000029e552da8e0_0;  alias, 1 drivers
v0000029e552d0a30_0 .var "WriteDataM", 31 0;
v0000029e552d0670_0 .net "clk", 0 0, v0000029e552e4eb0_0;  alias, 1 drivers
v0000029e552d1b10_0 .net "reset", 0 0, v0000029e552e49b0_0;  alias, 1 drivers
E_0000029e5524b110 .event posedge, v0000029e552d1b10_0, v0000029e552748f0_0;
S_0000029e551f0b50 .scope module, "IDEX" "ID_EX" 10 189, 12 1 0, S_0000029e551f9be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "RegWriteD";
    .port_info 3 /INPUT 1 "MemWriteD";
    .port_info 4 /INPUT 1 "ALUSrcD";
    .port_info 5 /INPUT 2 "ResultSrcD";
    .port_info 6 /INPUT 3 "ALUControlD";
    .port_info 7 /INPUT 32 "RD1D";
    .port_info 8 /INPUT 32 "RD2D";
    .port_info 9 /INPUT 32 "ImmExtD";
    .port_info 10 /INPUT 32 "PCD";
    .port_info 11 /INPUT 32 "PCPlus4D";
    .port_info 12 /INPUT 5 "Rs1D";
    .port_info 13 /INPUT 5 "Rs2D";
    .port_info 14 /INPUT 5 "RdD";
    .port_info 15 /INPUT 1 "FlushE";
    .port_info 16 /OUTPUT 1 "RegWriteE";
    .port_info 17 /OUTPUT 1 "MemWriteE";
    .port_info 18 /OUTPUT 1 "ALUSrcE";
    .port_info 19 /OUTPUT 2 "ResultSrcE";
    .port_info 20 /OUTPUT 3 "ALUControlE";
    .port_info 21 /OUTPUT 32 "RD1E";
    .port_info 22 /OUTPUT 32 "RD2E";
    .port_info 23 /OUTPUT 32 "ImmExtE";
    .port_info 24 /OUTPUT 32 "PCE";
    .port_info 25 /OUTPUT 32 "PCPlus4E";
    .port_info 26 /OUTPUT 5 "Rs1E";
    .port_info 27 /OUTPUT 5 "Rs2E";
    .port_info 28 /OUTPUT 5 "RdE";
v0000029e552d1bb0_0 .net "ALUControlD", 2 0, L_0000029e55271c30;  alias, 1 drivers
v0000029e552d1c50_0 .var "ALUControlE", 2 0;
v0000029e552d0530_0 .net "ALUSrcD", 0 0, L_0000029e552e4cd0;  alias, 1 drivers
v0000029e552d1cf0_0 .var "ALUSrcE", 0 0;
L_0000029e552e6580 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000029e552d0710_0 .net "FlushE", 0 0, L_0000029e552e6580;  1 drivers
v0000029e552d3120_0 .net "ImmExtD", 31 0, v0000029e552d4410_0;  alias, 1 drivers
v0000029e552d3260_0 .var "ImmExtE", 31 0;
v0000029e552d22c0_0 .net "MemWriteD", 0 0, o0000029e55283328;  alias, 0 drivers
v0000029e552d2a40_0 .var "MemWriteE", 0 0;
v0000029e552d25e0_0 .net "PCD", 31 0, v0000029e552d27c0_0;  alias, 1 drivers
v0000029e552d2ae0_0 .var "PCE", 31 0;
v0000029e552d31c0_0 .net "PCPlus4D", 31 0, v0000029e552d2360_0;  alias, 1 drivers
v0000029e552d36c0_0 .var "PCPlus4E", 31 0;
v0000029e552d2f40_0 .net "RD1D", 31 0, L_0000029e552e3790;  alias, 1 drivers
v0000029e552d2d60_0 .var "RD1E", 31 0;
v0000029e552d3ee0_0 .net "RD2D", 31 0, L_0000029e552e31f0;  alias, 1 drivers
v0000029e552d2680_0 .var "RD2E", 31 0;
v0000029e552d2720_0 .net "RdD", 4 0, L_0000029e552e4730;  alias, 1 drivers
v0000029e552d2b80_0 .var "RdE", 4 0;
v0000029e552d2860_0 .net "RegWriteD", 0 0, L_0000029e552e3dd0;  alias, 1 drivers
v0000029e552d2c20_0 .var "RegWriteE", 0 0;
v0000029e552d3580_0 .net "ResultSrcD", 1 0, L_0000029e552e4ff0;  alias, 1 drivers
v0000029e552d3300_0 .var "ResultSrcE", 1 0;
v0000029e552d3a80_0 .net "Rs1D", 4 0, L_0000029e552e3bf0;  alias, 1 drivers
v0000029e552d3f80_0 .var "Rs1E", 4 0;
v0000029e552d38a0_0 .net "Rs2D", 4 0, L_0000029e552e45f0;  alias, 1 drivers
v0000029e552d2cc0_0 .var "Rs2E", 4 0;
v0000029e552d2fe0_0 .net "clk", 0 0, v0000029e552e4eb0_0;  alias, 1 drivers
v0000029e552d3080_0 .net "reset", 0 0, v0000029e552e49b0_0;  alias, 1 drivers
S_0000029e551d9a20 .scope module, "IFID" "IF_ID" 10 120, 13 1 0, S_0000029e551f9be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "stallD";
    .port_info 3 /INPUT 1 "flushD";
    .port_info 4 /INPUT 32 "InstrF";
    .port_info 5 /INPUT 32 "PCF";
    .port_info 6 /INPUT 32 "PCPlus4F";
    .port_info 7 /OUTPUT 32 "InstrD";
    .port_info 8 /OUTPUT 32 "PCD";
    .port_info 9 /OUTPUT 32 "PCPlus4D";
v0000029e552d3760_0 .var "InstrD", 31 0;
v0000029e552d2e00_0 .net "InstrF", 31 0, L_0000029e5533e6a0;  alias, 1 drivers
v0000029e552d27c0_0 .var "PCD", 31 0;
v0000029e552d2ea0_0 .net "PCF", 31 0, v0000029e552d8330_0;  alias, 1 drivers
v0000029e552d2360_0 .var "PCPlus4D", 31 0;
v0000029e552d33a0_0 .net "PCPlus4F", 31 0, L_0000029e552e4f50;  alias, 1 drivers
v0000029e552d3620_0 .net "clk", 0 0, v0000029e552e4eb0_0;  alias, 1 drivers
L_0000029e552e62b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000029e552d3440_0 .net "flushD", 0 0, L_0000029e552e62b0;  1 drivers
v0000029e552d3c60_0 .net "reset", 0 0, v0000029e552e49b0_0;  alias, 1 drivers
L_0000029e552e6268 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000029e552d34e0_0 .net "stallD", 0 0, L_0000029e552e6268;  1 drivers
S_0000029e551d5db0 .scope module, "MEMWB" "MEM_WB" 10 317, 14 1 0, S_0000029e551f9be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "RegWriteM";
    .port_info 3 /INPUT 2 "ResultSrcM";
    .port_info 4 /INPUT 32 "ALUResultM";
    .port_info 5 /INPUT 32 "ReadDataM";
    .port_info 6 /INPUT 32 "PCPlus4M";
    .port_info 7 /INPUT 5 "RdM";
    .port_info 8 /OUTPUT 1 "RegWriteW";
    .port_info 9 /OUTPUT 2 "ResultSrcW";
    .port_info 10 /OUTPUT 32 "ALUResultW";
    .port_info 11 /OUTPUT 32 "ReadDataW";
    .port_info 12 /OUTPUT 32 "PCPlus4W";
    .port_info 13 /OUTPUT 5 "RdW";
v0000029e552d2900_0 .net "ALUResultM", 31 0, v0000029e552d1750_0;  alias, 1 drivers
v0000029e552d3e40_0 .var "ALUResultW", 31 0;
v0000029e552d3800_0 .net "PCPlus4M", 31 0, v0000029e552d16b0_0;  alias, 1 drivers
v0000029e552d3940_0 .var "PCPlus4W", 31 0;
v0000029e552d39e0_0 .net "RdM", 4 0, v0000029e552d14d0_0;  alias, 1 drivers
v0000029e552d3b20_0 .var "RdW", 4 0;
v0000029e552d3bc0_0 .net "ReadDataM", 31 0, L_0000029e5533e2b0;  alias, 1 drivers
v0000029e552d3d00_0 .var "ReadDataW", 31 0;
v0000029e552d3da0_0 .net "RegWriteM", 0 0, v0000029e552d03f0_0;  alias, 1 drivers
v0000029e552d4020_0 .var "RegWriteW", 0 0;
v0000029e552d29a0_0 .net "ResultSrcM", 1 0, v0000029e552d1430_0;  alias, 1 drivers
v0000029e552d2180_0 .var "ResultSrcW", 1 0;
v0000029e552d2220_0 .net "clk", 0 0, v0000029e552e4eb0_0;  alias, 1 drivers
v0000029e552d2400_0 .net "reset", 0 0, v0000029e552e49b0_0;  alias, 1 drivers
S_0000029e551d5f40 .scope module, "alu" "alu" 10 272, 15 1 0, S_0000029e551f9be0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "alucontrol";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
L_0000029e55271fb0 .functor NOT 32, L_0000029e552e2570, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000029e55272020 .functor NOT 1, L_0000029e552e36f0, C4<0>, C4<0>, C4<0>;
L_0000029e55272250 .functor NOT 1, L_0000029e552e2070, C4<0>, C4<0>, C4<0>;
L_0000029e552722c0 .functor AND 1, L_0000029e55272020, L_0000029e55272250, C4<1>, C4<1>;
L_0000029e55272330 .functor NOT 1, L_0000029e552e2390, C4<0>, C4<0>, C4<0>;
L_0000029e55234770 .functor AND 1, L_0000029e55272330, L_0000029e552e13f0, C4<1>, C4<1>;
L_0000029e55234000 .functor OR 1, L_0000029e552722c0, L_0000029e55234770, C4<0>, C4<0>;
L_0000029e552345b0 .functor XOR 1, L_0000029e552e2bb0, L_0000029e552e3650, C4<0>, C4<0>;
L_0000029e55233a50 .functor XOR 1, L_0000029e552345b0, L_0000029e552e15d0, C4<0>, C4<0>;
L_0000029e55234310 .functor NOT 1, L_0000029e55233a50, C4<0>, C4<0>, C4<0>;
L_0000029e551d09b0 .functor XOR 1, L_0000029e552e3970, L_0000029e552e21b0, C4<0>, C4<0>;
L_0000029e5533ed30 .functor AND 1, L_0000029e55234310, L_0000029e551d09b0, C4<1>, C4<1>;
L_0000029e5533eef0 .functor AND 1, L_0000029e5533ed30, L_0000029e55234000, C4<1>, C4<1>;
v0000029e552d24a0_0 .net *"_ivl_11", 0 0, L_0000029e552e1e90;  1 drivers
v0000029e552d2540_0 .net *"_ivl_12", 31 0, L_0000029e552e1fd0;  1 drivers
L_0000029e552e6658 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029e552d5310_0 .net *"_ivl_15", 30 0, L_0000029e552e6658;  1 drivers
v0000029e552d4870_0 .net *"_ivl_19", 0 0, L_0000029e552e36f0;  1 drivers
v0000029e552d5f90_0 .net *"_ivl_20", 0 0, L_0000029e55272020;  1 drivers
v0000029e552d5130_0 .net *"_ivl_23", 0 0, L_0000029e552e2070;  1 drivers
v0000029e552d5a90_0 .net *"_ivl_24", 0 0, L_0000029e55272250;  1 drivers
v0000029e552d6030_0 .net *"_ivl_26", 0 0, L_0000029e552722c0;  1 drivers
v0000029e552d58b0_0 .net *"_ivl_29", 0 0, L_0000029e552e2390;  1 drivers
v0000029e552d4550_0 .net *"_ivl_3", 0 0, L_0000029e552e1d50;  1 drivers
v0000029e552d4d70_0 .net *"_ivl_30", 0 0, L_0000029e55272330;  1 drivers
v0000029e552d4910_0 .net *"_ivl_33", 0 0, L_0000029e552e13f0;  1 drivers
v0000029e552d5b30_0 .net *"_ivl_34", 0 0, L_0000029e55234770;  1 drivers
L_0000029e552e66a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029e552d4e10_0 .net/2u *"_ivl_38", 31 0, L_0000029e552e66a0;  1 drivers
v0000029e552d45f0_0 .net *"_ivl_4", 31 0, L_0000029e55271fb0;  1 drivers
v0000029e552d4230_0 .net *"_ivl_43", 0 0, L_0000029e552e2bb0;  1 drivers
v0000029e552d4690_0 .net *"_ivl_45", 0 0, L_0000029e552e3650;  1 drivers
v0000029e552d5bd0_0 .net *"_ivl_46", 0 0, L_0000029e552345b0;  1 drivers
v0000029e552d5950_0 .net *"_ivl_49", 0 0, L_0000029e552e15d0;  1 drivers
v0000029e552d5270_0 .net *"_ivl_50", 0 0, L_0000029e55233a50;  1 drivers
v0000029e552d53b0_0 .net *"_ivl_52", 0 0, L_0000029e55234310;  1 drivers
v0000029e552d59f0_0 .net *"_ivl_55", 0 0, L_0000029e552e3970;  1 drivers
v0000029e552d4ff0_0 .net *"_ivl_57", 0 0, L_0000029e552e21b0;  1 drivers
v0000029e552d5ef0_0 .net *"_ivl_58", 0 0, L_0000029e551d09b0;  1 drivers
v0000029e552d5db0_0 .net *"_ivl_60", 0 0, L_0000029e5533ed30;  1 drivers
v0000029e552d4730_0 .net *"_ivl_8", 31 0, L_0000029e552e1b70;  1 drivers
v0000029e552d5590_0 .net "a", 31 0, v0000029e552d7750_0;  alias, 1 drivers
v0000029e552d4eb0_0 .net "alucontrol", 2 0, v0000029e552d1c50_0;  alias, 1 drivers
v0000029e552d4f50_0 .net "b", 31 0, L_0000029e552e2570;  alias, 1 drivers
v0000029e552d5630_0 .net "condinvb", 31 0, L_0000029e552e3150;  1 drivers
v0000029e552d44b0_0 .net "isAddSub", 0 0, L_0000029e55234000;  1 drivers
v0000029e552d49b0_0 .net "result", 31 0, v0000029e552d5e50_0;  alias, 1 drivers
v0000029e552d5e50_0 .var "result_reg", 31 0;
v0000029e552d4a50_0 .net "sum", 31 0, L_0000029e552e1cb0;  1 drivers
v0000029e552d4190_0 .net "v", 0 0, L_0000029e5533eef0;  1 drivers
v0000029e552d47d0_0 .net "zero", 0 0, L_0000029e552e2110;  alias, 1 drivers
E_0000029e5524b3d0/0 .event anyedge, v0000029e552d1c50_0, v0000029e552d4a50_0, v0000029e552d5590_0, v0000029e552d4f50_0;
E_0000029e5524b3d0/1 .event anyedge, v0000029e552d4190_0;
E_0000029e5524b3d0 .event/or E_0000029e5524b3d0/0, E_0000029e5524b3d0/1;
L_0000029e552e1d50 .part v0000029e552d1c50_0, 0, 1;
L_0000029e552e3150 .functor MUXZ 32, L_0000029e552e2570, L_0000029e55271fb0, L_0000029e552e1d50, C4<>;
L_0000029e552e1b70 .arith/sum 32, v0000029e552d7750_0, L_0000029e552e3150;
L_0000029e552e1e90 .part v0000029e552d1c50_0, 0, 1;
L_0000029e552e1fd0 .concat [ 1 31 0 0], L_0000029e552e1e90, L_0000029e552e6658;
L_0000029e552e1cb0 .arith/sum 32, L_0000029e552e1b70, L_0000029e552e1fd0;
L_0000029e552e36f0 .part v0000029e552d1c50_0, 2, 1;
L_0000029e552e2070 .part v0000029e552d1c50_0, 1, 1;
L_0000029e552e2390 .part v0000029e552d1c50_0, 1, 1;
L_0000029e552e13f0 .part v0000029e552d1c50_0, 0, 1;
L_0000029e552e2110 .cmp/eq 32, v0000029e552d5e50_0, L_0000029e552e66a0;
L_0000029e552e2bb0 .part v0000029e552d1c50_0, 0, 1;
L_0000029e552e3650 .part v0000029e552d7750_0, 31, 1;
L_0000029e552e15d0 .part L_0000029e552e2570, 31, 1;
L_0000029e552e3970 .part v0000029e552d7750_0, 31, 1;
L_0000029e552e21b0 .part L_0000029e552e1cb0, 31, 1;
S_0000029e551d60d0 .scope module, "ext" "extend" 10 182, 16 1 0, S_0000029e551f9be0;
 .timescale 0 0;
    .port_info 0 /INPUT 25 "instr";
    .port_info 1 /INPUT 2 "immsrc";
    .port_info 2 /OUTPUT 32 "immext";
v0000029e552d4af0_0 .net "immext", 31 0, v0000029e552d4410_0;  alias, 1 drivers
v0000029e552d4410_0 .var "immext_reg", 31 0;
v0000029e552d42d0_0 .net "immsrc", 1 0, L_0000029e552e3a10;  alias, 1 drivers
v0000029e552d5810_0 .net "instr", 31 7, L_0000029e552e1f30;  1 drivers
E_0000029e5524ce50 .event anyedge, v0000029e552d1570_0, v0000029e552d5810_0;
S_0000029e551d0f30 .scope module, "forwaring1" "dataforwaring" 10 236, 17 1 0, S_0000029e551f9be0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Rs1E";
    .port_info 1 /INPUT 5 "Rs2E";
    .port_info 2 /INPUT 5 "RdM";
    .port_info 3 /INPUT 5 "RdW";
    .port_info 4 /INPUT 1 "RegWriteM";
    .port_info 5 /INPUT 1 "RegWriteW";
    .port_info 6 /OUTPUT 2 "forwardAE";
    .port_info 7 /OUTPUT 2 "forwardBE";
v0000029e552d4370_0 .net "RdM", 4 0, v0000029e552d14d0_0;  alias, 1 drivers
v0000029e552d56d0_0 .net "RdW", 4 0, v0000029e552d3b20_0;  alias, 1 drivers
v0000029e552d5770_0 .net "RegWriteM", 0 0, v0000029e552d03f0_0;  alias, 1 drivers
v0000029e552d4b90_0 .net "RegWriteW", 0 0, v0000029e552d4020_0;  alias, 1 drivers
v0000029e552d4c30_0 .net "Rs1E", 4 0, v0000029e552d3f80_0;  alias, 1 drivers
v0000029e552d5c70_0 .net "Rs2E", 4 0, v0000029e552d2cc0_0;  alias, 1 drivers
v0000029e552d4cd0_0 .var "forwardAE", 1 0;
v0000029e552d5090_0 .var "forwardBE", 1 0;
E_0000029e5524c550/0 .event anyedge, v0000029e552d03f0_0, v0000029e552d14d0_0, v0000029e552d3f80_0, v0000029e552d4020_0;
E_0000029e5524c550/1 .event anyedge, v0000029e552d3b20_0, v0000029e552d2cc0_0;
E_0000029e5524c550 .event/or E_0000029e5524c550/0, E_0000029e5524c550/1;
S_0000029e551ca630 .scope module, "pcadd4" "adder" 10 98, 18 1 0, S_0000029e551f9be0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "StallF";
    .port_info 3 /OUTPUT 32 "y";
o0000029e55284b28 .functor BUFZ 1, C4<z>; HiZ drive
v0000029e552d5d10_0 .net "StallF", 0 0, o0000029e55284b28;  0 drivers
v0000029e552d5450_0 .net "a", 31 0, v0000029e552d8330_0;  alias, 1 drivers
L_0000029e552e6220 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000029e552d51d0_0 .net "b", 31 0, L_0000029e552e6220;  1 drivers
v0000029e552d54f0_0 .net "y", 31 0, L_0000029e552e4f50;  alias, 1 drivers
L_0000029e552e4f50 .arith/sum 32, v0000029e552d8330_0, L_0000029e552e6220;
S_0000029e552d6fb0 .scope module, "pcaddbranch" "adder" 10 104, 18 1 0, S_0000029e551f9be0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "StallF";
    .port_info 3 /OUTPUT 32 "y";
o0000029e55284c48 .functor BUFZ 1, C4<z>; HiZ drive
v0000029e552d8290_0 .net "StallF", 0 0, o0000029e55284c48;  0 drivers
v0000029e552d7890_0 .net "a", 31 0, v0000029e552d8330_0;  alias, 1 drivers
v0000029e552d8dd0_0 .net "b", 31 0, v0000029e552d4410_0;  alias, 1 drivers
v0000029e552d88d0_0 .net "y", 31 0, L_0000029e552e4af0;  alias, 1 drivers
L_0000029e552e4af0 .arith/sum 32, v0000029e552d8330_0, v0000029e552d4410_0;
S_0000029e552d61a0 .scope module, "pcmux" "mux2" 10 110, 19 1 0, S_0000029e551f9be0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0000029e5524c350 .param/l "WIDTH" 0 19 5, +C4<00000000000000000000000000100000>;
v0000029e552d8e70_0 .net "d0", 31 0, L_0000029e552e4f50;  alias, 1 drivers
v0000029e552d8010_0 .net "d1", 31 0, L_0000029e552e4af0;  alias, 1 drivers
v0000029e552d7a70_0 .net "s", 0 0, L_0000029e552721e0;  alias, 1 drivers
v0000029e552d8150_0 .net "y", 31 0, L_0000029e552e3ab0;  alias, 1 drivers
L_0000029e552e3ab0 .functor MUXZ 32, L_0000029e552e4f50, L_0000029e552e4af0, L_0000029e552721e0, C4<>;
S_0000029e552d6330 .scope module, "pcreg" "flopr" 10 84, 20 1 0, S_0000029e551f9be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /INPUT 1 "StallF";
    .port_info 4 /OUTPUT 32 "q";
P_0000029e5524cc90 .param/l "WIDTH" 0 20 6, +C4<00000000000000000000000000100000>;
L_0000029e552e61d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000029e552d80b0_0 .net "StallF", 0 0, L_0000029e552e61d8;  1 drivers
v0000029e552d72f0_0 .net "clk", 0 0, v0000029e552e4eb0_0;  alias, 1 drivers
v0000029e552d81f0_0 .net "d", 31 0, L_0000029e552e3ab0;  alias, 1 drivers
v0000029e552d8330_0 .var "q", 31 0;
v0000029e552d8970_0 .net "reset", 0 0, v0000029e552e49b0_0;  alias, 1 drivers
S_0000029e552d64c0 .scope module, "resultmux" "mux3" 10 345, 21 1 0, S_0000029e551f9be0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_0000029e5524c950 .param/l "WIDTH" 0 21 5, +C4<00000000000000000000000000100000>;
v0000029e552d8830_0 .net *"_ivl_1", 0 0, L_0000029e552e3290;  1 drivers
v0000029e552d7cf0_0 .net *"_ivl_3", 0 0, L_0000029e552e2250;  1 drivers
v0000029e552d77f0_0 .net *"_ivl_4", 31 0, L_0000029e552e1490;  1 drivers
v0000029e552d8790_0 .net "d0", 31 0, v0000029e552d3e40_0;  alias, 1 drivers
v0000029e552d9050_0 .net "d1", 31 0, v0000029e552d3d00_0;  alias, 1 drivers
v0000029e552d7c50_0 .net "d2", 31 0, v0000029e552d3940_0;  alias, 1 drivers
v0000029e552d83d0_0 .net "s", 1 0, v0000029e552d2180_0;  alias, 1 drivers
v0000029e552d8a10_0 .net "y", 31 0, L_0000029e552e2750;  alias, 1 drivers
L_0000029e552e3290 .part v0000029e552d2180_0, 1, 1;
L_0000029e552e2250 .part v0000029e552d2180_0, 0, 1;
L_0000029e552e1490 .functor MUXZ 32, v0000029e552d3e40_0, v0000029e552d3d00_0, L_0000029e552e2250, C4<>;
L_0000029e552e2750 .functor MUXZ 32, L_0000029e552e1490, v0000029e552d3940_0, L_0000029e552e3290, C4<>;
S_0000029e552d6e20 .scope module, "rf" "regfile" 10 166, 22 1 0, S_0000029e551f9be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 5 "a1";
    .port_info 3 /INPUT 5 "a2";
    .port_info 4 /INPUT 5 "a3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
v0000029e552d8470_0 .net *"_ivl_0", 31 0, L_0000029e552e2430;  1 drivers
v0000029e552d8510_0 .net *"_ivl_10", 6 0, L_0000029e552e1c10;  1 drivers
L_0000029e552e63d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000029e552d8b50_0 .net *"_ivl_13", 1 0, L_0000029e552e63d0;  1 drivers
L_0000029e552e6418 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029e552d7930_0 .net/2u *"_ivl_14", 31 0, L_0000029e552e6418;  1 drivers
v0000029e552d8ab0_0 .net *"_ivl_18", 31 0, L_0000029e552e26b0;  1 drivers
L_0000029e552e6460 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029e552d8bf0_0 .net *"_ivl_21", 26 0, L_0000029e552e6460;  1 drivers
L_0000029e552e64a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029e552d71b0_0 .net/2u *"_ivl_22", 31 0, L_0000029e552e64a8;  1 drivers
v0000029e552d79d0_0 .net *"_ivl_24", 0 0, L_0000029e552e1ad0;  1 drivers
v0000029e552d8f10_0 .net *"_ivl_26", 31 0, L_0000029e552e2a70;  1 drivers
v0000029e552d7390_0 .net *"_ivl_28", 6 0, L_0000029e552e1df0;  1 drivers
L_0000029e552e6340 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029e552d8650_0 .net *"_ivl_3", 26 0, L_0000029e552e6340;  1 drivers
L_0000029e552e64f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000029e552d7b10_0 .net *"_ivl_31", 1 0, L_0000029e552e64f0;  1 drivers
L_0000029e552e6538 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029e552d7e30_0 .net/2u *"_ivl_32", 31 0, L_0000029e552e6538;  1 drivers
L_0000029e552e6388 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029e552d7ed0_0 .net/2u *"_ivl_4", 31 0, L_0000029e552e6388;  1 drivers
v0000029e552d86f0_0 .net *"_ivl_6", 0 0, L_0000029e552e24d0;  1 drivers
v0000029e552d7f70_0 .net *"_ivl_8", 31 0, L_0000029e552e27f0;  1 drivers
v0000029e552d7bb0_0 .net "a1", 4 0, L_0000029e552e3bf0;  alias, 1 drivers
v0000029e552d8fb0_0 .net "a2", 4 0, L_0000029e552e45f0;  alias, 1 drivers
v0000029e552d7d90_0 .net "a3", 4 0, v0000029e552d3b20_0;  alias, 1 drivers
v0000029e552d7250_0 .net "clk", 0 0, v0000029e552e4eb0_0;  alias, 1 drivers
v0000029e552d85b0_0 .net "rd1", 31 0, L_0000029e552e3790;  alias, 1 drivers
v0000029e552d8c90_0 .net "rd2", 31 0, L_0000029e552e31f0;  alias, 1 drivers
v0000029e552d8d30 .array "rf", 0 31, 31 0;
v0000029e552d7430_0 .net "wd3", 31 0, L_0000029e552e2750;  alias, 1 drivers
v0000029e552d74d0_0 .net "we3", 0 0, v0000029e552d4020_0;  alias, 1 drivers
L_0000029e552e2430 .concat [ 5 27 0 0], L_0000029e552e3bf0, L_0000029e552e6340;
L_0000029e552e24d0 .cmp/ne 32, L_0000029e552e2430, L_0000029e552e6388;
L_0000029e552e27f0 .array/port v0000029e552d8d30, L_0000029e552e1c10;
L_0000029e552e1c10 .concat [ 5 2 0 0], L_0000029e552e3bf0, L_0000029e552e63d0;
L_0000029e552e3790 .functor MUXZ 32, L_0000029e552e6418, L_0000029e552e27f0, L_0000029e552e24d0, C4<>;
L_0000029e552e26b0 .concat [ 5 27 0 0], L_0000029e552e45f0, L_0000029e552e6460;
L_0000029e552e1ad0 .cmp/ne 32, L_0000029e552e26b0, L_0000029e552e64a8;
L_0000029e552e2a70 .array/port v0000029e552d8d30, L_0000029e552e1df0;
L_0000029e552e1df0 .concat [ 5 2 0 0], L_0000029e552e45f0, L_0000029e552e64f0;
L_0000029e552e31f0 .functor MUXZ 32, L_0000029e552e6538, L_0000029e552e2a70, L_0000029e552e1ad0, C4<>;
S_0000029e552d6650 .scope module, "scra_df" "mux_df" 10 242, 23 1 0, S_0000029e551f9be0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "forward";
    .port_info 1 /INPUT 32 "data_in";
    .port_info 2 /INPUT 32 "AluResultM";
    .port_info 3 /INPUT 32 "ResultW";
    .port_info 4 /OUTPUT 32 "data_out";
v0000029e552d76b0_0 .net "AluResultM", 31 0, v0000029e552d1750_0;  alias, 1 drivers
v0000029e552d7570_0 .net "ResultW", 31 0, L_0000029e552e2750;  alias, 1 drivers
v0000029e552d7610_0 .net "data_in", 31 0, v0000029e552d2d60_0;  alias, 1 drivers
v0000029e552d7750_0 .var "data_out", 31 0;
L_0000029e552e65c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000029e552da200_0 .net "forward", 1 0, L_0000029e552e65c8;  1 drivers
E_0000029e5524c990 .event anyedge, v0000029e552da200_0, v0000029e552d2d60_0, v0000029e552d1750_0, v0000029e552d8a10_0;
S_0000029e552d6b00 .scope module, "scrb_df" "mux_df" 10 247, 23 1 0, S_0000029e551f9be0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "forward";
    .port_info 1 /INPUT 32 "data_in";
    .port_info 2 /INPUT 32 "AluResultM";
    .port_info 3 /INPUT 32 "ResultW";
    .port_info 4 /OUTPUT 32 "data_out";
v0000029e552da2a0_0 .net "AluResultM", 31 0, v0000029e552d1750_0;  alias, 1 drivers
v0000029e552d98a0_0 .net "ResultW", 31 0, L_0000029e552e2750;  alias, 1 drivers
v0000029e552dade0_0 .net "data_in", 31 0, v0000029e552d2680_0;  alias, 1 drivers
v0000029e552da8e0_0 .var "data_out", 31 0;
L_0000029e552e6610 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000029e552da660_0 .net "forward", 1 0, L_0000029e552e6610;  1 drivers
E_0000029e5524bf50 .event anyedge, v0000029e552da660_0, v0000029e552d2680_0, v0000029e552d1750_0, v0000029e552d8a10_0;
S_0000029e552d67e0 .scope module, "srcbmux" "mux2" 10 265, 19 1 0, S_0000029e551f9be0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0000029e5524bfd0 .param/l "WIDTH" 0 19 5, +C4<00000000000000000000000000100000>;
v0000029e552d9800_0 .net "d0", 31 0, v0000029e552da8e0_0;  alias, 1 drivers
v0000029e552db060_0 .net "d1", 31 0, v0000029e552d3260_0;  alias, 1 drivers
v0000029e552d9a80_0 .net "s", 0 0, v0000029e552d1cf0_0;  alias, 1 drivers
v0000029e552da980_0 .net "y", 31 0, L_0000029e552e2570;  alias, 1 drivers
L_0000029e552e2570 .functor MUXZ 32, v0000029e552da8e0_0, v0000029e552d3260_0, v0000029e552d1cf0_0, C4<>;
S_0000029e552d6970 .scope module, "stallunit" "stalling" 10 149, 24 1 0, S_0000029e551f9be0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Rs1D";
    .port_info 1 /INPUT 5 "Rs2D";
    .port_info 2 /INPUT 5 "RdE";
    .port_info 3 /INPUT 1 "ResultSrcE";
    .port_info 4 /OUTPUT 1 "lwStall";
    .port_info 5 /OUTPUT 1 "StallF";
    .port_info 6 /OUTPUT 1 "StallD";
    .port_info 7 /OUTPUT 1 "FlushE";
L_0000029e552e62f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000029e55271b50 .functor XNOR 1, L_0000029e552e3d30, L_0000029e552e62f8, C4<0>, C4<0>;
L_0000029e55271f40 .functor OR 1, L_0000029e552e3c90, L_0000029e552e3e70, C4<0>, C4<0>;
L_0000029e55271ca0 .functor AND 1, L_0000029e55271b50, L_0000029e55271f40, C4<1>, C4<1>;
L_0000029e55271d10 .functor BUFZ 1, L_0000029e55271ca0, C4<0>, C4<0>, C4<0>;
L_0000029e55272100 .functor BUFZ 1, L_0000029e55271ca0, C4<0>, C4<0>, C4<0>;
L_0000029e55271d80 .functor BUFZ 1, L_0000029e55271ca0, C4<0>, C4<0>, C4<0>;
v0000029e552da520_0 .net8 "FlushE", 0 0, RS_0000029e552858a8;  alias, 2 drivers
v0000029e552d94e0_0 .net "RdE", 4 0, v0000029e552d2b80_0;  alias, 1 drivers
v0000029e552da340_0 .net "ResultSrcE", 0 0, L_0000029e552e3d30;  1 drivers
v0000029e552d9300_0 .net "Rs1D", 4 0, L_0000029e552e3bf0;  alias, 1 drivers
v0000029e552da3e0_0 .net "Rs2D", 4 0, L_0000029e552e45f0;  alias, 1 drivers
v0000029e552d9940_0 .net "StallD", 0 0, L_0000029e55272100;  alias, 1 drivers
v0000029e552d9b20_0 .net "StallF", 0 0, L_0000029e55271d10;  alias, 1 drivers
v0000029e552da160_0 .net/2u *"_ivl_0", 0 0, L_0000029e552e62f8;  1 drivers
v0000029e552da700_0 .net *"_ivl_2", 0 0, L_0000029e55271b50;  1 drivers
v0000029e552d9f80_0 .net *"_ivl_4", 0 0, L_0000029e552e3c90;  1 drivers
v0000029e552d9bc0_0 .net *"_ivl_6", 0 0, L_0000029e552e3e70;  1 drivers
v0000029e552daca0_0 .net *"_ivl_9", 0 0, L_0000029e55271f40;  1 drivers
v0000029e552daf20_0 .net "lwStall", 0 0, L_0000029e55271ca0;  alias, 1 drivers
L_0000029e552e3c90 .cmp/eq 5, v0000029e552d2b80_0, L_0000029e552e3bf0;
L_0000029e552e3e70 .cmp/eq 5, v0000029e552d2b80_0, L_0000029e552e45f0;
    .scope S_0000029e551f9a50;
T_0 ;
    %wait E_0000029e5524b050;
    %load/vec4 v0000029e552d1e30_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %pushi/vec4 2047, 2047, 11;
    %store/vec4 v0000029e552d19d0_0, 0, 11;
    %jmp T_0.7;
T_0.0 ;
    %pushi/vec4 1168, 0, 11;
    %store/vec4 v0000029e552d19d0_0, 0, 11;
    %jmp T_0.7;
T_0.1 ;
    %pushi/vec4 448, 0, 11;
    %store/vec4 v0000029e552d19d0_0, 0, 11;
    %jmp T_0.7;
T_0.2 ;
    %pushi/vec4 1796, 768, 11;
    %store/vec4 v0000029e552d19d0_0, 0, 11;
    %jmp T_0.7;
T_0.3 ;
    %pushi/vec4 522, 0, 11;
    %store/vec4 v0000029e552d19d0_0, 0, 11;
    %jmp T_0.7;
T_0.4 ;
    %pushi/vec4 1156, 0, 11;
    %store/vec4 v0000029e552d19d0_0, 0, 11;
    %jmp T_0.7;
T_0.5 ;
    %pushi/vec4 1825, 0, 11;
    %store/vec4 v0000029e552d19d0_0, 0, 11;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000029e55201b20;
T_1 ;
    %wait E_0000029e5524af50;
    %load/vec4 v0000029e5525bbe0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %load/vec4 v0000029e5525bdc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0000029e5525b5a0_0, 0, 3;
    %jmp T_1.9;
T_1.4 ;
    %load/vec4 v0000029e5525bd20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000029e5525b5a0_0, 0, 3;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000029e5525b5a0_0, 0, 3;
T_1.11 ;
    %jmp T_1.9;
T_1.5 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000029e5525b5a0_0, 0, 3;
    %jmp T_1.9;
T_1.6 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000029e5525b5a0_0, 0, 3;
    %jmp T_1.9;
T_1.7 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000029e5525b5a0_0, 0, 3;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
    %jmp T_1.3;
T_1.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000029e5525b5a0_0, 0, 3;
    %jmp T_1.3;
T_1.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000029e5525b5a0_0, 0, 3;
    %jmp T_1.3;
T_1.3 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000029e552d6330;
T_2 ;
    %wait E_0000029e5524b110;
    %load/vec4 v0000029e552d8970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000029e552d8330_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000029e552d80b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0000029e552d81f0_0;
    %assign/vec4 v0000029e552d8330_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000029e551d9a20;
T_3 ;
    %wait E_0000029e5524bd50;
    %load/vec4 v0000029e552d3c60_0;
    %flag_set/vec4 8;
    %load/vec4 v0000029e552d3440_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_3.0, 9;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029e552d3760_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029e552d27c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029e552d2360_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000029e552d34e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0000029e552d2e00_0;
    %store/vec4 v0000029e552d3760_0, 0, 32;
    %load/vec4 v0000029e552d2ea0_0;
    %store/vec4 v0000029e552d27c0_0, 0, 32;
    %load/vec4 v0000029e552d33a0_0;
    %store/vec4 v0000029e552d2360_0, 0, 32;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000029e552d6e20;
T_4 ;
    %wait E_0000029e5524bd50;
    %load/vec4 v0000029e552d74d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000029e552d7430_0;
    %load/vec4 v0000029e552d7d90_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029e552d8d30, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000029e551d60d0;
T_5 ;
    %wait E_0000029e5524ce50;
    %load/vec4 v0000029e552d42d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0000029e552d4410_0, 0, 32;
    %jmp T_5.5;
T_5.0 ;
    %load/vec4 v0000029e552d5810_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0000029e552d5810_0;
    %parti/s 12, 13, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000029e552d4410_0, 0, 32;
    %jmp T_5.5;
T_5.1 ;
    %load/vec4 v0000029e552d5810_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0000029e552d5810_0;
    %parti/s 7, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000029e552d5810_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000029e552d4410_0, 0, 32;
    %jmp T_5.5;
T_5.2 ;
    %load/vec4 v0000029e552d5810_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0000029e552d5810_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000029e552d5810_0;
    %parti/s 6, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000029e552d5810_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000029e552d4410_0, 0, 32;
    %jmp T_5.5;
T_5.3 ;
    %load/vec4 v0000029e552d5810_0;
    %parti/s 1, 24, 6;
    %replicate 12;
    %load/vec4 v0000029e552d5810_0;
    %parti/s 8, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000029e552d5810_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000029e552d5810_0;
    %parti/s 10, 14, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000029e552d4410_0, 0, 32;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000029e551f0b50;
T_6 ;
    %wait E_0000029e5524bd50;
    %load/vec4 v0000029e552d3080_0;
    %flag_set/vec4 8;
    %load/vec4 v0000029e552d0710_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_6.0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e552d2c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e552d2a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e552d1cf0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000029e552d3300_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000029e552d1c50_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029e552d2d60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029e552d2680_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029e552d3260_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029e552d2ae0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029e552d36c0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000029e552d3f80_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000029e552d2cc0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000029e552d2b80_0, 0, 5;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000029e552d2860_0;
    %store/vec4 v0000029e552d2c20_0, 0, 1;
    %load/vec4 v0000029e552d22c0_0;
    %store/vec4 v0000029e552d2a40_0, 0, 1;
    %load/vec4 v0000029e552d0530_0;
    %store/vec4 v0000029e552d1cf0_0, 0, 1;
    %load/vec4 v0000029e552d3580_0;
    %store/vec4 v0000029e552d3300_0, 0, 2;
    %load/vec4 v0000029e552d1bb0_0;
    %store/vec4 v0000029e552d1c50_0, 0, 3;
    %load/vec4 v0000029e552d2f40_0;
    %store/vec4 v0000029e552d2d60_0, 0, 32;
    %load/vec4 v0000029e552d3ee0_0;
    %store/vec4 v0000029e552d2680_0, 0, 32;
    %load/vec4 v0000029e552d3120_0;
    %store/vec4 v0000029e552d3260_0, 0, 32;
    %load/vec4 v0000029e552d25e0_0;
    %store/vec4 v0000029e552d2ae0_0, 0, 32;
    %load/vec4 v0000029e552d31c0_0;
    %store/vec4 v0000029e552d36c0_0, 0, 32;
    %load/vec4 v0000029e552d3a80_0;
    %store/vec4 v0000029e552d3f80_0, 0, 5;
    %load/vec4 v0000029e552d38a0_0;
    %store/vec4 v0000029e552d2cc0_0, 0, 5;
    %load/vec4 v0000029e552d2720_0;
    %store/vec4 v0000029e552d2b80_0, 0, 5;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000029e551d0f30;
T_7 ;
    %wait E_0000029e5524c550;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000029e552d4cd0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000029e552d5090_0, 0, 2;
    %load/vec4 v0000029e552d5770_0;
    %load/vec4 v0000029e552d4370_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000029e552d4370_0;
    %load/vec4 v0000029e552d4c30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000029e552d4cd0_0, 0, 2;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000029e552d4b90_0;
    %load/vec4 v0000029e552d56d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000029e552d56d0_0;
    %load/vec4 v0000029e552d4c30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000029e552d4cd0_0, 0, 2;
T_7.2 ;
T_7.1 ;
    %load/vec4 v0000029e552d5770_0;
    %load/vec4 v0000029e552d4370_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000029e552d4370_0;
    %load/vec4 v0000029e552d5c70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000029e552d5090_0, 0, 2;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0000029e552d4b90_0;
    %load/vec4 v0000029e552d56d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000029e552d56d0_0;
    %load/vec4 v0000029e552d5c70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000029e552d5090_0, 0, 2;
T_7.6 ;
T_7.5 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000029e552d6650;
T_8 ;
    %wait E_0000029e5524c990;
    %load/vec4 v0000029e552da200_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %vpi_call 23 18 "$display", "Error in mux_df: invalid forward signal, %h", v0000029e552da200_0 {0 0 0};
    %pushi/vec4 3, 3, 32;
    %store/vec4 v0000029e552d7750_0, 0, 32;
    %jmp T_8.4;
T_8.0 ;
    %load/vec4 v0000029e552d7610_0;
    %store/vec4 v0000029e552d7750_0, 0, 32;
    %jmp T_8.4;
T_8.1 ;
    %load/vec4 v0000029e552d76b0_0;
    %store/vec4 v0000029e552d7750_0, 0, 32;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v0000029e552d7570_0;
    %store/vec4 v0000029e552d7750_0, 0, 32;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000029e552d6b00;
T_9 ;
    %wait E_0000029e5524bf50;
    %load/vec4 v0000029e552da660_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %vpi_call 23 18 "$display", "Error in mux_df: invalid forward signal, %h", v0000029e552da660_0 {0 0 0};
    %pushi/vec4 3, 3, 32;
    %store/vec4 v0000029e552da8e0_0, 0, 32;
    %jmp T_9.4;
T_9.0 ;
    %load/vec4 v0000029e552dade0_0;
    %store/vec4 v0000029e552da8e0_0, 0, 32;
    %jmp T_9.4;
T_9.1 ;
    %load/vec4 v0000029e552da2a0_0;
    %store/vec4 v0000029e552da8e0_0, 0, 32;
    %jmp T_9.4;
T_9.2 ;
    %load/vec4 v0000029e552d98a0_0;
    %store/vec4 v0000029e552da8e0_0, 0, 32;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000029e551d5f40;
T_10 ;
    %wait E_0000029e5524b3d0;
    %load/vec4 v0000029e552d4eb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0000029e552d5e50_0, 0, 32;
    %jmp T_10.9;
T_10.0 ;
    %load/vec4 v0000029e552d4a50_0;
    %store/vec4 v0000029e552d5e50_0, 0, 32;
    %jmp T_10.9;
T_10.1 ;
    %load/vec4 v0000029e552d4a50_0;
    %store/vec4 v0000029e552d5e50_0, 0, 32;
    %jmp T_10.9;
T_10.2 ;
    %load/vec4 v0000029e552d5590_0;
    %load/vec4 v0000029e552d4f50_0;
    %and;
    %store/vec4 v0000029e552d5e50_0, 0, 32;
    %jmp T_10.9;
T_10.3 ;
    %load/vec4 v0000029e552d5590_0;
    %load/vec4 v0000029e552d4f50_0;
    %or;
    %store/vec4 v0000029e552d5e50_0, 0, 32;
    %jmp T_10.9;
T_10.4 ;
    %load/vec4 v0000029e552d5590_0;
    %load/vec4 v0000029e552d4f50_0;
    %xor;
    %store/vec4 v0000029e552d5e50_0, 0, 32;
    %jmp T_10.9;
T_10.5 ;
    %load/vec4 v0000029e552d4a50_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %load/vec4 v0000029e552d4190_0;
    %pad/u 32;
    %xor;
    %store/vec4 v0000029e552d5e50_0, 0, 32;
    %jmp T_10.9;
T_10.6 ;
    %load/vec4 v0000029e552d5590_0;
    %load/vec4 v0000029e552d4f50_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0000029e552d5e50_0, 0, 32;
    %jmp T_10.9;
T_10.7 ;
    %load/vec4 v0000029e552d5590_0;
    %load/vec4 v0000029e552d4f50_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0000029e552d5e50_0, 0, 32;
    %jmp T_10.9;
T_10.9 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000029e551f9d70;
T_11 ;
    %wait E_0000029e5524b110;
    %load/vec4 v0000029e552d1b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e552d03f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e552d0170_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000029e552d1430_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029e552d1750_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029e552d0a30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029e552d16b0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000029e552d14d0_0, 0, 5;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000029e552d1890_0;
    %store/vec4 v0000029e552d03f0_0, 0, 1;
    %load/vec4 v0000029e552d0c10_0;
    %store/vec4 v0000029e552d0170_0, 0, 1;
    %load/vec4 v0000029e552d0490_0;
    %store/vec4 v0000029e552d1430_0, 0, 2;
    %load/vec4 v0000029e552d0b70_0;
    %store/vec4 v0000029e552d1750_0, 0, 32;
    %load/vec4 v0000029e552d1930_0;
    %store/vec4 v0000029e552d0a30_0, 0, 32;
    %load/vec4 v0000029e552d11b0_0;
    %store/vec4 v0000029e552d16b0_0, 0, 32;
    %load/vec4 v0000029e552d12f0_0;
    %store/vec4 v0000029e552d14d0_0, 0, 5;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000029e551d5db0;
T_12 ;
    %wait E_0000029e5524b110;
    %load/vec4 v0000029e552d2400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029e552d4020_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000029e552d2180_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000029e552d3e40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000029e552d3d00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000029e552d3940_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000029e552d3b20_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000029e552d3da0_0;
    %assign/vec4 v0000029e552d4020_0, 0;
    %load/vec4 v0000029e552d29a0_0;
    %assign/vec4 v0000029e552d2180_0, 0;
    %load/vec4 v0000029e552d2900_0;
    %assign/vec4 v0000029e552d3e40_0, 0;
    %load/vec4 v0000029e552d3bc0_0;
    %assign/vec4 v0000029e552d3d00_0, 0;
    %load/vec4 v0000029e552d3800_0;
    %assign/vec4 v0000029e552d3940_0, 0;
    %load/vec4 v0000029e552d39e0_0;
    %assign/vec4 v0000029e552d3b20_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000029e551f9be0;
T_13 ;
    %wait E_0000029e5524b890;
    %vpi_call 10 356 "$display", "Result: %h", v0000029e552dc670_0 {0 0 0};
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000029e55211e60;
T_14 ;
    %vpi_call 5 7 "$readmemh", "riscvtest.txt", v0000029e55274210 {0 0 0};
    %end;
    .thread T_14;
    .scope S_0000029e55211cd0;
T_15 ;
    %wait E_0000029e5524bd50;
    %load/vec4 v0000029e55274170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0000029e552740d0_0;
    %load/vec4 v0000029e55273f90_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029e55273bd0, 0, 4;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000029e5527dfa0;
T_16 ;
    %vpi_call 2 18 "$dumpfile", "pipeline_dump.vcd" {0 0 0};
    %vpi_call 2 19 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000029e5527dfa0 {0 0 0};
    %end;
    .thread T_16;
    .scope S_0000029e5527dfa0;
T_17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029e552e49b0_0, 0, 1;
    %delay 22, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e552e49b0_0, 0, 1;
    %end;
    .thread T_17;
    .scope S_0000029e5527dfa0;
T_18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029e552e4eb0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e552e4eb0_0, 0, 1;
    %delay 5, 0;
    %jmp T_18;
    .thread T_18;
    .scope S_0000029e5527dfa0;
T_19 ;
    %wait E_0000029e5524b850;
    %load/vec4 v0000029e552e4910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0000029e552e4050_0;
    %pushi/vec4 100, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0000029e552e3f10_0;
    %pushi/vec4 25, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %vpi_call 2 38 "$display", "Simulation succeeded" {0 0 0};
    %vpi_call 2 39 "$stop" {0 0 0};
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0000029e552e4050_0;
    %cmpi/ne 96, 0, 32;
    %jmp/0xz  T_19.4, 6;
    %vpi_call 2 41 "$display", "Simulation failed" {0 0 0};
    %vpi_call 2 42 "$stop" {0 0 0};
T_19.4 ;
T_19.3 ;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 25;
    "N/A";
    "<interactive>";
    "testbench.v";
    "top.v";
    "dmem.v";
    "imem.v";
    "riscvsingle.v";
    "controller.v";
    "aludec.v";
    "maindec.v";
    "datapath.v";
    "EX_MEM.v";
    "ID_EX.v";
    "IF_ID.v";
    "MEM_WB.v";
    "alu.v";
    "extend.v";
    "dataforwaring.v";
    "adder.v";
    "mux2.v";
    "flopr.v";
    "mux3.v";
    "regfile.v";
    "mux_df.v";
    "stalling.v";
