// Seed: 3743250200
module module_0 (
    id_1
);
  input wire id_1;
  always begin : LABEL_0
    @(posedge 1'b0 or posedge 1);
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_5 = 1;
  wire id_9;
  module_0 modCall_1 (id_4);
endmodule
