`timescale 1ns/1ps
module traffic_tb;
reg clk,rst_n;
wire r1,r2,g1,g2,y1,y2;

initial begin
 clk=1'b0; 
 rst_n=1'b0;
 end
initial#10 rst_n=1'b1;
always #5 clk=~clk;
endmodule