{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1609709833709 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1609709833709 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 03 15:37:13 2021 " "Processing started: Sun Jan 03 15:37:13 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1609709833709 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609709833709 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off microalu -c microalu " "Command: quartus_map --read_settings_files=on --write_settings_files=off microalu -c microalu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609709833719 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1609709834689 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1609709834689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sum1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sum1BIT-arqsum " "Found design unit 1: sum1BIT-arqsum" {  } { { "sum1BIT.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/sum1BIT.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609709866464 ""} { "Info" "ISGN_ENTITY_NAME" "1 sum1BIT " "Found entity 1: sum1BIT" {  } { { "sum1BIT.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/sum1BIT.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609709866464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609709866464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplicador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplicador-arqmult " "Found design unit 1: multiplicador-arqmult" {  } { { "multiplicador.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/multiplicador.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609709866464 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplicador " "Found entity 1: multiplicador" {  } { { "multiplicador.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/multiplicador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609709866464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609709866464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparadores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparadores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparadores-arq_com " "Found design unit 1: comparadores-arq_com" {  } { { "comparadores.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/comparadores.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609709866464 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparadores " "Found entity 1: comparadores" {  } { { "comparadores.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/comparadores.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609709866464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609709866464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "disp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file disp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 disp-arqdis " "Found design unit 1: disp-arqdis" {  } { { "disp.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/disp.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609709866474 ""} { "Info" "ISGN_ENTITY_NAME" "1 disp " "Found entity 1: disp" {  } { { "disp.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/disp.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609709866474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609709866474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miromnt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file miromnt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 miromNT-arqmiromNT " "Found design unit 1: miromNT-arqmiromNT" {  } { { "miromNT.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/miromNT.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609709866474 ""} { "Info" "ISGN_ENTITY_NAME" "1 miromNT " "Found entity 1: miromNT" {  } { { "miromNT.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/miromNT.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609709866474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609709866474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conta.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conta.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conta-arqconta " "Found design unit 1: conta-arqconta" {  } { { "conta.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/conta.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609709866484 ""} { "Info" "ISGN_ENTITY_NAME" "1 conta " "Found entity 1: conta" {  } { { "conta.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/conta.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609709866484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609709866484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fetch-arqfetch " "Found design unit 1: fetch-arqfetch" {  } { { "fetch.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/fetch.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609709866484 ""} { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "fetch.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/fetch.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609709866484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609709866484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_lento.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reloj_lento.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reloj_lento-arqrelojlento " "Found design unit 1: reloj_lento-arqrelojlento" {  } { { "reloj_lento.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/reloj_lento.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609709866494 ""} { "Info" "ISGN_ENTITY_NAME" "1 reloj_lento " "Found entity 1: reloj_lento" {  } { { "reloj_lento.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/reloj_lento.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609709866494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609709866494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec-arqdec " "Found design unit 1: dec-arqdec" {  } { { "dec.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/dec.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609709866504 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec " "Found entity 1: dec" {  } { { "dec.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/dec.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609709866504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609709866504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miroma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file miroma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 miromA-arqmiromA " "Found design unit 1: miromA-arqmiromA" {  } { { "miromA.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/miromA.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609709866564 ""} { "Info" "ISGN_ENTITY_NAME" "1 miromA " "Found entity 1: miromA" {  } { { "miromA.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/miromA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609709866564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609709866564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miromb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file miromb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 miromB-arqmiromB " "Found design unit 1: miromB-arqmiromB" {  } { { "miromB.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/miromB.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609709866564 ""} { "Info" "ISGN_ENTITY_NAME" "1 miromB " "Found entity 1: miromB" {  } { { "miromB.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/miromB.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609709866564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609709866564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem-arqmem " "Found design unit 1: mem-arqmem" {  } { { "mem.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/mem.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609709866574 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "mem.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/mem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609709866574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609709866574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4x1-arqmux " "Found design unit 1: mux4x1-arqmux" {  } { { "mux4x1.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/mux4x1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609709866584 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4x1 " "Found entity 1: mux4x1" {  } { { "mux4x1.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/mux4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609709866584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609709866584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sum.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sum-arqsum " "Found design unit 1: sum-arqsum" {  } { { "sum.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/sum.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609709866584 ""} { "Info" "ISGN_ENTITY_NAME" "1 sum " "Found entity 1: sum" {  } { { "sum.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/sum.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609709866584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609709866584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ua.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ua.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UA-arq_UA " "Found design unit 1: UA-arq_UA" {  } { { "UA.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/UA.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609709866594 ""} { "Info" "ISGN_ENTITY_NAME" "1 UA " "Found entity 1: UA" {  } { { "UA.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/UA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609709866594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609709866594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ul.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ul.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UL-arq_UL " "Found design unit 1: UL-arq_UL" {  } { { "UL.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/UL.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609709866594 ""} { "Info" "ISGN_ENTITY_NAME" "1 UL " "Found entity 1: UL" {  } { { "UL.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/UL.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609709866594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609709866594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-arq_alu " "Found design unit 1: ALU-arq_alu" {  } { { "ALU.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/ALU.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609709866604 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/ALU.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609709866604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609709866604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-arqtop " "Found design unit 1: top-arqtop" {  } { { "top.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/top.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609709866614 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/top.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609709866614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609709866614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display-arq_disp " "Found design unit 1: display-arq_disp" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609709866624 ""} { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609709866624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609709866624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genmhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file genmhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 genMhz-arqgenMhz " "Found design unit 1: genMhz-arqgenMhz" {  } { { "genMhz.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/genMhz.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609709866624 ""} { "Info" "ISGN_ENTITY_NAME" "1 genMhz " "Found entity 1: genMhz" {  } { { "genMhz.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/genMhz.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609709866624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609709866624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_controller-behavior " "Found design unit 1: vga_controller-behavior" {  } { { "vga_controller.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/vga_controller.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609709866634 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/vga_controller.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609709866634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609709866634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_image_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hw_image_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hw_image_generator-behavior " "Found design unit 1: hw_image_generator-behavior" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609709866644 ""} { "Info" "ISGN_ENTITY_NAME" "1 hw_image_generator " "Found entity 1: hw_image_generator" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609709866644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609709866644 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1609709866774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "genMhz genMhz:genMHz A:arqgenmhz " "Elaborating entity \"genMhz\" using architecture \"A:arqgenmhz\" for hierarchy \"genMhz:genMHz\"" {  } { { "top.vhd" "genMHz" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/top.vhd" 43 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609709866854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "vga_controller vga_controller:vga_contr A:behavior " "Elaborating entity \"vga_controller\" using architecture \"A:behavior\" for hierarchy \"vga_controller:vga_contr\"" {  } { { "top.vhd" "vga_contr" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/top.vhd" 44 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609709866854 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "n_blank vga_controller.vhd(47) " "VHDL Signal Declaration warning at vga_controller.vhd(47): used implicit default value for signal \"n_blank\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vga_controller.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/vga_controller.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1609709866854 "|top|vga_controller:vga_contr"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "n_sync vga_controller.vhd(48) " "VHDL Signal Declaration warning at vga_controller.vhd(48): used implicit default value for signal \"n_sync\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vga_controller.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/vga_controller.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1609709866854 "|top|vga_controller:vga_contr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "fetch fetch:fetch A:arqfetch " "Elaborating entity \"fetch\" using architecture \"A:arqfetch\" for hierarchy \"fetch:fetch\"" {  } { { "top.vhd" "fetch" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/top.vhd" 48 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609709866854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "reloj_lento fetch:fetch\|reloj_lento:u1 A:arqrelojlento " "Elaborating entity \"reloj_lento\" using architecture \"A:arqrelojlento\" for hierarchy \"fetch:fetch\|reloj_lento:u1\"" {  } { { "fetch.vhd" "u1" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/fetch.vhd" 23 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609709866864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "conta fetch:fetch\|conta:u2 A:arqconta " "Elaborating entity \"conta\" using architecture \"A:arqconta\" for hierarchy \"fetch:fetch\|conta:u2\"" {  } { { "fetch.vhd" "u2" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/fetch.vhd" 24 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609709866864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "miromNT fetch:fetch\|miromNT:u3 A:arqmiromnt " "Elaborating entity \"miromNT\" using architecture \"A:arqmiromnt\" for hierarchy \"fetch:fetch\|miromNT:u3\"" {  } { { "fetch.vhd" "u3" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/fetch.vhd" 25 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609709866864 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mem_rom miromNT.vhd(16) " "VHDL Signal Declaration warning at miromNT.vhd(16): used implicit default value for signal \"mem_rom\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "miromNT.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/miromNT.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1609709866874 "|top|fetch:fetch|miromNT:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_rom miromNT.vhd(25) " "VHDL Process Statement warning at miromNT.vhd(25): signal \"mem_rom\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "miromNT.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/miromNT.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609709866874 "|top|fetch:fetch|miromNT:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "dec dec:dec A:arqdec " "Elaborating entity \"dec\" using architecture \"A:arqdec\" for hierarchy \"dec:dec\"" {  } { { "top.vhd" "dec" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/top.vhd" 49 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609709866874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "miromA dec:dec\|miromA:u1 A:arqmiroma " "Elaborating entity \"miromA\" using architecture \"A:arqmiroma\" for hierarchy \"dec:dec\|miromA:u1\"" {  } { { "dec.vhd" "u1" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/dec.vhd" 55 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609709866874 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mem_rom miromA.vhd(15) " "VHDL Signal Declaration warning at miromA.vhd(15): used implicit default value for signal \"mem_rom\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "miromA.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/miromA.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1609709866874 "|top|dec:dec|miromA:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_rom miromA.vhd(23) " "VHDL Process Statement warning at miromA.vhd(23): signal \"mem_rom\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "miromA.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/miromA.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609709866874 "|top|dec:dec|miromA:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "miromB dec:dec\|miromB:u2 A:arqmiromb " "Elaborating entity \"miromB\" using architecture \"A:arqmiromb\" for hierarchy \"dec:dec\|miromB:u2\"" {  } { { "dec.vhd" "u2" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/dec.vhd" 56 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609709866884 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mem_rom miromB.vhd(15) " "VHDL Signal Declaration warning at miromB.vhd(15): used implicit default value for signal \"mem_rom\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "miromB.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/miromB.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1609709866884 "|top|dec:dec|miromB:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_rom miromB.vhd(23) " "VHDL Process Statement warning at miromB.vhd(23): signal \"mem_rom\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "miromB.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/miromB.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609709866884 "|top|dec:dec|miromB:u2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ALU ALU:ALU A:arq_alu " "Elaborating entity \"ALU\" using architecture \"A:arq_alu\" for hierarchy \"ALU:ALU\"" {  } { { "top.vhd" "ALU" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/top.vhd" 50 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609709866884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "UA ALU:ALU\|UA:arit A:arq_ua " "Elaborating entity \"UA\" using architecture \"A:arq_ua\" for hierarchy \"ALU:ALU\|UA:arit\"" {  } { { "ALU.vhd" "arit" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/ALU.vhd" 19 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609709866884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "mux4x1 ALU:ALU\|UA:arit\|mux4x1:u1 A:arqmux " "Elaborating entity \"mux4x1\" using architecture \"A:arqmux\" for hierarchy \"ALU:ALU\|UA:arit\|mux4x1:u1\"" {  } { { "UA.vhd" "u1" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/UA.vhd" 16 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609709866894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "sum ALU:ALU\|UA:arit\|sum:u2 A:arqsum " "Elaborating entity \"sum\" using architecture \"A:arqsum\" for hierarchy \"ALU:ALU\|UA:arit\|sum:u2\"" {  } { { "UA.vhd" "u2" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/UA.vhd" 17 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609709866894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "UL ALU:ALU\|UL:log A:arq_ul " "Elaborating entity \"UL\" using architecture \"A:arq_ul\" for hierarchy \"ALU:ALU\|UL:log\"" {  } { { "ALU.vhd" "log" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/ALU.vhd" 20 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609709866894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "comparadores ALU:ALU\|comparadores:comp A:arq_com " "Elaborating entity \"comparadores\" using architecture \"A:arq_com\" for hierarchy \"ALU:ALU\|comparadores:comp\"" {  } { { "ALU.vhd" "comp" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/ALU.vhd" 24 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609709866894 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "igual comparadores.vhd(40) " "VHDL Process Statement warning at comparadores.vhd(40): signal \"igual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparadores.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/comparadores.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609709866904 "|top|ALU:ALU|comparadores:comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mayor comparadores.vhd(42) " "VHDL Process Statement warning at comparadores.vhd(42): signal \"mayor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparadores.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/comparadores.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609709866904 "|top|ALU:ALU|comparadores:comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "menor comparadores.vhd(44) " "VHDL Process Statement warning at comparadores.vhd(44): signal \"menor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparadores.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/comparadores.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609709866904 "|top|ALU:ALU|comparadores:comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "diff comparadores.vhd(46) " "VHDL Process Statement warning at comparadores.vhd(46): signal \"diff\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparadores.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/comparadores.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609709866904 "|top|ALU:ALU|comparadores:comp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mayor comparadores.vhd(16) " "VHDL Process Statement warning at comparadores.vhd(16): inferring latch(es) for signal or variable \"mayor\", which holds its previous value in one or more paths through the process" {  } { { "comparadores.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/comparadores.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1609709866904 "|top|ALU:ALU|comparadores:comp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "menor comparadores.vhd(16) " "VHDL Process Statement warning at comparadores.vhd(16): inferring latch(es) for signal or variable \"menor\", which holds its previous value in one or more paths through the process" {  } { { "comparadores.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/comparadores.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1609709866904 "|top|ALU:ALU|comparadores:comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "menor\[0\] comparadores.vhd(16) " "Inferred latch for \"menor\[0\]\" at comparadores.vhd(16)" {  } { { "comparadores.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/comparadores.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609709866904 "|top|ALU:ALU|comparadores:comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "menor\[1\] comparadores.vhd(16) " "Inferred latch for \"menor\[1\]\" at comparadores.vhd(16)" {  } { { "comparadores.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/comparadores.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609709866904 "|top|ALU:ALU|comparadores:comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "menor\[2\] comparadores.vhd(16) " "Inferred latch for \"menor\[2\]\" at comparadores.vhd(16)" {  } { { "comparadores.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/comparadores.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609709866904 "|top|ALU:ALU|comparadores:comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mayor\[0\] comparadores.vhd(16) " "Inferred latch for \"mayor\[0\]\" at comparadores.vhd(16)" {  } { { "comparadores.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/comparadores.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609709866904 "|top|ALU:ALU|comparadores:comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mayor\[1\] comparadores.vhd(16) " "Inferred latch for \"mayor\[1\]\" at comparadores.vhd(16)" {  } { { "comparadores.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/comparadores.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609709866904 "|top|ALU:ALU|comparadores:comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mayor\[2\] comparadores.vhd(16) " "Inferred latch for \"mayor\[2\]\" at comparadores.vhd(16)" {  } { { "comparadores.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/comparadores.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609709866904 "|top|ALU:ALU|comparadores:comp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "multiplicador ALU:ALU\|multiplicador:mult A:arqmult " "Elaborating entity \"multiplicador\" using architecture \"A:arqmult\" for hierarchy \"ALU:ALU\|multiplicador:mult\"" {  } { { "ALU.vhd" "mult" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/ALU.vhd" 25 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609709866904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "sum1BIT ALU:ALU\|multiplicador:mult\|sum1BIT:sumbit1 A:arqsum " "Elaborating entity \"sum1BIT\" using architecture \"A:arqsum\" for hierarchy \"ALU:ALU\|multiplicador:mult\|sum1BIT:sumbit1\"" {  } { { "multiplicador.vhd" "sumbit1" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/multiplicador.vhd" 29 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609709866904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "display ALU:ALU\|display:disp_sal A:arq_disp " "Elaborating entity \"display\" using architecture \"A:arq_disp\" for hierarchy \"ALU:ALU\|display:disp_sal\"" {  } { { "ALU.vhd" "disp_sal" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/ALU.vhd" 29 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609709866914 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "uaparcial display.vhd(29) " "VHDL Process Statement warning at display.vhd(29): signal \"uaparcial\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609709866914 "|top|ALU:ALU|display:disp_sal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "uaparcial display.vhd(52) " "VHDL Process Statement warning at display.vhd(52): signal \"uaparcial\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609709866914 "|top|ALU:ALU|display:disp_sal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "uaparcial2 display.vhd(57) " "VHDL Process Statement warning at display.vhd(57): signal \"uaparcial2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609709866914 "|top|ALU:ALU|display:disp_sal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "uaparcial2 display.vhd(77) " "VHDL Process Statement warning at display.vhd(77): signal \"uaparcial2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609709866914 "|top|ALU:ALU|display:disp_sal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "uaparcial2 display.vhd(99) " "VHDL Process Statement warning at display.vhd(99): signal \"uaparcial2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609709866914 "|top|ALU:ALU|display:disp_sal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ulparcial display.vhd(105) " "VHDL Process Statement warning at display.vhd(105): signal \"ulparcial\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609709866914 "|top|ALU:ALU|display:disp_sal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ulparcial display.vhd(110) " "VHDL Process Statement warning at display.vhd(110): signal \"ulparcial\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609709866914 "|top|ALU:ALU|display:disp_sal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ulparcial display.vhd(115) " "VHDL Process Statement warning at display.vhd(115): signal \"ulparcial\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609709866914 "|top|ALU:ALU|display:disp_sal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ucomp display.vhd(130) " "VHDL Process Statement warning at display.vhd(130): signal \"ucomp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609709866914 "|top|ALU:ALU|display:disp_sal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "umult display.vhd(151) " "VHDL Process Statement warning at display.vhd(151): signal \"umult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609709866914 "|top|ALU:ALU|display:disp_sal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "umult display.vhd(187) " "VHDL Process Statement warning at display.vhd(187): signal \"umult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609709866914 "|top|ALU:ALU|display:disp_sal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "umult display.vhd(223) " "VHDL Process Statement warning at display.vhd(223): signal \"umult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 223 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609709866914 "|top|ALU:ALU|display:disp_sal"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "uaparcial display.vhd(20) " "VHDL Process Statement warning at display.vhd(20): inferring latch(es) for signal or variable \"uaparcial\", which holds its previous value in one or more paths through the process" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1609709866914 "|top|ALU:ALU|display:disp_sal"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "disp0 display.vhd(20) " "VHDL Process Statement warning at display.vhd(20): inferring latch(es) for signal or variable \"disp0\", which holds its previous value in one or more paths through the process" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1609709866914 "|top|ALU:ALU|display:disp_sal"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "disp1 display.vhd(20) " "VHDL Process Statement warning at display.vhd(20): inferring latch(es) for signal or variable \"disp1\", which holds its previous value in one or more paths through the process" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1609709866914 "|top|ALU:ALU|display:disp_sal"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "disp2 display.vhd(20) " "VHDL Process Statement warning at display.vhd(20): inferring latch(es) for signal or variable \"disp2\", which holds its previous value in one or more paths through the process" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1609709866914 "|top|ALU:ALU|display:disp_sal"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "salfinal display.vhd(20) " "VHDL Process Statement warning at display.vhd(20): inferring latch(es) for signal or variable \"salfinal\", which holds its previous value in one or more paths through the process" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1609709866914 "|top|ALU:ALU|display:disp_sal"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "uaparcial2 display.vhd(20) " "VHDL Process Statement warning at display.vhd(20): inferring latch(es) for signal or variable \"uaparcial2\", which holds its previous value in one or more paths through the process" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1609709866914 "|top|ALU:ALU|display:disp_sal"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ulparcial display.vhd(20) " "VHDL Process Statement warning at display.vhd(20): inferring latch(es) for signal or variable \"ulparcial\", which holds its previous value in one or more paths through the process" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1609709866914 "|top|ALU:ALU|display:disp_sal"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ucomp display.vhd(20) " "VHDL Process Statement warning at display.vhd(20): inferring latch(es) for signal or variable \"ucomp\", which holds its previous value in one or more paths through the process" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1609709866914 "|top|ALU:ALU|display:disp_sal"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "umult display.vhd(20) " "VHDL Process Statement warning at display.vhd(20): inferring latch(es) for signal or variable \"umult\", which holds its previous value in one or more paths through the process" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1609709866914 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "umult\[0\] display.vhd(20) " "Inferred latch for \"umult\[0\]\" at display.vhd(20)" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609709866914 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "umult\[1\] display.vhd(20) " "Inferred latch for \"umult\[1\]\" at display.vhd(20)" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609709866914 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "umult\[2\] display.vhd(20) " "Inferred latch for \"umult\[2\]\" at display.vhd(20)" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609709866914 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "umult\[3\] display.vhd(20) " "Inferred latch for \"umult\[3\]\" at display.vhd(20)" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609709866914 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "umult\[4\] display.vhd(20) " "Inferred latch for \"umult\[4\]\" at display.vhd(20)" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609709866914 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "umult\[5\] display.vhd(20) " "Inferred latch for \"umult\[5\]\" at display.vhd(20)" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609709866914 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ucomp\[0\] display.vhd(20) " "Inferred latch for \"ucomp\[0\]\" at display.vhd(20)" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609709866914 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ucomp\[1\] display.vhd(20) " "Inferred latch for \"ucomp\[1\]\" at display.vhd(20)" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609709866914 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ucomp\[2\] display.vhd(20) " "Inferred latch for \"ucomp\[2\]\" at display.vhd(20)" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609709866914 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulparcial\[0\] display.vhd(20) " "Inferred latch for \"ulparcial\[0\]\" at display.vhd(20)" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609709866914 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulparcial\[1\] display.vhd(20) " "Inferred latch for \"ulparcial\[1\]\" at display.vhd(20)" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609709866914 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulparcial\[2\] display.vhd(20) " "Inferred latch for \"ulparcial\[2\]\" at display.vhd(20)" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609709866914 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uaparcial2\[0\] display.vhd(20) " "Inferred latch for \"uaparcial2\[0\]\" at display.vhd(20)" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609709866914 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uaparcial2\[1\] display.vhd(20) " "Inferred latch for \"uaparcial2\[1\]\" at display.vhd(20)" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609709866914 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uaparcial2\[2\] display.vhd(20) " "Inferred latch for \"uaparcial2\[2\]\" at display.vhd(20)" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609709866914 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uaparcial2\[3\] display.vhd(20) " "Inferred latch for \"uaparcial2\[3\]\" at display.vhd(20)" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609709866914 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salfinal\[0\] display.vhd(20) " "Inferred latch for \"salfinal\[0\]\" at display.vhd(20)" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609709866914 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salfinal\[1\] display.vhd(20) " "Inferred latch for \"salfinal\[1\]\" at display.vhd(20)" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609709866924 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salfinal\[2\] display.vhd(20) " "Inferred latch for \"salfinal\[2\]\" at display.vhd(20)" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609709866924 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salfinal\[3\] display.vhd(20) " "Inferred latch for \"salfinal\[3\]\" at display.vhd(20)" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609709866924 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salfinal\[4\] display.vhd(20) " "Inferred latch for \"salfinal\[4\]\" at display.vhd(20)" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609709866924 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salfinal\[5\] display.vhd(20) " "Inferred latch for \"salfinal\[5\]\" at display.vhd(20)" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609709866924 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp2\[0\] display.vhd(20) " "Inferred latch for \"disp2\[0\]\" at display.vhd(20)" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609709866924 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp2\[1\] display.vhd(20) " "Inferred latch for \"disp2\[1\]\" at display.vhd(20)" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609709866924 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp2\[2\] display.vhd(20) " "Inferred latch for \"disp2\[2\]\" at display.vhd(20)" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609709866924 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp2\[3\] display.vhd(20) " "Inferred latch for \"disp2\[3\]\" at display.vhd(20)" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609709866924 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp2\[4\] display.vhd(20) " "Inferred latch for \"disp2\[4\]\" at display.vhd(20)" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609709866924 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp2\[5\] display.vhd(20) " "Inferred latch for \"disp2\[5\]\" at display.vhd(20)" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609709866924 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp2\[6\] display.vhd(20) " "Inferred latch for \"disp2\[6\]\" at display.vhd(20)" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609709866924 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp1\[0\] display.vhd(20) " "Inferred latch for \"disp1\[0\]\" at display.vhd(20)" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609709866924 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp1\[1\] display.vhd(20) " "Inferred latch for \"disp1\[1\]\" at display.vhd(20)" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609709866924 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp1\[2\] display.vhd(20) " "Inferred latch for \"disp1\[2\]\" at display.vhd(20)" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609709866924 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp1\[3\] display.vhd(20) " "Inferred latch for \"disp1\[3\]\" at display.vhd(20)" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609709866924 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp1\[4\] display.vhd(20) " "Inferred latch for \"disp1\[4\]\" at display.vhd(20)" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609709866924 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp1\[5\] display.vhd(20) " "Inferred latch for \"disp1\[5\]\" at display.vhd(20)" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609709866924 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp1\[6\] display.vhd(20) " "Inferred latch for \"disp1\[6\]\" at display.vhd(20)" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609709866924 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp0\[0\] display.vhd(20) " "Inferred latch for \"disp0\[0\]\" at display.vhd(20)" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609709866924 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp0\[1\] display.vhd(20) " "Inferred latch for \"disp0\[1\]\" at display.vhd(20)" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609709866924 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp0\[2\] display.vhd(20) " "Inferred latch for \"disp0\[2\]\" at display.vhd(20)" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609709866924 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp0\[3\] display.vhd(20) " "Inferred latch for \"disp0\[3\]\" at display.vhd(20)" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609709866924 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp0\[4\] display.vhd(20) " "Inferred latch for \"disp0\[4\]\" at display.vhd(20)" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609709866924 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp0\[5\] display.vhd(20) " "Inferred latch for \"disp0\[5\]\" at display.vhd(20)" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609709866924 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp0\[6\] display.vhd(20) " "Inferred latch for \"disp0\[6\]\" at display.vhd(20)" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609709866924 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uaparcial\[0\] display.vhd(20) " "Inferred latch for \"uaparcial\[0\]\" at display.vhd(20)" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609709866924 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uaparcial\[1\] display.vhd(20) " "Inferred latch for \"uaparcial\[1\]\" at display.vhd(20)" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609709866924 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uaparcial\[2\] display.vhd(20) " "Inferred latch for \"uaparcial\[2\]\" at display.vhd(20)" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609709866924 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uaparcial\[3\] display.vhd(20) " "Inferred latch for \"uaparcial\[3\]\" at display.vhd(20)" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609709866924 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "disp disp:dispA A:arqdis " "Elaborating entity \"disp\" using architecture \"A:arqdis\" for hierarchy \"disp:dispA\"" {  } { { "top.vhd" "dispA" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/top.vhd" 51 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609709866924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "mem mem:ram A:arqmem " "Elaborating entity \"mem\" using architecture \"A:arqmem\" for hierarchy \"mem:ram\"" {  } { { "top.vhd" "ram" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/top.vhd" 54 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609709866934 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WrEN mem.vhd(30) " "VHDL Process Statement warning at mem.vhd(30): signal \"WrEN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mem.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/mem.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609709866934 "|top|mem:ram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "hw_image_generator hw_image_generator:hw_image A:behavior " "Elaborating entity \"hw_image_generator\" using architecture \"A:behavior\" for hierarchy \"hw_image_generator:hw_image\"" {  } { { "top.vhd" "hw_image" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/top.vhd" 56 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609709866934 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instr hw_image_generator.vhd(153) " "VHDL Process Statement warning at hw_image_generator.vhd(153): signal \"instr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609709866944 "|top|hw_image_generator:hw_image"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instr hw_image_generator.vhd(164) " "VHDL Process Statement warning at hw_image_generator.vhd(164): signal \"instr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609709866944 "|top|hw_image_generator:hw_image"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instr hw_image_generator.vhd(175) " "VHDL Process Statement warning at hw_image_generator.vhd(175): signal \"instr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 175 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609709866944 "|top|hw_image_generator:hw_image"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instr hw_image_generator.vhd(186) " "VHDL Process Statement warning at hw_image_generator.vhd(186): signal \"instr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609709866944 "|top|hw_image_generator:hw_image"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instr hw_image_generator.vhd(197) " "VHDL Process Statement warning at hw_image_generator.vhd(197): signal \"instr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 197 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609709866944 "|top|hw_image_generator:hw_image"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instr hw_image_generator.vhd(208) " "VHDL Process Statement warning at hw_image_generator.vhd(208): signal \"instr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 208 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609709866944 "|top|hw_image_generator:hw_image"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instr hw_image_generator.vhd(219) " "VHDL Process Statement warning at hw_image_generator.vhd(219): signal \"instr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 219 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609709866944 "|top|hw_image_generator:hw_image"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instr hw_image_generator.vhd(231) " "VHDL Process Statement warning at hw_image_generator.vhd(231): signal \"instr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 231 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609709866944 "|top|hw_image_generator:hw_image"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instr hw_image_generator.vhd(243) " "VHDL Process Statement warning at hw_image_generator.vhd(243): signal \"instr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 243 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609709866944 "|top|hw_image_generator:hw_image"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instr hw_image_generator.vhd(255) " "VHDL Process Statement warning at hw_image_generator.vhd(255): signal \"instr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 255 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609709866944 "|top|hw_image_generator:hw_image"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instr hw_image_generator.vhd(267) " "VHDL Process Statement warning at hw_image_generator.vhd(267): signal \"instr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 267 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609709866944 "|top|hw_image_generator:hw_image"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instr hw_image_generator.vhd(279) " "VHDL Process Statement warning at hw_image_generator.vhd(279): signal \"instr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 279 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609709866944 "|top|hw_image_generator:hw_image"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instr hw_image_generator.vhd(290) " "VHDL Process Statement warning at hw_image_generator.vhd(290): signal \"instr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 290 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609709866944 "|top|hw_image_generator:hw_image"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instr hw_image_generator.vhd(302) " "VHDL Process Statement warning at hw_image_generator.vhd(302): signal \"instr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 302 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609709866944 "|top|hw_image_generator:hw_image"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instr hw_image_generator.vhd(314) " "VHDL Process Statement warning at hw_image_generator.vhd(314): signal \"instr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 314 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609709866944 "|top|hw_image_generator:hw_image"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instr hw_image_generator.vhd(326) " "VHDL Process Statement warning at hw_image_generator.vhd(326): signal \"instr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 326 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609709866944 "|top|hw_image_generator:hw_image"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instr hw_image_generator.vhd(339) " "VHDL Process Statement warning at hw_image_generator.vhd(339): signal \"instr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 339 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609709866954 "|top|hw_image_generator:hw_image"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instr hw_image_generator.vhd(344) " "VHDL Process Statement warning at hw_image_generator.vhd(344): signal \"instr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 344 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609709866954 "|top|hw_image_generator:hw_image"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instr hw_image_generator.vhd(349) " "VHDL Process Statement warning at hw_image_generator.vhd(349): signal \"instr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 349 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609709866954 "|top|hw_image_generator:hw_image"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instr hw_image_generator.vhd(355) " "VHDL Process Statement warning at hw_image_generator.vhd(355): signal \"instr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 355 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609709866954 "|top|hw_image_generator:hw_image"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b hw_image_generator.vhd(524) " "VHDL Process Statement warning at hw_image_generator.vhd(524): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 524 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609709866954 "|top|hw_image_generator:hw_image"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b hw_image_generator.vhd(535) " "VHDL Process Statement warning at hw_image_generator.vhd(535): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 535 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609709866954 "|top|hw_image_generator:hw_image"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b hw_image_generator.vhd(546) " "VHDL Process Statement warning at hw_image_generator.vhd(546): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 546 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609709866954 "|top|hw_image_generator:hw_image"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b hw_image_generator.vhd(557) " "VHDL Process Statement warning at hw_image_generator.vhd(557): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 557 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609709866954 "|top|hw_image_generator:hw_image"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b hw_image_generator.vhd(568) " "VHDL Process Statement warning at hw_image_generator.vhd(568): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 568 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609709866954 "|top|hw_image_generator:hw_image"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b hw_image_generator.vhd(579) " "VHDL Process Statement warning at hw_image_generator.vhd(579): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 579 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609709866954 "|top|hw_image_generator:hw_image"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b hw_image_generator.vhd(590) " "VHDL Process Statement warning at hw_image_generator.vhd(590): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 590 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609709866954 "|top|hw_image_generator:hw_image"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d0 hw_image_generator.vhd(619) " "VHDL Process Statement warning at hw_image_generator.vhd(619): signal \"d0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 619 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609709866954 "|top|hw_image_generator:hw_image"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d0 hw_image_generator.vhd(630) " "VHDL Process Statement warning at hw_image_generator.vhd(630): signal \"d0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 630 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609709866954 "|top|hw_image_generator:hw_image"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d0 hw_image_generator.vhd(641) " "VHDL Process Statement warning at hw_image_generator.vhd(641): signal \"d0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 641 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609709866954 "|top|hw_image_generator:hw_image"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d0 hw_image_generator.vhd(652) " "VHDL Process Statement warning at hw_image_generator.vhd(652): signal \"d0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 652 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609709866954 "|top|hw_image_generator:hw_image"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d0 hw_image_generator.vhd(663) " "VHDL Process Statement warning at hw_image_generator.vhd(663): signal \"d0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 663 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609709866954 "|top|hw_image_generator:hw_image"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d0 hw_image_generator.vhd(674) " "VHDL Process Statement warning at hw_image_generator.vhd(674): signal \"d0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 674 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609709866954 "|top|hw_image_generator:hw_image"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d0 hw_image_generator.vhd(685) " "VHDL Process Statement warning at hw_image_generator.vhd(685): signal \"d0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 685 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609709866954 "|top|hw_image_generator:hw_image"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d1 hw_image_generator.vhd(697) " "VHDL Process Statement warning at hw_image_generator.vhd(697): signal \"d1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 697 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609709866954 "|top|hw_image_generator:hw_image"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d1 hw_image_generator.vhd(708) " "VHDL Process Statement warning at hw_image_generator.vhd(708): signal \"d1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 708 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609709866954 "|top|hw_image_generator:hw_image"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d1 hw_image_generator.vhd(719) " "VHDL Process Statement warning at hw_image_generator.vhd(719): signal \"d1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 719 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609709866954 "|top|hw_image_generator:hw_image"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d1 hw_image_generator.vhd(730) " "VHDL Process Statement warning at hw_image_generator.vhd(730): signal \"d1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 730 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609709866954 "|top|hw_image_generator:hw_image"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d1 hw_image_generator.vhd(741) " "VHDL Process Statement warning at hw_image_generator.vhd(741): signal \"d1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 741 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609709866954 "|top|hw_image_generator:hw_image"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d1 hw_image_generator.vhd(752) " "VHDL Process Statement warning at hw_image_generator.vhd(752): signal \"d1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 752 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609709866954 "|top|hw_image_generator:hw_image"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d1 hw_image_generator.vhd(763) " "VHDL Process Statement warning at hw_image_generator.vhd(763): signal \"d1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 763 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609709866954 "|top|hw_image_generator:hw_image"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d2 hw_image_generator.vhd(776) " "VHDL Process Statement warning at hw_image_generator.vhd(776): signal \"d2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 776 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609709866954 "|top|hw_image_generator:hw_image"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d2 hw_image_generator.vhd(787) " "VHDL Process Statement warning at hw_image_generator.vhd(787): signal \"d2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 787 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609709866954 "|top|hw_image_generator:hw_image"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d2 hw_image_generator.vhd(798) " "VHDL Process Statement warning at hw_image_generator.vhd(798): signal \"d2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 798 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609709866954 "|top|hw_image_generator:hw_image"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d2 hw_image_generator.vhd(809) " "VHDL Process Statement warning at hw_image_generator.vhd(809): signal \"d2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 809 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609709866954 "|top|hw_image_generator:hw_image"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d2 hw_image_generator.vhd(820) " "VHDL Process Statement warning at hw_image_generator.vhd(820): signal \"d2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 820 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609709866954 "|top|hw_image_generator:hw_image"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d2 hw_image_generator.vhd(831) " "VHDL Process Statement warning at hw_image_generator.vhd(831): signal \"d2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 831 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609709866954 "|top|hw_image_generator:hw_image"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d2 hw_image_generator.vhd(842) " "VHDL Process Statement warning at hw_image_generator.vhd(842): signal \"d2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 842 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609709866954 "|top|hw_image_generator:hw_image"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dec:dec\|miromB:u2\|bus_datos\[0\] " "Converted tri-state buffer \"dec:dec\|miromB:u2\|bus_datos\[0\]\" feeding internal logic into a wire" {  } { { "miromB.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/miromB.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1609709867904 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dec:dec\|miromB:u2\|bus_datos\[1\] " "Converted tri-state buffer \"dec:dec\|miromB:u2\|bus_datos\[1\]\" feeding internal logic into a wire" {  } { { "miromB.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/miromB.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1609709867904 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dec:dec\|miromB:u2\|bus_datos\[2\] " "Converted tri-state buffer \"dec:dec\|miromB:u2\|bus_datos\[2\]\" feeding internal logic into a wire" {  } { { "miromB.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/miromB.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1609709867904 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dec:dec\|miromA:u1\|bus_datos\[0\] " "Converted tri-state buffer \"dec:dec\|miromA:u1\|bus_datos\[0\]\" feeding internal logic into a wire" {  } { { "miromA.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/miromA.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1609709867904 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dec:dec\|miromA:u1\|bus_datos\[1\] " "Converted tri-state buffer \"dec:dec\|miromA:u1\|bus_datos\[1\]\" feeding internal logic into a wire" {  } { { "miromA.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/miromA.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1609709867904 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dec:dec\|miromA:u1\|bus_datos\[2\] " "Converted tri-state buffer \"dec:dec\|miromA:u1\|bus_datos\[2\]\" feeding internal logic into a wire" {  } { { "miromA.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/miromA.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1609709867904 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fetch:fetch\|miromNT:u3\|bus_datos\[0\] " "Converted tri-state buffer \"fetch:fetch\|miromNT:u3\|bus_datos\[0\]\" feeding internal logic into a wire" {  } { { "miromNT.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/miromNT.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1609709867904 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fetch:fetch\|miromNT:u3\|bus_datos\[1\] " "Converted tri-state buffer \"fetch:fetch\|miromNT:u3\|bus_datos\[1\]\" feeding internal logic into a wire" {  } { { "miromNT.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/miromNT.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1609709867904 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fetch:fetch\|miromNT:u3\|bus_datos\[2\] " "Converted tri-state buffer \"fetch:fetch\|miromNT:u3\|bus_datos\[2\]\" feeding internal logic into a wire" {  } { { "miromNT.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/miromNT.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1609709867904 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fetch:fetch\|miromNT:u3\|bus_datos\[3\] " "Converted tri-state buffer \"fetch:fetch\|miromNT:u3\|bus_datos\[3\]\" feeding internal logic into a wire" {  } { { "miromNT.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/miromNT.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1609709867904 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fetch:fetch\|miromNT:u3\|bus_datos\[4\] " "Converted tri-state buffer \"fetch:fetch\|miromNT:u3\|bus_datos\[4\]\" feeding internal logic into a wire" {  } { { "miromNT.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/miromNT.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1609709867904 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fetch:fetch\|miromNT:u3\|bus_datos\[5\] " "Converted tri-state buffer \"fetch:fetch\|miromNT:u3\|bus_datos\[5\]\" feeding internal logic into a wire" {  } { { "miromNT.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/miromNT.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1609709867904 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fetch:fetch\|miromNT:u3\|bus_datos\[6\] " "Converted tri-state buffer \"fetch:fetch\|miromNT:u3\|bus_datos\[6\]\" feeding internal logic into a wire" {  } { { "miromNT.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/miromNT.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1609709867904 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fetch:fetch\|miromNT:u3\|bus_datos\[7\] " "Converted tri-state buffer \"fetch:fetch\|miromNT:u3\|bus_datos\[7\]\" feeding internal logic into a wire" {  } { { "miromNT.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/miromNT.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1609709867904 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fetch:fetch\|miromNT:u3\|bus_datos\[8\] " "Converted tri-state buffer \"fetch:fetch\|miromNT:u3\|bus_datos\[8\]\" feeding internal logic into a wire" {  } { { "miromNT.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/miromNT.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1609709867904 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fetch:fetch\|miromNT:u3\|bus_datos\[9\] " "Converted tri-state buffer \"fetch:fetch\|miromNT:u3\|bus_datos\[9\]\" feeding internal logic into a wire" {  } { { "miromNT.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/miromNT.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1609709867904 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fetch:fetch\|miromNT:u3\|bus_datos\[10\] " "Converted tri-state buffer \"fetch:fetch\|miromNT:u3\|bus_datos\[10\]\" feeding internal logic into a wire" {  } { { "miromNT.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/miromNT.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1609709867904 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fetch:fetch\|miromNT:u3\|bus_datos\[11\] " "Converted tri-state buffer \"fetch:fetch\|miromNT:u3\|bus_datos\[11\]\" feeding internal logic into a wire" {  } { { "miromNT.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/miromNT.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1609709867904 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fetch:fetch\|miromNT:u3\|bus_datos\[12\] " "Converted tri-state buffer \"fetch:fetch\|miromNT:u3\|bus_datos\[12\]\" feeding internal logic into a wire" {  } { { "miromNT.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/miromNT.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1609709867904 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fetch:fetch\|miromNT:u3\|bus_datos\[13\] " "Converted tri-state buffer \"fetch:fetch\|miromNT:u3\|bus_datos\[13\]\" feeding internal logic into a wire" {  } { { "miromNT.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/miromNT.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1609709867904 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fetch:fetch\|miromNT:u3\|bus_datos\[14\] " "Converted tri-state buffer \"fetch:fetch\|miromNT:u3\|bus_datos\[14\]\" feeding internal logic into a wire" {  } { { "miromNT.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/miromNT.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1609709867904 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fetch:fetch\|miromNT:u3\|bus_datos\[15\] " "Converted tri-state buffer \"fetch:fetch\|miromNT:u3\|bus_datos\[15\]\" feeding internal logic into a wire" {  } { { "miromNT.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/miromNT.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1609709867904 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1609709867904 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "4 " "Found 4 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "dec:dec\|miromB:u2\|mem_rom " "RAM logic \"dec:dec\|miromB:u2\|mem_rom\" is uninferred because MIF is not supported for the selected family" {  } { { "miromB.vhd" "mem_rom" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/miromB.vhd" 15 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1609709868604 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "fetch:fetch\|miromNT:u3\|mem_rom " "RAM logic \"fetch:fetch\|miromNT:u3\|mem_rom\" is uninferred because MIF is not supported for the selected family" {  } { { "miromNT.vhd" "mem_rom" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/miromNT.vhd" 16 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1609709868604 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "dec:dec\|miromA:u1\|mem_rom " "RAM logic \"dec:dec\|miromA:u1\|mem_rom\" is uninferred because MIF is not supported for the selected family" {  } { { "miromA.vhd" "mem_rom" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/miromA.vhd" 15 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1609709868604 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mem:ram\|memory " "RAM logic \"mem:ram\|memory\" is uninferred due to inappropriate RAM size" {  } { { "mem.vhd" "memory" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/mem.vhd" 21 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1609709868604 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1609709868604 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ALU:ALU\|display:disp_sal\|disp2\[5\] ALU:ALU\|display:disp_sal\|disp2\[0\] " "Duplicate LATCH primitive \"ALU:ALU\|display:disp_sal\|disp2\[5\]\" merged with LATCH primitive \"ALU:ALU\|display:disp_sal\|disp2\[0\]\"" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1609709871104 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ALU:ALU\|display:disp_sal\|disp2\[4\] ALU:ALU\|display:disp_sal\|disp2\[0\] " "Duplicate LATCH primitive \"ALU:ALU\|display:disp_sal\|disp2\[4\]\" merged with LATCH primitive \"ALU:ALU\|display:disp_sal\|disp2\[0\]\"" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1609709871104 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ALU:ALU\|display:disp_sal\|disp2\[3\] ALU:ALU\|display:disp_sal\|disp2\[0\] " "Duplicate LATCH primitive \"ALU:ALU\|display:disp_sal\|disp2\[3\]\" merged with LATCH primitive \"ALU:ALU\|display:disp_sal\|disp2\[0\]\"" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1609709871104 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ALU:ALU\|display:disp_sal\|disp2\[2\] ALU:ALU\|display:disp_sal\|disp2\[1\] " "Duplicate LATCH primitive \"ALU:ALU\|display:disp_sal\|disp2\[2\]\" merged with LATCH primitive \"ALU:ALU\|display:disp_sal\|disp2\[1\]\"" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1609709871104 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1609709871104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|display:disp_sal\|disp0\[0\] " "Latch ALU:ALU\|display:disp_sal\|disp0\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch\|conta:u2\|present_state\[0\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch\|conta:u2\|present_state\[0\]" {  } { { "conta.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/conta.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609709871104 ""}  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609709871104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|display:disp_sal\|disp0\[1\] " "Latch ALU:ALU\|display:disp_sal\|disp0\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch\|conta:u2\|present_state\[0\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch\|conta:u2\|present_state\[0\]" {  } { { "conta.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/conta.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609709871104 ""}  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609709871104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|display:disp_sal\|disp0\[2\] " "Latch ALU:ALU\|display:disp_sal\|disp0\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch\|conta:u2\|present_state\[0\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch\|conta:u2\|present_state\[0\]" {  } { { "conta.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/conta.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609709871104 ""}  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609709871104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|display:disp_sal\|disp0\[3\] " "Latch ALU:ALU\|display:disp_sal\|disp0\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch\|conta:u2\|present_state\[0\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch\|conta:u2\|present_state\[0\]" {  } { { "conta.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/conta.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609709871104 ""}  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609709871104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|display:disp_sal\|disp0\[4\] " "Latch ALU:ALU\|display:disp_sal\|disp0\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch\|conta:u2\|present_state\[0\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch\|conta:u2\|present_state\[0\]" {  } { { "conta.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/conta.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609709871104 ""}  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609709871104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|display:disp_sal\|disp0\[5\] " "Latch ALU:ALU\|display:disp_sal\|disp0\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch\|conta:u2\|present_state\[0\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch\|conta:u2\|present_state\[0\]" {  } { { "conta.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/conta.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609709871104 ""}  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609709871104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|display:disp_sal\|disp0\[6\] " "Latch ALU:ALU\|display:disp_sal\|disp0\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch\|conta:u2\|present_state\[0\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch\|conta:u2\|present_state\[0\]" {  } { { "conta.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/conta.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609709871104 ""}  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609709871104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|display:disp_sal\|disp1\[0\] " "Latch ALU:ALU\|display:disp_sal\|disp1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch\|conta:u2\|present_state\[0\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch\|conta:u2\|present_state\[0\]" {  } { { "conta.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/conta.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609709871104 ""}  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609709871104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|display:disp_sal\|disp1\[1\] " "Latch ALU:ALU\|display:disp_sal\|disp1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch\|conta:u2\|present_state\[0\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch\|conta:u2\|present_state\[0\]" {  } { { "conta.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/conta.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609709871104 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR fetch:fetch\|conta:u2\|present_state\[0\] " "Ports ENA and CLR on the latch are fed by the same signal fetch:fetch\|conta:u2\|present_state\[0\]" {  } { { "conta.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/conta.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609709871104 ""}  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609709871104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|display:disp_sal\|disp1\[2\] " "Latch ALU:ALU\|display:disp_sal\|disp1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch\|conta:u2\|present_state\[0\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch\|conta:u2\|present_state\[0\]" {  } { { "conta.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/conta.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609709871104 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR fetch:fetch\|conta:u2\|present_state\[0\] " "Ports ENA and CLR on the latch are fed by the same signal fetch:fetch\|conta:u2\|present_state\[0\]" {  } { { "conta.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/conta.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609709871104 ""}  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609709871104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|display:disp_sal\|disp1\[3\] " "Latch ALU:ALU\|display:disp_sal\|disp1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch\|conta:u2\|present_state\[0\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch\|conta:u2\|present_state\[0\]" {  } { { "conta.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/conta.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609709871104 ""}  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609709871104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|display:disp_sal\|disp1\[4\] " "Latch ALU:ALU\|display:disp_sal\|disp1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch\|conta:u2\|present_state\[0\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch\|conta:u2\|present_state\[0\]" {  } { { "conta.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/conta.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609709871104 ""}  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609709871104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|display:disp_sal\|disp1\[5\] " "Latch ALU:ALU\|display:disp_sal\|disp1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch\|conta:u2\|present_state\[0\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch\|conta:u2\|present_state\[0\]" {  } { { "conta.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/conta.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609709871104 ""}  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609709871104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|display:disp_sal\|disp1\[6\] " "Latch ALU:ALU\|display:disp_sal\|disp1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch\|conta:u2\|present_state\[0\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch\|conta:u2\|present_state\[0\]" {  } { { "conta.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/conta.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609709871104 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE fetch:fetch\|conta:u2\|present_state\[0\] " "Ports ENA and PRE on the latch are fed by the same signal fetch:fetch\|conta:u2\|present_state\[0\]" {  } { { "conta.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/conta.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609709871104 ""}  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609709871104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|display:disp_sal\|disp2\[0\] " "Latch ALU:ALU\|display:disp_sal\|disp2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch\|conta:u2\|present_state\[0\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch\|conta:u2\|present_state\[0\]" {  } { { "conta.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/conta.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609709871104 ""}  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609709871104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|display:disp_sal\|disp2\[1\] " "Latch ALU:ALU\|display:disp_sal\|disp2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch\|conta:u2\|present_state\[0\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch\|conta:u2\|present_state\[0\]" {  } { { "conta.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/conta.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609709871104 ""}  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609709871104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|display:disp_sal\|umult\[5\] " "Latch ALU:ALU\|display:disp_sal\|umult\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch\|conta:u2\|present_state\[0\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch\|conta:u2\|present_state\[0\]" {  } { { "conta.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/conta.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609709871104 ""}  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609709871104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|display:disp_sal\|umult\[0\] " "Latch ALU:ALU\|display:disp_sal\|umult\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch\|conta:u2\|present_state\[0\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch\|conta:u2\|present_state\[0\]" {  } { { "conta.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/conta.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609709871114 ""}  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609709871114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|display:disp_sal\|umult\[4\] " "Latch ALU:ALU\|display:disp_sal\|umult\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch\|conta:u2\|present_state\[0\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch\|conta:u2\|present_state\[0\]" {  } { { "conta.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/conta.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609709871114 ""}  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609709871114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|display:disp_sal\|umult\[2\] " "Latch ALU:ALU\|display:disp_sal\|umult\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch\|conta:u2\|present_state\[0\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch\|conta:u2\|present_state\[0\]" {  } { { "conta.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/conta.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609709871114 ""}  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609709871114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|display:disp_sal\|umult\[3\] " "Latch ALU:ALU\|display:disp_sal\|umult\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch\|conta:u2\|present_state\[0\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch\|conta:u2\|present_state\[0\]" {  } { { "conta.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/conta.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609709871114 ""}  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609709871114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|display:disp_sal\|umult\[1\] " "Latch ALU:ALU\|display:disp_sal\|umult\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch\|conta:u2\|present_state\[1\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch\|conta:u2\|present_state\[1\]" {  } { { "conta.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/conta.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609709871114 ""}  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609709871114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|display:disp_sal\|ulparcial\[0\] " "Latch ALU:ALU\|display:disp_sal\|ulparcial\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch\|conta:u2\|present_state\[0\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch\|conta:u2\|present_state\[0\]" {  } { { "conta.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/conta.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609709871114 ""}  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609709871114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|display:disp_sal\|uaparcial2\[0\] " "Latch ALU:ALU\|display:disp_sal\|uaparcial2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch\|conta:u2\|present_state\[0\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch\|conta:u2\|present_state\[0\]" {  } { { "conta.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/conta.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609709871114 ""}  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609709871114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|display:disp_sal\|uaparcial2\[1\] " "Latch ALU:ALU\|display:disp_sal\|uaparcial2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch\|conta:u2\|present_state\[0\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch\|conta:u2\|present_state\[0\]" {  } { { "conta.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/conta.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609709871114 ""}  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609709871114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|display:disp_sal\|uaparcial2\[2\] " "Latch ALU:ALU\|display:disp_sal\|uaparcial2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch\|conta:u2\|present_state\[2\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch\|conta:u2\|present_state\[2\]" {  } { { "conta.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/conta.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609709871114 ""}  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609709871114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|display:disp_sal\|uaparcial2\[3\] " "Latch ALU:ALU\|display:disp_sal\|uaparcial2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch\|conta:u2\|present_state\[2\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch\|conta:u2\|present_state\[2\]" {  } { { "conta.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/conta.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609709871114 ""}  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609709871114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|display:disp_sal\|uaparcial\[1\] " "Latch ALU:ALU\|display:disp_sal\|uaparcial\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch\|conta:u2\|present_state\[0\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch\|conta:u2\|present_state\[0\]" {  } { { "conta.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/conta.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609709871114 ""}  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609709871114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|display:disp_sal\|uaparcial\[0\] " "Latch ALU:ALU\|display:disp_sal\|uaparcial\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch\|conta:u2\|present_state\[0\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch\|conta:u2\|present_state\[0\]" {  } { { "conta.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/conta.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609709871114 ""}  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609709871114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|display:disp_sal\|uaparcial\[2\] " "Latch ALU:ALU\|display:disp_sal\|uaparcial\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch\|conta:u2\|present_state\[2\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch\|conta:u2\|present_state\[2\]" {  } { { "conta.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/conta.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609709871114 ""}  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609709871114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|display:disp_sal\|ucomp\[0\] " "Latch ALU:ALU\|display:disp_sal\|ucomp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch\|conta:u2\|present_state\[0\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch\|conta:u2\|present_state\[0\]" {  } { { "conta.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/conta.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609709871114 ""}  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609709871114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|display:disp_sal\|ucomp\[1\] " "Latch ALU:ALU\|display:disp_sal\|ucomp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch\|conta:u2\|present_state\[0\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch\|conta:u2\|present_state\[0\]" {  } { { "conta.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/conta.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609709871114 ""}  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609709871114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|display:disp_sal\|ucomp\[2\] " "Latch ALU:ALU\|display:disp_sal\|ucomp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch\|conta:u2\|present_state\[0\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch\|conta:u2\|present_state\[0\]" {  } { { "conta.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/conta.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609709871114 ""}  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609709871114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|display:disp_sal\|ulparcial\[1\] " "Latch ALU:ALU\|display:disp_sal\|ulparcial\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch\|conta:u2\|present_state\[2\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch\|conta:u2\|present_state\[2\]" {  } { { "conta.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/conta.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609709871114 ""}  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609709871114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|display:disp_sal\|ulparcial\[2\] " "Latch ALU:ALU\|display:disp_sal\|ulparcial\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch\|conta:u2\|present_state\[0\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch\|conta:u2\|present_state\[0\]" {  } { { "conta.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/conta.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609709871114 ""}  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609709871114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|display:disp_sal\|salfinal\[0\] " "Latch ALU:ALU\|display:disp_sal\|salfinal\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch\|conta:u2\|present_state\[0\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch\|conta:u2\|present_state\[0\]" {  } { { "conta.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/conta.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609709871114 ""}  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609709871114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|display:disp_sal\|salfinal\[1\] " "Latch ALU:ALU\|display:disp_sal\|salfinal\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch\|conta:u2\|present_state\[0\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch\|conta:u2\|present_state\[0\]" {  } { { "conta.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/conta.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609709871114 ""}  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609709871114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|display:disp_sal\|salfinal\[2\] " "Latch ALU:ALU\|display:disp_sal\|salfinal\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch\|conta:u2\|present_state\[0\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch\|conta:u2\|present_state\[0\]" {  } { { "conta.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/conta.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609709871114 ""}  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609709871114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|display:disp_sal\|salfinal\[3\] " "Latch ALU:ALU\|display:disp_sal\|salfinal\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch\|conta:u2\|present_state\[0\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch\|conta:u2\|present_state\[0\]" {  } { { "conta.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/conta.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609709871114 ""}  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609709871114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|display:disp_sal\|salfinal\[4\] " "Latch ALU:ALU\|display:disp_sal\|salfinal\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR fetch:fetch\|conta:u2\|present_state\[0\] " "Ports ENA and CLR on the latch are fed by the same signal fetch:fetch\|conta:u2\|present_state\[0\]" {  } { { "conta.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/conta.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609709871114 ""}  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609709871114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|display:disp_sal\|salfinal\[5\] " "Latch ALU:ALU\|display:disp_sal\|salfinal\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR fetch:fetch\|conta:u2\|present_state\[0\] " "Ports ENA and CLR on the latch are fed by the same signal fetch:fetch\|conta:u2\|present_state\[0\]" {  } { { "conta.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/conta.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609709871114 ""}  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609709871114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|display:disp_sal\|uaparcial\[3\] " "Latch ALU:ALU\|display:disp_sal\|uaparcial\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch\|conta:u2\|present_state\[2\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch\|conta:u2\|present_state\[2\]" {  } { { "conta.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/conta.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609709871114 ""}  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609709871114 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ALU:ALU\|comparadores:comp\|mayor\[0\] " "LATCH primitive \"ALU:ALU\|comparadores:comp\|mayor\[0\]\" is permanently disabled" {  } { { "comparadores.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/comparadores.vhd" 16 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1609709876714 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ALU:ALU\|comparadores:comp\|mayor\[1\] " "LATCH primitive \"ALU:ALU\|comparadores:comp\|mayor\[1\]\" is permanently disabled" {  } { { "comparadores.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/comparadores.vhd" 16 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1609709876714 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ALU:ALU\|comparadores:comp\|mayor\[2\] " "LATCH primitive \"ALU:ALU\|comparadores:comp\|mayor\[2\]\" is permanently disabled" {  } { { "comparadores.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/comparadores.vhd" 16 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1609709876714 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ALU:ALU\|display:disp_sal\|ucomp\[1\] ALU:ALU\|display:disp_sal\|ucomp\[0\] " "Duplicate LATCH primitive \"ALU:ALU\|display:disp_sal\|ucomp\[1\]\" merged with LATCH primitive \"ALU:ALU\|display:disp_sal\|ucomp\[0\]\"" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1609709879414 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ALU:ALU\|display:disp_sal\|ucomp\[2\] ALU:ALU\|display:disp_sal\|ucomp\[0\] " "Duplicate LATCH primitive \"ALU:ALU\|display:disp_sal\|ucomp\[2\]\" merged with LATCH primitive \"ALU:ALU\|display:disp_sal\|ucomp\[0\]\"" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1609709879414 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1609709879414 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1609709879744 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1609709883544 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609709883544 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cs " "No output dependent on input pin \"cs\"" {  } { { "top.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/top.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609709883814 "|top|cs"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1609709883814 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "881 " "Implemented 881 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1609709883814 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1609709883814 ""} { "Info" "ICUT_CUT_TM_LCELLS" "848 " "Implemented 848 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1609709883814 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1609709883814 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 200 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 200 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4805 " "Peak virtual memory: 4805 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1609709883994 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 03 15:38:03 2021 " "Processing ended: Sun Jan 03 15:38:03 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1609709883994 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:50 " "Elapsed time: 00:00:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1609709883994 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:03 " "Total CPU time (on all processors): 00:01:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1609709883994 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1609709883994 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1609709887632 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1609709887632 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 03 15:38:06 2021 " "Processing started: Sun Jan 03 15:38:06 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1609709887632 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1609709887632 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off microalu -c microalu " "Command: quartus_fit --read_settings_files=off --write_settings_files=off microalu -c microalu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1609709887632 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1609709888206 ""}
{ "Info" "0" "" "Project  = microalu" {  } {  } 0 0 "Project  = microalu" 0 0 "Fitter" 0 0 1609709888208 ""}
{ "Info" "0" "" "Revision = microalu" {  } {  } 0 0 "Revision = microalu" 0 0 "Fitter" 0 0 1609709888208 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1609709888665 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1609709888665 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "microalu 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"microalu\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1609709888705 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1609709888897 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1609709888897 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1609709889292 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1609709889312 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1609709889512 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1609709889512 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1609709889512 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1609709889512 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1609709889512 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1609709889512 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1609709889512 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1609709889512 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1609709889512 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1609709889512 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1609709889512 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1609709889512 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1609709889512 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1609709889512 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/" { { 0 { 0 ""} 0 1146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1609709889522 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/" { { 0 { 0 ""} 0 1148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1609709889522 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/" { { 0 { 0 ""} 0 1150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1609709889522 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/" { { 0 { 0 ""} 0 1152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1609709889522 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/" { { 0 { 0 ""} 0 1154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1609709889522 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/" { { 0 { 0 ""} 0 1156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1609709889522 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/" { { 0 { 0 ""} 0 1158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1609709889522 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/" { { 0 { 0 ""} 0 1160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1609709889522 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1609709889522 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1609709889522 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1609709889522 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1609709889522 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1609709889522 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1609709889522 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 33 " "No exact pin location assignment(s) for 1 pins of 33 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1609709890012 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "40 " "The Timing Analyzer is analyzing 40 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1609709890762 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "microalu.sdc " "Synopsys Design Constraints File file not found: 'microalu.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1609709890762 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1609709890762 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fetch\|u3\|mem_rom~0  from: dataa  to: combout " "Cell: fetch\|u3\|mem_rom~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1609709890772 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fetch\|u3\|mem_rom~1  from: dataa  to: combout " "Cell: fetch\|u3\|mem_rom~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1609709890772 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fetch\|u3\|mem_rom~3  from: dataa  to: combout " "Cell: fetch\|u3\|mem_rom~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1609709890772 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fetch\|u3\|mem_rom~4  from: dataa  to: combout " "Cell: fetch\|u3\|mem_rom~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1609709890772 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1609709890772 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1609709890782 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1609709890782 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1609709890782 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1609709890912 ""}  } { { "top.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/top.vhd" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/" { { 0 { 0 ""} 0 1136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1609709890912 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reloj_lento:reloj\|led  " "Automatically promoted node reloj_lento:reloj\|led " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1609709890912 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reloj_lento:reloj\|led~0 " "Destination node reloj_lento:reloj\|led~0" {  } { { "reloj_lento.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/reloj_lento.vhd" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/" { { 0 { 0 ""} 0 1106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1609709890912 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1609709890912 ""}  } { { "reloj_lento.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/reloj_lento.vhd" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/" { { 0 { 0 ""} 0 305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1609709890912 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "genMhz:genMHz\|clk25mhz  " "Automatically promoted node genMhz:genMHz\|clk25mhz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1609709890912 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "genMhz:genMHz\|clk25mhz~0 " "Destination node genMhz:genMHz\|clk25mhz~0" {  } { { "genMhz.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/genMhz.vhd" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/" { { 0 { 0 ""} 0 1107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1609709890912 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1609709890912 ""}  } { { "genMhz.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/genMhz.vhd" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/" { { 0 { 0 ""} 0 304 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1609709890912 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALU:ALU\|display:disp_sal\|disp0\[6\]~18  " "Automatically promoted node ALU:ALU\|display:disp_sal\|disp0\[6\]~18 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1609709890912 ""}  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/" { { 0 { 0 ""} 0 887 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1609709890912 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALU:ALU\|display:disp_sal\|umult\[1\]~0  " "Automatically promoted node ALU:ALU\|display:disp_sal\|umult\[1\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1609709890912 ""}  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/" { { 0 { 0 ""} 0 1048 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1609709890912 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALU:ALU\|display:disp_sal\|salfinal\[3\]~4  " "Automatically promoted node ALU:ALU\|display:disp_sal\|salfinal\[3\]~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1609709890912 ""}  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/" { { 0 { 0 ""} 0 1066 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1609709890912 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALU:ALU\|display:disp_sal\|uaparcial2\[0\]~0  " "Automatically promoted node ALU:ALU\|display:disp_sal\|uaparcial2\[0\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1609709890912 ""}  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/" { { 0 { 0 ""} 0 1055 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1609709890912 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALU:ALU\|display:disp_sal\|uaparcial\[0\]~0  " "Automatically promoted node ALU:ALU\|display:disp_sal\|uaparcial\[0\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1609709890912 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hw_image_generator:hw_image\|green~31 " "Destination node hw_image_generator:hw_image\|green~31" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/" { { 0 { 0 ""} 0 685 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1609709890912 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1609709890912 ""}  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/" { { 0 { 0 ""} 0 684 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1609709890912 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALU:ALU\|display:disp_sal\|disp0\[6\]~37  " "Automatically promoted node ALU:ALU\|display:disp_sal\|disp0\[6\]~37 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1609709890912 ""}  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/" { { 0 { 0 ""} 0 918 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1609709890912 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALU:ALU\|display:disp_sal\|disp2\[5\]~0  " "Automatically promoted node ALU:ALU\|display:disp_sal\|disp2\[5\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1609709890912 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALU:ALU\|display:disp_sal\|disp2\[1\] " "Destination node ALU:ALU\|display:disp_sal\|disp2\[1\]" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1609709890912 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1609709890912 ""}  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/" { { 0 { 0 ""} 0 933 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1609709890912 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALU:ALU\|display:disp_sal\|salfinal\[5\]~0  " "Automatically promoted node ALU:ALU\|display:disp_sal\|salfinal\[5\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1609709890912 ""}  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/" { { 0 { 0 ""} 0 678 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1609709890912 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1609709891732 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1609709891742 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1609709891742 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1609709891742 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1609709891742 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1609709891742 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1609709891742 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1609709891802 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1609709891892 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1609709891892 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1609709891892 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 0 1 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1609709891912 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1609709891912 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1609709891912 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1609709891922 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1609709891922 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 11 25 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 11 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1609709891922 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 4 44 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  44 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1609709891922 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1609709891922 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1609709891922 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 60 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  60 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1609709891922 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 17 35 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 17 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1609709891922 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1609709891922 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1609709891922 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1609709891922 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "WrEN " "Node \"WrEN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "WrEN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1609709892352 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1609709892352 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1609709892362 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1609709892382 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1609709897648 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1609709898198 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1609709898268 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1609709904178 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1609709904178 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1609709905118 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X22_Y22 X32_Y32 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X22_Y22 to location X32_Y32" {  } { { "loc" "" { Generic "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X22_Y22 to location X32_Y32"} { { 12 { 0 ""} 22 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1609709909288 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1609709909288 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1609709916268 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1609709916268 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:09 " "Fitter routing operations ending: elapsed time is 00:00:09" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1609709916278 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.58 " "Total time spent on timing analysis during the Fitter is 1.58 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1609709916648 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1609709916668 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1609709918428 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1609709918428 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1609709920833 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1609709922043 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1609709922643 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/output_files/microalu.fit.smsg " "Generated suppressed messages file C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/output_files/microalu.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1609709922883 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5397 " "Peak virtual memory: 5397 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1609709924559 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 03 15:38:44 2021 " "Processing ended: Sun Jan 03 15:38:44 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1609709924559 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1609709924559 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1609709924559 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1609709924559 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1609709926646 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1609709926646 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 03 15:38:46 2021 " "Processing started: Sun Jan 03 15:38:46 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1609709926646 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1609709926646 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off microalu -c microalu " "Command: quartus_asm --read_settings_files=off --write_settings_files=off microalu -c microalu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1609709926646 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1609709927866 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1609709931748 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1609709931988 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4702 " "Peak virtual memory: 4702 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1609709933238 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 03 15:38:53 2021 " "Processing ended: Sun Jan 03 15:38:53 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1609709933238 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1609709933238 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1609709933238 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1609709933238 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1609709934048 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1609709936712 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1609709936712 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 03 15:38:55 2021 " "Processing started: Sun Jan 03 15:38:55 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1609709936712 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1609709936712 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta microalu -c microalu " "Command: quartus_sta microalu -c microalu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1609709936712 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1609709937042 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1609709937532 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1609709937532 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609709937653 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609709937653 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "40 " "The Timing Analyzer is analyzing 40 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1609709938283 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "microalu.sdc " "Synopsys Design Constraints File file not found: 'microalu.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1609709938403 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1609709938403 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name genMhz:genMHz\|clk25mhz genMhz:genMHz\|clk25mhz " "create_clock -period 1.000 -name genMhz:genMHz\|clk25mhz genMhz:genMHz\|clk25mhz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1609709938403 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1609709938403 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name fetch:fetch\|reloj_lento:u1\|led fetch:fetch\|reloj_lento:u1\|led " "create_clock -period 1.000 -name fetch:fetch\|reloj_lento:u1\|led fetch:fetch\|reloj_lento:u1\|led" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1609709938403 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reloj_lento:reloj\|led reloj_lento:reloj\|led " "create_clock -period 1.000 -name reloj_lento:reloj\|led reloj_lento:reloj\|led" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1609709938403 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name fetch:fetch\|conta:u2\|present_state\[0\] fetch:fetch\|conta:u2\|present_state\[0\] " "create_clock -period 1.000 -name fetch:fetch\|conta:u2\|present_state\[0\] fetch:fetch\|conta:u2\|present_state\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1609709938403 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1609709938403 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fetch\|u3\|mem_rom~0  from: datac  to: combout " "Cell: fetch\|u3\|mem_rom~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1609709938413 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fetch\|u3\|mem_rom~1  from: dataa  to: combout " "Cell: fetch\|u3\|mem_rom~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1609709938413 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fetch\|u3\|mem_rom~3  from: dataa  to: combout " "Cell: fetch\|u3\|mem_rom~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1609709938413 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fetch\|u3\|mem_rom~4  from: dataa  to: combout " "Cell: fetch\|u3\|mem_rom~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1609709938413 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1609709938413 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1609709938423 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1609709938423 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1609709938433 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1609709938483 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1609709938613 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1609709938623 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.816 " "Worst-case setup slack is -6.816" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609709938653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609709938653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.816            -188.036 fetch:fetch\|conta:u2\|present_state\[0\]  " "   -6.816            -188.036 fetch:fetch\|conta:u2\|present_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609709938653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.163            -134.477 genMhz:genMHz\|clk25mhz  " "   -4.163            -134.477 genMhz:genMHz\|clk25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609709938653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.948             -54.683 clk  " "   -2.948             -54.683 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609709938653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.745            -188.579 reloj_lento:reloj\|led  " "   -2.745            -188.579 reloj_lento:reloj\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609709938653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.399              -4.481 fetch:fetch\|reloj_lento:u1\|led  " "   -1.399              -4.481 fetch:fetch\|reloj_lento:u1\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609709938653 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609709938653 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.033 " "Worst-case hold slack is -0.033" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609709938683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609709938683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.033              -0.033 fetch:fetch\|conta:u2\|present_state\[0\]  " "   -0.033              -0.033 fetch:fetch\|conta:u2\|present_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609709938683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 genMhz:genMHz\|clk25mhz  " "    0.342               0.000 genMhz:genMHz\|clk25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609709938683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 fetch:fetch\|reloj_lento:u1\|led  " "    0.378               0.000 fetch:fetch\|reloj_lento:u1\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609709938683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.637               0.000 clk  " "    0.637               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609709938683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.700               0.000 reloj_lento:reloj\|led  " "    0.700               0.000 reloj_lento:reloj\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609709938683 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609709938683 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.520 " "Worst-case recovery slack is -5.520" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609709938743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609709938743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.520             -26.263 fetch:fetch\|conta:u2\|present_state\[0\]  " "   -5.520             -26.263 fetch:fetch\|conta:u2\|present_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609709938743 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609709938743 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.716 " "Worst-case removal slack is 1.716" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609709938773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609709938773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.716               0.000 fetch:fetch\|conta:u2\|present_state\[0\]  " "    1.716               0.000 fetch:fetch\|conta:u2\|present_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609709938773 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609709938773 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609709938873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609709938873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -42.284 clk  " "   -3.000             -42.284 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609709938873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403            -162.748 reloj_lento:reloj\|led  " "   -1.403            -162.748 reloj_lento:reloj\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609709938873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -61.732 genMhz:genMHz\|clk25mhz  " "   -1.403             -61.732 genMhz:genMHz\|clk25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609709938873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -5.612 fetch:fetch\|reloj_lento:u1\|led  " "   -1.403              -5.612 fetch:fetch\|reloj_lento:u1\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609709938873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.141              -4.214 fetch:fetch\|conta:u2\|present_state\[0\]  " "   -0.141              -4.214 fetch:fetch\|conta:u2\|present_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609709938873 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609709938873 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1609709938993 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1609709939134 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1609709942501 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fetch\|u3\|mem_rom~0  from: datac  to: combout " "Cell: fetch\|u3\|mem_rom~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1609709942883 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fetch\|u3\|mem_rom~1  from: dataa  to: combout " "Cell: fetch\|u3\|mem_rom~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1609709942883 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fetch\|u3\|mem_rom~3  from: dataa  to: combout " "Cell: fetch\|u3\|mem_rom~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1609709942883 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fetch\|u3\|mem_rom~4  from: dataa  to: combout " "Cell: fetch\|u3\|mem_rom~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1609709942883 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1609709942883 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1609709942883 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1609709942923 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.336 " "Worst-case setup slack is -6.336" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609709942933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609709942933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.336            -175.407 fetch:fetch\|conta:u2\|present_state\[0\]  " "   -6.336            -175.407 fetch:fetch\|conta:u2\|present_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609709942933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.743            -119.475 genMhz:genMHz\|clk25mhz  " "   -3.743            -119.475 genMhz:genMHz\|clk25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609709942933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.634             -47.621 clk  " "   -2.634             -47.621 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609709942933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.491            -165.221 reloj_lento:reloj\|led  " "   -2.491            -165.221 reloj_lento:reloj\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609709942933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.221              -3.853 fetch:fetch\|reloj_lento:u1\|led  " "   -1.221              -3.853 fetch:fetch\|reloj_lento:u1\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609709942933 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609709942933 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.056 " "Worst-case hold slack is 0.056" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609709942963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609709942963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.056               0.000 fetch:fetch\|conta:u2\|present_state\[0\]  " "    0.056               0.000 fetch:fetch\|conta:u2\|present_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609709942963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 genMhz:genMHz\|clk25mhz  " "    0.307               0.000 genMhz:genMHz\|clk25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609709942963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 fetch:fetch\|reloj_lento:u1\|led  " "    0.339               0.000 fetch:fetch\|reloj_lento:u1\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609709942963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.588               0.000 clk  " "    0.588               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609709942963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.650               0.000 reloj_lento:reloj\|led  " "    0.650               0.000 reloj_lento:reloj\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609709942963 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609709942963 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.292 " "Worst-case recovery slack is -5.292" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609709942993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609709942993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.292             -24.939 fetch:fetch\|conta:u2\|present_state\[0\]  " "   -5.292             -24.939 fetch:fetch\|conta:u2\|present_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609709942993 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609709942993 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.492 " "Worst-case removal slack is 1.492" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609709943023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609709943023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.492               0.000 fetch:fetch\|conta:u2\|present_state\[0\]  " "    1.492               0.000 fetch:fetch\|conta:u2\|present_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609709943023 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609709943023 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609709943043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609709943043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -42.284 clk  " "   -3.000             -42.284 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609709943043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403            -162.748 reloj_lento:reloj\|led  " "   -1.403            -162.748 reloj_lento:reloj\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609709943043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -61.732 genMhz:genMHz\|clk25mhz  " "   -1.403             -61.732 genMhz:genMHz\|clk25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609709943043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -5.612 fetch:fetch\|reloj_lento:u1\|led  " "   -1.403              -5.612 fetch:fetch\|reloj_lento:u1\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609709943043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.042               0.000 fetch:fetch\|conta:u2\|present_state\[0\]  " "    0.042               0.000 fetch:fetch\|conta:u2\|present_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609709943043 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609709943043 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1609709943093 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fetch\|u3\|mem_rom~0  from: datac  to: combout " "Cell: fetch\|u3\|mem_rom~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1609709943463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fetch\|u3\|mem_rom~1  from: dataa  to: combout " "Cell: fetch\|u3\|mem_rom~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1609709943463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fetch\|u3\|mem_rom~3  from: dataa  to: combout " "Cell: fetch\|u3\|mem_rom~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1609709943463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fetch\|u3\|mem_rom~4  from: dataa  to: combout " "Cell: fetch\|u3\|mem_rom~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1609709943463 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1609709943463 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1609709943463 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1609709943473 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.783 " "Worst-case setup slack is -2.783" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609709943543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609709943543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.783             -71.876 fetch:fetch\|conta:u2\|present_state\[0\]  " "   -2.783             -71.876 fetch:fetch\|conta:u2\|present_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609709943543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.175             -31.467 genMhz:genMHz\|clk25mhz  " "   -1.175             -31.467 genMhz:genMHz\|clk25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609709943543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.740             -24.609 reloj_lento:reloj\|led  " "   -0.740             -24.609 reloj_lento:reloj\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609709943543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.714              -8.381 clk  " "   -0.714              -8.381 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609709943543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.161              -0.341 fetch:fetch\|reloj_lento:u1\|led  " "   -0.161              -0.341 fetch:fetch\|reloj_lento:u1\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609709943543 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609709943543 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.011 " "Worst-case hold slack is 0.011" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609709943583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609709943583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.011               0.000 fetch:fetch\|conta:u2\|present_state\[0\]  " "    0.011               0.000 fetch:fetch\|conta:u2\|present_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609709943583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 genMhz:genMHz\|clk25mhz  " "    0.149               0.000 genMhz:genMHz\|clk25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609709943583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 fetch:fetch\|reloj_lento:u1\|led  " "    0.166               0.000 fetch:fetch\|reloj_lento:u1\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609709943583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.230               0.000 reloj_lento:reloj\|led  " "    0.230               0.000 reloj_lento:reloj\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609709943583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.246               0.000 clk  " "    0.246               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609709943583 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609709943583 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.321 " "Worst-case recovery slack is -2.321" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609709943673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609709943673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.321             -10.664 fetch:fetch\|conta:u2\|present_state\[0\]  " "   -2.321             -10.664 fetch:fetch\|conta:u2\|present_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609709943673 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609709943673 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.605 " "Worst-case removal slack is 0.605" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609709943693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609709943693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.605               0.000 fetch:fetch\|conta:u2\|present_state\[0\]  " "    0.605               0.000 fetch:fetch\|conta:u2\|present_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609709943693 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609709943693 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609709943713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609709943713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -32.075 clk  " "   -3.000             -32.075 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609709943713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -116.000 reloj_lento:reloj\|led  " "   -1.000            -116.000 reloj_lento:reloj\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609709943713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -44.000 genMhz:genMHz\|clk25mhz  " "   -1.000             -44.000 genMhz:genMHz\|clk25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609709943713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 fetch:fetch\|reloj_lento:u1\|led  " "   -1.000              -4.000 fetch:fetch\|reloj_lento:u1\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609709943713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.045               0.000 fetch:fetch\|conta:u2\|present_state\[0\]  " "    0.045               0.000 fetch:fetch\|conta:u2\|present_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609709943713 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609709943713 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1609709946171 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1609709946171 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4819 " "Peak virtual memory: 4819 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1609709946371 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 03 15:39:06 2021 " "Processing ended: Sun Jan 03 15:39:06 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1609709946371 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1609709946371 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1609709946371 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1609709946371 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 216 s " "Quartus Prime Full Compilation was successful. 0 errors, 216 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1609709947341 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1609719873219 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1609719873229 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 03 18:24:33 2021 " "Processing started: Sun Jan 03 18:24:33 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1609719873229 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1609719873229 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp microalu -c microalu --netlist_type=sgate " "Command: quartus_npp microalu -c microalu --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1609719873229 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1609719873849 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4560 " "Peak virtual memory: 4560 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1609719874029 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 03 18:24:34 2021 " "Processing ended: Sun Jan 03 18:24:34 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1609719874029 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1609719874029 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1609719874029 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1609719874029 ""}
