
*** Running vivado
    with args -log design_ps_pl_PL_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_ps_pl_PL_0_0.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_ps_pl_PL_0_0.tcl -notrace
Command: synth_design -top design_ps_pl_PL_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'design_ps_pl_PL_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17208 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1724.840 ; gain = 152.715 ; free physical = 3906 ; free virtual = 9574
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_ps_pl_PL_0_0' [/home/johan/rob_ele/RobotElectronicsProject/project_PL_PS_new/project_PL_PS_new.srcs/sources_1/bd/design_ps_pl/ip/design_ps_pl_PL_0_0/synth/design_ps_pl_PL_0_0.vhd:73]
INFO: [Synth 8-3491] module 'PL' declared at '/home/johan/rob_ele/RobotElectronicsProject/project_PL_PS_new/project_PL_PS_new.srcs/sources_1/new/PL.vhd:35' bound to instance 'U0' of component 'PL' [/home/johan/rob_ele/RobotElectronicsProject/project_PL_PS_new/project_PL_PS_new.srcs/sources_1/bd/design_ps_pl/ip/design_ps_pl_PL_0_0/synth/design_ps_pl_PL_0_0.vhd:105]
INFO: [Synth 8-638] synthesizing module 'PL' [/home/johan/rob_ele/RobotElectronicsProject/project_PL_PS_new/project_PL_PS_new.srcs/sources_1/new/PL.vhd:54]
WARNING: [Synth 8-3848] Net data_out in module/entity PL does not have driver. [/home/johan/rob_ele/RobotElectronicsProject/project_PL_PS_new/project_PL_PS_new.srcs/sources_1/new/PL.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'PL' (1#1) [/home/johan/rob_ele/RobotElectronicsProject/project_PL_PS_new/project_PL_PS_new.srcs/sources_1/new/PL.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'design_ps_pl_PL_0_0' (2#1) [/home/johan/rob_ele/RobotElectronicsProject/project_PL_PS_new/project_PL_PS_new.srcs/sources_1/bd/design_ps_pl/ip/design_ps_pl_PL_0_0/synth/design_ps_pl_PL_0_0.vhd:73]
WARNING: [Synth 8-3331] design PL has unconnected port data_out[3]
WARNING: [Synth 8-3331] design PL has unconnected port data_out[2]
WARNING: [Synth 8-3331] design PL has unconnected port data_out[1]
WARNING: [Synth 8-3331] design PL has unconnected port data_out[0]
WARNING: [Synth 8-3331] design PL has unconnected port PID_forward[11]
WARNING: [Synth 8-3331] design PL has unconnected port PID_forward[10]
WARNING: [Synth 8-3331] design PL has unconnected port PID_forward[9]
WARNING: [Synth 8-3331] design PL has unconnected port PID_forward[8]
WARNING: [Synth 8-3331] design PL has unconnected port PID_forward[7]
WARNING: [Synth 8-3331] design PL has unconnected port PID_forward[6]
WARNING: [Synth 8-3331] design PL has unconnected port PID_forward[5]
WARNING: [Synth 8-3331] design PL has unconnected port PID_forward[4]
WARNING: [Synth 8-3331] design PL has unconnected port PID_forward[3]
WARNING: [Synth 8-3331] design PL has unconnected port PID_forward[2]
WARNING: [Synth 8-3331] design PL has unconnected port PID_forward[1]
WARNING: [Synth 8-3331] design PL has unconnected port PID_forward[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1782.559 ; gain = 210.434 ; free physical = 3929 ; free virtual = 9597
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1788.496 ; gain = 216.371 ; free physical = 3927 ; free virtual = 9595
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1788.496 ; gain = 216.371 ; free physical = 3927 ; free virtual = 9595
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1954.215 ; gain = 0.000 ; free physical = 3838 ; free virtual = 9507
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1954.215 ; gain = 0.000 ; free physical = 3838 ; free virtual = 9506
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1954.215 ; gain = 382.090 ; free physical = 3902 ; free virtual = 9571
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1954.215 ; gain = 382.090 ; free physical = 3902 ; free virtual = 9571
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1954.215 ; gain = 382.090 ; free physical = 3902 ; free virtual = 9571
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "BRAM_PORTB_0_addr" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_PORTB_0_we" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "enable_sig" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "now_current_sig" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "set_current_sig" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1954.215 ; gain = 382.090 ; free physical = 3894 ; free virtual = 9563
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	  10 Input     32 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  10 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PL 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	  10 Input     32 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  10 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_ps_pl_PL_0_0 has unconnected port data_out[3]
WARNING: [Synth 8-3331] design design_ps_pl_PL_0_0 has unconnected port data_out[2]
WARNING: [Synth 8-3331] design design_ps_pl_PL_0_0 has unconnected port data_out[1]
WARNING: [Synth 8-3331] design design_ps_pl_PL_0_0 has unconnected port data_out[0]
WARNING: [Synth 8-3331] design design_ps_pl_PL_0_0 has unconnected port PID_forward[11]
WARNING: [Synth 8-3331] design design_ps_pl_PL_0_0 has unconnected port PID_forward[10]
WARNING: [Synth 8-3331] design design_ps_pl_PL_0_0 has unconnected port PID_forward[9]
WARNING: [Synth 8-3331] design design_ps_pl_PL_0_0 has unconnected port PID_forward[8]
WARNING: [Synth 8-3331] design design_ps_pl_PL_0_0 has unconnected port PID_forward[7]
WARNING: [Synth 8-3331] design design_ps_pl_PL_0_0 has unconnected port PID_forward[6]
WARNING: [Synth 8-3331] design design_ps_pl_PL_0_0 has unconnected port PID_forward[5]
WARNING: [Synth 8-3331] design design_ps_pl_PL_0_0 has unconnected port PID_forward[4]
WARNING: [Synth 8-3331] design design_ps_pl_PL_0_0 has unconnected port PID_forward[3]
WARNING: [Synth 8-3331] design design_ps_pl_PL_0_0 has unconnected port PID_forward[2]
WARNING: [Synth 8-3331] design design_ps_pl_PL_0_0 has unconnected port PID_forward[1]
WARNING: [Synth 8-3331] design design_ps_pl_PL_0_0 has unconnected port PID_forward[0]
INFO: [Synth 8-3886] merging instance 'U0/BRAM_PORTB_0_we_reg[0]' (FDE) to 'U0/BRAM_PORTB_0_we_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/BRAM_PORTB_0_we_reg[1]' (FDE) to 'U0/BRAM_PORTB_0_we_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/BRAM_PORTB_0_we_reg[2]' (FDE) to 'U0/BRAM_PORTB_0_we_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/BRAM_PORTB_0_addr_reg[0]' (FDE) to 'U0/BRAM_PORTB_0_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/BRAM_PORTB_0_addr_reg[1]' (FDE) to 'U0/BRAM_PORTB_0_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/BRAM_PORTB_0_addr_reg[5]' (FDE) to 'U0/BRAM_PORTB_0_addr_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/BRAM_PORTB_0_addr_reg[6]' (FDE) to 'U0/BRAM_PORTB_0_addr_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/BRAM_PORTB_0_addr_reg[7]' (FDE) to 'U0/BRAM_PORTB_0_addr_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/BRAM_PORTB_0_addr_reg[8]' (FDE) to 'U0/BRAM_PORTB_0_addr_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/BRAM_PORTB_0_addr_reg[9]' (FDE) to 'U0/BRAM_PORTB_0_addr_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/BRAM_PORTB_0_addr_reg[10]' (FDE) to 'U0/BRAM_PORTB_0_addr_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/BRAM_PORTB_0_addr_reg[11]' (FDE) to 'U0/BRAM_PORTB_0_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/BRAM_PORTB_0_addr_reg[12]' (FDE) to 'U0/BRAM_PORTB_0_addr_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/BRAM_PORTB_0_addr_reg[13]' (FDE) to 'U0/BRAM_PORTB_0_addr_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/BRAM_PORTB_0_addr_reg[14]' (FDE) to 'U0/BRAM_PORTB_0_addr_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/BRAM_PORTB_0_addr_reg[15]' (FDE) to 'U0/BRAM_PORTB_0_addr_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/BRAM_PORTB_0_addr_reg[16]' (FDE) to 'U0/BRAM_PORTB_0_addr_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/BRAM_PORTB_0_addr_reg[17]' (FDE) to 'U0/BRAM_PORTB_0_addr_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/BRAM_PORTB_0_addr_reg[18]' (FDE) to 'U0/BRAM_PORTB_0_addr_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/BRAM_PORTB_0_addr_reg[19]' (FDE) to 'U0/BRAM_PORTB_0_addr_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/BRAM_PORTB_0_addr_reg[20]' (FDE) to 'U0/BRAM_PORTB_0_addr_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/BRAM_PORTB_0_addr_reg[21]' (FDE) to 'U0/BRAM_PORTB_0_addr_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/BRAM_PORTB_0_addr_reg[22]' (FDE) to 'U0/BRAM_PORTB_0_addr_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/BRAM_PORTB_0_addr_reg[23]' (FDE) to 'U0/BRAM_PORTB_0_addr_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/BRAM_PORTB_0_addr_reg[24]' (FDE) to 'U0/BRAM_PORTB_0_addr_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/BRAM_PORTB_0_addr_reg[25]' (FDE) to 'U0/BRAM_PORTB_0_addr_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/BRAM_PORTB_0_addr_reg[26]' (FDE) to 'U0/BRAM_PORTB_0_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/BRAM_PORTB_0_addr_reg[27]' (FDE) to 'U0/BRAM_PORTB_0_addr_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/BRAM_PORTB_0_addr_reg[28]' (FDE) to 'U0/BRAM_PORTB_0_addr_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/BRAM_PORTB_0_addr_reg[29]' (FDE) to 'U0/BRAM_PORTB_0_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/BRAM_PORTB_0_addr_reg[30]' (FDE) to 'U0/BRAM_PORTB_0_en_reg'
INFO: [Synth 8-3886] merging instance 'U0/BRAM_PORTB_0_addr_reg[31]' (FDE) to 'U0/BRAM_PORTB_0_din_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/BRAM_PORTB_0_din_reg[0]' (FDE) to 'U0/BRAM_PORTB_0_din_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/BRAM_PORTB_0_din_reg[1]' (FDE) to 'U0/BRAM_PORTB_0_din_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/BRAM_PORTB_0_din_reg[2]' (FDE) to 'U0/BRAM_PORTB_0_din_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/BRAM_PORTB_0_din_reg[3]' (FDE) to 'U0/BRAM_PORTB_0_din_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/BRAM_PORTB_0_din_reg[4]' (FDE) to 'U0/BRAM_PORTB_0_din_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/BRAM_PORTB_0_din_reg[5]' (FDE) to 'U0/BRAM_PORTB_0_din_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/BRAM_PORTB_0_din_reg[6]' (FDE) to 'U0/BRAM_PORTB_0_din_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/BRAM_PORTB_0_din_reg[7]' (FDE) to 'U0/BRAM_PORTB_0_din_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/BRAM_PORTB_0_din_reg[8]' (FDE) to 'U0/BRAM_PORTB_0_din_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/BRAM_PORTB_0_din_reg[9]' (FDE) to 'U0/BRAM_PORTB_0_din_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/BRAM_PORTB_0_din_reg[11]' (FDE) to 'U0/BRAM_PORTB_0_din_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/BRAM_PORTB_0_din_reg[12]' (FDE) to 'U0/BRAM_PORTB_0_din_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/BRAM_PORTB_0_din_reg[13]' (FDE) to 'U0/BRAM_PORTB_0_din_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/BRAM_PORTB_0_din_reg[14]' (FDE) to 'U0/BRAM_PORTB_0_din_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/BRAM_PORTB_0_din_reg[15]' (FDE) to 'U0/BRAM_PORTB_0_din_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/BRAM_PORTB_0_din_reg[16]' (FDE) to 'U0/BRAM_PORTB_0_din_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/BRAM_PORTB_0_din_reg[17]' (FDE) to 'U0/BRAM_PORTB_0_din_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/BRAM_PORTB_0_din_reg[18]' (FDE) to 'U0/BRAM_PORTB_0_din_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/BRAM_PORTB_0_din_reg[19]' (FDE) to 'U0/BRAM_PORTB_0_din_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/BRAM_PORTB_0_din_reg[20]' (FDE) to 'U0/BRAM_PORTB_0_din_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/BRAM_PORTB_0_din_reg[21]' (FDE) to 'U0/BRAM_PORTB_0_din_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/BRAM_PORTB_0_din_reg[22]' (FDE) to 'U0/BRAM_PORTB_0_din_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/BRAM_PORTB_0_din_reg[23]' (FDE) to 'U0/BRAM_PORTB_0_din_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/BRAM_PORTB_0_din_reg[24]' (FDE) to 'U0/BRAM_PORTB_0_din_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/BRAM_PORTB_0_din_reg[25]' (FDE) to 'U0/BRAM_PORTB_0_din_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/BRAM_PORTB_0_din_reg[26]' (FDE) to 'U0/BRAM_PORTB_0_din_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/BRAM_PORTB_0_din_reg[27]' (FDE) to 'U0/BRAM_PORTB_0_din_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/BRAM_PORTB_0_din_reg[28]' (FDE) to 'U0/BRAM_PORTB_0_din_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/BRAM_PORTB_0_din_reg[29]' (FDE) to 'U0/BRAM_PORTB_0_din_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/BRAM_PORTB_0_din_reg[30]' (FDE) to 'U0/BRAM_PORTB_0_din_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/BRAM_PORTB_0_din_reg[31]' (FDE) to 'U0/BRAM_PORTB_0_rst_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/BRAM_PORTB_0_rst_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/BRAM_PORTB_0_en_reg )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1954.215 ; gain = 382.090 ; free physical = 3882 ; free virtual = 9553
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1954.215 ; gain = 382.090 ; free physical = 3755 ; free virtual = 9426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1954.215 ; gain = 382.090 ; free physical = 3755 ; free virtual = 9426
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'U0/BRAM_PORTB_0_addr_reg[4]' (FDE) to 'U0/BRAM_PORTB_0_din_reg[10]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1954.215 ; gain = 382.090 ; free physical = 3754 ; free virtual = 9425
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1954.215 ; gain = 382.090 ; free physical = 3754 ; free virtual = 9425
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1954.215 ; gain = 382.090 ; free physical = 3754 ; free virtual = 9425
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1954.215 ; gain = 382.090 ; free physical = 3754 ; free virtual = 9425
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1954.215 ; gain = 382.090 ; free physical = 3754 ; free virtual = 9425
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1954.215 ; gain = 382.090 ; free physical = 3754 ; free virtual = 9425
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1954.215 ; gain = 382.090 ; free physical = 3754 ; free virtual = 9425
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     8|
|2     |LUT1   |     1|
|3     |LUT2   |     3|
|4     |LUT3   |     2|
|5     |LUT4   |     7|
|6     |LUT5   |     3|
|7     |LUT6   |     7|
|8     |FDRE   |   101|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   132|
|2     |  U0     |PL     |   132|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1954.215 ; gain = 382.090 ; free physical = 3754 ; free virtual = 9425
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1954.215 ; gain = 216.371 ; free physical = 3809 ; free virtual = 9480
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1954.215 ; gain = 382.090 ; free physical = 3809 ; free virtual = 9480
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1954.215 ; gain = 0.000 ; free physical = 3753 ; free virtual = 9425
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
87 Infos, 35 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1954.215 ; gain = 552.445 ; free physical = 3851 ; free virtual = 9523
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1954.215 ; gain = 0.000 ; free physical = 3851 ; free virtual = 9523
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/johan/rob_ele/RobotElectronicsProject/project_PL_PS_new/project_PL_PS_new.runs/design_ps_pl_PL_0_0_synth_1/design_ps_pl_PL_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1978.227 ; gain = 0.000 ; free physical = 3851 ; free virtual = 9522
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/johan/rob_ele/RobotElectronicsProject/project_PL_PS_new/project_PL_PS_new.runs/design_ps_pl_PL_0_0_synth_1/design_ps_pl_PL_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_ps_pl_PL_0_0_utilization_synth.rpt -pb design_ps_pl_PL_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec 17 20:46:00 2019...
