
*** Running vivado
    with args -log lab_3_top_level.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab_3_top_level.tcl



****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Fri Sep 26 12:33:20 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source lab_3_top_level.tcl -notrace
create_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 492.875 ; gain = 213.234
Command: synth_design -top lab_3_top_level -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8448
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1177.547 ; gain = 493.945
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab_3_top_level' [C:/Users/caleb/Documents/ENEL-453/lab3/Lab_3er/lab_3_top_level.sv:1]
INFO: [Synth 8-6157] synthesizing module 'switch_debounce' [C:/Users/caleb/Documents/ENEL-453/lab3/Lab_3er/switch_debounce.sv:1]
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter stable_time bound to: 10 - type: integer 
	Parameter input_count bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'switch_debounce' (0#1) [C:/Users/caleb/Documents/ENEL-453/lab3/Lab_3er/switch_debounce.sv:1]
INFO: [Synth 8-6157] synthesizing module 'debounce' [C:/Users/caleb/Documents/ENEL-453/lab3/Lab_3er/debounce.sv:5]
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter stable_time bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debounce' (0#1) [C:/Users/caleb/Documents/ENEL-453/lab3/Lab_3er/debounce.sv:5]
INFO: [Synth 8-6157] synthesizing module 'seven_segment_display_subsystem' [C:/Users/caleb/Documents/ENEL-453/lab3/Lab_3er/seven_segment_display_subsystem.sv:26]
INFO: [Synth 8-6157] synthesizing module 'digit_multiplexor' [C:/Users/caleb/Documents/ENEL-453/lab3/Lab_3er/digit_multiplexor.sv:39]
INFO: [Synth 8-6155] done synthesizing module 'digit_multiplexor' (0#1) [C:/Users/caleb/Documents/ENEL-453/lab3/Lab_3er/digit_multiplexor.sv:39]
INFO: [Synth 8-6157] synthesizing module 'seven_segment_digit_selector' [C:/Users/caleb/Documents/ENEL-453/lab3/Lab_3er/seven_segment_digit_selector.sv:36]
INFO: [Synth 8-6155] done synthesizing module 'seven_segment_digit_selector' (0#1) [C:/Users/caleb/Documents/ENEL-453/lab3/Lab_3er/seven_segment_digit_selector.sv:36]
INFO: [Synth 8-6157] synthesizing module 'seven_segment_decoder' [C:/Users/caleb/Documents/ENEL-453/lab3/Lab_3er/seven_segment_decoder.sv:37]
INFO: [Synth 8-226] default block is never used [C:/Users/caleb/Documents/ENEL-453/lab3/Lab_3er/seven_segment_decoder.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'seven_segment_decoder' (0#1) [C:/Users/caleb/Documents/ENEL-453/lab3/Lab_3er/seven_segment_decoder.sv:37]
INFO: [Synth 8-6155] done synthesizing module 'seven_segment_display_subsystem' (0#1) [C:/Users/caleb/Documents/ENEL-453/lab3/Lab_3er/seven_segment_display_subsystem.sv:26]
WARNING: [Synth 8-7071] port 'decimal_point' of module 'seven_segment_display_subsystem' is unconnected for instance 'SEVEN_SEG' [C:/Users/caleb/Documents/ENEL-453/lab3/Lab_3er/lab_3_top_level.sv:52]
WARNING: [Synth 8-7023] instance 'SEVEN_SEG' of module 'seven_segment_display_subsystem' has 19 connections declared, but only 18 given [C:/Users/caleb/Documents/ENEL-453/lab3/Lab_3er/lab_3_top_level.sv:52]
INFO: [Synth 8-6157] synthesizing module 'bin_to_bcd' [C:/Users/caleb/Documents/ENEL-453/lab3/Lab_3er/bin_to_bcd.sv:43]
INFO: [Synth 8-6155] done synthesizing module 'bin_to_bcd' (0#1) [C:/Users/caleb/Documents/ENEL-453/lab3/Lab_3er/bin_to_bcd.sv:43]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/caleb/Documents/ENEL-453/lab3/Lab_3er/counter.sv:1]
	Parameter count_width bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [C:/Users/caleb/Documents/ENEL-453/lab3/Lab_3er/counter.sv:1]
INFO: [Synth 8-6157] synthesizing module 'mux2' [C:/Users/caleb/Documents/ENEL-453/lab3/Lab_3er/mux2.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'mux2' (0#1) [C:/Users/caleb/Documents/ENEL-453/lab3/Lab_3er/mux2.sv:1]
INFO: [Synth 8-6157] synthesizing module 'flop' [C:/Users/caleb/Documents/ENEL-453/lab3/Lab_3er/flop.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'flop' (0#1) [C:/Users/caleb/Documents/ENEL-453/lab3/Lab_3er/flop.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'lab_3_top_level' (0#1) [C:/Users/caleb/Documents/ENEL-453/lab3/Lab_3er/lab_3_top_level.sv:1]
WARNING: [Synth 8-6014] Unused sequential element ready_reg was removed.  [C:/Users/caleb/Documents/ENEL-453/lab3/Lab_3er/bin_to_bcd.sv:59]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1285.879 ; gain = 602.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1285.879 ; gain = 602.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1285.879 ; gain = 602.277
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1285.879 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/caleb/Documents/ENEL-453/lab3/Lab_3er/lab3_Basys_3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'btnL'. [C:/Users/caleb/Documents/ENEL-453/lab3/Lab_3er/lab3_Basys_3_Master.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/caleb/Documents/ENEL-453/lab3/Lab_3er/lab3_Basys_3_Master.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnD'. [C:/Users/caleb/Documents/ENEL-453/lab3/Lab_3er/lab3_Basys_3_Master.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/caleb/Documents/ENEL-453/lab3/Lab_3er/lab3_Basys_3_Master.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/caleb/Documents/ENEL-453/lab3/Lab_3er/lab3_Basys_3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/caleb/Documents/ENEL-453/lab3/Lab_3er/lab3_Basys_3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab_3_top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab_3_top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1368.910 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1368.910 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1368.910 ; gain = 685.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1368.910 ; gain = 685.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1368.910 ; gain = 685.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1368.910 ; gain = 685.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 5     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input   31 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 6     
	   2 Input   13 Bit        Muxes := 1     
	   4 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 26    
	   4 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1368.910 ; gain = 685.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1494.723 ; gain = 811.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 1546.605 ; gain = 863.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 1546.605 ; gain = 863.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:00 ; elapsed = 00:01:03 . Memory (MB): peak = 1754.797 ; gain = 1071.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:00 ; elapsed = 00:01:03 . Memory (MB): peak = 1754.797 ; gain = 1071.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:00 ; elapsed = 00:01:03 . Memory (MB): peak = 1754.797 ; gain = 1071.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:00 ; elapsed = 00:01:03 . Memory (MB): peak = 1754.797 ; gain = 1071.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:00 ; elapsed = 00:01:03 . Memory (MB): peak = 1754.797 ; gain = 1071.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:00 ; elapsed = 00:01:03 . Memory (MB): peak = 1754.797 ; gain = 1071.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    95|
|3     |LUT1   |    23|
|4     |LUT2   |    22|
|5     |LUT3   |    65|
|6     |LUT4   |    62|
|7     |LUT5   |    55|
|8     |LUT6   |   107|
|9     |FDRE   |   500|
|10    |FDSE   |     3|
|11    |IBUF   |    20|
|12    |OBUF   |    28|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:00 ; elapsed = 00:01:03 . Memory (MB): peak = 1754.797 ; gain = 1071.195
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:43 ; elapsed = 00:00:59 . Memory (MB): peak = 1754.797 ; gain = 988.164
Synthesis Optimization Complete : Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 1754.797 ; gain = 1071.195
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1763.953 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 95 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1767.629 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 8d228430
INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 6 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:07 ; elapsed = 00:01:14 . Memory (MB): peak = 1767.629 ; gain = 1274.754
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1767.629 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/caleb/Documents/ENEL-453/lab3/Lab_3st/Lab_3st.runs/synth_1/lab_3_top_level.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file lab_3_top_level_utilization_synth.rpt -pb lab_3_top_level_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Sep 26 12:34:50 2025...
