cocci_test_suite() {
	struct intel_gvt_vblank_timer *cocci_id/* drivers/gpu/drm/i915/gvt/interrupt.c 690 */;
	struct intel_gvt_irq cocci_id/* drivers/gpu/drm/i915/gvt/interrupt.c 652 */;
	struct intel_gvt_vblank_timer cocci_id/* drivers/gpu/drm/i915/gvt/interrupt.c 651 */;
	enum hrtimer_restart cocci_id/* drivers/gpu/drm/i915/gvt/interrupt.c 645 */;
	struct hrtimer *cocci_id/* drivers/gpu/drm/i915/gvt/interrupt.c 645 */;
	gvt_event_virt_handler_t cocci_id/* drivers/gpu/drm/i915/gvt/interrupt.c 623 */;
	struct intel_gvt_irq_ops cocci_id/* drivers/gpu/drm/i915/gvt/interrupt.c 603 */;
	const char *const cocci_id/* drivers/gpu/drm/i915/gvt/interrupt.c 54 */[INTEL_GVT_EVENT_MAX];
	void cocci_id/* drivers/gpu/drm/i915/gvt/interrupt.c 51 */(struct intel_vgpu *vgpu,
								   struct intel_gvt_irq_info *info);
	struct intel_gvt *cocci_id/* drivers/gpu/drm/i915/gvt/interrupt.c 494 */;
	struct intel_gvt cocci_id/* drivers/gpu/drm/i915/gvt/interrupt.c 49 */;
	u32 cocci_id/* drivers/gpu/drm/i915/gvt/interrupt.c 475 */;
	struct intel_gvt_irq_info *cocci_id/* drivers/gpu/drm/i915/gvt/interrupt.c 474 */;
	int cocci_id/* drivers/gpu/drm/i915/gvt/interrupt.c 467 */;
	struct intel_gvt_irq *cocci_id/* drivers/gpu/drm/i915/gvt/interrupt.c 466 */;
	struct intel_vgpu *cocci_id/* drivers/gpu/drm/i915/gvt/interrupt.c 464 */;
	void cocci_id/* drivers/gpu/drm/i915/gvt/interrupt.c 464 */;
	struct intel_gvt_irq_info cocci_id/* drivers/gpu/drm/i915/gvt/interrupt.c 457 */;
	enum intel_gvt_event_type cocci_id/* drivers/gpu/drm/i915/gvt/interrupt.c 424 */;
	struct intel_gvt_irq_map *cocci_id/* drivers/gpu/drm/i915/gvt/interrupt.c 376 */;
	struct intel_gvt_irq_map cocci_id/* drivers/gpu/drm/i915/gvt/interrupt.c 302 */[];
	u32 *cocci_id/* drivers/gpu/drm/i915/gvt/interrupt.c 250 */;
	struct intel_gvt_irq_ops *cocci_id/* drivers/gpu/drm/i915/gvt/interrupt.c 248 */;
	void *cocci_id/* drivers/gpu/drm/i915/gvt/interrupt.c 245 */;
	unsigned int cocci_id/* drivers/gpu/drm/i915/gvt/interrupt.c 245 */;
}
