

<!DOCTYPE html>
<html class="writer-html5" lang="en" data-content_root="../../">
<head>
  <meta charset="utf-8" /><meta name="viewport" content="width=device-width, initial-scale=1" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>PoC.cache.mem &mdash; The PoC-Library 2.2.0 documentation</title>
      <link rel="stylesheet" type="text/css" href="../../_static/pygments.css?v=55b73dce" />
      <link rel="stylesheet" type="text/css" href="../../_static/css/theme.css?v=9edc463e" />
      <link rel="stylesheet" type="text/css" href="../../_static/graphviz.css?v=4ae1632d" />
      <link rel="stylesheet" type="text/css" href="../../_static/copybutton.css?v=76b2166b" />
      <link rel="stylesheet" type="text/css" href="../../_static/sphinx-design.min.css?v=95c83b7e" />
      <link rel="stylesheet" type="text/css" href="../../_static/sphinx-reports.089ed2e62f89368aa21ac7591d90c12a.css?v=83177741" />
      <link rel="stylesheet" type="text/css" href="../../_static/css/override.css?v=909d6fac" />

  
    <link rel="shortcut icon" href="../../_static/The-PoC-Library-FavIcon.png"/>
      <script src="../../_static/jquery.js?v=5d32c60e"></script>
      <script src="../../_static/_sphinx_javascript_frameworks_compat.js?v=2cd50e6c"></script>
      <script src="../../_static/documentation_options.js?v=b21de401"></script>
      <script src="../../_static/doctools.js?v=9bcbadda"></script>
      <script src="../../_static/sphinx_highlight.js?v=dc90522c"></script>
      <script src="../../_static/clipboard.min.js?v=a7894cd8"></script>
      <script src="../../_static/copybutton.js?v=f281be69"></script>
      <script src="../../_static/design-tabs.js?v=f930bc37"></script>
    <script src="../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="PoC.cache.par" href="cache_par.html" />
    <link rel="prev" title="PoC.cache.cpu" href="cache_cpu.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="../../index.html">
            
              <img src="../../_static/The-PoC-Library-Icon.png" class="logo" alt="Logo"/>
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Introduction</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../WhatIsPoC/index.html">What is PoC?</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../QuickStart.html">Quick Start Guide</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../GetInvolved/index.html">Get Involved</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../References/Licenses/License.html">Apache License 2.0</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../References/Licenses/Doc-License.html">Creative Commons Attribution 4.0 International</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">General</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../UsingPoC/index.html">Using PoC</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../Interfaces/index.html">IP Core Interfaces</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../Miscelaneous/ThirdParty.html">Third Party Libraries</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../ConstraintFiles/index.html">Constraint Files</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../ToolChains/index.html">Tool Chain Specifics</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../Examples/index.html">Examples</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">IP Cores</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../alt/index.html">PoC.alt.*</a></li>
<li class="toctree-l1"><a class="reference internal" href="../arith/index.html">PoC.arith.*</a></li>
<li class="toctree-l1"><a class="reference internal" href="../bus/index.html">PoC.bus.*</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="index.html">PoC.cache.*</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="cache_cpu.html">cache_cpu</a></li>
<li class="toctree-l2 current"><a class="current reference internal" href="#">cache_mem</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#configuration">Configuration</a></li>
<li class="toctree-l3"><a class="reference internal" href="#operation">Operation</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="cache_par.html">cache_par</a></li>
<li class="toctree-l2"><a class="reference internal" href="cache_par2.html">cache_par2</a></li>
<li class="toctree-l2"><a class="reference internal" href="cache_replacement_policy.html">cache_replacement_policy</a></li>
<li class="toctree-l2"><a class="reference internal" href="cache_tagunit_par.html">cache_tagunit_par</a></li>
<li class="toctree-l2"><a class="reference internal" href="cache_tagunit_seq.html">cache_tagunit_seq</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../comm/index.html">PoC.comm.*</a></li>
<li class="toctree-l1"><a class="reference internal" href="../dstruct/index.html">PoC.dstruct.*</a></li>
<li class="toctree-l1"><a class="reference internal" href="../fifo/index.html">PoC.fifo.*</a></li>
<li class="toctree-l1"><a class="reference internal" href="../io/index.html">PoC.io.*</a></li>
<li class="toctree-l1"><a class="reference internal" href="../mem/index.html">PoC.mem.*</a></li>
<li class="toctree-l1"><a class="reference internal" href="../misc/index.html">PoC.misc.*</a></li>
<li class="toctree-l1"><a class="reference internal" href="../net/index.html">PoC.net.*</a></li>
<li class="toctree-l1"><a class="reference internal" href="../sort/index.html">PoC.sort.*</a></li>
<li class="toctree-l1"><a class="reference internal" href="../sync/index.html">PoC.sync.*</a></li>
<li class="toctree-l1"><a class="reference internal" href="../xil/index.html">PoC.xil.*</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Packages</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../common/components.html">PoC.components</a></li>
<li class="toctree-l1"><a class="reference internal" href="../common/context.html">PoC.context</a></li>
<li class="toctree-l1"><a class="reference internal" href="../common/config.html">PoC.config</a></li>
<li class="toctree-l1"><a class="reference internal" href="../common/fileio.html">PoC.fileio</a></li>
<li class="toctree-l1"><a class="reference internal" href="../common/math.html">PoC.math</a></li>
<li class="toctree-l1"><a class="reference internal" href="../common/strings.html">PoC.strings</a></li>
<li class="toctree-l1"><a class="reference internal" href="../common/utils.html">PoC.utils</a></li>
<li class="toctree-l1"><a class="reference internal" href="../common/vectors.html">PoC.vectors</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">References and Reports</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../unittests/index.html">Unittest Summary Report</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../unittests/index.html#osvvm-libraries-build-report">OSVVM Libraries Build Report</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../References/CommandReference.html">Command Reference</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../References/Database.html">IP Core Database</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../PyInfrastructure/index.html">Python Infrastructure</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../References/more.html">More ...</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Appendix</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../ChangeLog/index.html">Change Log</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../Glossary.html">Glossary</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../genindex.html">Index</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../index.html">The PoC-Library</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../index.html" class="icon icon-home" aria-label="Home"></a></li>
          <li class="breadcrumb-item"><a href="index.html">PoC.cache</a></li>
      <li class="breadcrumb-item active">PoC.cache.mem</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../_sources/IPCores/cache/cache_mem.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="poc-cache-mem">
<span id="ip-cache-mem"></span><h1>PoC.cache.mem<a class="headerlink" href="#poc-cache-mem" title="Link to this heading"></a></h1>
<aside class="sidebar">
<p class="sidebar-title">GitHub Links</p>
<ul class="simple">
<li><p><a class="reference external" href="https://github.com/VLSI-EDA/PoC/blob/master/src/cache/cache_mem.vhdl"><img alt="Source Code on GitHub" src="../../_images/GitHub-Mark-32px.png" style="width: 12.8px; height: 12.8px;" /></a> <a class="extlink-pocsrc reference external" href="https://github.com/VHDL/The PoC-Library/blob/master/src/cache/cache_mem.vhdl?ts=2">Sourcecode</a></p></li>
<li><p><a class="reference external" href="https://github.com/VLSI-EDA/PoC/blob/master/tb/cache/cache_mem_tb.vhdl"><img alt="Source Code on GitHub" src="../../_images/GitHub-Mark-32px.png" style="width: 12.8px; height: 12.8px;" /></a> <a class="extlink-poctb reference external" href="https://github.com/VHDL/The PoC-Library/blob/master/tb/cache/cache_mem_tb.vhdl?ts=2">Testbench</a></p></li>
</ul>
</aside>
<p>This unit provides a cache (<a class="reference internal" href="cache_par2.html#ip-cache-par2"><span class="std std-ref">PoC.cache.par2</span></a>) together
with a cache controller which reads / writes cache lines from / to memory.
It has two <a class="reference internal" href="../../Interfaces/Memory.html#int-poc-mem"><span class="std std-ref">PoC.Mem Interface</span></a> interfaces:</p>
<ul class="simple">
<li><p>one for the “CPU” side  (ports with prefix <code class="docutils literal notranslate"><span class="pre">cpu_</span></code>), and</p></li>
<li><p>one for the memory side (ports with prefix <code class="docutils literal notranslate"><span class="pre">mem_</span></code>).</p></li>
</ul>
<p>Thus, this unit can be placed into an already available memory path between
the CPU and the memory (controller). If you want to plugin a cache into a
CPU pipeline, see <a class="reference internal" href="cache_cpu.html#ip-cache-cpu"><span class="std std-ref">PoC.cache.cpu</span></a>.</p>
<section id="configuration">
<h2>Configuration<a class="headerlink" href="#configuration" title="Link to this heading"></a></h2>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Parameter</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>REPLACEMENT_POLICY</p></td>
<td><p>Replacement policy of embedded cache. For supported
values see PoC.cache_replacement_policy.</p></td>
</tr>
<tr class="row-odd"><td><p>CACHE_LINES</p></td>
<td><p>Number of cache lines.</p></td>
</tr>
<tr class="row-even"><td><p>ASSOCIATIVITY</p></td>
<td><p>Associativity of embedded cache.</p></td>
</tr>
<tr class="row-odd"><td><p>CPU_ADDR_BITS</p></td>
<td><p>Number of address bits on the CPU side. Each address
identifies one memory word as seen from the CPU.
Calculated from other parameters as described below.</p></td>
</tr>
<tr class="row-even"><td><p>CPU_DATA_BITS</p></td>
<td><p>Width of the data bus (in bits) on the CPU side.
CPU_DATA_BITS must be divisible by 8.</p></td>
</tr>
<tr class="row-odd"><td><p>MEM_ADDR_BITS</p></td>
<td><p>Number of address bits on the memory side. Each
address identifies one word in the memory.</p></td>
</tr>
<tr class="row-even"><td><p>MEM_DATA_BITS</p></td>
<td><p>Width of a memory word and of a cache line in bits.
MEM_DATA_BITS must be divisible by CPU_DATA_BITS.</p></td>
</tr>
<tr class="row-odd"><td><p>OUTSTANDING_REQ</p></td>
<td><p>Number of oustanding requests, see notes below.</p></td>
</tr>
</tbody>
</table>
<p>If the CPU data-bus width is smaller than the memory data-bus width, then
the CPU needs additional address bits to identify one CPU data word inside a
memory word. Thus, the CPU address-bus width is calculated from:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">CPU_ADDR_BITS</span><span class="o">=</span><span class="n">log2ceil</span><span class="p">(</span><span class="n">MEM_DATA_BITS</span><span class="o">/</span><span class="n">CPU_DATA_BITS</span><span class="p">)</span><span class="o">+</span><span class="n">MEM_ADDR_BITS</span>
</pre></div>
</div>
<p>The write policy is: write-through, no-write-allocate.</p>
<p>The maximum throughput is one request per clock cycle, except for
<code class="docutils literal notranslate"><span class="pre">OUSTANDING_REQ</span> <span class="pre">=</span> <span class="pre">1</span></code>.</p>
<p>If <code class="docutils literal notranslate"><span class="pre">OUTSTANDING_REQ</span></code> is:</p>
<ul class="simple">
<li><p>1: then 1 request is buffered by a single register. To give a short
critical path (clock-to-output delay) for <code class="docutils literal notranslate"><span class="pre">cpu_rdy</span></code>, the throughput is
degraded to one request per 2 clock cycles at maximum.</p></li>
<li><p>2: then 2 requests are buffered by <span class="xref std std-ref">IP/fifo_glue</span>. This setting has
the lowest area requirements without degrading the performance.</p></li>
<li><p>&gt;2: then the requests are buffered by <a class="reference internal" href="../fifo/fifo_cc_got.html#ip-fifo-cc-got"><span class="std std-ref">PoC.fifo.cc_got</span></a>. The number of
outstanding requests is rounded up to the next suitable value. This setting
is useful in applications with out-of-order execution (of other
operations). The CPU requests to the cache are always processed in-order.</p></li>
</ul>
</section>
<section id="operation">
<h2>Operation<a class="headerlink" href="#operation" title="Link to this heading"></a></h2>
<p>Memory accesses are always aligned to a word boundary. Each memory word
(and each cache line) consists of MEM_DATA_BITS bits.
For example if MEM_DATA_BITS=128:</p>
<ul class="simple">
<li><p>memory address 0 selects the bits   0..127 in memory,</p></li>
<li><p>memory address 1 selects the bits 128..256 in memory, and so on.</p></li>
</ul>
<p>Cache accesses are always aligned to a CPU word boundary. Each CPU word
consists of CPU_DATA_BITS bits. For example if CPU_DATA_BITS=32:</p>
<ul class="simple">
<li><p>CPU address 0 selects the bits   0.. 31 in memory word 0,</p></li>
<li><p>CPU address 1 selects the bits  32.. 63 in memory word 0,</p></li>
<li><p>CPU address 2 selects the bits  64.. 95 in memory word 0,</p></li>
<li><p>CPU address 3 selects the bits  96..127 in memory word 0,</p></li>
<li><p>CPU address 4 selects the bits   0.. 31 in memory word 1,</p></li>
<li><p>CPU address 5 selects the bits  32.. 63 in memory word 1, and so on.</p></li>
</ul>
<p>A synchronous reset must be applied even on a FPGA.</p>
<p>The interface is documented in detail <a class="reference internal" href="../../Interfaces/Memory.html#int-poc-mem"><span class="std std-ref">here</span></a>.</p>
<div class="admonition warning">
<p class="admonition-title">Warning</p>
<p>If the design is synthesized with Xilinx ISE / XST, then the synthesis
option “Keep Hierarchy” must be set to SOFT or TRUE.</p>
</div>
<p class="rubric">Entity Declaration:</p>
<div class="highlight-vhdl notranslate"><div class="highlight"><pre><span></span><span class="linenos"> 1</span><span class="k">entity</span><span class="w"> </span><span class="nc">cache_mem</span><span class="w"> </span><span class="k">is</span>
<span class="linenos"> 2</span><span class="w">  </span><span class="k">generic</span><span class="w"> </span><span class="p">(</span>
<span class="linenos"> 3</span><span class="w">    </span><span class="n">REPLACEMENT_POLICY</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="kt">string</span><span class="w">   </span><span class="o">:=</span><span class="w"> </span><span class="s">&quot;LRU&quot;</span><span class="p">;</span>
<span class="linenos"> 4</span><span class="w">    </span><span class="n">CACHE_LINES</span><span class="w">        </span><span class="o">:</span><span class="w"> </span><span class="kt">positive</span><span class="p">;</span>
<span class="linenos"> 5</span><span class="w">    </span><span class="n">ASSOCIATIVITY</span><span class="w">      </span><span class="o">:</span><span class="w"> </span><span class="kt">positive</span><span class="p">;</span>
<span class="linenos"> 6</span><span class="w">    </span><span class="n">CPU_DATA_BITS</span><span class="w">      </span><span class="o">:</span><span class="w"> </span><span class="kt">positive</span><span class="p">;</span>
<span class="linenos"> 7</span><span class="w">    </span><span class="n">MEM_ADDR_BITS</span><span class="w">      </span><span class="o">:</span><span class="w"> </span><span class="kt">positive</span><span class="p">;</span>
<span class="linenos"> 8</span><span class="w">    </span><span class="n">MEM_DATA_BITS</span><span class="w">      </span><span class="o">:</span><span class="w"> </span><span class="kt">positive</span><span class="p">;</span>
<span class="linenos"> 9</span><span class="w">    </span><span class="n">OUTSTANDING_REQ</span><span class="w">    </span><span class="o">:</span><span class="w"> </span><span class="kt">positive</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="mi">2</span>
<span class="linenos">10</span><span class="w">  </span><span class="p">);</span>
<span class="linenos">11</span><span class="w">  </span><span class="k">port</span><span class="w"> </span><span class="p">(</span>
<span class="linenos">12</span><span class="w">    </span><span class="n">clk</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w"> </span><span class="kt">std_logic</span><span class="p">;</span><span class="w"> </span><span class="c1">-- clock</span>
<span class="linenos">13</span><span class="w">    </span><span class="n">rst</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w"> </span><span class="kt">std_logic</span><span class="p">;</span><span class="w"> </span><span class="c1">-- reset</span>
<span class="linenos">14</span>
<span class="linenos">15</span><span class="w">    </span><span class="c1">-- &quot;CPU&quot; side</span>
<span class="linenos">16</span><span class="w">    </span><span class="n">cpu_req</span><span class="w">   </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w">  </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="linenos">17</span><span class="w">    </span><span class="n">cpu_write</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w">  </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="linenos">18</span><span class="w">    </span><span class="n">cpu_addr</span><span class="w">  </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w">  </span><span class="kt">unsigned</span><span class="p">(</span><span class="n">log2ceil</span><span class="p">(</span><span class="n">MEM_DATA_BITS</span><span class="o">/</span><span class="n">CPU_DATA_BITS</span><span class="p">)</span><span class="o">+</span><span class="n">MEM_ADDR_BITS</span><span class="o">-</span><span class="mi">1</span><span class="w"> </span><span class="k">downto</span><span class="w"> </span><span class="mi">0</span><span class="p">);</span>
<span class="linenos">19</span><span class="w">    </span><span class="n">cpu_wdata</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w">  </span><span class="kt">std_logic_vector</span><span class="p">(</span><span class="n">CPU_DATA_BITS</span><span class="o">-</span><span class="mi">1</span><span class="w"> </span><span class="k">downto</span><span class="w"> </span><span class="mi">0</span><span class="p">);</span>
<span class="linenos">20</span><span class="w">    </span><span class="n">cpu_wmask</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w">  </span><span class="kt">std_logic_vector</span><span class="p">(</span><span class="n">CPU_DATA_BITS</span><span class="o">/</span><span class="mi">8</span><span class="o">-</span><span class="mi">1</span><span class="w"> </span><span class="k">downto</span><span class="w"> </span><span class="mi">0</span><span class="p">)</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="p">(</span><span class="k">others</span><span class="w"> </span><span class="o">=&gt;</span><span class="w"> </span><span class="sc">&#39;0&#39;</span><span class="p">);</span>
<span class="linenos">21</span><span class="w">    </span><span class="n">cpu_rdy</span><span class="w">   </span><span class="o">:</span><span class="w"> </span><span class="k">out</span><span class="w"> </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="linenos">22</span><span class="w">    </span><span class="n">cpu_rstb</span><span class="w">  </span><span class="o">:</span><span class="w"> </span><span class="k">out</span><span class="w"> </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="linenos">23</span><span class="w">    </span><span class="n">cpu_rdata</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="k">out</span><span class="w"> </span><span class="kt">std_logic_vector</span><span class="p">(</span><span class="n">CPU_DATA_BITS</span><span class="o">-</span><span class="mi">1</span><span class="w"> </span><span class="k">downto</span><span class="w"> </span><span class="mi">0</span><span class="p">);</span>
<span class="linenos">24</span>
<span class="linenos">25</span><span class="w">    </span><span class="c1">-- Memory side</span>
<span class="linenos">26</span><span class="w">    </span><span class="n">mem_req</span><span class="w">   </span><span class="o">:</span><span class="w"> </span><span class="k">out</span><span class="w"> </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="linenos">27</span><span class="w">    </span><span class="n">mem_write</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="k">out</span><span class="w"> </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="linenos">28</span><span class="w">    </span><span class="n">mem_addr</span><span class="w">  </span><span class="o">:</span><span class="w"> </span><span class="k">out</span><span class="w"> </span><span class="kt">unsigned</span><span class="p">(</span><span class="n">MEM_ADDR_BITS</span><span class="o">-</span><span class="mi">1</span><span class="w"> </span><span class="k">downto</span><span class="w"> </span><span class="mi">0</span><span class="p">);</span>
<span class="linenos">29</span><span class="w">    </span><span class="n">mem_wdata</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="k">out</span><span class="w"> </span><span class="kt">std_logic_vector</span><span class="p">(</span><span class="n">MEM_DATA_BITS</span><span class="o">-</span><span class="mi">1</span><span class="w"> </span><span class="k">downto</span><span class="w"> </span><span class="mi">0</span><span class="p">);</span>
<span class="linenos">30</span><span class="w">    </span><span class="n">mem_wmask</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="k">out</span><span class="w"> </span><span class="kt">std_logic_vector</span><span class="p">(</span><span class="n">MEM_DATA_BITS</span><span class="o">/</span><span class="mi">8</span><span class="o">-</span><span class="mi">1</span><span class="w"> </span><span class="k">downto</span><span class="w"> </span><span class="mi">0</span><span class="p">);</span>
<span class="linenos">31</span><span class="w">    </span><span class="n">mem_rdy</span><span class="w">   </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w">  </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="linenos">32</span><span class="w">    </span><span class="n">mem_rstb</span><span class="w">  </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w">  </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="linenos">33</span><span class="w">    </span><span class="n">mem_rdata</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w">  </span><span class="kt">std_logic_vector</span><span class="p">(</span><span class="n">MEM_DATA_BITS</span><span class="o">-</span><span class="mi">1</span><span class="w"> </span><span class="k">downto</span><span class="w"> </span><span class="mi">0</span><span class="p">)</span>
<span class="linenos">34</span><span class="w">    </span><span class="p">);</span>
<span class="linenos">35</span><span class="k">end</span><span class="w"> </span><span class="k">entity</span><span class="p">;</span>
</pre></div>
</div>
<div class="admonition seealso">
<p class="admonition-title">See also</p>
<p><a class="reference internal" href="cache_cpu.html#ip-cache-cpu"><span class="std std-ref">PoC.cache.cpu</span></a></p>
</div>
</section>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="cache_cpu.html" class="btn btn-neutral float-left" title="PoC.cache.cpu" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="cache_par.html" class="btn btn-neutral float-right" title="PoC.cache.par" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2007-2016 Technische Universitaet Dresden - Germany, Chair of VLSI-Design, Diagnostics and Architecture.
      <span class="lastupdated">Last updated on 17.02.2026.
      </span></p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>