# Single_Port_RAM_Verilog
Single Port RAM implementation and testbench in Verilog.
