#ifndef _SG200X_REGS_H_
#define _SG200X_REGS_H_

enum {
  SYSC_BASE = 0x03000000,
  PINMUX_BASE = 0x03001000,
  RSTC_BASE = 0x03003000,
  GPIO0_BASE = 0x03020000,
  UART0_BASE = 0x04140000,
};

enum {
  SYSC_CONF_INFO = 0x04,
  SYSC_CONF_CTRL = 0x08,
  SYSC_CONF_USBPHY = 0x48,
  SYSC_CONF_WDT = 0x1a8,
};

enum {
  SYSC_CONF_INFO_USBID = (1 << 8),
  SYSC_CONF_INFO_USBVBUS = (1 << 9),
  SYSC_CONF_INFO_BOOTSRC_MASK = 0x3,
  SYSC_CONF_INFO_BOOTSRC_EMMC = 0x3,
  SYSC_CONF_INFO_BOOTSRC_NOR = 0x2,
  SYSC_CONF_INFO_BOOTSRC_NAND = 0x0,
};

enum {
  PINMUX_SD0_PWR_EN = 0x38,
  PINMUX_AUX0 = 0x78,
};

enum {
  RSTC_RSTN0 = 0x0,
  RSTC_RSTN1 = 0x4,
  RSTC_RSTN2 = 0x8,
  RSTC_RSTN3 = 0xC,
  RSTC_CPUAC_RSTN = 0x20,
  RSTC_CPU_RSTN = 0x24,
};

enum {
  RSTC_RSTN0_UART0 = (1 << 23),
  RSTC_RSTN0_SD0 = (1 << 16),
  RSTC_RSTN1_GPIO0 = (1 << 12),
  RSTC_RSTN1_WDT = (1 << 16),
  RSTC_RSTN2_TIMER = (1 << 13),
  RSTC_CPUAC_RSTN_CORE0 = (1 << 0),
  RSTC_CPUAC_RSTN_CORE1 = (1 << 1),
  RSTC_CPUAC_RSTN_CORE2 = (1 << 2),
  RSTC_CPUAC_RSTN_CORE3 = (1 << 3),
  RSTC_CPUAC_RSTN_SYS0 = (1 << 4),
  RSTC_CPUAC_RSTN_SYS1 = (1 << 5),
  RSTC_CPUAC_RSTN_SYS2 = (1 << 6),
  RSTC_CPU_RSTN_CORE0 = (1 << 0),
  RSTC_CPU_RSTN_CORE1 = (1 << 1),
  RSTC_CPU_RSTN_CORE2 = (1 << 2),
  RSTC_CPU_RSTN_CORE3 = (1 << 3),
  RSTC_CPU_RSTN_SYS0 = (1 << 4),
  RSTC_CPU_RSTN_SYS1 = (1 << 5),
  RSTC_CPU_RSTN_SYS2 = (1 << 6),
};

enum {
  GPIO_PA_DATA = 0x00,
  GPIO_PA_DATADIR = 0x04,
  GPIO_PA_IN = 0X50,
};

enum {
  UART_THR = 0x00,
  UART_LSR = 0x14,
};

enum {
  UART_LSR_THRE = (1 << 6),
};

#endif
