# Embedded Operating Systems

## Project 3: Ultrasoon
Example file for using hardware with a Xilinx Avnet Minized Board.

### Hardware Connections

```
* VCC - 5V
* GND - Ground 
* CLK is connected to 50MHz Clock

set_property PACKAGE_PIN F14 [get_ports led_out_0]
set_property IOSTANDARD LVCMOS33 [get_ports led_out_0]
```

## Author

**Jarni Vanmal** - [JarniV](https://github.com/JarniV)

