// Seed: 4098891388
`define pp_9 0
`define pp_10 0
`resetall `timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout id_9;
  inout id_8;
  output id_7;
  output id_6;
  output id_5;
  output id_4;
  input id_3;
  input id_2;
  output id_1;
  always @(posedge 1) begin
    id_6 <= 1;
  end
  assign id_5 = 1;
  type_13(
      id_1, id_3, id_8
  );
  logic id_9 = 1;
  logic id_10;
  assign id_1[1] = 1;
  logic id_11;
  assign id_4 = 1;
  logic id_12;
endmodule
