<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../../code.css">
  </head>
  <body>
    third_party/cores/basejump_stl/bsg_test/bsg_nonsynth_dpi_clock_gen.v
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1"> 1</a>
<a href="#l-2"> 2</a>
<a href="#l-3"> 3</a>
<a href="#l-4"> 4</a>
<a href="#l-5"> 5</a>
<a href="#l-6"> 6</a>
<a href="#l-7"> 7</a>
<a href="#l-8"> 8</a>
<a href="#l-9"> 9</a>
<a href="#l-10">10</a>
<a href="#l-11">11</a>
<a href="#l-12">12</a>
<a href="#l-13">13</a>
<a href="#l-14">14</a>
<a href="#l-15">15</a>
<a href="#l-16">16</a>
<a href="#l-17">17</a>
<a href="#l-18">18</a>
<a href="#l-19">19</a>
<a href="#l-20">20</a>
<a href="#l-21">21</a>
<a href="#l-22">22</a>
<a href="#l-23">23</a>
<a href="#l-24">24</a>
<a href="#l-25">25</a>
<a href="#l-26">26</a>
<a href="#l-27">27</a>
<a href="#l-28">28</a>
<a href="#l-29">29</a>
<a href="#l-30">30</a>
<a href="#l-31">31</a>
<a href="#l-32">32</a>
<a href="#l-33">33</a>
<a href="#l-34">34</a>
<a href="#l-35">35</a>
<a href="#l-36">36</a>
<a href="#l-37">37</a>
<a href="#l-38">38</a>
<a href="#l-39">39</a>
<a href="#l-40">40</a>
<a href="#l-41">41</a>
<a href="#l-42">42</a>
<a href="#l-43">43</a>
<a href="#l-44">44</a>
<a href="#l-45">45</a>
<a href="#l-46">46</a>
<a href="#l-47">47</a>
<a href="#l-48">48</a>
<a href="#l-49">49</a>
<a href="#l-50">50</a>
<a href="#l-51">51</a>
<a href="#l-52">52</a>
<a href="#l-53">53</a>
<a href="#l-54">54</a>
<a href="#l-55">55</a>
<a href="#l-56">56</a>
<a href="#l-57">57</a>
<a href="#l-58">58</a>
<a href="#l-59">59</a>
<a href="#l-60">60</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="c1">// bsg_nonsynth_dpi_clock_gen is a drop-in replacement for</span>
<a name="l-2"></a><span class="c1">// bsg_nonsynth_clock_gen when using verilator, where delay statements</span>
<a name="l-3"></a><span class="c1">// (e.g. #1) are not valid.</span>
<a name="l-4"></a><span class="c1">//</span>
<a name="l-5"></a><span class="c1">// One of the frustrating parts of Verilator is that it &quot;breaks&quot; how</span>
<a name="l-6"></a><span class="c1">// we normally build testbenches. Our traditional approach is to use</span>
<a name="l-7"></a><span class="c1">// the bsg_nonsynth_clock_gen module and specify the clock period as a</span>
<a name="l-8"></a><span class="c1">// parameter. In Verilator, this is not possible because the module</span>
<a name="l-9"></a><span class="c1">// uses an unsupported delay statement. It&#39;s also more challenging</span>
<a name="l-10"></a><span class="c1">// (though not impossible) to have multiple clock domains.</span>
<a name="l-11"></a><span class="c1">//</span>
<a name="l-12"></a><span class="c1">// What I&#39;ve done is create a drop-in replacement that is backed by a</span>
<a name="l-13"></a><span class="c1">// C++ API, called bsg_nonsynth_dpi_clock_gen . The user doesn&#39;t need</span>
<a name="l-14"></a><span class="c1">// to know the difference, they just use a different module name with</span>
<a name="l-15"></a><span class="c1">// the same parameters and include bsg_nonsynth_clock_gen_dpi.hpp</span>
<a name="l-16"></a><span class="c1">//</span>
<a name="l-17"></a><span class="c1">// The C++ API is callback based; When each clock-generator module is</span>
<a name="l-18"></a><span class="c1">// instantiated, it registers itself with the C++ object via an</span>
<a name="l-19"></a><span class="c1">// imported DPI function -- bsg_nonsynth_clock_gen_register. The</span>
<a name="l-20"></a><span class="c1">// bsg_timekeeper class tracks the global time (no different than</span>
<a name="l-21"></a><span class="c1">// normal verilator) and uses a priority queue to track when the next</span>
<a name="l-22"></a><span class="c1">// clock generator toggles. To advance time, the users calls</span>
<a name="l-23"></a><span class="c1">// bsg_timekeeper::next()</span>
<a name="l-24"></a><span class="c1">//</span>
<a name="l-25"></a><span class="c1">// This drop-in replacement supports multiple clock generators and</span>
<a name="l-26"></a><span class="c1">// can be embedded anywhere in the hierarchy.</span>
<a name="l-27"></a><span class="k">module</span> <span class="n">bsg_nonsynth_dpi_clock_gen</span>
<a name="l-28"></a>  <span class="p">#(</span><span class="k">parameter</span> <span class="kt">longint</span> <span class="n">cycle_time_p</span><span class="o">=</span><span class="s">&quot;inv&quot;</span>
<a name="l-29"></a>    <span class="p">)</span>
<a name="l-30"></a>   <span class="p">(</span>
<a name="l-31"></a>    <span class="k">output</span> <span class="kt">bit</span> <span class="n">o</span>
<a name="l-32"></a>    <span class="p">);</span>
<a name="l-33"></a>
<a name="l-34"></a>   <span class="kt">int</span>         <span class="n">id</span><span class="p">;</span>
<a name="l-35"></a>   <span class="kt">string</span>      <span class="n">hierarchy</span><span class="p">;</span>
<a name="l-36"></a>   
<a name="l-37"></a>   <span class="kn">import</span> <span class="err">&quot;</span><span class="nn">DPI</span><span class="o">-</span><span class="n">C</span><span class="s">&quot; function int bsg_dpi_clock_gen_register(input longint cycle_time_p, input string hierarchy);</span>
<a name="l-38"></a>   <span class="k">localparam</span> <span class="kt">longint</span> <span class="n">cycle_time_lp</span> <span class="o">=</span> <span class="p">{</span><span class="mb">32&#39;b0</span><span class="p">,</span> <span class="n">cycle_time_p</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]};</span>
<a name="l-39"></a>   
<a name="l-40"></a>   <span class="k">if</span><span class="p">(</span><span class="n">cycle_time_p</span> <span class="o">%</span> <span class="mi">2</span><span class="p">)</span>
<a name="l-41"></a>     <span class="p">$</span><span class="n">fatal</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="s">&quot;BSG ERROR (%M): cycle_time_p must be divisible by 2&quot;</span><span class="p">);</span>
<a name="l-42"></a>   
<a name="l-43"></a>   <span class="k">if</span><span class="p">(</span><span class="n">cycle_time_p</span> <span class="o">&lt;=</span> <span class="mi">0</span><span class="p">)</span>
<a name="l-44"></a>     <span class="p">$</span><span class="n">fatal</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="s">&quot;BSG ERROR (%M): cycle_time_p must be greater than 0&quot;</span><span class="p">);</span>
<a name="l-45"></a>   
<a name="l-46"></a>   <span class="k">initial</span> <span class="k">begin</span>
<a name="l-47"></a>      <span class="p">$</span><span class="n">display</span><span class="p">(</span><span class="s">&quot;BSG INFO: bsg_nonsynth_dpi_clock_gen (initial begin)&quot;</span><span class="p">);</span>
<a name="l-48"></a>      <span class="p">$</span><span class="n">display</span><span class="p">(</span><span class="s">&quot;BSG INFO:     Instantiation: %M&quot;</span><span class="p">);</span>
<a name="l-49"></a>      <span class="p">$</span><span class="n">display</span><span class="p">(</span><span class="s">&quot;BSG INFO:     cycle_time_p  = %d&quot;</span><span class="p">,</span> <span class="n">cycle_time_p</span><span class="p">);</span>
<a name="l-50"></a>      <span class="n">hierarchy</span> <span class="o">=</span> <span class="p">$</span><span class="n">sformatf</span><span class="p">(</span><span class="s">&quot;%m&quot;</span><span class="p">);</span>
<a name="l-51"></a>      <span class="n">id</span> <span class="o">=</span> <span class="n">bsg_dpi_clock_gen_register</span><span class="p">(</span><span class="n">cycle_time_lp</span><span class="p">,</span> <span class="n">hierarchy</span><span class="p">);</span>
<a name="l-52"></a>   <span class="k">end</span>
<a name="l-53"></a>
<a name="l-54"></a>   <span class="k">export</span> <span class="s">&quot;DPI-C&quot;</span> <span class="k">function</span> <span class="n">bsg_dpi_clock_gen_set_level</span><span class="p">;</span>
<a name="l-55"></a>   <span class="k">function</span> <span class="kt">bit</span> <span class="n">bsg_dpi_clock_gen_set_level</span><span class="p">(</span><span class="kt">bit</span> <span class="n">clkval</span><span class="p">);</span>
<a name="l-56"></a>      <span class="n">o</span> <span class="o">=</span> <span class="n">clkval</span><span class="p">;</span>
<a name="l-57"></a>      
<a name="l-58"></a>      <span class="k">return</span> <span class="n">o</span><span class="p">;</span>
<a name="l-59"></a>   <span class="k">endfunction</span><span class="p">;</span>
<a name="l-60"></a><span class="k">endmodule</span>
</pre></div>
</td></tr></table>
  </body>
</html>