============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.20 - 15.20-p004_1
  Generated on:           May 22 2024  09:12:38 pm
  Module:                 counter
  Interconnect mode:      global
  Area mode:              timing library
============================================================


Path 1: MET (0 ps) Setup Check with Pin out_reg[3]/CLK->D
     Startpoint: (R) out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) out_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      79                  
       Uncertainty:-      10                  
     Required Time:=     911                  
      Launch Clock:-       0                  
         Data Path:-     911                  
             Slack:=       0                  

#-----------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge           Cell             Fanout Load Trans Delay Arrival 
#                                                                      (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  out_reg[0]/CLK -       -      R     (arrival)                      4    -     0     -       0 
  out_reg[0]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfrtp_2       4 14.4    71   405     405 
  g273/Y         -       A->Y   R     sky130_fd_sc_hd__clkinv_2      2  6.3    36    57     462 
  g264/Y         -       A->Y   F     sky130_fd_sc_hd__nand2_1       2 10.2    80    79     542 
  g259/Y         -       B->Y   R     sky130_fd_sc_hd__nor2_2        1  3.7    73    90     631 
  g252/Y         -       A->Y   F     sky130_fd_sc_hd__nand2_1       1  5.5    52    67     698 
  g251/Y         -       B->Y   R     sky130_fd_sc_hd__nand2_2       1  9.8    70    85     783 
  g248/X         -       B->X   R     sky130_fd_sc_hd__xor2_2        1  3.3    97   128     911 
  out_reg[3]/D   -       -      R     sky130_fd_sc_hd__dfrtp_1       1    -     -     0     911 
#-----------------------------------------------------------------------------------------------



Path 2: MET (80 ps) Late External Delay Assertion at pin out[2]
     Startpoint: (R) out_reg[2]/CLK
          Clock: (R) clk
       Endpoint: (F) out[2]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
      Output Delay:-     500                  
       Uncertainty:-      10                  
     Required Time:=     490                  
      Launch Clock:-       0                  
         Data Path:-     410                  
             Slack:=      80                  

#----------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                     (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------
  out_reg[2]/CLK -       -      R     (arrival)                     4    -     0     -       0 
  out_reg[2]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfrtp_1      5 18.6   108   410     410 
  out[2]         -       -      F     (port)                        -    -     -     0     410 
#----------------------------------------------------------------------------------------------



Path 3: MET (82 ps) Setup Check with Pin out_reg[2]/CLK->D
     Startpoint: (R) out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) out_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      83                  
       Uncertainty:-      10                  
     Required Time:=     907                  
      Launch Clock:-       0                  
         Data Path:-     824                  
             Slack:=      82                  

#------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge            Cell             Fanout Load Trans Delay Arrival 
#                                                                       (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  out_reg[0]/CLK -       -      R     (arrival)                       4    -     0     -       0 
  out_reg[0]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfrtp_2        4 14.4    71   405     405 
  g273/Y         -       A->Y   R     sky130_fd_sc_hd__clkinv_2       2  6.3    36    57     462 
  g264/Y         -       A->Y   F     sky130_fd_sc_hd__nand2_1        2 10.2    80    79     542 
  g278/X         -       B->X   F     sky130_fd_sc_hd__xor2_1         1  3.5    61   152     694 
  g250/Y         -       B2->Y  R     sky130_fd_sc_hd__o2bb2ai_1      1  3.3   117   130     824 
  out_reg[2]/D   -       -      R     sky130_fd_sc_hd__dfrtp_1        1    -     -     0     824 
#------------------------------------------------------------------------------------------------



Path 4: MET (85 ps) Late External Delay Assertion at pin out[0]
     Startpoint: (R) out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) out[0]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
      Output Delay:-     500                  
       Uncertainty:-      10                  
     Required Time:=     490                  
      Launch Clock:-       0                  
         Data Path:-     405                  
             Slack:=      85                  

#----------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                     (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------
  out_reg[0]/CLK -       -      R     (arrival)                     4    -     0     -       0 
  out_reg[0]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfrtp_2      4 14.4    71   405     405 
  out[0]         -       -      F     (port)                        -    -     -     0     405 
#----------------------------------------------------------------------------------------------



Path 5: MET (99 ps) Late External Delay Assertion at pin out[1]
     Startpoint: (R) out_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (F) out[1]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
      Output Delay:-     500                  
       Uncertainty:-      10                  
     Required Time:=     490                  
      Launch Clock:-       0                  
         Data Path:-     391                  
             Slack:=      99                  

#----------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                     (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------
  out_reg[1]/CLK -       -      R     (arrival)                     4    -     0     -       0 
  out_reg[1]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfrtp_1      4 13.8    88   391     391 
  out[1]         -       -      F     (port)                        -    -     -     0     391 
#----------------------------------------------------------------------------------------------



Path 6: MET (112 ps) Late External Delay Assertion at pin out[3]
     Startpoint: (R) out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (F) out[3]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
      Output Delay:-     500                  
       Uncertainty:-      10                  
     Required Time:=     490                  
      Launch Clock:-       0                  
         Data Path:-     378                  
             Slack:=     112                  

#----------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                     (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------
  out_reg[3]/CLK -       -      R     (arrival)                     4    -     0     -       0 
  out_reg[3]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfrtp_1      2 10.5    75   378     378 
  out[3]         -       -      F     (port)                        -    -     -     0     378 
#----------------------------------------------------------------------------------------------



Path 7: MET (157 ps) Setup Check with Pin out_reg[1]/CLK->D
     Startpoint: (R) out_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (F) out_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-     127                  
       Uncertainty:-      10                  
     Required Time:=     863                  
      Launch Clock:-       0                  
         Data Path:-     706                  
             Slack:=     157                  

#----------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                     (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------
  out_reg[1]/CLK -       -      R     (arrival)                     4    -     0     -       0 
  out_reg[1]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfrtp_1      4 13.8    88   391     391 
  g262/X         -       A->X   F     sky130_fd_sc_hd__xor2_1       1  5.8    68   185     576 
  g255/Y         -       B->Y   F     sky130_fd_sc_hd__xnor2_1      1  3.2    51   129     706 
  out_reg[1]/D   -       -      F     sky130_fd_sc_hd__dfrtp_1      1    -     -     0     706 
#----------------------------------------------------------------------------------------------



Path 8: MET (434 ps) Setup Check with Pin out_reg[0]/CLK->D
     Startpoint: (R) out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-     124                  
       Uncertainty:-      10                  
     Required Time:=     866                  
      Launch Clock:-       0                  
         Data Path:-     432                  
             Slack:=     434                  

#-----------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge           Cell             Fanout Load Trans Delay Arrival 
#                                                                      (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  out_reg[0]/CLK -       -      R     (arrival)                      4    -     0     -       0 
  out_reg[0]/Q   -       CLK->Q R     sky130_fd_sc_hd__dfrtp_2       4 15.5    94   369     369 
  g273/Y         -       A->Y   F     sky130_fd_sc_hd__clkinv_2      2  6.1    41    63     432 
  out_reg[0]/D   -       -      F     sky130_fd_sc_hd__dfrtp_2       2    -     -     0     432 
#-----------------------------------------------------------------------------------------------

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

