

================================================================
== Vitis HLS Report for 'zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadTop_PadTopWidth'
================================================================
* Date:           Tue Aug  1 18:02:08 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        processapa
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.726 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2050|     2050|  20.500 us|  20.500 us|  2050|  2050|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- PadTop_PadTopWidth  |     2048|     2048|         2|          1|          1|  2048|       yes|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.45>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 5 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer2_out, void @empty_11, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_21, void @empty_21, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty_21, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.46ns)   --->   "%store_ln0 = store i12 0, i12 %indvar_flatten"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i12 %indvar_flatten" [./nnet_utils/nnet_padding_stream.h:51]   --->   Operation 9 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 10 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.99ns)   --->   "%icmp_ln51 = icmp_eq  i12 %indvar_flatten_load, i12 2048" [./nnet_utils/nnet_padding_stream.h:51]   --->   Operation 11 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.99ns)   --->   "%add_ln51 = add i12 %indvar_flatten_load, i12 1" [./nnet_utils/nnet_padding_stream.h:51]   --->   Operation 12 'add' 'add_ln51' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %icmp_ln51, void %for.inc5, void %for.body.i37.preheader.exitStub" [./nnet_utils/nnet_padding_stream.h:51]   --->   Operation 13 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.46ns)   --->   "%store_ln53 = store i12 %add_ln51, i12 %indvar_flatten" [./nnet_utils/nnet_padding_stream.h:53]   --->   Operation 14 'store' 'store_ln53' <Predicate = (!icmp_ln51)> <Delay = 0.46>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 21 'ret' 'ret_ln0' <Predicate = (icmp_ln51)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.72>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @PadTop_PadTopWidth_str"   --->   Operation 15 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2048, i64 2048, i64 2048"   --->   Operation 16 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 17 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specloopname_ln53 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [./nnet_utils/nnet_padding_stream.h:53]   --->   Operation 18 'specloopname' 'specloopname_ln53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.72ns)   --->   "%write_ln15 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer2_out, i16 0" [./nnet_utils/nnet_padding_stream.h:15->./nnet_utils/nnet_padding_stream.h:54]   --->   Operation 19 'write' 'write_ln15' <Predicate = true> <Delay = 1.72> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 65536> <FIFO>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln53 = br void %for.inc" [./nnet_utils/nnet_padding_stream.h:53]   --->   Operation 20 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.456ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten') [2]  (0.000 ns)
	'load' operation ('indvar_flatten_load', ./nnet_utils/nnet_padding_stream.h:51) on local variable 'indvar_flatten' [7]  (0.000 ns)
	'add' operation ('add_ln51', ./nnet_utils/nnet_padding_stream.h:51) [10]  (0.996 ns)
	'store' operation ('store_ln53', ./nnet_utils/nnet_padding_stream.h:53) of variable 'add_ln51', ./nnet_utils/nnet_padding_stream.h:51 on local variable 'indvar_flatten' [18]  (0.460 ns)

 <State 2>: 1.726ns
The critical path consists of the following:
	fifo write operation ('write_ln15', ./nnet_utils/nnet_padding_stream.h:15->./nnet_utils/nnet_padding_stream.h:54) on port 'layer2_out' (./nnet_utils/nnet_padding_stream.h:15->./nnet_utils/nnet_padding_stream.h:54) [17]  (1.726 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
