{
  "Top": "RCC_GetClocksFreq",
  "RtlTop": "RCC_GetClocksFreq",
  "RtlPrefix": "",
  "SourceLanguage": "c",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "kintex7",
    "Device": "xc7k160t",
    "Package": "-fbg484",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "Args": {"RCC_Clocks": {
      "index": "0",
      "type": {
        "kinds": [
          "struct",
          "pointer"
        ],
        "dataType": "TYPE_1__",
        "structImpl": "flat-interface",
        "fields": {
          "SYSCLK_Frequency": {
            "order": "0",
            "dataType": "int",
            "dataWidth": "32",
            "multiInterfaceRef": [
              "RCC_Clocks_SYSCLK_Frequency_i",
              "RCC_Clocks_SYSCLK_Frequency_o"
            ],
            "structImpl": "interface"
          },
          "HCLK_Frequency": {
            "order": "1",
            "dataType": "int",
            "dataWidth": "32",
            "multiInterfaceRef": [
              "RCC_Clocks_HCLK_Frequency_i",
              "RCC_Clocks_HCLK_Frequency_o"
            ],
            "structImpl": "interface"
          },
          "PCLK_Frequency": {
            "order": "2",
            "dataType": "int",
            "dataWidth": "32",
            "multiInterfaceRef": [
              "RCC_Clocks_PCLK_Frequency_i",
              "RCC_Clocks_PCLK_Frequency_o"
            ],
            "structImpl": "interface"
          },
          "ADCCLK_Frequency": {
            "order": "3",
            "dataType": "int",
            "dataWidth": "32",
            "interfaceRef": "RCC_Clocks_ADCCLK_Frequency",
            "structImpl": "field"
          },
          "CECCLK_Frequency": {
            "order": "4",
            "dataType": "int",
            "dataWidth": "32",
            "interfaceRef": "RCC_Clocks_CECCLK_Frequency",
            "structImpl": "field"
          },
          "I2C1CLK_Frequency": {
            "order": "5",
            "dataType": "int",
            "dataWidth": "32",
            "interfaceRef": "RCC_Clocks_I2C1CLK_Frequency",
            "structImpl": "field"
          },
          "USART1CLK_Frequency": {
            "order": "6",
            "dataType": "int",
            "dataWidth": "32",
            "interfaceRef": "RCC_Clocks_USART1CLK_Frequency",
            "structImpl": "field"
          },
          "USART2CLK_Frequency": {
            "order": "7",
            "dataType": "int",
            "dataWidth": "32",
            "interfaceRef": "RCC_Clocks_USART2CLK_Frequency",
            "structImpl": "field"
          },
          "USBCLK_Frequency": {
            "order": "8",
            "dataType": "int",
            "dataWidth": "32",
            "interfaceRef": "RCC_Clocks_USBCLK_Frequency",
            "structImpl": "field"
          }
        }
      }
    }},
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "5",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "RCC_GetClocksFreq",
    "Version": "1.0",
    "DisplayName": "Rcc_getclocksfreq",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/extr_.anypixelfirmwaredisplayThirdPartySPLsrcstm32f0xx_rcc.c_RCC_GetClocksFreq_with_main.c"],
    "Vhdl": ["impl\/vhdl\/RCC_GetClocksFreq.vhd"],
    "Verilog": ["impl\/verilog\/RCC_GetClocksFreq.v"],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "\/home\/vivado\/HLStools\/vivado\/214_benchmakrs\/proj_extr_.anypixelfirmwaredisplayThirdPartySPLsrcstm32f0xx_rcc.c_RCC_GetClocksFreq_with_main.c\/solution1\/.autopilot\/db\/RCC_GetClocksFreq.design.xml",
    "DebugDir": "\/home\/vivado\/HLStools\/vivado\/214_benchmakrs\/proj_extr_.anypixelfirmwaredisplayThirdPartySPLsrcstm32f0xx_rcc.c_RCC_GetClocksFreq_with_main.c\/solution1\/.debug",
    "ProtoInst": [
      "\/home\/vivado\/HLStools\/vivado\/214_benchmakrs\/proj_extr_.anypixelfirmwaredisplayThirdPartySPLsrcstm32f0xx_rcc.c_RCC_GetClocksFreq_with_main.c\/solution1\/.debug\/RCC_GetClocksFreq.protoinst",
      "\/home\/vivado\/HLStools\/vivado\/214_benchmakrs\/proj_extr_.anypixelfirmwaredisplayThirdPartySPLsrcstm32f0xx_rcc.c_RCC_GetClocksFreq_with_main.c\/solution1\/.debug\/main.protoinst"
    ]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst",
      "bundle_role": "default"
    },
    "RCC_Clocks_ADCCLK_Frequency": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }},
      "bundle_name": "RCC_Clocks_ADCCLK_Frequency",
      "bundle_role": "default"
    },
    "RCC_Clocks_CECCLK_Frequency": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }},
      "bundle_name": "RCC_Clocks_CECCLK_Frequency",
      "bundle_role": "default"
    },
    "RCC_Clocks_HCLK_Frequency_i": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }},
      "bundle_name": "RCC_Clocks_HCLK_Frequency",
      "bundle_role": "i"
    },
    "RCC_Clocks_HCLK_Frequency_o": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }},
      "bundle_name": "RCC_Clocks_HCLK_Frequency",
      "bundle_role": "o"
    },
    "RCC_Clocks_I2C1CLK_Frequency": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }},
      "bundle_name": "RCC_Clocks_I2C1CLK_Frequency",
      "bundle_role": "default"
    },
    "RCC_Clocks_PCLK_Frequency_i": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }},
      "bundle_name": "RCC_Clocks_PCLK_Frequency",
      "bundle_role": "i"
    },
    "RCC_Clocks_PCLK_Frequency_o": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }},
      "bundle_name": "RCC_Clocks_PCLK_Frequency",
      "bundle_role": "o"
    },
    "RCC_Clocks_SYSCLK_Frequency_i": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }},
      "bundle_name": "RCC_Clocks_SYSCLK_Frequency",
      "bundle_role": "i"
    },
    "RCC_Clocks_SYSCLK_Frequency_o": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }},
      "bundle_name": "RCC_Clocks_SYSCLK_Frequency",
      "bundle_role": "o"
    },
    "RCC_Clocks_USART1CLK_Frequency": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }},
      "bundle_name": "RCC_Clocks_USART1CLK_Frequency",
      "bundle_role": "default"
    },
    "RCC_Clocks_USART2CLK_Frequency": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }},
      "bundle_name": "RCC_Clocks_USART2CLK_Frequency",
      "bundle_role": "default"
    },
    "RCC_Clocks_USBCLK_Frequency": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }},
      "bundle_name": "RCC_Clocks_USBCLK_Frequency",
      "bundle_role": "default"
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "RCC_Clocks_SYSCLK_Frequency_i": {
      "dir": "in",
      "width": "32"
    },
    "RCC_Clocks_SYSCLK_Frequency_o": {
      "dir": "out",
      "width": "32"
    },
    "RCC_Clocks_SYSCLK_Frequency_o_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "RCC_Clocks_HCLK_Frequency_i": {
      "dir": "in",
      "width": "32"
    },
    "RCC_Clocks_HCLK_Frequency_o": {
      "dir": "out",
      "width": "32"
    },
    "RCC_Clocks_HCLK_Frequency_o_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "RCC_Clocks_PCLK_Frequency_i": {
      "dir": "in",
      "width": "32"
    },
    "RCC_Clocks_PCLK_Frequency_o": {
      "dir": "out",
      "width": "32"
    },
    "RCC_Clocks_PCLK_Frequency_o_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "RCC_Clocks_ADCCLK_Frequency": {
      "dir": "out",
      "width": "32"
    },
    "RCC_Clocks_ADCCLK_Frequency_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "RCC_Clocks_CECCLK_Frequency": {
      "dir": "out",
      "width": "32"
    },
    "RCC_Clocks_CECCLK_Frequency_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "RCC_Clocks_I2C1CLK_Frequency": {
      "dir": "out",
      "width": "32"
    },
    "RCC_Clocks_I2C1CLK_Frequency_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "RCC_Clocks_USART1CLK_Frequency": {
      "dir": "out",
      "width": "32"
    },
    "RCC_Clocks_USART1CLK_Frequency_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "RCC_Clocks_USART2CLK_Frequency": {
      "dir": "out",
      "width": "32"
    },
    "RCC_Clocks_USART2CLK_Frequency_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "RCC_Clocks_USBCLK_Frequency": {
      "dir": "out",
      "width": "32"
    },
    "RCC_Clocks_USBCLK_Frequency_ap_vld": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "RCC_GetClocksFreq"},
    "Info": {"RCC_GetClocksFreq": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"RCC_GetClocksFreq": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "5",
          "LatencyWorst": "5",
          "PipelineII": "6",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "0.000"
        },
        "Area": {
          "FF": "6",
          "LUT": "38",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "RCC_GetClocksFreq",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2020-05-23 20:15:02 UTC",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.1"
  }
}
