// Seed: 3952143593
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire [1 : -1 'b0] id_5;
  wire id_6;
  ;
  assign module_1.id_1 = 0;
  logic [module_0 : -1 'd0] id_7 = 1;
  parameter id_8 = 1 ^ 1;
  wire id_9;
endmodule
module module_1 #(
    parameter id_4 = 32'd51
) (
    input wand id_0,
    output tri0 id_1,
    input wand id_2,
    output supply0 id_3,
    input uwire _id_4,
    input wire id_5,
    inout tri1 id_6,
    input tri id_7,
    output tri0 id_8,
    output wor id_9,
    output uwire id_10,
    output tri id_11,
    input tri0 id_12
);
  wire [-1 'b0 : id_4  /  -1] id_14;
  assign id_6 = -1'b0 == id_2;
  module_0 modCall_1 (
      id_14,
      id_14,
      id_14,
      id_14
  );
endmodule
