Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Feb 22 17:34:01 2024
| Host         : DESKTOP-QFKULV6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    31          
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (31)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (62)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (31)
-------------------------
 There are 5 register/latch pins with no clock driven by root clock pin: clk_1hz_r_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: clk_500hz_r_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: min_unit_cout_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: sec_deca_cout_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: sec_unit_cout_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (62)
-------------------------------------------------
 There are 62 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.469        0.000                      0                   18        0.425        0.000                      0                   18        4.500        0.000                       0                    19  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.469        0.000                      0                   18        0.425        0.000                      0                   18        4.500        0.000                       0                    19  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.469ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.425ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.469ns  (required time - arrival time)
  Source:                 cnter_500hz_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnter_500hz_r_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.527ns  (logic 2.021ns (57.299%)  route 1.506ns (42.701%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.624     5.145    clk_IBUF_BUFG
    SLICE_X58Y20         FDCE                                         r  cnter_500hz_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDCE (Prop_fdce_C_Q)         0.419     5.564 r  cnter_500hz_r_reg[0]/Q
                         net (fo=3, routed)           0.644     6.208    cnter_500hz_r_reg_n_0_[0]
    SLICE_X59Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.755     6.963 r  cnter_500hz_r_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.963    cnter_500hz_r_reg[4]_i_2_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.077 r  cnter_500hz_r_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.077    cnter_500hz_r_reg[8]_i_2_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.191 r  cnter_500hz_r_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.191    cnter_500hz_r_reg[12]_i_2_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.504 r  cnter_500hz_r_reg[16]_i_6/O[3]
                         net (fo=1, routed)           0.862     8.366    data0[16]
    SLICE_X58Y20         LUT5 (Prop_lut5_I4_O)        0.306     8.672 r  cnter_500hz_r[16]_i_1/O
                         net (fo=1, routed)           0.000     8.672    cnter_500hz_r[16]
    SLICE_X58Y20         FDCE                                         r  cnter_500hz_r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.507    14.848    clk_IBUF_BUFG
    SLICE_X58Y20         FDCE                                         r  cnter_500hz_r_reg[16]/C
                         clock pessimism              0.297    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X58Y20         FDCE (Setup_fdce_C_D)        0.031    15.141    cnter_500hz_r_reg[16]
  -------------------------------------------------------------------
                         required time                         15.141    
                         arrival time                          -8.672    
  -------------------------------------------------------------------
                         slack                                  6.469    

Slack (MET) :             6.636ns  (required time - arrival time)
  Source:                 cnter_500hz_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnter_500hz_r_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.383ns  (logic 1.923ns (56.847%)  route 1.460ns (43.153%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.624     5.145    clk_IBUF_BUFG
    SLICE_X58Y20         FDCE                                         r  cnter_500hz_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDCE (Prop_fdce_C_Q)         0.419     5.564 r  cnter_500hz_r_reg[0]/Q
                         net (fo=3, routed)           0.644     6.208    cnter_500hz_r_reg_n_0_[0]
    SLICE_X59Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.755     6.963 r  cnter_500hz_r_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.963    cnter_500hz_r_reg[4]_i_2_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.077 r  cnter_500hz_r_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.077    cnter_500hz_r_reg[8]_i_2_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.191 r  cnter_500hz_r_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.191    cnter_500hz_r_reg[12]_i_2_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.413 r  cnter_500hz_r_reg[16]_i_6/O[0]
                         net (fo=1, routed)           0.816     8.229    data0[13]
    SLICE_X60Y20         LUT5 (Prop_lut5_I4_O)        0.299     8.528 r  cnter_500hz_r[13]_i_1/O
                         net (fo=1, routed)           0.000     8.528    cnter_500hz_r[13]
    SLICE_X60Y20         FDCE                                         r  cnter_500hz_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.507    14.848    clk_IBUF_BUFG
    SLICE_X60Y20         FDCE                                         r  cnter_500hz_r_reg[13]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y20         FDCE (Setup_fdce_C_D)        0.077    15.164    cnter_500hz_r_reg[13]
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                          -8.528    
  -------------------------------------------------------------------
                         slack                                  6.636    

Slack (MET) :             6.675ns  (required time - arrival time)
  Source:                 cnter_500hz_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnter_500hz_r_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.299ns  (logic 1.793ns (54.348%)  route 1.506ns (45.652%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.624     5.145    clk_IBUF_BUFG
    SLICE_X58Y20         FDCE                                         r  cnter_500hz_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDCE (Prop_fdce_C_Q)         0.419     5.564 r  cnter_500hz_r_reg[0]/Q
                         net (fo=3, routed)           0.644     6.208    cnter_500hz_r_reg_n_0_[0]
    SLICE_X59Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.755     6.963 r  cnter_500hz_r_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.963    cnter_500hz_r_reg[4]_i_2_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.276 r  cnter_500hz_r_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.862     8.138    data0[8]
    SLICE_X58Y18         LUT5 (Prop_lut5_I4_O)        0.306     8.444 r  cnter_500hz_r[8]_i_1/O
                         net (fo=1, routed)           0.000     8.444    cnter_500hz_r[8]
    SLICE_X58Y18         FDCE                                         r  cnter_500hz_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.508    14.849    clk_IBUF_BUFG
    SLICE_X58Y18         FDCE                                         r  cnter_500hz_r_reg[8]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X58Y18         FDCE (Setup_fdce_C_D)        0.031    15.119    cnter_500hz_r_reg[8]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                          -8.444    
  -------------------------------------------------------------------
                         slack                                  6.675    

Slack (MET) :             6.760ns  (required time - arrival time)
  Source:                 cnter_500hz_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnter_500hz_r_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.213ns  (logic 1.907ns (59.354%)  route 1.306ns (40.646%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.624     5.145    clk_IBUF_BUFG
    SLICE_X58Y20         FDCE                                         r  cnter_500hz_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDCE (Prop_fdce_C_Q)         0.419     5.564 r  cnter_500hz_r_reg[0]/Q
                         net (fo=3, routed)           0.644     6.208    cnter_500hz_r_reg_n_0_[0]
    SLICE_X59Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.755     6.963 r  cnter_500hz_r_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.963    cnter_500hz_r_reg[4]_i_2_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.077 r  cnter_500hz_r_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.077    cnter_500hz_r_reg[8]_i_2_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.390 r  cnter_500hz_r_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.662     8.052    data0[12]
    SLICE_X58Y19         LUT5 (Prop_lut5_I4_O)        0.306     8.358 r  cnter_500hz_r[12]_i_1/O
                         net (fo=1, routed)           0.000     8.358    cnter_500hz_r[12]
    SLICE_X58Y19         FDCE                                         r  cnter_500hz_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.507    14.848    clk_IBUF_BUFG
    SLICE_X58Y19         FDCE                                         r  cnter_500hz_r_reg[12]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X58Y19         FDCE (Setup_fdce_C_D)        0.031    15.118    cnter_500hz_r_reg[12]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                          -8.358    
  -------------------------------------------------------------------
                         slack                                  6.760    

Slack (MET) :             6.764ns  (required time - arrival time)
  Source:                 cnter_500hz_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnter_500hz_r_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.259ns  (logic 1.809ns (55.511%)  route 1.450ns (44.489%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.624     5.145    clk_IBUF_BUFG
    SLICE_X58Y20         FDCE                                         r  cnter_500hz_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDCE (Prop_fdce_C_Q)         0.419     5.564 r  cnter_500hz_r_reg[0]/Q
                         net (fo=3, routed)           0.644     6.208    cnter_500hz_r_reg_n_0_[0]
    SLICE_X59Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.755     6.963 r  cnter_500hz_r_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.963    cnter_500hz_r_reg[4]_i_2_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.077 r  cnter_500hz_r_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.077    cnter_500hz_r_reg[8]_i_2_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.299 r  cnter_500hz_r_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.806     8.105    data0[9]
    SLICE_X60Y19         LUT5 (Prop_lut5_I4_O)        0.299     8.404 r  cnter_500hz_r[9]_i_1/O
                         net (fo=1, routed)           0.000     8.404    cnter_500hz_r[9]
    SLICE_X60Y19         FDCE                                         r  cnter_500hz_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.507    14.848    clk_IBUF_BUFG
    SLICE_X60Y19         FDCE                                         r  cnter_500hz_r_reg[9]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y19         FDCE (Setup_fdce_C_D)        0.081    15.168    cnter_500hz_r_reg[9]
  -------------------------------------------------------------------
                         required time                         15.168    
                         arrival time                          -8.404    
  -------------------------------------------------------------------
                         slack                                  6.764    

Slack (MET) :             6.894ns  (required time - arrival time)
  Source:                 cnter_500hz_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnter_500hz_r_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.130ns  (logic 1.695ns (54.157%)  route 1.435ns (45.843%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.624     5.145    clk_IBUF_BUFG
    SLICE_X58Y20         FDCE                                         r  cnter_500hz_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDCE (Prop_fdce_C_Q)         0.419     5.564 r  cnter_500hz_r_reg[0]/Q
                         net (fo=3, routed)           0.644     6.208    cnter_500hz_r_reg_n_0_[0]
    SLICE_X59Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.755     6.963 r  cnter_500hz_r_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.963    cnter_500hz_r_reg[4]_i_2_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.185 r  cnter_500hz_r_reg[8]_i_2/O[0]
                         net (fo=1, routed)           0.791     7.976    data0[5]
    SLICE_X60Y18         LUT5 (Prop_lut5_I4_O)        0.299     8.275 r  cnter_500hz_r[5]_i_1/O
                         net (fo=1, routed)           0.000     8.275    cnter_500hz_r[5]
    SLICE_X60Y18         FDCE                                         r  cnter_500hz_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.508    14.849    clk_IBUF_BUFG
    SLICE_X60Y18         FDCE                                         r  cnter_500hz_r_reg[5]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X60Y18         FDCE (Setup_fdce_C_D)        0.081    15.169    cnter_500hz_r_reg[5]
  -------------------------------------------------------------------
                         required time                         15.169    
                         arrival time                          -8.275    
  -------------------------------------------------------------------
                         slack                                  6.894    

Slack (MET) :             6.907ns  (required time - arrival time)
  Source:                 cnter_500hz_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnter_500hz_r_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.088ns  (logic 1.943ns (62.917%)  route 1.145ns (37.083%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.624     5.145    clk_IBUF_BUFG
    SLICE_X58Y20         FDCE                                         r  cnter_500hz_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDCE (Prop_fdce_C_Q)         0.419     5.564 r  cnter_500hz_r_reg[0]/Q
                         net (fo=3, routed)           0.644     6.208    cnter_500hz_r_reg_n_0_[0]
    SLICE_X59Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.755     6.963 r  cnter_500hz_r_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.963    cnter_500hz_r_reg[4]_i_2_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.077 r  cnter_500hz_r_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.077    cnter_500hz_r_reg[8]_i_2_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.191 r  cnter_500hz_r_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.191    cnter_500hz_r_reg[12]_i_2_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.430 r  cnter_500hz_r_reg[16]_i_6/O[2]
                         net (fo=1, routed)           0.501     7.931    data0[15]
    SLICE_X58Y20         LUT5 (Prop_lut5_I4_O)        0.302     8.233 r  cnter_500hz_r[15]_i_1/O
                         net (fo=1, routed)           0.000     8.233    cnter_500hz_r[15]
    SLICE_X58Y20         FDCE                                         r  cnter_500hz_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.507    14.848    clk_IBUF_BUFG
    SLICE_X58Y20         FDCE                                         r  cnter_500hz_r_reg[15]/C
                         clock pessimism              0.297    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X58Y20         FDCE (Setup_fdce_C_D)        0.031    15.141    cnter_500hz_r_reg[15]
  -------------------------------------------------------------------
                         required time                         15.141    
                         arrival time                          -8.233    
  -------------------------------------------------------------------
                         slack                                  6.907    

Slack (MET) :             6.957ns  (required time - arrival time)
  Source:                 cnter_500hz_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnter_500hz_r_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.037ns  (logic 2.039ns (67.136%)  route 0.998ns (32.864%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.624     5.145    clk_IBUF_BUFG
    SLICE_X58Y20         FDCE                                         r  cnter_500hz_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDCE (Prop_fdce_C_Q)         0.419     5.564 r  cnter_500hz_r_reg[0]/Q
                         net (fo=3, routed)           0.644     6.208    cnter_500hz_r_reg_n_0_[0]
    SLICE_X59Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.755     6.963 r  cnter_500hz_r_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.963    cnter_500hz_r_reg[4]_i_2_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.077 r  cnter_500hz_r_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.077    cnter_500hz_r_reg[8]_i_2_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.191 r  cnter_500hz_r_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.191    cnter_500hz_r_reg[12]_i_2_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.525 r  cnter_500hz_r_reg[16]_i_6/O[1]
                         net (fo=1, routed)           0.354     7.879    data0[14]
    SLICE_X58Y20         LUT5 (Prop_lut5_I4_O)        0.303     8.182 r  cnter_500hz_r[14]_i_1/O
                         net (fo=1, routed)           0.000     8.182    cnter_500hz_r[14]
    SLICE_X58Y20         FDCE                                         r  cnter_500hz_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.507    14.848    clk_IBUF_BUFG
    SLICE_X58Y20         FDCE                                         r  cnter_500hz_r_reg[14]/C
                         clock pessimism              0.297    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X58Y20         FDCE (Setup_fdce_C_D)        0.029    15.139    cnter_500hz_r_reg[14]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                          -8.182    
  -------------------------------------------------------------------
                         slack                                  6.957    

Slack (MET) :             6.961ns  (required time - arrival time)
  Source:                 cnter_500hz_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnter_500hz_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.035ns  (logic 0.704ns (23.194%)  route 2.331ns (76.806%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.628     5.149    clk_IBUF_BUFG
    SLICE_X58Y17         FDCE                                         r  cnter_500hz_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y17         FDCE (Prop_fdce_C_Q)         0.456     5.605 f  cnter_500hz_r_reg[1]/Q
                         net (fo=2, routed)           0.970     6.575    cnter_500hz_r_reg_n_0_[1]
    SLICE_X58Y20         LUT5 (Prop_lut5_I4_O)        0.124     6.699 r  cnter_500hz_r[16]_i_3/O
                         net (fo=17, routed)          1.361     8.061    cnter_500hz_r[16]_i_3_n_0
    SLICE_X58Y17         LUT5 (Prop_lut5_I1_O)        0.124     8.185 r  cnter_500hz_r[4]_i_1/O
                         net (fo=1, routed)           0.000     8.185    cnter_500hz_r[4]
    SLICE_X58Y17         FDCE                                         r  cnter_500hz_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.510    14.851    clk_IBUF_BUFG
    SLICE_X58Y17         FDCE                                         r  cnter_500hz_r_reg[4]/C
                         clock pessimism              0.298    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X58Y17         FDCE (Setup_fdce_C_D)        0.032    15.146    cnter_500hz_r_reg[4]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                          -8.185    
  -------------------------------------------------------------------
                         slack                                  6.961    

Slack (MET) :             6.962ns  (required time - arrival time)
  Source:                 cnter_500hz_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnter_500hz_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.034ns  (logic 0.704ns (23.204%)  route 2.330ns (76.796%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.628     5.149    clk_IBUF_BUFG
    SLICE_X58Y17         FDCE                                         r  cnter_500hz_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y17         FDCE (Prop_fdce_C_Q)         0.456     5.605 f  cnter_500hz_r_reg[1]/Q
                         net (fo=2, routed)           0.970     6.575    cnter_500hz_r_reg_n_0_[1]
    SLICE_X58Y20         LUT5 (Prop_lut5_I4_O)        0.124     6.699 r  cnter_500hz_r[16]_i_3/O
                         net (fo=17, routed)          1.360     8.059    cnter_500hz_r[16]_i_3_n_0
    SLICE_X58Y17         LUT5 (Prop_lut5_I1_O)        0.124     8.183 r  cnter_500hz_r[3]_i_1/O
                         net (fo=1, routed)           0.000     8.183    cnter_500hz_r[3]
    SLICE_X58Y17         FDCE                                         r  cnter_500hz_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.510    14.851    clk_IBUF_BUFG
    SLICE_X58Y17         FDCE                                         r  cnter_500hz_r_reg[3]/C
                         clock pessimism              0.298    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X58Y17         FDCE (Setup_fdce_C_D)        0.031    15.145    cnter_500hz_r_reg[3]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                          -8.183    
  -------------------------------------------------------------------
                         slack                                  6.962    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 cnter_500hz_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnter_500hz_r_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.254ns (46.486%)  route 0.292ns (53.514%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.587     1.470    clk_IBUF_BUFG
    SLICE_X60Y18         FDCE                                         r  cnter_500hz_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDCE (Prop_fdce_C_Q)         0.164     1.634 r  cnter_500hz_r_reg[5]/Q
                         net (fo=2, routed)           0.114     1.748    cnter_500hz_r_reg_n_0_[5]
    SLICE_X58Y18         LUT4 (Prop_lut4_I3_O)        0.045     1.793 r  cnter_500hz_r[16]_i_2/O
                         net (fo=17, routed)          0.179     1.972    cnter_500hz_r[16]_i_2_n_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I0_O)        0.045     2.017 r  cnter_500hz_r[5]_i_1/O
                         net (fo=1, routed)           0.000     2.017    cnter_500hz_r[5]
    SLICE_X60Y18         FDCE                                         r  cnter_500hz_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.855     1.982    clk_IBUF_BUFG
    SLICE_X60Y18         FDCE                                         r  cnter_500hz_r_reg[5]/C
                         clock pessimism             -0.512     1.470    
    SLICE_X60Y18         FDCE (Hold_fdce_C_D)         0.121     1.591    cnter_500hz_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 cnter_500hz_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_500hz_r_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.254ns (46.316%)  route 0.294ns (53.684%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.587     1.470    clk_IBUF_BUFG
    SLICE_X60Y18         FDCE                                         r  cnter_500hz_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDCE (Prop_fdce_C_Q)         0.164     1.634 r  cnter_500hz_r_reg[5]/Q
                         net (fo=2, routed)           0.114     1.748    cnter_500hz_r_reg_n_0_[5]
    SLICE_X58Y18         LUT4 (Prop_lut4_I3_O)        0.045     1.793 r  cnter_500hz_r[16]_i_2/O
                         net (fo=17, routed)          0.181     1.974    cnter_500hz_r[16]_i_2_n_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I0_O)        0.045     2.019 r  clk_500hz_r_i_1/O
                         net (fo=1, routed)           0.000     2.019    clk_500hz_r_i_1_n_0
    SLICE_X60Y18         FDCE                                         r  clk_500hz_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.855     1.982    clk_IBUF_BUFG
    SLICE_X60Y18         FDCE                                         r  clk_500hz_r_reg/C
                         clock pessimism             -0.512     1.470    
    SLICE_X60Y18         FDCE (Hold_fdce_C_D)         0.120     1.590    clk_500hz_r_reg
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 cnter_500hz_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnter_500hz_r_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.254ns (47.217%)  route 0.284ns (52.783%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.587     1.470    clk_IBUF_BUFG
    SLICE_X60Y18         FDCE                                         r  cnter_500hz_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDCE (Prop_fdce_C_Q)         0.164     1.634 r  cnter_500hz_r_reg[5]/Q
                         net (fo=2, routed)           0.114     1.748    cnter_500hz_r_reg_n_0_[5]
    SLICE_X58Y18         LUT4 (Prop_lut4_I3_O)        0.045     1.793 r  cnter_500hz_r[16]_i_2/O
                         net (fo=17, routed)          0.170     1.963    cnter_500hz_r[16]_i_2_n_0
    SLICE_X58Y18         LUT5 (Prop_lut5_I0_O)        0.045     2.008 r  cnter_500hz_r[8]_i_1/O
                         net (fo=1, routed)           0.000     2.008    cnter_500hz_r[8]
    SLICE_X58Y18         FDCE                                         r  cnter_500hz_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.855     1.982    clk_IBUF_BUFG
    SLICE_X58Y18         FDCE                                         r  cnter_500hz_r_reg[8]/C
                         clock pessimism             -0.498     1.484    
    SLICE_X58Y18         FDCE (Hold_fdce_C_D)         0.092     1.576    cnter_500hz_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 cnter_500hz_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnter_500hz_r_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.254ns (47.062%)  route 0.286ns (52.938%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X60Y20         FDCE                                         r  cnter_500hz_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDCE (Prop_fdce_C_Q)         0.164     1.632 r  cnter_500hz_r_reg[13]/Q
                         net (fo=2, routed)           0.155     1.787    cnter_500hz_r_reg_n_0_[13]
    SLICE_X58Y19         LUT4 (Prop_lut4_I3_O)        0.045     1.832 r  cnter_500hz_r[16]_i_4/O
                         net (fo=17, routed)          0.131     1.963    cnter_500hz_r[16]_i_4_n_0
    SLICE_X58Y19         LUT5 (Prop_lut5_I2_O)        0.045     2.008 r  cnter_500hz_r[12]_i_1/O
                         net (fo=1, routed)           0.000     2.008    cnter_500hz_r[12]
    SLICE_X58Y19         FDCE                                         r  cnter_500hz_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.854     1.981    clk_IBUF_BUFG
    SLICE_X58Y19         FDCE                                         r  cnter_500hz_r_reg[12]/C
                         clock pessimism             -0.498     1.483    
    SLICE_X58Y19         FDCE (Hold_fdce_C_D)         0.092     1.575    cnter_500hz_r_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 cnter_500hz_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnter_500hz_r_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.254ns (46.975%)  route 0.287ns (53.025%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X60Y20         FDCE                                         r  cnter_500hz_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDCE (Prop_fdce_C_Q)         0.164     1.632 r  cnter_500hz_r_reg[13]/Q
                         net (fo=2, routed)           0.155     1.787    cnter_500hz_r_reg_n_0_[13]
    SLICE_X58Y19         LUT4 (Prop_lut4_I3_O)        0.045     1.832 r  cnter_500hz_r[16]_i_4/O
                         net (fo=17, routed)          0.132     1.964    cnter_500hz_r[16]_i_4_n_0
    SLICE_X58Y19         LUT5 (Prop_lut5_I2_O)        0.045     2.009 r  cnter_500hz_r[11]_i_1/O
                         net (fo=1, routed)           0.000     2.009    cnter_500hz_r[11]
    SLICE_X58Y19         FDCE                                         r  cnter_500hz_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.854     1.981    clk_IBUF_BUFG
    SLICE_X58Y19         FDCE                                         r  cnter_500hz_r_reg[11]/C
                         clock pessimism             -0.498     1.483    
    SLICE_X58Y19         FDCE (Hold_fdce_C_D)         0.091     1.574    cnter_500hz_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 cnter_500hz_r_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnter_500hz_r_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.254ns (45.704%)  route 0.302ns (54.296%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.586     1.469    clk_IBUF_BUFG
    SLICE_X60Y19         FDCE                                         r  cnter_500hz_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDCE (Prop_fdce_C_Q)         0.164     1.633 f  cnter_500hz_r_reg[9]/Q
                         net (fo=2, routed)           0.114     1.747    cnter_500hz_r_reg_n_0_[9]
    SLICE_X58Y19         LUT4 (Prop_lut4_I3_O)        0.045     1.792 r  cnter_500hz_r[16]_i_5/O
                         net (fo=17, routed)          0.188     1.980    cnter_500hz_r[16]_i_5_n_0
    SLICE_X58Y20         LUT5 (Prop_lut5_I3_O)        0.045     2.025 r  cnter_500hz_r[16]_i_1/O
                         net (fo=1, routed)           0.000     2.025    cnter_500hz_r[16]
    SLICE_X58Y20         FDCE                                         r  cnter_500hz_r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.853     1.980    clk_IBUF_BUFG
    SLICE_X58Y20         FDCE                                         r  cnter_500hz_r_reg[16]/C
                         clock pessimism             -0.498     1.482    
    SLICE_X58Y20         FDCE (Hold_fdce_C_D)         0.092     1.574    cnter_500hz_r_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 cnter_500hz_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnter_500hz_r_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.254ns (42.741%)  route 0.340ns (57.259%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.587     1.470    clk_IBUF_BUFG
    SLICE_X60Y18         FDCE                                         r  cnter_500hz_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDCE (Prop_fdce_C_Q)         0.164     1.634 r  cnter_500hz_r_reg[5]/Q
                         net (fo=2, routed)           0.114     1.748    cnter_500hz_r_reg_n_0_[5]
    SLICE_X58Y18         LUT4 (Prop_lut4_I3_O)        0.045     1.793 r  cnter_500hz_r[16]_i_2/O
                         net (fo=17, routed)          0.227     2.019    cnter_500hz_r[16]_i_2_n_0
    SLICE_X60Y19         LUT5 (Prop_lut5_I0_O)        0.045     2.064 r  cnter_500hz_r[9]_i_1/O
                         net (fo=1, routed)           0.000     2.064    cnter_500hz_r[9]
    SLICE_X60Y19         FDCE                                         r  cnter_500hz_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.854     1.981    clk_IBUF_BUFG
    SLICE_X60Y19         FDCE                                         r  cnter_500hz_r_reg[9]/C
                         clock pessimism             -0.498     1.483    
    SLICE_X60Y19         FDCE (Hold_fdce_C_D)         0.121     1.604    cnter_500hz_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 cnter_500hz_r_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnter_500hz_r_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.360ns (61.746%)  route 0.223ns (38.254%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X58Y20         FDCE                                         r  cnter_500hz_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  cnter_500hz_r_reg[15]/Q
                         net (fo=2, routed)           0.062     1.671    cnter_500hz_r_reg_n_0_[15]
    SLICE_X59Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.782 r  cnter_500hz_r_reg[16]_i_6/O[2]
                         net (fo=1, routed)           0.161     1.943    data0[15]
    SLICE_X58Y20         LUT5 (Prop_lut5_I4_O)        0.108     2.051 r  cnter_500hz_r[15]_i_1/O
                         net (fo=1, routed)           0.000     2.051    cnter_500hz_r[15]
    SLICE_X58Y20         FDCE                                         r  cnter_500hz_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.853     1.980    clk_IBUF_BUFG
    SLICE_X58Y20         FDCE                                         r  cnter_500hz_r_reg[15]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X58Y20         FDCE (Hold_fdce_C_D)         0.092     1.560    cnter_500hz_r_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 cnter_500hz_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnter_500hz_r_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.360ns (61.615%)  route 0.224ns (38.385%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.587     1.470    clk_IBUF_BUFG
    SLICE_X58Y18         FDCE                                         r  cnter_500hz_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  cnter_500hz_r_reg[7]/Q
                         net (fo=2, routed)           0.063     1.674    cnter_500hz_r_reg_n_0_[7]
    SLICE_X59Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.785 r  cnter_500hz_r_reg[8]_i_2/O[2]
                         net (fo=1, routed)           0.161     1.946    data0[7]
    SLICE_X58Y18         LUT5 (Prop_lut5_I4_O)        0.108     2.054 r  cnter_500hz_r[7]_i_1/O
                         net (fo=1, routed)           0.000     2.054    cnter_500hz_r[7]
    SLICE_X58Y18         FDCE                                         r  cnter_500hz_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.855     1.982    clk_IBUF_BUFG
    SLICE_X58Y18         FDCE                                         r  cnter_500hz_r_reg[7]/C
                         clock pessimism             -0.512     1.470    
    SLICE_X58Y18         FDCE (Hold_fdce_C_D)         0.092     1.562    cnter_500hz_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 cnter_500hz_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnter_500hz_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.226ns (44.331%)  route 0.284ns (55.669%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X58Y20         FDCE                                         r  cnter_500hz_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDCE (Prop_fdce_C_Q)         0.128     1.596 f  cnter_500hz_r_reg[0]/Q
                         net (fo=3, routed)           0.156     1.752    cnter_500hz_r_reg_n_0_[0]
    SLICE_X58Y20         LUT1 (Prop_lut1_I0_O)        0.098     1.850 r  cnter_500hz_r[0]_i_1/O
                         net (fo=1, routed)           0.128     1.978    cnter_500hz_r[0]
    SLICE_X58Y20         FDCE                                         r  cnter_500hz_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.853     1.980    clk_IBUF_BUFG
    SLICE_X58Y20         FDCE                                         r  cnter_500hz_r_reg[0]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X58Y20         FDCE (Hold_fdce_C_D)         0.008     1.476    cnter_500hz_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.476    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.502    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y18   clk_500hz_r_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y20   cnter_500hz_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y19   cnter_500hz_r_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y19   cnter_500hz_r_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y19   cnter_500hz_r_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y20   cnter_500hz_r_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y20   cnter_500hz_r_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y20   cnter_500hz_r_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y20   cnter_500hz_r_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y18   clk_500hz_r_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y18   clk_500hz_r_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   cnter_500hz_r_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   cnter_500hz_r_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   cnter_500hz_r_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   cnter_500hz_r_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   cnter_500hz_r_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   cnter_500hz_r_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   cnter_500hz_r_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   cnter_500hz_r_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y18   clk_500hz_r_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y18   clk_500hz_r_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   cnter_500hz_r_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   cnter_500hz_r_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   cnter_500hz_r_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   cnter_500hz_r_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   cnter_500hz_r_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   cnter_500hz_r_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   cnter_500hz_r_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   cnter_500hz_r_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            73 Endpoints
Min Delay            73 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_an_r_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.512ns  (logic 4.908ns (51.593%)  route 4.605ns (48.407%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDCE                         0.000     0.000 r  FSM_sequential_an_r_reg[2]/C
    SLICE_X64Y17         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  FSM_sequential_an_r_reg[2]/Q
                         net (fo=15, routed)          1.086     1.604    an_r[2]
    SLICE_X65Y16         LUT6 (Prop_lut6_I0_O)        0.124     1.728 r  seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.867     2.596    seg_OBUF[6]_inst_i_9_n_0
    SLICE_X64Y16         LUT5 (Prop_lut5_I0_O)        0.152     2.748 r  seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.844     3.591    sel0[1]
    SLICE_X64Y18         LUT4 (Prop_lut4_I3_O)        0.374     3.965 r  seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.807     5.773    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.740     9.512 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.512    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_an_r_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.333ns  (logic 4.858ns (52.058%)  route 4.474ns (47.942%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDCE                         0.000     0.000 r  FSM_sequential_an_r_reg[2]/C
    SLICE_X64Y17         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  FSM_sequential_an_r_reg[2]/Q
                         net (fo=15, routed)          1.058     1.576    an_r[2]
    SLICE_X65Y16         LUT6 (Prop_lut6_I0_O)        0.124     1.700 r  seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.729     2.429    seg_OBUF[6]_inst_i_8_n_0
    SLICE_X64Y16         LUT5 (Prop_lut5_I0_O)        0.148     2.577 r  seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.018     3.596    sel0[2]
    SLICE_X64Y17         LUT4 (Prop_lut4_I1_O)        0.357     3.953 r  seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.669     5.621    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.711     9.333 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.333    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_an_r_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.326ns  (logic 4.649ns (49.853%)  route 4.677ns (50.147%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDCE                         0.000     0.000 r  FSM_sequential_an_r_reg[2]/C
    SLICE_X64Y17         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  FSM_sequential_an_r_reg[2]/Q
                         net (fo=15, routed)          1.058     1.576    an_r[2]
    SLICE_X65Y16         LUT6 (Prop_lut6_I0_O)        0.124     1.700 r  seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.729     2.429    seg_OBUF[6]_inst_i_8_n_0
    SLICE_X64Y16         LUT5 (Prop_lut5_I0_O)        0.148     2.577 r  seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.032     3.610    sel0[2]
    SLICE_X64Y17         LUT4 (Prop_lut4_I2_O)        0.328     3.938 r  seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.857     5.795    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     9.326 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.326    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_an_r_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.325ns  (logic 4.671ns (50.095%)  route 4.653ns (49.905%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDCE                         0.000     0.000 r  FSM_sequential_an_r_reg[2]/C
    SLICE_X64Y17         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  FSM_sequential_an_r_reg[2]/Q
                         net (fo=15, routed)          1.086     1.604    an_r[2]
    SLICE_X65Y16         LUT6 (Prop_lut6_I0_O)        0.124     1.728 r  seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.867     2.596    seg_OBUF[6]_inst_i_9_n_0
    SLICE_X64Y16         LUT5 (Prop_lut5_I0_O)        0.152     2.748 r  seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.844     3.591    sel0[1]
    SLICE_X64Y18         LUT4 (Prop_lut4_I2_O)        0.348     3.939 r  seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.856     5.795    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     9.325 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.325    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sec_deca_bcd_r_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.261ns  (logic 5.067ns (54.713%)  route 4.194ns (45.287%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y14         FDCE                         0.000     0.000 r  sec_deca_bcd_r_reg[0]/C
    SLICE_X64Y14         FDCE (Prop_fdce_C_Q)         0.693     0.693 r  sec_deca_bcd_r_reg[0]/Q
                         net (fo=6, routed)           0.771     1.464    sec_deca_bcd_r[0]
    SLICE_X64Y16         LUT6 (Prop_lut6_I4_O)        0.124     1.588 r  seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.736     2.324    seg_OBUF[6]_inst_i_7_n_0
    SLICE_X64Y15         LUT5 (Prop_lut5_I0_O)        0.150     2.474 r  seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.020     3.494    sel0[0]
    SLICE_X64Y17         LUT4 (Prop_lut4_I3_O)        0.356     3.850 r  seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.667     5.517    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.744     9.261 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.261    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sec_deca_bcd_r_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.196ns  (logic 4.806ns (52.258%)  route 4.390ns (47.742%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y14         FDCE                         0.000     0.000 r  sec_deca_bcd_r_reg[0]/C
    SLICE_X64Y14         FDCE (Prop_fdce_C_Q)         0.693     0.693 r  sec_deca_bcd_r_reg[0]/Q
                         net (fo=6, routed)           0.771     1.464    sec_deca_bcd_r[0]
    SLICE_X64Y16         LUT6 (Prop_lut6_I4_O)        0.124     1.588 r  seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.736     2.324    seg_OBUF[6]_inst_i_7_n_0
    SLICE_X64Y15         LUT5 (Prop_lut5_I0_O)        0.150     2.474 r  seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.020     3.494    sel0[0]
    SLICE_X64Y17         LUT4 (Prop_lut4_I2_O)        0.328     3.822 r  seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.863     5.685    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     9.196 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.196    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_an_r_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.171ns  (logic 4.653ns (50.738%)  route 4.518ns (49.262%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDCE                         0.000     0.000 r  FSM_sequential_an_r_reg[2]/C
    SLICE_X64Y17         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  FSM_sequential_an_r_reg[2]/Q
                         net (fo=15, routed)          1.058     1.576    an_r[2]
    SLICE_X65Y16         LUT6 (Prop_lut6_I0_O)        0.124     1.700 r  seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.729     2.429    seg_OBUF[6]_inst_i_8_n_0
    SLICE_X64Y16         LUT5 (Prop_lut5_I0_O)        0.148     2.577 r  seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.018     3.596    sel0[2]
    SLICE_X64Y17         LUT4 (Prop_lut4_I3_O)        0.328     3.924 r  seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.712     5.636    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     9.171 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.171    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_an_r_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.489ns  (logic 4.165ns (55.618%)  route 3.324ns (44.382%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDCE                         0.000     0.000 r  FSM_sequential_an_r_reg[2]/C
    SLICE_X64Y17         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  FSM_sequential_an_r_reg[2]/Q
                         net (fo=15, routed)          1.238     1.756    an_r[2]
    SLICE_X64Y15         LUT3 (Prop_lut3_I2_O)        0.124     1.880 r  an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.086     3.966    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523     7.489 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.489    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_an_r_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.173ns  (logic 4.090ns (57.026%)  route 3.082ns (42.974%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y17         FDCE                         0.000     0.000 r  FSM_sequential_an_r_reg[0]/C
    SLICE_X63Y17         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  FSM_sequential_an_r_reg[0]/Q
                         net (fo=15, routed)          1.022     1.478    an_r[0]
    SLICE_X64Y17         LUT3 (Prop_lut3_I1_O)        0.124     1.602 r  an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.060     3.662    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510     7.173 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.173    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_an_r_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.101ns  (logic 4.083ns (57.500%)  route 3.018ns (42.500%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y17         FDCE                         0.000     0.000 r  FSM_sequential_an_r_reg[0]/C
    SLICE_X63Y17         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  FSM_sequential_an_r_reg[0]/Q
                         net (fo=15, routed)          0.882     1.338    an_r[0]
    SLICE_X64Y16         LUT3 (Prop_lut3_I0_O)        0.124     1.462 r  an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.135     3.598    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503     7.101 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.101    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cnter_1hz_r_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnter_1hz_r_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.186ns (54.120%)  route 0.158ns (45.880%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDCE                         0.000     0.000 r  cnter_1hz_r_reg[2]/C
    SLICE_X62Y19         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cnter_1hz_r_reg[2]/Q
                         net (fo=7, routed)           0.158     0.299    cnter_1hz_r_reg_n_0_[2]
    SLICE_X62Y19         LUT6 (Prop_lut6_I2_O)        0.045     0.344 r  cnter_1hz_r[4]_i_1/O
                         net (fo=1, routed)           0.000     0.344    cnter_1hz_r[4]
    SLICE_X62Y19         FDCE                                         r  cnter_1hz_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sec_unit_bcd_r_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sec_unit_cout_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDCE                         0.000     0.000 r  sec_unit_bcd_r_reg[1]/C
    SLICE_X65Y16         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  sec_unit_bcd_r_reg[1]/Q
                         net (fo=5, routed)           0.179     0.320    sec_unit_bcd_r[1]
    SLICE_X65Y16         LUT4 (Prop_lut4_I1_O)        0.042     0.362 r  sec_unit_cout_i_1/O
                         net (fo=1, routed)           0.000     0.362    sec_unit_cout_i_1_n_0
    SLICE_X65Y16         FDCE                                         r  sec_unit_cout_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sec_unit_bcd_r_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sec_unit_bcd_r_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDCE                         0.000     0.000 r  sec_unit_bcd_r_reg[1]/C
    SLICE_X65Y16         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sec_unit_bcd_r_reg[1]/Q
                         net (fo=5, routed)           0.179     0.320    sec_unit_bcd_r[1]
    SLICE_X65Y16         LUT4 (Prop_lut4_I3_O)        0.045     0.365 r  sec_unit_bcd_r[1]_i_1/O
                         net (fo=1, routed)           0.000     0.365    sec_unit_bcd_r[1]_i_1_n_0
    SLICE_X65Y16         FDCE                                         r  sec_unit_bcd_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sec_unit_bcd_r_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sec_unit_bcd_r_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDCE                         0.000     0.000 r  sec_unit_bcd_r_reg[1]/C
    SLICE_X65Y16         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sec_unit_bcd_r_reg[1]/Q
                         net (fo=5, routed)           0.181     0.322    sec_unit_bcd_r[1]
    SLICE_X65Y16         LUT4 (Prop_lut4_I3_O)        0.043     0.365 r  sec_unit_bcd_r[3]_i_1/O
                         net (fo=1, routed)           0.000     0.365    sec_unit_bcd_r[3]_i_1_n_0
    SLICE_X65Y16         FDCE                                         r  sec_unit_bcd_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_an_r_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_sequential_an_r_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y17         FDCE                         0.000     0.000 r  FSM_sequential_an_r_reg[0]/C
    SLICE_X63Y17         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  FSM_sequential_an_r_reg[0]/Q
                         net (fo=15, routed)          0.180     0.321    an_r[0]
    SLICE_X63Y17         LUT2 (Prop_lut2_I1_O)        0.045     0.366 r  FSM_sequential_an_r[0]_i_1/O
                         net (fo=1, routed)           0.000     0.366    FSM_sequential_an_r[0]_i_1_n_0
    SLICE_X63Y17         FDCE                                         r  FSM_sequential_an_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sec_unit_bcd_r_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sec_unit_bcd_r_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDCE                         0.000     0.000 r  sec_unit_bcd_r_reg[1]/C
    SLICE_X65Y16         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sec_unit_bcd_r_reg[1]/Q
                         net (fo=5, routed)           0.181     0.322    sec_unit_bcd_r[1]
    SLICE_X65Y16         LUT3 (Prop_lut3_I2_O)        0.045     0.367 r  sec_unit_bcd_r[2]_i_1/O
                         net (fo=1, routed)           0.000     0.367    sec_unit_bcd_r[2]_i_1_n_0
    SLICE_X65Y16         FDCE                                         r  sec_unit_bcd_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_1hz_r_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_1hz_r_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE                         0.000     0.000 r  clk_1hz_r_reg/C
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clk_1hz_r_reg/Q
                         net (fo=6, routed)           0.185     0.326    clk_1hz_r_reg_n_0
    SLICE_X62Y18         LUT2 (Prop_lut2_I1_O)        0.045     0.371 r  clk_1hz_r_i_1/O
                         net (fo=1, routed)           0.000     0.371    clk_1hz_r_i_1_n_0
    SLICE_X62Y18         FDCE                                         r  clk_1hz_r_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnter_1hz_r_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnter_1hz_r_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.227ns (59.776%)  route 0.153ns (40.224%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDCE                         0.000     0.000 r  cnter_1hz_r_reg[3]/C
    SLICE_X62Y19         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  cnter_1hz_r_reg[3]/Q
                         net (fo=5, routed)           0.153     0.281    cnter_1hz_r_reg_n_0_[3]
    SLICE_X62Y18         LUT6 (Prop_lut6_I5_O)        0.099     0.380 r  cnter_1hz_r[5]_i_1/O
                         net (fo=1, routed)           0.000     0.380    cnter_1hz_r[5]
    SLICE_X62Y18         FDCE                                         r  cnter_1hz_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_an_r_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_sequential_an_r_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDCE                         0.000     0.000 r  FSM_sequential_an_r_reg[1]/C
    SLICE_X64Y17         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  FSM_sequential_an_r_reg[1]/Q
                         net (fo=14, routed)          0.175     0.339    an_r[1]
    SLICE_X64Y17         LUT3 (Prop_lut3_I0_O)        0.043     0.382 r  FSM_sequential_an_r[1]_i_1/O
                         net (fo=1, routed)           0.000     0.382    FSM_sequential_an_r[1]_i_1_n_0
    SLICE_X64Y17         FDCE                                         r  FSM_sequential_an_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnter_1hz_r_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnter_1hz_r_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.183ns (46.955%)  route 0.207ns (53.045%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDCE                         0.000     0.000 r  cnter_1hz_r_reg[2]/C
    SLICE_X62Y19         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cnter_1hz_r_reg[2]/Q
                         net (fo=7, routed)           0.207     0.348    cnter_1hz_r_reg_n_0_[2]
    SLICE_X62Y19         LUT5 (Prop_lut5_I2_O)        0.042     0.390 r  cnter_1hz_r[3]_i_1/O
                         net (fo=1, routed)           0.000     0.390    cnter_1hz_r[3]
    SLICE_X62Y19         FDCE                                         r  cnter_1hz_r_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            cnter_500hz_r_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.191ns  (logic 1.451ns (27.953%)  route 3.740ns (72.047%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnR_IBUF_inst/O
                         net (fo=49, routed)          3.740     5.191    btnR_IBUF
    SLICE_X58Y20         FDCE                                         f  cnter_500hz_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.507     4.848    clk_IBUF_BUFG
    SLICE_X58Y20         FDCE                                         r  cnter_500hz_r_reg[0]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            cnter_500hz_r_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.191ns  (logic 1.451ns (27.953%)  route 3.740ns (72.047%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnR_IBUF_inst/O
                         net (fo=49, routed)          3.740     5.191    btnR_IBUF
    SLICE_X58Y20         FDCE                                         f  cnter_500hz_r_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.507     4.848    clk_IBUF_BUFG
    SLICE_X58Y20         FDCE                                         r  cnter_500hz_r_reg[14]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            cnter_500hz_r_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.191ns  (logic 1.451ns (27.953%)  route 3.740ns (72.047%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnR_IBUF_inst/O
                         net (fo=49, routed)          3.740     5.191    btnR_IBUF
    SLICE_X58Y20         FDCE                                         f  cnter_500hz_r_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.507     4.848    clk_IBUF_BUFG
    SLICE_X58Y20         FDCE                                         r  cnter_500hz_r_reg[15]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            cnter_500hz_r_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.191ns  (logic 1.451ns (27.953%)  route 3.740ns (72.047%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnR_IBUF_inst/O
                         net (fo=49, routed)          3.740     5.191    btnR_IBUF
    SLICE_X58Y20         FDCE                                         f  cnter_500hz_r_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.507     4.848    clk_IBUF_BUFG
    SLICE_X58Y20         FDCE                                         r  cnter_500hz_r_reg[16]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            cnter_500hz_r_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.890ns  (logic 1.451ns (29.678%)  route 3.438ns (70.322%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnR_IBUF_inst/O
                         net (fo=49, routed)          3.438     4.890    btnR_IBUF
    SLICE_X60Y20         FDCE                                         f  cnter_500hz_r_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.507     4.848    clk_IBUF_BUFG
    SLICE_X60Y20         FDCE                                         r  cnter_500hz_r_reg[13]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            cnter_500hz_r_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.741ns  (logic 1.451ns (30.607%)  route 3.290ns (69.393%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnR_IBUF_inst/O
                         net (fo=49, routed)          3.290     4.741    btnR_IBUF
    SLICE_X60Y19         FDCE                                         f  cnter_500hz_r_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.507     4.848    clk_IBUF_BUFG
    SLICE_X60Y19         FDCE                                         r  cnter_500hz_r_reg[10]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            cnter_500hz_r_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.741ns  (logic 1.451ns (30.607%)  route 3.290ns (69.393%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnR_IBUF_inst/O
                         net (fo=49, routed)          3.290     4.741    btnR_IBUF
    SLICE_X60Y19         FDCE                                         f  cnter_500hz_r_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.507     4.848    clk_IBUF_BUFG
    SLICE_X60Y19         FDCE                                         r  cnter_500hz_r_reg[9]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            cnter_500hz_r_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.741ns  (logic 1.451ns (30.609%)  route 3.290ns (69.391%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnR_IBUF_inst/O
                         net (fo=49, routed)          3.290     4.741    btnR_IBUF
    SLICE_X58Y17         FDCE                                         f  cnter_500hz_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.510     4.851    clk_IBUF_BUFG
    SLICE_X58Y17         FDCE                                         r  cnter_500hz_r_reg[1]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            cnter_500hz_r_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.741ns  (logic 1.451ns (30.609%)  route 3.290ns (69.391%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnR_IBUF_inst/O
                         net (fo=49, routed)          3.290     4.741    btnR_IBUF
    SLICE_X58Y17         FDCE                                         f  cnter_500hz_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.510     4.851    clk_IBUF_BUFG
    SLICE_X58Y17         FDCE                                         r  cnter_500hz_r_reg[2]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            cnter_500hz_r_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.741ns  (logic 1.451ns (30.609%)  route 3.290ns (69.391%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnR_IBUF_inst/O
                         net (fo=49, routed)          3.290     4.741    btnR_IBUF
    SLICE_X58Y17         FDCE                                         f  cnter_500hz_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.510     4.851    clk_IBUF_BUFG
    SLICE_X58Y17         FDCE                                         r  cnter_500hz_r_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            cnter_500hz_r_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.639ns  (logic 0.219ns (13.375%)  route 1.420ns (86.625%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnR_IBUF_inst/O
                         net (fo=49, routed)          1.420     1.639    btnR_IBUF
    SLICE_X58Y19         FDCE                                         f  cnter_500hz_r_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.854     1.981    clk_IBUF_BUFG
    SLICE_X58Y19         FDCE                                         r  cnter_500hz_r_reg[11]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            cnter_500hz_r_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.639ns  (logic 0.219ns (13.375%)  route 1.420ns (86.625%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnR_IBUF_inst/O
                         net (fo=49, routed)          1.420     1.639    btnR_IBUF
    SLICE_X58Y19         FDCE                                         f  cnter_500hz_r_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.854     1.981    clk_IBUF_BUFG
    SLICE_X58Y19         FDCE                                         r  cnter_500hz_r_reg[12]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            clk_500hz_r_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.662ns  (logic 0.219ns (13.189%)  route 1.443ns (86.811%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnR_IBUF_inst/O
                         net (fo=49, routed)          1.443     1.662    btnR_IBUF
    SLICE_X60Y18         FDCE                                         f  clk_500hz_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.855     1.982    clk_IBUF_BUFG
    SLICE_X60Y18         FDCE                                         r  clk_500hz_r_reg/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            cnter_500hz_r_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.662ns  (logic 0.219ns (13.189%)  route 1.443ns (86.811%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnR_IBUF_inst/O
                         net (fo=49, routed)          1.443     1.662    btnR_IBUF
    SLICE_X60Y18         FDCE                                         f  cnter_500hz_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.855     1.982    clk_IBUF_BUFG
    SLICE_X60Y18         FDCE                                         r  cnter_500hz_r_reg[5]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            cnter_500hz_r_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.691ns  (logic 0.219ns (12.966%)  route 1.472ns (87.034%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnR_IBUF_inst/O
                         net (fo=49, routed)          1.472     1.691    btnR_IBUF
    SLICE_X58Y18         FDCE                                         f  cnter_500hz_r_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.855     1.982    clk_IBUF_BUFG
    SLICE_X58Y18         FDCE                                         r  cnter_500hz_r_reg[6]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            cnter_500hz_r_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.691ns  (logic 0.219ns (12.966%)  route 1.472ns (87.034%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnR_IBUF_inst/O
                         net (fo=49, routed)          1.472     1.691    btnR_IBUF
    SLICE_X58Y18         FDCE                                         f  cnter_500hz_r_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.855     1.982    clk_IBUF_BUFG
    SLICE_X58Y18         FDCE                                         r  cnter_500hz_r_reg[7]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            cnter_500hz_r_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.691ns  (logic 0.219ns (12.966%)  route 1.472ns (87.034%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnR_IBUF_inst/O
                         net (fo=49, routed)          1.472     1.691    btnR_IBUF
    SLICE_X58Y18         FDCE                                         f  cnter_500hz_r_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.855     1.982    clk_IBUF_BUFG
    SLICE_X58Y18         FDCE                                         r  cnter_500hz_r_reg[8]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            cnter_500hz_r_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.742ns  (logic 0.219ns (12.584%)  route 1.523ns (87.416%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnR_IBUF_inst/O
                         net (fo=49, routed)          1.523     1.742    btnR_IBUF
    SLICE_X60Y19         FDCE                                         f  cnter_500hz_r_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.854     1.981    clk_IBUF_BUFG
    SLICE_X60Y19         FDCE                                         r  cnter_500hz_r_reg[10]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            cnter_500hz_r_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.742ns  (logic 0.219ns (12.584%)  route 1.523ns (87.416%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnR_IBUF_inst/O
                         net (fo=49, routed)          1.523     1.742    btnR_IBUF
    SLICE_X60Y19         FDCE                                         f  cnter_500hz_r_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.854     1.981    clk_IBUF_BUFG
    SLICE_X60Y19         FDCE                                         r  cnter_500hz_r_reg[9]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            cnter_500hz_r_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.757ns  (logic 0.219ns (12.480%)  route 1.538ns (87.520%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnR_IBUF_inst/O
                         net (fo=49, routed)          1.538     1.757    btnR_IBUF
    SLICE_X58Y17         FDCE                                         f  cnter_500hz_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.856     1.983    clk_IBUF_BUFG
    SLICE_X58Y17         FDCE                                         r  cnter_500hz_r_reg[1]/C





