# Thu Feb 27 11:58:33 2020


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.3\SynplifyPro
OS: Windows 6.2

Hostname: IRD-LT-M52413

Implementation : synthesis
Synopsys Generic Technology Mapper, Version mapact2018q4p1, Build 026R, Built Apr 25 2019 10:01:09


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF284 |Setting synthesis effort to medium for the design
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@N: MF284 |Setting synthesis effort to medium for the design


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 185MB peak: 187MB)

@N: MO111 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi.v":148:34:148:44|Tristate driver MEM_AXI_WID_1 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) on net MEM_AXI_WID_1 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi.v":148:34:148:44|Tristate driver MEM_AXI_WID_2 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) on net MEM_AXI_WID_2 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi.v":148:34:148:44|Tristate driver MEM_AXI_WID_3 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) on net MEM_AXI_WID_3 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi.v":148:34:148:44|Tristate driver MEM_AXI_WID_4 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) on net MEM_AXI_WID_4 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi.v":147:34:147:45|Tristate driver MMIO_AXI_WID_1 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) on net MMIO_AXI_WID_1 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi.v":147:34:147:45|Tristate driver MMIO_AXI_WID_2 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) on net MMIO_AXI_WID_2 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi.v":147:34:147:45|Tristate driver MMIO_AXI_WID_3 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) on net MMIO_AXI_WID_3 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi.v":147:34:147:45|Tristate driver MMIO_AXI_WID_4 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) on net MMIO_AXI_WID_4 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\osc_0\osc_0_0\osc_0_osc_0_0_osc.v":20:7:20:16|Tristate driver XTLOSC_O2F (in view: work.OSC_0_OSC_0_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.OSC_0_OSC_0_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\osc_0\osc_0_0\osc_0_osc_0_0_osc.v":19:7:19:16|Tristate driver XTLOSC_CCC (in view: work.OSC_0_OSC_0_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.OSC_0_OSC_0_0_OSC(verilog)) has its enable tied to GND.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v":2861:2:2861:7|Removing sequential instance _T_650[20:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v":2861:2:2861:7|Removing sequential instance blockProbeAfterGrantCount[2:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog)) of type view:PrimLib.sdffrs(prim) because it does not drive other instances.
@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_29.q (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_27.q (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_26.q (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.

Available hyper_sources - for debug and ip models
	None Found

@W: BN132 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_mul_div.v":405:2:405:7|Removing sequential instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.div.divisor_rep[32:0] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.div.divisor[32:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Removing sequential instance _T_282[25:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_CSRFILE(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Removing sequential instance _T_278[5:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_CSRFILE(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\sram_0\sram_0_0\rtl\vlog\core\ahblsramif.v":390:0:390:5|Removing sequential instance ahbsram_wdata_usram_d[31:0] (in view: COREAHBLSRAM_LIB.SRAM_0_SRAM_0_0_AHBLSramIf_Z13(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.

Finished RTL optimizations (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 185MB peak: 196MB)

@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v":237:0:237:5|Register bit CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.masterstage_0.SDATASELInt[16] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v":237:0:237:5|Register bit CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.masterstage_1.SDATASELInt[16] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_slavestage.v":84:4:84:9|Removing sequential instance masterDataInProg[3] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_slavestage.v":84:4:84:9|Removing sequential instance masterDataInProg[2] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_slavestage.v":84:4:84:9|Removing sequential instance masterDataInProg[1] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_1(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[12] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[8] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[4] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_2(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[12] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[8] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[0] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[8] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[9] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[10] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[11] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[16] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[17] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[18] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[19] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[20] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[21] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[22] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[23] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[24] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[25] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[26] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[27] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[28] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[29] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[30] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[31] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[8] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[9] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[10] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[11] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[16] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[17] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[18] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[19] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[20] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[21] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[22] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[23] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[24] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[25] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[26] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[27] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[28] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[29] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[30] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[31] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine ahbToApbSMState[4:0] (in view: COREAHBTOAPB3_LIB.CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
@W: BN132 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v":265:4:265:9|Removing sequential instance COREAHBTOAPB3_0_inst_0.COREAHBTOAPB3_0_0.U_AhbToApbSM.PWRITE because it is equivalent to instance COREAHBTOAPB3_0_inst_0.COREAHBTOAPB3_0_0.U_AhbToApbSM.ahbToApbSMState[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
Encoding state machine penableSchedulerState[2:0] (in view: COREAHBTOAPB3_LIB.CoreAHBtoAPB3_PenableScheduler_0s_0_1_2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@W: FX107 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreaxitoahbl\3.4.100\rtl\vlog\core\coreaxitoahbl_ram_syncwrasyncrd.v":77:0:77:5|RAM U_rdFIFORAM.mem[63:0] (in view: COREAXITOAHBL_LIB.CoreAXITOAHBL_0_CoreAXITOAHBL_0_0_COREAXITOAHBL_5s_0s_0s_0s_1s_0s_64s_2s_8s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreaxitoahbl\3.4.100\rtl\vlog\core\coreaxitoahbl_ram_syncwrasyncrd.v":77:0:77:5|RAM U_wrFIFORAM.mem[63:0] (in view: COREAXITOAHBL_LIB.CoreAXITOAHBL_0_CoreAXITOAHBL_0_0_COREAXITOAHBL_5s_0s_0s_0s_1s_0s_64s_2s_8s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreaxitoahbl\3.4.100\rtl\vlog\core\coreaxitoahbl_axioutreg.v":106:0:106:5|Removing sequential instance U_AXIOutReg.BID[4] (in view: COREAXITOAHBL_LIB.CoreAXITOAHBL_0_CoreAXITOAHBL_0_0_COREAXITOAHBL_5s_0s_0s_0s_1s_0s_64s_2s_8s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreaxitoahbl\3.4.100\rtl\vlog\core\coreaxitoahbl_axioutreg.v":106:0:106:5|Removing sequential instance U_AXIOutReg.RID[4] (in view: COREAXITOAHBL_LIB.CoreAXITOAHBL_0_CoreAXITOAHBL_0_0_COREAXITOAHBL_5s_0s_0s_0s_1s_0s_64s_2s_8s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine currState[10:0] (in view: COREAXITOAHBL_LIB.COREAXITOAHBL_AXISlaveCtrl_Z7_0(verilog))
original code -> new code
   0000 -> 00000000001
   0001 -> 00000000010
   0010 -> 00000000100
   0011 -> 00000001000
   0100 -> 00000010000
   0101 -> 00000100000
   0110 -> 00001000000
   0111 -> 00010000000
   1000 -> 00100000000
   1001 -> 01000000000
   1010 -> 10000000000
@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreaxitoahbl\3.4.100\rtl\vlog\core\coreaxitoahbl_axislavectrl.v":268:0:268:5|Register bit BURSTReg[1] (in view view:COREAXITOAHBL_LIB.COREAXITOAHBL_AXISlaveCtrl_Z7_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreaxitoahbl\3.4.100\rtl\vlog\core\coreaxitoahbl_axislavectrl.v":310:0:310:5|Register bit IDReg[4] (in view view:COREAXITOAHBL_LIB.COREAXITOAHBL_AXISlaveCtrl_Z7_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreaxitoahbl\3.4.100\rtl\vlog\core\coreaxitoahbl_axislavectrl.v":310:0:310:5|Register bit IDReg[3] (in view view:COREAXITOAHBL_LIB.COREAXITOAHBL_AXISlaveCtrl_Z7_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine currState[14:0] (in view: COREAXITOAHBL_LIB.COREAXITOAHBL_AHBMasterCtrl_Z8_0(verilog))
original code -> new code
   0000 -> 000000000000001
   0001 -> 000000000000010
   0010 -> 000000000000100
   0011 -> 000000000001000
   0100 -> 000000000010000
   0101 -> 000000000100000
   0110 -> 000000001000000
   0111 -> 000000010000000
   1000 -> 000000100000000
   1001 -> 000001000000000
   1010 -> 000010000000000
   1011 -> 000100000000000
   1100 -> 001000000000000
   1101 -> 010000000000000
   1110 -> 100000000000000
@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreaxitoahbl\3.4.100\rtl\vlog\core\coreaxitoahbl_ahbmasterctrl.v":290:0:290:5|Register bit HSIZEInt[2] (in view view:COREAXITOAHBL_LIB.COREAXITOAHBL_AHBMasterCtrl_Z8_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: FX107 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreaxitoahbl\3.4.100\rtl\vlog\core\coreaxitoahbl_ram_syncwrasyncrd.v":77:0:77:5|RAM U_rdFIFORAM.mem[63:0] (in view: COREAXITOAHBL_LIB.CoreAXITOAHBL_1_CoreAXITOAHBL_1_0_COREAXITOAHBL_5s_0s_0s_0s_1s_0s_64s_2s_8s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreaxitoahbl\3.4.100\rtl\vlog\core\coreaxitoahbl_ram_syncwrasyncrd.v":77:0:77:5|RAM U_wrFIFORAM.mem[63:0] (in view: COREAXITOAHBL_LIB.CoreAXITOAHBL_1_CoreAXITOAHBL_1_0_COREAXITOAHBL_5s_0s_0s_0s_1s_0s_64s_2s_8s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreaxitoahbl\3.4.100\rtl\vlog\core\coreaxitoahbl_axioutreg.v":106:0:106:5|Removing sequential instance U_AXIOutReg.BID[4] (in view: COREAXITOAHBL_LIB.CoreAXITOAHBL_1_CoreAXITOAHBL_1_0_COREAXITOAHBL_5s_0s_0s_0s_1s_0s_64s_2s_8s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreaxitoahbl\3.4.100\rtl\vlog\core\coreaxitoahbl_axioutreg.v":106:0:106:5|Removing sequential instance U_AXIOutReg.RID[4] (in view: COREAXITOAHBL_LIB.CoreAXITOAHBL_1_CoreAXITOAHBL_1_0_COREAXITOAHBL_5s_0s_0s_0s_1s_0s_64s_2s_8s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine currState[10:0] (in view: COREAXITOAHBL_LIB.COREAXITOAHBL_AXISlaveCtrl_Z7_1(verilog))
original code -> new code
   0000 -> 00000000001
   0001 -> 00000000010
   0010 -> 00000000100
   0011 -> 00000001000
   0100 -> 00000010000
   0101 -> 00000100000
   0110 -> 00001000000
   0111 -> 00010000000
   1000 -> 00100000000
   1001 -> 01000000000
   1010 -> 10000000000
@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreaxitoahbl\3.4.100\rtl\vlog\core\coreaxitoahbl_axislavectrl.v":268:0:268:5|Register bit BURSTReg[1] (in view view:COREAXITOAHBL_LIB.COREAXITOAHBL_AXISlaveCtrl_Z7_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreaxitoahbl\3.4.100\rtl\vlog\core\coreaxitoahbl_axislavectrl.v":310:0:310:5|Register bit IDReg[4] (in view view:COREAXITOAHBL_LIB.COREAXITOAHBL_AXISlaveCtrl_Z7_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreaxitoahbl\3.4.100\rtl\vlog\core\coreaxitoahbl_axislavectrl.v":310:0:310:5|Register bit IDReg[3] (in view view:COREAXITOAHBL_LIB.COREAXITOAHBL_AXISlaveCtrl_Z7_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine currState[14:0] (in view: COREAXITOAHBL_LIB.COREAXITOAHBL_AHBMasterCtrl_Z8_1(verilog))
original code -> new code
   0000 -> 000000000000001
   0001 -> 000000000000010
   0010 -> 000000000000100
   0011 -> 000000000001000
   0100 -> 000000000010000
   0101 -> 000000000100000
   0110 -> 000000001000000
   0111 -> 000000010000000
   1000 -> 000000100000000
   1001 -> 000001000000000
   1010 -> 000010000000000
   1011 -> 000100000000000
   1100 -> 001000000000000
   1101 -> 010000000000000
   1110 -> 100000000000000
@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreaxitoahbl\3.4.100\rtl\vlog\core\coreaxitoahbl_ahbmasterctrl.v":290:0:290:5|Register bit HSIZEInt[2] (in view view:COREAXITOAHBL_LIB.COREAXITOAHBL_AHBMasterCtrl_Z8_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: MO231 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\coreuartapb_0\coreuartapb_0_0\rtl\vlog\core_obfuscated\clock_gen.v":1011:0:1011:5|Found counter in view:work.CoreUARTapb_0_CoreUARTapb_0_0_Clock_gen_0s_0s(verilog) instance genblk1\.CUARTO0[12:0] 
Encoding state machine CUARTlI0l[5:0] (in view: work.CoreUARTapb_0_CoreUARTapb_0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s(verilog))
original code -> new code
   00000000000000000000000000000000 -> 000001
   00000000000000000000000000000001 -> 000010
   00000000000000000000000000000010 -> 000100
   00000000000000000000000000000011 -> 001000
   00000000000000000000000000000100 -> 010000
   00000000000000000000000000000101 -> 100000
Encoding state machine CUARTll0[3:0] (in view: work.CoreUARTapb_0_CoreUARTapb_0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\coreuartapb_0\coreuartapb_0_0\rtl\vlog\core_obfuscated\rx_async.v":871:0:871:5|There are no possible illegal states for state machine CUARTll0[3:0] (in view: work.CoreUARTapb_0_CoreUARTapb_0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.
@W: BN132 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\coreuartapb_0\coreuartapb_0_0\rtl\vlog\core_obfuscated\rx_async.v":754:0:754:5|Removing instance CoreUARTapb_0_inst_0.CoreUARTapb_0_0.CUARTlOlI.CUARTO01.CUARTIOll[2] because it is equivalent to instance CoreUARTapb_0_inst_0.CoreUARTapb_0_0.CUARTlOlI.CUARTO01.CUARTIOll[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO231 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlto_axi4.v":734:2:734:7|Found counter in view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog) instance MIV_RV32IMA_L1_AXI_TLTO_AXI4._T_298[4:0] 
@N: MF135 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_id[2:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 3 bits.
@N: MF135 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_id[2:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 3 bits.
@N: MF135 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_id[2:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 3 bits.
@N: MF135 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_id[2:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 3 bits.
@N: MF135 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_id[2:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 3 bits.
@N: MF135 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|RAM buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size[9:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 10 bits.
@N: MF135 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_33.v":330:2:330:7|RAM MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_size[9:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 10 bits.
@N: MF135 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_33.v":330:2:330:7|RAM MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size[9:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 10 bits.
@N: MF135 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|RAM buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size[9:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 10 bits.
@N: MF135 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_32.v":220:2:220:7|RAM MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp[5:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 6 bits.
@N: MF135 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_32.v":220:2:220:7|RAM buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp[5:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 6 bits.
@N: MF135 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp[8:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 9 bits.
@N: MF135 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp[8:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 9 bits.
@N: MF135 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp[8:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 9 bits.
@N: MF135 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp[8:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 9 bits.
@N: MF135 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp[8:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 9 bits.
@N: MF135 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data[63:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 64 bits.
@N: MF135 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_last (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 1 bits.
@N: MF135 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data[63:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 64 bits.
@N: MF135 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_last (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 1 bits.
@N: MF135 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data[63:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 64 bits.
@N: MF135 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_last (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 1 bits.
@N: MF135 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data[63:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 64 bits.
@N: MF135 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_last (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 1 bits.
@N: MF135 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data[63:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 64 bits.
@N: MF135 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_last (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 1 bits.
@N: MF135 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_32.v":220:2:220:7|RAM MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data[63:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 64 bits.
@N: MF135 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_32.v":220:2:220:7|RAM MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_last (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 1 bits.
@N: MF135 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_33.v":330:2:330:7|RAM MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr[30:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 31 bits.
@N: MF135 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_29.v":198:2:198:7|RAM MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data[63:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 64 bits.
@N: MF135 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_29.v":198:2:198:7|RAM MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_strb[7:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 8 bits.
@N: MF135 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_29.v":198:2:198:7|RAM MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_last (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 1 bits.
@N: MF135 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_33.v":330:2:330:7|RAM MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr[27:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 28 bits.
@N: MF135 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_32.v":220:2:220:7|RAM buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data[63:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 64 bits.
@N: MF135 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_32.v":220:2:220:7|RAM buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_last (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 1 bits.
@N: MF135 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|RAM buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr[31:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_29.v":198:2:198:7|RAM buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data[63:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 64 bits.
@N: MF135 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_29.v":198:2:198:7|RAM buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_strb[7:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 8 bits.
@N: MF135 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_29.v":198:2:198:7|RAM buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_last (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 1 bits.
@N: MF135 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|RAM buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr[28:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 29 bits.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_54.v":367:2:367:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLTO_AXI4.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_len\[0\][4] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_54.v":367:2:367:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLTO_AXI4.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_len\[0\][5] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_54.v":367:2:367:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLTO_AXI4.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_len\[0\][6] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_54.v":367:2:367:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLTO_AXI4.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_len\[0\][7] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_18.v":122:2:122:7|Removing sequential instance yank.MIV_RV32IMA_L1_AXI_QUEUE.ram\[0\][6] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_18.v":122:2:122:7|Removing sequential instance yank.MIV_RV32IMA_L1_AXI_QUEUE_1.ram\[0\][6] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_18.v":122:2:122:7|Removing sequential instance yank.MIV_RV32IMA_L1_AXI_QUEUE_2.ram\[0\][6] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_18.v":122:2:122:7|Removing sequential instance yank.MIV_RV32IMA_L1_AXI_QUEUE_3.ram\[0\][6] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_18.v":122:2:122:7|Removing sequential instance yank.Queue_5.ram\[0\][6] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_18.v":122:2:122:7|Removing sequential instance yank.MIV_RV32IMA_L1_AXI_QUEUE_6.ram\[0\][6] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_18.v":122:2:122:7|Removing sequential instance yank.Queue_7.ram\[0\][6] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_18.v":122:2:122:7|Removing sequential instance yank.Queue_8.ram\[0\][6] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_17.v":367:2:367:7|Removing sequential instance converter.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_len\[0\][4] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_17.v":367:2:367:7|Removing sequential instance converter.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_len\[0\][5] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_17.v":367:2:367:7|Removing sequential instance converter.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_len\[0\][6] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_17.v":367:2:367:7|Removing sequential instance converter.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_len\[0\][7] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Removing sequential instance debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[48] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Removing sequential instance debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[49] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Removing sequential instance debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[50] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Removing sequential instance debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[36] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Removing sequential instance debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[37] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[1] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[2] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[3] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[4] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[5] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[6] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[7] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[8] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[9] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[10] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[11] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[12] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[13] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[14] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[15] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[16] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[17] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[18] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[19] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[20] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[21] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[22] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[23] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[24] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[25] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[26] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.

Only the first 100 messages of id 'BN362' are reported. To see all messages use 'report_messages -log C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\synthesis\synlog\BaseDesign_fpga_mapper.srr -id BN362' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN362} -count unlimited' in the Tcl shell.
@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Register bit debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[45] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO161 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Register bit debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[47] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Register bit debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[46] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_54.v":367:2:367:7|Register bit MIV_RV32IMA_L1_AXI_TLTO_AXI4.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size\[0\][2] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_17.v":367:2:367:7|Register bit converter.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size\[0\][2] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_17.v":367:2:367:7|Register bit converter.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_user\[0\][6] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_async_queue_source_2.v":280:2:280:7|Register bit debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_opcode[2] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_async_queue_source_2.v":280:2:280:7|Register bit debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_opcode[1] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Register bit MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_opcode[2] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Register bit MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_opcode[1] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram1_[2] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram0_[2] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Register bit MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram1_[2] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Register bit MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram0_[2] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Register bit MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram1_[2] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Register bit MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram0_[2] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram1_[2] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram0_[2] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_17.v":367:2:367:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.converter.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_user[0][5] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.converter.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_len[0][0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO231 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus.v":329:2:329:7|Found counter in view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog) instance SystemBusFromTiletile.SystemBus_TLFIFOFixer._T_292[9:0] 
@N: MO231 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus.v":329:2:329:7|Found counter in view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog) instance SystemBusFromTiletile.SystemBus_TLFIFOFixer._T_320[9:0] 
@N: MF135 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_3.v":286:2:286:7|RAM SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source[9:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 10 bits.
@N: MF135 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|RAM SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_param[15:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 16 bits.
@N: MF135 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_4.v":198:2:198:7|RAM SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_source[9:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 10 bits.
@N: MF135 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_1.v":286:2:286:7|RAM SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size[8:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 9 bits.
@N: MF135 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_2.v":264:2:264:7|RAM SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_opcode[11:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 12 bits.
@N: MF135 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_3.v":286:2:286:7|RAM SystemBus_slave_TLBuffer.Queue_5.ram_param[10:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 11 bits.
@N: MF135 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_3.v":286:2:286:7|RAM SystemBus_slave_TLBuffer.Queue_5.ram_error (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 1 bits.
@N: MF135 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_3.v":286:2:286:7|RAM SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data[31:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_3.v":286:2:286:7|RAM SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_error (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 1 bits.
@N: MF135 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_2.v":264:2:264:7|RAM SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data[31:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_2.v":264:2:264:7|RAM SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address[30:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 31 bits.
@N: MF135 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_1.v":286:2:286:7|RAM SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data[31:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_1.v":286:2:286:7|RAM SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_error (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 1 bits.
@N: MF135 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|RAM SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data[31:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|RAM SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address[30:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 31 bits.
@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater.v":198:2:198:7|Register bit SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_opcode[2] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_repeater.v":198:2:198:7|Register bit SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_opcode[1] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|Register bit SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source_ram1_[5] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|Register bit SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source_ram1_[4] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|Register bit SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source_ram0_[5] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|Register bit SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source_ram0_[4] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: MF135 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_6.v":286:2:286:7|RAM MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source[5:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLCACHE_CORK_SYSTEM_BUS(verilog)) is 2 words by 6 bits.
@N: MF135 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_6.v":286:2:286:7|RAM MIV_RV32IMA_L1_AXI_QUEUE.ram_size[1:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLCACHE_CORK_SYSTEM_BUS(verilog)) is 2 words by 2 bits.
@N: MF135 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source[12:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 13 bits.
@N: MF135 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_1.v":286:2:286:7|RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source[8:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 9 bits.
@N: MF135 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_1.v":286:2:286:7|RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data[31:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_1.v":286:2:286:7|RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_error (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 1 bits.
@N: MF135 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data[31:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address[30:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 31 bits.
@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_error_0.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_error_ram1_[0] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_error_0.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_error_ram0_[0] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram1_[8] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram1_[7] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram0_[8] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram0_[7] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: MO231 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_coreplex_local_interrupter_clint.v":563:2:563:7|Found counter in view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_COREPLEX_LOCAL_INTERRUPTER_CLINT(verilog) instance time\$[63:0] 
@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w42_d1.v":84:2:84:7|Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[33] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w42_d1.v":84:2:84:7|Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[0] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_async_queue_source.v":280:2:280:7|Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_address[1] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_async_queue_source.v":280:2:280:7|Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_address[0] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_async_queue_source.v":280:2:280:7|Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_opcode[1] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_async_queue_source.v":280:2:280:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_mask[3] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_mask[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_async_queue_source.v":280:2:280:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_mask[2] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_mask[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_async_queue_source.v":280:2:280:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_mask[1] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_mask[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_2.q (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_3.q (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_4.q (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_5.q (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_6.q (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_7.q (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_8.q (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_9.q (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_10.q (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_11.q (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_12.q (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_13.q (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_14.q (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_15.q (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine ctrlStateReg[2:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_INNER_DM_INNER(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MF135 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_11.v":286:2:286:7|RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source[15:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE(verilog)) is 2 words by 16 bits.
@N: MF135 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_6.v":286:2:286:7|RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source[10:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE(verilog)) is 2 words by 11 bits.
@N: MF135 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_14.v":242:2:242:7|RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size[3:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE(verilog)) is 2 words by 4 bits.
@N: MF135 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_14.v":242:2:242:7|RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data[31:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_14.v":242:2:242:7|RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address[31:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_6.v":286:2:286:7|RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data[31:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_6.v":286:2:286:7|RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_error (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE(verilog)) is 2 words by 1 bits.
@N: MF135 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_11.v":286:2:286:7|RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data[31:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_11.v":286:2:286:7|RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address[31:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE(verilog)) is 2 words by 32 bits.
@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_11.v":286:2:286:7|Register bit SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1_[11] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_11.v":286:2:286:7|Register bit SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0_[11] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine release_state[6:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog))
original code -> new code
   000 -> 0000000
   001 -> 0000011
   010 -> 0000101
   011 -> 0001001
   101 -> 0010001
   110 -> 0100001
   111 -> 1000001
@N: MO231 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v":2861:2:2861:7|Found counter in view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog) instance flushCounter[6:0] 
@N: MO231 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v":2861:2:2861:7|Found counter in view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog) instance lrscCount[4:0] 
@W: FX107 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v":91:2:91:7|RAM data.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT.ram_3[7:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v":91:2:91:7|RAM data.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT.ram_2[7:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v":91:2:91:7|RAM data.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT.ram_1[7:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v":91:2:91:7|RAM data.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT.ram[7:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tag_array_ext.v":90:2:90:7|RAM MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT.ram[20:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v":2861:2:2861:7|Register bit s1_req_cmd[4] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v":2861:2:2861:7|Register bit s1_req_tag[0] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v":2861:2:2861:7|Register bit pstore1_cmd[4] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: MF179 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v":1662:25:1662:44|Found 26 by 26 bit equality operator ('==') lrscAddrMatch (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog))
@N: MF179 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v":1836:18:1836:46|Found 19 by 19 bit equality operator ('==') _T_486 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog))
@N: MF179 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v":1671:19:1671:37|Found 11 by 11 bit equality operator ('==') _T_1527 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog))
@N: MF179 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v":1727:19:1727:37|Found 11 by 11 bit equality operator ('==') _T_1583 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog))
@W: FX107 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_data_arrays_0_0_ext.v":91:2:91:7|RAM MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT.ram[31:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ICACHE_ICACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tag_array_0_ext.v":91:2:91:7|RAM MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_0_EXT.ram[19:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ICACHE_ICACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MF179 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_icache_icache.v":238:18:238:34|Found 19 by 19 bit equality operator ('==') _T_293 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ICACHE_ICACHE(verilog))
@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_shift_queue.v":563:2:563:7|Register bit elts_4_pc[1] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_shift_queue.v":563:2:563:7|Register bit elts_4_pc[0] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_shift_queue.v":563:2:563:7|Register bit elts_3_pc[1] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_shift_queue.v":563:2:563:7|Register bit elts_3_pc[0] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_shift_queue.v":563:2:563:7|Register bit elts_2_pc[1] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_shift_queue.v":563:2:563:7|Register bit elts_2_pc[0] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_shift_queue.v":563:2:563:7|Register bit elts_1_pc[1] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_shift_queue.v":563:2:563:7|Register bit elts_1_pc[0] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_shift_queue.v":563:2:563:7|Register bit elts_0_pc[1] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_shift_queue.v":563:2:563:7|Register bit elts_0_pc[0] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: FX107 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|RAM _T_1151_1[31:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|RAM _T_1151[31:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Register bit ex_cause[30] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Register bit ex_cause[29] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Register bit ex_cause[28] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Register bit ex_cause[27] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Register bit ex_cause[26] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Register bit ex_cause[25] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Register bit ex_cause[24] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Register bit ex_cause[23] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Register bit ex_cause[22] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Register bit ex_cause[21] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Register bit ex_cause[20] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Register bit ex_cause[19] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Register bit ex_cause[18] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Register bit ex_cause[17] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Register bit ex_cause[16] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Register bit ex_cause[15] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Register bit ex_cause[14] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Register bit ex_cause[13] (in view view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.

Only the first 100 messages of id 'MO160' are reported. To see all messages use 'report_messages -log C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\synthesis\synlog\BaseDesign_fpga_mapper.srr -id MO160' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {MO160} -count unlimited' in the Tcl shell.
@N: MF179 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_breakpoint_unit.v":211:18:211:33|Found 32 by 32 bit equality operator ('==') _T_131 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_BREAKPOINT_UNIT(verilog))
@N: MF179 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_breakpoint_unit.v":247:18:247:34|Found 32 by 32 bit equality operator ('==') _T_186 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_BREAKPOINT_UNIT(verilog))
@N: MF179 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_breakpoint_unit.v":258:18:258:34|Found 32 by 32 bit equality operator ('==') _T_252 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_BREAKPOINT_UNIT(verilog))
@N: MF179 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_breakpoint_unit.v":201:17:201:31|Found 32 by 32 bit equality operator ('==') _T_65 (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_BREAKPOINT_UNIT(verilog))
Encoding state machine state[6:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_MUL_DIV(verilog))
original code -> new code
   000 -> 0000000
   001 -> 0000011
   010 -> 0000101
   011 -> 0001001
   101 -> 0010001
   110 -> 0100001
   111 -> 1000001
@N: MO231 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_mul_div.v":405:2:405:7|Found counter in view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_MUL_DIV(verilog) instance count[5:0] 
@N: MF135 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_22.v":154:2:154:7|RAM ram[6:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_22(verilog)) is 2 words by 7 bits.
@N: MF135 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_30.v":176:2:176:7|RAM ram_resp[5:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_30_1(verilog)) is 2 words by 6 bits.
@N: MF135 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_30.v":176:2:176:7|RAM ram_resp[5:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_30_0(verilog)) is 2 words by 6 bits.
@N: MF135 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_22.v":154:2:154:7|RAM ram[6:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_22_1(verilog)) is 2 words by 7 bits.
@N: MF135 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_22.v":154:2:154:7|RAM ram[6:0] (in view: work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_22_0(verilog)) is 2 words by 7 bits.
@N: MO231 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlerror_error.v":405:2:405:7|Found counter in view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLERROR_ERROR(verilog) instance _T_136[9:0] 
@N: MO231 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_tlerror_error.v":405:2:405:7|Found counter in view:work.MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLERROR_ERROR(verilog) instance _T_191[9:0] 
Encoding state machine ahbcurr_state[2:0] (in view: COREAHBLSRAM_LIB.SRAM_0_SRAM_0_0_AHBLSramIf_Z13(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MO231 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\sram_0\sram_0_0\rtl\vlog\core\ahblsramif.v":319:0:319:5|Found counter in view:COREAHBLSRAM_LIB.SRAM_0_SRAM_0_0_AHBLSramIf_Z13(verilog) instance count[4:0] 
Encoding state machine sramcurr_state[2:0] (in view: COREAHBLSRAM_LIB.SRAM_0_SRAM_0_0_SramCtrlIf_0s_32768s_32768s_128s_32s_32s_0s_0_1_2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MO231 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v":262:4:262:9|Found counter in view:CORETIMER_LIB.CoreTimer_32s_1s_24s_0s(verilog) instance Count[31:0] 
@N: MO231 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v":211:4:211:9|Found counter in view:CORETIMER_LIB.CoreTimer_32s_1s_24s_0s(verilog) instance PreScale[9:0] 

Starting factoring (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 252MB peak: 253MB)

@W: BN132 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreaxitoahbl\3.4.100\rtl\vlog\core\coreaxitoahbl_axioutreg.v":106:0:106:5|Removing instance CoreAXITOAHBL_0_inst_0.CoreAXITOAHBL_0_0.U_AXIOutReg.RID[3] because it is equivalent to instance CoreAXITOAHBL_0_inst_0.CoreAXITOAHBL_0_0.U_AXIOutReg.BID[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreaxitoahbl\3.4.100\rtl\vlog\core\coreaxitoahbl_axioutreg.v":106:0:106:5|Removing instance CoreAXITOAHBL_0_inst_0.CoreAXITOAHBL_0_0.U_AXIOutReg.AWREADY because it is equivalent to instance CoreAXITOAHBL_0_inst_0.CoreAXITOAHBL_0_0.U_AXISlaveCtrl.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreaxitoahbl\3.4.100\rtl\vlog\core\coreaxitoahbl_axioutreg.v":106:0:106:5|Removing instance CoreAXITOAHBL_1_inst_0.CoreAXITOAHBL_1_0.U_AXIOutReg.RID[3] because it is equivalent to instance CoreAXITOAHBL_1_inst_0.CoreAXITOAHBL_1_0.U_AXIOutReg.BID[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreaxitoahbl\3.4.100\rtl\vlog\core\coreaxitoahbl_axioutreg.v":106:0:106:5|Removing instance CoreAXITOAHBL_1_inst_0.CoreAXITOAHBL_1_0.U_AXIOutReg.AWREADY because it is equivalent to instance CoreAXITOAHBL_1_inst_0.CoreAXITOAHBL_1_0.U_AXISlaveCtrl.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size_ram1_[8] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size_ram1_[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size_ram0_[8] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size_ram0_[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.ex_reg_pc[1] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.ex_reg_pc[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.mem_reg_pc[1] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.mem_reg_pc[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_async_queue_source_2.v":280:2:280:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_size[0] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_source. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[35] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[34]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[34] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[33]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[33] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[32]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_penablescheduler.v":111:4:111:9|Removing instance COREAHBTOAPB3_0_inst_0.COREAHBTOAPB3_0_0.U_PenableScheduler.PENABLE because it is equivalent to instance COREAHBTOAPB3_0_inst_0.COREAHBTOAPB3_0_0.U_PenableScheduler.penableSchedulerState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished factoring (Real Time elapsed 0h:00m:23s; CPU Time elapsed 0h:00m:23s; Memory used current: 358MB peak: 359MB)

@W: BN132 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_11.v":286:2:286:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram0_[3] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram0_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_11.v":286:2:286:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram0_[1] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram0_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_54.v":367:2:367:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_TLTO_AXI4.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_user[0][5] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_TLTO_AXI4.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_len[0][0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_11.v":286:2:286:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram1_[3] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram1_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_11.v":286:2:286:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram1_[1] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram1_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_6.v":286:2:286:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.sbus.SystemBusFromTiletile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AXI_QUEUE.ram_size.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram0_[1] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.sbus.SystemBusFromTiletile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AXI_QUEUE.ram_size.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram0_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_6.v":286:2:286:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.sbus.SystemBusFromTiletile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AXI_QUEUE.ram_size.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram1_[1] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.sbus.SystemBusFromTiletile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AXI_QUEUE.ram_size.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram1_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: FF150 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_mul_div.v":289:35:289:52|Multiplier MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.div._T_122[48:0] implemented with multiple MACC blocks using cascade/shift feature.
@W: BN132 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[15] because it is equivalent to instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket_tile_tile.v":554:79:554:84|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.probe_bits_address[5] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.probe_bits_address[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket_tile_tile.v":554:79:554:84|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.probe_bits_address[4] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.probe_bits_address[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket_tile_tile.v":554:79:554:84|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.probe_bits_address[3] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.probe_bits_address[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket_tile_tile.v":554:79:554:84|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.probe_bits_address[2] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.probe_bits_address[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket_tile_tile.v":554:79:554:84|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.probe_bits_address[1] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.probe_bits_address[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_11.v":286:2:286:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0_[4] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0_[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_11.v":286:2:286:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0_[5] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0_[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_11.v":286:2:286:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0_[3] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0_[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_11.v":286:2:286:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0_[2] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_11.v":286:2:286:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0_[1] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_11.v":286:2:286:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1_[1] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_11.v":286:2:286:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1_[3] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_11.v":286:2:286:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1_[5] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_11.v":286:2:286:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1_[2] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_queue_11.v":286:2:286:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1_[4] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[14] because it is equivalent to instance CoreAHBL_0_inst_0.CoreAHBL_0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:25s; CPU Time elapsed 0h:00m:25s; Memory used current: 384MB peak: 412MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:25s; CPU Time elapsed 0h:00m:25s; Memory used current: 384MB peak: 412MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:33s; CPU Time elapsed 0h:00m:33s; Memory used current: 347MB peak: 412MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:38s; CPU Time elapsed 0h:00m:38s; Memory used current: 354MB peak: 412MB)


Finished Early Timing Optimization (Real Time elapsed 0h:01m:08s; CPU Time elapsed 0h:01m:08s; Memory used current: 406MB peak: 412MB)

@W: BN132 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[16] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[15] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[14] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[13] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[12] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[11] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[9] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[8] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[7] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[6] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[5] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[4] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[30] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[29] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[28] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[27] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[26] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[25] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[24] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[23] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[22] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[21] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[20] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[19] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[18] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[17] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.wb_reg_cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[9] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[8] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[7] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[6] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[5] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[4] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[30] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[29] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[28] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[27] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[26] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[25] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[24] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[23] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[22] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[21] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[20] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[19] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[18] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[17] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[14] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[16] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[15] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[13] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[12] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\miv_rv32ima_l1_axi_0\miv_rv32ima_l1_axi_0_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Removing instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[11] because it is equivalent to instance MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:01m:10s; CPU Time elapsed 0h:01m:09s; Memory used current: 400MB peak: 412MB)


Finished preparing to map (Real Time elapsed 0h:01m:15s; CPU Time elapsed 0h:01m:15s; Memory used current: 400MB peak: 412MB)


Finished technology mapping (Real Time elapsed 0h:01m:22s; CPU Time elapsed 0h:01m:22s; Memory used current: 432MB peak: 455MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:01m:24s		    -1.63ns		18924 /     10868
   2		0h:01m:25s		    -1.52ns		17337 /     10868

   3		0h:01m:28s		    -0.93ns		17340 /     10868


   4		0h:01m:29s		    -0.93ns		17339 /     10868
@N: FP130 |Promoting Net sync_asert_reg_arst1 on CLKINT  I_3215 
@N: FP130 |Promoting Net CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.un1_DUT_TCK on CLKINT  I_3216 
@N: FP130 |Promoting Net MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.q_arst on CLKINT  I_3217 
@N: FP130 |Promoting Net MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK._T_49_arst on CLKINT  I_3218 
@N: FP130 |Promoting Net URSTB_arst on CLKINT  I_3219 
@N: FP130 |Promoting Net MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.un1_reset_debug_arst on CLKINT  I_3220 
@N: FP130 |Promoting Net CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.iUDRCK on CLKINT  I_3221 

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:01m:38s; CPU Time elapsed 0h:01m:37s; Memory used current: 438MB peak: 458MB)


Finished restoring hierarchy (Real Time elapsed 0h:01m:39s; CPU Time elapsed 0h:01m:39s; Memory used current: 454MB peak: 458MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
1 non-gated/non-generated clock tree(s) driving 17 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 10783 clock pin(s) of sequential element(s)
0 instances converted, 10783 sequential instances remain driven by gated/generated clocks

============================================================================================== Non-Gated/Non-Generated Clocks ==============================================================================================
Clock Tree ID     Driving Element                                                                               Drive Element Type     Fanout     Sample Instance                                                           
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0003       CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst     UJTAG                  17         CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.UTDODRV
============================================================================================================================================================================================================================
========================================================================================================================================================== Gated/Generated Clocks ===========================================================================================================================================================
Clock Tree ID     Driving Element                                                                    Drive Element Type     Fanout     Sample Instance                                                                         Explanation                                                                                                   
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       FCCC_0_inst_0.FCCC_0_0.CCC_INST                                                    CCC                    10469      reset_synchronizer_0.sync_deasert_reg[1]                                                Illegal instance on clock path. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.un1_DUT_TCK     CFG4                   314        MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.dmiReqReg_addr[0]     Clock conversion disabled                                                                                     
=============================================================================================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:01m:40s; CPU Time elapsed 0h:01m:40s; Memory used current: 331MB peak: 458MB)

Writing Analyst data base C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\synthesis\synwork\BaseDesign_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:01m:43s; CPU Time elapsed 0h:01m:43s; Memory used current: 396MB peak: 458MB)

Writing Verilog Simulation files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW150 :|Clock COREJTAGDEBUG_UJ_JTAG_24s_0s_34s_85_0_0|un1_DUT_TCK_inferred_clock in set_clock_groups command cannot be found and will not be forward annotated

Finished Writing Verilog Simulation files (Real Time elapsed 0h:01m:48s; CPU Time elapsed 0h:01m:48s; Memory used current: 392MB peak: 458MB)


Start final timing analysis (Real Time elapsed 0h:01m:49s; CPU Time elapsed 0h:01m:49s; Memory used current: 387MB peak: 458MB)

@W: MT246 :"c:\github-lsram-12.3\risc-v-creative-board-1\libero_projects\miv_axi_ig2_creative\component\work\fccc_0\fccc_0_0\fccc_0_fccc_0_0_fccc.v":20:36:20:43|Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@N: MT615 |Found clock OSC_0_inst_0/OSC_0_0/I_RCOSC_25_50MHZ/CLKOUT with period 20.00ns 
@N: MT615 |Found clock TCK with period 166.67ns 
@N: MT615 |Found clock FCCC_0_inst_0/FCCC_0_0/GL0 with period 20.00ns 
@W: MT420 |Found inferred clock COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock with period 10.00ns. Please declare a user-defined clock on net CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UDRCK.


##### START OF TIMING REPORT #####[
# Timing report written on Thu Feb 27 12:00:23 2020
#


Top view:               BaseDesign
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\designer\BaseDesign\synthesis.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.393

                                                     Requested     Estimated     Requested     Estimated                Clock                                                             Clock              
Starting Clock                                       Frequency     Frequency     Period        Period        Slack      Type                                                              Group              
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     100.0 MHz     92.7 MHz      10.000        10.785        -0.393     inferred                                                          Inferred_clkgroup_0
FCCC_0_inst_0/FCCC_0_0/GL0                           50.0 MHz      59.6 MHz      20.000        16.773        3.228      generated (from OSC_0_inst_0/OSC_0_0/I_RCOSC_25_50MHZ/CLKOUT)     default_clkgroup   
OSC_0_inst_0/OSC_0_0/I_RCOSC_25_50MHZ/CLKOUT         50.0 MHz      NA            20.000        NA            NA         declared                                                          default_clkgroup   
TCK                                                  6.0 MHz       NA            166.670       NA            NA         declared                                                          default_clkgroup   
System                                               100.0 MHz     161.4 MHz     10.000        6.197         3.803      system                                                            system_clkgroup    
=============================================================================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks                                                                                              |    rise  to  rise   |    fall  to  fall   |    rise  to  fall    |    fall  to  rise  
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                          Ending                                            |  constraint  slack  |  constraint  slack  |  constraint  slack   |  constraint  slack 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                            COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock  |  10.000      3.803  |  No paths    -      |  10.000      6.535   |  No paths    -     
FCCC_0_inst_0/FCCC_0_0/GL0                        FCCC_0_inst_0/FCCC_0_0/GL0                        |  20.000      3.228  |  No paths    -      |  No paths    -       |  No paths    -     
FCCC_0_inst_0/FCCC_0_0/GL0                        COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock  |  Diff grp    -      |  No paths    -      |  No paths    -       |  No paths    -     
COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock  System                                            |  10.000      8.362  |  No paths    -      |  No paths    -       |  No paths    -     
COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock  FCCC_0_inst_0/FCCC_0_0/GL0                        |  Diff grp    -      |  No paths    -      |  No paths    -       |  No paths    -     
COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock  COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock  |  10.000      3.081  |  10.000      6.022  |  5.000       -0.096  |  5.000       -0.393
============================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                                                            Starting                                                                                                             Arrival           
Instance                                                                                                                    Reference                                            Type     Pin     Net                                            Time        Slack 
                                                                                                                            Clock                                                                                                                                  
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.irReg.reg\$[3]     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[3]     0.108       -0.393
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.irReg.reg\$[2]     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[2]     0.108       -0.388
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.irReg.reg\$[1]     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[1]     0.108       -0.340
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.irReg.reg\$[4]     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[4]     0.108       -0.284
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.irReg.reg\$[0]     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[0]     0.108       -0.162
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.state[3]                                                 COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      Q       state[3]                                       0.108       -0.096
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.state[4]                                                 COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      Q       state[4]                                       0.108       -0.058
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.state[2]                                                 COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      Q       state[2]                                       0.108       0.147 
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.state[0]                                                 COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      Q       state[0]                                       0.108       0.202 
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.state[1]                                                 COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      Q       state[1]                                       0.108       0.243 
===================================================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                                                            Starting                                                                        Required           
Instance                                                                                                                                                                    Reference                                            Type     Pin     Net       Time         Slack 
                                                                                                                                                                            Clock                                                                                              
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[1]      COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      EN      valid     4.662        -0.393
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[2]      COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      EN      valid     4.662        -0.393
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[3]      COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      EN      valid     4.662        -0.393
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[4]      COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      EN      valid     4.662        -0.393
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[5]      COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      EN      valid     4.662        -0.393
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[6]      COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      EN      valid     4.662        -0.393
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[7]      COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      EN      valid     4.662        -0.393
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[8]      COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      EN      valid     4.662        -0.393
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[9]      COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      EN      valid     4.662        -0.393
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[10]     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      EN      valid     4.662        -0.393
===============================================================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.662

    - Propagation time:                      5.055
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.393

    Number of logic level(s):                3
    Starting point:                          MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.irReg.reg\$[3] / Q
    Ending point:                            MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[1] / EN
    The start point is clocked by            COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock [falling] on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                                                                      Pin      Pin               Arrival     No. of    
Name                                                                                                                                                                       Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.irReg.reg\$[3]                                                    SLE      Q        Out     0.108     0.108       -         
JtagTapController_io_output_instruction[3]                                                                                                                                 Net      -        -       0.745     -           3         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.irReg.reg\$_RNIAQ2K[0]                                            CFG4     D        In      -         0.854       -         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.irReg.reg\$_RNIAQ2K[0]                                            CFG4     Y        Out     0.317     1.171       -         
_T_205                                                                                                                                                                     Net      -        -       1.102     -           11        
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.valid_m1_e                 CFG3     B        In      -         2.273       -         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.valid_m1_e                 CFG3     Y        Out     0.165     2.437       -         
dtm_io_dmi_resp_ready                                                                                                                                                      Net      -        -       0.936     -           7         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.valid_m1_0_RNIIOEO         CFG4     D        In      -         3.373       -         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.valid_m1_0_RNIIOEO         CFG4     Y        Out     0.326     3.700       -         
valid                                                                                                                                                                      Net      -        -       1.355     -           33        
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[1]     SLE      EN       In      -         5.055       -         
=====================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 5.393 is 1.254(23.3%) logic and 4.139(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.662

    - Propagation time:                      5.055
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.393

    Number of logic level(s):                3
    Starting point:                          MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.irReg.reg\$[3] / Q
    Ending point:                            MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[12] / EN
    The start point is clocked by            COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock [falling] on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                                                                       Pin      Pin               Arrival     No. of    
Name                                                                                                                                                                        Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.irReg.reg\$[3]                                                     SLE      Q        Out     0.108     0.108       -         
JtagTapController_io_output_instruction[3]                                                                                                                                  Net      -        -       0.745     -           3         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.irReg.reg\$_RNIAQ2K[0]                                             CFG4     D        In      -         0.854       -         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.irReg.reg\$_RNIAQ2K[0]                                             CFG4     Y        Out     0.317     1.171       -         
_T_205                                                                                                                                                                      Net      -        -       1.102     -           11        
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.valid_m1_e                  CFG3     B        In      -         2.273       -         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.valid_m1_e                  CFG3     Y        Out     0.165     2.437       -         
dtm_io_dmi_resp_ready                                                                                                                                                       Net      -        -       0.936     -           7         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.valid_m1_0_RNIIOEO          CFG4     D        In      -         3.373       -         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.valid_m1_0_RNIIOEO          CFG4     Y        Out     0.326     3.700       -         
valid                                                                                                                                                                       Net      -        -       1.355     -           33        
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[12]     SLE      EN       In      -         5.055       -         
======================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 5.393 is 1.254(23.3%) logic and 4.139(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.662

    - Propagation time:                      5.055
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.393

    Number of logic level(s):                3
    Starting point:                          MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.irReg.reg\$[3] / Q
    Ending point:                            MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[11] / EN
    The start point is clocked by            COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock [falling] on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                                                                       Pin      Pin               Arrival     No. of    
Name                                                                                                                                                                        Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.irReg.reg\$[3]                                                     SLE      Q        Out     0.108     0.108       -         
JtagTapController_io_output_instruction[3]                                                                                                                                  Net      -        -       0.745     -           3         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.irReg.reg\$_RNIAQ2K[0]                                             CFG4     D        In      -         0.854       -         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.irReg.reg\$_RNIAQ2K[0]                                             CFG4     Y        Out     0.317     1.171       -         
_T_205                                                                                                                                                                      Net      -        -       1.102     -           11        
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.valid_m1_e                  CFG3     B        In      -         2.273       -         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.valid_m1_e                  CFG3     Y        Out     0.165     2.437       -         
dtm_io_dmi_resp_ready                                                                                                                                                       Net      -        -       0.936     -           7         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.valid_m1_0_RNIIOEO          CFG4     D        In      -         3.373       -         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.valid_m1_0_RNIIOEO          CFG4     Y        Out     0.326     3.700       -         
valid                                                                                                                                                                       Net      -        -       1.355     -           33        
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[11]     SLE      EN       In      -         5.055       -         
======================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 5.393 is 1.254(23.3%) logic and 4.139(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.662

    - Propagation time:                      5.055
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.393

    Number of logic level(s):                3
    Starting point:                          MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.irReg.reg\$[3] / Q
    Ending point:                            MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[10] / EN
    The start point is clocked by            COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock [falling] on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                                                                       Pin      Pin               Arrival     No. of    
Name                                                                                                                                                                        Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.irReg.reg\$[3]                                                     SLE      Q        Out     0.108     0.108       -         
JtagTapController_io_output_instruction[3]                                                                                                                                  Net      -        -       0.745     -           3         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.irReg.reg\$_RNIAQ2K[0]                                             CFG4     D        In      -         0.854       -         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.irReg.reg\$_RNIAQ2K[0]                                             CFG4     Y        Out     0.317     1.171       -         
_T_205                                                                                                                                                                      Net      -        -       1.102     -           11        
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.valid_m1_e                  CFG3     B        In      -         2.273       -         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.valid_m1_e                  CFG3     Y        Out     0.165     2.437       -         
dtm_io_dmi_resp_ready                                                                                                                                                       Net      -        -       0.936     -           7         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.valid_m1_0_RNIIOEO          CFG4     D        In      -         3.373       -         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.valid_m1_0_RNIIOEO          CFG4     Y        Out     0.326     3.700       -         
valid                                                                                                                                                                       Net      -        -       1.355     -           33        
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[10]     SLE      EN       In      -         5.055       -         
======================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 5.393 is 1.254(23.3%) logic and 4.139(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.662

    - Propagation time:                      5.055
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.393

    Number of logic level(s):                3
    Starting point:                          MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.irReg.reg\$[3] / Q
    Ending point:                            MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[9] / EN
    The start point is clocked by            COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock [falling] on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                                                                      Pin      Pin               Arrival     No. of    
Name                                                                                                                                                                       Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.irReg.reg\$[3]                                                    SLE      Q        Out     0.108     0.108       -         
JtagTapController_io_output_instruction[3]                                                                                                                                 Net      -        -       0.745     -           3         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.irReg.reg\$_RNIAQ2K[0]                                            CFG4     D        In      -         0.854       -         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.irReg.reg\$_RNIAQ2K[0]                                            CFG4     Y        Out     0.317     1.171       -         
_T_205                                                                                                                                                                     Net      -        -       1.102     -           11        
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.valid_m1_e                 CFG3     B        In      -         2.273       -         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.valid_m1_e                 CFG3     Y        Out     0.165     2.437       -         
dtm_io_dmi_resp_ready                                                                                                                                                      Net      -        -       0.936     -           7         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.valid_m1_0_RNIIOEO         CFG4     D        In      -         3.373       -         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.valid_m1_0_RNIIOEO         CFG4     Y        Out     0.326     3.700       -         
valid                                                                                                                                                                      Net      -        -       1.355     -           33        
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[9]     SLE      EN       In      -         5.055       -         
=====================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 5.393 is 1.254(23.3%) logic and 4.139(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: FCCC_0_inst_0/FCCC_0_0/GL0
====================================



Starting Points with Worst Slack
********************************

                                                                                              Starting                                                            Arrival          
Instance                                                                                      Reference                      Type     Pin     Net                 Time        Slack
                                                                                              Clock                                                                                
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.s2_req_cmd_2[0]     FCCC_0_inst_0/FCCC_0_0/GL0     SLE      Q       s2_req_cmd[0]       0.108       3.228
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.s2_req_cmd_2[2]     FCCC_0_inst_0/FCCC_0_0/GL0     SLE      Q       s2_req_cmd[2]       0.108       3.289
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.s2_req_cmd_2[3]     FCCC_0_inst_0/FCCC_0_0/GL0     SLE      Q       s2_req_cmd[3]       0.087       3.393
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.s2_req_cmd_2[1]     FCCC_0_inst_0/FCCC_0_0/GL0     SLE      Q       s2_req_cmd[1]       0.108       3.428
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.s2_req_addr[12]     FCCC_0_inst_0/FCCC_0_0/GL0     SLE      Q       s2_req_addr[12]     0.108       4.689
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.s2_req_addr[9]      FCCC_0_inst_0/FCCC_0_0/GL0     SLE      Q       _T_2852[9]          0.108       4.903
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.s2_req_addr[14]     FCCC_0_inst_0/FCCC_0_0/GL0     SLE      Q       s2_req_addr[14]     0.108       4.906
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.s2_req_addr[16]     FCCC_0_inst_0/FCCC_0_0/GL0     SLE      Q       s2_req_addr[16]     0.108       4.921
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.s2_req_addr[18]     FCCC_0_inst_0/FCCC_0_0/GL0     SLE      Q       s2_req_addr[18]     0.108       4.935
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.s2_req_addr[7]      FCCC_0_inst_0/FCCC_0_0/GL0     SLE      Q       _T_2852[7]          0.108       4.949
===================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                                                           Starting                                                                          Required          
Instance                                                                                                                                                                   Reference                      Type         Pin           Net                     Time         Slack
                                                                                                                                                                           Clock                                                                                               
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT.ram_ram_0_0                        FCCC_0_inst_0/FCCC_0_0/GL0     RAM64x18     B_ADDR[8]     reg_RW0_addr_0[5]       19.697       3.228
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT.ram_ram_0_1                        FCCC_0_inst_0/FCCC_0_0/GL0     RAM64x18     B_ADDR[8]     reg_RW0_addr_0[5]       19.697       3.228
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT.ram_ram_0_2                        FCCC_0_inst_0/FCCC_0_0/GL0     RAM64x18     B_ADDR[8]     reg_RW0_addr_0[5]       19.697       3.228
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT.ram_ram_0_0                        FCCC_0_inst_0/FCCC_0_0/GL0     RAM64x18     A_ADDR[8]     reg_RW0_addr_0[5]       19.704       3.235
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT.ram_ram_0_1                        FCCC_0_inst_0/FCCC_0_0/GL0     RAM64x18     A_ADDR[8]     reg_RW0_addr_0[5]       19.704       3.235
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT.ram_ram_0_2                        FCCC_0_inst_0/FCCC_0_0/GL0     RAM64x18     A_ADDR[8]     reg_RW0_addr_0[5]       19.704       3.235
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT.ram_ram_0_0     FCCC_0_inst_0/FCCC_0_0/GL0     RAM1K18      A_ADDR[7]     reg_RW0_addr_0_2[4]     19.412       3.337
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT.ram_ram_0_1     FCCC_0_inst_0/FCCC_0_0/GL0     RAM1K18      A_ADDR[7]     reg_RW0_addr_0_2[4]     19.412       3.337
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT.ram_ram_0_2     FCCC_0_inst_0/FCCC_0_0/GL0     RAM1K18      A_ADDR[7]     reg_RW0_addr_0_2[4]     19.412       3.337
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT.ram_ram_0_3     FCCC_0_inst_0/FCCC_0_0/GL0     RAM1K18      A_ADDR[7]     reg_RW0_addr_0_2[4]     19.412       3.337
===============================================================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      20.000
    - Setup time:                            0.303
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         19.697

    - Propagation time:                      16.469
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.227

    Number of logic level(s):                16
    Starting point:                          MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.s2_req_cmd_2[0] / Q
    Ending point:                            MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT.ram_ram_0_0 / B_ADDR[8]
    The start point is clocked by            FCCC_0_inst_0/FCCC_0_0/GL0 [rising] on pin CLK
    The end   point is clocked by            FCCC_0_inst_0/FCCC_0_0/GL0 [rising] on pin B_ADDR_CLK

Instance / Net                                                                                                                                                                 Pin           Pin               Arrival     No. of    
Name                                                                                                                                                              Type         Name          Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.s2_req_cmd_2[0]                                                                         SLE          Q             Out     0.108     0.108       -         
s2_req_cmd[0]                                                                                                                                                     Net          -             -       1.102     -           11        
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_AMOALU.N_2030_i                                                      CFG4         D             In      -         1.210       -         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_AMOALU.N_2030_i                                                      CFG4         Y             Out     0.288     1.498       -         
_T_580                                                                                                                                                            Net          -             -       1.369     -           40        
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_AMOALU.s2_N_3_mux_i                                                  CFG4         C             In      -         2.867       -         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_AMOALU.s2_N_3_mux_i                                                  CFG4         Y             Out     0.210     3.077       -         
s2_write                                                                                                                                                          Net          -             -       1.119     -           13        
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_AMOALU.N_2037_i                                                      CFG4         C             In      -         4.195       -         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_AMOALU.N_2037_i                                                      CFG4         Y             Out     0.210     4.405       -         
N_2037_i                                                                                                                                                          Net          -             -       0.936     -           7         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_AMOALU._T_3343_i_o2_0                                                CFG4         D             In      -         5.341       -         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_AMOALU._T_3343_i_o2_0                                                CFG4         Y             Out     0.288     5.629       -         
N_79                                                                                                                                                              Net          -             -       0.936     -           7         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_AMOALU.pstore_drain_0_RNO_3                                          CFG4         C             In      -         6.565       -         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_AMOALU.pstore_drain_0_RNO_3                                          CFG4         Y             Out     0.223     6.788       -         
_T_1431_2_1                                                                                                                                                       Net          -             -       0.248     -           1         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_AMOALU.pstore_drain_0_RNO_1                                          CFG4         C             In      -         7.037       -         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_AMOALU.pstore_drain_0_RNO_1                                          CFG4         Y             Out     0.226     7.262       -         
_T_1431_2                                                                                                                                                         Net          -             -       0.248     -           1         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_AMOALU.pstore_drain_0_RNO                                            CFG4         B             In      -         7.511       -         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_AMOALU.pstore_drain_0_RNO                                            CFG4         Y             Out     0.164     7.675       -         
_T_1433                                                                                                                                                           Net          -             -       0.248     -           1         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_AMOALU.pstore_drain_0                                                CFG4         C             In      -         7.923       -         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_AMOALU.pstore_drain_0                                                CFG4         Y             Out     0.210     8.133       -         
_T_2847                                                                                                                                                           Net          -             -       1.555     -           57        
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.grantIsRefill_RNIC9AV1                                                                  CFG4         D             In      -         9.688       -         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.grantIsRefill_RNIC9AV1                                                                  CFG4         Y             Out     0.317     10.006      -         
N_1410                                                                                                                                                            Net          -             -       1.280     -           31        
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.alu._T_14_cry_11_0_RNIVVSK2                                                               CFG4         B             In      -         11.286      -         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.core.alu._T_14_cry_11_0_RNIVVSK2                                                               CFG4         Y             Out     0.165     11.450      -         
_T_14_cry_11_0_RNIVVSK2                                                                                                                                           Net          -             -       0.248     -           1         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.resetting_RNIE14Q7                                                                      CFG4         B             In      -         11.699      -         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.resetting_RNIE14Q7                                                                      CFG4         Y             Out     0.143     11.842      -         
m41_0_1                                                                                                                                                           Net          -             -       0.248     -           1         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.flushCounter_RNIHEGCD[5]                                                                CFG4         B             In      -         12.090      -         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.flushCounter_RNIHEGCD[5]                                                                CFG4         Y             Out     0.164     12.255      -         
N_2071                                                                                                                                                            Net          -             -       0.815     -           4         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.flushing_RNIPPJRJ                                                                       CFG4         D             In      -         13.069      -         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.flushing_RNIPPJRJ                                                                       CFG4         Y             Out     0.288     13.357      -         
m44                                                                                                                                                               Net          -             -       0.497     -           2         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.s2_req_addr_RNI1O2QK1[11]                                                               CFG4         D             In      -         13.854      -         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.s2_req_addr_RNI1O2QK1[11]                                                               CFG4         Y             Out     0.288     14.141      -         
s2_req_addr_RNI1O2QK1[11]                                                                                                                                         Net          -             -       0.497     -           2         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT.reg_RW0_addr_0_RNO[5]     CFG3         C             In      -         14.638      -         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT.reg_RW0_addr_0_RNO[5]     CFG3         Y             Out     0.210     14.848      -         
reg_RW0_addr_0_RNO[5]                                                                                                                                             Net          -             -       0.248     -           1         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT.reg_RW0_addr_0[5]         CFG3         C             In      -         15.096      -         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT.reg_RW0_addr_0[5]         CFG3         Y             Out     0.223     15.319      -         
reg_RW0_addr_0[5]                                                                                                                                                 Net          -             -       1.150     -           6         
MiV_RV32IMA_L1_AXI_0_inst_0.MiV_RV32IMA_L1_AXI_0_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT.ram_ram_0_0               RAM64x18     B_ADDR[8]     In      -         16.469      -         
=====================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 16.773 is 4.026(24.0%) logic and 12.747(76.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                                                              Starting                                                           Arrival          
Instance                                                                                      Reference     Type      Pin          Net                           Time        Slack
                                                                                              Clock                                                                               
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst     System        UJTAG     UIREG[0]     UIREGInt[0]                   0.000       3.803
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst     System        UJTAG     UIREG[3]     UIREGInt[3]                   0.000       3.857
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst     System        UJTAG     UIREG[2]     UIREGInt[2]                   0.000       3.871
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst     System        UJTAG     UIREG[1]     UIREGInt[1]                   0.000       3.906
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst     System        UJTAG     UIREG[4]     UIREGInt[4]                   0.000       3.910
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst     System        UJTAG     UIREG[6]     UIREGInt[6]                   0.000       3.997
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst     System        UJTAG     UIREG[7]     UIREGInt[7]                   0.000       4.377
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst     System        UJTAG     UIREG[5]     UIREGInt[5]                   0.000       4.426
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst     System        UJTAG     UTDI         CoreJTAGDebug_0_TGT_TDI_0     0.000       4.762
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst     System        UJTAG     UDRCAP       UDRCAPInt                     0.000       4.935
==================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                Starting                                              Required          
Instance                                                                        Reference     Type     Pin     Net                    Time         Slack
                                                                                Clock                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.state[2]     System        SLE      D       state_24_1_iv_i[2]     9.745        3.803
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.state[3]     System        SLE      D       state_24[3]            9.745        3.916
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.state[4]     System        SLE      D       state_24[4]            9.745        4.183
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.state[1]     System        SLE      D       N_46_i                 9.745        4.337
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.state[0]     System        SLE      D       state_24[0]            9.745        4.644
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.tckgo        System        SLE      D       tckgo_10               9.745        5.213
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.count[3]     System        SLE      D       count_19[3]            9.745        5.275
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.count[2]     System        SLE      D       count_19[2]            9.745        5.344
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.count[4]     System        SLE      D       count_19[4]            9.745        5.382
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.count[5]     System        SLE      D       count_19[5]            9.745        5.382
========================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      5.942
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 3.803

    Number of logic level(s):                8
    Starting point:                          CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst / UIREG[0]
    Ending point:                            CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.state[2] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                              Pin          Pin               Arrival     No. of    
Name                                                                                              Type      Name         Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst         UJTAG     UIREG[0]     Out     0.000     0.000       -         
UIREGInt[0]                                                                                       Net       -            -       0.248     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.un2_UTDODRV_4                  CFG4      D            In      -         0.248       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.un2_UTDODRV_4                  CFG4      Y            Out     0.271     0.520       -         
un2_UTDODRV_4                                                                                     Net       -            -       0.248     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.un2_UTDODRV                    CFG4      C            In      -         0.768       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.un2_UTDODRV                    CFG4      Y            Out     0.203     0.972       -         
un2_UTDODRV                                                                                       Net       -            -       0.497     -           2         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.state6                         CFG2      A            In      -         1.468       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.state6                         CFG2      Y            Out     0.077     1.546       -         
state6                                                                                            Net       -            -       0.855     -           5         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.un1_state_1_sqmuxa             CFG4      D            In      -         2.401       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.un1_state_1_sqmuxa             CFG4      Y            Out     0.326     2.727       -         
un1_state_1_sqmuxa                                                                                Net       -            -       0.497     -           2         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.un1_state_1_sqmuxa_RNI8H0K     CFG4      C            In      -         3.224       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.un1_state_1_sqmuxa_RNI8H0K     CFG4      Y            Out     0.210     3.434       -         
un1_state109_s16_0                                                                                Net       -            -       0.497     -           2         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.state_24_1_iv_2[2]             CFG4      D            In      -         3.930       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.state_24_1_iv_2[2]             CFG4      Y            Out     0.288     4.218       -         
state_24_2[3]                                                                                     Net       -            -       0.497     -           2         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.state_24_1_iv_1[2]             CFG2      B            In      -         4.715       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.state_24_1_iv_1[2]             CFG2      Y            Out     0.164     4.879       -         
state_24_1_iv_1[2]                                                                                Net       -            -       0.497     -           2         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.state_24_1_iv_i[2]             CFG4      D            In      -         5.376       -         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.state_24_1_iv_i[2]             CFG4      Y            Out     0.317     5.694       -         
state_24_1_iv_i[2]                                                                                Net       -            -       0.248     -           1         
CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.state[2]                       SLE       D            In      -         5.942       -         
=================================================================================================================================================================
Total path delay (propagation time + setup) of 6.197 is 2.112(34.1%) logic and 4.085(65.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
@W: MT447 :"c:/github-lsram-12.3/risc-v-creative-board-1/libero_projects/miv_axi_ig2_creative/designer/basedesign/synthesis.fdc":11:0:11:0|Timing constraint (through [get_pins { SYSRESET_0.POWER_ON_RESET_N }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 

Finished final timing analysis (Real Time elapsed 0h:01m:50s; CPU Time elapsed 0h:01m:50s; Memory used current: 387MB peak: 458MB)


Finished timing report (Real Time elapsed 0h:01m:50s; CPU Time elapsed 0h:01m:50s; Memory used current: 387MB peak: 458MB)

---------------------------------------
Resource Usage Report for BaseDesign 

Mapping to part: m2gl025vf400std
Cell usage:
AND2            1 use
CCC             1 use
CLKINT          8 uses
RCOSC_25_50MHZ  1 use
SYSRESET        1 use
UJTAG           1 use
CFG1           12 uses
CFG2           1913 uses
CFG3           4979 uses
CFG4           6822 uses

Carry cells:
ARI1            1075 uses - used for arithmetic functions
ARI1            2296 uses - used for Wide-Mux implementation
Total ARI1      3371 uses


Sequential Cells: 
SLE            10704 uses

DSP Blocks:    2 of 34 (5%)
 MACC:         1 MultAdd
 MACC:         1 Mult

I/O ports: 14
I/O primitives: 8
INBUF          3 uses
OUTBUF         5 uses


Global Clock Buffers: 8

RAM/ROM usage summary
Total Block RAMs (RAM1K18) : 24 of 31 (77%)
Total Block RAMs (RAM64x18) : 24 of 34 (70%)

Total LUTs:    17097

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 864; LUTs = 864;
RAM1K18  Interface Logic : SLEs = 864; LUTs = 864;
MACC     Interface Logic : SLEs = 72; LUTs = 72;

Total number of SLEs after P&R:  10704 + 864 + 864 + 72 = 12504;
Total number of LUTs after P&R:  17097 + 864 + 864 + 72 = 18897;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:01m:51s; CPU Time elapsed 0h:01m:50s; Memory used current: 144MB peak: 458MB)

Process took 0h:01m:51s realtime, 0h:01m:50s cputime
# Thu Feb 27 12:00:24 2020

###########################################################]
