/*
 * main.c
 *
 *  Created on: Jun 15, 2018
 *      Author: @duplico
 */


/*
 * P1.0 radio CS
 * P1.1 radio CLK
 * P1.2 radio SIMO
 * P1.3 radio SOMI
 * P1.4 IPC TX (A0TX)
 * P1.5 IPC RX (A0RX)
 * P1.6 radio EN
 * P1.7 radio IRQ
 * P2.0 XTAL
 * P2.1 XTAL
 * P2.2 switch (right is high)
 *   |----/\/\/\/\/-----VCC
 */

#include <stdint.h>

#include <msp430fr2422.h>
#include "driverlib.h"

#include "qc15.h"

#include "radio.h"
#include "ipc.h"
#include "util.h"
#include "radio_bootstrap.h"

/// Our master config/status.
qc15status badge_status = {0};
/// Main time loop interrupt flag.
volatile uint8_t f_time_loop = 0;
// Non-interrupt signals to the main loop:
uint8_t s_switch = 0;
uint8_t s_radio_interval = 0;
uint8_t s_connect_needed = 0;
uint8_t s_download_needed = 0;
uint16_t radio_download_id = 0;

// Buffer to hold messages from the IPC:
uint8_t rx_from_main[IPC_MSG_LEN_MAX] = {0};

// Our master clock:
volatile qc_clock_t qc_clock = {0};

/// The current state of the switch's bit in its IN register (only BIT2 used).
/**
 ** Because the main MCU assumes that the badge starts switched ON, and the
 ** switch reports LOW when it's in the ON position, the right thing to do
 ** is to start the switch state as 0, so that a signal will fire over IPC
 ** if that's not the case.
 */
uint8_t sw_state = 0;

/// Initialize IO configuration for the radio MCU.
/**
 * Specifically, this module unlocks the IO pins from high-impedance mode,
 * and then configures the peripheral and GPIO settings for:
 * * IPC TX/RX
 * * Crystal input/output
 * * Power switch
 *
 * It leaves the remainder of the peripherals to be configured by their
 * dedicated initialization functions.
 *
 * It also reads the initial value of the switch into `sw_state`, so that
 * we don't have a signal fire if the switch is in a different position
 * than the 0-initialized one when we turn on the device.
 */
void init_io() {
    // The magic FRAM make-it-work command:
    PMM_unlockLPM5();

    // Radio IO is all set inside the radio driver. For now.

    // Port 1:
    // -------
    // * P1.0 RFM CSN (GPIO)    (configured in radio driver)
    // * P1.1 RFM CLK (Primary) (configured in radio driver)
    // * P1.2 RFM MO  (Primary) (configured in radio driver)
    // * P1.3 RFM MI  (Primary) (configured in radio driver)
    // * P1.4 IPC TX  (Primary)
    // * P1.5 IPC RX  (Primary)
    // * P1.6 RFM CE  (GPIO)    (configured in radio driver)
    // * P1.7 RFM IRQ (GPIO in) (configured in radio driver)

    // IPC TX/RX
    P1SEL0 |= BIT4+BIT5;
    P1SEL1 &= ~(BIT4+BIT5); // unneeded but whatever.

    // Port 2:
    // -------
    // * P2.0 LFXT (Primary)
    // * P2.1 LFXT (Primary)
    // * P2.2 PWSW (GPIO in w/ pull-up) (right/down is HIGH)
    //
    //   There are no other usable GPIO pins on the device.

    P2SEL1 = 0b011; // MSB
    P2SEL0 = 0b000; // LSB
    P2DIR &= ~BIT2; // Switch pin set to input.
    P2REN |= BIT2;  // Switch resistor enable
    P2OUT |= BIT2;  // Switch resistor pull UP direction
}

/// Initialize all the clock sources for the radio MCU.
void init_clocks() {
    // CLOCK SOURCES
    // =============

    // Fixed sources:
    //      REFO     32k Integrated 32 kHz RC oscillator
    //      VLO      10k Very low power low-frequency oscillator
    //      MODOSC   5M  for MODCLK

    // Configurable sources:
    // LFXT (Low frequency external crystal)
    CS_turnOnXT1LF(
            CS_XT1_DRIVE_0
    );

    CS_initClockSignal(
            CS_ACLK,
            CS_XT1CLK_SELECT,
            CS_CLOCK_DIVIDER_1
    );

    //clear all OSC fault flag
    CS_clearAllOscFlagsWithTimeout(1000);

    // DCO  (Digitally-controlled oscillator)
    //  Let's bring this up to 8 MHz or so.

    __bis_SR_register(SCG0);                // disable FLL
    CSCTL3 |= SELREF__XT1CLK;               // Set XT1CLK as FLL reference source
    CSCTL0 = 0;                             // clear DCO and MOD registers
    CSCTL1 &= ~(DCORSEL_7);                 // Clear DCO frequency select bits first
    CSCTL1 |= DCORSEL_3;                    // Set DCO = 8MHz
    CSCTL2 = FLLD_0 + 243;                  // DCODIV = /1
//    CSCTL2 = FLLD_3 + 243;                  // DCODIV = /8
    __delay_cycles(3);
    __bic_SR_register(SCG0);                // enable FLL
    while(CSCTL7 & (FLLUNLOCK0 | FLLUNLOCK1)); // Poll until FLL is locked

    CS_clearAllOscFlagsWithTimeout(1000);

    // SYSTEM CLOCKS
    // =============

    // MCLK (1 MHz)
    //  All sources but MODOSC are available at up to /128
    //  Set to DCO/8 = 1 MHz
    // IF YOU CHANGE THIS, YOU **MUST** CHANGE MCLK_FREQ_KHZ IN qc15.h!!!
    // SMCLK (1 MHz)
    //  Derived from MCLK with divider up to /8
    //  Set to MCLK/1, which we'll keep.
    // IF YOU CHANGE THIS, YOU **MUST** CHANGE SMCLK_FREQ_KHZ IN qc15.h!!!
    CSCTL5 |= DIVM_3 | DIVS_0;

    // MODCLK (5 MHz)
    //  This comes from MODOSC

    // ACLK
    //  Initializes to REFO, which is ~ 32k.
    //  This is OK, but we'd rather have it connected to our watch crystal,
    //   which will give us a more precise 32k signal.

    CS_initClockSignal(
            CS_ACLK,
            CS_XT1CLK_SELECT,
            CS_CLOCK_DIVIDER_1
    );
//    CSCTL4 = SELMS__DCOCLKDIV | SELA__XT1CLK;  // Set ACLK = XT1CLK = 32768Hz

    if (CSCTL7 & XT1OFFG) {
        // Crystal is no good.
        qc_clock.fault = 1;
    }
}

/// Set up the real time clock to give us a tick every 1/32 sec.
/**
 * This is a much less sophisticated RTC than we've used in the past on the
 * higher-end F and FR series MSP430s, but it's very simple to configure.
 * This configures it as a simple timer, firing an interrupt every 1/32
 * second. In this configuration, the `qc_clock` ticks have the following
 * values:
 *
 * * Second - 32 ticks
 * * Minute - 1,920 ticks
 * * Hour -  115,200 ticks
 * * Day - 2,764,800 ticks
 * * Conference - 11,059,200 ticks (approx 4 days)
 *
 * This means that 24 bits gives us about the right length to hold the
 * ticks since the beginning of the conference, and then we can max out the
 * counter at 2^24.
 */
void rtc_init() {
    // This is a much less sophisticated RTC than we've used in the past, on
    //  the higher end MSP430F and MSP430FR processors, but it's simple to
    //  configure, leaving it to software to do any of the "alarms" or
    //  interpretation of its value as actual dates and times. That's fine,
    //  because binary coded decimals hurt my brain box.

    // The RTC counter will tick for every cycle of its clock source (XT1,
    //  our external 32k crystal.)
    // We want an interrupt to fire every 1/32 second, so we're going to set
    //  the modulo register to be 0x0400 (1024, which is 32k/32).
    RTCMOD = 0x0400;
    // Now let's setup the control register. We're going to use ACLK as our
    //  clock source, so that we can use its fallback methods for clock
    //  sourcing to REFO, rather than having to mess around with that here.
    //  This means that even if XT1 fails we should have a reasonably good
    //  approximation of a 32k clock signal.

    // In order to use SMCLK or ACLK as an input, we need to do two things.
    //  We select that clock source for the RTC by setting RTCCTL.RTCSS=0b01,
    //  but first we need to configure register SYSCFG2.RTCCLK=RTC_ACLK (0b1).
    SYSCFG2 |= RTCCKSEL__RTC_ACLK;

    // RTCSR_1 means "clear the counter and reload from RTCMOD."
    RTCCTL = RTCSS__SMCLK | RTCSR_1; // SMCLK here -> ACLK, really.
    RTCIV; // Read the vector to clear the interrupt.

    RTCCTL |= RTCIE; // Enable the interrupt.
}

void poll_switch() {
    // right is HIGH ("off")
    static uint8_t sw_read_prev = 0;
    static uint8_t sw_read = 0;

    sw_read = P2IN & BIT2;
    if (sw_read == sw_read_prev && sw_read != sw_state) {
        // We're (a) debounced, and (b) detecting a change:
        sw_state = sw_read;
        // raise a signal:
        s_switch = 1;
    }
    sw_read_prev = sw_read;
}

uint16_t next_nearby_badge_id(uint16_t id_curr) {
    uint16_t id_next = id_curr;

    if (id_next == 0xFFFF) {
        // Asked us for "ANY"
        if (ids_in_range[0].intervals_left)
            return 0;
        else {
            id_next = 0;
            id_curr = 0;
        }
    }

    do {
        id_next++;
        if (id_next == QC15_BADGES_IN_SYSTEM)
            id_next = 0;
    } while (id_next != id_curr && !ids_in_range[id_next].intervals_left);
    if (ids_in_range[id_next].intervals_left)
        return id_next;
    else
        return 0xFFFF;
}

uint16_t prev_nearby_badge_id(uint16_t id_curr) {
    uint16_t id_prev = id_curr;

    if (id_prev == 0xFFFF) {
        // Asked us for "ANY"
        if (ids_in_range[QC15_BADGES_IN_SYSTEM-1].intervals_left)
            return QC15_BADGES_IN_SYSTEM-1;
        else {
            id_prev = QC15_BADGES_IN_SYSTEM-1;
            id_curr = QC15_BADGES_IN_SYSTEM-1;
        }
    }

    do {
        if (id_prev == 0)
            id_prev = QC15_BADGES_IN_SYSTEM;
        id_prev--;
    } while (id_prev != id_curr && !ids_in_range[id_prev].intervals_left);
    if (ids_in_range[id_prev].intervals_left)
        return id_prev;
    else
        return 0xFFFF;
}

void handle_ipc_rx(uint8_t *rx_buf) {
    uint16_t id;
    switch(rx_buf[0] & 0xF0) {
    case IPC_MSG_REBOOT:
        PMMCTL0 |= PMMSWPOR; // Software reboot.
        break; // this hardly seems necessary.
    case IPC_MSG_STATS_UPDATE:
        // A stats update, which may be solicited or unsolicited:
        memcpy(&badge_status, &rx_buf[1], sizeof(qc15status));
        break;
    case IPC_MSG_GD_EN:
        // Send 3 connect advertisements:
        s_connect_needed = RADIO_CONNECT_ADVERTISEMENT_COUNT;
        break;
    case IPC_MSG_GD_DL:
        // TODO: Validate ID, return fail if bad.
        memcpy(&id, &rx_buf[1], 2);
        if (ids_in_range[id].connect_intervals) {
            // It's downloadable.
            s_download_needed = 1;
            radio_download_id = id;
            // TODO: Signal success regardless.
        } else {
            while (!ipc_tx_byte(IPC_MSG_GD_DL_FAILURE));
        }
        break;
    case IPC_MSG_ID_INC:
        // Send back the ID of the next nearby badge, or 0xFFFF for none.
        memcpy(&id, &rx_buf[1], 2);
        if (rx_buf[0] & 0x01) // "next"
            id = next_nearby_badge_id(id);
        else
            id = prev_nearby_badge_id(id);
        while (!ipc_tx_op_buf(
                ids_in_range[id].connect_intervals? IPC_MSG_ID_INC|IPC_MSG_ID_CONNECTABLE : IPC_MSG_ID_INC,
                (uint8_t *)&id,
                2
            ));
        break;
    case IPC_MSG_CALIBRATE_FREQ:
        radio_frequency_done = 0;
    default:
        break;
    }
}

void handle_global_signals(uint8_t block_radio) {
    if (!block_radio && f_rfm75_interrupt) {
        rfm75_deferred_interrupt();
    }

    if (f_time_loop) {
        f_time_loop = 0;
        poll_switch();

        if (!radio_frequency_done) {
            if (qc_clock.time % 32 == 0) {
                // 1 second per frequency.
                radio_frequency++;

                if (radio_frequency == FREQ_MIN+FREQ_NUM) {
                    // We just finished our last one.
                    uint16_t cnt = 0;
                    for (uint8_t i=FREQ_MIN; i<FREQ_MIN+FREQ_NUM; i++) {
                        if (rx_cnt[i-FREQ_MIN] > cnt) {
                            cnt = rx_cnt[i-FREQ_MIN];
                            radio_frequency = i;
                        }
                    }
                    if (cnt) {
                        // If we got ANYTHING AT ALL, go ahead and conclude
                        //  our search.
                        radio_frequency_done = 1;
                        while (!ipc_tx_byte(IPC_MSG_CALIBRATE_FREQ));
                    } else {
                        radio_frequency = FREQ_MIN; // restart the sweep
                    }
                }
                rfm75_write_reg(0x05, radio_frequency);
            }
        }

        if (!block_radio && qc_clock.time % 512 == 0) {
            // Every 16 seconds,
            s_radio_interval = 1;
        }
        if (qc_clock.time % 1024 == 256) { // try to avoid conflict w/ above
            // Attempt this every 32 seconds.
            ipc_tx_op_buf(IPC_MSG_TIME_UPDATE, &qc_clock, sizeof(qc_clock_t));
        }
    }

    if (f_ipc_rx) {
        f_ipc_rx = 0;
        if (ipc_get_rx(rx_from_main)) {
            handle_ipc_rx(rx_from_main);
        }
    }

    if (s_switch) {
        // The switch has been toggled. So we need to send a message to
        //  that effect. This is a fairly important message, so we'll
        //  keep trying to send it every time we get here, until it
        //  succeeds. But we're not going to wait for an ACK.
        // Because the switch is "active low" (that is, LEFT
        //  is "ON" and corresponds to LOW), we're going to take this
        //  opportunity to evaluate sw_state and reverse it.
        if (ipc_tx_byte(IPC_MSG_SWITCH | (sw_state ? 0 : 1))) {
            s_switch = 0;
        }
    }
}

void main (void)
{
    WDT_A_hold(WDT_A_BASE);

    init_io();
    init_clocks();
    ipc_init();
    rtc_init();
    radio_init(0);
    // Unlock information memory for writing.
    SYSCFG0 = FRWPPW | PFWP;

    __bis_SR_register(GIE);

    bootstrap();

    delay_millis(150); // CRAZY radio boot-up time before re-initializing it.

    // Reinitialize the radio with our correct ID:
    radio_init(badge_status.badge_id);

    while (1) {
        handle_global_signals(0);


        // Don't even bother checking any of the radio-transmit-causing signals
        //  unless we're in a state where TX is available.
        if (rfm75_tx_avail()) {
            if (s_connect_needed) {
                s_connect_needed--;
                radio_set_connectable();
            }

            if (s_download_needed) {
                s_download_needed = 0;
                radio_send_download(radio_download_id);
            }

            if (s_need_progress_tx) {
                s_need_progress_tx = 0;
                radio_send_progress_frame(progress_tx_id);
            }

            if (s_radio_interval) {
                s_radio_interval = 0;
                radio_interval();
            }
        }

        if (f_ipc_rx || f_rfm75_interrupt || f_time_loop)
            continue; // Don't sleep if we have a deferred interrupt pending.

        LPM;
    }
}

#pragma vector=RTC_VECTOR
__interrupt
void RTC_ISR() {
    if (RTCIV == RTCIV__RTCIFG) {
        f_time_loop = 1;
        qc_clock.time++;
        if (qc_clock.time == 536870912) {
            qc_clock.time = 268435456;
        }
        LPM_EXIT;
    }
}
