#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1c6e750 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1c6e8e0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1c612d0 .functor NOT 1, L_0x1cbc420, C4<0>, C4<0>, C4<0>;
L_0x1cbc200 .functor XOR 2, L_0x1cbc0a0, L_0x1cbc160, C4<00>, C4<00>;
L_0x1cbc310 .functor XOR 2, L_0x1cbc200, L_0x1cbc270, C4<00>, C4<00>;
v0x1cb7d00_0 .net *"_ivl_10", 1 0, L_0x1cbc270;  1 drivers
v0x1cb7e00_0 .net *"_ivl_12", 1 0, L_0x1cbc310;  1 drivers
v0x1cb7ee0_0 .net *"_ivl_2", 1 0, L_0x1cbb0c0;  1 drivers
v0x1cb7fa0_0 .net *"_ivl_4", 1 0, L_0x1cbc0a0;  1 drivers
v0x1cb8080_0 .net *"_ivl_6", 1 0, L_0x1cbc160;  1 drivers
v0x1cb81b0_0 .net *"_ivl_8", 1 0, L_0x1cbc200;  1 drivers
v0x1cb8290_0 .net "a", 0 0, v0x1cb4e30_0;  1 drivers
v0x1cb8330_0 .net "b", 0 0, v0x1cb4ed0_0;  1 drivers
v0x1cb83d0_0 .net "c", 0 0, v0x1cb4f70_0;  1 drivers
v0x1cb8470_0 .var "clk", 0 0;
v0x1cb8510_0 .net "d", 0 0, v0x1cb50b0_0;  1 drivers
v0x1cb85b0_0 .net "out_pos_dut", 0 0, L_0x1cbbf20;  1 drivers
v0x1cb8650_0 .net "out_pos_ref", 0 0, L_0x1cb9b80;  1 drivers
v0x1cb86f0_0 .net "out_sop_dut", 0 0, L_0x1cbaae0;  1 drivers
v0x1cb8790_0 .net "out_sop_ref", 0 0, L_0x1c8f5e0;  1 drivers
v0x1cb8830_0 .var/2u "stats1", 223 0;
v0x1cb88d0_0 .var/2u "strobe", 0 0;
v0x1cb8970_0 .net "tb_match", 0 0, L_0x1cbc420;  1 drivers
v0x1cb8a40_0 .net "tb_mismatch", 0 0, L_0x1c612d0;  1 drivers
v0x1cb8ae0_0 .net "wavedrom_enable", 0 0, v0x1cb5380_0;  1 drivers
v0x1cb8bb0_0 .net "wavedrom_title", 511 0, v0x1cb5420_0;  1 drivers
L_0x1cbb0c0 .concat [ 1 1 0 0], L_0x1cb9b80, L_0x1c8f5e0;
L_0x1cbc0a0 .concat [ 1 1 0 0], L_0x1cb9b80, L_0x1c8f5e0;
L_0x1cbc160 .concat [ 1 1 0 0], L_0x1cbbf20, L_0x1cbaae0;
L_0x1cbc270 .concat [ 1 1 0 0], L_0x1cb9b80, L_0x1c8f5e0;
L_0x1cbc420 .cmp/eeq 2, L_0x1cbb0c0, L_0x1cbc310;
S_0x1c6ea70 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1c6e8e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1c616b0 .functor AND 1, v0x1cb4f70_0, v0x1cb50b0_0, C4<1>, C4<1>;
L_0x1c61a90 .functor NOT 1, v0x1cb4e30_0, C4<0>, C4<0>, C4<0>;
L_0x1c61e70 .functor NOT 1, v0x1cb4ed0_0, C4<0>, C4<0>, C4<0>;
L_0x1c620f0 .functor AND 1, L_0x1c61a90, L_0x1c61e70, C4<1>, C4<1>;
L_0x1c792e0 .functor AND 1, L_0x1c620f0, v0x1cb4f70_0, C4<1>, C4<1>;
L_0x1c8f5e0 .functor OR 1, L_0x1c616b0, L_0x1c792e0, C4<0>, C4<0>;
L_0x1cb9000 .functor NOT 1, v0x1cb4ed0_0, C4<0>, C4<0>, C4<0>;
L_0x1cb9070 .functor OR 1, L_0x1cb9000, v0x1cb50b0_0, C4<0>, C4<0>;
L_0x1cb9180 .functor AND 1, v0x1cb4f70_0, L_0x1cb9070, C4<1>, C4<1>;
L_0x1cb9240 .functor NOT 1, v0x1cb4e30_0, C4<0>, C4<0>, C4<0>;
L_0x1cb9310 .functor OR 1, L_0x1cb9240, v0x1cb4ed0_0, C4<0>, C4<0>;
L_0x1cb9380 .functor AND 1, L_0x1cb9180, L_0x1cb9310, C4<1>, C4<1>;
L_0x1cb9500 .functor NOT 1, v0x1cb4ed0_0, C4<0>, C4<0>, C4<0>;
L_0x1cb9570 .functor OR 1, L_0x1cb9500, v0x1cb50b0_0, C4<0>, C4<0>;
L_0x1cb9490 .functor AND 1, v0x1cb4f70_0, L_0x1cb9570, C4<1>, C4<1>;
L_0x1cb9700 .functor NOT 1, v0x1cb4e30_0, C4<0>, C4<0>, C4<0>;
L_0x1cb9800 .functor OR 1, L_0x1cb9700, v0x1cb50b0_0, C4<0>, C4<0>;
L_0x1cb98c0 .functor AND 1, L_0x1cb9490, L_0x1cb9800, C4<1>, C4<1>;
L_0x1cb9a70 .functor XNOR 1, L_0x1cb9380, L_0x1cb98c0, C4<0>, C4<0>;
v0x1c60c00_0 .net *"_ivl_0", 0 0, L_0x1c616b0;  1 drivers
v0x1c61000_0 .net *"_ivl_12", 0 0, L_0x1cb9000;  1 drivers
v0x1c613e0_0 .net *"_ivl_14", 0 0, L_0x1cb9070;  1 drivers
v0x1c617c0_0 .net *"_ivl_16", 0 0, L_0x1cb9180;  1 drivers
v0x1c61ba0_0 .net *"_ivl_18", 0 0, L_0x1cb9240;  1 drivers
v0x1c61f80_0 .net *"_ivl_2", 0 0, L_0x1c61a90;  1 drivers
v0x1c62200_0 .net *"_ivl_20", 0 0, L_0x1cb9310;  1 drivers
v0x1cb33a0_0 .net *"_ivl_24", 0 0, L_0x1cb9500;  1 drivers
v0x1cb3480_0 .net *"_ivl_26", 0 0, L_0x1cb9570;  1 drivers
v0x1cb3560_0 .net *"_ivl_28", 0 0, L_0x1cb9490;  1 drivers
v0x1cb3640_0 .net *"_ivl_30", 0 0, L_0x1cb9700;  1 drivers
v0x1cb3720_0 .net *"_ivl_32", 0 0, L_0x1cb9800;  1 drivers
v0x1cb3800_0 .net *"_ivl_36", 0 0, L_0x1cb9a70;  1 drivers
L_0x7f007bbfb018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1cb38c0_0 .net *"_ivl_38", 0 0, L_0x7f007bbfb018;  1 drivers
v0x1cb39a0_0 .net *"_ivl_4", 0 0, L_0x1c61e70;  1 drivers
v0x1cb3a80_0 .net *"_ivl_6", 0 0, L_0x1c620f0;  1 drivers
v0x1cb3b60_0 .net *"_ivl_8", 0 0, L_0x1c792e0;  1 drivers
v0x1cb3c40_0 .net "a", 0 0, v0x1cb4e30_0;  alias, 1 drivers
v0x1cb3d00_0 .net "b", 0 0, v0x1cb4ed0_0;  alias, 1 drivers
v0x1cb3dc0_0 .net "c", 0 0, v0x1cb4f70_0;  alias, 1 drivers
v0x1cb3e80_0 .net "d", 0 0, v0x1cb50b0_0;  alias, 1 drivers
v0x1cb3f40_0 .net "out_pos", 0 0, L_0x1cb9b80;  alias, 1 drivers
v0x1cb4000_0 .net "out_sop", 0 0, L_0x1c8f5e0;  alias, 1 drivers
v0x1cb40c0_0 .net "pos0", 0 0, L_0x1cb9380;  1 drivers
v0x1cb4180_0 .net "pos1", 0 0, L_0x1cb98c0;  1 drivers
L_0x1cb9b80 .functor MUXZ 1, L_0x7f007bbfb018, L_0x1cb9380, L_0x1cb9a70, C4<>;
S_0x1cb4300 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1c6e8e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1cb4e30_0 .var "a", 0 0;
v0x1cb4ed0_0 .var "b", 0 0;
v0x1cb4f70_0 .var "c", 0 0;
v0x1cb5010_0 .net "clk", 0 0, v0x1cb8470_0;  1 drivers
v0x1cb50b0_0 .var "d", 0 0;
v0x1cb51a0_0 .var/2u "fail", 0 0;
v0x1cb5240_0 .var/2u "fail1", 0 0;
v0x1cb52e0_0 .net "tb_match", 0 0, L_0x1cbc420;  alias, 1 drivers
v0x1cb5380_0 .var "wavedrom_enable", 0 0;
v0x1cb5420_0 .var "wavedrom_title", 511 0;
E_0x1c6d0c0/0 .event negedge, v0x1cb5010_0;
E_0x1c6d0c0/1 .event posedge, v0x1cb5010_0;
E_0x1c6d0c0 .event/or E_0x1c6d0c0/0, E_0x1c6d0c0/1;
S_0x1cb4630 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1cb4300;
 .timescale -12 -12;
v0x1cb4870_0 .var/2s "i", 31 0;
E_0x1c6cf60 .event posedge, v0x1cb5010_0;
S_0x1cb4970 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1cb4300;
 .timescale -12 -12;
v0x1cb4b70_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1cb4c50 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1cb4300;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1cb5600 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1c6e8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1cb9d30 .functor NOT 1, v0x1cb4e30_0, C4<0>, C4<0>, C4<0>;
L_0x1cb9dc0 .functor NOT 1, v0x1cb4ed0_0, C4<0>, C4<0>, C4<0>;
L_0x1cb9f60 .functor AND 1, L_0x1cb9d30, L_0x1cb9dc0, C4<1>, C4<1>;
L_0x1cba070 .functor AND 1, L_0x1cb9f60, v0x1cb4f70_0, C4<1>, C4<1>;
L_0x1cba270 .functor NOT 1, v0x1cb50b0_0, C4<0>, C4<0>, C4<0>;
L_0x1cba3f0 .functor AND 1, L_0x1cba070, L_0x1cba270, C4<1>, C4<1>;
L_0x1cba540 .functor AND 1, v0x1cb4e30_0, v0x1cb4ed0_0, C4<1>, C4<1>;
L_0x1cba6c0 .functor AND 1, L_0x1cba540, v0x1cb4f70_0, C4<1>, C4<1>;
L_0x1cba7d0 .functor NOT 1, v0x1cb50b0_0, C4<0>, C4<0>, C4<0>;
L_0x1cba840 .functor AND 1, L_0x1cba6c0, L_0x1cba7d0, C4<1>, C4<1>;
L_0x1cba9b0 .functor OR 1, L_0x1cba3f0, L_0x1cba840, C4<0>, C4<0>;
L_0x1cbaa70 .functor AND 1, v0x1cb4e30_0, v0x1cb4ed0_0, C4<1>, C4<1>;
L_0x1cbab50 .functor AND 1, L_0x1cbaa70, v0x1cb4f70_0, C4<1>, C4<1>;
L_0x1cbac10 .functor AND 1, L_0x1cbab50, v0x1cb50b0_0, C4<1>, C4<1>;
L_0x1cbaae0 .functor OR 1, L_0x1cba9b0, L_0x1cbac10, C4<0>, C4<0>;
L_0x1cbae40 .functor OR 1, v0x1cb4ed0_0, v0x1cb4f70_0, C4<0>, C4<0>;
L_0x1cbaf40 .functor NOT 1, v0x1cb50b0_0, C4<0>, C4<0>, C4<0>;
L_0x1cbafb0 .functor OR 1, L_0x1cbae40, L_0x1cbaf40, C4<0>, C4<0>;
L_0x1cbb160 .functor NOT 1, v0x1cb4ed0_0, C4<0>, C4<0>, C4<0>;
L_0x1cbb1d0 .functor OR 1, v0x1cb4e30_0, L_0x1cbb160, C4<0>, C4<0>;
L_0x1cbb340 .functor NOT 1, v0x1cb4f70_0, C4<0>, C4<0>, C4<0>;
L_0x1cbb3b0 .functor OR 1, L_0x1cbb1d0, L_0x1cbb340, C4<0>, C4<0>;
L_0x1cbb580 .functor OR 1, L_0x1cbb3b0, v0x1cb50b0_0, C4<0>, C4<0>;
L_0x1cbb640 .functor AND 1, L_0x1cbafb0, L_0x1cbb580, C4<1>, C4<1>;
L_0x1cbb820 .functor NOT 1, v0x1cb4ed0_0, C4<0>, C4<0>, C4<0>;
L_0x1cbb890 .functor OR 1, v0x1cb4e30_0, L_0x1cbb820, C4<0>, C4<0>;
L_0x1cbba30 .functor NOT 1, v0x1cb4f70_0, C4<0>, C4<0>, C4<0>;
L_0x1cbbaa0 .functor OR 1, L_0x1cbb890, L_0x1cbba30, C4<0>, C4<0>;
L_0x1cbbca0 .functor NOT 1, v0x1cb50b0_0, C4<0>, C4<0>, C4<0>;
L_0x1cbbd10 .functor OR 1, L_0x1cbbaa0, L_0x1cbbca0, C4<0>, C4<0>;
L_0x1cbbf20 .functor AND 1, L_0x1cbb640, L_0x1cbbd10, C4<1>, C4<1>;
v0x1cb57c0_0 .net *"_ivl_0", 0 0, L_0x1cb9d30;  1 drivers
v0x1cb58a0_0 .net *"_ivl_10", 0 0, L_0x1cba3f0;  1 drivers
v0x1cb5980_0 .net *"_ivl_12", 0 0, L_0x1cba540;  1 drivers
v0x1cb5a70_0 .net *"_ivl_14", 0 0, L_0x1cba6c0;  1 drivers
v0x1cb5b50_0 .net *"_ivl_16", 0 0, L_0x1cba7d0;  1 drivers
v0x1cb5c80_0 .net *"_ivl_18", 0 0, L_0x1cba840;  1 drivers
v0x1cb5d60_0 .net *"_ivl_2", 0 0, L_0x1cb9dc0;  1 drivers
v0x1cb5e40_0 .net *"_ivl_20", 0 0, L_0x1cba9b0;  1 drivers
v0x1cb5f20_0 .net *"_ivl_22", 0 0, L_0x1cbaa70;  1 drivers
v0x1cb6090_0 .net *"_ivl_24", 0 0, L_0x1cbab50;  1 drivers
v0x1cb6170_0 .net *"_ivl_26", 0 0, L_0x1cbac10;  1 drivers
v0x1cb6250_0 .net *"_ivl_30", 0 0, L_0x1cbae40;  1 drivers
v0x1cb6330_0 .net *"_ivl_32", 0 0, L_0x1cbaf40;  1 drivers
v0x1cb6410_0 .net *"_ivl_34", 0 0, L_0x1cbafb0;  1 drivers
v0x1cb64f0_0 .net *"_ivl_36", 0 0, L_0x1cbb160;  1 drivers
v0x1cb65d0_0 .net *"_ivl_38", 0 0, L_0x1cbb1d0;  1 drivers
v0x1cb66b0_0 .net *"_ivl_4", 0 0, L_0x1cb9f60;  1 drivers
v0x1cb68a0_0 .net *"_ivl_40", 0 0, L_0x1cbb340;  1 drivers
v0x1cb6980_0 .net *"_ivl_42", 0 0, L_0x1cbb3b0;  1 drivers
v0x1cb6a60_0 .net *"_ivl_44", 0 0, L_0x1cbb580;  1 drivers
v0x1cb6b40_0 .net *"_ivl_46", 0 0, L_0x1cbb640;  1 drivers
v0x1cb6c20_0 .net *"_ivl_48", 0 0, L_0x1cbb820;  1 drivers
v0x1cb6d00_0 .net *"_ivl_50", 0 0, L_0x1cbb890;  1 drivers
v0x1cb6de0_0 .net *"_ivl_52", 0 0, L_0x1cbba30;  1 drivers
v0x1cb6ec0_0 .net *"_ivl_54", 0 0, L_0x1cbbaa0;  1 drivers
v0x1cb6fa0_0 .net *"_ivl_56", 0 0, L_0x1cbbca0;  1 drivers
v0x1cb7080_0 .net *"_ivl_58", 0 0, L_0x1cbbd10;  1 drivers
v0x1cb7160_0 .net *"_ivl_6", 0 0, L_0x1cba070;  1 drivers
v0x1cb7240_0 .net *"_ivl_8", 0 0, L_0x1cba270;  1 drivers
v0x1cb7320_0 .net "a", 0 0, v0x1cb4e30_0;  alias, 1 drivers
v0x1cb73c0_0 .net "b", 0 0, v0x1cb4ed0_0;  alias, 1 drivers
v0x1cb74b0_0 .net "c", 0 0, v0x1cb4f70_0;  alias, 1 drivers
v0x1cb75a0_0 .net "d", 0 0, v0x1cb50b0_0;  alias, 1 drivers
v0x1cb78a0_0 .net "out_pos", 0 0, L_0x1cbbf20;  alias, 1 drivers
v0x1cb7960_0 .net "out_sop", 0 0, L_0x1cbaae0;  alias, 1 drivers
S_0x1cb7ae0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1c6e8e0;
 .timescale -12 -12;
E_0x1c569f0 .event anyedge, v0x1cb88d0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1cb88d0_0;
    %nor/r;
    %assign/vec4 v0x1cb88d0_0, 0;
    %wait E_0x1c569f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1cb4300;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cb51a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cb5240_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1cb4300;
T_4 ;
    %wait E_0x1c6d0c0;
    %load/vec4 v0x1cb52e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cb51a0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1cb4300;
T_5 ;
    %wait E_0x1c6cf60;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1cb50b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cb4f70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cb4ed0_0, 0;
    %assign/vec4 v0x1cb4e30_0, 0;
    %wait E_0x1c6cf60;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1cb50b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cb4f70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cb4ed0_0, 0;
    %assign/vec4 v0x1cb4e30_0, 0;
    %wait E_0x1c6cf60;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1cb50b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cb4f70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cb4ed0_0, 0;
    %assign/vec4 v0x1cb4e30_0, 0;
    %wait E_0x1c6cf60;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1cb50b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cb4f70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cb4ed0_0, 0;
    %assign/vec4 v0x1cb4e30_0, 0;
    %wait E_0x1c6cf60;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1cb50b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cb4f70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cb4ed0_0, 0;
    %assign/vec4 v0x1cb4e30_0, 0;
    %wait E_0x1c6cf60;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1cb50b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cb4f70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cb4ed0_0, 0;
    %assign/vec4 v0x1cb4e30_0, 0;
    %wait E_0x1c6cf60;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1cb50b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cb4f70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cb4ed0_0, 0;
    %assign/vec4 v0x1cb4e30_0, 0;
    %wait E_0x1c6cf60;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1cb50b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cb4f70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cb4ed0_0, 0;
    %assign/vec4 v0x1cb4e30_0, 0;
    %wait E_0x1c6cf60;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1cb50b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cb4f70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cb4ed0_0, 0;
    %assign/vec4 v0x1cb4e30_0, 0;
    %wait E_0x1c6cf60;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1cb50b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cb4f70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cb4ed0_0, 0;
    %assign/vec4 v0x1cb4e30_0, 0;
    %wait E_0x1c6cf60;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1cb50b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cb4f70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cb4ed0_0, 0;
    %assign/vec4 v0x1cb4e30_0, 0;
    %wait E_0x1c6cf60;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1cb50b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cb4f70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cb4ed0_0, 0;
    %assign/vec4 v0x1cb4e30_0, 0;
    %wait E_0x1c6cf60;
    %load/vec4 v0x1cb51a0_0;
    %store/vec4 v0x1cb5240_0, 0, 1;
    %fork t_1, S_0x1cb4630;
    %jmp t_0;
    .scope S_0x1cb4630;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1cb4870_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1cb4870_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1c6cf60;
    %load/vec4 v0x1cb4870_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1cb50b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cb4f70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cb4ed0_0, 0;
    %assign/vec4 v0x1cb4e30_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1cb4870_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1cb4870_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1cb4300;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c6d0c0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1cb50b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cb4f70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cb4ed0_0, 0;
    %assign/vec4 v0x1cb4e30_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1cb51a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1cb5240_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1c6e8e0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cb8470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cb88d0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1c6e8e0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1cb8470_0;
    %inv;
    %store/vec4 v0x1cb8470_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1c6e8e0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1cb5010_0, v0x1cb8a40_0, v0x1cb8290_0, v0x1cb8330_0, v0x1cb83d0_0, v0x1cb8510_0, v0x1cb8790_0, v0x1cb86f0_0, v0x1cb8650_0, v0x1cb85b0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1c6e8e0;
T_9 ;
    %load/vec4 v0x1cb8830_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1cb8830_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1cb8830_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1cb8830_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1cb8830_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1cb8830_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1cb8830_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1cb8830_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1cb8830_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1cb8830_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1c6e8e0;
T_10 ;
    %wait E_0x1c6d0c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1cb8830_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cb8830_0, 4, 32;
    %load/vec4 v0x1cb8970_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1cb8830_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cb8830_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1cb8830_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cb8830_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1cb8790_0;
    %load/vec4 v0x1cb8790_0;
    %load/vec4 v0x1cb86f0_0;
    %xor;
    %load/vec4 v0x1cb8790_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1cb8830_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cb8830_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1cb8830_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cb8830_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1cb8650_0;
    %load/vec4 v0x1cb8650_0;
    %load/vec4 v0x1cb85b0_0;
    %xor;
    %load/vec4 v0x1cb8650_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1cb8830_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cb8830_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1cb8830_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cb8830_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/human/ece241_2013_q2/iter0/response4/top_module.sv";
