-- ==============================================================
-- Generated by Vitis HLS v2024.2.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity sikep503_kem_enc_hw_fpadd503_58_60_Pipeline_VITIS_LOOP_28_2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    c_0_offset : IN STD_LOGIC_VECTOR (0 downto 0);
    c_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    c_0_ce0 : OUT STD_LOGIC;
    c_0_we0 : OUT STD_LOGIC;
    c_0_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    c_0_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    c_0_ce1 : OUT STD_LOGIC;
    c_0_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    c_1_offset : IN STD_LOGIC_VECTOR (0 downto 0);
    c_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    c_1_ce0 : OUT STD_LOGIC;
    c_1_we0 : OUT STD_LOGIC;
    c_1_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    c_1_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    c_1_ce1 : OUT STD_LOGIC;
    c_1_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    carry_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    carry_out_ap_vld : OUT STD_LOGIC );
end;


architecture behav of sikep503_kem_enc_hw_fpadd503_58_60_Pipeline_VITIS_LOOP_28_2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln28_fu_147_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal p503x2_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal p503x2_1_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal carry_reg_126 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_reg_307 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln28_reg_313 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln28_reg_313_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln28_reg_313_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal c_0_addr_reg_317 : STD_LOGIC_VECTOR (2 downto 0);
    signal c_0_addr_reg_317_pp0_iter1_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal c_0_addr_reg_317_pp0_iter2_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal c_1_addr_reg_323 : STD_LOGIC_VECTOR (2 downto 0);
    signal c_1_addr_reg_323_pp0_iter1_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal c_1_addr_reg_323_pp0_iter2_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln28_fu_200_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln28_reg_329 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln28_reg_329_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln29_fu_206_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln29_reg_333 : STD_LOGIC_VECTOR (63 downto 0);
    signal tempReg_fu_219_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tempReg_reg_345 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_reg_352 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_65_fu_284_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter2_stage0 : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_loop_init : STD_LOGIC;
    signal zext_ln29_12_fu_177_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln29_14_fu_190_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln29_13_fu_214_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_137_fu_56 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal add_ln28_fu_153_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_sig_allocacmp_i : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal c_0_ce1_local : STD_LOGIC;
    signal c_0_we0_local : STD_LOGIC;
    signal sub_ln29_fu_293_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal c_0_ce0_local : STD_LOGIC;
    signal c_1_ce1_local : STD_LOGIC;
    signal c_1_we0_local : STD_LOGIC;
    signal c_1_ce0_local : STD_LOGIC;
    signal p503x2_1_ce0_local : STD_LOGIC;
    signal lshr_ln20_5_fu_159_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_s_fu_169_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_519_fu_182_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln28_3_fu_203_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal xor_ln105_100_fu_229_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln105_fu_224_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln105_fu_235_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln105_101_fu_241_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal sub_ln95_fu_254_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln95_fu_259_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_207_fu_264_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln29_fu_272_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln29_fu_278_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln29_fu_289_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component sikep503_kem_enc_hw_fpadd503_149_3_Pipeline_VITIS_LOOP_28_2_p503x2_1_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    p503x2_1_U : component sikep503_kem_enc_hw_fpadd503_149_3_Pipeline_VITIS_LOOP_28_2_p503x2_1_ROM_AUTO_1R
    generic map (
        DataWidth => 64,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p503x2_1_address0,
        ce0 => p503x2_1_ce0_local,
        q0 => p503x2_1_q0);

    flow_control_loop_pipe_sequential_init_U : component sikep503_kem_enc_hw_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter2_stage0)) then 
                    ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    carry_reg_126_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                carry_reg_126 <= ap_const_lv1_0;
            elsif (((icmp_ln28_reg_313_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                carry_reg_126 <= carry_65_fu_284_p2;
            end if; 
        end if;
    end process;

    i_137_fu_56_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln28_fu_147_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    i_137_fu_56 <= add_ln28_fu_153_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_137_fu_56 <= ap_const_lv4_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                c_0_addr_reg_317 <= zext_ln29_12_fu_177_p1(3 - 1 downto 0);
                c_0_addr_reg_317_pp0_iter1_reg <= c_0_addr_reg_317;
                c_1_addr_reg_323 <= zext_ln29_14_fu_190_p1(3 - 1 downto 0);
                c_1_addr_reg_323_pp0_iter1_reg <= c_1_addr_reg_323;
                i_reg_307 <= ap_sig_allocacmp_i;
                icmp_ln28_reg_313 <= icmp_ln28_fu_147_p2;
                icmp_ln28_reg_313_pp0_iter1_reg <= icmp_ln28_reg_313;
                select_ln29_reg_333 <= select_ln29_fu_206_p3;
                trunc_ln28_reg_329 <= trunc_ln28_fu_200_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                c_0_addr_reg_317_pp0_iter2_reg <= c_0_addr_reg_317_pp0_iter1_reg;
                c_1_addr_reg_323_pp0_iter2_reg <= c_1_addr_reg_323_pp0_iter1_reg;
                icmp_ln28_reg_313_pp0_iter2_reg <= icmp_ln28_reg_313_pp0_iter1_reg;
                tempReg_reg_345 <= tempReg_fu_219_p2;
                tmp_reg_352 <= xor_ln105_101_fu_241_p2(63 downto 63);
                trunc_ln28_reg_329_pp0_iter2_reg <= trunc_ln28_reg_329;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln28_fu_153_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i) + unsigned(ap_const_lv4_1));
    and_ln29_fu_278_p2 <= (xor_ln29_fu_272_p2 and carry_reg_126);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln28_fu_147_p2)
    begin
        if (((icmp_ln28_fu_147_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter2_stage0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_subdone, icmp_ln28_reg_313_pp0_iter1_reg)
    begin
        if (((icmp_ln28_reg_313_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_condition_exit_pp0_iter2_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter2_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter2_reg, ap_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, i_137_fu_56)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_i <= ap_const_lv4_0;
        else 
            ap_sig_allocacmp_i <= i_137_fu_56;
        end if; 
    end process;

    c_0_address0 <= c_0_addr_reg_317_pp0_iter2_reg;
    c_0_address1 <= zext_ln29_12_fu_177_p1(3 - 1 downto 0);
    c_0_ce0 <= c_0_ce0_local;

    c_0_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            c_0_ce0_local <= ap_const_logic_1;
        else 
            c_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    c_0_ce1 <= c_0_ce1_local;

    c_0_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            c_0_ce1_local <= ap_const_logic_1;
        else 
            c_0_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    c_0_d0 <= sub_ln29_fu_293_p2;
    c_0_we0 <= c_0_we0_local;

    c_0_we0_local_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, trunc_ln28_reg_329_pp0_iter2_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (trunc_ln28_reg_329_pp0_iter2_reg = ap_const_lv1_0))) then 
            c_0_we0_local <= ap_const_logic_1;
        else 
            c_0_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    c_1_address0 <= c_1_addr_reg_323_pp0_iter2_reg;
    c_1_address1 <= zext_ln29_14_fu_190_p1(3 - 1 downto 0);
    c_1_ce0 <= c_1_ce0_local;

    c_1_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            c_1_ce0_local <= ap_const_logic_1;
        else 
            c_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    c_1_ce1 <= c_1_ce1_local;

    c_1_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            c_1_ce1_local <= ap_const_logic_1;
        else 
            c_1_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    c_1_d0 <= sub_ln29_fu_293_p2;
    c_1_we0 <= c_1_we0_local;

    c_1_we0_local_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, trunc_ln28_reg_329_pp0_iter2_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (trunc_ln28_reg_329_pp0_iter2_reg = ap_const_lv1_1))) then 
            c_1_we0_local <= ap_const_logic_1;
        else 
            c_1_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    carry_65_fu_284_p2 <= (tmp_reg_352 or and_ln29_fu_278_p2);
    carry_out <= carry_reg_126;

    carry_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln28_reg_313_pp0_iter1_reg, ap_loop_exit_ready_pp0_iter2_reg)
    begin
        if (((icmp_ln28_reg_313_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_1))) then 
            carry_out_ap_vld <= ap_const_logic_1;
        else 
            carry_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln28_fu_147_p2 <= "1" when (ap_sig_allocacmp_i = ap_const_lv4_8) else "0";
    lshr_ln20_5_fu_159_p4 <= ap_sig_allocacmp_i(2 downto 1);
    or_ln105_fu_235_p2 <= (xor_ln105_fu_224_p2 or xor_ln105_100_fu_229_p2);
    or_ln95_fu_259_p2 <= (tempReg_reg_345 or sub_ln95_fu_254_p2);
    p503x2_1_address0 <= zext_ln29_13_fu_214_p1(3 - 1 downto 0);

    p503x2_1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p503x2_1_ce0_local <= ap_const_logic_1;
        else 
            p503x2_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    select_ln29_fu_206_p3 <= 
        c_1_q1 when (trunc_ln28_fu_200_p1(0) = '1') else 
        c_0_q1;
    sub_ln29_fu_293_p2 <= std_logic_vector(unsigned(tempReg_reg_345) - unsigned(zext_ln29_fu_289_p1));
    sub_ln95_fu_254_p2 <= std_logic_vector(unsigned(ap_const_lv64_0) - unsigned(tempReg_reg_345));
    tempReg_fu_219_p2 <= std_logic_vector(unsigned(select_ln29_reg_333) - unsigned(p503x2_1_q0));
    tmp_207_fu_264_p3 <= or_ln95_fu_259_p2(63 downto 63);
    tmp_519_fu_182_p3 <= (c_1_offset & lshr_ln20_5_fu_159_p4);
    tmp_s_fu_169_p3 <= (c_0_offset & lshr_ln20_5_fu_159_p4);
    trunc_ln28_3_fu_203_p1 <= i_reg_307(3 - 1 downto 0);
    trunc_ln28_fu_200_p1 <= i_reg_307(1 - 1 downto 0);
    xor_ln105_100_fu_229_p2 <= (tempReg_fu_219_p2 xor p503x2_1_q0);
    xor_ln105_101_fu_241_p2 <= (select_ln29_reg_333 xor or_ln105_fu_235_p2);
    xor_ln105_fu_224_p2 <= (select_ln29_reg_333 xor p503x2_1_q0);
    xor_ln29_fu_272_p2 <= (tmp_207_fu_264_p3 xor ap_const_lv1_1);
    zext_ln29_12_fu_177_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_169_p3),32));
    zext_ln29_13_fu_214_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln28_3_fu_203_p1),32));
    zext_ln29_14_fu_190_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_519_fu_182_p3),32));
    zext_ln29_fu_289_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(carry_reg_126),64));
end behav;
