v 20130925 2
C 40000 40000 0 0 0 title-B.sym
C 50100 43800 1 0 0 ground.sym
C 45700 48400 1 0 0 input-1.sym
{
T 45700 48700 5 10 0 0 0 0 1
device=INPUT
T 45400 48400 5 10 1 1 0 0 1
refdes=IN1
}
T 46200 47300 8 10 0 1 0 0 1
netname=GND
T 44000 45000 8 10 0 1 0 0 1
netname=GND
C 46900 48300 1 0 0 capacitor-1.sym
{
T 47100 49000 5 10 0 0 0 0 1
device=CAPACITOR
T 47000 48800 5 10 1 1 0 0 1
refdes=C1
T 47100 49200 5 10 0 0 0 0 1
symversion=0.1
T 47400 48800 5 10 1 1 0 0 1
value=330p
}
C 47100 46900 1 0 0 capacitor-1.sym
{
T 47300 47600 5 10 0 0 0 0 1
device=CAPACITOR
T 47200 47400 5 10 1 1 0 0 1
refdes=C2
T 47300 47800 5 10 0 0 0 0 1
symversion=0.1
T 47600 47400 5 10 1 1 0 0 1
value=470p
}
C 47100 45200 1 0 0 capacitor-1.sym
{
T 47300 45900 5 10 0 0 0 0 1
device=CAPACITOR
T 47300 45700 5 10 1 1 0 0 1
refdes=C3
T 47300 46100 5 10 0 0 0 0 1
symversion=0.1
T 47600 45700 5 10 1 1 0 0 1
value=4.7n
}
C 50400 45800 1 90 0 resistor-variable-2.sym
{
T 50750 46500 5 10 1 1 180 0 1
refdes=P2
T 49500 46600 5 10 0 1 90 0 1
device=VARIABLE_RESISTOR
T 50500 46100 5 10 1 1 0 0 1
value=value=500k,var=treble
}
N 47800 48500 50300 48500 4
N 47100 47100 46900 47100 4
{
T 47100 47200 5 10 1 1 0 0 1
netname=3
}
N 46500 48500 46900 48500 4
{
T 46600 48600 5 10 1 1 0 0 1
netname=1
}
N 47100 45400 46900 45400 4
N 46900 48300 46900 48500 4
C 47000 47400 1 90 0 resistor-2.sym
{
T 46650 47800 5 10 0 0 90 0 1
device=RESISTOR
T 46700 48100 5 10 1 1 180 0 1
refdes=R1
T 46400 47700 5 10 1 1 0 0 1
value=100k
}
C 46800 46800 1 270 0 resistor-variable-2.sym
{
T 45950 46400 5 10 1 1 0 0 1
refdes=P1
T 47700 46000 5 10 0 1 270 0 1
device=VARIABLE_RESISTOR
T 45000 46100 5 10 1 1 0 0 1
value=value=500k,var=bass
}
N 46900 46800 46900 47400 4
{
T 46700 46900 5 10 1 1 0 0 1
netname=2
}
N 46900 45200 46900 45900 4
N 47400 46300 48600 46300 4
C 48600 46200 1 0 0 resistor-2.sym
{
T 49000 46550 5 10 0 0 0 0 1
device=RESISTOR
T 49300 46900 5 10 1 1 180 0 1
refdes=R2
T 48900 46500 5 10 1 1 0 0 1
value=180k
}
N 49700 46300 49700 48000 4
C 47000 44300 1 90 0 resistor-2.sym
{
T 46650 44700 5 10 0 0 90 0 1
device=RESISTOR
T 46700 45000 5 10 1 1 180 0 1
refdes=R3
T 46400 44600 5 10 1 1 0 0 1
value=10k
}
C 46700 43800 1 0 0 ground.sym
N 46900 44100 46900 44300 4
N 50300 48500 50300 46700 4
C 50500 44400 1 90 0 capacitor-1.sym
{
T 49800 44600 5 10 0 0 90 0 1
device=CAPACITOR
T 49900 45100 5 10 1 1 180 0 1
refdes=C4
T 49600 44600 5 10 0 0 90 0 1
symversion=0.1
T 50000 44800 5 10 1 1 180 0 1
value=3.3n
}
N 50300 45300 50300 45800 4
C 51500 47900 1 0 0 output-1.sym
{
T 51600 48200 5 10 0 0 0 0 1
device=OUTPUT
T 52400 47900 5 10 1 1 0 0 1
refdes=OUT1
}
N 49500 46300 49800 46300 4
N 50300 44100 50300 44400 4
N 49700 48000 51500 48000 4
N 48000 45400 48000 46300 4
N 48000 46300 48000 47100 4
