module Decoder(i, y);
    input [1:0] i;
    output [3:0] y;
	reg [3:0] y;
	always @ (i)
	begin 
	case (i)
	0:y=4'b0001;
	1:y=4'b0010;
	2:y=4'b0100;
	default:y=4'b1000;
	endcase
	end
endmodule