#Build: Fabric Compiler 2022.2-SP1-Lite, Build 132640, Aug 18 15:10 2023
#Install: E:\pango\PDS_2022.2-SP1-Lite\bin
#Application name: pds.exe
#OS: Windows 10 10.0.22621
#Hostname: Oranoutsider
Generated by Fabric Compiler (version 2022.2-SP1-Lite build 132640) at Fri Oct 27 07:26:05 2023
Parse module hierarchy of project 'E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Parse module hierarchy of project 'E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/hdmi_ddr_ov5640_top.v". 
Parse module hierarchy of project 'E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/hdmi_ddr_ov5640_top.v". 
Customize IP 'E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/wr_fram_buf.idf' ...
IP Compiler exited.
File "E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/PDS_HDMA/HDMA_fifo_ctrl.v" has been added to project successfully. 
File "E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/PDS_HDMA/HDMA_fifo_ctrl_top.v" has been added to project successfully. 
File "E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/PDS_HDMA/PDS_DDR3_WR.v" has been added to project successfully. 
File "E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/PDS_HDMA/PDS_HDMA.v" has been added to project successfully. 
Parse module hierarchy of project 'E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Customize IP 'u_rd_fifo' ...
C: Flow-2008: IP file modified: "E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/ipcore/u_rd_fifo/u_rd_fifo.idf". 
Parse module hierarchy of project 'E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
IP Compiler exited.
Customize IP 'E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/ipcore/u_rd_fifo/u_rd_fifo.idf' ...
IP Compiler exited.
Customize IP 'E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/ipcore/rd_fifo/rd_fifo.idf' ...
IP Compiler exited.
Customize IP 'E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/ipcore/rd_fifo/rd_fifo.idf' ...
IP Compiler exited.
File "E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/ipcore/u_rd_fifo/u_rd_fifo.idf" has been removed from project successfully. 
Parse module hierarchy of project 'E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Parse module hierarchy of project 'E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
W: No IP source file has been added to design or simulation category, no conflict. 
