<stg><name>dfm_Pipeline_VITIS_LOOP_114_2</name>


<trans_list>

<trans id="41" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="44" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="30" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:1 %trunc_ln_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %trunc_ln

]]></Node>
<StgValue><ssdm name="trunc_ln_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
newFuncRoot:2 %K_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %K

]]></Node>
<StgValue><ssdm name="K_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:3 %sext_ln114_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln114

]]></Node>
<StgValue><ssdm name="sext_ln114_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:4 %sext_ln114_cast = sext i62 %sext_ln114_read

]]></Node>
<StgValue><ssdm name="sext_ln114_cast"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Dbuf, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem3, void @empty_37, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_0, void @empty_26, void @empty_15, i32 16, i32 16, i32 16, i32 16, void @empty_15, void @empty_15, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="30" op_1_bw="30">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i30 0, i30 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:8 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="30" op_0_bw="30" op_1_bw="0">
<![CDATA[
for.inc:0 %j_1 = load i30 %j

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
for.inc:2 %icmp_ln114 = icmp_eq  i30 %j_1, i30 %K_read

]]></Node>
<StgValue><ssdm name="icmp_ln114"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
for.inc:4 %add_ln114 = add i30 %j_1, i30 1

]]></Node>
<StgValue><ssdm name="add_ln114"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:5 %br_ln114 = br i1 %icmp_ln114, void %for.inc.split, void %for.end.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="30">
<![CDATA[
for.inc.split:2 %trunc_ln116 = trunc i30 %j_1

]]></Node>
<StgValue><ssdm name="trunc_ln116"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:5 %add_ln116 = add i16 %trunc_ln116, i16 %trunc_ln_read

]]></Node>
<StgValue><ssdm name="add_ln116"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="30" op_1_bw="30" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:9 %store_ln114 = store i30 %add_ln114, i30 %j

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc:1 %gmem3_addr = getelementptr i32 %gmem3, i64 %sext_ln114_cast

]]></Node>
<StgValue><ssdm name="gmem3_addr"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 1073741823, i64 0

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:3 %gmem3_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem3_addr

]]></Node>
<StgValue><ssdm name="gmem3_addr_read"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0">
<![CDATA[
for.end.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:0 %specpipeline_ln115 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_15

]]></Node>
<StgValue><ssdm name="specpipeline_ln115"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:1 %specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31

]]></Node>
<StgValue><ssdm name="specloopname_ln114"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:4 %bitcast_ln116 = bitcast i32 %gmem3_addr_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="16">
<![CDATA[
for.inc.split:6 %zext_ln116 = zext i16 %add_ln116

]]></Node>
<StgValue><ssdm name="zext_ln116"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:7 %Dbuf_addr = getelementptr i32 %Dbuf, i64 0, i64 %zext_ln116

]]></Node>
<StgValue><ssdm name="Dbuf_addr"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
for.inc.split:8 %store_ln116 = store i32 %bitcast_ln116, i16 %Dbuf_addr

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:10 %br_ln114 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="45" name="gmem3" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem3"/></StgValue>
</port>
<port id="46" name="sext_ln114" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln114"/></StgValue>
</port>
<port id="47" name="K" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="K"/></StgValue>
</port>
<port id="48" name="trunc_ln" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="trunc_ln"/></StgValue>
</port>
<port id="49" name="Dbuf" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="Dbuf"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="51" from="StgValue_50" to="j" fromId="50" toId="6">
</dataflow>
<dataflow id="53" from="_ssdm_op_Read.ap_auto.i16" to="trunc_ln_read" fromId="52" toId="7">
</dataflow>
<dataflow id="54" from="trunc_ln" to="trunc_ln_read" fromId="48" toId="7">
</dataflow>
<dataflow id="56" from="_ssdm_op_Read.ap_auto.i30" to="K_read" fromId="55" toId="8">
</dataflow>
<dataflow id="57" from="K" to="K_read" fromId="47" toId="8">
</dataflow>
<dataflow id="59" from="_ssdm_op_Read.ap_auto.i62" to="sext_ln114_read" fromId="58" toId="9">
</dataflow>
<dataflow id="60" from="sext_ln114" to="sext_ln114_read" fromId="46" toId="9">
</dataflow>
<dataflow id="61" from="sext_ln114_read" to="sext_ln114_cast" fromId="9" toId="10">
</dataflow>
<dataflow id="63" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="62" toId="11">
</dataflow>
<dataflow id="64" from="Dbuf" to="specmemcore_ln0" fromId="49" toId="11">
</dataflow>
<dataflow id="66" from="StgValue_65" to="specmemcore_ln0" fromId="65" toId="11">
</dataflow>
<dataflow id="68" from="StgValue_67" to="specmemcore_ln0" fromId="67" toId="11">
</dataflow>
<dataflow id="70" from="StgValue_69" to="specmemcore_ln0" fromId="69" toId="11">
</dataflow>
<dataflow id="72" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="71" toId="12">
</dataflow>
<dataflow id="73" from="gmem3" to="specinterface_ln0" fromId="45" toId="12">
</dataflow>
<dataflow id="75" from="empty_37" to="specinterface_ln0" fromId="74" toId="12">
</dataflow>
<dataflow id="77" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="12">
</dataflow>
<dataflow id="78" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="12">
</dataflow>
<dataflow id="80" from="empty_15" to="specinterface_ln0" fromId="79" toId="12">
</dataflow>
<dataflow id="81" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="12">
</dataflow>
<dataflow id="82" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="12">
</dataflow>
<dataflow id="84" from="empty_0" to="specinterface_ln0" fromId="83" toId="12">
</dataflow>
<dataflow id="86" from="empty_26" to="specinterface_ln0" fromId="85" toId="12">
</dataflow>
<dataflow id="87" from="empty_15" to="specinterface_ln0" fromId="79" toId="12">
</dataflow>
<dataflow id="89" from="StgValue_88" to="specinterface_ln0" fromId="88" toId="12">
</dataflow>
<dataflow id="90" from="StgValue_88" to="specinterface_ln0" fromId="88" toId="12">
</dataflow>
<dataflow id="91" from="StgValue_88" to="specinterface_ln0" fromId="88" toId="12">
</dataflow>
<dataflow id="92" from="StgValue_88" to="specinterface_ln0" fromId="88" toId="12">
</dataflow>
<dataflow id="93" from="empty_15" to="specinterface_ln0" fromId="79" toId="12">
</dataflow>
<dataflow id="94" from="empty_15" to="specinterface_ln0" fromId="79" toId="12">
</dataflow>
<dataflow id="96" from="StgValue_95" to="specinterface_ln0" fromId="95" toId="12">
</dataflow>
<dataflow id="97" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="12">
</dataflow>
<dataflow id="99" from="StgValue_98" to="store_ln0" fromId="98" toId="13">
</dataflow>
<dataflow id="100" from="j" to="store_ln0" fromId="6" toId="13">
</dataflow>
<dataflow id="101" from="j" to="j_1" fromId="6" toId="15">
</dataflow>
<dataflow id="102" from="j_1" to="icmp_ln114" fromId="15" toId="16">
</dataflow>
<dataflow id="103" from="K_read" to="icmp_ln114" fromId="8" toId="16">
</dataflow>
<dataflow id="104" from="j_1" to="add_ln114" fromId="15" toId="17">
</dataflow>
<dataflow id="106" from="StgValue_105" to="add_ln114" fromId="105" toId="17">
</dataflow>
<dataflow id="107" from="icmp_ln114" to="br_ln114" fromId="16" toId="18">
</dataflow>
<dataflow id="108" from="j_1" to="trunc_ln116" fromId="15" toId="19">
</dataflow>
<dataflow id="109" from="trunc_ln116" to="add_ln116" fromId="19" toId="20">
</dataflow>
<dataflow id="110" from="trunc_ln_read" to="add_ln116" fromId="7" toId="20">
</dataflow>
<dataflow id="111" from="add_ln114" to="store_ln114" fromId="17" toId="21">
</dataflow>
<dataflow id="112" from="j" to="store_ln114" fromId="6" toId="21">
</dataflow>
<dataflow id="113" from="gmem3" to="gmem3_addr" fromId="45" toId="22">
</dataflow>
<dataflow id="114" from="sext_ln114_cast" to="gmem3_addr" fromId="10" toId="22">
</dataflow>
<dataflow id="116" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="115" toId="23">
</dataflow>
<dataflow id="118" from="StgValue_117" to="empty" fromId="117" toId="23">
</dataflow>
<dataflow id="120" from="StgValue_119" to="empty" fromId="119" toId="23">
</dataflow>
<dataflow id="121" from="StgValue_117" to="empty" fromId="117" toId="23">
</dataflow>
<dataflow id="123" from="_ssdm_op_Read.m_axi.p1i32" to="gmem3_addr_read" fromId="122" toId="24">
</dataflow>
<dataflow id="124" from="gmem3_addr" to="gmem3_addr_read" fromId="22" toId="24">
</dataflow>
<dataflow id="126" from="_ssdm_op_SpecPipeline" to="specpipeline_ln115" fromId="125" toId="25">
</dataflow>
<dataflow id="127" from="StgValue_50" to="specpipeline_ln115" fromId="50" toId="25">
</dataflow>
<dataflow id="128" from="StgValue_76" to="specpipeline_ln115" fromId="76" toId="25">
</dataflow>
<dataflow id="129" from="StgValue_76" to="specpipeline_ln115" fromId="76" toId="25">
</dataflow>
<dataflow id="130" from="StgValue_76" to="specpipeline_ln115" fromId="76" toId="25">
</dataflow>
<dataflow id="131" from="empty_15" to="specpipeline_ln115" fromId="79" toId="25">
</dataflow>
<dataflow id="133" from="_ssdm_op_SpecLoopName" to="specloopname_ln114" fromId="132" toId="26">
</dataflow>
<dataflow id="135" from="empty_31" to="specloopname_ln114" fromId="134" toId="26">
</dataflow>
<dataflow id="136" from="gmem3_addr_read" to="bitcast_ln116" fromId="24" toId="27">
</dataflow>
<dataflow id="137" from="add_ln116" to="zext_ln116" fromId="20" toId="28">
</dataflow>
<dataflow id="138" from="Dbuf" to="Dbuf_addr" fromId="49" toId="29">
</dataflow>
<dataflow id="139" from="StgValue_117" to="Dbuf_addr" fromId="117" toId="29">
</dataflow>
<dataflow id="140" from="zext_ln116" to="Dbuf_addr" fromId="28" toId="29">
</dataflow>
<dataflow id="141" from="bitcast_ln116" to="store_ln116" fromId="27" toId="30">
</dataflow>
<dataflow id="142" from="Dbuf_addr" to="store_ln116" fromId="29" toId="30">
</dataflow>
<dataflow id="143" from="icmp_ln114" to="StgValue_2" fromId="16" toId="2">
</dataflow>
<dataflow id="144" from="icmp_ln114" to="StgValue_3" fromId="16" toId="3">
</dataflow>
</dataflows>


</stg>
