Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Oct  5 15:30:22 2025
| Host         : dhcp-172-31-232-100.mobile.uci.edu running 64-bit unknown
| Command      : report_utilization -file myproject_utilization_placed.rpt -pb myproject_utilization_placed.pb
| Design       : myproject
| Device       : xcku5p-ffvb676-2-e
| Speed File   : -2
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+-------------------------+------+-------+------------+-----------+-------+
|        Site Type        | Used | Fixed | Prohibited | Available | Util% |
+-------------------------+------+-------+------------+-----------+-------+
| CLB LUTs                |  466 |     0 |          0 |    216960 |  0.21 |
|   LUT as Logic          |  466 |     0 |          0 |    216960 |  0.21 |
|   LUT as Memory         |    0 |     0 |          0 |     99840 |  0.00 |
| CLB Registers           |  450 |     0 |          0 |    433920 |  0.10 |
|   Register as Flip Flop |  450 |     0 |          0 |    433920 |  0.10 |
|   Register as Latch     |    0 |     0 |          0 |    433920 |  0.00 |
| CARRY8                  |   50 |     0 |          0 |     27120 |  0.18 |
| F7 Muxes                |    0 |     0 |          0 |    108480 |  0.00 |
| F8 Muxes                |    0 |     0 |          0 |     54240 |  0.00 |
| F9 Muxes                |    0 |     0 |          0 |     27120 |  0.00 |
+-------------------------+------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 26    |          Yes |         Set |            - |
| 424   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+------------+-----------+-------+
|                  Site Type                 | Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+------+-------+------------+-----------+-------+
| CLB                                        |  119 |     0 |          0 |     27120 |  0.44 |
|   CLBL                                     |   66 |     0 |            |           |       |
|   CLBM                                     |   53 |     0 |            |           |       |
| LUT as Logic                               |  466 |     0 |          0 |    216960 |  0.21 |
|   using O5 output only                     |   12 |       |            |           |       |
|   using O6 output only                     |  336 |       |            |           |       |
|   using O5 and O6                          |  118 |       |            |           |       |
| LUT as Memory                              |    0 |     0 |          0 |     99840 |  0.00 |
|   LUT as Distributed RAM                   |    0 |     0 |            |           |       |
|   LUT as Shift Register                    |    0 |     0 |            |           |       |
| CLB Registers                              |  450 |     0 |          0 |    433920 |  0.10 |
|   Register driven from within the CLB      |  397 |       |            |           |       |
|   Register driven from outside the CLB     |   53 |       |            |           |       |
|     LUT in front of the register is unused |   37 |       |            |           |       |
|     LUT in front of the register is used   |   16 |       |            |           |       |
| Unique Control Sets                        |   39 |       |          0 |     54240 |  0.07 |
+--------------------------------------------+------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |  0.5 |     0 |          0 |       480 |  0.10 |
|   RAMB36/FIFO*    |    0 |     0 |          0 |       480 |  0.00 |
|   RAMB18          |    1 |     0 |          0 |       960 |  0.10 |
|     RAMB18E2 only |    1 |       |            |           |       |
| URAM              |    0 |     0 |          0 |        64 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |      1824 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |   81 |     0 |          0 |       280 | 28.93 |
| HPIOB_M          |   40 |     0 |          0 |        96 | 41.67 |
|   INPUT          |   11 |       |            |           |       |
|   OUTPUT         |   29 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_S          |   40 |     0 |          0 |        96 | 41.67 |
|   INPUT          |   10 |       |            |           |       |
|   OUTPUT         |   30 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HDIOB_M          |    0 |     0 |          0 |        36 |  0.00 |
| HDIOB_S          |    0 |     0 |          0 |        36 |  0.00 |
| HPIOB_SNGL       |    1 |     0 |          0 |        16 |  6.25 |
|   INPUT          |    0 |       |            |           |       |
|   OUTPUT         |    1 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |        96 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |        96 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        32 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      1248 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        32 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        16 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    1 |     0 |          0 |       256 |  0.39 |
|   BUFGCE             |    1 |     0 |          0 |       112 |  0.89 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        16 |  0.00 |
|   BUFG_GT            |    0 |     0 |          0 |        96 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |          0 |        32 |  0.00 |
| PLL                  |    0 |     0 |          0 |         8 |  0.00 |
| MMCM                 |    0 |     0 |          0 |         4 |  0.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+-------+
|    Site Type    | Used | Fixed | Prohibited | Available | Util% |
+-----------------+------+-------+------------+-----------+-------+
| CMACE4          |    0 |     0 |          0 |         1 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |          0 |        16 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |          0 |         4 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |         8 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |         8 |  0.00 |
| PCIE40E4        |    0 |     0 |          0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |  0.00 |
+-----------------+------+-------+------------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     |  424 |            Register |
| LUT2     |  234 |                 CLB |
| LUT6     |   92 |                 CLB |
| LUT5     |   88 |                 CLB |
| LUT4     |   82 |                 CLB |
| LUT3     |   63 |                 CLB |
| OBUF     |   60 |                 I/O |
| CARRY8   |   50 |                 CLB |
| FDSE     |   26 |            Register |
| LUT1     |   25 |                 CLB |
| INBUF    |   21 |                 I/O |
| IBUFCTRL |   21 |              Others |
| RAMB18E2 |    1 |            BLOCKRAM |
| BUFGCE   |    1 |               Clock |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


