Command: vcs -l vcs.log -timescale=1ns/1ps -sverilog -ntb_opts uvm -debug_access+all \
-full64 -kdb -lca -P /home/cad/eda/SYNOPSYS/VERDI_2022/verdi/T-2022.06-SP1/share/PLI/VCS/LINUX64/novas.tab \
/home/cad/eda/SYNOPSYS/VERDI_2022/verdi/T-2022.06-SP1/share/PLI/VCS/LINUX64/pli.a \
../rtl/dest_if.sv ../rtl/router_fifo.v ../rtl/router_fsm.v ../rtl/router_reg.v ../rtl/router_sync.v \
../rtl/router_top.v ../rtl/source_if.sv +incdir+../tb +incdir+../test +incdir+../source_agt \
+incdir+../dest_agt ../test/router_pkg.sv ../tb/top.sv
                         Chronologic VCS (TM)
       Version T-2022.06-SP1_Full64 -- Wed Aug 28 12:53:36 2024

                    Copyright (c) 1991 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)


Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS Release Notes

Parsing design file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/uvm_pkg.sv'
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/uvm_macros.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/macros/uvm_version_defines.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/uvm_macros.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/macros/snps_macros.svp'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/uvm_macros.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/macros/uvm_message_defines.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/uvm_macros.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/macros/uvm_phase_defines.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/uvm_macros.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/macros/uvm_object_defines.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/uvm_macros.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/macros/uvm_printer_defines.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/uvm_macros.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/macros/uvm_tlm_defines.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/tlm1/uvm_tlm_imps.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/macros/uvm_tlm_defines.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/uvm_macros.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/macros/uvm_sequence_defines.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/uvm_macros.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/macros/uvm_callback_defines.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/uvm_macros.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/macros/uvm_reg_defines.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/uvm_macros.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/macros/uvm_deprecated_defines.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/uvm_macros.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/uvm_pkg.sv'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/directc/uvm_directc.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/directc/uvm_seed.vh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/directc/uvm_directc.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/uvm_pkg.sv'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/dpi/uvm_dpi.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/dpi/uvm_hdl.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/dpi/uvm_dpi.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/dpi/uvm_svcmd_dpi.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/dpi/uvm_dpi.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/dpi/uvm_regex.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/dpi/uvm_dpi.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/uvm_pkg.sv'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/base/uvm_base.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/base/uvm_version.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/base/uvm_base.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/base/uvm_object_globals.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/base/uvm_base.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/base/uvm_misc.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/base/uvm_base.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/base/uvm_object.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/base/uvm_base.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/base/uvm_pool.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/base/uvm_base.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/base/uvm_queue.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/base/uvm_base.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/base/uvm_factory.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/base/uvm_base.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/base/uvm_registry.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/base/uvm_base.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/base/uvm_spell_chkr.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/base/uvm_base.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/base/uvm_resource.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/base/uvm_base.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/deprecated/uvm_resource_converter.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/base/uvm_base.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/base/uvm_resource_specializations.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/base/uvm_base.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/base/uvm_resource_db.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/base/uvm_base.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/base/uvm_config_db.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/base/uvm_base.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/base/uvm_printer.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/base/uvm_base.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/base/uvm_comparer.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/base/uvm_base.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/base/uvm_packer.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/base/uvm_base.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/base/uvm_recorder.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/base/uvm_base.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/base/uvm_event_callback.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/base/uvm_base.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/base/uvm_event.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/base/uvm_base.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/base/uvm_barrier.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/base/uvm_base.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/base/uvm_callback.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/uvm_macros.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/base/uvm_callback.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/base/uvm_base.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/base/uvm_report_catcher.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/base/uvm_base.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/base/uvm_report_server.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/base/uvm_base.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/base/uvm_report_handler.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/base/uvm_base.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/base/uvm_report_object.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/base/uvm_base.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/base/uvm_transaction.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/base/uvm_base.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/base/uvm_phase.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/base/uvm_base.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/base/uvm_domain.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/base/uvm_base.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/base/uvm_bottomup_phase.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/base/uvm_base.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/base/uvm_topdown_phase.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/base/uvm_base.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/base/uvm_task_phase.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/base/uvm_base.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/base/uvm_common_phases.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/base/uvm_base.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/base/uvm_runtime_phases.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/base/uvm_base.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/base/uvm_component.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/base/uvm_root.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/base/uvm_component.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/base/uvm_base.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/base/uvm_objection.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/base/uvm_base.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/base/uvm_heartbeat.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/base/uvm_base.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/base/uvm_globals.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/base/uvm_base.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/base/uvm_cmdline_processor.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/base/uvm_base.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/uvm_pkg.sv'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/tlm1/uvm_tlm.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/tlm1/uvm_tlm_ifs.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/tlm1/uvm_tlm.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/tlm1/uvm_sqr_ifs.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/tlm1/uvm_tlm.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/base/uvm_port_base.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/tlm1/uvm_tlm.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/tlm1/uvm_tlm_imps.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/tlm1/uvm_tlm.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/tlm1/uvm_imps.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/tlm1/uvm_tlm.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/tlm1/uvm_ports.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/tlm1/uvm_tlm.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/tlm1/uvm_exports.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/tlm1/uvm_tlm.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/tlm1/uvm_analysis_port.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/tlm1/uvm_tlm.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/tlm1/uvm_tlm_fifo_base.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/tlm1/uvm_tlm.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/tlm1/uvm_tlm_fifos.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/tlm1/uvm_tlm.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/tlm1/uvm_tlm_req_rsp.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/tlm1/uvm_tlm.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/tlm1/uvm_sqr_connections.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/tlm1/uvm_tlm.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/uvm_pkg.sv'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/comps/uvm_comps.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/comps/uvm_pair.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/comps/uvm_comps.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/comps/uvm_policies.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/comps/uvm_comps.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/comps/uvm_in_order_comparator.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/comps/uvm_comps.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/comps/uvm_algorithmic_comparator.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/comps/uvm_comps.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/comps/uvm_random_stimulus.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/comps/uvm_comps.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/comps/uvm_subscriber.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/comps/uvm_comps.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/comps/uvm_monitor.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/comps/uvm_comps.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/comps/uvm_driver.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/comps/uvm_comps.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/comps/uvm_push_driver.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/comps/uvm_comps.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/comps/uvm_scoreboard.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/comps/uvm_comps.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/comps/uvm_agent.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/comps/uvm_comps.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/comps/uvm_env.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/comps/uvm_comps.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/comps/uvm_test.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/comps/uvm_comps.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/uvm_pkg.sv'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/seq/uvm_seq.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/seq/uvm_sequence_item.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/seq/uvm_seq.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/seq/uvm_sequencer_base.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/seq/uvm_seq.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/seq/uvm_sequencer_analysis_fifo.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/seq/uvm_seq.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/seq/uvm_sequencer_param_base.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/seq/uvm_seq.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/seq/uvm_sequencer.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/seq/uvm_seq.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/seq/uvm_push_sequencer.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/seq/uvm_seq.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/seq/uvm_sequence_base.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/seq/uvm_seq.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/seq/uvm_sequence.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/seq/uvm_seq.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/seq/uvm_sequence_library.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/seq/uvm_seq.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/seq/uvm_sequence_builtin.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/seq/uvm_seq.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/uvm_pkg.sv'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/tlm2/uvm_tlm2.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/tlm2/uvm_tlm2_defines.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/tlm2/uvm_tlm2.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/tlm2/uvm_tlm2_time.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/tlm2/uvm_tlm2.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/tlm2/uvm_tlm2_generic_payload.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/tlm2/uvm_tlm2.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/tlm2/uvm_tlm2_ifs.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/tlm2/uvm_tlm2.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/tlm2/uvm_tlm2_imps.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/tlm2/uvm_tlm2.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/tlm2/uvm_tlm2_ports.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/tlm2/uvm_tlm2.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/tlm2/uvm_tlm2_exports.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/tlm2/uvm_tlm2.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/tlm2/uvm_tlm2_sockets_base.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/tlm2/uvm_tlm2.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/tlm2/uvm_tlm2_sockets.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/tlm2/uvm_tlm2.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/uvm_pkg.sv'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/reg/uvm_reg_model.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/reg/uvm_reg_item.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/reg/uvm_reg_model.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/reg/uvm_reg_adapter.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/reg/uvm_reg_model.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/reg/uvm_reg_predictor.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/reg/uvm_reg_model.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/reg/uvm_reg_sequence.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/reg/uvm_reg_model.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/reg/uvm_reg_cbs.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/reg/uvm_reg_model.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/reg/uvm_reg_backdoor.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/reg/uvm_reg_model.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/reg/uvm_reg_field.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/reg/uvm_reg_model.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/reg/uvm_vreg_field.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/reg/uvm_reg_model.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/reg/uvm_reg.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/reg/uvm_reg_model.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/reg/uvm_reg_indirect.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/reg/uvm_reg_model.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/reg/uvm_reg_fifo.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/reg/uvm_reg_model.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/reg/uvm_reg_file.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/reg/uvm_reg_model.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/reg/uvm_mem_mam.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/reg/uvm_reg_model.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/reg/uvm_vreg.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/reg/uvm_reg_model.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/reg/uvm_mem.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/reg/uvm_reg_model.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/reg/uvm_reg_map.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/reg/uvm_reg_model.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/reg/uvm_reg_block.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/reg/uvm_reg_model.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/reg/sequences/uvm_reg_hw_reset_seq.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/reg/uvm_reg_model.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/reg/sequences/uvm_reg_bit_bash_seq.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/reg/uvm_reg_model.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/reg/sequences/uvm_mem_walk_seq.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/reg/uvm_reg_model.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/reg/sequences/uvm_mem_access_seq.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/reg/uvm_reg_model.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/reg/sequences/uvm_reg_access_seq.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/reg/uvm_reg_model.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/reg/sequences/uvm_reg_mem_shared_access_seq.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/reg/uvm_reg_model.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/reg/sequences/uvm_reg_mem_built_in_seq.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/reg/uvm_reg_model.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/reg/sequences/uvm_reg_mem_hdl_paths_seq.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/reg/uvm_reg_model.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/reg/snps_uvm_reg_bank.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/reg/uvm_reg_model.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/uvm_pkg.sv'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/vcs/vcs_uvm_alt.sv'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/uvm_pkg.sv'.
Parsing design file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/vcs/uvm_custom_install_vcs_recorder.sv'
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/vcs/msglog.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/vcs/uvm_custom_install_vcs_recorder.sv'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/vcs/uvm_msglog_report_server.sv'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/vcs/uvm_custom_install_vcs_recorder.sv'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/vcs/uvm_vcs_recorder.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/vcs/uvm_custom_install_vcs_recorder.sv'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/vcs/uvm_vcs_record_interface.sv'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/vcs/uvm_custom_install_vcs_recorder.sv'.
Parsing design file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/verdi/uvm_custom_install_verdi_recorder.sv'
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/uvm_macros.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/verdi/uvm_custom_install_verdi_recorder.sv'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/verdi/uvm_verdi_recorder.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/verdi/uvm_verdi_pli_base.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/verdi/uvm_verdi_recorder.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/verdi/uvm_custom_install_verdi_recorder.sv'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/verdi/uvm_verdi_reg_map_recording.sv'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/verdi/uvm_custom_install_verdi_recorder.sv'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/verdi/uvm_verdi_message_catcher.svh'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/verdi/uvm_verdi_pli_base.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/verdi/uvm_verdi_message_catcher.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/verdi/uvm_custom_install_verdi_recorder.sv'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/verdi/./dpi/uvm_verdi_dpi.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/verdi/uvm_custom_install_verdi_recorder.sv'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/verdi/uvm_verdi_reg_recording.sv'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/verdi/uvm_custom_install_verdi_recorder.sv'.
Parsing included file '/home/cad/eda/SYNOPSYS/VERDI_2022/verdi/T-2022.06-SP1/share/PLI/VCS/include/verdi_trans_recorder_dpi.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/verdi/uvm_custom_install_verdi_recorder.sv'.
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/verdi/uvm_verdi_pli.svh'.
Back to file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/verdi/uvm_custom_install_verdi_recorder.sv'.
Parsing design file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/verdi/uvm_custom_install_verdi_recorder.sv'
Parsing design file '../rtl/dest_if.sv'
Parsing design file '../rtl/router_fifo.v'

Warning-[CIWC] Ignored /* within /* */ comment
../rtl/router_fifo.v, 110
  Nested comments is found. Ignoring nested '/*'. 
  /*rd_pt <= 4'd0;
  ^

Parsing design file '../rtl/router_fsm.v'
Parsing design file '../rtl/router_reg.v'
Parsing design file '../rtl/router_sync.v'
Parsing design file '../rtl/router_top.v'
Parsing design file '../rtl/source_if.sv'
Parsing design file '../test/router_pkg.sv'
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/uvm_macros.svh'.
Back to file '../test/router_pkg.sv'.
Parsing included file '../source_agt/source_xtn.sv'.
Back to file '../test/router_pkg.sv'.
Parsing included file '../tb/source_agt_config.sv'.
Back to file '../test/router_pkg.sv'.
Parsing included file '../tb/dest_agt_config.sv'.
Back to file '../test/router_pkg.sv'.
Parsing included file '../tb/tb_config.sv'.
Back to file '../test/router_pkg.sv'.
Parsing included file '../source_agt/source_driver.sv'.
Back to file '../test/router_pkg.sv'.
Parsing included file '../source_agt/source_monitor.sv'.
Back to file '../test/router_pkg.sv'.
Parsing included file '../source_agt/source_sequencer.sv'.
Back to file '../test/router_pkg.sv'.
Parsing included file '../source_agt/source_agent.sv'.
Back to file '../test/router_pkg.sv'.
Parsing included file '../source_agt/source_agt_top.sv'.
Back to file '../test/router_pkg.sv'.
Parsing included file '../dest_agt/dest_xtn.sv'.
Back to file '../test/router_pkg.sv'.
Parsing included file '../dest_agt/dest_monitor.sv'.
Back to file '../test/router_pkg.sv'.
Parsing included file '../dest_agt/dest_sequencer.sv'.
Back to file '../test/router_pkg.sv'.
Parsing included file '../dest_agt/dest_seqs.sv'.
Back to file '../test/router_pkg.sv'.
Parsing included file '../dest_agt/dest_driver.sv'.
Back to file '../test/router_pkg.sv'.
Parsing included file '../dest_agt/dest_agent.sv'.
Back to file '../test/router_pkg.sv'.
Parsing included file '../dest_agt/dest_agt_top.sv'.
Back to file '../test/router_pkg.sv'.
Parsing included file '../source_agt/source_seqs.sv'.
Back to file '../test/router_pkg.sv'.
Parsing included file '../tb/virtual_seqr.sv'.
Back to file '../test/router_pkg.sv'.
Parsing included file '../tb/virtual_seqs.sv'.
Back to file '../test/router_pkg.sv'.
Parsing included file '../tb/scoreboard.sv'.
Back to file '../test/router_pkg.sv'.
Parsing included file '../tb/environment.sv'.
Back to file '../test/router_pkg.sv'.
Parsing included file '../test/test.sv'.
Back to file '../test/router_pkg.sv'.
Parsing design file '../tb/top.sv'
Parsing included file '/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/uvm_macros.svh'.
Back to file '../tb/top.sv'.
Top Level Modules:
       uvm_custom_install_recording
       uvm_custom_install_verdi_recording
       top
TimeScale is 1 ns / 1 ps
Starting vcs inline pass...

12 modules and 0 UDP read.
recompiling package vcs_paramclassrepository
recompiling package _vcs_DPI_package
recompiling package uvm_pkg
recompiling package _vcs_msglog
recompiling module uvm_custom_install_recording
recompiling module uvm_custom_install_verdi_recording
recompiling module dest_if
recompiling module fifo
recompiling module router_top
recompiling module source_if
recompiling package router_pkg
recompiling module top
All of 12 modules done
make[1]: Entering directory '/home1/BPRN08/VegiJ/router_verification/sim/csrc'
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
g++ -w  -pipe -DVCS -DUVM_DPI_DO_TYPE_CHECK -fPIC -O -I/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/include \
-c /home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/dpi/uvm_dpi.cc
g++ -w  -pipe -DVCS -DUVM_DPI_DO_TYPE_CHECK -fPIC -O -I/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/include \
-c /home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/verdi/dpi/uvm_verdi_dpi.cpp \

if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir \
-Wl,-rpath=/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/linux64/lib -L/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/linux64/lib \
-Wl,-rpath-link=./  /usr/lib64/libnuma.so.1 uvm_dpi.o uvm_verdi_dpi.o   objs/amcQw_d.o \
_1768499_archive_1.so  SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o \
rmar_llvm_0_0.o            -lvirsim -lerrorinf -lsnpsmalloc -lvfs /home/cad/eda/SYNOPSYS/VERDI_2022/verdi/T-2022.06-SP1/share/PLI/VCS/LINUX64/pli.a \
-lvcsnew -lsimprofile -lreader_common /home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/linux64/lib/libBA.a \
-luclinative /home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/linux64/lib/vcs_tls.o  \
-Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive       ./../simv.daidir/vc_hdrs.o \
_vcs_pli_stub_.o   /home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/linux64/lib/vcs_save_restore_new.o \
/home/cad/eda/SYNOPSYS/VERDI_2022/verdi/T-2022.06-SP1/share/PLI/VCS/LINUX64/pli.a \
-ldl -lm  -lc -lpthread -ldl 
../simv up to date
make[1]: Leaving directory '/home1/BPRN08/VegiJ/router_verification/sim/csrc'
CPU time: 15.261 seconds to compile + .351 seconds to elab + .974 seconds to link
Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)
Command: /home1/BPRN08/VegiJ/router_verification/sim/./simv -a vcs.log +fsdbfile+wave1.fsdb -cm_dir ./mem_cov1 +ntb_random_seed_automatic +UVM_TESTNAME=small_vtest
Chronologic VCS simulator copyright 1991-2022
Contains Synopsys proprietary information.
Compiler version T-2022.06-SP1_Full64; Runtime version T-2022.06-SP1_Full64;  Aug 28 12:53 2024
NOTE: automatic random seed used: 832790493
----------------------------------------------------------------
UVM-1.1d.Synopsys
(C) 2007-2013 Mentor Graphics Corporation
(C) 2007-2013 Cadence Design Systems, Inc.
(C) 2006-2013 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

*Verdi* Loading libsscore_vcs202206.so
FSDB Dumper for VCS, Release Verdi_T-2022.06-SP1, Linux x86_64/64bit, 08/28/2022
(C) 1996 - 2022 by Synopsys, Inc.
*Verdi* : Create FSDB file 'wave1.fsdb'
*Verdi* : Begin traversing the scope (top), layer (0).
*Verdi* : End of traversing.
UVM_INFO @ 0: reporter [RNTST] Running test small_vtest...
UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
--------------------------------------------------------------------
Name                         Type                        Size  Value
--------------------------------------------------------------------
uvm_test_top                 small_vtest                 -     @474 
  env_h                      environment                 -     @495 
    dagt_top                 dest_agt_top                -     @512 
      dagt[0]                dest_agent                  -     @868 
        drvh                 dest_driver                 -     @916 
          rsp_port           uvm_analysis_port           -     @933 
          seq_item_port      uvm_seq_item_pull_port      -     @924 
        monh                 dest_monitor                -     @899 
          dest_port          uvm_analysis_port           -     @907 
        seqrh                dest_sequencer              -     @942 
          rsp_export         uvm_analysis_export         -     @950 
          seq_item_export    uvm_seq_item_pull_imp       -     @1056
          arbitration_queue  array                       0     -    
          lock_queue         array                       0     -    
          num_last_reqs      integral                    32    'd1  
          num_last_rsps      integral                    32    'd1  
      dagt[1]                dest_agent                  -     @877 
        drvh                 dest_driver                 -     @1094
          rsp_port           uvm_analysis_port           -     @1111
          seq_item_port      uvm_seq_item_pull_port      -     @1102
        monh                 dest_monitor                -     @1077
          dest_port          uvm_analysis_port           -     @1085
        seqrh                dest_sequencer              -     @1120
          rsp_export         uvm_analysis_export         -     @1128
          seq_item_export    uvm_seq_item_pull_imp       -     @1234
          arbitration_queue  array                       0     -    
          lock_queue         array                       0     -    
          num_last_reqs      integral                    32    'd1  
          num_last_rsps      integral                    32    'd1  
      dagt[2]                dest_agent                  -     @886 
        drvh                 dest_driver                 -     @1272
          rsp_port           uvm_analysis_port           -     @1289
          seq_item_port      uvm_seq_item_pull_port      -     @1280
        monh                 dest_monitor                -     @1255
          dest_port          uvm_analysis_port           -     @1263
        seqrh                dest_sequencer              -     @1298
          rsp_export         uvm_analysis_export         -     @1306
          seq_item_export    uvm_seq_item_pull_imp       -     @1412
          arbitration_queue  array                       0     -    
          lock_queue         array                       0     -    
          num_last_reqs      integral                    32    'd1  
          num_last_rsps      integral                    32    'd1  
    sagt_top                 source_agt_top              -     @504 
      sagt[0]                source_agent                -     @1433
        drvh                 source_driver               -     @1463
          rsp_port           uvm_analysis_port           -     @1480
          seq_item_port      uvm_seq_item_pull_port      -     @1471
        monh                 source_monitor              -     @1446
          source_port        uvm_analysis_port           -     @1454
        seqrh                source_sequencer            -     @1489
          rsp_export         uvm_analysis_export         -     @1497
          seq_item_export    uvm_seq_item_pull_imp       -     @1603
          arbitration_queue  array                       0     -    
          lock_queue         array                       0     -    
          num_last_reqs      integral                    32    'd1  
          num_last_rsps      integral                    32    'd1  
    sbh                      scoreboard                  -     @643 
      dest_fifo[0]           uvm_tlm_analysis_fifo #(T)  -     @704 
        analysis_export      uvm_analysis_imp            -     @748 
        get_ap               uvm_analysis_port           -     @739 
        get_peek_export      uvm_get_peek_imp            -     @721 
        put_ap               uvm_analysis_port           -     @730 
        put_export           uvm_put_imp                 -     @712 
      dest_fifo[1]           uvm_tlm_analysis_fifo #(T)  -     @757 
        analysis_export      uvm_analysis_imp            -     @801 
        get_ap               uvm_analysis_port           -     @792 
        get_peek_export      uvm_get_peek_imp            -     @774 
        put_ap               uvm_analysis_port           -     @783 
        put_export           uvm_put_imp                 -     @765 
      dest_fifo[2]           uvm_tlm_analysis_fifo #(T)  -     @810 
        analysis_export      uvm_analysis_imp            -     @854 
        get_ap               uvm_analysis_port           -     @845 
        get_peek_export      uvm_get_peek_imp            -     @827 
        put_ap               uvm_analysis_port           -     @836 
        put_export           uvm_put_imp                 -     @818 
      source_fifo            uvm_tlm_analysis_fifo #(T)  -     @651 
        analysis_export      uvm_analysis_imp            -     @695 
        get_ap               uvm_analysis_port           -     @686 
        get_peek_export      uvm_get_peek_imp            -     @668 
        put_ap               uvm_analysis_port           -     @677 
        put_export           uvm_put_imp                 -     @659 
    vseqr                    virtual_seqr                -     @520 
      rsp_export             uvm_analysis_export         -     @528 
      seq_item_export        uvm_seq_item_pull_imp       -     @634 
      arbitration_queue      array                       0     -    
      lock_queue             array                       0     -    
      num_last_reqs          integral                    32    'd1  
      num_last_rsps          integral                    32    'd1  
--------------------------------------------------------------------

here is address: 0
UVM_INFO ../source_agt/source_monitor.sv(52) @ 450000: uvm_test_top.env_h.sagt_top.sagt[0].monh [source Monitor] Driving from source monitor --------------------------------------
Name         Type          Size  Value
--------------------------------------
xtnh         source_xtn    -     @1644
  header     integral      8     'd60 
  payload    da(integral)  15    -    
    [0]      integral      8     'd48 
    [1]      integral      8     250  
    [2]      integral      8     'd111
    [3]      integral      8     134  
    [4]      integral      8     'd67 
    ...      ...           ...   ...  
    [10]     integral      8     'd79 
    [11]     integral      8     216  
    [12]     integral      8     'd39 
    [13]     integral      8     234  
    [14]     integral      8     215  
  parity     integral      8     164  
  pkt_valid  integral      1     'h0  
  resetn     integral      1     'h0  
  error      integral      1     'h0  
--------------------------------------

UVM_INFO ../dest_agt/dest_driver.sv(40) @ 550000: uvm_test_top.env_h.dagt_top.dagt[0].drvh [dest_driver] Printing from destination driver 1 ---------------------------------------------------------------------------------------------------
Name                           Type          Size  Value                                           
---------------------------------------------------------------------------------------------------
req                            dest_xtn      -     @1677                                           
  header                       integral      8     'b0                                             
  payload                      da(integral)  0     -                                               
  parity                       integral      8     'd0                                             
  delay                        integral      6     'd3                                             
  begin_time                   time          64    0                                               
  depth                        int           32    'd2                                             
  parent sequence (name)       string        6     dseq_1                                          
  parent sequence (full name)  string        48    uvm_test_top.env_h.dagt_top.dagt[0].seqrh.dseq_1
  sequencer                    string        41    uvm_test_top.env_h.dagt_top.dagt[0].seqrh       
---------------------------------------------------------------------------------------------------

UVM_INFO ../dest_agt/dest_monitor.sv(53) @ 590000: uvm_test_top.env_h.dagt_top.dagt[0].monh [dest monitor] Printing from destination monitor ---------------------------------------
Name       Type          Size  Value   
---------------------------------------
xtn        dest_xtn      -     @1626   
  header   integral      8     'b111100
  payload  da(integral)  15    -       
    [0]    integral      8     'd48    
    [1]    integral      8     250     
    [2]    integral      8     'd111   
    [3]    integral      8     134     
    [4]    integral      8     'd67    
    ...    ...           ...   ...     
    [10]   integral      8     'd79    
    [11]   integral      8     216     
    [12]   integral      8     'd39    
    [13]   integral      8     234     
    [14]   integral      8     215     
  parity   integral      8     164     
  delay    integral      6     'd0     
---------------------------------------

UVM_INFO ../tb/scoreboard.sv(91) @ 590000: uvm_test_top.env_h.sbh [scoreboard] source_xtn --------------------------------------
Name         Type          Size  Value
--------------------------------------
xtnh         source_xtn    -     @1644
  header     integral      8     'd60 
  payload    da(integral)  15    -    
    [0]      integral      8     'd48 
    [1]      integral      8     250  
    [2]      integral      8     'd111
    [3]      integral      8     134  
    [4]      integral      8     'd67 
    ...      ...           ...   ...  
    [10]     integral      8     'd79 
    [11]     integral      8     216  
    [12]     integral      8     'd39 
    [13]     integral      8     234  
    [14]     integral      8     215  
  parity     integral      8     164  
  pkt_valid  integral      1     'h0  
  resetn     integral      1     'h0  
  error      integral      1     'h0  
--------------------------------------
 dest_xtn ---------------------------------------
Name       Type          Size  Value   
---------------------------------------
xtn        dest_xtn      -     @1626   
  header   integral      8     'b111100
  payload  da(integral)  15    -       
    [0]    integral      8     'd48    
    [1]    integral      8     250     
    [2]    integral      8     'd111   
    [3]    integral      8     134     
    [4]    integral      8     'd67    
    ...    ...           ...   ...     
    [10]   integral      8     'd79    
    [11]   integral      8     216     
    [12]   integral      8     'd39    
    [13]   integral      8     234     
    [14]   integral      8     215     
  parity   integral      8     164     
  delay    integral      6     'd0     
---------------------------------------

UVM_INFO ../tb/scoreboard.sv(93) @ 590000: uvm_test_top.env_h.sbh [uvm_test_top.env_h.sbh] Header compared successfully
UVM_INFO ../tb/scoreboard.sv(98) @ 590000: uvm_test_top.env_h.sbh [uvm_test_top.env_h.sbh] Payload compared successfully
UVM_INFO ../tb/scoreboard.sv(103) @ 590000: uvm_test_top.env_h.sbh [uvm_test_top.env_h.sbh] Parity compared successfully
UVM_INFO ../source_agt/source_driver.sv(59) @ 990000: uvm_test_top.env_h.sagt_top.sagt[0].drvh [Source driver] Printing from source driver ---------------------------------------------------------------------------------------------------
Name                           Type          Size  Value                                           
---------------------------------------------------------------------------------------------------
req                            source_xtn    -     @1673                                           
  header                       integral      8     'd60                                            
  payload                      da(integral)  15    -                                               
    [0]                        integral      8     'd48                                            
    [1]                        integral      8     250                                             
    [2]                        integral      8     'd111                                           
    [3]                        integral      8     134                                             
    [4]                        integral      8     'd67                                            
    ...                        ...           ...   ...                                             
    [10]                       integral      8     'd79                                            
    [11]                       integral      8     216                                             
    [12]                       integral      8     'd39                                            
    [13]                       integral      8     234                                             
    [14]                       integral      8     215                                             
  parity                       integral      8     164                                             
  pkt_valid                    integral      1     'h0                                             
  resetn                       integral      1     'h0                                             
  error                        integral      1     'h0                                             
  begin_time                   time          64    0                                               
  depth                        int           32    'd2                                             
  parent sequence (name)       string        6     sseq_1                                          
  parent sequence (full name)  string        48    uvm_test_top.env_h.sagt_top.sagt[0].seqrh.sseq_1
  sequencer                    string        41    uvm_test_top.env_h.sagt_top.sagt[0].seqrh       
---------------------------------------------------------------------------------------------------

here is address: 0
UVM_INFO ../source_agt/source_monitor.sv(52) @ 1530000: uvm_test_top.env_h.sagt_top.sagt[0].monh [source Monitor] Driving from source monitor --------------------------------------
Name         Type          Size  Value
--------------------------------------
xtnh         source_xtn    -     @1801
  header     integral      8     'd76 
  payload    da(integral)  19    -    
    [0]      integral      8     'd83 
    [1]      integral      8     'd85 
    [2]      integral      8     235  
    [3]      integral      8     'd96 
    [4]      integral      8     'd65 
    ...      ...           ...   ...  
    [14]     integral      8     138  
    [15]     integral      8     'd25 
    [16]     integral      8     198  
    [17]     integral      8     235  
    [18]     integral      8     'd60 
  parity     integral      8     'd50 
  pkt_valid  integral      1     'h0  
  resetn     integral      1     'h0  
  error      integral      1     'h0  
--------------------------------------

UVM_INFO ../dest_agt/dest_driver.sv(40) @ 1630000: uvm_test_top.env_h.dagt_top.dagt[0].drvh [dest_driver] Printing from destination driver 1 ---------------------------------------------------------------------------------------------------
Name                           Type          Size  Value                                           
---------------------------------------------------------------------------------------------------
req                            dest_xtn      -     @1816                                           
  header                       integral      8     'b0                                             
  payload                      da(integral)  0     -                                               
  parity                       integral      8     'd0                                             
  delay                        integral      6     'd3                                             
  begin_time                   time          64    990000                                          
  depth                        int           32    'd2                                             
  parent sequence (name)       string        6     dseq_1                                          
  parent sequence (full name)  string        48    uvm_test_top.env_h.dagt_top.dagt[0].seqrh.dseq_1
  sequencer                    string        41    uvm_test_top.env_h.dagt_top.dagt[0].seqrh       
---------------------------------------------------------------------------------------------------

UVM_INFO ../dest_agt/dest_monitor.sv(53) @ 1670000: uvm_test_top.env_h.dagt_top.dagt[0].monh [dest monitor] Printing from destination monitor ----------------------------------------
Name       Type          Size  Value    
----------------------------------------
xtn        dest_xtn      -     @1806    
  header   integral      8     'b1001100
  payload  da(integral)  19    -        
    [0]    integral      8     'd83     
    [1]    integral      8     'd85     
    [2]    integral      8     235      
    [3]    integral      8     'd96     
    [4]    integral      8     'd65     
    ...    ...           ...   ...      
    [14]   integral      8     138      
    [15]   integral      8     'd25     
    [16]   integral      8     198      
    [17]   integral      8     235      
    [18]   integral      8     'd60     
  parity   integral      8     'd50     
  delay    integral      6     'd0      
----------------------------------------

UVM_INFO ../tb/scoreboard.sv(91) @ 1670000: uvm_test_top.env_h.sbh [scoreboard] source_xtn --------------------------------------
Name         Type          Size  Value
--------------------------------------
xtnh         source_xtn    -     @1801
  header     integral      8     'd76 
  payload    da(integral)  19    -    
    [0]      integral      8     'd83 
    [1]      integral      8     'd85 
    [2]      integral      8     235  
    [3]      integral      8     'd96 
    [4]      integral      8     'd65 
    ...      ...           ...   ...  
    [14]     integral      8     138  
    [15]     integral      8     'd25 
    [16]     integral      8     198  
    [17]     integral      8     235  
    [18]     integral      8     'd60 
  parity     integral      8     'd50 
  pkt_valid  integral      1     'h0  
  resetn     integral      1     'h0  
  error      integral      1     'h0  
--------------------------------------
 dest_xtn ----------------------------------------
Name       Type          Size  Value    
----------------------------------------
xtn        dest_xtn      -     @1806    
  header   integral      8     'b1001100
  payload  da(integral)  19    -        
    [0]    integral      8     'd83     
    [1]    integral      8     'd85     
    [2]    integral      8     235      
    [3]    integral      8     'd96     
    [4]    integral      8     'd65     
    ...    ...           ...   ...      
    [14]   integral      8     138      
    [15]   integral      8     'd25     
    [16]   integral      8     198      
    [17]   integral      8     235      
    [18]   integral      8     'd60     
  parity   integral      8     'd50     
  delay    integral      6     'd0      
----------------------------------------

UVM_INFO ../tb/scoreboard.sv(93) @ 1670000: uvm_test_top.env_h.sbh [uvm_test_top.env_h.sbh] Header compared successfully
UVM_INFO ../tb/scoreboard.sv(98) @ 1670000: uvm_test_top.env_h.sbh [uvm_test_top.env_h.sbh] Payload compared successfully
UVM_INFO ../tb/scoreboard.sv(103) @ 1670000: uvm_test_top.env_h.sbh [uvm_test_top.env_h.sbh] Parity compared successfully
UVM_INFO ../source_agt/source_driver.sv(59) @ 2070000: uvm_test_top.env_h.sagt_top.sagt[0].drvh [Source driver] Printing from source driver ---------------------------------------------------------------------------------------------------
Name                           Type          Size  Value                                           
---------------------------------------------------------------------------------------------------
req                            source_xtn    -     @1812                                           
  header                       integral      8     'd76                                            
  payload                      da(integral)  19    -                                               
    [0]                        integral      8     'd83                                            
    [1]                        integral      8     'd85                                            
    [2]                        integral      8     235                                             
    [3]                        integral      8     'd96                                            
    [4]                        integral      8     'd65                                            
    ...                        ...           ...   ...                                             
    [14]                       integral      8     138                                             
    [15]                       integral      8     'd25                                            
    [16]                       integral      8     198                                             
    [17]                       integral      8     235                                             
    [18]                       integral      8     'd60                                            
  parity                       integral      8     'd50                                            
  pkt_valid                    integral      1     'h0                                             
  resetn                       integral      1     'h0                                             
  error                        integral      1     'h0                                             
  begin_time                   time          64    990000                                          
  depth                        int           32    'd2                                             
  parent sequence (name)       string        6     sseq_1                                          
  parent sequence (full name)  string        48    uvm_test_top.env_h.sagt_top.sagt[0].seqrh.sseq_1
  sequencer                    string        41    uvm_test_top.env_h.sagt_top.sagt[0].seqrh       
---------------------------------------------------------------------------------------------------

here is address: 0
UVM_INFO ../source_agt/source_monitor.sv(52) @ 2630000: uvm_test_top.env_h.sagt_top.sagt[0].monh [source Monitor] Driving from source monitor --------------------------------------
Name         Type          Size  Value
--------------------------------------
xtnh         source_xtn    -     @1820
  header     integral      8     'd80 
  payload    da(integral)  20    -    
    [0]      integral      8     'd109
    [1]      integral      8     'd104
    [2]      integral      8     255  
    [3]      integral      8     250  
    [4]      integral      8     'd100
    ...      ...           ...   ...  
    [15]     integral      8     'd112
    [16]     integral      8     'd75 
    [17]     integral      8     241  
    [18]     integral      8     'd17 
    [19]     integral      8     'd41 
  parity     integral      8     'd96 
  pkt_valid  integral      1     'h0  
  resetn     integral      1     'h0  
  error      integral      1     'h0  
--------------------------------------

UVM_INFO ../dest_agt/dest_driver.sv(40) @ 2690000: uvm_test_top.env_h.dagt_top.dagt[0].drvh [dest_driver] Printing from destination driver 1 ---------------------------------------------------------------------------------------------------
Name                           Type          Size  Value                                           
---------------------------------------------------------------------------------------------------
req                            dest_xtn      -     @1833                                           
  header                       integral      8     'b0                                             
  payload                      da(integral)  0     -                                               
  parity                       integral      8     'd0                                             
  delay                        integral      6     'd1                                             
  begin_time                   time          64    2070000                                         
  depth                        int           32    'd2                                             
  parent sequence (name)       string        6     dseq_1                                          
  parent sequence (full name)  string        48    uvm_test_top.env_h.dagt_top.dagt[0].seqrh.dseq_1
  sequencer                    string        41    uvm_test_top.env_h.dagt_top.dagt[0].seqrh       
---------------------------------------------------------------------------------------------------

UVM_INFO ../dest_agt/dest_monitor.sv(53) @ 2730000: uvm_test_top.env_h.dagt_top.dagt[0].monh [dest monitor] Printing from destination monitor ----------------------------------------
Name       Type          Size  Value    
----------------------------------------
xtn        dest_xtn      -     @1824    
  header   integral      8     'b1010000
  payload  da(integral)  20    -        
    [0]    integral      8     'd109    
    [1]    integral      8     'd104    
    [2]    integral      8     255      
    [3]    integral      8     250      
    [4]    integral      8     'd100    
    ...    ...           ...   ...      
    [15]   integral      8     'd112    
    [16]   integral      8     'd75     
    [17]   integral      8     241      
    [18]   integral      8     'd17     
    [19]   integral      8     'd41     
  parity   integral      8     'd96     
  delay    integral      6     'd0      
----------------------------------------

UVM_INFO ../tb/scoreboard.sv(91) @ 2730000: uvm_test_top.env_h.sbh [scoreboard] source_xtn --------------------------------------
Name         Type          Size  Value
--------------------------------------
xtnh         source_xtn    -     @1820
  header     integral      8     'd80 
  payload    da(integral)  20    -    
    [0]      integral      8     'd109
    [1]      integral      8     'd104
    [2]      integral      8     255  
    [3]      integral      8     250  
    [4]      integral      8     'd100
    ...      ...           ...   ...  
    [15]     integral      8     'd112
    [16]     integral      8     'd75 
    [17]     integral      8     241  
    [18]     integral      8     'd17 
    [19]     integral      8     'd41 
  parity     integral      8     'd96 
  pkt_valid  integral      1     'h0  
  resetn     integral      1     'h0  
  error      integral      1     'h0  
--------------------------------------
 dest_xtn ----------------------------------------
Name       Type          Size  Value    
----------------------------------------
xtn        dest_xtn      -     @1824    
  header   integral      8     'b1010000
  payload  da(integral)  20    -        
    [0]    integral      8     'd109    
    [1]    integral      8     'd104    
    [2]    integral      8     255      
    [3]    integral      8     250      
    [4]    integral      8     'd100    
    ...    ...           ...   ...      
    [15]   integral      8     'd112    
    [16]   integral      8     'd75     
    [17]   integral      8     241      
    [18]   integral      8     'd17     
    [19]   integral      8     'd41     
  parity   integral      8     'd96     
  delay    integral      6     'd0      
----------------------------------------

UVM_INFO ../tb/scoreboard.sv(93) @ 2730000: uvm_test_top.env_h.sbh [uvm_test_top.env_h.sbh] Header compared successfully
UVM_INFO ../tb/scoreboard.sv(98) @ 2730000: uvm_test_top.env_h.sbh [uvm_test_top.env_h.sbh] Payload compared successfully
UVM_INFO ../tb/scoreboard.sv(103) @ 2730000: uvm_test_top.env_h.sbh [uvm_test_top.env_h.sbh] Parity compared successfully
UVM_INFO ../source_agt/source_driver.sv(59) @ 3170000: uvm_test_top.env_h.sagt_top.sagt[0].drvh [Source driver] Printing from source driver ---------------------------------------------------------------------------------------------------
Name                           Type          Size  Value                                           
---------------------------------------------------------------------------------------------------
req                            source_xtn    -     @1829                                           
  header                       integral      8     'd80                                            
  payload                      da(integral)  20    -                                               
    [0]                        integral      8     'd109                                           
    [1]                        integral      8     'd104                                           
    [2]                        integral      8     255                                             
    [3]                        integral      8     250                                             
    [4]                        integral      8     'd100                                           
    ...                        ...           ...   ...                                             
    [15]                       integral      8     'd112                                           
    [16]                       integral      8     'd75                                            
    [17]                       integral      8     241                                             
    [18]                       integral      8     'd17                                            
    [19]                       integral      8     'd41                                            
  parity                       integral      8     'd96                                            
  pkt_valid                    integral      1     'h0                                             
  resetn                       integral      1     'h0                                             
  error                        integral      1     'h0                                             
  begin_time                   time          64    2070000                                         
  depth                        int           32    'd2                                             
  parent sequence (name)       string        6     sseq_1                                          
  parent sequence (full name)  string        48    uvm_test_top.env_h.sagt_top.sagt[0].seqrh.sseq_1
  sequencer                    string        41    uvm_test_top.env_h.sagt_top.sagt[0].seqrh       
---------------------------------------------------------------------------------------------------

UVM_INFO /home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/base/uvm_objection.svh(1274) @ 3170000: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase

--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :   27
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[RNTST]     1
[Source driver]     3
[TEST_DONE]     1
[UVMTOP]     1
[dest monitor]     3
[dest_driver]     3
[scoreboard]     3
[source Monitor]     3
[uvm_test_top.env_h.sbh]     9
$finish called from file "/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/base/uvm_root.svh", line 437.
$finish at simulation time              3170000
"../tb/top.sv", 116: top.pkt_valid, 159 attempts, 3 match
"../tb/top.sv", 117: top.stable_data_in, 159 attempts, 9 match
"../tb/top.sv", 118: top.read_enb1, 159 attempts, 3 match
"../tb/top.sv", 119: top.read_enb2, 159 attempts, 0 match
"../tb/top.sv", 120: top.read_enb3, 159 attempts, 0 match
"../tb/top.sv", 121: top.valid_out, 159 attempts, 3 match
"../tb/top.sv", 122: top.vld_out_read1, 159 attempts, 0 match
"../tb/top.sv", 123: top.vld_out_read2, 159 attempts, 0 match
"../tb/top.sv", 124: top.vld_out_read3, 159 attempts, 0 match
           V C S   S i m u l a t i o n   R e p o r t 
Time: 3170000 ps
CPU Time:      0.490 seconds;       Data structure size:   0.7Mb
Wed Aug 28 12:53:56 2024
Command: /home1/BPRN08/VegiJ/router_verification/sim/./simv -a vcs.log +fsdbfile+wave2.fsdb -cm_dir ./mem_cov2 +ntb_random_seed_automatic +UVM_TESTNAME=medium_vtest
Chronologic VCS simulator copyright 1991-2022
Contains Synopsys proprietary information.
Compiler version T-2022.06-SP1_Full64; Runtime version T-2022.06-SP1_Full64;  Aug 28 12:53 2024
NOTE: automatic random seed used: 3696512069
----------------------------------------------------------------
UVM-1.1d.Synopsys
(C) 2007-2013 Mentor Graphics Corporation
(C) 2007-2013 Cadence Design Systems, Inc.
(C) 2006-2013 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

*Verdi* Loading libsscore_vcs202206.so
FSDB Dumper for VCS, Release Verdi_T-2022.06-SP1, Linux x86_64/64bit, 08/28/2022
(C) 1996 - 2022 by Synopsys, Inc.
*Verdi* : Create FSDB file 'wave2.fsdb'
*Verdi* : Begin traversing the scope (top), layer (0).
*Verdi* : End of traversing.
UVM_INFO @ 0: reporter [RNTST] Running test medium_vtest...
UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
--------------------------------------------------------------------
Name                         Type                        Size  Value
--------------------------------------------------------------------
uvm_test_top                 medium_vtest                -     @474 
  env_h                      environment                 -     @495 
    dagt_top                 dest_agt_top                -     @512 
      dagt[0]                dest_agent                  -     @868 
        drvh                 dest_driver                 -     @916 
          rsp_port           uvm_analysis_port           -     @933 
          seq_item_port      uvm_seq_item_pull_port      -     @924 
        monh                 dest_monitor                -     @899 
          dest_port          uvm_analysis_port           -     @907 
        seqrh                dest_sequencer              -     @942 
          rsp_export         uvm_analysis_export         -     @950 
          seq_item_export    uvm_seq_item_pull_imp       -     @1056
          arbitration_queue  array                       0     -    
          lock_queue         array                       0     -    
          num_last_reqs      integral                    32    'd1  
          num_last_rsps      integral                    32    'd1  
      dagt[1]                dest_agent                  -     @877 
        drvh                 dest_driver                 -     @1094
          rsp_port           uvm_analysis_port           -     @1111
          seq_item_port      uvm_seq_item_pull_port      -     @1102
        monh                 dest_monitor                -     @1077
          dest_port          uvm_analysis_port           -     @1085
        seqrh                dest_sequencer              -     @1120
          rsp_export         uvm_analysis_export         -     @1128
          seq_item_export    uvm_seq_item_pull_imp       -     @1234
          arbitration_queue  array                       0     -    
          lock_queue         array                       0     -    
          num_last_reqs      integral                    32    'd1  
          num_last_rsps      integral                    32    'd1  
      dagt[2]                dest_agent                  -     @886 
        drvh                 dest_driver                 -     @1272
          rsp_port           uvm_analysis_port           -     @1289
          seq_item_port      uvm_seq_item_pull_port      -     @1280
        monh                 dest_monitor                -     @1255
          dest_port          uvm_analysis_port           -     @1263
        seqrh                dest_sequencer              -     @1298
          rsp_export         uvm_analysis_export         -     @1306
          seq_item_export    uvm_seq_item_pull_imp       -     @1412
          arbitration_queue  array                       0     -    
          lock_queue         array                       0     -    
          num_last_reqs      integral                    32    'd1  
          num_last_rsps      integral                    32    'd1  
    sagt_top                 source_agt_top              -     @504 
      sagt[0]                source_agent                -     @1433
        drvh                 source_driver               -     @1463
          rsp_port           uvm_analysis_port           -     @1480
          seq_item_port      uvm_seq_item_pull_port      -     @1471
        monh                 source_monitor              -     @1446
          source_port        uvm_analysis_port           -     @1454
        seqrh                source_sequencer            -     @1489
          rsp_export         uvm_analysis_export         -     @1497
          seq_item_export    uvm_seq_item_pull_imp       -     @1603
          arbitration_queue  array                       0     -    
          lock_queue         array                       0     -    
          num_last_reqs      integral                    32    'd1  
          num_last_rsps      integral                    32    'd1  
    sbh                      scoreboard                  -     @643 
      dest_fifo[0]           uvm_tlm_analysis_fifo #(T)  -     @704 
        analysis_export      uvm_analysis_imp            -     @748 
        get_ap               uvm_analysis_port           -     @739 
        get_peek_export      uvm_get_peek_imp            -     @721 
        put_ap               uvm_analysis_port           -     @730 
        put_export           uvm_put_imp                 -     @712 
      dest_fifo[1]           uvm_tlm_analysis_fifo #(T)  -     @757 
        analysis_export      uvm_analysis_imp            -     @801 
        get_ap               uvm_analysis_port           -     @792 
        get_peek_export      uvm_get_peek_imp            -     @774 
        put_ap               uvm_analysis_port           -     @783 
        put_export           uvm_put_imp                 -     @765 
      dest_fifo[2]           uvm_tlm_analysis_fifo #(T)  -     @810 
        analysis_export      uvm_analysis_imp            -     @854 
        get_ap               uvm_analysis_port           -     @845 
        get_peek_export      uvm_get_peek_imp            -     @827 
        put_ap               uvm_analysis_port           -     @836 
        put_export           uvm_put_imp                 -     @818 
      source_fifo            uvm_tlm_analysis_fifo #(T)  -     @651 
        analysis_export      uvm_analysis_imp            -     @695 
        get_ap               uvm_analysis_port           -     @686 
        get_peek_export      uvm_get_peek_imp            -     @668 
        put_ap               uvm_analysis_port           -     @677 
        put_export           uvm_put_imp                 -     @659 
    vseqr                    virtual_seqr                -     @520 
      rsp_export             uvm_analysis_export         -     @528 
      seq_item_export        uvm_seq_item_pull_imp       -     @634 
      arbitration_queue      array                       0     -    
      lock_queue             array                       0     -    
      num_last_reqs          integral                    32    'd1  
      num_last_rsps          integral                    32    'd1  
--------------------------------------------------------------------

UVM_INFO ../source_agt/source_monitor.sv(52) @ 870000: uvm_test_top.env_h.sagt_top.sagt[0].monh [source Monitor] Driving from source monitor --------------------------------------
Name         Type          Size  Value
--------------------------------------
xtnh         source_xtn    -     @1644
  header     integral      8     'd92 
  payload    da(integral)  23    -    
    [0]      integral      8     'd10 
    [1]      integral      8     137  
    [2]      integral      8     'd43 
    [3]      integral      8     'd4  
    [4]      integral      8     205  
    ...      ...           ...   ...  
    [18]     integral      8     162  
    [19]     integral      8     'd120
    [20]     integral      8     'd95 
    [21]     integral      8     174  
    [22]     integral      8     219  
  parity     integral      8     'd97 
  pkt_valid  integral      1     'h0  
  resetn     integral      1     'h0  
  error      integral      1     'h0  
--------------------------------------

UVM_INFO ../dest_agt/dest_driver.sv(40) @ 1150000: uvm_test_top.env_h.dagt_top.dagt[0].drvh [dest_driver] Printing from destination driver 1 ---------------------------------------------------------------------------------------------------
Name                           Type          Size  Value                                           
---------------------------------------------------------------------------------------------------
req                            dest_xtn      -     @1677                                           
  header                       integral      8     'b0                                             
  payload                      da(integral)  0     -                                               
  parity                       integral      8     'd0                                             
  delay                        integral      6     'd25                                            
  begin_time                   time          64    0                                               
  depth                        int           32    'd2                                             
  parent sequence (name)       string        6     dseq_2                                          
  parent sequence (full name)  string        48    uvm_test_top.env_h.dagt_top.dagt[0].seqrh.dseq_2
  sequencer                    string        41    uvm_test_top.env_h.dagt_top.dagt[0].seqrh       
---------------------------------------------------------------------------------------------------

UVM_INFO ../dest_agt/dest_monitor.sv(53) @ 1190000: uvm_test_top.env_h.dagt_top.dagt[0].monh [dest monitor] Printing from destination monitor ----------------------------------------
Name       Type          Size  Value    
----------------------------------------
xtn        dest_xtn      -     @1626    
  header   integral      8     'b1011100
  payload  da(integral)  23    -        
    [0]    integral      8     'd10     
    [1]    integral      8     137      
    [2]    integral      8     'd43     
    [3]    integral      8     'd4      
    [4]    integral      8     205      
    ...    ...           ...   ...      
    [18]   integral      8     162      
    [19]   integral      8     'd120    
    [20]   integral      8     'd95     
    [21]   integral      8     174      
    [22]   integral      8     219      
  parity   integral      8     'd97     
  delay    integral      6     'd0      
----------------------------------------

UVM_INFO ../tb/scoreboard.sv(91) @ 1190000: uvm_test_top.env_h.sbh [scoreboard] source_xtn --------------------------------------
Name         Type          Size  Value
--------------------------------------
xtnh         source_xtn    -     @1644
  header     integral      8     'd92 
  payload    da(integral)  23    -    
    [0]      integral      8     'd10 
    [1]      integral      8     137  
    [2]      integral      8     'd43 
    [3]      integral      8     'd4  
    [4]      integral      8     205  
    ...      ...           ...   ...  
    [18]     integral      8     162  
    [19]     integral      8     'd120
    [20]     integral      8     'd95 
    [21]     integral      8     174  
    [22]     integral      8     219  
  parity     integral      8     'd97 
  pkt_valid  integral      1     'h0  
  resetn     integral      1     'h0  
  error      integral      1     'h0  
--------------------------------------
 dest_xtn ----------------------------------------
Name       Type          Size  Value    
----------------------------------------
xtn        dest_xtn      -     @1626    
  header   integral      8     'b1011100
  payload  da(integral)  23    -        
    [0]    integral      8     'd10     
    [1]    integral      8     137      
    [2]    integral      8     'd43     
    [3]    integral      8     'd4      
    [4]    integral      8     205      
    ...    ...           ...   ...      
    [18]   integral      8     162      
    [19]   integral      8     'd120    
    [20]   integral      8     'd95     
    [21]   integral      8     174      
    [22]   integral      8     219      
  parity   integral      8     'd97     
  delay    integral      6     'd0      
----------------------------------------

UVM_INFO ../tb/scoreboard.sv(93) @ 1190000: uvm_test_top.env_h.sbh [uvm_test_top.env_h.sbh] Header compared successfully
UVM_INFO ../tb/scoreboard.sv(98) @ 1190000: uvm_test_top.env_h.sbh [uvm_test_top.env_h.sbh] Payload compared successfully
UVM_INFO ../tb/scoreboard.sv(103) @ 1190000: uvm_test_top.env_h.sbh [uvm_test_top.env_h.sbh] Parity compared successfully
UVM_INFO ../source_agt/source_driver.sv(59) @ 1410000: uvm_test_top.env_h.sagt_top.sagt[0].drvh [Source driver] Printing from source driver ---------------------------------------------------------------------------------------------------
Name                           Type          Size  Value                                           
---------------------------------------------------------------------------------------------------
req                            source_xtn    -     @1673                                           
  header                       integral      8     'd92                                            
  payload                      da(integral)  23    -                                               
    [0]                        integral      8     'd10                                            
    [1]                        integral      8     137                                             
    [2]                        integral      8     'd43                                            
    [3]                        integral      8     'd4                                             
    [4]                        integral      8     205                                             
    ...                        ...           ...   ...                                             
    [18]                       integral      8     162                                             
    [19]                       integral      8     'd120                                           
    [20]                       integral      8     'd95                                            
    [21]                       integral      8     174                                             
    [22]                       integral      8     219                                             
  parity                       integral      8     'd97                                            
  pkt_valid                    integral      1     'h0                                             
  resetn                       integral      1     'h0                                             
  error                        integral      1     'h0                                             
  begin_time                   time          64    0                                               
  depth                        int           32    'd2                                             
  parent sequence (name)       string        6     sseq_2                                          
  parent sequence (full name)  string        48    uvm_test_top.env_h.sagt_top.sagt[0].seqrh.sseq_2
  sequencer                    string        41    uvm_test_top.env_h.sagt_top.sagt[0].seqrh       
---------------------------------------------------------------------------------------------------

UVM_INFO ../source_agt/source_monitor.sv(52) @ 2470000: uvm_test_top.env_h.sagt_top.sagt[0].monh [source Monitor] Driving from source monitor --------------------------------------
Name         Type          Size  Value
--------------------------------------
xtnh         source_xtn    -     @1801
  header     integral      8     128  
  payload    da(integral)  32    -    
    [0]      integral      8     158  
    [1]      integral      8     'd67 
    [2]      integral      8     146  
    [3]      integral      8     147  
    [4]      integral      8     159  
    ...      ...           ...   ...  
    [27]     integral      8     'd61 
    [28]     integral      8     'd26 
    [29]     integral      8     162  
    [30]     integral      8     'd95 
    [31]     integral      8     185  
  parity     integral      8     'd83 
  pkt_valid  integral      1     'h0  
  resetn     integral      1     'h0  
  error      integral      1     'h0  
--------------------------------------

UVM_INFO ../dest_agt/dest_driver.sv(40) @ 2750000: uvm_test_top.env_h.dagt_top.dagt[0].drvh [dest_driver] Printing from destination driver 1 ---------------------------------------------------------------------------------------------------
Name                           Type          Size  Value                                           
---------------------------------------------------------------------------------------------------
req                            dest_xtn      -     @1816                                           
  header                       integral      8     'b0                                             
  payload                      da(integral)  0     -                                               
  parity                       integral      8     'd0                                             
  delay                        integral      6     'd25                                            
  begin_time                   time          64    1410000                                         
  depth                        int           32    'd2                                             
  parent sequence (name)       string        6     dseq_2                                          
  parent sequence (full name)  string        48    uvm_test_top.env_h.dagt_top.dagt[0].seqrh.dseq_2
  sequencer                    string        41    uvm_test_top.env_h.dagt_top.dagt[0].seqrh       
---------------------------------------------------------------------------------------------------

UVM_INFO ../dest_agt/dest_monitor.sv(53) @ 2790000: uvm_test_top.env_h.dagt_top.dagt[0].monh [dest monitor] Printing from destination monitor -----------------------------------------
Name       Type          Size  Value     
-----------------------------------------
xtn        dest_xtn      -     @1806     
  header   integral      8     'b10000000
  payload  da(integral)  32    -         
    [0]    integral      8     158       
    [1]    integral      8     'd67      
    [2]    integral      8     146       
    [3]    integral      8     147       
    [4]    integral      8     159       
    ...    ...           ...   ...       
    [27]   integral      8     'd61      
    [28]   integral      8     'd26      
    [29]   integral      8     162       
    [30]   integral      8     'd95      
    [31]   integral      8     185       
  parity   integral      8     'd83      
  delay    integral      6     'd0       
-----------------------------------------

UVM_INFO ../tb/scoreboard.sv(91) @ 2790000: uvm_test_top.env_h.sbh [scoreboard] source_xtn --------------------------------------
Name         Type          Size  Value
--------------------------------------
xtnh         source_xtn    -     @1801
  header     integral      8     128  
  payload    da(integral)  32    -    
    [0]      integral      8     158  
    [1]      integral      8     'd67 
    [2]      integral      8     146  
    [3]      integral      8     147  
    [4]      integral      8     159  
    ...      ...           ...   ...  
    [27]     integral      8     'd61 
    [28]     integral      8     'd26 
    [29]     integral      8     162  
    [30]     integral      8     'd95 
    [31]     integral      8     185  
  parity     integral      8     'd83 
  pkt_valid  integral      1     'h0  
  resetn     integral      1     'h0  
  error      integral      1     'h0  
--------------------------------------
 dest_xtn -----------------------------------------
Name       Type          Size  Value     
-----------------------------------------
xtn        dest_xtn      -     @1806     
  header   integral      8     'b10000000
  payload  da(integral)  32    -         
    [0]    integral      8     158       
    [1]    integral      8     'd67      
    [2]    integral      8     146       
    [3]    integral      8     147       
    [4]    integral      8     159       
    ...    ...           ...   ...       
    [27]   integral      8     'd61      
    [28]   integral      8     'd26      
    [29]   integral      8     162       
    [30]   integral      8     'd95      
    [31]   integral      8     185       
  parity   integral      8     'd83      
  delay    integral      6     'd0       
-----------------------------------------

UVM_INFO ../tb/scoreboard.sv(93) @ 2790000: uvm_test_top.env_h.sbh [uvm_test_top.env_h.sbh] Header compared successfully
UVM_INFO ../tb/scoreboard.sv(98) @ 2790000: uvm_test_top.env_h.sbh [uvm_test_top.env_h.sbh] Payload compared successfully
UVM_INFO ../tb/scoreboard.sv(103) @ 2790000: uvm_test_top.env_h.sbh [uvm_test_top.env_h.sbh] Parity compared successfully
UVM_INFO ../source_agt/source_driver.sv(59) @ 3010000: uvm_test_top.env_h.sagt_top.sagt[0].drvh [Source driver] Printing from source driver ---------------------------------------------------------------------------------------------------
Name                           Type          Size  Value                                           
---------------------------------------------------------------------------------------------------
req                            source_xtn    -     @1812                                           
  header                       integral      8     128                                             
  payload                      da(integral)  32    -                                               
    [0]                        integral      8     158                                             
    [1]                        integral      8     'd67                                            
    [2]                        integral      8     146                                             
    [3]                        integral      8     147                                             
    [4]                        integral      8     159                                             
    ...                        ...           ...   ...                                             
    [27]                       integral      8     'd61                                            
    [28]                       integral      8     'd26                                            
    [29]                       integral      8     162                                             
    [30]                       integral      8     'd95                                            
    [31]                       integral      8     185                                             
  parity                       integral      8     'd83                                            
  pkt_valid                    integral      1     'h0                                             
  resetn                       integral      1     'h0                                             
  error                        integral      1     'h0                                             
  begin_time                   time          64    1410000                                         
  depth                        int           32    'd2                                             
  parent sequence (name)       string        6     sseq_2                                          
  parent sequence (full name)  string        48    uvm_test_top.env_h.sagt_top.sagt[0].seqrh.sseq_2
  sequencer                    string        41    uvm_test_top.env_h.sagt_top.sagt[0].seqrh       
---------------------------------------------------------------------------------------------------

UVM_INFO /home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/base/uvm_objection.svh(1274) @ 3010000: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase

--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :   19
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[RNTST]     1
[Source driver]     2
[TEST_DONE]     1
[UVMTOP]     1
[dest monitor]     2
[dest_driver]     2
[scoreboard]     2
[source Monitor]     2
[uvm_test_top.env_h.sbh]     6
$finish called from file "/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/base/uvm_root.svh", line 437.
$finish at simulation time              3010000
"../tb/top.sv", 116: top.pkt_valid, 151 attempts, 2 match
"../tb/top.sv", 117: top.stable_data_in, 151 attempts, 32 match
"../tb/top.sv", 118: top.read_enb1, 151 attempts, 2 match
"../tb/top.sv", 119: top.read_enb2, 151 attempts, 0 match
"../tb/top.sv", 120: top.read_enb3, 151 attempts, 0 match
"../tb/top.sv", 121: top.valid_out, 151 attempts, 2 match
"../tb/top.sv", 122: top.vld_out_read1, 151 attempts, 0 match
"../tb/top.sv", 123: top.vld_out_read2, 151 attempts, 0 match
"../tb/top.sv", 124: top.vld_out_read3, 151 attempts, 0 match
           V C S   S i m u l a t i o n   R e p o r t 
Time: 3010000 ps
CPU Time:      0.470 seconds;       Data structure size:   0.7Mb
Wed Aug 28 12:53:57 2024
Command: /home1/BPRN08/VegiJ/router_verification/sim/./simv -a vcs.log +fsdbfile+wave3.fsdb -cm_dir ./mem_cov3 +ntb_random_seed_automatic +UVM_TESTNAME=big_vtest
Chronologic VCS simulator copyright 1991-2022
Contains Synopsys proprietary information.
Compiler version T-2022.06-SP1_Full64; Runtime version T-2022.06-SP1_Full64;  Aug 28 12:53 2024
NOTE: automatic random seed used: 1763199189
----------------------------------------------------------------
UVM-1.1d.Synopsys
(C) 2007-2013 Mentor Graphics Corporation
(C) 2007-2013 Cadence Design Systems, Inc.
(C) 2006-2013 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

*Verdi* Loading libsscore_vcs202206.so
FSDB Dumper for VCS, Release Verdi_T-2022.06-SP1, Linux x86_64/64bit, 08/28/2022
(C) 1996 - 2022 by Synopsys, Inc.
*Verdi* : Create FSDB file 'wave3.fsdb'
*Verdi* : Begin traversing the scope (top), layer (0).
*Verdi* : End of traversing.
UVM_INFO @ 0: reporter [RNTST] Running test big_vtest...
UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
--------------------------------------------------------------------
Name                         Type                        Size  Value
--------------------------------------------------------------------
uvm_test_top                 big_vtest                   -     @474 
  env_h                      environment                 -     @495 
    dagt_top                 dest_agt_top                -     @512 
      dagt[0]                dest_agent                  -     @868 
        drvh                 dest_driver                 -     @916 
          rsp_port           uvm_analysis_port           -     @933 
          seq_item_port      uvm_seq_item_pull_port      -     @924 
        monh                 dest_monitor                -     @899 
          dest_port          uvm_analysis_port           -     @907 
        seqrh                dest_sequencer              -     @942 
          rsp_export         uvm_analysis_export         -     @950 
          seq_item_export    uvm_seq_item_pull_imp       -     @1056
          arbitration_queue  array                       0     -    
          lock_queue         array                       0     -    
          num_last_reqs      integral                    32    'd1  
          num_last_rsps      integral                    32    'd1  
      dagt[1]                dest_agent                  -     @877 
        drvh                 dest_driver                 -     @1094
          rsp_port           uvm_analysis_port           -     @1111
          seq_item_port      uvm_seq_item_pull_port      -     @1102
        monh                 dest_monitor                -     @1077
          dest_port          uvm_analysis_port           -     @1085
        seqrh                dest_sequencer              -     @1120
          rsp_export         uvm_analysis_export         -     @1128
          seq_item_export    uvm_seq_item_pull_imp       -     @1234
          arbitration_queue  array                       0     -    
          lock_queue         array                       0     -    
          num_last_reqs      integral                    32    'd1  
          num_last_rsps      integral                    32    'd1  
      dagt[2]                dest_agent                  -     @886 
        drvh                 dest_driver                 -     @1272
          rsp_port           uvm_analysis_port           -     @1289
          seq_item_port      uvm_seq_item_pull_port      -     @1280
        monh                 dest_monitor                -     @1255
          dest_port          uvm_analysis_port           -     @1263
        seqrh                dest_sequencer              -     @1298
          rsp_export         uvm_analysis_export         -     @1306
          seq_item_export    uvm_seq_item_pull_imp       -     @1412
          arbitration_queue  array                       0     -    
          lock_queue         array                       0     -    
          num_last_reqs      integral                    32    'd1  
          num_last_rsps      integral                    32    'd1  
    sagt_top                 source_agt_top              -     @504 
      sagt[0]                source_agent                -     @1433
        drvh                 source_driver               -     @1463
          rsp_port           uvm_analysis_port           -     @1480
          seq_item_port      uvm_seq_item_pull_port      -     @1471
        monh                 source_monitor              -     @1446
          source_port        uvm_analysis_port           -     @1454
        seqrh                source_sequencer            -     @1489
          rsp_export         uvm_analysis_export         -     @1497
          seq_item_export    uvm_seq_item_pull_imp       -     @1603
          arbitration_queue  array                       0     -    
          lock_queue         array                       0     -    
          num_last_reqs      integral                    32    'd1  
          num_last_rsps      integral                    32    'd1  
    sbh                      scoreboard                  -     @643 
      dest_fifo[0]           uvm_tlm_analysis_fifo #(T)  -     @704 
        analysis_export      uvm_analysis_imp            -     @748 
        get_ap               uvm_analysis_port           -     @739 
        get_peek_export      uvm_get_peek_imp            -     @721 
        put_ap               uvm_analysis_port           -     @730 
        put_export           uvm_put_imp                 -     @712 
      dest_fifo[1]           uvm_tlm_analysis_fifo #(T)  -     @757 
        analysis_export      uvm_analysis_imp            -     @801 
        get_ap               uvm_analysis_port           -     @792 
        get_peek_export      uvm_get_peek_imp            -     @774 
        put_ap               uvm_analysis_port           -     @783 
        put_export           uvm_put_imp                 -     @765 
      dest_fifo[2]           uvm_tlm_analysis_fifo #(T)  -     @810 
        analysis_export      uvm_analysis_imp            -     @854 
        get_ap               uvm_analysis_port           -     @845 
        get_peek_export      uvm_get_peek_imp            -     @827 
        put_ap               uvm_analysis_port           -     @836 
        put_export           uvm_put_imp                 -     @818 
      source_fifo            uvm_tlm_analysis_fifo #(T)  -     @651 
        analysis_export      uvm_analysis_imp            -     @695 
        get_ap               uvm_analysis_port           -     @686 
        get_peek_export      uvm_get_peek_imp            -     @668 
        put_ap               uvm_analysis_port           -     @677 
        put_export           uvm_put_imp                 -     @659 
    vseqr                    virtual_seqr                -     @520 
      rsp_export             uvm_analysis_export         -     @528 
      seq_item_export        uvm_seq_item_pull_imp       -     @634 
      arbitration_queue      array                       0     -    
      lock_queue             array                       0     -    
      num_last_reqs          integral                    32    'd1  
      num_last_rsps          integral                    32    'd1  
--------------------------------------------------------------------

UVM_INFO ../source_agt/source_monitor.sv(52) @ 1530000: uvm_test_top.env_h.sagt_top.sagt[0].monh [source Monitor] Driving from source monitor --------------------------------------
Name         Type          Size  Value
--------------------------------------
xtnh         source_xtn    -     @1644
  header     integral      8     224  
  payload    da(integral)  56    -    
    [0]      integral      8     184  
    [1]      integral      8     158  
    [2]      integral      8     244  
    [3]      integral      8     241  
    [4]      integral      8     'd28 
    ...      ...           ...   ...  
    [51]     integral      8     204  
    [52]     integral      8     188  
    [53]     integral      8     'd74 
    [54]     integral      8     'd8  
    [55]     integral      8     'd102
  parity     integral      8     'd47 
  pkt_valid  integral      1     'h0  
  resetn     integral      1     'h0  
  error      integral      1     'h0  
--------------------------------------

UVM_INFO ../dest_agt/dest_driver.sv(40) @ 1810000: uvm_test_top.env_h.dagt_top.dagt[0].drvh [dest_driver] Printing from destination driver 1 ---------------------------------------------------------------------------------------------------
Name                           Type          Size  Value                                           
---------------------------------------------------------------------------------------------------
req                            dest_xtn      -     @1677                                           
  header                       integral      8     'b0                                             
  payload                      da(integral)  0     -                                               
  parity                       integral      8     'd0                                             
  delay                        integral      6     'd25                                            
  begin_time                   time          64    0                                               
  depth                        int           32    'd2                                             
  parent sequence (name)       string        6     dseq_2                                          
  parent sequence (full name)  string        48    uvm_test_top.env_h.dagt_top.dagt[0].seqrh.dseq_2
  sequencer                    string        41    uvm_test_top.env_h.dagt_top.dagt[0].seqrh       
---------------------------------------------------------------------------------------------------

UVM_INFO ../dest_agt/dest_monitor.sv(53) @ 1850000: uvm_test_top.env_h.dagt_top.dagt[0].monh [dest monitor] Printing from destination monitor -----------------------------------------
Name       Type          Size  Value     
-----------------------------------------
xtn        dest_xtn      -     @1626     
  header   integral      8     'b11100000
  payload  da(integral)  56    -         
    [0]    integral      8     184       
    [1]    integral      8     158       
    [2]    integral      8     244       
    [3]    integral      8     241       
    [4]    integral      8     'd28      
    ...    ...           ...   ...       
    [51]   integral      8     204       
    [52]   integral      8     188       
    [53]   integral      8     'd74      
    [54]   integral      8     'd8       
    [55]   integral      8     'd102     
  parity   integral      8     'd47      
  delay    integral      6     'd0       
-----------------------------------------

UVM_INFO ../tb/scoreboard.sv(91) @ 1850000: uvm_test_top.env_h.sbh [scoreboard] source_xtn --------------------------------------
Name         Type          Size  Value
--------------------------------------
xtnh         source_xtn    -     @1644
  header     integral      8     224  
  payload    da(integral)  56    -    
    [0]      integral      8     184  
    [1]      integral      8     158  
    [2]      integral      8     244  
    [3]      integral      8     241  
    [4]      integral      8     'd28 
    ...      ...           ...   ...  
    [51]     integral      8     204  
    [52]     integral      8     188  
    [53]     integral      8     'd74 
    [54]     integral      8     'd8  
    [55]     integral      8     'd102
  parity     integral      8     'd47 
  pkt_valid  integral      1     'h0  
  resetn     integral      1     'h0  
  error      integral      1     'h0  
--------------------------------------
 dest_xtn -----------------------------------------
Name       Type          Size  Value     
-----------------------------------------
xtn        dest_xtn      -     @1626     
  header   integral      8     'b11100000
  payload  da(integral)  56    -         
    [0]    integral      8     184       
    [1]    integral      8     158       
    [2]    integral      8     244       
    [3]    integral      8     241       
    [4]    integral      8     'd28      
    ...    ...           ...   ...       
    [51]   integral      8     204       
    [52]   integral      8     188       
    [53]   integral      8     'd74      
    [54]   integral      8     'd8       
    [55]   integral      8     'd102     
  parity   integral      8     'd47      
  delay    integral      6     'd0       
-----------------------------------------

UVM_INFO ../tb/scoreboard.sv(93) @ 1850000: uvm_test_top.env_h.sbh [uvm_test_top.env_h.sbh] Header compared successfully
UVM_INFO ../tb/scoreboard.sv(98) @ 1850000: uvm_test_top.env_h.sbh [uvm_test_top.env_h.sbh] Payload compared successfully
UVM_INFO ../tb/scoreboard.sv(103) @ 1850000: uvm_test_top.env_h.sbh [uvm_test_top.env_h.sbh] Parity compared successfully
UVM_INFO ../source_agt/source_driver.sv(59) @ 2070000: uvm_test_top.env_h.sagt_top.sagt[0].drvh [Source driver] Printing from source driver ---------------------------------------------------------------------------------------------------
Name                           Type          Size  Value                                           
---------------------------------------------------------------------------------------------------
req                            source_xtn    -     @1673                                           
  header                       integral      8     224                                             
  payload                      da(integral)  56    -                                               
    [0]                        integral      8     184                                             
    [1]                        integral      8     158                                             
    [2]                        integral      8     244                                             
    [3]                        integral      8     241                                             
    [4]                        integral      8     'd28                                            
    ...                        ...           ...   ...                                             
    [51]                       integral      8     204                                             
    [52]                       integral      8     188                                             
    [53]                       integral      8     'd74                                            
    [54]                       integral      8     'd8                                             
    [55]                       integral      8     'd102                                           
  parity                       integral      8     'd47                                            
  pkt_valid                    integral      1     'h0                                             
  resetn                       integral      1     'h0                                             
  error                        integral      1     'h0                                             
  begin_time                   time          64    0                                               
  depth                        int           32    'd2                                             
  parent sequence (name)       string        6     sseq_3                                          
  parent sequence (full name)  string        48    uvm_test_top.env_h.sagt_top.sagt[0].seqrh.sseq_3
  sequencer                    string        41    uvm_test_top.env_h.sagt_top.sagt[0].seqrh       
---------------------------------------------------------------------------------------------------

UVM_INFO ../source_agt/source_monitor.sv(52) @ 3470000: uvm_test_top.env_h.sagt_top.sagt[0].monh [source Monitor] Driving from source monitor --------------------------------------
Name         Type          Size  Value
--------------------------------------
xtnh         source_xtn    -     @1801
  header     integral      8     196  
  payload    da(integral)  49    -    
    [0]      integral      8     237  
    [1]      integral      8     'd98 
    [2]      integral      8     'd7  
    [3]      integral      8     254  
    [4]      integral      8     'd44 
    ...      ...           ...   ...  
    [44]     integral      8     222  
    [45]     integral      8     'd66 
    [46]     integral      8     253  
    [47]     integral      8     'd127
    [48]     integral      8     233  
  parity     integral      8     246  
  pkt_valid  integral      1     'h0  
  resetn     integral      1     'h0  
  error      integral      1     'h0  
--------------------------------------

UVM_INFO ../dest_agt/dest_driver.sv(40) @ 3750000: uvm_test_top.env_h.dagt_top.dagt[0].drvh [dest_driver] Printing from destination driver 1 ---------------------------------------------------------------------------------------------------
Name                           Type          Size  Value                                           
---------------------------------------------------------------------------------------------------
req                            dest_xtn      -     @1816                                           
  header                       integral      8     'b0                                             
  payload                      da(integral)  0     -                                               
  parity                       integral      8     'd0                                             
  delay                        integral      6     'd25                                            
  begin_time                   time          64    2070000                                         
  depth                        int           32    'd2                                             
  parent sequence (name)       string        6     dseq_2                                          
  parent sequence (full name)  string        48    uvm_test_top.env_h.dagt_top.dagt[0].seqrh.dseq_2
  sequencer                    string        41    uvm_test_top.env_h.dagt_top.dagt[0].seqrh       
---------------------------------------------------------------------------------------------------

UVM_INFO ../dest_agt/dest_monitor.sv(53) @ 3790000: uvm_test_top.env_h.dagt_top.dagt[0].monh [dest monitor] Printing from destination monitor -----------------------------------------
Name       Type          Size  Value     
-----------------------------------------
xtn        dest_xtn      -     @1806     
  header   integral      8     'b11000100
  payload  da(integral)  49    -         
    [0]    integral      8     237       
    [1]    integral      8     'd98      
    [2]    integral      8     'd7       
    [3]    integral      8     254       
    [4]    integral      8     'd44      
    ...    ...           ...   ...       
    [44]   integral      8     222       
    [45]   integral      8     'd66      
    [46]   integral      8     253       
    [47]   integral      8     'd127     
    [48]   integral      8     233       
  parity   integral      8     246       
  delay    integral      6     'd0       
-----------------------------------------

UVM_INFO ../tb/scoreboard.sv(91) @ 3790000: uvm_test_top.env_h.sbh [scoreboard] source_xtn --------------------------------------
Name         Type          Size  Value
--------------------------------------
xtnh         source_xtn    -     @1801
  header     integral      8     196  
  payload    da(integral)  49    -    
    [0]      integral      8     237  
    [1]      integral      8     'd98 
    [2]      integral      8     'd7  
    [3]      integral      8     254  
    [4]      integral      8     'd44 
    ...      ...           ...   ...  
    [44]     integral      8     222  
    [45]     integral      8     'd66 
    [46]     integral      8     253  
    [47]     integral      8     'd127
    [48]     integral      8     233  
  parity     integral      8     246  
  pkt_valid  integral      1     'h0  
  resetn     integral      1     'h0  
  error      integral      1     'h0  
--------------------------------------
 dest_xtn -----------------------------------------
Name       Type          Size  Value     
-----------------------------------------
xtn        dest_xtn      -     @1806     
  header   integral      8     'b11000100
  payload  da(integral)  49    -         
    [0]    integral      8     237       
    [1]    integral      8     'd98      
    [2]    integral      8     'd7       
    [3]    integral      8     254       
    [4]    integral      8     'd44      
    ...    ...           ...   ...       
    [44]   integral      8     222       
    [45]   integral      8     'd66      
    [46]   integral      8     253       
    [47]   integral      8     'd127     
    [48]   integral      8     233       
  parity   integral      8     246       
  delay    integral      6     'd0       
-----------------------------------------

UVM_INFO ../tb/scoreboard.sv(93) @ 3790000: uvm_test_top.env_h.sbh [uvm_test_top.env_h.sbh] Header compared successfully
UVM_INFO ../tb/scoreboard.sv(98) @ 3790000: uvm_test_top.env_h.sbh [uvm_test_top.env_h.sbh] Payload compared successfully
UVM_INFO ../tb/scoreboard.sv(103) @ 3790000: uvm_test_top.env_h.sbh [uvm_test_top.env_h.sbh] Parity compared successfully
UVM_INFO ../source_agt/source_driver.sv(59) @ 4010000: uvm_test_top.env_h.sagt_top.sagt[0].drvh [Source driver] Printing from source driver ---------------------------------------------------------------------------------------------------
Name                           Type          Size  Value                                           
---------------------------------------------------------------------------------------------------
req                            source_xtn    -     @1812                                           
  header                       integral      8     196                                             
  payload                      da(integral)  49    -                                               
    [0]                        integral      8     237                                             
    [1]                        integral      8     'd98                                            
    [2]                        integral      8     'd7                                             
    [3]                        integral      8     254                                             
    [4]                        integral      8     'd44                                            
    ...                        ...           ...   ...                                             
    [44]                       integral      8     222                                             
    [45]                       integral      8     'd66                                            
    [46]                       integral      8     253                                             
    [47]                       integral      8     'd127                                           
    [48]                       integral      8     233                                             
  parity                       integral      8     246                                             
  pkt_valid                    integral      1     'h0                                             
  resetn                       integral      1     'h0                                             
  error                        integral      1     'h0                                             
  begin_time                   time          64    2070000                                         
  depth                        int           32    'd2                                             
  parent sequence (name)       string        6     sseq_3                                          
  parent sequence (full name)  string        48    uvm_test_top.env_h.sagt_top.sagt[0].seqrh.sseq_3
  sequencer                    string        41    uvm_test_top.env_h.sagt_top.sagt[0].seqrh       
---------------------------------------------------------------------------------------------------

UVM_INFO /home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/base/uvm_objection.svh(1274) @ 4010000: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase

--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :   19
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[RNTST]     1
[Source driver]     2
[TEST_DONE]     1
[UVMTOP]     1
[dest monitor]     2
[dest_driver]     2
[scoreboard]     2
[source Monitor]     2
[uvm_test_top.env_h.sbh]     6
$finish called from file "/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/uvm/base/uvm_root.svh", line 437.
$finish at simulation time              4010000
"../tb/top.sv", 116: top.pkt_valid, 201 attempts, 2 match
"../tb/top.sv", 117: top.stable_data_in, 201 attempts, 32 match
"../tb/top.sv", 118: top.read_enb1, 201 attempts, 2 match
"../tb/top.sv", 119: top.read_enb2, 201 attempts, 0 match
"../tb/top.sv", 120: top.read_enb3, 201 attempts, 0 match
"../tb/top.sv", 121: top.valid_out, 201 attempts, 2 match
"../tb/top.sv", 122: top.vld_out_read1, 201 attempts, 0 match
"../tb/top.sv", 123: top.vld_out_read2, 201 attempts, 0 match
"../tb/top.sv", 124: top.vld_out_read3, 201 attempts, 0 match
           V C S   S i m u l a t i o n   R e p o r t 
Time: 4010000 ps
CPU Time:      0.460 seconds;       Data structure size:   0.7Mb
Wed Aug 28 12:53:58 2024
