<DOC>
<DOCNO>
EP-0015675
</DOCNO>
<TEXT>
<DATE>
19800917
</DATE>
<IPC-CLASSIFICATIONS>
H01L-21/822 H01L-21/8246 H01L-29/10 H01L-27/108 H01L-29/02 G11C-11/34 G11C-11/412 H01L-27/12 H01L-27/04 H01L-29/786 <main>H01L-29/78</main> H01L-29/78 H01L-21/8242 H01L-27/112 H01L-29/66 H01L-21/70 H01L-29/788 G11C-11/35 H01L-21/86 
</IPC-CLASSIFICATIONS>
<TITLE>
semiconductor memory device.
</TITLE>
<APPLICANT>
fujitsu ltdjp<sep>fujitsu limited<sep>fujitsu limited1015, kamikodanaka, nakahara-kukawasaki-shi, kanagawa 211jp<sep>fujitsu limited<sep>
</APPLICANT>
<INVENTOR>
sasaki<sep>sasaki<sep>sasakinobuo 14-240, kawara-cho 1-chomesaiwai-ku, kawasaki-shi kanagawa 211jp<sep>sasaki<sep>sasakinobuo 14-240, kawara-cho 1-chomesaiwai-ku, kawasaki-shi kanagawa 211jp<sep>
</INVENTOR>
<ABSTRACT>
in a semiconductor layer (21) of a conductivity type  between a source region (22) and a drain region (23) of  a semiconductor memory device, a central region (211a)  having a low threshold voltage and side regions (211b)  (211c) having a high threshold voltage are formed for  enabling a reliable writing-in of information.  
</ABSTRACT>
</TEXT>
</DOC>
