/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [13:0] celloutsig_0_0z;
  reg [7:0] celloutsig_0_10z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_2z;
  wire celloutsig_0_4z;
  wire [26:0] celloutsig_0_5z;
  wire [10:0] celloutsig_0_7z;
  wire celloutsig_1_0z;
  wire [8:0] celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  wire [4:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [20:0] celloutsig_1_14z;
  wire [32:0] celloutsig_1_15z;
  wire [3:0] celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = !(in_data[24] ? celloutsig_0_0z[7] : celloutsig_0_0z[8]);
  assign celloutsig_1_1z = !(celloutsig_1_0z ? in_data[151] : in_data[167]);
  assign celloutsig_1_0z = ~(in_data[116] ^ in_data[117]);
  assign celloutsig_1_3z = ~(celloutsig_1_0z ^ celloutsig_1_2z);
  assign celloutsig_1_8z = ~(celloutsig_1_3z ^ celloutsig_1_4z);
  assign celloutsig_1_5z = { in_data[139:135], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z } & { in_data[143:142], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_0_1z = in_data[48:42] == celloutsig_0_0z[6:0];
  assign celloutsig_1_13z = { celloutsig_1_6z[2:1], celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_0z } >= { in_data[136:135], celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_8z };
  assign celloutsig_0_21z = celloutsig_0_10z || celloutsig_0_0z[7:0];
  assign celloutsig_0_2z = { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z } || in_data[60:45];
  assign celloutsig_0_22z = in_data[86:74] < celloutsig_0_0z[13:1];
  assign celloutsig_1_6z = { celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z } % { 1'h1, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_15z = { in_data[179:165], celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_5z } % { 1'h1, celloutsig_1_14z[12:7], celloutsig_1_2z, celloutsig_1_14z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_13z, celloutsig_1_1z };
  assign celloutsig_1_10z = { in_data[151:147], celloutsig_1_6z, celloutsig_1_7z } % { 1'h1, celloutsig_1_5z[4:3], celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_2z };
  assign celloutsig_1_7z = celloutsig_1_5z != { celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_1_9z = celloutsig_1_6z[0] != celloutsig_1_7z;
  assign celloutsig_1_11z = ~ in_data[181:179];
  assign celloutsig_1_19z = ~ celloutsig_1_18z;
  assign celloutsig_1_2z = | { celloutsig_1_1z, in_data[155] };
  assign celloutsig_1_4z = | { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z, in_data[157:155] };
  assign celloutsig_1_18z = { celloutsig_1_11z, celloutsig_1_3z } >> { celloutsig_1_15z[14:13], celloutsig_1_13z, celloutsig_1_13z };
  assign celloutsig_0_0z = in_data[77:64] >>> in_data[79:66];
  assign celloutsig_1_12z = { celloutsig_1_11z[2], celloutsig_1_6z, celloutsig_1_8z } >>> { celloutsig_1_6z[2:1], celloutsig_1_6z };
  assign celloutsig_0_5z = in_data[55:29] >>> { in_data[85:76], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_14z = { celloutsig_1_10z[6:1], celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_12z, celloutsig_1_2z, celloutsig_1_3z } - { celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_13z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_2z };
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_10z = 8'h00;
    else if (!clkin_data[0]) celloutsig_0_10z = { celloutsig_0_7z[8:2], celloutsig_0_7z[2] };
  assign { celloutsig_0_7z[10:4], celloutsig_0_7z[2], celloutsig_0_7z[3] } = ~ { celloutsig_0_5z[19:13], celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_7z[1:0] = { celloutsig_0_7z[2], celloutsig_0_7z[2] };
  assign { out_data[131:128], out_data[99:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_21z, celloutsig_0_22z };
endmodule
