
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v' to AST representation.
Generating RTLIL representation for module `\matrix_times_two_vectors_18_10_3_672_16_1'.
Generating RTLIL representation for module `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42'.
Generating RTLIL representation for module `\sum_complex_vector_unit_18_18_16_42'.
Generating RTLIL representation for module `\c_matrix_vec_mult_core_18_10_16_3_1'.
Generating RTLIL representation for module `\elementwise_add_core_18_18_9'.
Generating RTLIL representation for module `\elementwise_sub_core_18_18_9'.
Generating RTLIL representation for module `\elementwise_mult_core_18_1810_9_1'.
Generating RTLIL representation for module `\fp_rounding_unit_1_37_10'.
Generating RTLIL representation for module `\dsp_signed_mult_18x18_unit_18_18_1'.
Generating RTLIL representation for module `\dft_16_top_18'.
Generating RTLIL representation for module `\codeBlock89324_18'.
Generating RTLIL representation for module `\codeBlock88206_18'.
Generating RTLIL representation for module `\shift_register_group_18_910'.
Generating RTLIL representation for module `\shift_register_unit_18_10'.
Generating RTLIL representation for module `\idft_16_top_18'.
Generating RTLIL representation for module `\codeBlock99168_18'.
Generating RTLIL representation for module `\subfxp_18_1'.
Generating RTLIL representation for module `\addfxp_18_1'.
Generating RTLIL representation for module `\shiftRegFIFO_2_1'.
Generating RTLIL representation for module `\codeBlock98050_18'.
Generating RTLIL representation for module `\multfix_alt_dsp_18'.
Generating RTLIL representation for module `\dsp_signed_mult_18x18_unit_18_36_0'.
Generating RTLIL representation for module `\shiftRegFIFO_5_1'.
Generating RTLIL representation for module `\shift_register_group_18_16_1'.
Generating RTLIL representation for module `\shift_register_unit_18_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: shift_register_unit_18_1
root of   1 design levels: shift_register_group_18_16_1
root of   0 design levels: shiftRegFIFO_5_1    
root of   0 design levels: dsp_signed_mult_18x18_unit_18_36_0
root of   1 design levels: multfix_alt_dsp_18  
root of   2 design levels: codeBlock98050_18   
root of   0 design levels: shiftRegFIFO_2_1    
root of   0 design levels: addfxp_18_1         
root of   0 design levels: subfxp_18_1         
root of   1 design levels: codeBlock99168_18   
root of   3 design levels: idft_16_top_18      
root of   0 design levels: shift_register_unit_18_10
root of   1 design levels: shift_register_group_18_910
root of   2 design levels: codeBlock88206_18   
root of   1 design levels: codeBlock89324_18   
root of   3 design levels: dft_16_top_18       
root of   0 design levels: dsp_signed_mult_18x18_unit_18_18_1
root of   0 design levels: fp_rounding_unit_1_37_10
root of   1 design levels: elementwise_mult_core_18_1810_9_1
root of   0 design levels: elementwise_sub_core_18_18_9
root of   0 design levels: elementwise_add_core_18_18_9
root of   4 design levels: c_matrix_vec_mult_core_18_10_16_3_1
root of   0 design levels: sum_complex_vector_unit_18_18_16_42
root of   5 design levels: multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42
root of   6 design levels: matrix_times_two_vectors_18_10_3_672_16_1
Automatically selected matrix_times_two_vectors_18_10_3_672_16_1 as design top module.

2.2. Analyzing design hierarchy..
Top module:  \matrix_times_two_vectors_18_10_3_672_16_1
Used module:     \multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42
Used module:         \idft_16_top_18
Used module:             \codeBlock99168_18
Used module:                 \subfxp_18_1
Used module:                 \addfxp_18_1
Used module:                 \shiftRegFIFO_2_1
Used module:             \codeBlock98050_18
Used module:                 \multfix_alt_dsp_18
Used module:                     \dsp_signed_mult_18x18_unit_18_36_0
Used module:                 \shiftRegFIFO_5_1
Used module:         \shift_register_group_18_16_1
Used module:             \shift_register_unit_18_1
Used module:         \sum_complex_vector_unit_18_18_16_42
Used module:         \c_matrix_vec_mult_core_18_10_16_3_1
Used module:             \elementwise_add_core_18_18_9
Used module:             \elementwise_sub_core_18_18_9
Used module:             \elementwise_mult_core_18_1810_9_1
Used module:                 \fp_rounding_unit_1_37_10
Used module:                 \dsp_signed_mult_18x18_unit_18_18_1
Used module:             \dft_16_top_18
Used module:                 \codeBlock89324_18
Used module:                 \codeBlock88206_18
Used module:             \shift_register_group_18_910
Used module:                 \shift_register_unit_18_10

2.3. Analyzing design hierarchy..
Top module:  \matrix_times_two_vectors_18_10_3_672_16_1
Used module:     \multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42
Used module:         \idft_16_top_18
Used module:             \codeBlock99168_18
Used module:                 \subfxp_18_1
Used module:                 \addfxp_18_1
Used module:                 \shiftRegFIFO_2_1
Used module:             \codeBlock98050_18
Used module:                 \multfix_alt_dsp_18
Used module:                     \dsp_signed_mult_18x18_unit_18_36_0
Used module:                 \shiftRegFIFO_5_1
Used module:         \shift_register_group_18_16_1
Used module:             \shift_register_unit_18_1
Used module:         \sum_complex_vector_unit_18_18_16_42
Used module:         \c_matrix_vec_mult_core_18_10_16_3_1
Used module:             \elementwise_add_core_18_18_9
Used module:             \elementwise_sub_core_18_18_9
Used module:             \elementwise_mult_core_18_1810_9_1
Used module:                 \fp_rounding_unit_1_37_10
Used module:                 \dsp_signed_mult_18x18_unit_18_18_1
Used module:             \dft_16_top_18
Used module:                 \codeBlock89324_18
Used module:                 \codeBlock88206_18
Used module:             \shift_register_group_18_910
Used module:                 \shift_register_unit_18_10
Removed 0 unused modules.
Warning: Resizing cell port c_matrix_vec_mult_core_18_10_16_3_1.dft_16_top_18_inst.X31 from 32 bits to 18 bits.
Warning: Resizing cell port c_matrix_vec_mult_core_18_10_16_3_1.dft_16_top_18_inst.X29 from 32 bits to 18 bits.
Warning: Resizing cell port c_matrix_vec_mult_core_18_10_16_3_1.dft_16_top_18_inst.X27 from 32 bits to 18 bits.
Warning: Resizing cell port c_matrix_vec_mult_core_18_10_16_3_1.dft_16_top_18_inst.X25 from 32 bits to 18 bits.
Warning: Resizing cell port c_matrix_vec_mult_core_18_10_16_3_1.dft_16_top_18_inst.X23 from 32 bits to 18 bits.
Warning: Resizing cell port c_matrix_vec_mult_core_18_10_16_3_1.dft_16_top_18_inst.X21 from 32 bits to 18 bits.
Warning: Resizing cell port c_matrix_vec_mult_core_18_10_16_3_1.dft_16_top_18_inst.X19 from 32 bits to 18 bits.
Warning: Resizing cell port c_matrix_vec_mult_core_18_10_16_3_1.dft_16_top_18_inst.X17 from 32 bits to 18 bits.
Warning: Resizing cell port c_matrix_vec_mult_core_18_10_16_3_1.dft_16_top_18_inst.X15 from 32 bits to 18 bits.
Warning: Resizing cell port c_matrix_vec_mult_core_18_10_16_3_1.dft_16_top_18_inst.X13 from 32 bits to 18 bits.
Warning: Resizing cell port c_matrix_vec_mult_core_18_10_16_3_1.dft_16_top_18_inst.X11 from 32 bits to 18 bits.
Warning: Resizing cell port c_matrix_vec_mult_core_18_10_16_3_1.dft_16_top_18_inst.X9 from 32 bits to 18 bits.
Warning: Resizing cell port c_matrix_vec_mult_core_18_10_16_3_1.dft_16_top_18_inst.X7 from 32 bits to 18 bits.
Warning: Resizing cell port c_matrix_vec_mult_core_18_10_16_3_1.dft_16_top_18_inst.X5 from 32 bits to 18 bits.
Warning: Resizing cell port c_matrix_vec_mult_core_18_10_16_3_1.dft_16_top_18_inst.X3 from 32 bits to 18 bits.
Warning: Resizing cell port c_matrix_vec_mult_core_18_10_16_3_1.dft_16_top_18_inst.X1 from 32 bits to 18 bits.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7950$213 in module shift_register_unit_18_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7756$212 in module shiftRegFIFO_5_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7728$211 in module dsp_signed_mult_18x18_unit_18_36_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7581$203 in module codeBlock98050_18.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7108$193 in module shiftRegFIFO_2_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7026$187 in module codeBlock99168_18.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6280$186 in module shift_register_unit_18_10.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6076$181 in module codeBlock88206_18.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:5573$170 in module codeBlock89324_18.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4841$169 in module dsp_signed_mult_18x18_unit_18_18_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4820$166 in module dsp_signed_mult_18x18_unit_18_18_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4781$162 in module fp_rounding_unit_1_37_10.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4771$161 in module fp_rounding_unit_1_37_10.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4697$159 in module elementwise_mult_core_18_1810_9_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4354$148 in module elementwise_sub_core_18_18_9.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4209$137 in module elementwise_add_core_18_18_9.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111 in module c_matrix_vec_mult_core_18_10_16_3_1.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:1882$51 in module sum_complex_vector_unit_18_18_16_42.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:1615$1 in module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 11 redundant assignments.
Promoted 5 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\shift_register_unit_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7950$213'.
     1/1: $0\shift_registers_0[17:0]
Creating decoders for process `\shiftRegFIFO_5_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7756$212'.
     1/5: $0\mem_4[0:0]
     2/5: $0\mem_3[0:0]
     3/5: $0\mem_2[0:0]
     4/5: $0\mem_1[0:0]
     5/5: $0\mem_0[0:0]
Creating decoders for process `\dsp_signed_mult_18x18_unit_18_36_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7728$211'.
     1/3: $0\output_valid[0:0]
     2/3: $0\result_valid[0:0]
     3/3: $0\input_valid[0:0]
Creating decoders for process `\dsp_signed_mult_18x18_unit_18_36_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7721$208'.
Creating decoders for process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7581$203'.
     1/81: $0\next[0:0]
     2/81: $0\tm71[17:0]
     3/81: $0\tm68[17:0]
     4/81: $0\tm65[17:0]
     5/81: $0\tm62[17:0]
     6/81: $0\tm59[17:0]
     7/81: $0\tm56[17:0]
     8/81: $0\tm53[17:0]
     9/81: $0\tm50[17:0]
    10/81: $0\tm47[17:0]
    11/81: $0\tm44[17:0]
    12/81: $0\tm41[17:0]
    13/81: $0\tm38[17:0]
    14/81: $0\tm35[17:0]
    15/81: $0\tm32[17:0]
    16/81: $0\tm29[17:0]
    17/81: $0\tm26[17:0]
    18/81: $0\tm70[17:0]
    19/81: $0\tm67[17:0]
    20/81: $0\tm64[17:0]
    21/81: $0\tm61[17:0]
    22/81: $0\tm58[17:0]
    23/81: $0\tm55[17:0]
    24/81: $0\tm52[17:0]
    25/81: $0\tm49[17:0]
    26/81: $0\tm46[17:0]
    27/81: $0\tm43[17:0]
    28/81: $0\tm40[17:0]
    29/81: $0\tm37[17:0]
    30/81: $0\tm34[17:0]
    31/81: $0\tm31[17:0]
    32/81: $0\tm28[17:0]
    33/81: $0\tm25[17:0]
    34/81: $0\tm69[17:0]
    35/81: $0\tm66[17:0]
    36/81: $0\tm63[17:0]
    37/81: $0\tm60[17:0]
    38/81: $0\tm57[17:0]
    39/81: $0\tm54[17:0]
    40/81: $0\tm51[17:0]
    41/81: $0\tm48[17:0]
    42/81: $0\tm45[17:0]
    43/81: $0\tm42[17:0]
    44/81: $0\tm39[17:0]
    45/81: $0\tm36[17:0]
    46/81: $0\tm33[17:0]
    47/81: $0\tm30[17:0]
    48/81: $0\tm27[17:0]
    49/81: $0\tm24[17:0]
    50/81: $0\X31[17:0]
    51/81: $0\X30[17:0]
    52/81: $0\X29[17:0]
    53/81: $0\X28[17:0]
    54/81: $0\X27[17:0]
    55/81: $0\X26[17:0]
    56/81: $0\X25[17:0]
    57/81: $0\X24[17:0]
    58/81: $0\X23[17:0]
    59/81: $0\X22[17:0]
    60/81: $0\X21[17:0]
    61/81: $0\X20[17:0]
    62/81: $0\X19[17:0]
    63/81: $0\X18[17:0]
    64/81: $0\X17[17:0]
    65/81: $0\X16[17:0]
    66/81: $0\X15[17:0]
    67/81: $0\X14[17:0]
    68/81: $0\X13[17:0]
    69/81: $0\X12[17:0]
    70/81: $0\X11[17:0]
    71/81: $0\X10[17:0]
    72/81: $0\X9[17:0]
    73/81: $0\X8[17:0]
    74/81: $0\X7[17:0]
    75/81: $0\X6[17:0]
    76/81: $0\X5[17:0]
    77/81: $0\X4[17:0]
    78/81: $0\X3[17:0]
    79/81: $0\X2[17:0]
    80/81: $0\X1[17:0]
    81/81: $0\X0[17:0]
Creating decoders for process `\shiftRegFIFO_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7108$193'.
     1/2: $0\mem_1[0:0]
     2/2: $0\mem_0[0:0]
Creating decoders for process `\addfxp_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7092$191'.
Creating decoders for process `\subfxp_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7077$189'.
Creating decoders for process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7026$187'.
     1/33: $0\next[0:0]
     2/33: $0\X31[17:0]
     3/33: $0\X30[17:0]
     4/33: $0\X29[17:0]
     5/33: $0\X28[17:0]
     6/33: $0\X27[17:0]
     7/33: $0\X26[17:0]
     8/33: $0\X25[17:0]
     9/33: $0\X24[17:0]
    10/33: $0\X23[17:0]
    11/33: $0\X22[17:0]
    12/33: $0\X21[17:0]
    13/33: $0\X20[17:0]
    14/33: $0\X19[17:0]
    15/33: $0\X18[17:0]
    16/33: $0\X17[17:0]
    17/33: $0\X16[17:0]
    18/33: $0\X15[17:0]
    19/33: $0\X14[17:0]
    20/33: $0\X13[17:0]
    21/33: $0\X12[17:0]
    22/33: $0\X11[17:0]
    23/33: $0\X10[17:0]
    24/33: $0\X9[17:0]
    25/33: $0\X8[17:0]
    26/33: $0\X7[17:0]
    27/33: $0\X6[17:0]
    28/33: $0\X5[17:0]
    29/33: $0\X4[17:0]
    30/33: $0\X3[17:0]
    31/33: $0\X2[17:0]
    32/33: $0\X1[17:0]
    33/33: $0\X0[17:0]
Creating decoders for process `\shift_register_unit_18_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6280$186'.
     1/10: $0\shift_registers_9[17:0]
     2/10: $0\shift_registers_8[17:0]
     3/10: $0\shift_registers_7[17:0]
     4/10: $0\shift_registers_6[17:0]
     5/10: $0\shift_registers_5[17:0]
     6/10: $0\shift_registers_4[17:0]
     7/10: $0\shift_registers_3[17:0]
     8/10: $0\shift_registers_2[17:0]
     9/10: $0\shift_registers_1[17:0]
    10/10: $0\shift_registers_0[17:0]
Creating decoders for process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6076$181'.
     1/81: $0\next[0:0]
     2/81: $0\tm71[17:0]
     3/81: $0\tm68[17:0]
     4/81: $0\tm65[17:0]
     5/81: $0\tm62[17:0]
     6/81: $0\tm59[17:0]
     7/81: $0\tm56[17:0]
     8/81: $0\tm53[17:0]
     9/81: $0\tm50[17:0]
    10/81: $0\tm47[17:0]
    11/81: $0\tm44[17:0]
    12/81: $0\tm41[17:0]
    13/81: $0\tm38[17:0]
    14/81: $0\tm35[17:0]
    15/81: $0\tm32[17:0]
    16/81: $0\tm29[17:0]
    17/81: $0\tm26[17:0]
    18/81: $0\tm70[17:0]
    19/81: $0\tm67[17:0]
    20/81: $0\tm64[17:0]
    21/81: $0\tm61[17:0]
    22/81: $0\tm58[17:0]
    23/81: $0\tm55[17:0]
    24/81: $0\tm52[17:0]
    25/81: $0\tm49[17:0]
    26/81: $0\tm46[17:0]
    27/81: $0\tm43[17:0]
    28/81: $0\tm40[17:0]
    29/81: $0\tm37[17:0]
    30/81: $0\tm34[17:0]
    31/81: $0\tm31[17:0]
    32/81: $0\tm28[17:0]
    33/81: $0\tm25[17:0]
    34/81: $0\tm69[17:0]
    35/81: $0\tm66[17:0]
    36/81: $0\tm63[17:0]
    37/81: $0\tm60[17:0]
    38/81: $0\tm57[17:0]
    39/81: $0\tm54[17:0]
    40/81: $0\tm51[17:0]
    41/81: $0\tm48[17:0]
    42/81: $0\tm45[17:0]
    43/81: $0\tm42[17:0]
    44/81: $0\tm39[17:0]
    45/81: $0\tm36[17:0]
    46/81: $0\tm33[17:0]
    47/81: $0\tm30[17:0]
    48/81: $0\tm27[17:0]
    49/81: $0\tm24[17:0]
    50/81: $0\X31[17:0]
    51/81: $0\X30[17:0]
    52/81: $0\X29[17:0]
    53/81: $0\X28[17:0]
    54/81: $0\X27[17:0]
    55/81: $0\X26[17:0]
    56/81: $0\X25[17:0]
    57/81: $0\X24[17:0]
    58/81: $0\X23[17:0]
    59/81: $0\X22[17:0]
    60/81: $0\X21[17:0]
    61/81: $0\X20[17:0]
    62/81: $0\X19[17:0]
    63/81: $0\X18[17:0]
    64/81: $0\X17[17:0]
    65/81: $0\X16[17:0]
    66/81: $0\X15[17:0]
    67/81: $0\X14[17:0]
    68/81: $0\X13[17:0]
    69/81: $0\X12[17:0]
    70/81: $0\X11[17:0]
    71/81: $0\X10[17:0]
    72/81: $0\X9[17:0]
    73/81: $0\X8[17:0]
    74/81: $0\X7[17:0]
    75/81: $0\X6[17:0]
    76/81: $0\X5[17:0]
    77/81: $0\X4[17:0]
    78/81: $0\X3[17:0]
    79/81: $0\X2[17:0]
    80/81: $0\X1[17:0]
    81/81: $0\X0[17:0]
Creating decoders for process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:5573$170'.
     1/33: $0\next[0:0]
     2/33: $0\X31[17:0]
     3/33: $0\X30[17:0]
     4/33: $0\X29[17:0]
     5/33: $0\X28[17:0]
     6/33: $0\X27[17:0]
     7/33: $0\X26[17:0]
     8/33: $0\X25[17:0]
     9/33: $0\X24[17:0]
    10/33: $0\X23[17:0]
    11/33: $0\X22[17:0]
    12/33: $0\X21[17:0]
    13/33: $0\X20[17:0]
    14/33: $0\X19[17:0]
    15/33: $0\X18[17:0]
    16/33: $0\X17[17:0]
    17/33: $0\X16[17:0]
    18/33: $0\X15[17:0]
    19/33: $0\X14[17:0]
    20/33: $0\X13[17:0]
    21/33: $0\X12[17:0]
    22/33: $0\X11[17:0]
    23/33: $0\X10[17:0]
    24/33: $0\X9[17:0]
    25/33: $0\X8[17:0]
    26/33: $0\X7[17:0]
    27/33: $0\X6[17:0]
    28/33: $0\X5[17:0]
    29/33: $0\X4[17:0]
    30/33: $0\X3[17:0]
    31/33: $0\X2[17:0]
    32/33: $0\X1[17:0]
    33/33: $0\X0[17:0]
Creating decoders for process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4841$169'.
     1/3: $0\output_valid[0:0]
     2/3: $0\result_valid[0:0]
     3/3: $0\input_valid[0:0]
Creating decoders for process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4820$166'.
     1/6: $0\reg_resb[36:0]
     2/6: $0\reg_resa[36:0]
     3/6: $0\reg_by[17:0]
     4/6: $0\reg_bx[17:0]
     5/6: $0\reg_ay[17:0]
     6/6: $0\reg_ax[17:0]
Creating decoders for process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4781$162'.
     1/6: $0\out_reg[36:0]
     2/6: $0\valid_reg[0:0]
     3/6: $0\floor_ceil_valid[0:0]
     4/6: $0\is_ceil[0:0]
     5/6: $0\ceil[36:0]
     6/6: $0\floor[36:0]
Creating decoders for process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4771$161'.
     1/1: $1\rounded_result[36:0]
Creating decoders for process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4697$159'.
     1/19: $0\valid_A_B[0:0]
     2/19: $0\reg_B_8[17:0]
     3/19: $0\reg_A_8[17:0]
     4/19: $0\reg_B_7[17:0]
     5/19: $0\reg_A_7[17:0]
     6/19: $0\reg_B_6[17:0]
     7/19: $0\reg_A_6[17:0]
     8/19: $0\reg_B_5[17:0]
     9/19: $0\reg_A_5[17:0]
    10/19: $0\reg_B_4[17:0]
    11/19: $0\reg_A_4[17:0]
    12/19: $0\reg_B_3[17:0]
    13/19: $0\reg_A_3[17:0]
    14/19: $0\reg_B_2[17:0]
    15/19: $0\reg_A_2[17:0]
    16/19: $0\reg_B_1[17:0]
    17/19: $0\reg_A_1[17:0]
    18/19: $0\reg_B_0[17:0]
    19/19: $0\reg_A_0[17:0]
Creating decoders for process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4354$148'.
     1/29: $0\valid_C[0:0]
     2/29: $0\valid_A_B[0:0]
     3/29: $0\reg_C_8[17:0]
     4/29: $0\reg_B_8[17:0]
     5/29: $0\reg_A_8[17:0]
     6/29: $0\reg_C_7[17:0]
     7/29: $0\reg_B_7[17:0]
     8/29: $0\reg_A_7[17:0]
     9/29: $0\reg_C_6[17:0]
    10/29: $0\reg_B_6[17:0]
    11/29: $0\reg_A_6[17:0]
    12/29: $0\reg_C_5[17:0]
    13/29: $0\reg_B_5[17:0]
    14/29: $0\reg_A_5[17:0]
    15/29: $0\reg_C_4[17:0]
    16/29: $0\reg_B_4[17:0]
    17/29: $0\reg_A_4[17:0]
    18/29: $0\reg_C_3[17:0]
    19/29: $0\reg_B_3[17:0]
    20/29: $0\reg_A_3[17:0]
    21/29: $0\reg_C_2[17:0]
    22/29: $0\reg_B_2[17:0]
    23/29: $0\reg_A_2[17:0]
    24/29: $0\reg_C_1[17:0]
    25/29: $0\reg_B_1[17:0]
    26/29: $0\reg_A_1[17:0]
    27/29: $0\reg_C_0[17:0]
    28/29: $0\reg_B_0[17:0]
    29/29: $0\reg_A_0[17:0]
Creating decoders for process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4209$137'.
     1/29: $0\valid_C[0:0]
     2/29: $0\valid_A_B[0:0]
     3/29: $0\reg_C_8[17:0]
     4/29: $0\reg_B_8[17:0]
     5/29: $0\reg_A_8[17:0]
     6/29: $0\reg_C_7[17:0]
     7/29: $0\reg_B_7[17:0]
     8/29: $0\reg_A_7[17:0]
     9/29: $0\reg_C_6[17:0]
    10/29: $0\reg_B_6[17:0]
    11/29: $0\reg_A_6[17:0]
    12/29: $0\reg_C_5[17:0]
    13/29: $0\reg_B_5[17:0]
    14/29: $0\reg_A_5[17:0]
    15/29: $0\reg_C_4[17:0]
    16/29: $0\reg_B_4[17:0]
    17/29: $0\reg_A_4[17:0]
    18/29: $0\reg_C_3[17:0]
    19/29: $0\reg_B_3[17:0]
    20/29: $0\reg_A_3[17:0]
    21/29: $0\reg_C_2[17:0]
    22/29: $0\reg_B_2[17:0]
    23/29: $0\reg_A_2[17:0]
    24/29: $0\reg_C_1[17:0]
    25/29: $0\reg_B_1[17:0]
    26/29: $0\reg_A_1[17:0]
    27/29: $0\reg_C_0[17:0]
    28/29: $0\reg_B_0[17:0]
    29/29: $0\reg_A_0[17:0]
Creating decoders for process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
     1/186: $0\reg_o_ready[0:0]
     2/186: $0\fft_valid[0:0]
     3/186: $0\reg_Y_imag_2_15[17:0]
     4/186: $0\reg_Y_real_2_15[17:0]
     5/186: $0\reg_Y_imag_2_14[17:0]
     6/186: $0\reg_Y_real_2_14[17:0]
     7/186: $0\reg_Y_imag_2_13[17:0]
     8/186: $0\reg_Y_real_2_13[17:0]
     9/186: $0\reg_Y_imag_2_12[17:0]
    10/186: $0\reg_Y_real_2_12[17:0]
    11/186: $0\reg_Y_imag_2_11[17:0]
    12/186: $0\reg_Y_real_2_11[17:0]
    13/186: $0\reg_Y_imag_2_10[17:0]
    14/186: $0\reg_Y_real_2_10[17:0]
    15/186: $0\reg_Y_imag_2_9[17:0]
    16/186: $0\reg_Y_real_2_9[17:0]
    17/186: $0\reg_Y_imag_2_8[17:0]
    18/186: $0\reg_Y_real_2_8[17:0]
    19/186: $0\reg_Y_imag_2_7[17:0]
    20/186: $0\reg_Y_real_2_7[17:0]
    21/186: $0\reg_Y_imag_2_6[17:0]
    22/186: $0\reg_Y_real_2_6[17:0]
    23/186: $0\reg_Y_imag_2_5[17:0]
    24/186: $0\reg_Y_real_2_5[17:0]
    25/186: $0\reg_Y_imag_2_4[17:0]
    26/186: $0\reg_Y_real_2_4[17:0]
    27/186: $0\reg_Y_imag_2_3[17:0]
    28/186: $0\reg_Y_real_2_3[17:0]
    29/186: $0\reg_Y_imag_2_2[17:0]
    30/186: $0\reg_Y_real_2_2[17:0]
    31/186: $0\reg_Y_imag_2_1[17:0]
    32/186: $0\reg_Y_real_2_1[17:0]
    33/186: $0\reg_Y_imag_2_0[17:0]
    34/186: $0\reg_Y_real_2_0[17:0]
    35/186: $0\reg_Y_imag_1_15[17:0]
    36/186: $0\reg_Y_real_1_15[17:0]
    37/186: $0\reg_Y_imag_1_14[17:0]
    38/186: $0\reg_Y_real_1_14[17:0]
    39/186: $0\reg_Y_imag_1_13[17:0]
    40/186: $0\reg_Y_real_1_13[17:0]
    41/186: $0\reg_Y_imag_1_12[17:0]
    42/186: $0\reg_Y_real_1_12[17:0]
    43/186: $0\reg_Y_imag_1_11[17:0]
    44/186: $0\reg_Y_real_1_11[17:0]
    45/186: $0\reg_Y_imag_1_10[17:0]
    46/186: $0\reg_Y_real_1_10[17:0]
    47/186: $0\reg_Y_imag_1_9[17:0]
    48/186: $0\reg_Y_real_1_9[17:0]
    49/186: $0\reg_Y_imag_1_8[17:0]
    50/186: $0\reg_Y_real_1_8[17:0]
    51/186: $0\reg_Y_imag_1_7[17:0]
    52/186: $0\reg_Y_real_1_7[17:0]
    53/186: $0\reg_Y_imag_1_6[17:0]
    54/186: $0\reg_Y_real_1_6[17:0]
    55/186: $0\reg_Y_imag_1_5[17:0]
    56/186: $0\reg_Y_real_1_5[17:0]
    57/186: $0\reg_Y_imag_1_4[17:0]
    58/186: $0\reg_Y_real_1_4[17:0]
    59/186: $0\reg_Y_imag_1_3[17:0]
    60/186: $0\reg_Y_real_1_3[17:0]
    61/186: $0\reg_Y_imag_1_2[17:0]
    62/186: $0\reg_Y_real_1_2[17:0]
    63/186: $0\reg_Y_imag_1_1[17:0]
    64/186: $0\reg_Y_real_1_1[17:0]
    65/186: $0\reg_Y_imag_1_0[17:0]
    66/186: $0\reg_Y_real_1_0[17:0]
    67/186: $0\reg_Y_imag_0_15[17:0]
    68/186: $0\reg_Y_real_0_15[17:0]
    69/186: $0\reg_Y_imag_0_14[17:0]
    70/186: $0\reg_Y_real_0_14[17:0]
    71/186: $0\reg_Y_imag_0_13[17:0]
    72/186: $0\reg_Y_real_0_13[17:0]
    73/186: $0\reg_Y_imag_0_12[17:0]
    74/186: $0\reg_Y_real_0_12[17:0]
    75/186: $0\reg_Y_imag_0_11[17:0]
    76/186: $0\reg_Y_real_0_11[17:0]
    77/186: $0\reg_Y_imag_0_10[17:0]
    78/186: $0\reg_Y_real_0_10[17:0]
    79/186: $0\reg_Y_imag_0_9[17:0]
    80/186: $0\reg_Y_real_0_9[17:0]
    81/186: $0\reg_Y_imag_0_8[17:0]
    82/186: $0\reg_Y_real_0_8[17:0]
    83/186: $0\reg_Y_imag_0_7[17:0]
    84/186: $0\reg_Y_real_0_7[17:0]
    85/186: $0\reg_Y_imag_0_6[17:0]
    86/186: $0\reg_Y_real_0_6[17:0]
    87/186: $0\reg_Y_imag_0_5[17:0]
    88/186: $0\reg_Y_real_0_5[17:0]
    89/186: $0\reg_Y_imag_0_4[17:0]
    90/186: $0\reg_Y_real_0_4[17:0]
    91/186: $0\reg_Y_imag_0_3[17:0]
    92/186: $0\reg_Y_real_0_3[17:0]
    93/186: $0\reg_Y_imag_0_2[17:0]
    94/186: $0\reg_Y_real_0_2[17:0]
    95/186: $0\reg_Y_imag_0_1[17:0]
    96/186: $0\reg_Y_real_0_1[17:0]
    97/186: $0\reg_Y_imag_0_0[17:0]
    98/186: $0\reg_Y_real_0_0[17:0]
    99/186: $0\reg_W_imag_2_8[17:0]
   100/186: $0\reg_W_real_2_8[17:0]
   101/186: $0\reg_W_imag_2_7[17:0]
   102/186: $0\reg_W_real_2_7[17:0]
   103/186: $0\reg_W_imag_2_6[17:0]
   104/186: $0\reg_W_real_2_6[17:0]
   105/186: $0\reg_W_imag_2_5[17:0]
   106/186: $0\reg_W_real_2_5[17:0]
   107/186: $0\reg_W_imag_2_4[17:0]
   108/186: $0\reg_W_real_2_4[17:0]
   109/186: $0\reg_W_imag_2_3[17:0]
   110/186: $0\reg_W_real_2_3[17:0]
   111/186: $0\reg_W_imag_2_2[17:0]
   112/186: $0\reg_W_real_2_2[17:0]
   113/186: $0\reg_W_imag_2_1[17:0]
   114/186: $0\reg_W_real_2_1[17:0]
   115/186: $0\reg_W_imag_2_0[17:0]
   116/186: $0\reg_W_real_2_0[17:0]
   117/186: $0\reg_W_imag_1_8[17:0]
   118/186: $0\reg_W_real_1_8[17:0]
   119/186: $0\reg_W_imag_1_7[17:0]
   120/186: $0\reg_W_real_1_7[17:0]
   121/186: $0\reg_W_imag_1_6[17:0]
   122/186: $0\reg_W_real_1_6[17:0]
   123/186: $0\reg_W_imag_1_5[17:0]
   124/186: $0\reg_W_real_1_5[17:0]
   125/186: $0\reg_W_imag_1_4[17:0]
   126/186: $0\reg_W_real_1_4[17:0]
   127/186: $0\reg_W_imag_1_3[17:0]
   128/186: $0\reg_W_real_1_3[17:0]
   129/186: $0\reg_W_imag_1_2[17:0]
   130/186: $0\reg_W_real_1_2[17:0]
   131/186: $0\reg_W_imag_1_1[17:0]
   132/186: $0\reg_W_real_1_1[17:0]
   133/186: $0\reg_W_imag_1_0[17:0]
   134/186: $0\reg_W_real_1_0[17:0]
   135/186: $0\reg_W_imag_0_8[17:0]
   136/186: $0\reg_W_real_0_8[17:0]
   137/186: $0\reg_W_imag_0_7[17:0]
   138/186: $0\reg_W_real_0_7[17:0]
   139/186: $0\reg_W_imag_0_6[17:0]
   140/186: $0\reg_W_real_0_6[17:0]
   141/186: $0\reg_W_imag_0_5[17:0]
   142/186: $0\reg_W_real_0_5[17:0]
   143/186: $0\reg_W_imag_0_4[17:0]
   144/186: $0\reg_W_real_0_4[17:0]
   145/186: $0\reg_W_imag_0_3[17:0]
   146/186: $0\reg_W_real_0_3[17:0]
   147/186: $0\reg_W_imag_0_2[17:0]
   148/186: $0\reg_W_real_0_2[17:0]
   149/186: $0\reg_W_imag_0_1[17:0]
   150/186: $0\reg_W_real_0_1[17:0]
   151/186: $0\reg_W_imag_0_0[17:0]
   152/186: $0\reg_W_real_0_0[17:0]
   153/186: $0\reg_X_2_15[17:0]
   154/186: $0\reg_X_15[17:0]
   155/186: $0\reg_X_2_14[17:0]
   156/186: $0\reg_X_14[17:0]
   157/186: $0\reg_X_2_13[17:0]
   158/186: $0\reg_X_13[17:0]
   159/186: $0\reg_X_2_12[17:0]
   160/186: $0\reg_X_12[17:0]
   161/186: $0\reg_X_2_11[17:0]
   162/186: $0\reg_X_11[17:0]
   163/186: $0\reg_X_2_10[17:0]
   164/186: $0\reg_X_10[17:0]
   165/186: $0\reg_X_2_9[17:0]
   166/186: $0\reg_X_9[17:0]
   167/186: $0\reg_X_2_8[17:0]
   168/186: $0\reg_X_8[17:0]
   169/186: $0\reg_X_2_7[17:0]
   170/186: $0\reg_X_7[17:0]
   171/186: $0\reg_X_2_6[17:0]
   172/186: $0\reg_X_6[17:0]
   173/186: $0\reg_X_2_5[17:0]
   174/186: $0\reg_X_5[17:0]
   175/186: $0\reg_X_2_4[17:0]
   176/186: $0\reg_X_4[17:0]
   177/186: $0\reg_X_2_3[17:0]
   178/186: $0\reg_X_3[17:0]
   179/186: $0\reg_X_2_2[17:0]
   180/186: $0\reg_X_2[17:0]
   181/186: $0\reg_X_2_1[17:0]
   182/186: $0\reg_X_1[17:0]
   183/186: $0\reg_X_2_0[17:0]
   184/186: $0\reg_X_0[17:0]
   185/186: $0\reg_i_valid[0:0]
   186/186: $0\reg_o_valid[0:0]
Creating decoders for process `\sum_complex_vector_unit_18_18_16_42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:1882$51'.
     1/34: $0\counter[13:0]
     2/34: $0\reg_i_valid[0:0]
     3/34: $0\sum_imag_15[17:0]
     4/34: $0\sum_real_15[17:0]
     5/34: $0\sum_imag_14[17:0]
     6/34: $0\sum_real_14[17:0]
     7/34: $0\sum_imag_13[17:0]
     8/34: $0\sum_real_13[17:0]
     9/34: $0\sum_imag_12[17:0]
    10/34: $0\sum_real_12[17:0]
    11/34: $0\sum_imag_11[17:0]
    12/34: $0\sum_real_11[17:0]
    13/34: $0\sum_imag_10[17:0]
    14/34: $0\sum_real_10[17:0]
    15/34: $0\sum_imag_9[17:0]
    16/34: $0\sum_real_9[17:0]
    17/34: $0\sum_imag_8[17:0]
    18/34: $0\sum_real_8[17:0]
    19/34: $0\sum_imag_7[17:0]
    20/34: $0\sum_real_7[17:0]
    21/34: $0\sum_imag_6[17:0]
    22/34: $0\sum_real_6[17:0]
    23/34: $0\sum_imag_5[17:0]
    24/34: $0\sum_real_5[17:0]
    25/34: $0\sum_imag_4[17:0]
    26/34: $0\sum_real_4[17:0]
    27/34: $0\sum_imag_3[17:0]
    28/34: $0\sum_real_3[17:0]
    29/34: $0\sum_imag_2[17:0]
    30/34: $0\sum_real_2[17:0]
    31/34: $0\sum_imag_1[17:0]
    32/34: $0\sum_real_1[17:0]
    33/34: $0\sum_imag_0[17:0]
    34/34: $0\sum_real_0[17:0]
Creating decoders for process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:1615$1'.
     1/50: $0\reg_o_valid[0:0]
     2/50: $0\reg_Y_2_15[17:0]
     3/50: $0\reg_Y_2_14[17:0]
     4/50: $0\reg_Y_2_13[17:0]
     5/50: $0\reg_Y_2_12[17:0]
     6/50: $0\reg_Y_2_11[17:0]
     7/50: $0\reg_Y_2_10[17:0]
     8/50: $0\reg_Y_2_9[17:0]
     9/50: $0\reg_Y_2_8[17:0]
    10/50: $0\reg_Y_2_7[17:0]
    11/50: $0\reg_Y_2_6[17:0]
    12/50: $0\reg_Y_2_5[17:0]
    13/50: $0\reg_Y_2_4[17:0]
    14/50: $0\reg_Y_2_3[17:0]
    15/50: $0\reg_Y_2_2[17:0]
    16/50: $0\reg_Y_2_1[17:0]
    17/50: $0\reg_Y_2_0[17:0]
    18/50: $0\reg_Y_1_15[17:0]
    19/50: $0\reg_Y_1_14[17:0]
    20/50: $0\reg_Y_1_13[17:0]
    21/50: $0\reg_Y_1_12[17:0]
    22/50: $0\reg_Y_1_11[17:0]
    23/50: $0\reg_Y_1_10[17:0]
    24/50: $0\reg_Y_1_9[17:0]
    25/50: $0\reg_Y_1_8[17:0]
    26/50: $0\reg_Y_1_7[17:0]
    27/50: $0\reg_Y_1_6[17:0]
    28/50: $0\reg_Y_1_5[17:0]
    29/50: $0\reg_Y_1_4[17:0]
    30/50: $0\reg_Y_1_3[17:0]
    31/50: $0\reg_Y_1_2[17:0]
    32/50: $0\reg_Y_1_1[17:0]
    33/50: $0\reg_Y_1_0[17:0]
    34/50: $0\reg_Y_0_15[17:0]
    35/50: $0\reg_Y_0_14[17:0]
    36/50: $0\reg_Y_0_13[17:0]
    37/50: $0\reg_Y_0_12[17:0]
    38/50: $0\reg_Y_0_11[17:0]
    39/50: $0\reg_Y_0_10[17:0]
    40/50: $0\reg_Y_0_9[17:0]
    41/50: $0\reg_Y_0_8[17:0]
    42/50: $0\reg_Y_0_7[17:0]
    43/50: $0\reg_Y_0_6[17:0]
    44/50: $0\reg_Y_0_5[17:0]
    45/50: $0\reg_Y_0_4[17:0]
    46/50: $0\reg_Y_0_3[17:0]
    47/50: $0\reg_Y_0_2[17:0]
    48/50: $0\reg_Y_0_1[17:0]
    49/50: $0\reg_Y_0_0[17:0]
    50/50: $0\idft_out_valid[0:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\fp_rounding_unit_1_37_10.\rounded_result' from process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4771$161'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\shift_register_unit_18_1.\shift_registers_0' using process `\shift_register_unit_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7950$213'.
  created $dff cell `$procdff$2967' with positive edge clock.
Creating register for signal `\shiftRegFIFO_5_1.\mem_0' using process `\shiftRegFIFO_5_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7756$212'.
  created $dff cell `$procdff$2968' with positive edge clock.
Creating register for signal `\shiftRegFIFO_5_1.\mem_1' using process `\shiftRegFIFO_5_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7756$212'.
  created $dff cell `$procdff$2969' with positive edge clock.
Creating register for signal `\shiftRegFIFO_5_1.\mem_2' using process `\shiftRegFIFO_5_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7756$212'.
  created $dff cell `$procdff$2970' with positive edge clock.
Creating register for signal `\shiftRegFIFO_5_1.\mem_3' using process `\shiftRegFIFO_5_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7756$212'.
  created $dff cell `$procdff$2971' with positive edge clock.
Creating register for signal `\shiftRegFIFO_5_1.\mem_4' using process `\shiftRegFIFO_5_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7756$212'.
  created $dff cell `$procdff$2972' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_36_0.\input_valid' using process `\dsp_signed_mult_18x18_unit_18_36_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7728$211'.
  created $dff cell `$procdff$2973' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_36_0.\result_valid' using process `\dsp_signed_mult_18x18_unit_18_36_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7728$211'.
  created $dff cell `$procdff$2974' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_36_0.\output_valid' using process `\dsp_signed_mult_18x18_unit_18_36_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7728$211'.
  created $dff cell `$procdff$2975' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_36_0.\reg_resa' using process `\dsp_signed_mult_18x18_unit_18_36_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7721$208'.
  created $dff cell `$procdff$2976' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_36_0.\reg_resb' using process `\dsp_signed_mult_18x18_unit_18_36_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7721$208'.
  created $dff cell `$procdff$2977' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\next' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7581$203'.
  created $dff cell `$procdff$2978' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X0' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7581$203'.
  created $dff cell `$procdff$2979' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X1' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7581$203'.
  created $dff cell `$procdff$2980' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X2' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7581$203'.
  created $dff cell `$procdff$2981' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X3' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7581$203'.
  created $dff cell `$procdff$2982' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X4' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7581$203'.
  created $dff cell `$procdff$2983' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X5' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7581$203'.
  created $dff cell `$procdff$2984' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X6' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7581$203'.
  created $dff cell `$procdff$2985' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X7' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7581$203'.
  created $dff cell `$procdff$2986' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X8' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7581$203'.
  created $dff cell `$procdff$2987' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X9' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7581$203'.
  created $dff cell `$procdff$2988' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X10' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7581$203'.
  created $dff cell `$procdff$2989' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X11' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7581$203'.
  created $dff cell `$procdff$2990' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X12' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7581$203'.
  created $dff cell `$procdff$2991' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X13' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7581$203'.
  created $dff cell `$procdff$2992' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X14' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7581$203'.
  created $dff cell `$procdff$2993' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X15' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7581$203'.
  created $dff cell `$procdff$2994' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X16' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7581$203'.
  created $dff cell `$procdff$2995' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X17' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7581$203'.
  created $dff cell `$procdff$2996' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X18' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7581$203'.
  created $dff cell `$procdff$2997' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X19' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7581$203'.
  created $dff cell `$procdff$2998' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X20' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7581$203'.
  created $dff cell `$procdff$2999' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X21' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7581$203'.
  created $dff cell `$procdff$3000' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X22' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7581$203'.
  created $dff cell `$procdff$3001' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X23' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7581$203'.
  created $dff cell `$procdff$3002' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X24' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7581$203'.
  created $dff cell `$procdff$3003' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X25' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7581$203'.
  created $dff cell `$procdff$3004' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X26' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7581$203'.
  created $dff cell `$procdff$3005' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X27' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7581$203'.
  created $dff cell `$procdff$3006' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X28' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7581$203'.
  created $dff cell `$procdff$3007' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X29' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7581$203'.
  created $dff cell `$procdff$3008' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X30' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7581$203'.
  created $dff cell `$procdff$3009' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X31' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7581$203'.
  created $dff cell `$procdff$3010' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm24' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7581$203'.
  created $dff cell `$procdff$3011' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm27' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7581$203'.
  created $dff cell `$procdff$3012' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm30' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7581$203'.
  created $dff cell `$procdff$3013' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm33' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7581$203'.
  created $dff cell `$procdff$3014' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm36' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7581$203'.
  created $dff cell `$procdff$3015' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm39' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7581$203'.
  created $dff cell `$procdff$3016' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm42' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7581$203'.
  created $dff cell `$procdff$3017' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm45' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7581$203'.
  created $dff cell `$procdff$3018' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm48' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7581$203'.
  created $dff cell `$procdff$3019' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm51' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7581$203'.
  created $dff cell `$procdff$3020' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm54' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7581$203'.
  created $dff cell `$procdff$3021' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm57' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7581$203'.
  created $dff cell `$procdff$3022' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm60' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7581$203'.
  created $dff cell `$procdff$3023' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm63' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7581$203'.
  created $dff cell `$procdff$3024' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm66' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7581$203'.
  created $dff cell `$procdff$3025' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm69' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7581$203'.
  created $dff cell `$procdff$3026' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm25' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7581$203'.
  created $dff cell `$procdff$3027' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm28' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7581$203'.
  created $dff cell `$procdff$3028' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm31' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7581$203'.
  created $dff cell `$procdff$3029' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm34' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7581$203'.
  created $dff cell `$procdff$3030' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm37' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7581$203'.
  created $dff cell `$procdff$3031' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm40' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7581$203'.
  created $dff cell `$procdff$3032' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm43' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7581$203'.
  created $dff cell `$procdff$3033' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm46' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7581$203'.
  created $dff cell `$procdff$3034' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm49' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7581$203'.
  created $dff cell `$procdff$3035' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm52' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7581$203'.
  created $dff cell `$procdff$3036' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm55' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7581$203'.
  created $dff cell `$procdff$3037' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm58' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7581$203'.
  created $dff cell `$procdff$3038' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm61' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7581$203'.
  created $dff cell `$procdff$3039' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm64' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7581$203'.
  created $dff cell `$procdff$3040' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm67' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7581$203'.
  created $dff cell `$procdff$3041' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm70' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7581$203'.
  created $dff cell `$procdff$3042' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm26' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7581$203'.
  created $dff cell `$procdff$3043' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm29' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7581$203'.
  created $dff cell `$procdff$3044' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm32' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7581$203'.
  created $dff cell `$procdff$3045' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm35' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7581$203'.
  created $dff cell `$procdff$3046' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm38' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7581$203'.
  created $dff cell `$procdff$3047' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm41' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7581$203'.
  created $dff cell `$procdff$3048' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm44' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7581$203'.
  created $dff cell `$procdff$3049' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm47' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7581$203'.
  created $dff cell `$procdff$3050' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm50' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7581$203'.
  created $dff cell `$procdff$3051' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm53' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7581$203'.
  created $dff cell `$procdff$3052' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm56' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7581$203'.
  created $dff cell `$procdff$3053' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm59' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7581$203'.
  created $dff cell `$procdff$3054' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm62' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7581$203'.
  created $dff cell `$procdff$3055' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm65' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7581$203'.
  created $dff cell `$procdff$3056' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm68' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7581$203'.
  created $dff cell `$procdff$3057' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm71' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7581$203'.
  created $dff cell `$procdff$3058' with positive edge clock.
Creating register for signal `\shiftRegFIFO_2_1.\mem_0' using process `\shiftRegFIFO_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7108$193'.
  created $dff cell `$procdff$3059' with positive edge clock.
Creating register for signal `\shiftRegFIFO_2_1.\mem_1' using process `\shiftRegFIFO_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7108$193'.
  created $dff cell `$procdff$3060' with positive edge clock.
Creating register for signal `\addfxp_18_1.\res_0' using process `\addfxp_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7092$191'.
  created $dff cell `$procdff$3061' with positive edge clock.
Creating register for signal `\subfxp_18_1.\res_0' using process `\subfxp_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7077$189'.
  created $dff cell `$procdff$3062' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\next' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7026$187'.
  created $dff cell `$procdff$3063' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X0' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7026$187'.
  created $dff cell `$procdff$3064' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X1' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7026$187'.
  created $dff cell `$procdff$3065' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X2' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7026$187'.
  created $dff cell `$procdff$3066' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X3' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7026$187'.
  created $dff cell `$procdff$3067' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X4' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7026$187'.
  created $dff cell `$procdff$3068' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X5' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7026$187'.
  created $dff cell `$procdff$3069' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X6' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7026$187'.
  created $dff cell `$procdff$3070' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X7' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7026$187'.
  created $dff cell `$procdff$3071' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X8' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7026$187'.
  created $dff cell `$procdff$3072' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X9' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7026$187'.
  created $dff cell `$procdff$3073' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X10' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7026$187'.
  created $dff cell `$procdff$3074' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X11' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7026$187'.
  created $dff cell `$procdff$3075' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X12' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7026$187'.
  created $dff cell `$procdff$3076' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X13' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7026$187'.
  created $dff cell `$procdff$3077' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X14' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7026$187'.
  created $dff cell `$procdff$3078' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X15' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7026$187'.
  created $dff cell `$procdff$3079' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X16' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7026$187'.
  created $dff cell `$procdff$3080' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X17' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7026$187'.
  created $dff cell `$procdff$3081' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X18' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7026$187'.
  created $dff cell `$procdff$3082' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X19' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7026$187'.
  created $dff cell `$procdff$3083' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X20' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7026$187'.
  created $dff cell `$procdff$3084' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X21' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7026$187'.
  created $dff cell `$procdff$3085' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X22' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7026$187'.
  created $dff cell `$procdff$3086' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X23' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7026$187'.
  created $dff cell `$procdff$3087' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X24' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7026$187'.
  created $dff cell `$procdff$3088' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X25' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7026$187'.
  created $dff cell `$procdff$3089' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X26' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7026$187'.
  created $dff cell `$procdff$3090' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X27' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7026$187'.
  created $dff cell `$procdff$3091' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X28' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7026$187'.
  created $dff cell `$procdff$3092' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X29' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7026$187'.
  created $dff cell `$procdff$3093' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X30' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7026$187'.
  created $dff cell `$procdff$3094' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X31' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7026$187'.
  created $dff cell `$procdff$3095' with positive edge clock.
Creating register for signal `\shift_register_unit_18_10.\shift_registers_0' using process `\shift_register_unit_18_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6280$186'.
  created $dff cell `$procdff$3096' with positive edge clock.
Creating register for signal `\shift_register_unit_18_10.\shift_registers_1' using process `\shift_register_unit_18_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6280$186'.
  created $dff cell `$procdff$3097' with positive edge clock.
Creating register for signal `\shift_register_unit_18_10.\shift_registers_2' using process `\shift_register_unit_18_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6280$186'.
  created $dff cell `$procdff$3098' with positive edge clock.
Creating register for signal `\shift_register_unit_18_10.\shift_registers_3' using process `\shift_register_unit_18_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6280$186'.
  created $dff cell `$procdff$3099' with positive edge clock.
Creating register for signal `\shift_register_unit_18_10.\shift_registers_4' using process `\shift_register_unit_18_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6280$186'.
  created $dff cell `$procdff$3100' with positive edge clock.
Creating register for signal `\shift_register_unit_18_10.\shift_registers_5' using process `\shift_register_unit_18_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6280$186'.
  created $dff cell `$procdff$3101' with positive edge clock.
Creating register for signal `\shift_register_unit_18_10.\shift_registers_6' using process `\shift_register_unit_18_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6280$186'.
  created $dff cell `$procdff$3102' with positive edge clock.
Creating register for signal `\shift_register_unit_18_10.\shift_registers_7' using process `\shift_register_unit_18_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6280$186'.
  created $dff cell `$procdff$3103' with positive edge clock.
Creating register for signal `\shift_register_unit_18_10.\shift_registers_8' using process `\shift_register_unit_18_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6280$186'.
  created $dff cell `$procdff$3104' with positive edge clock.
Creating register for signal `\shift_register_unit_18_10.\shift_registers_9' using process `\shift_register_unit_18_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6280$186'.
  created $dff cell `$procdff$3105' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\next' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6076$181'.
  created $dff cell `$procdff$3106' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X0' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6076$181'.
  created $dff cell `$procdff$3107' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X1' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6076$181'.
  created $dff cell `$procdff$3108' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X2' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6076$181'.
  created $dff cell `$procdff$3109' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X3' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6076$181'.
  created $dff cell `$procdff$3110' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X4' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6076$181'.
  created $dff cell `$procdff$3111' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X5' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6076$181'.
  created $dff cell `$procdff$3112' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X6' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6076$181'.
  created $dff cell `$procdff$3113' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X7' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6076$181'.
  created $dff cell `$procdff$3114' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X8' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6076$181'.
  created $dff cell `$procdff$3115' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X9' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6076$181'.
  created $dff cell `$procdff$3116' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X10' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6076$181'.
  created $dff cell `$procdff$3117' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X11' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6076$181'.
  created $dff cell `$procdff$3118' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X12' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6076$181'.
  created $dff cell `$procdff$3119' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X13' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6076$181'.
  created $dff cell `$procdff$3120' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X14' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6076$181'.
  created $dff cell `$procdff$3121' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X15' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6076$181'.
  created $dff cell `$procdff$3122' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X16' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6076$181'.
  created $dff cell `$procdff$3123' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X17' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6076$181'.
  created $dff cell `$procdff$3124' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X18' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6076$181'.
  created $dff cell `$procdff$3125' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X19' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6076$181'.
  created $dff cell `$procdff$3126' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X20' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6076$181'.
  created $dff cell `$procdff$3127' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X21' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6076$181'.
  created $dff cell `$procdff$3128' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X22' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6076$181'.
  created $dff cell `$procdff$3129' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X23' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6076$181'.
  created $dff cell `$procdff$3130' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X24' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6076$181'.
  created $dff cell `$procdff$3131' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X25' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6076$181'.
  created $dff cell `$procdff$3132' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X26' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6076$181'.
  created $dff cell `$procdff$3133' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X27' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6076$181'.
  created $dff cell `$procdff$3134' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X28' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6076$181'.
  created $dff cell `$procdff$3135' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X29' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6076$181'.
  created $dff cell `$procdff$3136' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X30' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6076$181'.
  created $dff cell `$procdff$3137' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X31' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6076$181'.
  created $dff cell `$procdff$3138' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm24' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6076$181'.
  created $dff cell `$procdff$3139' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm27' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6076$181'.
  created $dff cell `$procdff$3140' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm30' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6076$181'.
  created $dff cell `$procdff$3141' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm33' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6076$181'.
  created $dff cell `$procdff$3142' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm36' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6076$181'.
  created $dff cell `$procdff$3143' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm39' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6076$181'.
  created $dff cell `$procdff$3144' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm42' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6076$181'.
  created $dff cell `$procdff$3145' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm45' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6076$181'.
  created $dff cell `$procdff$3146' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm48' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6076$181'.
  created $dff cell `$procdff$3147' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm51' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6076$181'.
  created $dff cell `$procdff$3148' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm54' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6076$181'.
  created $dff cell `$procdff$3149' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm57' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6076$181'.
  created $dff cell `$procdff$3150' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm60' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6076$181'.
  created $dff cell `$procdff$3151' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm63' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6076$181'.
  created $dff cell `$procdff$3152' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm66' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6076$181'.
  created $dff cell `$procdff$3153' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm69' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6076$181'.
  created $dff cell `$procdff$3154' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm25' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6076$181'.
  created $dff cell `$procdff$3155' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm28' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6076$181'.
  created $dff cell `$procdff$3156' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm31' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6076$181'.
  created $dff cell `$procdff$3157' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm34' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6076$181'.
  created $dff cell `$procdff$3158' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm37' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6076$181'.
  created $dff cell `$procdff$3159' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm40' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6076$181'.
  created $dff cell `$procdff$3160' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm43' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6076$181'.
  created $dff cell `$procdff$3161' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm46' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6076$181'.
  created $dff cell `$procdff$3162' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm49' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6076$181'.
  created $dff cell `$procdff$3163' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm52' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6076$181'.
  created $dff cell `$procdff$3164' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm55' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6076$181'.
  created $dff cell `$procdff$3165' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm58' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6076$181'.
  created $dff cell `$procdff$3166' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm61' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6076$181'.
  created $dff cell `$procdff$3167' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm64' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6076$181'.
  created $dff cell `$procdff$3168' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm67' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6076$181'.
  created $dff cell `$procdff$3169' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm70' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6076$181'.
  created $dff cell `$procdff$3170' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm26' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6076$181'.
  created $dff cell `$procdff$3171' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm29' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6076$181'.
  created $dff cell `$procdff$3172' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm32' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6076$181'.
  created $dff cell `$procdff$3173' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm35' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6076$181'.
  created $dff cell `$procdff$3174' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm38' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6076$181'.
  created $dff cell `$procdff$3175' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm41' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6076$181'.
  created $dff cell `$procdff$3176' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm44' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6076$181'.
  created $dff cell `$procdff$3177' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm47' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6076$181'.
  created $dff cell `$procdff$3178' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm50' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6076$181'.
  created $dff cell `$procdff$3179' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm53' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6076$181'.
  created $dff cell `$procdff$3180' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm56' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6076$181'.
  created $dff cell `$procdff$3181' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm59' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6076$181'.
  created $dff cell `$procdff$3182' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm62' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6076$181'.
  created $dff cell `$procdff$3183' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm65' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6076$181'.
  created $dff cell `$procdff$3184' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm68' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6076$181'.
  created $dff cell `$procdff$3185' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm71' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6076$181'.
  created $dff cell `$procdff$3186' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\next' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:5573$170'.
  created $dff cell `$procdff$3187' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X0' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:5573$170'.
  created $dff cell `$procdff$3188' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X1' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:5573$170'.
  created $dff cell `$procdff$3189' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X2' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:5573$170'.
  created $dff cell `$procdff$3190' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X3' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:5573$170'.
  created $dff cell `$procdff$3191' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X4' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:5573$170'.
  created $dff cell `$procdff$3192' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X5' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:5573$170'.
  created $dff cell `$procdff$3193' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X6' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:5573$170'.
  created $dff cell `$procdff$3194' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X7' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:5573$170'.
  created $dff cell `$procdff$3195' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X8' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:5573$170'.
  created $dff cell `$procdff$3196' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X9' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:5573$170'.
  created $dff cell `$procdff$3197' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X10' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:5573$170'.
  created $dff cell `$procdff$3198' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X11' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:5573$170'.
  created $dff cell `$procdff$3199' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X12' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:5573$170'.
  created $dff cell `$procdff$3200' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X13' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:5573$170'.
  created $dff cell `$procdff$3201' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X14' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:5573$170'.
  created $dff cell `$procdff$3202' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X15' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:5573$170'.
  created $dff cell `$procdff$3203' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X16' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:5573$170'.
  created $dff cell `$procdff$3204' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X17' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:5573$170'.
  created $dff cell `$procdff$3205' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X18' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:5573$170'.
  created $dff cell `$procdff$3206' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X19' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:5573$170'.
  created $dff cell `$procdff$3207' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X20' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:5573$170'.
  created $dff cell `$procdff$3208' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X21' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:5573$170'.
  created $dff cell `$procdff$3209' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X22' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:5573$170'.
  created $dff cell `$procdff$3210' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X23' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:5573$170'.
  created $dff cell `$procdff$3211' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X24' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:5573$170'.
  created $dff cell `$procdff$3212' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X25' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:5573$170'.
  created $dff cell `$procdff$3213' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X26' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:5573$170'.
  created $dff cell `$procdff$3214' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X27' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:5573$170'.
  created $dff cell `$procdff$3215' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X28' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:5573$170'.
  created $dff cell `$procdff$3216' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X29' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:5573$170'.
  created $dff cell `$procdff$3217' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X30' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:5573$170'.
  created $dff cell `$procdff$3218' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X31' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:5573$170'.
  created $dff cell `$procdff$3219' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\input_valid' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4841$169'.
  created $dff cell `$procdff$3220' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\result_valid' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4841$169'.
  created $dff cell `$procdff$3221' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\output_valid' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4841$169'.
  created $dff cell `$procdff$3222' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\reg_ax' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4820$166'.
  created $dff cell `$procdff$3223' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\reg_ay' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4820$166'.
  created $dff cell `$procdff$3224' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\reg_bx' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4820$166'.
  created $dff cell `$procdff$3225' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\reg_by' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4820$166'.
  created $dff cell `$procdff$3226' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\reg_resa' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4820$166'.
  created $dff cell `$procdff$3227' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\reg_resb' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4820$166'.
  created $dff cell `$procdff$3228' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_37_10.\floor' using process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4781$162'.
  created $dff cell `$procdff$3229' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_37_10.\ceil' using process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4781$162'.
  created $dff cell `$procdff$3230' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_37_10.\is_ceil' using process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4781$162'.
  created $dff cell `$procdff$3231' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_37_10.\floor_ceil_valid' using process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4781$162'.
  created $dff cell `$procdff$3232' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_37_10.\valid_reg' using process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4781$162'.
  created $dff cell `$procdff$3233' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_37_10.\out_reg' using process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4781$162'.
  created $dff cell `$procdff$3234' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_A_0' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4697$159'.
  created $dff cell `$procdff$3235' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_B_0' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4697$159'.
  created $dff cell `$procdff$3236' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_A_1' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4697$159'.
  created $dff cell `$procdff$3237' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_B_1' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4697$159'.
  created $dff cell `$procdff$3238' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_A_2' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4697$159'.
  created $dff cell `$procdff$3239' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_B_2' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4697$159'.
  created $dff cell `$procdff$3240' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_A_3' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4697$159'.
  created $dff cell `$procdff$3241' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_B_3' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4697$159'.
  created $dff cell `$procdff$3242' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_A_4' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4697$159'.
  created $dff cell `$procdff$3243' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_B_4' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4697$159'.
  created $dff cell `$procdff$3244' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_A_5' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4697$159'.
  created $dff cell `$procdff$3245' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_B_5' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4697$159'.
  created $dff cell `$procdff$3246' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_A_6' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4697$159'.
  created $dff cell `$procdff$3247' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_B_6' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4697$159'.
  created $dff cell `$procdff$3248' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_A_7' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4697$159'.
  created $dff cell `$procdff$3249' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_B_7' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4697$159'.
  created $dff cell `$procdff$3250' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_A_8' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4697$159'.
  created $dff cell `$procdff$3251' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_B_8' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4697$159'.
  created $dff cell `$procdff$3252' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\valid_A_B' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4697$159'.
  created $dff cell `$procdff$3253' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_A_0' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4354$148'.
  created $dff cell `$procdff$3254' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_B_0' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4354$148'.
  created $dff cell `$procdff$3255' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_C_0' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4354$148'.
  created $dff cell `$procdff$3256' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_A_1' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4354$148'.
  created $dff cell `$procdff$3257' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_B_1' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4354$148'.
  created $dff cell `$procdff$3258' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_C_1' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4354$148'.
  created $dff cell `$procdff$3259' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_A_2' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4354$148'.
  created $dff cell `$procdff$3260' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_B_2' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4354$148'.
  created $dff cell `$procdff$3261' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_C_2' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4354$148'.
  created $dff cell `$procdff$3262' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_A_3' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4354$148'.
  created $dff cell `$procdff$3263' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_B_3' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4354$148'.
  created $dff cell `$procdff$3264' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_C_3' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4354$148'.
  created $dff cell `$procdff$3265' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_A_4' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4354$148'.
  created $dff cell `$procdff$3266' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_B_4' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4354$148'.
  created $dff cell `$procdff$3267' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_C_4' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4354$148'.
  created $dff cell `$procdff$3268' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_A_5' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4354$148'.
  created $dff cell `$procdff$3269' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_B_5' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4354$148'.
  created $dff cell `$procdff$3270' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_C_5' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4354$148'.
  created $dff cell `$procdff$3271' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_A_6' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4354$148'.
  created $dff cell `$procdff$3272' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_B_6' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4354$148'.
  created $dff cell `$procdff$3273' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_C_6' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4354$148'.
  created $dff cell `$procdff$3274' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_A_7' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4354$148'.
  created $dff cell `$procdff$3275' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_B_7' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4354$148'.
  created $dff cell `$procdff$3276' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_C_7' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4354$148'.
  created $dff cell `$procdff$3277' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_A_8' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4354$148'.
  created $dff cell `$procdff$3278' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_B_8' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4354$148'.
  created $dff cell `$procdff$3279' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_C_8' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4354$148'.
  created $dff cell `$procdff$3280' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\valid_A_B' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4354$148'.
  created $dff cell `$procdff$3281' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\valid_C' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4354$148'.
  created $dff cell `$procdff$3282' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_A_0' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4209$137'.
  created $dff cell `$procdff$3283' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_B_0' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4209$137'.
  created $dff cell `$procdff$3284' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_C_0' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4209$137'.
  created $dff cell `$procdff$3285' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_A_1' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4209$137'.
  created $dff cell `$procdff$3286' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_B_1' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4209$137'.
  created $dff cell `$procdff$3287' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_C_1' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4209$137'.
  created $dff cell `$procdff$3288' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_A_2' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4209$137'.
  created $dff cell `$procdff$3289' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_B_2' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4209$137'.
  created $dff cell `$procdff$3290' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_C_2' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4209$137'.
  created $dff cell `$procdff$3291' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_A_3' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4209$137'.
  created $dff cell `$procdff$3292' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_B_3' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4209$137'.
  created $dff cell `$procdff$3293' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_C_3' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4209$137'.
  created $dff cell `$procdff$3294' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_A_4' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4209$137'.
  created $dff cell `$procdff$3295' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_B_4' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4209$137'.
  created $dff cell `$procdff$3296' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_C_4' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4209$137'.
  created $dff cell `$procdff$3297' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_A_5' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4209$137'.
  created $dff cell `$procdff$3298' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_B_5' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4209$137'.
  created $dff cell `$procdff$3299' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_C_5' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4209$137'.
  created $dff cell `$procdff$3300' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_A_6' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4209$137'.
  created $dff cell `$procdff$3301' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_B_6' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4209$137'.
  created $dff cell `$procdff$3302' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_C_6' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4209$137'.
  created $dff cell `$procdff$3303' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_A_7' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4209$137'.
  created $dff cell `$procdff$3304' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_B_7' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4209$137'.
  created $dff cell `$procdff$3305' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_C_7' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4209$137'.
  created $dff cell `$procdff$3306' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_A_8' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4209$137'.
  created $dff cell `$procdff$3307' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_B_8' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4209$137'.
  created $dff cell `$procdff$3308' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_C_8' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4209$137'.
  created $dff cell `$procdff$3309' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\valid_A_B' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4209$137'.
  created $dff cell `$procdff$3310' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\valid_C' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4209$137'.
  created $dff cell `$procdff$3311' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_o_valid' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3312' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_i_valid' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3313' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_X_0' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3314' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_X_2_0' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3315' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_X_1' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3316' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_X_2_1' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3317' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_X_2' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3318' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_X_2_2' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3319' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_X_3' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3320' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_X_2_3' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3321' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_X_4' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3322' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_X_2_4' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3323' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_X_5' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3324' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_X_2_5' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3325' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_X_6' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3326' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_X_2_6' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3327' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_X_7' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3328' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_X_2_7' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3329' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_X_8' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3330' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_X_2_8' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3331' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_X_9' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3332' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_X_2_9' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3333' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_X_10' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3334' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_X_2_10' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3335' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_X_11' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3336' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_X_2_11' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3337' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_X_12' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3338' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_X_2_12' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3339' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_X_13' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3340' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_X_2_13' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3341' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_X_14' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3342' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_X_2_14' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3343' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_X_15' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3344' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_X_2_15' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3345' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_real_0_0' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3346' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_imag_0_0' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3347' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_real_0_1' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3348' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_imag_0_1' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3349' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_real_0_2' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3350' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_imag_0_2' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3351' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_real_0_3' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3352' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_imag_0_3' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3353' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_real_0_4' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3354' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_imag_0_4' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3355' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_real_0_5' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3356' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_imag_0_5' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3357' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_real_0_6' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3358' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_imag_0_6' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3359' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_real_0_7' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3360' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_imag_0_7' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3361' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_real_0_8' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3362' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_imag_0_8' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3363' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_real_1_0' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3364' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_imag_1_0' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3365' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_real_1_1' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3366' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_imag_1_1' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3367' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_real_1_2' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3368' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_imag_1_2' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3369' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_real_1_3' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3370' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_imag_1_3' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3371' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_real_1_4' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3372' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_imag_1_4' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3373' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_real_1_5' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3374' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_imag_1_5' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3375' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_real_1_6' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3376' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_imag_1_6' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3377' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_real_1_7' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3378' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_imag_1_7' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3379' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_real_1_8' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3380' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_imag_1_8' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3381' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_real_2_0' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3382' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_imag_2_0' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3383' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_real_2_1' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3384' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_imag_2_1' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3385' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_real_2_2' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3386' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_imag_2_2' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3387' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_real_2_3' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3388' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_imag_2_3' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3389' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_real_2_4' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3390' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_imag_2_4' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3391' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_real_2_5' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3392' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_imag_2_5' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3393' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_real_2_6' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3394' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_imag_2_6' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3395' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_real_2_7' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3396' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_imag_2_7' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3397' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_real_2_8' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3398' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_W_imag_2_8' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3399' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_0_0' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3400' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_0_0' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3401' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_0_1' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3402' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_0_1' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3403' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_0_2' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3404' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_0_2' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3405' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_0_3' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3406' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_0_3' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3407' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_0_4' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3408' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_0_4' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3409' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_0_5' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3410' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_0_5' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3411' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_0_6' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3412' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_0_6' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3413' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_0_7' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3414' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_0_7' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3415' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_0_8' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3416' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_0_8' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3417' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_0_9' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3418' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_0_9' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3419' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_0_10' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3420' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_0_10' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3421' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_0_11' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3422' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_0_11' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3423' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_0_12' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3424' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_0_12' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3425' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_0_13' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3426' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_0_13' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3427' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_0_14' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3428' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_0_14' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3429' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_0_15' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3430' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_0_15' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3431' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_1_0' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3432' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_1_0' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3433' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_1_1' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3434' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_1_1' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3435' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_1_2' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3436' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_1_2' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3437' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_1_3' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3438' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_1_3' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3439' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_1_4' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3440' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_1_4' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3441' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_1_5' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3442' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_1_5' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3443' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_1_6' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3444' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_1_6' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3445' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_1_7' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3446' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_1_7' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3447' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_1_8' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3448' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_1_8' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3449' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_1_9' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3450' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_1_9' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3451' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_1_10' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3452' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_1_10' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3453' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_1_11' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3454' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_1_11' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3455' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_1_12' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3456' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_1_12' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3457' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_1_13' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3458' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_1_13' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3459' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_1_14' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3460' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_1_14' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3461' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_1_15' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3462' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_1_15' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3463' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_2_0' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3464' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_2_0' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3465' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_2_1' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3466' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_2_1' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3467' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_2_2' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3468' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_2_2' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3469' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_2_3' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3470' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_2_3' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3471' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_2_4' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3472' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_2_4' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3473' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_2_5' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3474' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_2_5' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3475' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_2_6' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3476' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_2_6' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3477' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_2_7' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3478' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_2_7' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3479' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_2_8' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3480' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_2_8' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3481' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_2_9' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3482' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_2_9' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3483' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_2_10' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3484' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_2_10' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3485' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_2_11' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3486' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_2_11' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3487' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_2_12' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3488' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_2_12' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3489' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_2_13' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3490' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_2_13' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3491' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_2_14' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3492' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_2_14' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3493' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_real_2_15' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3494' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_Y_imag_2_15' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3495' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\fft_valid' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3496' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_3_1.\reg_o_ready' using process `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
  created $dff cell `$procdff$3497' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_42.\sum_real_0' using process `\sum_complex_vector_unit_18_18_16_42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:1882$51'.
  created $dff cell `$procdff$3498' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_42.\sum_imag_0' using process `\sum_complex_vector_unit_18_18_16_42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:1882$51'.
  created $dff cell `$procdff$3499' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_42.\sum_real_1' using process `\sum_complex_vector_unit_18_18_16_42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:1882$51'.
  created $dff cell `$procdff$3500' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_42.\sum_imag_1' using process `\sum_complex_vector_unit_18_18_16_42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:1882$51'.
  created $dff cell `$procdff$3501' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_42.\sum_real_2' using process `\sum_complex_vector_unit_18_18_16_42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:1882$51'.
  created $dff cell `$procdff$3502' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_42.\sum_imag_2' using process `\sum_complex_vector_unit_18_18_16_42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:1882$51'.
  created $dff cell `$procdff$3503' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_42.\sum_real_3' using process `\sum_complex_vector_unit_18_18_16_42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:1882$51'.
  created $dff cell `$procdff$3504' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_42.\sum_imag_3' using process `\sum_complex_vector_unit_18_18_16_42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:1882$51'.
  created $dff cell `$procdff$3505' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_42.\sum_real_4' using process `\sum_complex_vector_unit_18_18_16_42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:1882$51'.
  created $dff cell `$procdff$3506' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_42.\sum_imag_4' using process `\sum_complex_vector_unit_18_18_16_42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:1882$51'.
  created $dff cell `$procdff$3507' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_42.\sum_real_5' using process `\sum_complex_vector_unit_18_18_16_42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:1882$51'.
  created $dff cell `$procdff$3508' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_42.\sum_imag_5' using process `\sum_complex_vector_unit_18_18_16_42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:1882$51'.
  created $dff cell `$procdff$3509' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_42.\sum_real_6' using process `\sum_complex_vector_unit_18_18_16_42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:1882$51'.
  created $dff cell `$procdff$3510' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_42.\sum_imag_6' using process `\sum_complex_vector_unit_18_18_16_42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:1882$51'.
  created $dff cell `$procdff$3511' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_42.\sum_real_7' using process `\sum_complex_vector_unit_18_18_16_42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:1882$51'.
  created $dff cell `$procdff$3512' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_42.\sum_imag_7' using process `\sum_complex_vector_unit_18_18_16_42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:1882$51'.
  created $dff cell `$procdff$3513' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_42.\sum_real_8' using process `\sum_complex_vector_unit_18_18_16_42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:1882$51'.
  created $dff cell `$procdff$3514' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_42.\sum_imag_8' using process `\sum_complex_vector_unit_18_18_16_42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:1882$51'.
  created $dff cell `$procdff$3515' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_42.\sum_real_9' using process `\sum_complex_vector_unit_18_18_16_42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:1882$51'.
  created $dff cell `$procdff$3516' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_42.\sum_imag_9' using process `\sum_complex_vector_unit_18_18_16_42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:1882$51'.
  created $dff cell `$procdff$3517' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_42.\sum_real_10' using process `\sum_complex_vector_unit_18_18_16_42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:1882$51'.
  created $dff cell `$procdff$3518' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_42.\sum_imag_10' using process `\sum_complex_vector_unit_18_18_16_42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:1882$51'.
  created $dff cell `$procdff$3519' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_42.\sum_real_11' using process `\sum_complex_vector_unit_18_18_16_42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:1882$51'.
  created $dff cell `$procdff$3520' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_42.\sum_imag_11' using process `\sum_complex_vector_unit_18_18_16_42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:1882$51'.
  created $dff cell `$procdff$3521' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_42.\sum_real_12' using process `\sum_complex_vector_unit_18_18_16_42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:1882$51'.
  created $dff cell `$procdff$3522' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_42.\sum_imag_12' using process `\sum_complex_vector_unit_18_18_16_42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:1882$51'.
  created $dff cell `$procdff$3523' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_42.\sum_real_13' using process `\sum_complex_vector_unit_18_18_16_42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:1882$51'.
  created $dff cell `$procdff$3524' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_42.\sum_imag_13' using process `\sum_complex_vector_unit_18_18_16_42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:1882$51'.
  created $dff cell `$procdff$3525' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_42.\sum_real_14' using process `\sum_complex_vector_unit_18_18_16_42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:1882$51'.
  created $dff cell `$procdff$3526' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_42.\sum_imag_14' using process `\sum_complex_vector_unit_18_18_16_42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:1882$51'.
  created $dff cell `$procdff$3527' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_42.\sum_real_15' using process `\sum_complex_vector_unit_18_18_16_42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:1882$51'.
  created $dff cell `$procdff$3528' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_42.\sum_imag_15' using process `\sum_complex_vector_unit_18_18_16_42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:1882$51'.
  created $dff cell `$procdff$3529' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_42.\reg_i_valid' using process `\sum_complex_vector_unit_18_18_16_42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:1882$51'.
  created $dff cell `$procdff$3530' with positive edge clock.
Creating register for signal `\sum_complex_vector_unit_18_18_16_42.\counter' using process `\sum_complex_vector_unit_18_18_16_42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:1882$51'.
  created $dff cell `$procdff$3531' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.\idft_out_valid' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:1615$1'.
  created $dff cell `$procdff$3532' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.\reg_Y_0_0' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:1615$1'.
  created $dff cell `$procdff$3533' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.\reg_Y_0_1' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:1615$1'.
  created $dff cell `$procdff$3534' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.\reg_Y_0_2' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:1615$1'.
  created $dff cell `$procdff$3535' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.\reg_Y_0_3' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:1615$1'.
  created $dff cell `$procdff$3536' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.\reg_Y_0_4' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:1615$1'.
  created $dff cell `$procdff$3537' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.\reg_Y_0_5' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:1615$1'.
  created $dff cell `$procdff$3538' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.\reg_Y_0_6' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:1615$1'.
  created $dff cell `$procdff$3539' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.\reg_Y_0_7' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:1615$1'.
  created $dff cell `$procdff$3540' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.\reg_Y_0_8' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:1615$1'.
  created $dff cell `$procdff$3541' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.\reg_Y_0_9' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:1615$1'.
  created $dff cell `$procdff$3542' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.\reg_Y_0_10' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:1615$1'.
  created $dff cell `$procdff$3543' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.\reg_Y_0_11' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:1615$1'.
  created $dff cell `$procdff$3544' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.\reg_Y_0_12' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:1615$1'.
  created $dff cell `$procdff$3545' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.\reg_Y_0_13' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:1615$1'.
  created $dff cell `$procdff$3546' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.\reg_Y_0_14' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:1615$1'.
  created $dff cell `$procdff$3547' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.\reg_Y_0_15' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:1615$1'.
  created $dff cell `$procdff$3548' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.\reg_Y_1_0' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:1615$1'.
  created $dff cell `$procdff$3549' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.\reg_Y_1_1' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:1615$1'.
  created $dff cell `$procdff$3550' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.\reg_Y_1_2' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:1615$1'.
  created $dff cell `$procdff$3551' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.\reg_Y_1_3' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:1615$1'.
  created $dff cell `$procdff$3552' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.\reg_Y_1_4' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:1615$1'.
  created $dff cell `$procdff$3553' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.\reg_Y_1_5' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:1615$1'.
  created $dff cell `$procdff$3554' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.\reg_Y_1_6' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:1615$1'.
  created $dff cell `$procdff$3555' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.\reg_Y_1_7' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:1615$1'.
  created $dff cell `$procdff$3556' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.\reg_Y_1_8' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:1615$1'.
  created $dff cell `$procdff$3557' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.\reg_Y_1_9' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:1615$1'.
  created $dff cell `$procdff$3558' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.\reg_Y_1_10' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:1615$1'.
  created $dff cell `$procdff$3559' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.\reg_Y_1_11' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:1615$1'.
  created $dff cell `$procdff$3560' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.\reg_Y_1_12' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:1615$1'.
  created $dff cell `$procdff$3561' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.\reg_Y_1_13' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:1615$1'.
  created $dff cell `$procdff$3562' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.\reg_Y_1_14' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:1615$1'.
  created $dff cell `$procdff$3563' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.\reg_Y_1_15' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:1615$1'.
  created $dff cell `$procdff$3564' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.\reg_Y_2_0' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:1615$1'.
  created $dff cell `$procdff$3565' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.\reg_Y_2_1' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:1615$1'.
  created $dff cell `$procdff$3566' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.\reg_Y_2_2' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:1615$1'.
  created $dff cell `$procdff$3567' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.\reg_Y_2_3' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:1615$1'.
  created $dff cell `$procdff$3568' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.\reg_Y_2_4' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:1615$1'.
  created $dff cell `$procdff$3569' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.\reg_Y_2_5' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:1615$1'.
  created $dff cell `$procdff$3570' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.\reg_Y_2_6' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:1615$1'.
  created $dff cell `$procdff$3571' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.\reg_Y_2_7' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:1615$1'.
  created $dff cell `$procdff$3572' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.\reg_Y_2_8' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:1615$1'.
  created $dff cell `$procdff$3573' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.\reg_Y_2_9' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:1615$1'.
  created $dff cell `$procdff$3574' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.\reg_Y_2_10' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:1615$1'.
  created $dff cell `$procdff$3575' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.\reg_Y_2_11' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:1615$1'.
  created $dff cell `$procdff$3576' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.\reg_Y_2_12' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:1615$1'.
  created $dff cell `$procdff$3577' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.\reg_Y_2_13' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:1615$1'.
  created $dff cell `$procdff$3578' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.\reg_Y_2_14' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:1615$1'.
  created $dff cell `$procdff$3579' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.\reg_Y_2_15' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:1615$1'.
  created $dff cell `$procdff$3580' with positive edge clock.
Creating register for signal `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.\reg_o_valid' using process `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:1615$1'.
  created $dff cell `$procdff$3581' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `\shift_register_unit_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7950$213'.
Removing empty process `shift_register_unit_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7950$213'.
Found and cleaned up 1 empty switch in `\shiftRegFIFO_5_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7756$212'.
Removing empty process `shiftRegFIFO_5_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7756$212'.
Found and cleaned up 2 empty switches in `\dsp_signed_mult_18x18_unit_18_36_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7728$211'.
Removing empty process `dsp_signed_mult_18x18_unit_18_36_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7728$211'.
Removing empty process `dsp_signed_mult_18x18_unit_18_36_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7721$208'.
Found and cleaned up 1 empty switch in `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7581$203'.
Removing empty process `codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7581$203'.
Found and cleaned up 1 empty switch in `\shiftRegFIFO_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7108$193'.
Removing empty process `shiftRegFIFO_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7108$193'.
Removing empty process `addfxp_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7092$191'.
Removing empty process `subfxp_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7077$189'.
Found and cleaned up 1 empty switch in `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7026$187'.
Removing empty process `codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7026$187'.
Found and cleaned up 2 empty switches in `\shift_register_unit_18_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6280$186'.
Removing empty process `shift_register_unit_18_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6280$186'.
Found and cleaned up 1 empty switch in `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6076$181'.
Removing empty process `codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6076$181'.
Found and cleaned up 1 empty switch in `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:5573$170'.
Removing empty process `codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:5573$170'.
Found and cleaned up 2 empty switches in `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4841$169'.
Removing empty process `dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4841$169'.
Found and cleaned up 2 empty switches in `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4820$166'.
Removing empty process `dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4820$166'.
Found and cleaned up 2 empty switches in `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4781$162'.
Removing empty process `fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4781$162'.
Found and cleaned up 1 empty switch in `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4771$161'.
Removing empty process `fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4771$161'.
Found and cleaned up 2 empty switches in `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4697$159'.
Removing empty process `elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4697$159'.
Found and cleaned up 2 empty switches in `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4354$148'.
Removing empty process `elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4354$148'.
Found and cleaned up 2 empty switches in `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4209$137'.
Removing empty process `elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4209$137'.
Found and cleaned up 2 empty switches in `\c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
Removing empty process `c_matrix_vec_mult_core_18_10_16_3_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3663$111'.
Found and cleaned up 5 empty switches in `\sum_complex_vector_unit_18_18_16_42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:1882$51'.
Removing empty process `sum_complex_vector_unit_18_18_16_42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:1882$51'.
Found and cleaned up 2 empty switches in `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:1615$1'.
Removing empty process `multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:1615$1'.
Cleaned up 34 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module shift_register_unit_18_1.
Optimizing module shift_register_group_18_16_1.
Optimizing module shiftRegFIFO_5_1.
Optimizing module dsp_signed_mult_18x18_unit_18_36_0.
Optimizing module multfix_alt_dsp_18.
Optimizing module codeBlock98050_18.
<suppressed ~1 debug messages>
Optimizing module shiftRegFIFO_2_1.
Optimizing module addfxp_18_1.
Optimizing module subfxp_18_1.
Optimizing module codeBlock99168_18.
<suppressed ~1 debug messages>
Optimizing module idft_16_top_18.
Optimizing module shift_register_unit_18_10.
Optimizing module shift_register_group_18_910.
Optimizing module codeBlock88206_18.
<suppressed ~1 debug messages>
Optimizing module codeBlock89324_18.
<suppressed ~1 debug messages>
Optimizing module dft_16_top_18.
Optimizing module dsp_signed_mult_18x18_unit_18_18_1.
Optimizing module fp_rounding_unit_1_37_10.
<suppressed ~2 debug messages>
Optimizing module elementwise_mult_core_18_1810_9_1.
Optimizing module elementwise_sub_core_18_18_9.
Optimizing module elementwise_add_core_18_18_9.
Optimizing module c_matrix_vec_mult_core_18_10_16_3_1.
Optimizing module sum_complex_vector_unit_18_18_16_42.
Optimizing module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
<suppressed ~48 debug messages>
Optimizing module matrix_times_two_vectors_18_10_3_672_16_1.

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module shift_register_unit_18_1.
Optimizing module shift_register_group_18_16_1.
Optimizing module shiftRegFIFO_5_1.
Optimizing module dsp_signed_mult_18x18_unit_18_36_0.
Optimizing module multfix_alt_dsp_18.
Optimizing module codeBlock98050_18.
Optimizing module shiftRegFIFO_2_1.
Optimizing module addfxp_18_1.
Optimizing module subfxp_18_1.
Optimizing module codeBlock99168_18.
Optimizing module idft_16_top_18.
Optimizing module shift_register_unit_18_10.
Optimizing module shift_register_group_18_910.
Optimizing module codeBlock88206_18.
Optimizing module codeBlock89324_18.
Optimizing module dft_16_top_18.
Optimizing module dsp_signed_mult_18x18_unit_18_18_1.
Optimizing module fp_rounding_unit_1_37_10.
Optimizing module elementwise_mult_core_18_1810_9_1.
Optimizing module elementwise_sub_core_18_18_9.
Optimizing module elementwise_add_core_18_18_9.
Optimizing module c_matrix_vec_mult_core_18_10_16_3_1.
Optimizing module sum_complex_vector_unit_18_18_16_42.
Optimizing module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Optimizing module matrix_times_two_vectors_18_10_3_672_16_1.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\shift_register_unit_18_1'.
Finding identical cells in module `\shift_register_group_18_16_1'.
Finding identical cells in module `\shiftRegFIFO_5_1'.
Finding identical cells in module `\dsp_signed_mult_18x18_unit_18_36_0'.
Finding identical cells in module `\multfix_alt_dsp_18'.
Finding identical cells in module `\codeBlock98050_18'.
Finding identical cells in module `\shiftRegFIFO_2_1'.
Finding identical cells in module `\addfxp_18_1'.
Finding identical cells in module `\subfxp_18_1'.
Finding identical cells in module `\codeBlock99168_18'.
Finding identical cells in module `\idft_16_top_18'.
Finding identical cells in module `\shift_register_unit_18_10'.
Finding identical cells in module `\shift_register_group_18_910'.
Finding identical cells in module `\codeBlock88206_18'.
Finding identical cells in module `\codeBlock89324_18'.
Finding identical cells in module `\dft_16_top_18'.
Finding identical cells in module `\dsp_signed_mult_18x18_unit_18_18_1'.
Finding identical cells in module `\fp_rounding_unit_1_37_10'.
Finding identical cells in module `\elementwise_mult_core_18_1810_9_1'.
Finding identical cells in module `\elementwise_sub_core_18_18_9'.
Finding identical cells in module `\elementwise_add_core_18_18_9'.
Finding identical cells in module `\c_matrix_vec_mult_core_18_10_16_3_1'.
Finding identical cells in module `\sum_complex_vector_unit_18_18_16_42'.
<suppressed ~6 debug messages>
Finding identical cells in module `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42'.
Finding identical cells in module `\matrix_times_two_vectors_18_10_3_672_16_1'.
Removed a total of 2 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \shift_register_unit_18_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \shift_register_group_18_16_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shiftRegFIFO_5_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dsp_signed_mult_18x18_unit_18_36_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \multfix_alt_dsp_18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \codeBlock98050_18..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \shiftRegFIFO_2_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \addfxp_18_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \subfxp_18_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \codeBlock99168_18..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \idft_16_top_18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shift_register_unit_18_10..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \shift_register_group_18_910..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \codeBlock88206_18..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \codeBlock89324_18..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dft_16_top_18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \dsp_signed_mult_18x18_unit_18_18_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fp_rounding_unit_1_37_10..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \elementwise_mult_core_18_1810_9_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \elementwise_sub_core_18_18_9..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \elementwise_add_core_18_18_9..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \c_matrix_vec_mult_core_18_10_16_3_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sum_complex_vector_unit_18_18_16_42..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \matrix_times_two_vectors_18_10_3_672_16_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~611 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \shift_register_unit_18_1.
  Optimizing cells in module \shift_register_group_18_16_1.
  Optimizing cells in module \shiftRegFIFO_5_1.
  Optimizing cells in module \dsp_signed_mult_18x18_unit_18_36_0.
  Optimizing cells in module \multfix_alt_dsp_18.
  Optimizing cells in module \codeBlock98050_18.
  Optimizing cells in module \shiftRegFIFO_2_1.
  Optimizing cells in module \addfxp_18_1.
  Optimizing cells in module \subfxp_18_1.
  Optimizing cells in module \codeBlock99168_18.
  Optimizing cells in module \idft_16_top_18.
  Optimizing cells in module \shift_register_unit_18_10.
  Optimizing cells in module \shift_register_group_18_910.
  Optimizing cells in module \codeBlock88206_18.
  Optimizing cells in module \codeBlock89324_18.
  Optimizing cells in module \dft_16_top_18.
  Optimizing cells in module \dsp_signed_mult_18x18_unit_18_18_1.
  Optimizing cells in module \fp_rounding_unit_1_37_10.
  Optimizing cells in module \elementwise_mult_core_18_1810_9_1.
  Optimizing cells in module \elementwise_sub_core_18_18_9.
  Optimizing cells in module \elementwise_add_core_18_18_9.
  Optimizing cells in module \c_matrix_vec_mult_core_18_10_16_3_1.
  Optimizing cells in module \sum_complex_vector_unit_18_18_16_42.
  Optimizing cells in module \multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
  Optimizing cells in module \matrix_times_two_vectors_18_10_3_672_16_1.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\shift_register_unit_18_1'.
Finding identical cells in module `\shift_register_group_18_16_1'.
Finding identical cells in module `\shiftRegFIFO_5_1'.
Finding identical cells in module `\dsp_signed_mult_18x18_unit_18_36_0'.
Finding identical cells in module `\multfix_alt_dsp_18'.
Finding identical cells in module `\codeBlock98050_18'.
Finding identical cells in module `\shiftRegFIFO_2_1'.
Finding identical cells in module `\addfxp_18_1'.
Finding identical cells in module `\subfxp_18_1'.
Finding identical cells in module `\codeBlock99168_18'.
Finding identical cells in module `\idft_16_top_18'.
Finding identical cells in module `\shift_register_unit_18_10'.
Finding identical cells in module `\shift_register_group_18_910'.
Finding identical cells in module `\codeBlock88206_18'.
Finding identical cells in module `\codeBlock89324_18'.
Finding identical cells in module `\dft_16_top_18'.
Finding identical cells in module `\dsp_signed_mult_18x18_unit_18_18_1'.
Finding identical cells in module `\fp_rounding_unit_1_37_10'.
Finding identical cells in module `\elementwise_mult_core_18_1810_9_1'.
Finding identical cells in module `\elementwise_sub_core_18_18_9'.
Finding identical cells in module `\elementwise_add_core_18_18_9'.
Finding identical cells in module `\c_matrix_vec_mult_core_18_10_16_3_1'.
Finding identical cells in module `\sum_complex_vector_unit_18_18_16_42'.
Finding identical cells in module `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42'.
Finding identical cells in module `\matrix_times_two_vectors_18_10_3_672_16_1'.
Removed a total of 0 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$2967 ($dff) from module shift_register_unit_18_1 (D = $procmux$214_Y, Q = \shift_registers_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3582 ($sdff) from module shift_register_unit_18_1 (D = \in, Q = \shift_registers_0).
Adding SRST signal on $procdff$2968 ($dff) from module shiftRegFIFO_5_1 (D = \X, Q = \mem_0, rval = 1'0).
Adding SRST signal on $procdff$2969 ($dff) from module shiftRegFIFO_5_1 (D = \mem_0, Q = \mem_1, rval = 1'0).
Adding SRST signal on $procdff$2970 ($dff) from module shiftRegFIFO_5_1 (D = \mem_1, Q = \mem_2, rval = 1'0).
Adding SRST signal on $procdff$2971 ($dff) from module shiftRegFIFO_5_1 (D = \mem_2, Q = \mem_3, rval = 1'0).
Adding SRST signal on $procdff$2972 ($dff) from module shiftRegFIFO_5_1 (D = \mem_3, Q = \mem_4, rval = 1'0).
Adding SRST signal on $procdff$2973 ($dff) from module dsp_signed_mult_18x18_unit_18_36_0 (D = $procmux$244_Y, Q = \input_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3589 ($sdff) from module dsp_signed_mult_18x18_unit_18_36_0 (D = \i_valid, Q = \input_valid).
Adding SRST signal on $procdff$2974 ($dff) from module dsp_signed_mult_18x18_unit_18_36_0 (D = $procmux$239_Y, Q = \result_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3591 ($sdff) from module dsp_signed_mult_18x18_unit_18_36_0 (D = \input_valid, Q = \result_valid).
Adding SRST signal on $procdff$2975 ($dff) from module dsp_signed_mult_18x18_unit_18_36_0 (D = $procmux$234_Y, Q = \output_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3593 ($sdff) from module dsp_signed_mult_18x18_unit_18_36_0 (D = \result_valid, Q = \output_valid).
Adding EN signal on $procdff$3058 ($dff) from module codeBlock98050_18 (D = \tm70, Q = \tm71).
Adding SRST signal on $procdff$2978 ($dff) from module codeBlock98050_18 (D = \next_in, Q = \next, rval = 1'0).
Adding EN signal on $procdff$2979 ($dff) from module codeBlock98050_18 (D = \X0_in, Q = \X0).
Adding EN signal on $procdff$2980 ($dff) from module codeBlock98050_18 (D = \X1_in, Q = \X1).
Adding EN signal on $procdff$2981 ($dff) from module codeBlock98050_18 (D = \X2_in, Q = \X2).
Adding EN signal on $procdff$2982 ($dff) from module codeBlock98050_18 (D = \X3_in, Q = \X3).
Adding EN signal on $procdff$2983 ($dff) from module codeBlock98050_18 (D = \X4_in, Q = \X4).
Adding EN signal on $procdff$2984 ($dff) from module codeBlock98050_18 (D = \X5_in, Q = \X5).
Adding EN signal on $procdff$2985 ($dff) from module codeBlock98050_18 (D = \X6_in, Q = \X6).
Adding EN signal on $procdff$2986 ($dff) from module codeBlock98050_18 (D = \X7_in, Q = \X7).
Adding EN signal on $procdff$2987 ($dff) from module codeBlock98050_18 (D = \X8_in, Q = \X8).
Adding EN signal on $procdff$2988 ($dff) from module codeBlock98050_18 (D = \X9_in, Q = \X9).
Adding EN signal on $procdff$2989 ($dff) from module codeBlock98050_18 (D = \X10_in, Q = \X10).
Adding EN signal on $procdff$2990 ($dff) from module codeBlock98050_18 (D = \X11_in, Q = \X11).
Adding EN signal on $procdff$2991 ($dff) from module codeBlock98050_18 (D = \X12_in, Q = \X12).
Adding EN signal on $procdff$2992 ($dff) from module codeBlock98050_18 (D = \X13_in, Q = \X13).
Adding EN signal on $procdff$2993 ($dff) from module codeBlock98050_18 (D = \X14_in, Q = \X14).
Adding EN signal on $procdff$2994 ($dff) from module codeBlock98050_18 (D = \X15_in, Q = \X15).
Adding EN signal on $procdff$2995 ($dff) from module codeBlock98050_18 (D = \X16_in, Q = \X16).
Adding EN signal on $procdff$2996 ($dff) from module codeBlock98050_18 (D = \X17_in, Q = \X17).
Adding EN signal on $procdff$2997 ($dff) from module codeBlock98050_18 (D = \X18_in, Q = \X18).
Adding EN signal on $procdff$2998 ($dff) from module codeBlock98050_18 (D = \X19_in, Q = \X19).
Adding EN signal on $procdff$2999 ($dff) from module codeBlock98050_18 (D = \X20_in, Q = \X20).
Adding EN signal on $procdff$3000 ($dff) from module codeBlock98050_18 (D = \X21_in, Q = \X21).
Adding EN signal on $procdff$3001 ($dff) from module codeBlock98050_18 (D = \X22_in, Q = \X22).
Adding EN signal on $procdff$3002 ($dff) from module codeBlock98050_18 (D = \X23_in, Q = \X23).
Adding EN signal on $procdff$3003 ($dff) from module codeBlock98050_18 (D = \X24_in, Q = \X24).
Adding EN signal on $procdff$3004 ($dff) from module codeBlock98050_18 (D = \X25_in, Q = \X25).
Adding EN signal on $procdff$3005 ($dff) from module codeBlock98050_18 (D = \X26_in, Q = \X26).
Adding EN signal on $procdff$3006 ($dff) from module codeBlock98050_18 (D = \X27_in, Q = \X27).
Adding EN signal on $procdff$3007 ($dff) from module codeBlock98050_18 (D = \X28_in, Q = \X28).
Adding EN signal on $procdff$3008 ($dff) from module codeBlock98050_18 (D = \X29_in, Q = \X29).
Adding EN signal on $procdff$3009 ($dff) from module codeBlock98050_18 (D = \X30_in, Q = \X30).
Adding EN signal on $procdff$3010 ($dff) from module codeBlock98050_18 (D = \X31_in, Q = \X31).
Adding EN signal on $procdff$3011 ($dff) from module codeBlock98050_18 (D = \t922, Q = \tm24).
Adding EN signal on $procdff$3012 ($dff) from module codeBlock98050_18 (D = \t923, Q = \tm27).
Adding EN signal on $procdff$3013 ($dff) from module codeBlock98050_18 (D = \t924, Q = \tm30).
Adding EN signal on $procdff$3014 ($dff) from module codeBlock98050_18 (D = \t925, Q = \tm33).
Adding EN signal on $procdff$3015 ($dff) from module codeBlock98050_18 (D = \t926, Q = \tm36).
Adding EN signal on $procdff$3016 ($dff) from module codeBlock98050_18 (D = \t927, Q = \tm39).
Adding EN signal on $procdff$3017 ($dff) from module codeBlock98050_18 (D = \t928, Q = \tm42).
Adding EN signal on $procdff$3018 ($dff) from module codeBlock98050_18 (D = \t929, Q = \tm45).
Adding EN signal on $procdff$3019 ($dff) from module codeBlock98050_18 (D = \t938, Q = \tm48).
Adding EN signal on $procdff$3020 ($dff) from module codeBlock98050_18 (D = \t939, Q = \tm51).
Adding EN signal on $procdff$3021 ($dff) from module codeBlock98050_18 (D = \t960, Q = \tm54).
Adding EN signal on $procdff$3022 ($dff) from module codeBlock98050_18 (D = \t961, Q = \tm57).
Adding EN signal on $procdff$3023 ($dff) from module codeBlock98050_18 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:7630$207_Y [17:0], Q = \tm60).
Adding EN signal on $procdff$3024 ($dff) from module codeBlock98050_18 (D = \t962, Q = \tm63).
Adding EN signal on $procdff$3025 ($dff) from module codeBlock98050_18 (D = \t980, Q = \tm66).
Adding EN signal on $procdff$3026 ($dff) from module codeBlock98050_18 (D = \t981, Q = \tm69).
Adding EN signal on $procdff$3027 ($dff) from module codeBlock98050_18 (D = \tm24, Q = \tm25).
Adding EN signal on $procdff$3028 ($dff) from module codeBlock98050_18 (D = \tm27, Q = \tm28).
Adding EN signal on $procdff$3029 ($dff) from module codeBlock98050_18 (D = \tm30, Q = \tm31).
Adding EN signal on $procdff$3030 ($dff) from module codeBlock98050_18 (D = \tm33, Q = \tm34).
Adding EN signal on $procdff$3031 ($dff) from module codeBlock98050_18 (D = \tm36, Q = \tm37).
Adding EN signal on $procdff$3032 ($dff) from module codeBlock98050_18 (D = \tm39, Q = \tm40).
Adding EN signal on $procdff$3033 ($dff) from module codeBlock98050_18 (D = \tm42, Q = \tm43).
Adding EN signal on $procdff$3034 ($dff) from module codeBlock98050_18 (D = \tm45, Q = \tm46).
Adding EN signal on $procdff$3035 ($dff) from module codeBlock98050_18 (D = \tm48, Q = \tm49).
Adding EN signal on $procdff$3036 ($dff) from module codeBlock98050_18 (D = \tm51, Q = \tm52).
Adding EN signal on $procdff$3037 ($dff) from module codeBlock98050_18 (D = \tm54, Q = \tm55).
Adding EN signal on $procdff$3038 ($dff) from module codeBlock98050_18 (D = \tm57, Q = \tm58).
Adding EN signal on $procdff$3039 ($dff) from module codeBlock98050_18 (D = \tm60, Q = \tm61).
Adding EN signal on $procdff$3040 ($dff) from module codeBlock98050_18 (D = \tm63, Q = \tm64).
Adding EN signal on $procdff$3041 ($dff) from module codeBlock98050_18 (D = \tm66, Q = \tm67).
Adding EN signal on $procdff$3042 ($dff) from module codeBlock98050_18 (D = \tm69, Q = \tm70).
Adding EN signal on $procdff$3043 ($dff) from module codeBlock98050_18 (D = \tm25, Q = \tm26).
Adding EN signal on $procdff$3044 ($dff) from module codeBlock98050_18 (D = \tm28, Q = \tm29).
Adding EN signal on $procdff$3045 ($dff) from module codeBlock98050_18 (D = \tm31, Q = \tm32).
Adding EN signal on $procdff$3046 ($dff) from module codeBlock98050_18 (D = \tm34, Q = \tm35).
Adding EN signal on $procdff$3047 ($dff) from module codeBlock98050_18 (D = \tm37, Q = \tm38).
Adding EN signal on $procdff$3048 ($dff) from module codeBlock98050_18 (D = \tm40, Q = \tm41).
Adding EN signal on $procdff$3049 ($dff) from module codeBlock98050_18 (D = \tm43, Q = \tm44).
Adding EN signal on $procdff$3050 ($dff) from module codeBlock98050_18 (D = \tm46, Q = \tm47).
Adding EN signal on $procdff$3051 ($dff) from module codeBlock98050_18 (D = \tm49, Q = \tm50).
Adding EN signal on $procdff$3052 ($dff) from module codeBlock98050_18 (D = \tm52, Q = \tm53).
Adding EN signal on $procdff$3053 ($dff) from module codeBlock98050_18 (D = \tm55, Q = \tm56).
Adding EN signal on $procdff$3054 ($dff) from module codeBlock98050_18 (D = \tm58, Q = \tm59).
Adding EN signal on $procdff$3055 ($dff) from module codeBlock98050_18 (D = \tm61, Q = \tm62).
Adding EN signal on $procdff$3056 ($dff) from module codeBlock98050_18 (D = \tm64, Q = \tm65).
Adding EN signal on $procdff$3057 ($dff) from module codeBlock98050_18 (D = \tm67, Q = \tm68).
Adding SRST signal on $procdff$3059 ($dff) from module shiftRegFIFO_2_1 (D = \X, Q = \mem_0, rval = 1'0).
Adding SRST signal on $procdff$3060 ($dff) from module shiftRegFIFO_2_1 (D = \mem_0, Q = \mem_1, rval = 1'0).
Adding EN signal on $procdff$3095 ($dff) from module codeBlock99168_18 (D = \X31_in, Q = \X31).
Adding SRST signal on $procdff$3063 ($dff) from module codeBlock99168_18 (D = \next_in, Q = \next, rval = 1'0).
Adding EN signal on $procdff$3064 ($dff) from module codeBlock99168_18 (D = \X0_in, Q = \X0).
Adding EN signal on $procdff$3065 ($dff) from module codeBlock99168_18 (D = \X1_in, Q = \X1).
Adding EN signal on $procdff$3066 ($dff) from module codeBlock99168_18 (D = \X2_in, Q = \X2).
Adding EN signal on $procdff$3067 ($dff) from module codeBlock99168_18 (D = \X3_in, Q = \X3).
Adding EN signal on $procdff$3068 ($dff) from module codeBlock99168_18 (D = \X4_in, Q = \X4).
Adding EN signal on $procdff$3069 ($dff) from module codeBlock99168_18 (D = \X5_in, Q = \X5).
Adding EN signal on $procdff$3070 ($dff) from module codeBlock99168_18 (D = \X6_in, Q = \X6).
Adding EN signal on $procdff$3071 ($dff) from module codeBlock99168_18 (D = \X7_in, Q = \X7).
Adding EN signal on $procdff$3072 ($dff) from module codeBlock99168_18 (D = \X8_in, Q = \X8).
Adding EN signal on $procdff$3073 ($dff) from module codeBlock99168_18 (D = \X9_in, Q = \X9).
Adding EN signal on $procdff$3074 ($dff) from module codeBlock99168_18 (D = \X10_in, Q = \X10).
Adding EN signal on $procdff$3075 ($dff) from module codeBlock99168_18 (D = \X11_in, Q = \X11).
Adding EN signal on $procdff$3076 ($dff) from module codeBlock99168_18 (D = \X12_in, Q = \X12).
Adding EN signal on $procdff$3077 ($dff) from module codeBlock99168_18 (D = \X13_in, Q = \X13).
Adding EN signal on $procdff$3078 ($dff) from module codeBlock99168_18 (D = \X14_in, Q = \X14).
Adding EN signal on $procdff$3079 ($dff) from module codeBlock99168_18 (D = \X15_in, Q = \X15).
Adding EN signal on $procdff$3080 ($dff) from module codeBlock99168_18 (D = \X16_in, Q = \X16).
Adding EN signal on $procdff$3081 ($dff) from module codeBlock99168_18 (D = \X17_in, Q = \X17).
Adding EN signal on $procdff$3082 ($dff) from module codeBlock99168_18 (D = \X18_in, Q = \X18).
Adding EN signal on $procdff$3083 ($dff) from module codeBlock99168_18 (D = \X19_in, Q = \X19).
Adding EN signal on $procdff$3084 ($dff) from module codeBlock99168_18 (D = \X20_in, Q = \X20).
Adding EN signal on $procdff$3085 ($dff) from module codeBlock99168_18 (D = \X21_in, Q = \X21).
Adding EN signal on $procdff$3086 ($dff) from module codeBlock99168_18 (D = \X22_in, Q = \X22).
Adding EN signal on $procdff$3087 ($dff) from module codeBlock99168_18 (D = \X23_in, Q = \X23).
Adding EN signal on $procdff$3088 ($dff) from module codeBlock99168_18 (D = \X24_in, Q = \X24).
Adding EN signal on $procdff$3089 ($dff) from module codeBlock99168_18 (D = \X25_in, Q = \X25).
Adding EN signal on $procdff$3090 ($dff) from module codeBlock99168_18 (D = \X26_in, Q = \X26).
Adding EN signal on $procdff$3091 ($dff) from module codeBlock99168_18 (D = \X27_in, Q = \X27).
Adding EN signal on $procdff$3092 ($dff) from module codeBlock99168_18 (D = \X28_in, Q = \X28).
Adding EN signal on $procdff$3093 ($dff) from module codeBlock99168_18 (D = \X29_in, Q = \X29).
Adding EN signal on $procdff$3094 ($dff) from module codeBlock99168_18 (D = \X30_in, Q = \X30).
Adding SRST signal on $procdff$3096 ($dff) from module shift_register_unit_18_10 (D = $procmux$642_Y, Q = \shift_registers_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3711 ($sdff) from module shift_register_unit_18_10 (D = \in, Q = \shift_registers_0).
Adding SRST signal on $procdff$3097 ($dff) from module shift_register_unit_18_10 (D = $procmux$637_Y, Q = \shift_registers_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3713 ($sdff) from module shift_register_unit_18_10 (D = \shift_registers_0, Q = \shift_registers_1).
Adding SRST signal on $procdff$3098 ($dff) from module shift_register_unit_18_10 (D = $procmux$632_Y, Q = \shift_registers_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3715 ($sdff) from module shift_register_unit_18_10 (D = \shift_registers_1, Q = \shift_registers_2).
Adding SRST signal on $procdff$3099 ($dff) from module shift_register_unit_18_10 (D = $procmux$627_Y, Q = \shift_registers_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3717 ($sdff) from module shift_register_unit_18_10 (D = \shift_registers_2, Q = \shift_registers_3).
Adding SRST signal on $procdff$3100 ($dff) from module shift_register_unit_18_10 (D = $procmux$622_Y, Q = \shift_registers_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3719 ($sdff) from module shift_register_unit_18_10 (D = \shift_registers_3, Q = \shift_registers_4).
Adding SRST signal on $procdff$3101 ($dff) from module shift_register_unit_18_10 (D = $procmux$617_Y, Q = \shift_registers_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3721 ($sdff) from module shift_register_unit_18_10 (D = \shift_registers_4, Q = \shift_registers_5).
Adding SRST signal on $procdff$3102 ($dff) from module shift_register_unit_18_10 (D = $procmux$612_Y, Q = \shift_registers_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3723 ($sdff) from module shift_register_unit_18_10 (D = \shift_registers_5, Q = \shift_registers_6).
Adding SRST signal on $procdff$3103 ($dff) from module shift_register_unit_18_10 (D = $procmux$607_Y, Q = \shift_registers_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3725 ($sdff) from module shift_register_unit_18_10 (D = \shift_registers_6, Q = \shift_registers_7).
Adding SRST signal on $procdff$3104 ($dff) from module shift_register_unit_18_10 (D = $procmux$602_Y, Q = \shift_registers_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3727 ($sdff) from module shift_register_unit_18_10 (D = \shift_registers_7, Q = \shift_registers_8).
Adding SRST signal on $procdff$3105 ($dff) from module shift_register_unit_18_10 (D = $procmux$597_Y, Q = \shift_registers_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3729 ($sdff) from module shift_register_unit_18_10 (D = \shift_registers_8, Q = \shift_registers_9).
Adding EN signal on $procdff$3186 ($dff) from module codeBlock88206_18 (D = \tm70, Q = \tm71).
Adding SRST signal on $procdff$3106 ($dff) from module codeBlock88206_18 (D = \next_in, Q = \next, rval = 1'0).
Adding EN signal on $procdff$3107 ($dff) from module codeBlock88206_18 (D = \X0_in, Q = \X0).
Adding EN signal on $procdff$3108 ($dff) from module codeBlock88206_18 (D = \X1_in, Q = \X1).
Adding EN signal on $procdff$3109 ($dff) from module codeBlock88206_18 (D = \X2_in, Q = \X2).
Adding EN signal on $procdff$3110 ($dff) from module codeBlock88206_18 (D = \X3_in, Q = \X3).
Adding EN signal on $procdff$3111 ($dff) from module codeBlock88206_18 (D = \X4_in, Q = \X4).
Adding EN signal on $procdff$3112 ($dff) from module codeBlock88206_18 (D = \X5_in, Q = \X5).
Adding EN signal on $procdff$3113 ($dff) from module codeBlock88206_18 (D = \X6_in, Q = \X6).
Adding EN signal on $procdff$3114 ($dff) from module codeBlock88206_18 (D = \X7_in, Q = \X7).
Adding EN signal on $procdff$3115 ($dff) from module codeBlock88206_18 (D = \X8_in, Q = \X8).
Adding EN signal on $procdff$3116 ($dff) from module codeBlock88206_18 (D = \X9_in, Q = \X9).
Adding EN signal on $procdff$3117 ($dff) from module codeBlock88206_18 (D = \X10_in, Q = \X10).
Adding EN signal on $procdff$3118 ($dff) from module codeBlock88206_18 (D = \X11_in, Q = \X11).
Adding EN signal on $procdff$3119 ($dff) from module codeBlock88206_18 (D = \X12_in, Q = \X12).
Adding EN signal on $procdff$3120 ($dff) from module codeBlock88206_18 (D = \X13_in, Q = \X13).
Adding EN signal on $procdff$3121 ($dff) from module codeBlock88206_18 (D = \X14_in, Q = \X14).
Adding EN signal on $procdff$3122 ($dff) from module codeBlock88206_18 (D = \X15_in, Q = \X15).
Adding EN signal on $procdff$3123 ($dff) from module codeBlock88206_18 (D = \X16_in, Q = \X16).
Adding EN signal on $procdff$3124 ($dff) from module codeBlock88206_18 (D = \X17_in, Q = \X17).
Adding EN signal on $procdff$3125 ($dff) from module codeBlock88206_18 (D = \X18_in, Q = \X18).
Adding EN signal on $procdff$3126 ($dff) from module codeBlock88206_18 (D = \X19_in, Q = \X19).
Adding EN signal on $procdff$3127 ($dff) from module codeBlock88206_18 (D = \X20_in, Q = \X20).
Adding EN signal on $procdff$3128 ($dff) from module codeBlock88206_18 (D = \X21_in, Q = \X21).
Adding EN signal on $procdff$3129 ($dff) from module codeBlock88206_18 (D = \X22_in, Q = \X22).
Adding EN signal on $procdff$3130 ($dff) from module codeBlock88206_18 (D = \X23_in, Q = \X23).
Adding EN signal on $procdff$3131 ($dff) from module codeBlock88206_18 (D = \X24_in, Q = \X24).
Adding EN signal on $procdff$3132 ($dff) from module codeBlock88206_18 (D = \X25_in, Q = \X25).
Adding EN signal on $procdff$3133 ($dff) from module codeBlock88206_18 (D = \X26_in, Q = \X26).
Adding EN signal on $procdff$3134 ($dff) from module codeBlock88206_18 (D = \X27_in, Q = \X27).
Adding EN signal on $procdff$3135 ($dff) from module codeBlock88206_18 (D = \X28_in, Q = \X28).
Adding EN signal on $procdff$3136 ($dff) from module codeBlock88206_18 (D = \X29_in, Q = \X29).
Adding EN signal on $procdff$3137 ($dff) from module codeBlock88206_18 (D = \X30_in, Q = \X30).
Adding EN signal on $procdff$3138 ($dff) from module codeBlock88206_18 (D = \X31_in, Q = \X31).
Adding EN signal on $procdff$3139 ($dff) from module codeBlock88206_18 (D = \t922, Q = \tm24).
Adding EN signal on $procdff$3140 ($dff) from module codeBlock88206_18 (D = \t923, Q = \tm27).
Adding EN signal on $procdff$3141 ($dff) from module codeBlock88206_18 (D = \t924, Q = \tm30).
Adding EN signal on $procdff$3142 ($dff) from module codeBlock88206_18 (D = \t925, Q = \tm33).
Adding EN signal on $procdff$3143 ($dff) from module codeBlock88206_18 (D = \t926, Q = \tm36).
Adding EN signal on $procdff$3144 ($dff) from module codeBlock88206_18 (D = \t927, Q = \tm39).
Adding EN signal on $procdff$3145 ($dff) from module codeBlock88206_18 (D = \t928, Q = \tm42).
Adding EN signal on $procdff$3146 ($dff) from module codeBlock88206_18 (D = \t929, Q = \tm45).
Adding EN signal on $procdff$3147 ($dff) from module codeBlock88206_18 (D = \t938, Q = \tm48).
Adding EN signal on $procdff$3148 ($dff) from module codeBlock88206_18 (D = \t939, Q = \tm51).
Adding EN signal on $procdff$3149 ($dff) from module codeBlock88206_18 (D = \t960, Q = \tm54).
Adding EN signal on $procdff$3150 ($dff) from module codeBlock88206_18 (D = \t961, Q = \tm57).
Adding EN signal on $procdff$3151 ($dff) from module codeBlock88206_18 (D = \t963, Q = \tm60).
Adding EN signal on $procdff$3152 ($dff) from module codeBlock88206_18 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:6126$185_Y [17:0], Q = \tm63).
Adding EN signal on $procdff$3153 ($dff) from module codeBlock88206_18 (D = \t980, Q = \tm66).
Adding EN signal on $procdff$3154 ($dff) from module codeBlock88206_18 (D = \t981, Q = \tm69).
Adding EN signal on $procdff$3155 ($dff) from module codeBlock88206_18 (D = \tm24, Q = \tm25).
Adding EN signal on $procdff$3156 ($dff) from module codeBlock88206_18 (D = \tm27, Q = \tm28).
Adding EN signal on $procdff$3157 ($dff) from module codeBlock88206_18 (D = \tm30, Q = \tm31).
Adding EN signal on $procdff$3158 ($dff) from module codeBlock88206_18 (D = \tm33, Q = \tm34).
Adding EN signal on $procdff$3159 ($dff) from module codeBlock88206_18 (D = \tm36, Q = \tm37).
Adding EN signal on $procdff$3160 ($dff) from module codeBlock88206_18 (D = \tm39, Q = \tm40).
Adding EN signal on $procdff$3161 ($dff) from module codeBlock88206_18 (D = \tm42, Q = \tm43).
Adding EN signal on $procdff$3162 ($dff) from module codeBlock88206_18 (D = \tm45, Q = \tm46).
Adding EN signal on $procdff$3163 ($dff) from module codeBlock88206_18 (D = \tm48, Q = \tm49).
Adding EN signal on $procdff$3164 ($dff) from module codeBlock88206_18 (D = \tm51, Q = \tm52).
Adding EN signal on $procdff$3165 ($dff) from module codeBlock88206_18 (D = \tm54, Q = \tm55).
Adding EN signal on $procdff$3166 ($dff) from module codeBlock88206_18 (D = \tm57, Q = \tm58).
Adding EN signal on $procdff$3167 ($dff) from module codeBlock88206_18 (D = \tm60, Q = \tm61).
Adding EN signal on $procdff$3168 ($dff) from module codeBlock88206_18 (D = \tm63, Q = \tm64).
Adding EN signal on $procdff$3169 ($dff) from module codeBlock88206_18 (D = \tm66, Q = \tm67).
Adding EN signal on $procdff$3170 ($dff) from module codeBlock88206_18 (D = \tm69, Q = \tm70).
Adding EN signal on $procdff$3171 ($dff) from module codeBlock88206_18 (D = \tm25, Q = \tm26).
Adding EN signal on $procdff$3172 ($dff) from module codeBlock88206_18 (D = \tm28, Q = \tm29).
Adding EN signal on $procdff$3173 ($dff) from module codeBlock88206_18 (D = \tm31, Q = \tm32).
Adding EN signal on $procdff$3174 ($dff) from module codeBlock88206_18 (D = \tm34, Q = \tm35).
Adding EN signal on $procdff$3175 ($dff) from module codeBlock88206_18 (D = \tm37, Q = \tm38).
Adding EN signal on $procdff$3176 ($dff) from module codeBlock88206_18 (D = \tm40, Q = \tm41).
Adding EN signal on $procdff$3177 ($dff) from module codeBlock88206_18 (D = \tm43, Q = \tm44).
Adding EN signal on $procdff$3178 ($dff) from module codeBlock88206_18 (D = \tm46, Q = \tm47).
Adding EN signal on $procdff$3179 ($dff) from module codeBlock88206_18 (D = \tm49, Q = \tm50).
Adding EN signal on $procdff$3180 ($dff) from module codeBlock88206_18 (D = \tm52, Q = \tm53).
Adding EN signal on $procdff$3181 ($dff) from module codeBlock88206_18 (D = \tm55, Q = \tm56).
Adding EN signal on $procdff$3182 ($dff) from module codeBlock88206_18 (D = \tm58, Q = \tm59).
Adding EN signal on $procdff$3183 ($dff) from module codeBlock88206_18 (D = \tm61, Q = \tm62).
Adding EN signal on $procdff$3184 ($dff) from module codeBlock88206_18 (D = \tm64, Q = \tm65).
Adding EN signal on $procdff$3185 ($dff) from module codeBlock88206_18 (D = \tm67, Q = \tm68).
Adding EN signal on $procdff$3219 ($dff) from module codeBlock89324_18 (D = \X31_in, Q = \X31).
Adding SRST signal on $procdff$3187 ($dff) from module codeBlock89324_18 (D = \next_in, Q = \next, rval = 1'0).
Adding EN signal on $procdff$3188 ($dff) from module codeBlock89324_18 (D = \X0_in, Q = \X0).
Adding EN signal on $procdff$3189 ($dff) from module codeBlock89324_18 (D = \X1_in, Q = \X1).
Adding EN signal on $procdff$3190 ($dff) from module codeBlock89324_18 (D = \X2_in, Q = \X2).
Adding EN signal on $procdff$3191 ($dff) from module codeBlock89324_18 (D = \X3_in, Q = \X3).
Adding EN signal on $procdff$3192 ($dff) from module codeBlock89324_18 (D = \X4_in, Q = \X4).
Adding EN signal on $procdff$3193 ($dff) from module codeBlock89324_18 (D = \X5_in, Q = \X5).
Adding EN signal on $procdff$3194 ($dff) from module codeBlock89324_18 (D = \X6_in, Q = \X6).
Adding EN signal on $procdff$3195 ($dff) from module codeBlock89324_18 (D = \X7_in, Q = \X7).
Adding EN signal on $procdff$3196 ($dff) from module codeBlock89324_18 (D = \X8_in, Q = \X8).
Adding EN signal on $procdff$3197 ($dff) from module codeBlock89324_18 (D = \X9_in, Q = \X9).
Adding EN signal on $procdff$3198 ($dff) from module codeBlock89324_18 (D = \X10_in, Q = \X10).
Adding EN signal on $procdff$3199 ($dff) from module codeBlock89324_18 (D = \X11_in, Q = \X11).
Adding EN signal on $procdff$3200 ($dff) from module codeBlock89324_18 (D = \X12_in, Q = \X12).
Adding EN signal on $procdff$3201 ($dff) from module codeBlock89324_18 (D = \X13_in, Q = \X13).
Adding EN signal on $procdff$3202 ($dff) from module codeBlock89324_18 (D = \X14_in, Q = \X14).
Adding EN signal on $procdff$3203 ($dff) from module codeBlock89324_18 (D = \X15_in, Q = \X15).
Adding EN signal on $procdff$3204 ($dff) from module codeBlock89324_18 (D = \X16_in, Q = \X16).
Adding EN signal on $procdff$3205 ($dff) from module codeBlock89324_18 (D = \X17_in, Q = \X17).
Adding EN signal on $procdff$3206 ($dff) from module codeBlock89324_18 (D = \X18_in, Q = \X18).
Adding EN signal on $procdff$3207 ($dff) from module codeBlock89324_18 (D = \X19_in, Q = \X19).
Adding EN signal on $procdff$3208 ($dff) from module codeBlock89324_18 (D = \X20_in, Q = \X20).
Adding EN signal on $procdff$3209 ($dff) from module codeBlock89324_18 (D = \X21_in, Q = \X21).
Adding EN signal on $procdff$3210 ($dff) from module codeBlock89324_18 (D = \X22_in, Q = \X22).
Adding EN signal on $procdff$3211 ($dff) from module codeBlock89324_18 (D = \X23_in, Q = \X23).
Adding EN signal on $procdff$3212 ($dff) from module codeBlock89324_18 (D = \X24_in, Q = \X24).
Adding EN signal on $procdff$3213 ($dff) from module codeBlock89324_18 (D = \X25_in, Q = \X25).
Adding EN signal on $procdff$3214 ($dff) from module codeBlock89324_18 (D = \X26_in, Q = \X26).
Adding EN signal on $procdff$3215 ($dff) from module codeBlock89324_18 (D = \X27_in, Q = \X27).
Adding EN signal on $procdff$3216 ($dff) from module codeBlock89324_18 (D = \X28_in, Q = \X28).
Adding EN signal on $procdff$3217 ($dff) from module codeBlock89324_18 (D = \X29_in, Q = \X29).
Adding EN signal on $procdff$3218 ($dff) from module codeBlock89324_18 (D = \X30_in, Q = \X30).
Adding SRST signal on $procdff$3220 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$999_Y, Q = \input_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3845 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = \i_valid, Q = \input_valid).
Adding SRST signal on $procdff$3221 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$994_Y, Q = \result_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3847 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = \input_valid, Q = \result_valid).
Adding SRST signal on $procdff$3222 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$989_Y, Q = \output_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3849 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = \result_valid, Q = \output_valid).
Adding SRST signal on $procdff$3223 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$1029_Y, Q = \reg_ax, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3851 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = \ax, Q = \reg_ax).
Adding SRST signal on $procdff$3224 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$1024_Y, Q = \reg_ay, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3853 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = \ay, Q = \reg_ay).
Adding SRST signal on $procdff$3225 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$1019_Y, Q = \reg_bx, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3855 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = \bx, Q = \reg_bx).
Adding SRST signal on $procdff$3226 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$1014_Y, Q = \reg_by, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3857 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = \by, Q = \reg_by).
Adding SRST signal on $procdff$3227 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$1009_Y, Q = \reg_resa, rval = 37'0000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3859 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $mul$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4833$167_Y, Q = \reg_resa).
Adding SRST signal on $procdff$3228 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$1004_Y, Q = \reg_resb, rval = 37'0000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3861 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $mul$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4834$168_Y, Q = \reg_resb).
Adding SRST signal on $procdff$3234 ($dff) from module fp_rounding_unit_1_37_10 (D = $procmux$1034_Y, Q = \out_reg, rval = 37'0000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3863 ($sdff) from module fp_rounding_unit_1_37_10 (D = $procmux$1065_Y, Q = \out_reg).
Adding SRST signal on $procdff$3233 ($dff) from module fp_rounding_unit_1_37_10 (D = $procmux$1039_Y, Q = \valid_reg, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3865 ($sdff) from module fp_rounding_unit_1_37_10 (D = \floor_ceil_valid, Q = \valid_reg).
Adding SRST signal on $procdff$3229 ($dff) from module fp_rounding_unit_1_37_10 (D = $procmux$1059_Y, Q = \floor, rval = 37'0000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3867 ($sdff) from module fp_rounding_unit_1_37_10 (D = { 10'0000000000 \in [36:10] }, Q = \floor).
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$3868 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$3868 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$3868 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$3868 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$3868 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 32 on $auto$ff.cc:262:slice$3868 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 33 on $auto$ff.cc:262:slice$3868 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 34 on $auto$ff.cc:262:slice$3868 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 35 on $auto$ff.cc:262:slice$3868 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 36 on $auto$ff.cc:262:slice$3868 ($sdffe) from module fp_rounding_unit_1_37_10.
Adding SRST signal on $procdff$3230 ($dff) from module fp_rounding_unit_1_37_10 (D = $procmux$1054_Y, Q = \ceil, rval = 37'0000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3870 ($sdff) from module fp_rounding_unit_1_37_10 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4792$165_Y, Q = \ceil).
Adding SRST signal on $procdff$3231 ($dff) from module fp_rounding_unit_1_37_10 (D = $procmux$1049_Y, Q = \is_ceil, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3872 ($sdff) from module fp_rounding_unit_1_37_10 (D = \in [9], Q = \is_ceil).
Adding SRST signal on $procdff$3232 ($dff) from module fp_rounding_unit_1_37_10 (D = $procmux$1044_Y, Q = \floor_ceil_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3874 ($sdff) from module fp_rounding_unit_1_37_10 (D = \i_valid, Q = \floor_ceil_valid).
Adding SRST signal on $procdff$3235 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$1157_Y, Q = \reg_A_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3876 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_A_0, Q = \reg_A_0).
Adding SRST signal on $procdff$3236 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$1152_Y, Q = \reg_B_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3878 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_B_0, Q = \reg_B_0).
Adding SRST signal on $procdff$3237 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$1147_Y, Q = \reg_A_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3880 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_A_1, Q = \reg_A_1).
Adding SRST signal on $procdff$3238 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$1142_Y, Q = \reg_B_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3882 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_B_1, Q = \reg_B_1).
Adding SRST signal on $procdff$3239 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$1137_Y, Q = \reg_A_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3884 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_A_2, Q = \reg_A_2).
Adding SRST signal on $procdff$3240 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$1132_Y, Q = \reg_B_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3886 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_B_2, Q = \reg_B_2).
Adding SRST signal on $procdff$3241 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$1127_Y, Q = \reg_A_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3888 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_A_3, Q = \reg_A_3).
Adding SRST signal on $procdff$3242 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$1122_Y, Q = \reg_B_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3890 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_B_3, Q = \reg_B_3).
Adding SRST signal on $procdff$3243 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$1117_Y, Q = \reg_A_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3892 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_A_4, Q = \reg_A_4).
Adding SRST signal on $procdff$3244 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$1112_Y, Q = \reg_B_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3894 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_B_4, Q = \reg_B_4).
Adding SRST signal on $procdff$3245 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$1107_Y, Q = \reg_A_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3896 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_A_5, Q = \reg_A_5).
Adding SRST signal on $procdff$3246 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$1102_Y, Q = \reg_B_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3898 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_B_5, Q = \reg_B_5).
Adding SRST signal on $procdff$3247 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$1097_Y, Q = \reg_A_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3900 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_A_6, Q = \reg_A_6).
Adding SRST signal on $procdff$3248 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$1092_Y, Q = \reg_B_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3902 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_B_6, Q = \reg_B_6).
Adding SRST signal on $procdff$3249 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$1087_Y, Q = \reg_A_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3904 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_A_7, Q = \reg_A_7).
Adding SRST signal on $procdff$3250 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$1082_Y, Q = \reg_B_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3906 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_B_7, Q = \reg_B_7).
Adding SRST signal on $procdff$3251 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$1077_Y, Q = \reg_A_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3908 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_A_8, Q = \reg_A_8).
Adding SRST signal on $procdff$3252 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$1072_Y, Q = \reg_B_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3910 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_B_8, Q = \reg_B_8).
Adding SRST signal on $procdff$3253 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$1067_Y, Q = \valid_A_B, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3912 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_valid, Q = \valid_A_B).
Adding SRST signal on $procdff$3254 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$1302_Y, Q = \reg_A_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3914 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_A_0, Q = \reg_A_0).
Adding SRST signal on $procdff$3255 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$1297_Y, Q = \reg_B_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3916 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_B_0, Q = \reg_B_0).
Adding SRST signal on $procdff$3256 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$1292_Y, Q = \reg_C_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3918 ($sdff) from module elementwise_sub_core_18_18_9 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4388$149_Y, Q = \reg_C_0).
Adding SRST signal on $procdff$3257 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$1287_Y, Q = \reg_A_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3920 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_A_1, Q = \reg_A_1).
Adding SRST signal on $procdff$3258 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$1282_Y, Q = \reg_B_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3922 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_B_1, Q = \reg_B_1).
Adding SRST signal on $procdff$3259 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$1277_Y, Q = \reg_C_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3924 ($sdff) from module elementwise_sub_core_18_18_9 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4391$150_Y, Q = \reg_C_1).
Adding SRST signal on $procdff$3260 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$1272_Y, Q = \reg_A_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3926 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_A_2, Q = \reg_A_2).
Adding SRST signal on $procdff$3261 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$1267_Y, Q = \reg_B_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3928 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_B_2, Q = \reg_B_2).
Adding SRST signal on $procdff$3262 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$1262_Y, Q = \reg_C_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3930 ($sdff) from module elementwise_sub_core_18_18_9 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4394$151_Y, Q = \reg_C_2).
Adding SRST signal on $procdff$3263 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$1257_Y, Q = \reg_A_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3932 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_A_3, Q = \reg_A_3).
Adding SRST signal on $procdff$3264 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$1252_Y, Q = \reg_B_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3934 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_B_3, Q = \reg_B_3).
Adding SRST signal on $procdff$3265 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$1247_Y, Q = \reg_C_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3936 ($sdff) from module elementwise_sub_core_18_18_9 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4397$152_Y, Q = \reg_C_3).
Adding SRST signal on $procdff$3266 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$1242_Y, Q = \reg_A_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3938 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_A_4, Q = \reg_A_4).
Adding SRST signal on $procdff$3267 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$1237_Y, Q = \reg_B_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3940 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_B_4, Q = \reg_B_4).
Adding SRST signal on $procdff$3268 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$1232_Y, Q = \reg_C_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3942 ($sdff) from module elementwise_sub_core_18_18_9 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4400$153_Y, Q = \reg_C_4).
Adding SRST signal on $procdff$3269 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$1227_Y, Q = \reg_A_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3944 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_A_5, Q = \reg_A_5).
Adding SRST signal on $procdff$3270 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$1222_Y, Q = \reg_B_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3946 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_B_5, Q = \reg_B_5).
Adding SRST signal on $procdff$3271 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$1217_Y, Q = \reg_C_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3948 ($sdff) from module elementwise_sub_core_18_18_9 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4403$154_Y, Q = \reg_C_5).
Adding SRST signal on $procdff$3272 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$1212_Y, Q = \reg_A_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3950 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_A_6, Q = \reg_A_6).
Adding SRST signal on $procdff$3273 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$1207_Y, Q = \reg_B_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3952 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_B_6, Q = \reg_B_6).
Adding SRST signal on $procdff$3274 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$1202_Y, Q = \reg_C_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3954 ($sdff) from module elementwise_sub_core_18_18_9 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4406$155_Y, Q = \reg_C_6).
Adding SRST signal on $procdff$3275 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$1197_Y, Q = \reg_A_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3956 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_A_7, Q = \reg_A_7).
Adding SRST signal on $procdff$3276 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$1192_Y, Q = \reg_B_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3958 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_B_7, Q = \reg_B_7).
Adding SRST signal on $procdff$3277 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$1187_Y, Q = \reg_C_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3960 ($sdff) from module elementwise_sub_core_18_18_9 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4409$156_Y, Q = \reg_C_7).
Adding SRST signal on $procdff$3278 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$1182_Y, Q = \reg_A_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3962 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_A_8, Q = \reg_A_8).
Adding SRST signal on $procdff$3279 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$1177_Y, Q = \reg_B_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3964 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_B_8, Q = \reg_B_8).
Adding SRST signal on $procdff$3280 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$1172_Y, Q = \reg_C_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3966 ($sdff) from module elementwise_sub_core_18_18_9 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4412$157_Y, Q = \reg_C_8).
Adding SRST signal on $procdff$3281 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$1167_Y, Q = \valid_A_B, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3968 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_valid, Q = \valid_A_B).
Adding SRST signal on $procdff$3282 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$1162_Y, Q = \valid_C, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3970 ($sdff) from module elementwise_sub_core_18_18_9 (D = \valid_A_B, Q = \valid_C).
Adding SRST signal on $procdff$3283 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$1447_Y, Q = \reg_A_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3972 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_A_0, Q = \reg_A_0).
Adding SRST signal on $procdff$3284 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$1442_Y, Q = \reg_B_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3974 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_B_0, Q = \reg_B_0).
Adding SRST signal on $procdff$3285 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$1437_Y, Q = \reg_C_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3976 ($sdff) from module elementwise_add_core_18_18_9 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4243$138_Y, Q = \reg_C_0).
Adding SRST signal on $procdff$3286 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$1432_Y, Q = \reg_A_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3978 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_A_1, Q = \reg_A_1).
Adding SRST signal on $procdff$3287 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$1427_Y, Q = \reg_B_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3980 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_B_1, Q = \reg_B_1).
Adding SRST signal on $procdff$3288 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$1422_Y, Q = \reg_C_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3982 ($sdff) from module elementwise_add_core_18_18_9 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4246$139_Y, Q = \reg_C_1).
Adding SRST signal on $procdff$3289 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$1417_Y, Q = \reg_A_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3984 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_A_2, Q = \reg_A_2).
Adding SRST signal on $procdff$3290 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$1412_Y, Q = \reg_B_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3986 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_B_2, Q = \reg_B_2).
Adding SRST signal on $procdff$3291 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$1407_Y, Q = \reg_C_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3988 ($sdff) from module elementwise_add_core_18_18_9 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4249$140_Y, Q = \reg_C_2).
Adding SRST signal on $procdff$3292 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$1402_Y, Q = \reg_A_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3990 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_A_3, Q = \reg_A_3).
Adding SRST signal on $procdff$3293 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$1397_Y, Q = \reg_B_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3992 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_B_3, Q = \reg_B_3).
Adding SRST signal on $procdff$3294 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$1392_Y, Q = \reg_C_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3994 ($sdff) from module elementwise_add_core_18_18_9 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4252$141_Y, Q = \reg_C_3).
Adding SRST signal on $procdff$3295 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$1387_Y, Q = \reg_A_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3996 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_A_4, Q = \reg_A_4).
Adding SRST signal on $procdff$3296 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$1382_Y, Q = \reg_B_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3998 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_B_4, Q = \reg_B_4).
Adding SRST signal on $procdff$3297 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$1377_Y, Q = \reg_C_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4000 ($sdff) from module elementwise_add_core_18_18_9 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4255$142_Y, Q = \reg_C_4).
Adding SRST signal on $procdff$3298 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$1372_Y, Q = \reg_A_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4002 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_A_5, Q = \reg_A_5).
Adding SRST signal on $procdff$3299 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$1367_Y, Q = \reg_B_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4004 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_B_5, Q = \reg_B_5).
Adding SRST signal on $procdff$3300 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$1362_Y, Q = \reg_C_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4006 ($sdff) from module elementwise_add_core_18_18_9 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4258$143_Y, Q = \reg_C_5).
Adding SRST signal on $procdff$3301 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$1357_Y, Q = \reg_A_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4008 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_A_6, Q = \reg_A_6).
Adding SRST signal on $procdff$3302 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$1352_Y, Q = \reg_B_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4010 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_B_6, Q = \reg_B_6).
Adding SRST signal on $procdff$3303 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$1347_Y, Q = \reg_C_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4012 ($sdff) from module elementwise_add_core_18_18_9 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4261$144_Y, Q = \reg_C_6).
Adding SRST signal on $procdff$3304 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$1342_Y, Q = \reg_A_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4014 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_A_7, Q = \reg_A_7).
Adding SRST signal on $procdff$3305 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$1337_Y, Q = \reg_B_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4016 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_B_7, Q = \reg_B_7).
Adding SRST signal on $procdff$3306 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$1332_Y, Q = \reg_C_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4018 ($sdff) from module elementwise_add_core_18_18_9 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4264$145_Y, Q = \reg_C_7).
Adding SRST signal on $procdff$3307 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$1327_Y, Q = \reg_A_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4020 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_A_8, Q = \reg_A_8).
Adding SRST signal on $procdff$3308 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$1322_Y, Q = \reg_B_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4022 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_B_8, Q = \reg_B_8).
Adding SRST signal on $procdff$3309 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$1317_Y, Q = \reg_C_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4024 ($sdff) from module elementwise_add_core_18_18_9 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4267$146_Y, Q = \reg_C_8).
Adding SRST signal on $procdff$3310 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$1312_Y, Q = \valid_A_B, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$4026 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_valid, Q = \valid_A_B).
Adding SRST signal on $procdff$3311 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$1307_Y, Q = \valid_C, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$4028 ($sdff) from module elementwise_add_core_18_18_9 (D = \valid_A_B, Q = \valid_C).
Adding SRST signal on $procdff$3312 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$2377_Y, Q = \reg_o_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$4030 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3854$112_Y, Q = \reg_o_valid).
Adding SRST signal on $procdff$3313 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$2372_Y, Q = \reg_i_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$4032 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_valid, Q = \reg_i_valid).
Adding SRST signal on $procdff$3314 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$2367_Y, Q = \reg_X_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4034 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_X_0, Q = \reg_X_0).
Adding SRST signal on $procdff$3315 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$2362_Y, Q = \reg_X_2_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4036 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \reg_X_0, Q = \reg_X_2_0).
Adding SRST signal on $procdff$3316 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$2357_Y, Q = \reg_X_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4038 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_X_1, Q = \reg_X_1).
Adding SRST signal on $procdff$3317 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$2352_Y, Q = \reg_X_2_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4040 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \reg_X_1, Q = \reg_X_2_1).
Adding SRST signal on $procdff$3318 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$2347_Y, Q = \reg_X_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4042 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_X_2, Q = \reg_X_2).
Adding SRST signal on $procdff$3319 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$2342_Y, Q = \reg_X_2_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4044 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \reg_X_2, Q = \reg_X_2_2).
Adding SRST signal on $procdff$3320 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$2337_Y, Q = \reg_X_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4046 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_X_3, Q = \reg_X_3).
Adding SRST signal on $procdff$3321 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$2332_Y, Q = \reg_X_2_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4048 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \reg_X_3, Q = \reg_X_2_3).
Adding SRST signal on $procdff$3322 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$2327_Y, Q = \reg_X_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4050 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_X_4, Q = \reg_X_4).
Adding SRST signal on $procdff$3323 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$2322_Y, Q = \reg_X_2_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4052 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \reg_X_4, Q = \reg_X_2_4).
Adding SRST signal on $procdff$3324 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$2317_Y, Q = \reg_X_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4054 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_X_5, Q = \reg_X_5).
Adding SRST signal on $procdff$3325 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$2312_Y, Q = \reg_X_2_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4056 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \reg_X_5, Q = \reg_X_2_5).
Adding SRST signal on $procdff$3326 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$2307_Y, Q = \reg_X_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4058 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_X_6, Q = \reg_X_6).
Adding SRST signal on $procdff$3327 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$2302_Y, Q = \reg_X_2_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4060 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \reg_X_6, Q = \reg_X_2_6).
Adding SRST signal on $procdff$3328 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$2297_Y, Q = \reg_X_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4062 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_X_7, Q = \reg_X_7).
Adding SRST signal on $procdff$3329 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$2292_Y, Q = \reg_X_2_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4064 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \reg_X_7, Q = \reg_X_2_7).
Adding SRST signal on $procdff$3330 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$2287_Y, Q = \reg_X_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4066 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_X_8, Q = \reg_X_8).
Adding SRST signal on $procdff$3331 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$2282_Y, Q = \reg_X_2_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4068 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \reg_X_8, Q = \reg_X_2_8).
Adding SRST signal on $procdff$3332 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$2277_Y, Q = \reg_X_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4070 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_X_9, Q = \reg_X_9).
Adding SRST signal on $procdff$3333 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$2272_Y, Q = \reg_X_2_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4072 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \reg_X_9, Q = \reg_X_2_9).
Adding SRST signal on $procdff$3334 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$2267_Y, Q = \reg_X_10, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4074 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_X_10, Q = \reg_X_10).
Adding SRST signal on $procdff$3335 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$2262_Y, Q = \reg_X_2_10, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4076 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \reg_X_10, Q = \reg_X_2_10).
Adding SRST signal on $procdff$3336 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$2257_Y, Q = \reg_X_11, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4078 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_X_11, Q = \reg_X_11).
Adding SRST signal on $procdff$3337 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$2252_Y, Q = \reg_X_2_11, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4080 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \reg_X_11, Q = \reg_X_2_11).
Adding SRST signal on $procdff$3338 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$2247_Y, Q = \reg_X_12, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4082 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_X_12, Q = \reg_X_12).
Adding SRST signal on $procdff$3339 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$2242_Y, Q = \reg_X_2_12, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4084 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \reg_X_12, Q = \reg_X_2_12).
Adding SRST signal on $procdff$3340 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$2237_Y, Q = \reg_X_13, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4086 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_X_13, Q = \reg_X_13).
Adding SRST signal on $procdff$3341 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$2232_Y, Q = \reg_X_2_13, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4088 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \reg_X_13, Q = \reg_X_2_13).
Adding SRST signal on $procdff$3342 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$2227_Y, Q = \reg_X_14, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4090 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_X_14, Q = \reg_X_14).
Adding SRST signal on $procdff$3343 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$2222_Y, Q = \reg_X_2_14, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4092 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \reg_X_14, Q = \reg_X_2_14).
Adding SRST signal on $procdff$3344 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$2217_Y, Q = \reg_X_15, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4094 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_X_15, Q = \reg_X_15).
Adding SRST signal on $procdff$3345 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$2212_Y, Q = \reg_X_2_15, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4096 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \reg_X_15, Q = \reg_X_2_15).
Adding SRST signal on $procdff$3346 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$2207_Y, Q = \reg_W_real_0_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4098 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_real_0_0, Q = \reg_W_real_0_0).
Adding SRST signal on $procdff$3347 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$2202_Y, Q = \reg_W_imag_0_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4100 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_imag_0_0, Q = \reg_W_imag_0_0).
Adding SRST signal on $procdff$3348 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$2197_Y, Q = \reg_W_real_0_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4102 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_real_0_1, Q = \reg_W_real_0_1).
Adding SRST signal on $procdff$3349 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$2192_Y, Q = \reg_W_imag_0_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4104 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_imag_0_1, Q = \reg_W_imag_0_1).
Adding SRST signal on $procdff$3350 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$2187_Y, Q = \reg_W_real_0_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4106 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_real_0_2, Q = \reg_W_real_0_2).
Adding SRST signal on $procdff$3351 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$2182_Y, Q = \reg_W_imag_0_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4108 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_imag_0_2, Q = \reg_W_imag_0_2).
Adding SRST signal on $procdff$3352 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$2177_Y, Q = \reg_W_real_0_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4110 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_real_0_3, Q = \reg_W_real_0_3).
Adding SRST signal on $procdff$3353 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$2172_Y, Q = \reg_W_imag_0_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4112 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_imag_0_3, Q = \reg_W_imag_0_3).
Adding SRST signal on $procdff$3354 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$2167_Y, Q = \reg_W_real_0_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4114 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_real_0_4, Q = \reg_W_real_0_4).
Adding SRST signal on $procdff$3355 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$2162_Y, Q = \reg_W_imag_0_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4116 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_imag_0_4, Q = \reg_W_imag_0_4).
Adding SRST signal on $procdff$3356 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$2157_Y, Q = \reg_W_real_0_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4118 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_real_0_5, Q = \reg_W_real_0_5).
Adding SRST signal on $procdff$3357 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$2152_Y, Q = \reg_W_imag_0_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4120 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_imag_0_5, Q = \reg_W_imag_0_5).
Adding SRST signal on $procdff$3358 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$2147_Y, Q = \reg_W_real_0_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4122 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_real_0_6, Q = \reg_W_real_0_6).
Adding SRST signal on $procdff$3359 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$2142_Y, Q = \reg_W_imag_0_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4124 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_imag_0_6, Q = \reg_W_imag_0_6).
Adding SRST signal on $procdff$3360 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$2137_Y, Q = \reg_W_real_0_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4126 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_real_0_7, Q = \reg_W_real_0_7).
Adding SRST signal on $procdff$3361 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$2132_Y, Q = \reg_W_imag_0_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4128 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_imag_0_7, Q = \reg_W_imag_0_7).
Adding SRST signal on $procdff$3362 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$2127_Y, Q = \reg_W_real_0_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4130 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_real_0_8, Q = \reg_W_real_0_8).
Adding SRST signal on $procdff$3363 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$2122_Y, Q = \reg_W_imag_0_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4132 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_imag_0_8, Q = \reg_W_imag_0_8).
Adding SRST signal on $procdff$3364 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$2117_Y, Q = \reg_W_real_1_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4134 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_real_1_0, Q = \reg_W_real_1_0).
Adding SRST signal on $procdff$3365 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$2112_Y, Q = \reg_W_imag_1_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4136 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_imag_1_0, Q = \reg_W_imag_1_0).
Adding SRST signal on $procdff$3366 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$2107_Y, Q = \reg_W_real_1_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4138 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_real_1_1, Q = \reg_W_real_1_1).
Adding SRST signal on $procdff$3367 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$2102_Y, Q = \reg_W_imag_1_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4140 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_imag_1_1, Q = \reg_W_imag_1_1).
Adding SRST signal on $procdff$3368 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$2097_Y, Q = \reg_W_real_1_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4142 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_real_1_2, Q = \reg_W_real_1_2).
Adding SRST signal on $procdff$3369 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$2092_Y, Q = \reg_W_imag_1_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4144 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_imag_1_2, Q = \reg_W_imag_1_2).
Adding SRST signal on $procdff$3370 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$2087_Y, Q = \reg_W_real_1_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4146 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_real_1_3, Q = \reg_W_real_1_3).
Adding SRST signal on $procdff$3371 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$2082_Y, Q = \reg_W_imag_1_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4148 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_imag_1_3, Q = \reg_W_imag_1_3).
Adding SRST signal on $procdff$3372 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$2077_Y, Q = \reg_W_real_1_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4150 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_real_1_4, Q = \reg_W_real_1_4).
Adding SRST signal on $procdff$3373 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$2072_Y, Q = \reg_W_imag_1_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4152 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_imag_1_4, Q = \reg_W_imag_1_4).
Adding SRST signal on $procdff$3374 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$2067_Y, Q = \reg_W_real_1_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4154 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_real_1_5, Q = \reg_W_real_1_5).
Adding SRST signal on $procdff$3375 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$2062_Y, Q = \reg_W_imag_1_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4156 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_imag_1_5, Q = \reg_W_imag_1_5).
Adding SRST signal on $procdff$3376 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$2057_Y, Q = \reg_W_real_1_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4158 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_real_1_6, Q = \reg_W_real_1_6).
Adding SRST signal on $procdff$3377 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$2052_Y, Q = \reg_W_imag_1_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4160 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_imag_1_6, Q = \reg_W_imag_1_6).
Adding SRST signal on $procdff$3378 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$2047_Y, Q = \reg_W_real_1_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4162 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_real_1_7, Q = \reg_W_real_1_7).
Adding SRST signal on $procdff$3379 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$2042_Y, Q = \reg_W_imag_1_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4164 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_imag_1_7, Q = \reg_W_imag_1_7).
Adding SRST signal on $procdff$3380 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$2037_Y, Q = \reg_W_real_1_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4166 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_real_1_8, Q = \reg_W_real_1_8).
Adding SRST signal on $procdff$3381 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$2032_Y, Q = \reg_W_imag_1_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4168 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_imag_1_8, Q = \reg_W_imag_1_8).
Adding SRST signal on $procdff$3382 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$2027_Y, Q = \reg_W_real_2_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4170 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_real_2_0, Q = \reg_W_real_2_0).
Adding SRST signal on $procdff$3383 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$2022_Y, Q = \reg_W_imag_2_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4172 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_imag_2_0, Q = \reg_W_imag_2_0).
Adding SRST signal on $procdff$3384 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$2017_Y, Q = \reg_W_real_2_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4174 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_real_2_1, Q = \reg_W_real_2_1).
Adding SRST signal on $procdff$3385 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$2012_Y, Q = \reg_W_imag_2_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4176 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_imag_2_1, Q = \reg_W_imag_2_1).
Adding SRST signal on $procdff$3386 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$2007_Y, Q = \reg_W_real_2_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4178 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_real_2_2, Q = \reg_W_real_2_2).
Adding SRST signal on $procdff$3387 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$2002_Y, Q = \reg_W_imag_2_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4180 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_imag_2_2, Q = \reg_W_imag_2_2).
Adding SRST signal on $procdff$3388 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1997_Y, Q = \reg_W_real_2_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4182 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_real_2_3, Q = \reg_W_real_2_3).
Adding SRST signal on $procdff$3389 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1992_Y, Q = \reg_W_imag_2_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4184 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_imag_2_3, Q = \reg_W_imag_2_3).
Adding SRST signal on $procdff$3390 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1987_Y, Q = \reg_W_real_2_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4186 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_real_2_4, Q = \reg_W_real_2_4).
Adding SRST signal on $procdff$3391 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1982_Y, Q = \reg_W_imag_2_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4188 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_imag_2_4, Q = \reg_W_imag_2_4).
Adding SRST signal on $procdff$3392 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1977_Y, Q = \reg_W_real_2_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4190 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_real_2_5, Q = \reg_W_real_2_5).
Adding SRST signal on $procdff$3393 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1972_Y, Q = \reg_W_imag_2_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4192 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_imag_2_5, Q = \reg_W_imag_2_5).
Adding SRST signal on $procdff$3394 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1967_Y, Q = \reg_W_real_2_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4194 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_real_2_6, Q = \reg_W_real_2_6).
Adding SRST signal on $procdff$3395 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1962_Y, Q = \reg_W_imag_2_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4196 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_imag_2_6, Q = \reg_W_imag_2_6).
Adding SRST signal on $procdff$3396 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1957_Y, Q = \reg_W_real_2_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4198 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_real_2_7, Q = \reg_W_real_2_7).
Adding SRST signal on $procdff$3397 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1952_Y, Q = \reg_W_imag_2_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4200 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_imag_2_7, Q = \reg_W_imag_2_7).
Adding SRST signal on $procdff$3398 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1947_Y, Q = \reg_W_real_2_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4202 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_real_2_8, Q = \reg_W_real_2_8).
Adding SRST signal on $procdff$3399 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1942_Y, Q = \reg_W_imag_2_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4204 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \i_W_imag_2_8, Q = \reg_W_imag_2_8).
Adding SRST signal on $procdff$3400 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1937_Y, Q = \reg_Y_real_0_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4206 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_0_0, Q = \reg_Y_real_0_0).
Adding SRST signal on $procdff$3401 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1932_Y, Q = \reg_Y_imag_0_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4208 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_add_y_imag_0_0, Q = \reg_Y_imag_0_0).
Adding SRST signal on $procdff$3402 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1927_Y, Q = \reg_Y_real_0_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4210 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_0_1, Q = \reg_Y_real_0_1).
Adding SRST signal on $procdff$3403 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1922_Y, Q = \reg_Y_imag_0_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4212 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_add_y_imag_0_1, Q = \reg_Y_imag_0_1).
Adding SRST signal on $procdff$3404 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1917_Y, Q = \reg_Y_real_0_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4214 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_0_2, Q = \reg_Y_real_0_2).
Adding SRST signal on $procdff$3405 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1912_Y, Q = \reg_Y_imag_0_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4216 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_add_y_imag_0_2, Q = \reg_Y_imag_0_2).
Adding SRST signal on $procdff$3406 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1907_Y, Q = \reg_Y_real_0_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4218 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_0_3, Q = \reg_Y_real_0_3).
Adding SRST signal on $procdff$3407 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1902_Y, Q = \reg_Y_imag_0_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4220 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_add_y_imag_0_3, Q = \reg_Y_imag_0_3).
Adding SRST signal on $procdff$3408 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1897_Y, Q = \reg_Y_real_0_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4222 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_0_4, Q = \reg_Y_real_0_4).
Adding SRST signal on $procdff$3409 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1892_Y, Q = \reg_Y_imag_0_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4224 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_add_y_imag_0_4, Q = \reg_Y_imag_0_4).
Adding SRST signal on $procdff$3410 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1887_Y, Q = \reg_Y_real_0_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4226 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_0_5, Q = \reg_Y_real_0_5).
Adding SRST signal on $procdff$3411 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1882_Y, Q = \reg_Y_imag_0_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4228 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_add_y_imag_0_5, Q = \reg_Y_imag_0_5).
Adding SRST signal on $procdff$3412 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1877_Y, Q = \reg_Y_real_0_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4230 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_0_6, Q = \reg_Y_real_0_6).
Adding SRST signal on $procdff$3413 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1872_Y, Q = \reg_Y_imag_0_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4232 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_add_y_imag_0_6, Q = \reg_Y_imag_0_6).
Adding SRST signal on $procdff$3414 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1867_Y, Q = \reg_Y_real_0_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4234 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_0_7, Q = \reg_Y_real_0_7).
Adding SRST signal on $procdff$3415 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1862_Y, Q = \reg_Y_imag_0_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4236 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_add_y_imag_0_7, Q = \reg_Y_imag_0_7).
Adding SRST signal on $procdff$3416 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1857_Y, Q = \reg_Y_real_0_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4238 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_0_8, Q = \reg_Y_real_0_8).
Adding SRST signal on $procdff$3417 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1852_Y, Q = \reg_Y_imag_0_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4240 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_add_y_imag_0_8, Q = \reg_Y_imag_0_8).
Adding SRST signal on $procdff$3418 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1847_Y, Q = \reg_Y_real_0_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4242 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_0_7, Q = \reg_Y_real_0_9).
Adding SRST signal on $procdff$3419 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1842_Y, Q = \reg_Y_imag_0_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4244 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $neg$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3961$115_Y, Q = \reg_Y_imag_0_9).
Adding SRST signal on $procdff$3420 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1837_Y, Q = \reg_Y_real_0_10, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4246 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_0_6, Q = \reg_Y_real_0_10).
Adding SRST signal on $procdff$3421 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1832_Y, Q = \reg_Y_imag_0_10, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4248 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $neg$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3963$116_Y, Q = \reg_Y_imag_0_10).
Adding SRST signal on $procdff$3422 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1827_Y, Q = \reg_Y_real_0_11, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4250 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_0_5, Q = \reg_Y_real_0_11).
Adding SRST signal on $procdff$3423 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1822_Y, Q = \reg_Y_imag_0_11, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4252 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $neg$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3965$117_Y, Q = \reg_Y_imag_0_11).
Adding SRST signal on $procdff$3424 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1817_Y, Q = \reg_Y_real_0_12, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4254 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_0_4, Q = \reg_Y_real_0_12).
Adding SRST signal on $procdff$3425 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1812_Y, Q = \reg_Y_imag_0_12, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4256 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $neg$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3967$118_Y, Q = \reg_Y_imag_0_12).
Adding SRST signal on $procdff$3426 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1807_Y, Q = \reg_Y_real_0_13, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4258 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_0_3, Q = \reg_Y_real_0_13).
Adding SRST signal on $procdff$3427 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1802_Y, Q = \reg_Y_imag_0_13, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4260 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $neg$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3969$119_Y, Q = \reg_Y_imag_0_13).
Adding SRST signal on $procdff$3428 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1797_Y, Q = \reg_Y_real_0_14, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4262 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_0_2, Q = \reg_Y_real_0_14).
Adding SRST signal on $procdff$3429 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1792_Y, Q = \reg_Y_imag_0_14, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4264 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $neg$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3971$120_Y, Q = \reg_Y_imag_0_14).
Adding SRST signal on $procdff$3430 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1787_Y, Q = \reg_Y_real_0_15, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4266 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_0_1, Q = \reg_Y_real_0_15).
Adding SRST signal on $procdff$3431 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1782_Y, Q = \reg_Y_imag_0_15, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4268 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $neg$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3973$121_Y, Q = \reg_Y_imag_0_15).
Adding SRST signal on $procdff$3432 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1777_Y, Q = \reg_Y_real_1_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4270 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_1_0, Q = \reg_Y_real_1_0).
Adding SRST signal on $procdff$3433 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1772_Y, Q = \reg_Y_imag_1_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4272 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_add_y_imag_1_0, Q = \reg_Y_imag_1_0).
Adding SRST signal on $procdff$3434 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1767_Y, Q = \reg_Y_real_1_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4274 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_1_1, Q = \reg_Y_real_1_1).
Adding SRST signal on $procdff$3435 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1762_Y, Q = \reg_Y_imag_1_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4276 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_add_y_imag_1_1, Q = \reg_Y_imag_1_1).
Adding SRST signal on $procdff$3436 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1757_Y, Q = \reg_Y_real_1_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4278 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_1_2, Q = \reg_Y_real_1_2).
Adding SRST signal on $procdff$3437 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1752_Y, Q = \reg_Y_imag_1_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4280 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_add_y_imag_1_2, Q = \reg_Y_imag_1_2).
Adding SRST signal on $procdff$3438 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1747_Y, Q = \reg_Y_real_1_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4282 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_1_3, Q = \reg_Y_real_1_3).
Adding SRST signal on $procdff$3439 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1742_Y, Q = \reg_Y_imag_1_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4284 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_add_y_imag_1_3, Q = \reg_Y_imag_1_3).
Adding SRST signal on $procdff$3440 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1737_Y, Q = \reg_Y_real_1_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4286 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_1_4, Q = \reg_Y_real_1_4).
Adding SRST signal on $procdff$3441 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1732_Y, Q = \reg_Y_imag_1_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4288 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_add_y_imag_1_4, Q = \reg_Y_imag_1_4).
Adding SRST signal on $procdff$3442 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1727_Y, Q = \reg_Y_real_1_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4290 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_1_5, Q = \reg_Y_real_1_5).
Adding SRST signal on $procdff$3443 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1722_Y, Q = \reg_Y_imag_1_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4292 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_add_y_imag_1_5, Q = \reg_Y_imag_1_5).
Adding SRST signal on $procdff$3444 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1717_Y, Q = \reg_Y_real_1_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4294 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_1_6, Q = \reg_Y_real_1_6).
Adding SRST signal on $procdff$3445 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1712_Y, Q = \reg_Y_imag_1_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4296 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_add_y_imag_1_6, Q = \reg_Y_imag_1_6).
Adding SRST signal on $procdff$3446 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1707_Y, Q = \reg_Y_real_1_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4298 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_1_7, Q = \reg_Y_real_1_7).
Adding SRST signal on $procdff$3447 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1702_Y, Q = \reg_Y_imag_1_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4300 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_add_y_imag_1_7, Q = \reg_Y_imag_1_7).
Adding SRST signal on $procdff$3448 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1697_Y, Q = \reg_Y_real_1_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4302 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_1_8, Q = \reg_Y_real_1_8).
Adding SRST signal on $procdff$3449 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1692_Y, Q = \reg_Y_imag_1_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4304 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_add_y_imag_1_8, Q = \reg_Y_imag_1_8).
Adding SRST signal on $procdff$3450 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1687_Y, Q = \reg_Y_real_1_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4306 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_1_7, Q = \reg_Y_real_1_9).
Adding SRST signal on $procdff$3451 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1682_Y, Q = \reg_Y_imag_1_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4308 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $neg$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3993$122_Y, Q = \reg_Y_imag_1_9).
Adding SRST signal on $procdff$3452 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1677_Y, Q = \reg_Y_real_1_10, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4310 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_1_6, Q = \reg_Y_real_1_10).
Adding SRST signal on $procdff$3453 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1672_Y, Q = \reg_Y_imag_1_10, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4312 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $neg$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3995$123_Y, Q = \reg_Y_imag_1_10).
Adding SRST signal on $procdff$3454 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1667_Y, Q = \reg_Y_real_1_11, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4314 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_1_5, Q = \reg_Y_real_1_11).
Adding SRST signal on $procdff$3455 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1662_Y, Q = \reg_Y_imag_1_11, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4316 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $neg$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3997$124_Y, Q = \reg_Y_imag_1_11).
Adding SRST signal on $procdff$3456 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1657_Y, Q = \reg_Y_real_1_12, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4318 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_1_4, Q = \reg_Y_real_1_12).
Adding SRST signal on $procdff$3457 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1652_Y, Q = \reg_Y_imag_1_12, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4320 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $neg$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3999$125_Y, Q = \reg_Y_imag_1_12).
Adding SRST signal on $procdff$3458 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1647_Y, Q = \reg_Y_real_1_13, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4322 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_1_3, Q = \reg_Y_real_1_13).
Adding SRST signal on $procdff$3459 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1642_Y, Q = \reg_Y_imag_1_13, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4324 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $neg$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4001$126_Y, Q = \reg_Y_imag_1_13).
Adding SRST signal on $procdff$3460 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1637_Y, Q = \reg_Y_real_1_14, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4326 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_1_2, Q = \reg_Y_real_1_14).
Adding SRST signal on $procdff$3461 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1632_Y, Q = \reg_Y_imag_1_14, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4328 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $neg$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4003$127_Y, Q = \reg_Y_imag_1_14).
Adding SRST signal on $procdff$3462 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1627_Y, Q = \reg_Y_real_1_15, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4330 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_1_1, Q = \reg_Y_real_1_15).
Adding SRST signal on $procdff$3463 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1622_Y, Q = \reg_Y_imag_1_15, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4332 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $neg$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4005$128_Y, Q = \reg_Y_imag_1_15).
Adding SRST signal on $procdff$3464 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1617_Y, Q = \reg_Y_real_2_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4334 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_2_0, Q = \reg_Y_real_2_0).
Adding SRST signal on $procdff$3465 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1612_Y, Q = \reg_Y_imag_2_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4336 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_add_y_imag_2_0, Q = \reg_Y_imag_2_0).
Adding SRST signal on $procdff$3466 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1607_Y, Q = \reg_Y_real_2_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4338 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_2_1, Q = \reg_Y_real_2_1).
Adding SRST signal on $procdff$3467 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1602_Y, Q = \reg_Y_imag_2_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4340 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_add_y_imag_2_1, Q = \reg_Y_imag_2_1).
Adding SRST signal on $procdff$3468 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1597_Y, Q = \reg_Y_real_2_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4342 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_2_2, Q = \reg_Y_real_2_2).
Adding SRST signal on $procdff$3469 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1592_Y, Q = \reg_Y_imag_2_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4344 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_add_y_imag_2_2, Q = \reg_Y_imag_2_2).
Adding SRST signal on $procdff$3470 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1587_Y, Q = \reg_Y_real_2_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4346 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_2_3, Q = \reg_Y_real_2_3).
Adding SRST signal on $procdff$3471 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1582_Y, Q = \reg_Y_imag_2_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4348 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_add_y_imag_2_3, Q = \reg_Y_imag_2_3).
Adding SRST signal on $procdff$3472 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1577_Y, Q = \reg_Y_real_2_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4350 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_2_4, Q = \reg_Y_real_2_4).
Adding SRST signal on $procdff$3473 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1572_Y, Q = \reg_Y_imag_2_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4352 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_add_y_imag_2_4, Q = \reg_Y_imag_2_4).
Adding SRST signal on $procdff$3474 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1567_Y, Q = \reg_Y_real_2_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4354 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_2_5, Q = \reg_Y_real_2_5).
Adding SRST signal on $procdff$3475 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1562_Y, Q = \reg_Y_imag_2_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4356 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_add_y_imag_2_5, Q = \reg_Y_imag_2_5).
Adding SRST signal on $procdff$3476 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1557_Y, Q = \reg_Y_real_2_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4358 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_2_6, Q = \reg_Y_real_2_6).
Adding SRST signal on $procdff$3477 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1552_Y, Q = \reg_Y_imag_2_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4360 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_add_y_imag_2_6, Q = \reg_Y_imag_2_6).
Adding SRST signal on $procdff$3478 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1547_Y, Q = \reg_Y_real_2_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4362 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_2_7, Q = \reg_Y_real_2_7).
Adding SRST signal on $procdff$3479 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1542_Y, Q = \reg_Y_imag_2_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4364 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_add_y_imag_2_7, Q = \reg_Y_imag_2_7).
Adding SRST signal on $procdff$3480 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1537_Y, Q = \reg_Y_real_2_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4366 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_2_8, Q = \reg_Y_real_2_8).
Adding SRST signal on $procdff$3481 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1532_Y, Q = \reg_Y_imag_2_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4368 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_add_y_imag_2_8, Q = \reg_Y_imag_2_8).
Adding SRST signal on $procdff$3482 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1527_Y, Q = \reg_Y_real_2_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4370 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_2_7, Q = \reg_Y_real_2_9).
Adding SRST signal on $procdff$3483 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1522_Y, Q = \reg_Y_imag_2_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4372 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $neg$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4025$129_Y, Q = \reg_Y_imag_2_9).
Adding SRST signal on $procdff$3484 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1517_Y, Q = \reg_Y_real_2_10, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4374 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_2_6, Q = \reg_Y_real_2_10).
Adding SRST signal on $procdff$3485 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1512_Y, Q = \reg_Y_imag_2_10, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4376 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $neg$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4027$130_Y, Q = \reg_Y_imag_2_10).
Adding SRST signal on $procdff$3486 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1507_Y, Q = \reg_Y_real_2_11, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4378 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_2_5, Q = \reg_Y_real_2_11).
Adding SRST signal on $procdff$3487 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1502_Y, Q = \reg_Y_imag_2_11, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4380 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $neg$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4029$131_Y, Q = \reg_Y_imag_2_11).
Adding SRST signal on $procdff$3488 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1497_Y, Q = \reg_Y_real_2_12, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4382 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_2_4, Q = \reg_Y_real_2_12).
Adding SRST signal on $procdff$3489 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1492_Y, Q = \reg_Y_imag_2_12, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4384 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $neg$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4031$132_Y, Q = \reg_Y_imag_2_12).
Adding SRST signal on $procdff$3490 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1487_Y, Q = \reg_Y_real_2_13, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4386 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_2_3, Q = \reg_Y_real_2_13).
Adding SRST signal on $procdff$3491 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1482_Y, Q = \reg_Y_imag_2_13, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4388 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $neg$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4033$133_Y, Q = \reg_Y_imag_2_13).
Adding SRST signal on $procdff$3492 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1477_Y, Q = \reg_Y_real_2_14, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4390 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_2_2, Q = \reg_Y_real_2_14).
Adding SRST signal on $procdff$3493 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1472_Y, Q = \reg_Y_imag_2_14, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4392 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $neg$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4035$134_Y, Q = \reg_Y_imag_2_14).
Adding SRST signal on $procdff$3494 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1467_Y, Q = \reg_Y_real_2_15, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4394 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_sub_y_real_2_1, Q = \reg_Y_real_2_15).
Adding SRST signal on $procdff$3495 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1462_Y, Q = \reg_Y_imag_2_15, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4396 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $neg$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:4037$135_Y, Q = \reg_Y_imag_2_15).
Adding SRST signal on $procdff$3496 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1457_Y, Q = \fft_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$4398 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = \o_fft_next, Q = \fft_valid).
Adding SRST signal on $procdff$3497 ($dff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $procmux$1452_Y, Q = \reg_o_ready, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$4400 ($sdff) from module c_matrix_vec_mult_core_18_10_16_3_1 (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v:3855$114_Y, Q = \reg_o_ready).
Adding SRST signal on $procdff$3530 ($dff) from module sum_complex_vector_unit_18_18_16_42 (D = $procmux$2392_Y, Q = \reg_i_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$4402 ($sdff) from module sum_complex_vector_unit_18_18_16_42 (D = \i_valid, Q = \reg_i_valid).
Adding SRST signal on $procdff$3531 ($dff) from module sum_complex_vector_unit_18_18_16_42 (D = $procmux$2387_Y, Q = \counter, rval = 14'00000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4404 ($sdff) from module sum_complex_vector_unit_18_18_16_42 (D = $procmux$2383_Y, Q = \counter).
Adding SRST signal on $procdff$3498 ($dff) from module sum_complex_vector_unit_18_18_16_42 (D = $procmux$2712_Y, Q = \sum_real_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4408 ($sdff) from module sum_complex_vector_unit_18_18_16_42 (D = $procmux$2708_Y, Q = \sum_real_0).
Adding SRST signal on $procdff$3499 ($dff) from module sum_complex_vector_unit_18_18_16_42 (D = $procmux$2702_Y, Q = \sum_imag_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4412 ($sdff) from module sum_complex_vector_unit_18_18_16_42 (D = $procmux$2698_Y, Q = \sum_imag_0).
Adding SRST signal on $procdff$3500 ($dff) from module sum_complex_vector_unit_18_18_16_42 (D = $procmux$2692_Y, Q = \sum_real_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4416 ($sdff) from module sum_complex_vector_unit_18_18_16_42 (D = $procmux$2688_Y, Q = \sum_real_1).
Adding SRST signal on $procdff$3501 ($dff) from module sum_complex_vector_unit_18_18_16_42 (D = $procmux$2682_Y, Q = \sum_imag_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4420 ($sdff) from module sum_complex_vector_unit_18_18_16_42 (D = $procmux$2678_Y, Q = \sum_imag_1).
Adding SRST signal on $procdff$3502 ($dff) from module sum_complex_vector_unit_18_18_16_42 (D = $procmux$2672_Y, Q = \sum_real_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4424 ($sdff) from module sum_complex_vector_unit_18_18_16_42 (D = $procmux$2668_Y, Q = \sum_real_2).
Adding SRST signal on $procdff$3503 ($dff) from module sum_complex_vector_unit_18_18_16_42 (D = $procmux$2662_Y, Q = \sum_imag_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4428 ($sdff) from module sum_complex_vector_unit_18_18_16_42 (D = $procmux$2658_Y, Q = \sum_imag_2).
Adding SRST signal on $procdff$3504 ($dff) from module sum_complex_vector_unit_18_18_16_42 (D = $procmux$2652_Y, Q = \sum_real_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4432 ($sdff) from module sum_complex_vector_unit_18_18_16_42 (D = $procmux$2648_Y, Q = \sum_real_3).
Adding SRST signal on $procdff$3505 ($dff) from module sum_complex_vector_unit_18_18_16_42 (D = $procmux$2642_Y, Q = \sum_imag_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4436 ($sdff) from module sum_complex_vector_unit_18_18_16_42 (D = $procmux$2638_Y, Q = \sum_imag_3).
Adding SRST signal on $procdff$3506 ($dff) from module sum_complex_vector_unit_18_18_16_42 (D = $procmux$2632_Y, Q = \sum_real_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4440 ($sdff) from module sum_complex_vector_unit_18_18_16_42 (D = $procmux$2628_Y, Q = \sum_real_4).
Adding SRST signal on $procdff$3507 ($dff) from module sum_complex_vector_unit_18_18_16_42 (D = $procmux$2622_Y, Q = \sum_imag_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4444 ($sdff) from module sum_complex_vector_unit_18_18_16_42 (D = $procmux$2618_Y, Q = \sum_imag_4).
Adding SRST signal on $procdff$3508 ($dff) from module sum_complex_vector_unit_18_18_16_42 (D = $procmux$2612_Y, Q = \sum_real_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4448 ($sdff) from module sum_complex_vector_unit_18_18_16_42 (D = $procmux$2608_Y, Q = \sum_real_5).
Adding SRST signal on $procdff$3509 ($dff) from module sum_complex_vector_unit_18_18_16_42 (D = $procmux$2602_Y, Q = \sum_imag_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4452 ($sdff) from module sum_complex_vector_unit_18_18_16_42 (D = $procmux$2598_Y, Q = \sum_imag_5).
Adding SRST signal on $procdff$3510 ($dff) from module sum_complex_vector_unit_18_18_16_42 (D = $procmux$2592_Y, Q = \sum_real_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4456 ($sdff) from module sum_complex_vector_unit_18_18_16_42 (D = $procmux$2588_Y, Q = \sum_real_6).
Adding SRST signal on $procdff$3511 ($dff) from module sum_complex_vector_unit_18_18_16_42 (D = $procmux$2582_Y, Q = \sum_imag_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4460 ($sdff) from module sum_complex_vector_unit_18_18_16_42 (D = $procmux$2578_Y, Q = \sum_imag_6).
Adding SRST signal on $procdff$3512 ($dff) from module sum_complex_vector_unit_18_18_16_42 (D = $procmux$2572_Y, Q = \sum_real_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4464 ($sdff) from module sum_complex_vector_unit_18_18_16_42 (D = $procmux$2568_Y, Q = \sum_real_7).
Adding SRST signal on $procdff$3513 ($dff) from module sum_complex_vector_unit_18_18_16_42 (D = $procmux$2562_Y, Q = \sum_imag_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4468 ($sdff) from module sum_complex_vector_unit_18_18_16_42 (D = $procmux$2558_Y, Q = \sum_imag_7).
Adding SRST signal on $procdff$3514 ($dff) from module sum_complex_vector_unit_18_18_16_42 (D = $procmux$2552_Y, Q = \sum_real_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4472 ($sdff) from module sum_complex_vector_unit_18_18_16_42 (D = $procmux$2548_Y, Q = \sum_real_8).
Adding SRST signal on $procdff$3515 ($dff) from module sum_complex_vector_unit_18_18_16_42 (D = $procmux$2542_Y, Q = \sum_imag_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4476 ($sdff) from module sum_complex_vector_unit_18_18_16_42 (D = $procmux$2538_Y, Q = \sum_imag_8).
Adding SRST signal on $procdff$3516 ($dff) from module sum_complex_vector_unit_18_18_16_42 (D = $procmux$2532_Y, Q = \sum_real_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4480 ($sdff) from module sum_complex_vector_unit_18_18_16_42 (D = $procmux$2528_Y, Q = \sum_real_9).
Adding SRST signal on $procdff$3517 ($dff) from module sum_complex_vector_unit_18_18_16_42 (D = $procmux$2522_Y, Q = \sum_imag_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4484 ($sdff) from module sum_complex_vector_unit_18_18_16_42 (D = $procmux$2518_Y, Q = \sum_imag_9).
Adding SRST signal on $procdff$3518 ($dff) from module sum_complex_vector_unit_18_18_16_42 (D = $procmux$2512_Y, Q = \sum_real_10, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4488 ($sdff) from module sum_complex_vector_unit_18_18_16_42 (D = $procmux$2508_Y, Q = \sum_real_10).
Adding SRST signal on $procdff$3519 ($dff) from module sum_complex_vector_unit_18_18_16_42 (D = $procmux$2502_Y, Q = \sum_imag_10, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4492 ($sdff) from module sum_complex_vector_unit_18_18_16_42 (D = $procmux$2498_Y, Q = \sum_imag_10).
Adding SRST signal on $procdff$3520 ($dff) from module sum_complex_vector_unit_18_18_16_42 (D = $procmux$2492_Y, Q = \sum_real_11, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4496 ($sdff) from module sum_complex_vector_unit_18_18_16_42 (D = $procmux$2488_Y, Q = \sum_real_11).
Adding SRST signal on $procdff$3521 ($dff) from module sum_complex_vector_unit_18_18_16_42 (D = $procmux$2482_Y, Q = \sum_imag_11, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4500 ($sdff) from module sum_complex_vector_unit_18_18_16_42 (D = $procmux$2478_Y, Q = \sum_imag_11).
Adding SRST signal on $procdff$3522 ($dff) from module sum_complex_vector_unit_18_18_16_42 (D = $procmux$2472_Y, Q = \sum_real_12, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4504 ($sdff) from module sum_complex_vector_unit_18_18_16_42 (D = $procmux$2468_Y, Q = \sum_real_12).
Adding SRST signal on $procdff$3523 ($dff) from module sum_complex_vector_unit_18_18_16_42 (D = $procmux$2462_Y, Q = \sum_imag_12, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4508 ($sdff) from module sum_complex_vector_unit_18_18_16_42 (D = $procmux$2458_Y, Q = \sum_imag_12).
Adding SRST signal on $procdff$3524 ($dff) from module sum_complex_vector_unit_18_18_16_42 (D = $procmux$2452_Y, Q = \sum_real_13, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4512 ($sdff) from module sum_complex_vector_unit_18_18_16_42 (D = $procmux$2448_Y, Q = \sum_real_13).
Adding SRST signal on $procdff$3525 ($dff) from module sum_complex_vector_unit_18_18_16_42 (D = $procmux$2442_Y, Q = \sum_imag_13, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4516 ($sdff) from module sum_complex_vector_unit_18_18_16_42 (D = $procmux$2438_Y, Q = \sum_imag_13).
Adding SRST signal on $procdff$3526 ($dff) from module sum_complex_vector_unit_18_18_16_42 (D = $procmux$2432_Y, Q = \sum_real_14, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4520 ($sdff) from module sum_complex_vector_unit_18_18_16_42 (D = $procmux$2428_Y, Q = \sum_real_14).
Adding SRST signal on $procdff$3527 ($dff) from module sum_complex_vector_unit_18_18_16_42 (D = $procmux$2422_Y, Q = \sum_imag_14, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4524 ($sdff) from module sum_complex_vector_unit_18_18_16_42 (D = $procmux$2418_Y, Q = \sum_imag_14).
Adding SRST signal on $procdff$3528 ($dff) from module sum_complex_vector_unit_18_18_16_42 (D = $procmux$2412_Y, Q = \sum_real_15, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4528 ($sdff) from module sum_complex_vector_unit_18_18_16_42 (D = $procmux$2408_Y, Q = \sum_real_15).
Adding SRST signal on $procdff$3529 ($dff) from module sum_complex_vector_unit_18_18_16_42 (D = $procmux$2402_Y, Q = \sum_imag_15, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4532 ($sdff) from module sum_complex_vector_unit_18_18_16_42 (D = $procmux$2398_Y, Q = \sum_imag_15).
Adding SRST signal on $procdff$3581 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = $procmux$2717_Y, Q = \reg_o_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$4536 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = \idft_out_valid, Q = \reg_o_valid).
Adding SRST signal on $procdff$3580 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = $procmux$2722_Y, Q = \reg_Y_2_15, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4538 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = { 4'0000 \out_Y_idft_2_15 [17:4] }, Q = \reg_Y_2_15).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4539 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4539 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$4539 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$4539 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Adding SRST signal on $procdff$3579 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = $procmux$2727_Y, Q = \reg_Y_2_14, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4541 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = { 4'0000 \out_Y_idft_2_14 [17:4] }, Q = \reg_Y_2_14).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4542 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4542 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$4542 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$4542 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Adding SRST signal on $procdff$3578 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = $procmux$2732_Y, Q = \reg_Y_2_13, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4544 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = { 4'0000 \out_Y_idft_2_13 [17:4] }, Q = \reg_Y_2_13).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4545 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4545 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$4545 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$4545 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Adding SRST signal on $procdff$3577 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = $procmux$2737_Y, Q = \reg_Y_2_12, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4547 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = { 4'0000 \out_Y_idft_2_12 [17:4] }, Q = \reg_Y_2_12).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4548 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4548 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$4548 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$4548 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Adding SRST signal on $procdff$3576 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = $procmux$2742_Y, Q = \reg_Y_2_11, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4550 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = { 4'0000 \out_Y_idft_2_11 [17:4] }, Q = \reg_Y_2_11).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4551 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4551 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$4551 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$4551 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Adding SRST signal on $procdff$3575 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = $procmux$2747_Y, Q = \reg_Y_2_10, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4553 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = { 4'0000 \out_Y_idft_2_10 [17:4] }, Q = \reg_Y_2_10).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4554 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4554 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$4554 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$4554 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Adding SRST signal on $procdff$3574 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = $procmux$2752_Y, Q = \reg_Y_2_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4556 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = { 4'0000 \out_Y_idft_2_9 [17:4] }, Q = \reg_Y_2_9).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4557 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4557 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$4557 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$4557 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Adding SRST signal on $procdff$3573 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = $procmux$2757_Y, Q = \reg_Y_2_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4559 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = { 4'0000 \out_Y_idft_2_8 [17:4] }, Q = \reg_Y_2_8).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4560 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4560 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$4560 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$4560 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Adding SRST signal on $procdff$3572 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = $procmux$2762_Y, Q = \reg_Y_2_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4562 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = { 4'0000 \out_Y_idft_2_7 [17:4] }, Q = \reg_Y_2_7).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4563 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4563 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$4563 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$4563 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Adding SRST signal on $procdff$3571 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = $procmux$2767_Y, Q = \reg_Y_2_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4565 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = { 4'0000 \out_Y_idft_2_6 [17:4] }, Q = \reg_Y_2_6).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4566 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4566 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$4566 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$4566 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Adding SRST signal on $procdff$3570 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = $procmux$2772_Y, Q = \reg_Y_2_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4568 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = { 4'0000 \out_Y_idft_2_5 [17:4] }, Q = \reg_Y_2_5).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4569 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4569 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$4569 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$4569 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Adding SRST signal on $procdff$3569 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = $procmux$2777_Y, Q = \reg_Y_2_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4571 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = { 4'0000 \out_Y_idft_2_4 [17:4] }, Q = \reg_Y_2_4).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4572 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4572 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$4572 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$4572 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Adding SRST signal on $procdff$3568 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = $procmux$2782_Y, Q = \reg_Y_2_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4574 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = { 4'0000 \out_Y_idft_2_3 [17:4] }, Q = \reg_Y_2_3).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4575 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4575 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$4575 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$4575 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Adding SRST signal on $procdff$3567 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = $procmux$2787_Y, Q = \reg_Y_2_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4577 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = { 4'0000 \out_Y_idft_2_2 [17:4] }, Q = \reg_Y_2_2).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4578 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4578 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$4578 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$4578 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Adding SRST signal on $procdff$3566 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = $procmux$2792_Y, Q = \reg_Y_2_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4580 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = { 4'0000 \out_Y_idft_2_1 [17:4] }, Q = \reg_Y_2_1).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4581 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4581 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$4581 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$4581 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Adding SRST signal on $procdff$3565 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = $procmux$2797_Y, Q = \reg_Y_2_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4583 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = { 4'0000 \out_Y_idft_2_0 [17:4] }, Q = \reg_Y_2_0).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4584 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4584 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$4584 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$4584 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Adding SRST signal on $procdff$3564 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = $procmux$2802_Y, Q = \reg_Y_1_15, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4586 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = { 4'0000 \out_Y_idft_1_15 [17:4] }, Q = \reg_Y_1_15).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4587 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4587 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$4587 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$4587 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Adding SRST signal on $procdff$3563 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = $procmux$2807_Y, Q = \reg_Y_1_14, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4589 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = { 4'0000 \out_Y_idft_1_14 [17:4] }, Q = \reg_Y_1_14).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4590 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4590 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$4590 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$4590 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Adding SRST signal on $procdff$3562 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = $procmux$2812_Y, Q = \reg_Y_1_13, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4592 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = { 4'0000 \out_Y_idft_1_13 [17:4] }, Q = \reg_Y_1_13).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4593 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4593 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$4593 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$4593 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Adding SRST signal on $procdff$3561 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = $procmux$2817_Y, Q = \reg_Y_1_12, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4595 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = { 4'0000 \out_Y_idft_1_12 [17:4] }, Q = \reg_Y_1_12).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4596 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4596 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$4596 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$4596 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Adding SRST signal on $procdff$3560 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = $procmux$2822_Y, Q = \reg_Y_1_11, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4598 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = { 4'0000 \out_Y_idft_1_11 [17:4] }, Q = \reg_Y_1_11).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4599 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4599 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$4599 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$4599 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Adding SRST signal on $procdff$3559 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = $procmux$2827_Y, Q = \reg_Y_1_10, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4601 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = { 4'0000 \out_Y_idft_1_10 [17:4] }, Q = \reg_Y_1_10).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4602 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4602 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$4602 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$4602 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Adding SRST signal on $procdff$3558 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = $procmux$2832_Y, Q = \reg_Y_1_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4604 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = { 4'0000 \out_Y_idft_1_9 [17:4] }, Q = \reg_Y_1_9).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4605 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4605 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$4605 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$4605 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Adding SRST signal on $procdff$3557 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = $procmux$2837_Y, Q = \reg_Y_1_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4607 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = { 4'0000 \out_Y_idft_1_8 [17:4] }, Q = \reg_Y_1_8).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4608 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4608 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$4608 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$4608 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Adding SRST signal on $procdff$3556 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = $procmux$2842_Y, Q = \reg_Y_1_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4610 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = { 4'0000 \out_Y_idft_1_7 [17:4] }, Q = \reg_Y_1_7).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4611 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4611 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$4611 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$4611 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Adding SRST signal on $procdff$3555 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = $procmux$2847_Y, Q = \reg_Y_1_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4613 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = { 4'0000 \out_Y_idft_1_6 [17:4] }, Q = \reg_Y_1_6).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4614 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4614 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$4614 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$4614 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Adding SRST signal on $procdff$3554 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = $procmux$2852_Y, Q = \reg_Y_1_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4616 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = { 4'0000 \out_Y_idft_1_5 [17:4] }, Q = \reg_Y_1_5).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4617 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4617 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$4617 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$4617 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Adding SRST signal on $procdff$3553 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = $procmux$2857_Y, Q = \reg_Y_1_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4619 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = { 4'0000 \out_Y_idft_1_4 [17:4] }, Q = \reg_Y_1_4).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4620 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4620 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$4620 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$4620 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Adding SRST signal on $procdff$3552 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = $procmux$2862_Y, Q = \reg_Y_1_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4622 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = { 4'0000 \out_Y_idft_1_3 [17:4] }, Q = \reg_Y_1_3).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4623 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4623 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$4623 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$4623 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Adding SRST signal on $procdff$3551 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = $procmux$2867_Y, Q = \reg_Y_1_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4625 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = { 4'0000 \out_Y_idft_1_2 [17:4] }, Q = \reg_Y_1_2).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4626 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4626 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$4626 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$4626 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Adding SRST signal on $procdff$3550 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = $procmux$2872_Y, Q = \reg_Y_1_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4628 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = { 4'0000 \out_Y_idft_1_1 [17:4] }, Q = \reg_Y_1_1).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4629 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4629 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$4629 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$4629 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Adding SRST signal on $procdff$3549 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = $procmux$2877_Y, Q = \reg_Y_1_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4631 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = { 4'0000 \out_Y_idft_1_0 [17:4] }, Q = \reg_Y_1_0).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4632 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4632 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$4632 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$4632 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Adding SRST signal on $procdff$3548 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = $procmux$2882_Y, Q = \reg_Y_0_15, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4634 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = { 4'0000 \out_Y_idft_0_15 [17:4] }, Q = \reg_Y_0_15).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4635 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4635 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$4635 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$4635 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Adding SRST signal on $procdff$3547 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = $procmux$2887_Y, Q = \reg_Y_0_14, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4637 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = { 4'0000 \out_Y_idft_0_14 [17:4] }, Q = \reg_Y_0_14).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4638 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4638 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$4638 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$4638 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Adding SRST signal on $procdff$3546 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = $procmux$2892_Y, Q = \reg_Y_0_13, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4640 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = { 4'0000 \out_Y_idft_0_13 [17:4] }, Q = \reg_Y_0_13).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4641 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4641 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$4641 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$4641 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Adding SRST signal on $procdff$3545 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = $procmux$2897_Y, Q = \reg_Y_0_12, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4643 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = { 4'0000 \out_Y_idft_0_12 [17:4] }, Q = \reg_Y_0_12).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4644 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4644 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$4644 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$4644 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Adding SRST signal on $procdff$3544 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = $procmux$2902_Y, Q = \reg_Y_0_11, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4646 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = { 4'0000 \out_Y_idft_0_11 [17:4] }, Q = \reg_Y_0_11).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4647 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4647 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$4647 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$4647 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Adding SRST signal on $procdff$3543 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = $procmux$2907_Y, Q = \reg_Y_0_10, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4649 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = { 4'0000 \out_Y_idft_0_10 [17:4] }, Q = \reg_Y_0_10).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4650 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4650 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$4650 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$4650 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Adding SRST signal on $procdff$3542 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = $procmux$2912_Y, Q = \reg_Y_0_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4652 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = { 4'0000 \out_Y_idft_0_9 [17:4] }, Q = \reg_Y_0_9).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4653 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4653 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$4653 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$4653 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Adding SRST signal on $procdff$3541 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = $procmux$2917_Y, Q = \reg_Y_0_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4655 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = { 4'0000 \out_Y_idft_0_8 [17:4] }, Q = \reg_Y_0_8).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4656 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4656 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$4656 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$4656 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Adding SRST signal on $procdff$3540 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = $procmux$2922_Y, Q = \reg_Y_0_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4658 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = { 4'0000 \out_Y_idft_0_7 [17:4] }, Q = \reg_Y_0_7).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4659 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4659 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$4659 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$4659 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Adding SRST signal on $procdff$3539 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = $procmux$2927_Y, Q = \reg_Y_0_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4661 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = { 4'0000 \out_Y_idft_0_6 [17:4] }, Q = \reg_Y_0_6).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4662 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4662 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$4662 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$4662 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Adding SRST signal on $procdff$3538 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = $procmux$2932_Y, Q = \reg_Y_0_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4664 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = { 4'0000 \out_Y_idft_0_5 [17:4] }, Q = \reg_Y_0_5).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4665 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4665 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$4665 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$4665 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Adding SRST signal on $procdff$3537 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = $procmux$2937_Y, Q = \reg_Y_0_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4667 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = { 4'0000 \out_Y_idft_0_4 [17:4] }, Q = \reg_Y_0_4).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4668 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4668 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$4668 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$4668 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Adding SRST signal on $procdff$3536 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = $procmux$2942_Y, Q = \reg_Y_0_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4670 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = { 4'0000 \out_Y_idft_0_3 [17:4] }, Q = \reg_Y_0_3).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4671 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4671 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$4671 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$4671 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Adding SRST signal on $procdff$3535 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = $procmux$2947_Y, Q = \reg_Y_0_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4673 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = { 4'0000 \out_Y_idft_0_2 [17:4] }, Q = \reg_Y_0_2).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4674 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4674 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$4674 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$4674 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Adding SRST signal on $procdff$3534 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = $procmux$2952_Y, Q = \reg_Y_0_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4676 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = { 4'0000 \out_Y_idft_0_1 [17:4] }, Q = \reg_Y_0_1).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4677 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4677 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$4677 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$4677 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Adding SRST signal on $procdff$3532 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = $procmux$2962_Y, Q = \idft_out_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$4679 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = \idft_next_out_0, Q = \idft_out_valid).
Adding SRST signal on $procdff$3533 ($dff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = $procmux$2957_Y, Q = \reg_Y_0_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4681 ($sdff) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 (D = { 4'0000 \out_Y_idft_0_0 [17:4] }, Q = \reg_Y_0_0).
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4682 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4682 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$4682 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$4682 ($sdffe) from module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \shift_register_unit_18_1..
Finding unused cells or wires in module \shift_register_group_18_16_1..
Finding unused cells or wires in module \shiftRegFIFO_5_1..
Finding unused cells or wires in module \dsp_signed_mult_18x18_unit_18_36_0..
Finding unused cells or wires in module \multfix_alt_dsp_18..
Finding unused cells or wires in module \codeBlock98050_18..
Finding unused cells or wires in module \shiftRegFIFO_2_1..
Finding unused cells or wires in module \addfxp_18_1..
Finding unused cells or wires in module \subfxp_18_1..
Finding unused cells or wires in module \codeBlock99168_18..
Finding unused cells or wires in module \idft_16_top_18..
Finding unused cells or wires in module \shift_register_unit_18_10..
Finding unused cells or wires in module \shift_register_group_18_910..
Finding unused cells or wires in module \codeBlock88206_18..
Finding unused cells or wires in module \codeBlock89324_18..
Finding unused cells or wires in module \dft_16_top_18..
Finding unused cells or wires in module \dsp_signed_mult_18x18_unit_18_18_1..
Finding unused cells or wires in module \fp_rounding_unit_1_37_10..
Finding unused cells or wires in module \elementwise_mult_core_18_1810_9_1..
Finding unused cells or wires in module \elementwise_sub_core_18_18_9..
Finding unused cells or wires in module \elementwise_add_core_18_18_9..
Finding unused cells or wires in module \c_matrix_vec_mult_core_18_10_16_3_1..
Finding unused cells or wires in module \sum_complex_vector_unit_18_18_16_42..
Finding unused cells or wires in module \multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42..
Finding unused cells or wires in module \matrix_times_two_vectors_18_10_3_672_16_1..
Removed 1020 unused cells and 2785 unused wires.
<suppressed ~1047 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module addfxp_18_1.
Optimizing module c_matrix_vec_mult_core_18_10_16_3_1.
Optimizing module codeBlock88206_18.
Optimizing module codeBlock89324_18.
Optimizing module codeBlock98050_18.
Optimizing module codeBlock99168_18.
Optimizing module dft_16_top_18.
Optimizing module dsp_signed_mult_18x18_unit_18_18_1.
Optimizing module dsp_signed_mult_18x18_unit_18_36_0.
Optimizing module elementwise_add_core_18_18_9.
Optimizing module elementwise_mult_core_18_1810_9_1.
Optimizing module elementwise_sub_core_18_18_9.
Optimizing module fp_rounding_unit_1_37_10.
Optimizing module idft_16_top_18.
Optimizing module matrix_times_two_vectors_18_10_3_672_16_1.
Optimizing module multfix_alt_dsp_18.
Optimizing module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Optimizing module shiftRegFIFO_2_1.
Optimizing module shiftRegFIFO_5_1.
Optimizing module shift_register_group_18_16_1.
Optimizing module shift_register_group_18_910.
Optimizing module shift_register_unit_18_1.
Optimizing module shift_register_unit_18_10.
Optimizing module subfxp_18_1.
Optimizing module sum_complex_vector_unit_18_18_16_42.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \addfxp_18_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \c_matrix_vec_mult_core_18_10_16_3_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \codeBlock88206_18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \codeBlock89324_18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \codeBlock98050_18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \codeBlock99168_18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \dft_16_top_18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \dsp_signed_mult_18x18_unit_18_18_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \dsp_signed_mult_18x18_unit_18_36_0..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \elementwise_add_core_18_18_9..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \elementwise_mult_core_18_1810_9_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \elementwise_sub_core_18_18_9..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \fp_rounding_unit_1_37_10..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \idft_16_top_18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \matrix_times_two_vectors_18_10_3_672_16_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \multfix_alt_dsp_18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shiftRegFIFO_2_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shiftRegFIFO_5_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shift_register_group_18_16_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shift_register_group_18_910..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shift_register_unit_18_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shift_register_unit_18_10..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \subfxp_18_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \sum_complex_vector_unit_18_18_16_42..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~34 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \addfxp_18_1.
  Optimizing cells in module \c_matrix_vec_mult_core_18_10_16_3_1.
  Optimizing cells in module \codeBlock88206_18.
  Optimizing cells in module \codeBlock89324_18.
  Optimizing cells in module \codeBlock98050_18.
  Optimizing cells in module \codeBlock99168_18.
  Optimizing cells in module \dft_16_top_18.
  Optimizing cells in module \dsp_signed_mult_18x18_unit_18_18_1.
  Optimizing cells in module \dsp_signed_mult_18x18_unit_18_36_0.
  Optimizing cells in module \elementwise_add_core_18_18_9.
  Optimizing cells in module \elementwise_mult_core_18_1810_9_1.
  Optimizing cells in module \elementwise_sub_core_18_18_9.
  Optimizing cells in module \fp_rounding_unit_1_37_10.
  Optimizing cells in module \idft_16_top_18.
  Optimizing cells in module \matrix_times_two_vectors_18_10_3_672_16_1.
  Optimizing cells in module \multfix_alt_dsp_18.
  Optimizing cells in module \multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
  Optimizing cells in module \shiftRegFIFO_2_1.
  Optimizing cells in module \shiftRegFIFO_5_1.
  Optimizing cells in module \shift_register_group_18_16_1.
  Optimizing cells in module \shift_register_group_18_910.
  Optimizing cells in module \shift_register_unit_18_1.
  Optimizing cells in module \shift_register_unit_18_10.
  Optimizing cells in module \subfxp_18_1.
  Optimizing cells in module \sum_complex_vector_unit_18_18_16_42.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\addfxp_18_1'.
Finding identical cells in module `\c_matrix_vec_mult_core_18_10_16_3_1'.
<suppressed ~63 debug messages>
Finding identical cells in module `\codeBlock88206_18'.
Finding identical cells in module `\codeBlock89324_18'.
Finding identical cells in module `\codeBlock98050_18'.
Finding identical cells in module `\codeBlock99168_18'.
Finding identical cells in module `\dft_16_top_18'.
Finding identical cells in module `\dsp_signed_mult_18x18_unit_18_18_1'.
Finding identical cells in module `\dsp_signed_mult_18x18_unit_18_36_0'.
Finding identical cells in module `\elementwise_add_core_18_18_9'.
Finding identical cells in module `\elementwise_mult_core_18_1810_9_1'.
Finding identical cells in module `\elementwise_sub_core_18_18_9'.
Finding identical cells in module `\fp_rounding_unit_1_37_10'.
Finding identical cells in module `\idft_16_top_18'.
Finding identical cells in module `\matrix_times_two_vectors_18_10_3_672_16_1'.
Finding identical cells in module `\multfix_alt_dsp_18'.
Finding identical cells in module `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42'.
Finding identical cells in module `\shiftRegFIFO_2_1'.
Finding identical cells in module `\shiftRegFIFO_5_1'.
Finding identical cells in module `\shift_register_group_18_16_1'.
Finding identical cells in module `\shift_register_group_18_910'.
Finding identical cells in module `\shift_register_unit_18_1'.
Finding identical cells in module `\shift_register_unit_18_10'.
Finding identical cells in module `\subfxp_18_1'.
Finding identical cells in module `\sum_complex_vector_unit_18_18_16_42'.
<suppressed ~96 debug messages>
Removed a total of 53 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \addfxp_18_1..
Finding unused cells or wires in module \c_matrix_vec_mult_core_18_10_16_3_1..
Finding unused cells or wires in module \codeBlock88206_18..
Finding unused cells or wires in module \codeBlock89324_18..
Finding unused cells or wires in module \codeBlock98050_18..
Finding unused cells or wires in module \codeBlock99168_18..
Finding unused cells or wires in module \dft_16_top_18..
Finding unused cells or wires in module \dsp_signed_mult_18x18_unit_18_18_1..
Finding unused cells or wires in module \dsp_signed_mult_18x18_unit_18_36_0..
Finding unused cells or wires in module \elementwise_add_core_18_18_9..
Finding unused cells or wires in module \elementwise_mult_core_18_1810_9_1..
Finding unused cells or wires in module \elementwise_sub_core_18_18_9..
Finding unused cells or wires in module \fp_rounding_unit_1_37_10..
Finding unused cells or wires in module \idft_16_top_18..
Finding unused cells or wires in module \matrix_times_two_vectors_18_10_3_672_16_1..
Finding unused cells or wires in module \multfix_alt_dsp_18..
Finding unused cells or wires in module \multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42..
Finding unused cells or wires in module \shiftRegFIFO_2_1..
Finding unused cells or wires in module \shiftRegFIFO_5_1..
Finding unused cells or wires in module \shift_register_group_18_16_1..
Finding unused cells or wires in module \shift_register_group_18_910..
Finding unused cells or wires in module \shift_register_unit_18_1..
Finding unused cells or wires in module \shift_register_unit_18_10..
Finding unused cells or wires in module \subfxp_18_1..
Finding unused cells or wires in module \sum_complex_vector_unit_18_18_16_42..
Removed 0 unused cells and 32 unused wires.
<suppressed ~1 debug messages>

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module addfxp_18_1.
Optimizing module c_matrix_vec_mult_core_18_10_16_3_1.
Optimizing module codeBlock88206_18.
Optimizing module codeBlock89324_18.
Optimizing module codeBlock98050_18.
Optimizing module codeBlock99168_18.
Optimizing module dft_16_top_18.
Optimizing module dsp_signed_mult_18x18_unit_18_18_1.
Optimizing module dsp_signed_mult_18x18_unit_18_36_0.
Optimizing module elementwise_add_core_18_18_9.
Optimizing module elementwise_mult_core_18_1810_9_1.
Optimizing module elementwise_sub_core_18_18_9.
Optimizing module fp_rounding_unit_1_37_10.
Optimizing module idft_16_top_18.
Optimizing module matrix_times_two_vectors_18_10_3_672_16_1.
Optimizing module multfix_alt_dsp_18.
Optimizing module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Optimizing module shiftRegFIFO_2_1.
Optimizing module shiftRegFIFO_5_1.
Optimizing module shift_register_group_18_16_1.
Optimizing module shift_register_group_18_910.
Optimizing module shift_register_unit_18_1.
Optimizing module shift_register_unit_18_10.
Optimizing module subfxp_18_1.
Optimizing module sum_complex_vector_unit_18_18_16_42.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \addfxp_18_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \c_matrix_vec_mult_core_18_10_16_3_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \codeBlock88206_18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \codeBlock89324_18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \codeBlock98050_18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \codeBlock99168_18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \dft_16_top_18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \dsp_signed_mult_18x18_unit_18_18_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \dsp_signed_mult_18x18_unit_18_36_0..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \elementwise_add_core_18_18_9..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \elementwise_mult_core_18_1810_9_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \elementwise_sub_core_18_18_9..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \fp_rounding_unit_1_37_10..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \idft_16_top_18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \matrix_times_two_vectors_18_10_3_672_16_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \multfix_alt_dsp_18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shiftRegFIFO_2_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shiftRegFIFO_5_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shift_register_group_18_16_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shift_register_group_18_910..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shift_register_unit_18_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shift_register_unit_18_10..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \subfxp_18_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \sum_complex_vector_unit_18_18_16_42..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~34 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \addfxp_18_1.
  Optimizing cells in module \c_matrix_vec_mult_core_18_10_16_3_1.
  Optimizing cells in module \codeBlock88206_18.
  Optimizing cells in module \codeBlock89324_18.
  Optimizing cells in module \codeBlock98050_18.
  Optimizing cells in module \codeBlock99168_18.
  Optimizing cells in module \dft_16_top_18.
  Optimizing cells in module \dsp_signed_mult_18x18_unit_18_18_1.
  Optimizing cells in module \dsp_signed_mult_18x18_unit_18_36_0.
  Optimizing cells in module \elementwise_add_core_18_18_9.
  Optimizing cells in module \elementwise_mult_core_18_1810_9_1.
  Optimizing cells in module \elementwise_sub_core_18_18_9.
  Optimizing cells in module \fp_rounding_unit_1_37_10.
  Optimizing cells in module \idft_16_top_18.
  Optimizing cells in module \matrix_times_two_vectors_18_10_3_672_16_1.
  Optimizing cells in module \multfix_alt_dsp_18.
  Optimizing cells in module \multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
  Optimizing cells in module \shiftRegFIFO_2_1.
  Optimizing cells in module \shiftRegFIFO_5_1.
  Optimizing cells in module \shift_register_group_18_16_1.
  Optimizing cells in module \shift_register_group_18_910.
  Optimizing cells in module \shift_register_unit_18_1.
  Optimizing cells in module \shift_register_unit_18_10.
  Optimizing cells in module \subfxp_18_1.
  Optimizing cells in module \sum_complex_vector_unit_18_18_16_42.
Performed a total of 0 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\addfxp_18_1'.
Finding identical cells in module `\c_matrix_vec_mult_core_18_10_16_3_1'.
Finding identical cells in module `\codeBlock88206_18'.
Finding identical cells in module `\codeBlock89324_18'.
Finding identical cells in module `\codeBlock98050_18'.
Finding identical cells in module `\codeBlock99168_18'.
Finding identical cells in module `\dft_16_top_18'.
Finding identical cells in module `\dsp_signed_mult_18x18_unit_18_18_1'.
Finding identical cells in module `\dsp_signed_mult_18x18_unit_18_36_0'.
Finding identical cells in module `\elementwise_add_core_18_18_9'.
Finding identical cells in module `\elementwise_mult_core_18_1810_9_1'.
Finding identical cells in module `\elementwise_sub_core_18_18_9'.
Finding identical cells in module `\fp_rounding_unit_1_37_10'.
Finding identical cells in module `\idft_16_top_18'.
Finding identical cells in module `\matrix_times_two_vectors_18_10_3_672_16_1'.
Finding identical cells in module `\multfix_alt_dsp_18'.
Finding identical cells in module `\multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42'.
Finding identical cells in module `\shiftRegFIFO_2_1'.
Finding identical cells in module `\shiftRegFIFO_5_1'.
Finding identical cells in module `\shift_register_group_18_16_1'.
Finding identical cells in module `\shift_register_group_18_910'.
Finding identical cells in module `\shift_register_unit_18_1'.
Finding identical cells in module `\shift_register_unit_18_10'.
Finding identical cells in module `\subfxp_18_1'.
Finding identical cells in module `\sum_complex_vector_unit_18_18_16_42'.
Removed a total of 0 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \addfxp_18_1..
Finding unused cells or wires in module \c_matrix_vec_mult_core_18_10_16_3_1..
Finding unused cells or wires in module \codeBlock88206_18..
Finding unused cells or wires in module \codeBlock89324_18..
Finding unused cells or wires in module \codeBlock98050_18..
Finding unused cells or wires in module \codeBlock99168_18..
Finding unused cells or wires in module \dft_16_top_18..
Finding unused cells or wires in module \dsp_signed_mult_18x18_unit_18_18_1..
Finding unused cells or wires in module \dsp_signed_mult_18x18_unit_18_36_0..
Finding unused cells or wires in module \elementwise_add_core_18_18_9..
Finding unused cells or wires in module \elementwise_mult_core_18_1810_9_1..
Finding unused cells or wires in module \elementwise_sub_core_18_18_9..
Finding unused cells or wires in module \fp_rounding_unit_1_37_10..
Finding unused cells or wires in module \idft_16_top_18..
Finding unused cells or wires in module \matrix_times_two_vectors_18_10_3_672_16_1..
Finding unused cells or wires in module \multfix_alt_dsp_18..
Finding unused cells or wires in module \multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42..
Finding unused cells or wires in module \shiftRegFIFO_2_1..
Finding unused cells or wires in module \shiftRegFIFO_5_1..
Finding unused cells or wires in module \shift_register_group_18_16_1..
Finding unused cells or wires in module \shift_register_group_18_910..
Finding unused cells or wires in module \shift_register_unit_18_1..
Finding unused cells or wires in module \shift_register_unit_18_10..
Finding unused cells or wires in module \subfxp_18_1..
Finding unused cells or wires in module \sum_complex_vector_unit_18_18_16_42..

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module addfxp_18_1.
Optimizing module c_matrix_vec_mult_core_18_10_16_3_1.
Optimizing module codeBlock88206_18.
Optimizing module codeBlock89324_18.
Optimizing module codeBlock98050_18.
Optimizing module codeBlock99168_18.
Optimizing module dft_16_top_18.
Optimizing module dsp_signed_mult_18x18_unit_18_18_1.
Optimizing module dsp_signed_mult_18x18_unit_18_36_0.
Optimizing module elementwise_add_core_18_18_9.
Optimizing module elementwise_mult_core_18_1810_9_1.
Optimizing module elementwise_sub_core_18_18_9.
Optimizing module fp_rounding_unit_1_37_10.
Optimizing module idft_16_top_18.
Optimizing module matrix_times_two_vectors_18_10_3_672_16_1.
Optimizing module multfix_alt_dsp_18.
Optimizing module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.
Optimizing module shiftRegFIFO_2_1.
Optimizing module shiftRegFIFO_5_1.
Optimizing module shift_register_group_18_16_1.
Optimizing module shift_register_group_18_910.
Optimizing module shift_register_unit_18_1.
Optimizing module shift_register_unit_18_10.
Optimizing module subfxp_18_1.
Optimizing module sum_complex_vector_unit_18_18_16_42.

4.23. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== addfxp_18_1 ===

   Number of wires:                  6
   Number of wire bits:             91
   Number of public wires:           5
   Number of public wire bits:      73
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $add                           18
     $dff                           18

=== c_matrix_vec_mult_core_18_10_16_3_1 ===

   Number of wires:                710
   Number of wire bits:          12117
   Number of public wires:         686
   Number of public wire bits:   11736
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                221
     $and                            9
     $neg                          378
     $not                            1
     $sdffe                       2902

=== codeBlock88206_18 ===

   Number of wires:                296
   Number of wire bits:           5355
   Number of public wires:         288
   Number of public wire bits:    5099
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                182
     $add                          128
     $dffe                        1440
     $not                          128
     $sdff                           1

=== codeBlock89324_18 ===

   Number of wires:                197
   Number of wire bits:           3461
   Number of public wires:         197
   Number of public wire bits:    3461
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 98
     $dffe                         576
     $sdff                           1

=== codeBlock98050_18 ===

   Number of wires:                296
   Number of wire bits:           5355
   Number of public wires:         288
   Number of public wire bits:    5099
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                182
     $add                          128
     $dffe                        1440
     $not                          128
     $sdff                           1

=== codeBlock99168_18 ===

   Number of wires:                197
   Number of wire bits:           3461
   Number of public wires:         197
   Number of public wire bits:    3461
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 98
     $dffe                         576
     $sdff                           1

=== dft_16_top_18 ===

   Number of wires:                167
   Number of wire bits:           2887
   Number of public wires:         167
   Number of public wire bits:    2887
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2

=== dsp_signed_mult_18x18_unit_18_18_1 ===

   Number of wires:                 22
   Number of wire bits:            374
   Number of public wires:          20
   Number of public wire bits:     300
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $mul                           74
     $sdffe                        149

=== dsp_signed_mult_18x18_unit_18_36_0 ===

   Number of wires:                 18
   Number of wire bits:            296
   Number of public wires:          16
   Number of public wire bits:     224
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $dff                           72
     $mul                           72
     $sdffe                          3

=== elementwise_add_core_18_18_9 ===

   Number of wires:                 72
   Number of wire bits:           1143
   Number of public wires:          63
   Number of public wire bits:     981
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 39
     $add                          162
     $and                            1
     $sdffe                        488

=== elementwise_mult_core_18_1810_9_1 ===

   Number of wires:                 99
   Number of wire bits:           1665
   Number of public wires:          99
   Number of public wire bits:    1665
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $and                            1
     $sdffe                        325

=== elementwise_sub_core_18_18_9 ===

   Number of wires:                 72
   Number of wire bits:           1143
   Number of public wires:          63
   Number of public wire bits:     981
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 39
     $and                            1
     $sdffe                        488
     $sub                          162

=== fp_rounding_unit_1_37_10 ===

   Number of wires:                 15
   Number of wire bits:            267
   Number of public wires:          14
   Number of public wire bits:     230
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     $add                           37
     $mux                           37
     $sdffe                        104

=== idft_16_top_18 ===

   Number of wires:                167
   Number of wire bits:           2887
   Number of public wires:         167
   Number of public wire bits:    2887
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2

=== matrix_times_two_vectors_18_10_3_672_16_1 ===

   Number of wires:                125
   Number of wire bits:           2131
   Number of public wires:         125
   Number of public wire bits:    2131
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== multfix_alt_dsp_18 ===

   Number of wires:                 12
   Number of wire bits:            218
   Number of public wires:          12
   Number of public wire bits:     218
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42 ===

   Number of wires:                519
   Number of wire bits:           9053
   Number of public wires:         519
   Number of public wire bits:    9053
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 64
     $and                            1
     $sdffe                        674

=== shiftRegFIFO_2_1 ===

   Number of wires:                  6
   Number of wire bits:              6
   Number of public wires:           6
   Number of public wire bits:       6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $sdff                           2

=== shiftRegFIFO_5_1 ===

   Number of wires:                  9
   Number of wire bits:              9
   Number of public wires:           9
   Number of public wire bits:       9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $sdff                           5

=== shift_register_group_18_16_1 ===

   Number of wires:                 35
   Number of wire bits:            579
   Number of public wires:          35
   Number of public wire bits:     579
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 16

=== shift_register_group_18_910 ===

   Number of wires:                 21
   Number of wire bits:            327
   Number of public wires:          21
   Number of public wire bits:     327
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9

=== shift_register_unit_18_1 ===

   Number of wires:                  6
   Number of wire bits:             57
   Number of public wires:           6
   Number of public wire bits:      57
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $sdffe                         18

=== shift_register_unit_18_10 ===

   Number of wires:                 15
   Number of wire bits:            219
   Number of public wires:          15
   Number of public wire bits:     219
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 10
     $sdffe                        180

=== subfxp_18_1 ===

   Number of wires:                  6
   Number of wire bits:             91
   Number of public wires:           5
   Number of public wire bits:      73
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $add                           18
     $dff                           18

=== sum_complex_vector_unit_18_18_16_42 ===

   Number of wires:                171
   Number of wire bits:           2948
   Number of public wires:         104
   Number of public wire bits:    1749
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                103
     $add                          608
     $and                            1
     $eq                            14
     $mux                          590
     $reduce_and                     2
     $sdffe                        591

=== design hierarchy ===

   matrix_times_two_vectors_18_10_3_672_16_1      1
     multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42      0
       c_matrix_vec_mult_core_18_10_16_3_1      0
         dft_16_top_18               0
           codeBlock88206_18         0
             addfxp_18_1             0
             multfix_alt_dsp_18      0
               dsp_signed_mult_18x18_unit_18_36_0      0
             shiftRegFIFO_5_1        0
             subfxp_18_1             0
           codeBlock89324_18         0
             addfxp_18_1             0
             shiftRegFIFO_2_1        0
             subfxp_18_1             0
         elementwise_add_core_18_18_9      0
         elementwise_mult_core_18_1810_9_1      0
           dsp_signed_mult_18x18_unit_18_18_1      0
           fp_rounding_unit_1_37_10      0
         elementwise_sub_core_18_18_9      0
         shift_register_group_18_910      0
           shift_register_unit_18_10      0
       idft_16_top_18                0
         codeBlock98050_18           0
           addfxp_18_1               0
           multfix_alt_dsp_18        0
             dsp_signed_mult_18x18_unit_18_36_0      0
           shiftRegFIFO_5_1          0
           subfxp_18_1               0
         codeBlock99168_18           0
           addfxp_18_1               0
           shiftRegFIFO_2_1          0
           subfxp_18_1               0
       shift_register_group_18_16_1      0
         shift_register_unit_18_1      0
       sum_complex_vector_unit_18_18_16_42      0

   Number of wires:                125
   Number of wire bits:           2131
   Number of public wires:         125
   Number of public wire bits:    2131
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

Warnings: 16 unique messages, 16 total
End of script. Logfile hash: 9f4c4c599e, CPU: user 2.03s system 0.02s, MEM: 51.74 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 26% 3x opt_clean (0 sec), 19% 3x opt_dff (0 sec), ...
