{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1523421873272 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1523421873272 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 11 01:44:33 2018 " "Processing started: Wed Apr 11 01:44:33 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1523421873272 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1523421873272 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Laboratorio_05_2 -c Laboratorio_05_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Laboratorio_05_2 -c Laboratorio_05_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1523421873272 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1523421873671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/vhdl/share/own_library.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /altera/13.0sp1/vhdl/share/own_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 own_library " "Found design unit 1: own_library" {  } { { "../share/own_library.vhd" "" { Text "C:/altera/13.0sp1/VHDL/share/own_library.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523421874153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523421874153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laboratorio_05_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file laboratorio_05_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Laboratorio_05_2-Laboratorio_05_2 " "Found design unit 1: Laboratorio_05_2-Laboratorio_05_2" {  } { { "Laboratorio_05_2.vhd" "" { Text "C:/altera/13.0sp1/VHDL/Laboratorio_05_2/Laboratorio_05_2.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523421874157 ""} { "Info" "ISGN_ENTITY_NAME" "1 Laboratorio_05_2 " "Found entity 1: Laboratorio_05_2" {  } { { "Laboratorio_05_2.vhd" "" { Text "C:/altera/13.0sp1/VHDL/Laboratorio_05_2/Laboratorio_05_2.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523421874157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523421874157 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Laboratorio_05_2 " "Elaborating entity \"Laboratorio_05_2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1523421874205 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "Laboratorio_05_2.vhd" "Mod0" { Text "C:/altera/13.0sp1/VHDL/Laboratorio_05_2/Laboratorio_05_2.vhd" 81 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523421874975 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "Laboratorio_05_2.vhd" "Div0" { Text "C:/altera/13.0sp1/VHDL/Laboratorio_05_2/Laboratorio_05_2.vhd" 82 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523421874975 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "Laboratorio_05_2.vhd" "Mod1" { Text "C:/altera/13.0sp1/VHDL/Laboratorio_05_2/Laboratorio_05_2.vhd" 102 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523421874975 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "Laboratorio_05_2.vhd" "Div1" { Text "C:/altera/13.0sp1/VHDL/Laboratorio_05_2/Laboratorio_05_2.vhd" 103 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523421874975 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "Laboratorio_05_2.vhd" "Mod2" { Text "C:/altera/13.0sp1/VHDL/Laboratorio_05_2/Laboratorio_05_2.vhd" 102 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523421874975 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "Laboratorio_05_2.vhd" "Div2" { Text "C:/altera/13.0sp1/VHDL/Laboratorio_05_2/Laboratorio_05_2.vhd" 103 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523421874975 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod3\"" {  } { { "Laboratorio_05_2.vhd" "Mod3" { Text "C:/altera/13.0sp1/VHDL/Laboratorio_05_2/Laboratorio_05_2.vhd" 102 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523421874975 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1523421874975 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "Laboratorio_05_2.vhd" "" { Text "C:/altera/13.0sp1/VHDL/Laboratorio_05_2/Laboratorio_05_2.vhd" 81 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523421875020 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 31 " "Parameter \"LPM_WIDTHN\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523421875021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 31 " "Parameter \"LPM_WIDTHD\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523421875021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523421875021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523421875021 ""}  } { { "Laboratorio_05_2.vhd" "" { Text "C:/altera/13.0sp1/VHDL/Laboratorio_05_2/Laboratorio_05_2.vhd" 81 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1523421875021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9bm " "Found entity 1: lpm_divide_9bm" {  } { { "db/lpm_divide_9bm.tdf" "" { Text "C:/altera/13.0sp1/VHDL/Laboratorio_05_2/db/lpm_divide_9bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523421875074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523421875074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "C:/altera/13.0sp1/VHDL/Laboratorio_05_2/db/sign_div_unsign_7nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523421875091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523421875091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_p8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_p8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_p8f " "Found entity 1: alt_u_div_p8f" {  } { { "db/alt_u_div_p8f.tdf" "" { Text "C:/altera/13.0sp1/VHDL/Laboratorio_05_2/db/alt_u_div_p8f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523421875179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523421875179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "C:/altera/13.0sp1/VHDL/Laboratorio_05_2/db/add_sub_unc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523421875259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523421875259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "C:/altera/13.0sp1/VHDL/Laboratorio_05_2/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523421875314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523421875314 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "Laboratorio_05_2.vhd" "" { Text "C:/altera/13.0sp1/VHDL/Laboratorio_05_2/Laboratorio_05_2.vhd" 82 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523421875323 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 31 " "Parameter \"LPM_WIDTHN\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523421875323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523421875323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523421875323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523421875323 ""}  } { { "Laboratorio_05_2.vhd" "" { Text "C:/altera/13.0sp1/VHDL/Laboratorio_05_2/Laboratorio_05_2.vhd" 82 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1523421875323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mhm " "Found entity 1: lpm_divide_mhm" {  } { { "db/lpm_divide_mhm.tdf" "" { Text "C:/altera/13.0sp1/VHDL/Laboratorio_05_2/db/lpm_divide_mhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523421875377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523421875377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "C:/altera/13.0sp1/VHDL/Laboratorio_05_2/db/sign_div_unsign_nlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523421875394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523421875394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_p5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_p5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_p5f " "Found entity 1: alt_u_div_p5f" {  } { { "db/alt_u_div_p5f.tdf" "" { Text "C:/altera/13.0sp1/VHDL/Laboratorio_05_2/db/alt_u_div_p5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523421875440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523421875440 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1523421890120 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_30_result_int\[0\]~0 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_30_result_int\[0\]~0\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_30_result_int\[0\]~0" { Text "C:/altera/13.0sp1/VHDL/Laboratorio_05_2/db/alt_u_div_p8f.tdf" 146 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523421891780 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|op_3~14 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|op_3~14\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523421891780 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|op_4~18 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|op_4~18\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523421891780 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|op_5~22 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|op_5~22\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523421891780 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|op_6~26 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|op_6~26\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523421891780 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|op_7~30 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|op_7~30\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523421891780 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|op_8~34 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|op_8~34\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523421891780 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_18_result_int\[0\]~38 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_18_result_int\[0\]~38\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_18_result_int\[0\]~38" { Text "C:/altera/13.0sp1/VHDL/Laboratorio_05_2/db/alt_u_div_p8f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523421891780 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_19_result_int\[0\]~40 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_19_result_int\[0\]~40\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_19_result_int\[0\]~40" { Text "C:/altera/13.0sp1/VHDL/Laboratorio_05_2/db/alt_u_div_p8f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523421891780 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_20_result_int\[0\]~42 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_20_result_int\[0\]~42\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_20_result_int\[0\]~42" { Text "C:/altera/13.0sp1/VHDL/Laboratorio_05_2/db/alt_u_div_p8f.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523421891780 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_21_result_int\[0\]~44 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_21_result_int\[0\]~44\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_21_result_int\[0\]~44" { Text "C:/altera/13.0sp1/VHDL/Laboratorio_05_2/db/alt_u_div_p8f.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523421891780 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_22_result_int\[0\]~46 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_22_result_int\[0\]~46\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_22_result_int\[0\]~46" { Text "C:/altera/13.0sp1/VHDL/Laboratorio_05_2/db/alt_u_div_p8f.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523421891780 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_23_result_int\[0\]~48 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_23_result_int\[0\]~48\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_23_result_int\[0\]~48" { Text "C:/altera/13.0sp1/VHDL/Laboratorio_05_2/db/alt_u_div_p8f.tdf" 106 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523421891780 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_24_result_int\[0\]~50 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_24_result_int\[0\]~50\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_24_result_int\[0\]~50" { Text "C:/altera/13.0sp1/VHDL/Laboratorio_05_2/db/alt_u_div_p8f.tdf" 111 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523421891780 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_25_result_int\[0\]~52 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_25_result_int\[0\]~52\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_25_result_int\[0\]~52" { Text "C:/altera/13.0sp1/VHDL/Laboratorio_05_2/db/alt_u_div_p8f.tdf" 116 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523421891780 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_26_result_int\[0\]~54 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_26_result_int\[0\]~54\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_26_result_int\[0\]~54" { Text "C:/altera/13.0sp1/VHDL/Laboratorio_05_2/db/alt_u_div_p8f.tdf" 121 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523421891780 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_27_result_int\[0\]~56 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_27_result_int\[0\]~56\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_27_result_int\[0\]~56" { Text "C:/altera/13.0sp1/VHDL/Laboratorio_05_2/db/alt_u_div_p8f.tdf" 126 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523421891780 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_28_result_int\[0\]~58 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_28_result_int\[0\]~58\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_28_result_int\[0\]~58" { Text "C:/altera/13.0sp1/VHDL/Laboratorio_05_2/db/alt_u_div_p8f.tdf" 131 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523421891780 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_29_result_int\[0\]~60 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_29_result_int\[0\]~60\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_29_result_int\[0\]~60" { Text "C:/altera/13.0sp1/VHDL/Laboratorio_05_2/db/alt_u_div_p8f.tdf" 136 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523421891780 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_p5f.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/altera/13.0sp1/VHDL/Laboratorio_05_2/db/alt_u_div_p5f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523421891780 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_p5f.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/altera/13.0sp1/VHDL/Laboratorio_05_2/db/alt_u_div_p5f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523421891780 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_p5f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/altera/13.0sp1/VHDL/Laboratorio_05_2/db/alt_u_div_p5f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523421891780 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_p5f.tdf" "add_sub_15_result_int\[0\]~10" { Text "C:/altera/13.0sp1/VHDL/Laboratorio_05_2/db/alt_u_div_p5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523421891780 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_p5f.tdf" "add_sub_16_result_int\[0\]~10" { Text "C:/altera/13.0sp1/VHDL/Laboratorio_05_2/db/alt_u_div_p5f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523421891780 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_p5f.tdf" "add_sub_17_result_int\[0\]~10" { Text "C:/altera/13.0sp1/VHDL/Laboratorio_05_2/db/alt_u_div_p5f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523421891780 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_p5f.tdf" "add_sub_18_result_int\[0\]~10" { Text "C:/altera/13.0sp1/VHDL/Laboratorio_05_2/db/alt_u_div_p5f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523421891780 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_p5f.tdf" "add_sub_19_result_int\[0\]~10" { Text "C:/altera/13.0sp1/VHDL/Laboratorio_05_2/db/alt_u_div_p5f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523421891780 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_p5f.tdf" "add_sub_20_result_int\[0\]~10" { Text "C:/altera/13.0sp1/VHDL/Laboratorio_05_2/db/alt_u_div_p5f.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523421891780 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_p5f.tdf" "add_sub_21_result_int\[0\]~10" { Text "C:/altera/13.0sp1/VHDL/Laboratorio_05_2/db/alt_u_div_p5f.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523421891780 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_p5f.tdf" "add_sub_22_result_int\[0\]~10" { Text "C:/altera/13.0sp1/VHDL/Laboratorio_05_2/db/alt_u_div_p5f.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523421891780 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_23_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_23_result_int\[0\]~10\"" {  } { { "db/alt_u_div_p5f.tdf" "add_sub_23_result_int\[0\]~10" { Text "C:/altera/13.0sp1/VHDL/Laboratorio_05_2/db/alt_u_div_p5f.tdf" 106 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523421891780 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_24_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_24_result_int\[0\]~10\"" {  } { { "db/alt_u_div_p5f.tdf" "add_sub_24_result_int\[0\]~10" { Text "C:/altera/13.0sp1/VHDL/Laboratorio_05_2/db/alt_u_div_p5f.tdf" 111 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523421891780 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_25_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_25_result_int\[0\]~10\"" {  } { { "db/alt_u_div_p5f.tdf" "add_sub_25_result_int\[0\]~10" { Text "C:/altera/13.0sp1/VHDL/Laboratorio_05_2/db/alt_u_div_p5f.tdf" 116 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523421891780 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_26_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_26_result_int\[0\]~10\"" {  } { { "db/alt_u_div_p5f.tdf" "add_sub_26_result_int\[0\]~10" { Text "C:/altera/13.0sp1/VHDL/Laboratorio_05_2/db/alt_u_div_p5f.tdf" 121 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523421891780 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_27_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_27_result_int\[0\]~10\"" {  } { { "db/alt_u_div_p5f.tdf" "add_sub_27_result_int\[0\]~10" { Text "C:/altera/13.0sp1/VHDL/Laboratorio_05_2/db/alt_u_div_p5f.tdf" 126 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523421891780 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_p5f.tdf" "add_sub_28_result_int\[0\]~10" { Text "C:/altera/13.0sp1/VHDL/Laboratorio_05_2/db/alt_u_div_p5f.tdf" 131 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523421891780 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_p5f.tdf" "add_sub_29_result_int\[0\]~10" { Text "C:/altera/13.0sp1/VHDL/Laboratorio_05_2/db/alt_u_div_p5f.tdf" 136 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523421891780 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_30_result_int\[0\]~0 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_30_result_int\[0\]~0\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_30_result_int\[0\]~0" { Text "C:/altera/13.0sp1/VHDL/Laboratorio_05_2/db/alt_u_div_p8f.tdf" 146 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523421891780 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|op_6~22 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|op_6~22\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523421891780 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|op_7~26 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|op_7~26\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523421891780 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|op_8~30 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|op_8~30\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523421891780 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|op_9~34 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|op_9~34\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523421891780 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|op_10~38 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|op_10~38\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523421891780 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_20_result_int\[0\]~42 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_20_result_int\[0\]~42\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_20_result_int\[0\]~42" { Text "C:/altera/13.0sp1/VHDL/Laboratorio_05_2/db/alt_u_div_p8f.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523421891780 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_21_result_int\[0\]~44 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_21_result_int\[0\]~44\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_21_result_int\[0\]~44" { Text "C:/altera/13.0sp1/VHDL/Laboratorio_05_2/db/alt_u_div_p8f.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523421891780 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_22_result_int\[0\]~46 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_22_result_int\[0\]~46\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_22_result_int\[0\]~46" { Text "C:/altera/13.0sp1/VHDL/Laboratorio_05_2/db/alt_u_div_p8f.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523421891780 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_23_result_int\[0\]~48 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_23_result_int\[0\]~48\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_23_result_int\[0\]~48" { Text "C:/altera/13.0sp1/VHDL/Laboratorio_05_2/db/alt_u_div_p8f.tdf" 106 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523421891780 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_24_result_int\[0\]~50 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_24_result_int\[0\]~50\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_24_result_int\[0\]~50" { Text "C:/altera/13.0sp1/VHDL/Laboratorio_05_2/db/alt_u_div_p8f.tdf" 111 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523421891780 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_25_result_int\[0\]~52 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_25_result_int\[0\]~52\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_25_result_int\[0\]~52" { Text "C:/altera/13.0sp1/VHDL/Laboratorio_05_2/db/alt_u_div_p8f.tdf" 116 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523421891780 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_26_result_int\[0\]~54 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_26_result_int\[0\]~54\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_26_result_int\[0\]~54" { Text "C:/altera/13.0sp1/VHDL/Laboratorio_05_2/db/alt_u_div_p8f.tdf" 121 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523421891780 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_27_result_int\[0\]~56 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_27_result_int\[0\]~56\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_27_result_int\[0\]~56" { Text "C:/altera/13.0sp1/VHDL/Laboratorio_05_2/db/alt_u_div_p8f.tdf" 126 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523421891780 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_28_result_int\[0\]~58 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_28_result_int\[0\]~58\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_28_result_int\[0\]~58" { Text "C:/altera/13.0sp1/VHDL/Laboratorio_05_2/db/alt_u_div_p8f.tdf" 131 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523421891780 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_29_result_int\[0\]~60 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_29_result_int\[0\]~60\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_29_result_int\[0\]~60" { Text "C:/altera/13.0sp1/VHDL/Laboratorio_05_2/db/alt_u_div_p8f.tdf" 136 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523421891780 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div2\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div2\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_p5f.tdf" "add_sub_15_result_int\[0\]~10" { Text "C:/altera/13.0sp1/VHDL/Laboratorio_05_2/db/alt_u_div_p5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523421891780 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div2\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div2\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_p5f.tdf" "add_sub_16_result_int\[0\]~10" { Text "C:/altera/13.0sp1/VHDL/Laboratorio_05_2/db/alt_u_div_p5f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523421891780 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div2\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div2\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_p5f.tdf" "add_sub_17_result_int\[0\]~10" { Text "C:/altera/13.0sp1/VHDL/Laboratorio_05_2/db/alt_u_div_p5f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523421891780 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div2\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div2\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_p5f.tdf" "add_sub_18_result_int\[0\]~10" { Text "C:/altera/13.0sp1/VHDL/Laboratorio_05_2/db/alt_u_div_p5f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523421891780 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div2\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div2\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_p5f.tdf" "add_sub_19_result_int\[0\]~10" { Text "C:/altera/13.0sp1/VHDL/Laboratorio_05_2/db/alt_u_div_p5f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523421891780 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div2\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div2\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_p5f.tdf" "add_sub_20_result_int\[0\]~10" { Text "C:/altera/13.0sp1/VHDL/Laboratorio_05_2/db/alt_u_div_p5f.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523421891780 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div2\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div2\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_p5f.tdf" "add_sub_21_result_int\[0\]~10" { Text "C:/altera/13.0sp1/VHDL/Laboratorio_05_2/db/alt_u_div_p5f.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523421891780 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div2\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div2\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_p5f.tdf" "add_sub_22_result_int\[0\]~10" { Text "C:/altera/13.0sp1/VHDL/Laboratorio_05_2/db/alt_u_div_p5f.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523421891780 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div2\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_23_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div2\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_23_result_int\[0\]~10\"" {  } { { "db/alt_u_div_p5f.tdf" "add_sub_23_result_int\[0\]~10" { Text "C:/altera/13.0sp1/VHDL/Laboratorio_05_2/db/alt_u_div_p5f.tdf" 106 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523421891780 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div2\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_24_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div2\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_24_result_int\[0\]~10\"" {  } { { "db/alt_u_div_p5f.tdf" "add_sub_24_result_int\[0\]~10" { Text "C:/altera/13.0sp1/VHDL/Laboratorio_05_2/db/alt_u_div_p5f.tdf" 111 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523421891780 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div2\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_25_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div2\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_25_result_int\[0\]~10\"" {  } { { "db/alt_u_div_p5f.tdf" "add_sub_25_result_int\[0\]~10" { Text "C:/altera/13.0sp1/VHDL/Laboratorio_05_2/db/alt_u_div_p5f.tdf" 116 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523421891780 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div2\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_26_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div2\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_26_result_int\[0\]~10\"" {  } { { "db/alt_u_div_p5f.tdf" "add_sub_26_result_int\[0\]~10" { Text "C:/altera/13.0sp1/VHDL/Laboratorio_05_2/db/alt_u_div_p5f.tdf" 121 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523421891780 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div2\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_27_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div2\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_27_result_int\[0\]~10\"" {  } { { "db/alt_u_div_p5f.tdf" "add_sub_27_result_int\[0\]~10" { Text "C:/altera/13.0sp1/VHDL/Laboratorio_05_2/db/alt_u_div_p5f.tdf" 126 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523421891780 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div2\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div2\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_p5f.tdf" "add_sub_28_result_int\[0\]~10" { Text "C:/altera/13.0sp1/VHDL/Laboratorio_05_2/db/alt_u_div_p5f.tdf" 131 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523421891780 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div2\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div2\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_p5f.tdf" "add_sub_29_result_int\[0\]~10" { Text "C:/altera/13.0sp1/VHDL/Laboratorio_05_2/db/alt_u_div_p5f.tdf" 136 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523421891780 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_30_result_int\[0\]~0 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_30_result_int\[0\]~0\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_30_result_int\[0\]~0" { Text "C:/altera/13.0sp1/VHDL/Laboratorio_05_2/db/alt_u_div_p8f.tdf" 146 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523421891780 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|op_6~20 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|op_6~20\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523421891780 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|op_7~26 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|op_7~26\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523421891780 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|op_8~30 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|op_8~30\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523421891780 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|op_9~34 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|op_9~34\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523421891780 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|op_10~38 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|op_10~38\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523421891780 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_20_result_int\[0\]~42 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_20_result_int\[0\]~42\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_20_result_int\[0\]~42" { Text "C:/altera/13.0sp1/VHDL/Laboratorio_05_2/db/alt_u_div_p8f.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523421891780 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_21_result_int\[0\]~44 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_21_result_int\[0\]~44\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_21_result_int\[0\]~44" { Text "C:/altera/13.0sp1/VHDL/Laboratorio_05_2/db/alt_u_div_p8f.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523421891780 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_22_result_int\[0\]~46 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_22_result_int\[0\]~46\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_22_result_int\[0\]~46" { Text "C:/altera/13.0sp1/VHDL/Laboratorio_05_2/db/alt_u_div_p8f.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523421891780 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_23_result_int\[0\]~48 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_23_result_int\[0\]~48\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_23_result_int\[0\]~48" { Text "C:/altera/13.0sp1/VHDL/Laboratorio_05_2/db/alt_u_div_p8f.tdf" 106 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523421891780 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_24_result_int\[0\]~50 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_24_result_int\[0\]~50\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_24_result_int\[0\]~50" { Text "C:/altera/13.0sp1/VHDL/Laboratorio_05_2/db/alt_u_div_p8f.tdf" 111 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523421891780 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_25_result_int\[0\]~52 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_25_result_int\[0\]~52\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_25_result_int\[0\]~52" { Text "C:/altera/13.0sp1/VHDL/Laboratorio_05_2/db/alt_u_div_p8f.tdf" 116 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523421891780 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_26_result_int\[0\]~54 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_26_result_int\[0\]~54\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_26_result_int\[0\]~54" { Text "C:/altera/13.0sp1/VHDL/Laboratorio_05_2/db/alt_u_div_p8f.tdf" 121 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523421891780 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_27_result_int\[0\]~56 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_27_result_int\[0\]~56\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_27_result_int\[0\]~56" { Text "C:/altera/13.0sp1/VHDL/Laboratorio_05_2/db/alt_u_div_p8f.tdf" 126 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523421891780 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_28_result_int\[0\]~58 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_28_result_int\[0\]~58\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_28_result_int\[0\]~58" { Text "C:/altera/13.0sp1/VHDL/Laboratorio_05_2/db/alt_u_div_p8f.tdf" 131 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523421891780 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_29_result_int\[0\]~60 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_29_result_int\[0\]~60\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_29_result_int\[0\]~60" { Text "C:/altera/13.0sp1/VHDL/Laboratorio_05_2/db/alt_u_div_p8f.tdf" 136 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523421891780 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1523421891780 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1523421892139 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523421892139 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5480 " "Implemented 5480 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1523421892421 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1523421892421 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5439 " "Implemented 5439 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1523421892421 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1523421892421 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "458 " "Peak virtual memory: 458 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1523421892452 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 11 01:44:52 2018 " "Processing ended: Wed Apr 11 01:44:52 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1523421892452 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1523421892452 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1523421892452 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1523421892452 ""}
