<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2019.02.12.15:03:22"
 outputDirectory="C:/illusense/a10_prototype/tsbs/common_rtl_library/tsb/ip/rtl/arria10/avalon_st_sc_fifo_only/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Arria 10"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="Unknown"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="almost_empty" kind="avalon_streaming" start="1">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="1" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port name="almost_empty_data" direction="output" role="data" width="1" />
  </interface>
  <interface name="almost_full" kind="avalon_streaming" start="1">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="1" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port name="almost_full_data" direction="output" role="data" width="1" />
  </interface>
  <interface name="avalon_mm_slv" kind="avalon" start="0">
   <property name="addressAlignment" value="DYNAMIC" />
   <property name="addressGroup" value="0" />
   <property name="addressSpan" value="32" />
   <property name="addressUnits" value="WORDS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <property name="bitsPerSymbol" value="8" />
   <property name="bridgedAddressOffset" value="0" />
   <property name="bridgesToMaster" value="" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="explicitAddressSpan" value="0" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isFlash" value="false" />
   <property name="isMemoryDevice" value="false" />
   <property name="isNonVolatileStorage" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumUninterruptedRunLength" value="1" />
   <property name="printableDevice" value="false" />
   <property name="readLatency" value="1" />
   <property name="readWaitStates" value="0" />
   <property name="readWaitTime" value="0" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="transparentBridge" value="false" />
   <property name="wellBehavedWaitrequest" value="false" />
   <property name="writeLatency" value="0" />
   <property name="writeWaitStates" value="0" />
   <property name="writeWaitTime" value="0" />
   <port
       name="avalon_mm_slv_address"
       direction="input"
       role="address"
       width="3" />
   <port name="avalon_mm_slv_read" direction="input" role="read" width="1" />
   <port name="avalon_mm_slv_write" direction="input" role="write" width="1" />
   <port
       name="avalon_mm_slv_readdata"
       direction="output"
       role="readdata"
       width="32" />
   <port
       name="avalon_mm_slv_writedata"
       direction="input"
       role="writedata"
       width="32" />
  </interface>
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="200000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="in_data" kind="avalon_streaming" start="0">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="8" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="4" />
   <port name="in_data_data" direction="input" role="data" width="32" />
   <port name="in_data_valid" direction="input" role="valid" width="1" />
   <port name="in_data_ready" direction="output" role="ready" width="1" />
   <port
       name="in_data_startofpacket"
       direction="input"
       role="startofpacket"
       width="1" />
   <port
       name="in_data_endofpacket"
       direction="input"
       role="endofpacket"
       width="1" />
   <port name="in_data_empty" direction="input" role="empty" width="2" />
  </interface>
  <interface name="out_data" kind="avalon_streaming" start="1">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="8" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="4" />
   <port name="out_data_data" direction="output" role="data" width="32" />
   <port name="out_data_valid" direction="output" role="valid" width="1" />
   <port name="out_data_ready" direction="input" role="ready" width="1" />
   <port
       name="out_data_startofpacket"
       direction="output"
       role="startofpacket"
       width="1" />
   <port
       name="out_data_endofpacket"
       direction="output"
       role="endofpacket"
       width="1" />
   <port name="out_data_empty" direction="output" role="empty" width="2" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="reset_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
 </perimeter>
 <entity
   kind="avalon_st_sc_fifo_only"
   version="1.0"
   name="avalon_st_sc_fifo_only">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1550012602" />
  <parameter name="AUTO_DEVICE" value="Unknown" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <generatedFiles>
   <file
       path="C:\illusense\a10_prototype\tsbs\common_rtl_library\tsb\ip\rtl\arria10\avalon_st_sc_fifo_only\synth\avalon_st_sc_fifo_only.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\illusense\a10_prototype\tsbs\common_rtl_library\tsb\ip\rtl\arria10\avalon_st_sc_fifo_only\synth\avalon_st_sc_fifo_only_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\illusense\a10_prototype\tsbs\common_rtl_library\tsb\ip\rtl\arria10\avalon_st_sc_fifo_only\synth\avalon_st_sc_fifo_only.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\illusense\a10_prototype\tsbs\common_rtl_library\tsb\ip\rtl\arria10\avalon_st_sc_fifo_only\synth\avalon_st_sc_fifo_only_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/illusense/a10_prototype/tsbs/common_rtl_library/tsb/ip/rtl/arria10/avalon_st_sc_fifo_only.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="J:/intelfpga/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="J:/intelfpga/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="J:/intelfpga/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Info" culprit="avalon_st_sc_fifo_only">"Generating: avalon_st_sc_fifo_only"</message>
   <message level="Info" culprit="avalon_st_sc_fifo_only">"Generating: altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="avalon_st_sc_fifo_only">"Generating: altera_reset_controller"</message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_sc_fifo"
   version="18.1"
   name="altera_avalon_sc_fifo">
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <generatedFiles>
   <file
       path="C:\illusense\a10_prototype\tsbs\common_rtl_library\tsb\ip\rtl\arria10\avalon_st_sc_fifo_only\altera_avalon_sc_fifo_181\synth\altera_avalon_sc_fifo.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\illusense\a10_prototype\tsbs\common_rtl_library\tsb\ip\rtl\arria10\avalon_st_sc_fifo_only\altera_avalon_sc_fifo_181\synth\altera_avalon_sc_fifo.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="J:/intelfpga/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="J:/intelfpga/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="avalon_st_sc_fifo_only" as="sc_fifo_0" />
  <messages>
   <message level="Info" culprit="avalon_st_sc_fifo_only">"Generating: altera_avalon_sc_fifo"</message>
  </messages>
 </entity>
 <entity
   kind="altera_reset_controller"
   version="18.1"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="C:\illusense\a10_prototype\tsbs\common_rtl_library\tsb\ip\rtl\arria10\avalon_st_sc_fifo_only\altera_reset_controller_181\synth\altera_reset_controller.v"
       attributes="" />
   <file
       path="C:\illusense\a10_prototype\tsbs\common_rtl_library\tsb\ip\rtl\arria10\avalon_st_sc_fifo_only\altera_reset_controller_181\synth\altera_reset_synchronizer.v"
       attributes="" />
   <file
       path="C:\illusense\a10_prototype\tsbs\common_rtl_library\tsb\ip\rtl\arria10\avalon_st_sc_fifo_only\altera_reset_controller_181\synth\altera_reset_controller.sdc"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\illusense\a10_prototype\tsbs\common_rtl_library\tsb\ip\rtl\arria10\avalon_st_sc_fifo_only\altera_reset_controller_181\synth\altera_reset_controller.v"
       attributes="" />
   <file
       path="C:\illusense\a10_prototype\tsbs\common_rtl_library\tsb\ip\rtl\arria10\avalon_st_sc_fifo_only\altera_reset_controller_181\synth\altera_reset_synchronizer.v"
       attributes="" />
   <file
       path="C:\illusense\a10_prototype\tsbs\common_rtl_library\tsb\ip\rtl\arria10\avalon_st_sc_fifo_only\altera_reset_controller_181\synth\altera_reset_controller.sdc"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="J:/intelfpga/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="avalon_st_sc_fifo_only" as="rst_controller" />
  <messages>
   <message level="Info" culprit="avalon_st_sc_fifo_only">"Generating: altera_reset_controller"</message>
  </messages>
 </entity>
</deploy>
