v 20100214 1
C 1400 300 1 0 0 in_port_v.sym   
{
T 1400 300 5 10 1 1 0 6 1 1
refdes=portcin[7:0]
}
C 1400 700 1 0 0 in_port_v.sym   
{
T 1400 700 5 10 1 1 0 6 1 1
refdes=portbin[7:0]
}
C 1400 1100 1 0 0 in_port_v.sym   
{
T 1400 1100 5 10 1 1 0 6 1 1
refdes=portain[7:0]
}
C 1400 1500 1 0 0 in_port.sym  
{
T 1400 1500 5 10 1 1 0 6 1 1 
refdes=rst_in
}
C 1400 1900 1 0 0 in_port.sym  
{
T 1400 1900 5 10 1 1 0 6 1 1 
refdes=clk
}
C 4200 300  1 0  0 out_port_v.sym
{
T 5200 300 5  10 1 1 0 0 1 1 
refdes=trisc[7:0]
}
C 4200 700  1 0  0 out_port_v.sym
{
T 5200 700 5  10 1 1 0 0 1 1 
refdes=trisb[7:0]
}
C 4200 1100  1 0  0 out_port_v.sym
{
T 5200 1100 5  10 1 1 0 0 1 1 
refdes=trisa[7:0]
}
C 4200 1500  1 0  0 out_port_v.sym
{
T 5200 1500 5  10 1 1 0 0 1 1 
refdes=tmr0[7:0]
}
C 4200 1900  1 0  0 out_port_v.sym
{
T 5200 1900 5  10 1 1 0 0 1 1 
refdes=portcout[7:0]
}
C 4200 2300  1 0  0 out_port_v.sym
{
T 5200 2300 5  10 1 1 0 0 1 1 
refdes=portbout[7:0]
}
C 4200 2700  1 0  0 out_port_v.sym
{
T 5200 2700 5  10 1 1 0 0 1 1 
refdes=portaout[7:0]
}
C 4200 3100  1 0  0 out_port_v.sym
{
T 5200 3100 5  10 1 1 0 0 1 1 
refdes=option[7:0]
}
C 4200 3500  1 0  0 out_port_v.sym
{
T 5200 3500 5  10 1 1 0 0 1 1 
refdes=inst_addr[10:0]
}
C 4200 3900  1 0 0 out_port.sym
{
T 5200 3900 5  10 1 1 0 0 1 1
refdes=wdt_clr
}
C 4200 4300  1 0 0 out_port.sym
{
T 5200 4300 5  10 1 1 0 0 1 1
refdes=sleep
}
C 4200 4700  1 0 0 out_port.sym
{
T 5200 4700 5  10 1 1 0 0 1 1
refdes=portc_we
}
C 4200 5100  1 0 0 out_port.sym
{
T 5200 5100 5  10 1 1 0 0 1 1
refdes=portb_we
}
C 4200 5500  1 0 0 out_port.sym
{
T 5200 5500 5  10 1 1 0 0 1 1
refdes=porta_we
}
