 Timing Path to c_out_reg[14]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/Accumulator_reg[13] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c_out_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.44887  1.24879  1.69766           1       66.3061  c    K/M      | 
|    CTS_L1_tid1__c1_tid1__c92/A                        CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     mF            | 
|    CTS_L1_tid1__c1_tid1__c92/Z                        CLKBUF_X3 Rise  0.0550 0.0550 0.0380 21.6602  19.9101  41.5703           12      66.3061  mF   K/M      | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_3            Rise  0.0550 0.0000                                                                           | 
| Data Path:                                                                                                                                                    | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[13]/CK DFFR_X1   Rise  0.0580 0.0030 0.0370          0.976605                                    MmF           | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[13]/Q  DFFR_X1   Fall  0.1550 0.0970 0.0070 0.408769 1.76895  2.17772           2       54.9944  MF            | 
|    unsigned_seq_multiplier_dut/c[37]                            Fall  0.1550 0.0000                                                                           | 
|    i_0_0_24/A1                                        AND2_X1   Fall  0.1550 0.0000 0.0070          0.874832                                                  | 
|    i_0_0_24/ZN                                        AND2_X1   Fall  0.1810 0.0260 0.0050 0.170352 0.699202 0.869554          1       54.7377                | 
|    CLOCK_slh__c102/A                                  CLKBUF_X1 Fall  0.1810 0.0000 0.0050          0.699202                                                  | 
|    CLOCK_slh__c102/Z                                  CLKBUF_X1 Fall  0.2050 0.0240 0.0060 0.170352 0.699202 0.869554          1       54.7377                | 
|    CLOCK_slh__c103/A                                  CLKBUF_X1 Fall  0.2050 0.0000 0.0060          0.699202                                                  | 
|    CLOCK_slh__c103/Z                                  CLKBUF_X1 Fall  0.2300 0.0250 0.0060 0.170352 0.699202 0.869554          1       54.7377                | 
|    CLOCK_slh__c104/A                                  CLKBUF_X1 Fall  0.2300 0.0000 0.0060          0.699202                                                  | 
|    CLOCK_slh__c104/Z                                  CLKBUF_X1 Fall  0.2570 0.0270 0.0070 0.480107 1.06234  1.54245           1       54.7377                | 
|    c_out_reg[14]/D                                    DFF_X1    Fall  0.2570 0.0000 0.0070          1.06234                                     MF            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_out_reg[14]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.44887  1.42116  1.87003           1       66.3061  c    K/M      | 
|    CTS_L1_tid1__c1_tid1__c92/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     mF            | 
|    CTS_L1_tid1__c1_tid1__c92/Z CLKBUF_X3     Rise  0.0570 0.0570 0.0390 21.6602  22.0921  43.7523           12      66.3061  mF   K/M      | 
|    CTS_L2_tid1__c3_tid1__c90/A CLKBUF_X2     Rise  0.0640 0.0070 0.0390          1.40591                                     mF            | 
|    CTS_L2_tid1__c3_tid1__c90/Z CLKBUF_X2     Rise  0.1070 0.0430 0.0130 1.30884  6.19538  7.50422           3       54.096   mF   K/M      | 
|    clk_gate_overflow_reg/CK    CLKGATETST_X4 Rise  0.1070 0.0000 0.0130          4.43894                                     mFA           | 
|    clk_gate_overflow_reg/GCK   CLKGATETST_X4 Rise  0.1320 0.0250 0.0050 0.221212 1.42116  1.64237           1       54.096   mFA  K/M      | 
|    CTS_L4_c_tid0_57/A          CLKBUF_X3     Rise  0.1320 0.0000 0.0050          1.42116                                     mF            | 
|    CTS_L4_c_tid0_57/Z          CLKBUF_X3     Rise  0.2000 0.0680 0.0670 49.5716  31.3386  80.9102           33      54.7377  mF   K/M      | 
|    c_out_reg[14]/CK            DFF_X1        Rise  0.2380 0.0380 0.0780          0.949653                                    MmF           | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2380 0.2380 | 
| library hold check                        |  0.0110 0.2490 | 
| data required time                        |  0.2490        | 
|                                           |                | 
| data arrival time                         |  0.2570        | 
| data required time                        | -0.2490        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0100        | 
--------------------------------------------------------------


 Timing Path to c_out_reg[22]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/Accumulator_reg[21] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c_out_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.44887  1.24879  1.69766           1       66.3061  c    K/M      | 
|    CTS_L1_tid1__c1_tid1__c92/A                        CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     mF            | 
|    CTS_L1_tid1__c1_tid1__c92/Z                        CLKBUF_X3 Rise  0.0550 0.0550 0.0380 21.6602  19.9101  41.5703           12      66.3061  mF   K/M      | 
|    CTS_L2_tid1__c5_tid1__c91/A                        CLKBUF_X1 Rise  0.0620 0.0070 0.0370          0.77983                                     mF            | 
|    CTS_L2_tid1__c5_tid1__c91/Z                        CLKBUF_X1 Rise  0.1340 0.0720 0.0360 6.75015  7.87776  14.6279           9       57.1624  mF   K/M      | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0            Rise  0.1340 0.0000                                                                           | 
| Data Path:                                                                                                                                                    | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[21]/CK DFFR_X1   Rise  0.1350 0.0010 0.0360          0.976605                                    MmF           | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[21]/Q  DFFR_X1   Fall  0.2320 0.0970 0.0080 0.660775 1.76895  2.42973           2       57.1624  MF            | 
|    unsigned_seq_multiplier_dut/c[45]                            Fall  0.2320 0.0000                                                                           | 
|    i_0_0_32/A1                                        AND2_X1   Fall  0.2320 0.0000 0.0080          0.874832                                                  | 
|    i_0_0_32/ZN                                        AND2_X1   Fall  0.2600 0.0280 0.0060 0.481093 1.06234  1.54343           1       57.1624                | 
|    c_out_reg[22]/D                                    DFF_X1    Fall  0.2600 0.0000 0.0060          1.06234                                     MF            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_out_reg[22]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.44887  1.42116  1.87003           1       66.3061  c    K/M      | 
|    CTS_L1_tid1__c1_tid1__c92/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     mF            | 
|    CTS_L1_tid1__c1_tid1__c92/Z CLKBUF_X3     Rise  0.0570 0.0570 0.0390 21.6602  22.0921  43.7523           12      66.3061  mF   K/M      | 
|    CTS_L2_tid1__c3_tid1__c90/A CLKBUF_X2     Rise  0.0640 0.0070 0.0390          1.40591                                     mF            | 
|    CTS_L2_tid1__c3_tid1__c90/Z CLKBUF_X2     Rise  0.1070 0.0430 0.0130 1.30884  6.19538  7.50422           3       54.096   mF   K/M      | 
|    clk_gate_overflow_reg/CK    CLKGATETST_X4 Rise  0.1070 0.0000 0.0130          4.43894                                     mFA           | 
|    clk_gate_overflow_reg/GCK   CLKGATETST_X4 Rise  0.1320 0.0250 0.0050 0.221212 1.42116  1.64237           1       54.096   mFA  K/M      | 
|    CTS_L4_c_tid0_57/A          CLKBUF_X3     Rise  0.1320 0.0000 0.0050          1.42116                                     mF            | 
|    CTS_L4_c_tid0_57/Z          CLKBUF_X3     Rise  0.2000 0.0680 0.0670 49.5716  31.3386  80.9102           33      54.7377  mF   K/M      | 
|    c_out_reg[22]/CK            DFF_X1        Rise  0.2410 0.0410 0.0780          0.949653                                    MmF           | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2410 0.2410 | 
| library hold check                        |  0.0110 0.2520 | 
| data required time                        |  0.2520        | 
|                                           |                | 
| data arrival time                         |  0.2600        | 
| data required time                        | -0.2520        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0100        | 
--------------------------------------------------------------


 Timing Path to c_out_reg[12]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/Accumulator_reg[11] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c_out_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                               Rise  0.0000 0.0000 0.0000 0.44887  1.24879  1.69766           1       66.3061  c    K/M      | 
|    CTS_L1_tid1__c1_tid1__c92/A                             CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     mF            | 
|    CTS_L1_tid1__c1_tid1__c92/Z                             CLKBUF_X3 Rise  0.0550 0.0550 0.0380 21.6602  19.9101  41.5703           12      66.3061  mF   K/M      | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_1                 Rise  0.0550 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/CTS_L2_tid1__c2_tid1__c56/A CLKBUF_X1 Rise  0.0590 0.0040 0.0370          0.77983                                     mF            | 
|    unsigned_seq_multiplier_dut/CTS_L2_tid1__c2_tid1__c56/Z CLKBUF_X1 Rise  0.1200 0.0610 0.0260 5.62564  4.40349  10.0291           5       54.7377  mF   K/M      | 
| Data Path:                                                                                                                                                         | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[11]/CK      DFFR_X1   Rise  0.1200 0.0000 0.0260          0.976605                                    MmF           | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[11]/Q       DFFR_X1   Fall  0.2160 0.0960 0.0080 1.23494  1.76895  3.00389           2       54.7377  MF            | 
|    unsigned_seq_multiplier_dut/c[35]                                 Fall  0.2160 0.0000                                                                           | 
|    i_0_0_22/A1                                             AND2_X1   Fall  0.2160 0.0000 0.0080          0.874832                                                  | 
|    i_0_0_22/ZN                                             AND2_X1   Fall  0.2440 0.0280 0.0060 0.69368  1.06234  1.75602           1       54.7377                | 
|    c_out_reg[12]/D                                         DFF_X1    Fall  0.2440 0.0000 0.0060          1.06234                                     MF            | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_out_reg[12]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.44887  1.42116  1.87003           1       66.3061  c    K/M      | 
|    CTS_L1_tid1__c1_tid1__c92/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     mF            | 
|    CTS_L1_tid1__c1_tid1__c92/Z CLKBUF_X3     Rise  0.0570 0.0570 0.0390 21.6602  22.0921  43.7523           12      66.3061  mF   K/M      | 
|    CTS_L2_tid1__c3_tid1__c90/A CLKBUF_X2     Rise  0.0640 0.0070 0.0390          1.40591                                     mF            | 
|    CTS_L2_tid1__c3_tid1__c90/Z CLKBUF_X2     Rise  0.1070 0.0430 0.0130 1.30884  6.19538  7.50422           3       54.096   mF   K/M      | 
|    clk_gate_overflow_reg/CK    CLKGATETST_X4 Rise  0.1070 0.0000 0.0130          4.43894                                     mFA           | 
|    clk_gate_overflow_reg/GCK   CLKGATETST_X4 Rise  0.1320 0.0250 0.0050 0.221212 1.42116  1.64237           1       54.096   mFA  K/M      | 
|    CTS_L4_c_tid0_57/A          CLKBUF_X3     Rise  0.1320 0.0000 0.0050          1.42116                                     mF            | 
|    CTS_L4_c_tid0_57/Z          CLKBUF_X3     Rise  0.2000 0.0680 0.0670 49.5716  31.3386  80.9102           33      54.7377  mF   K/M      | 
|    c_out_reg[12]/CK            DFF_X1        Rise  0.2240 0.0240 0.0780          0.949653                                    MmF           | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2240 0.2240 | 
| library hold check                        |  0.0110 0.2350 | 
| data required time                        |  0.2350        | 
|                                           |                | 
| data arrival time                         |  0.2440        | 
| data required time                        | -0.2350        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0110        | 
--------------------------------------------------------------


 Timing Path to c_out_reg[16]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/Accumulator_reg[15] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c_out_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.44887  1.24879  1.69766           1       66.3061  c    K/M      | 
|    CTS_L1_tid1__c1_tid1__c92/A                        CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     mF            | 
|    CTS_L1_tid1__c1_tid1__c92/Z                        CLKBUF_X3 Rise  0.0550 0.0550 0.0380 21.6602  19.9101  41.5703           12      66.3061  mF   K/M      | 
|    CTS_L2_tid1__c5_tid1__c91/A                        CLKBUF_X1 Rise  0.0620 0.0070 0.0370          0.77983                                     mF            | 
|    CTS_L2_tid1__c5_tid1__c91/Z                        CLKBUF_X1 Rise  0.1340 0.0720 0.0360 6.75015  7.87776  14.6279           9       57.1624  mF   K/M      | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0            Rise  0.1340 0.0000                                                                           | 
| Data Path:                                                                                                                                                    | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[15]/CK DFFR_X1   Rise  0.1350 0.0010 0.0360          0.976605                                    MmF           | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[15]/Q  DFFR_X1   Fall  0.2320 0.0970 0.0080 0.639277 1.76895  2.40823           2       54.9944  MF            | 
|    unsigned_seq_multiplier_dut/c[39]                            Fall  0.2320 0.0000                                                                           | 
|    i_0_0_26/A1                                        AND2_X1   Fall  0.2320 0.0000 0.0080          0.874832                                                  | 
|    i_0_0_26/ZN                                        AND2_X1   Fall  0.2600 0.0280 0.0060 0.479615 1.06234  1.54196           1       54.9944                | 
|    c_out_reg[16]/D                                    DFF_X1    Fall  0.2600 0.0000 0.0060          1.06234                                     MF            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_out_reg[16]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.44887  1.42116  1.87003           1       66.3061  c    K/M      | 
|    CTS_L1_tid1__c1_tid1__c92/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     mF            | 
|    CTS_L1_tid1__c1_tid1__c92/Z CLKBUF_X3     Rise  0.0570 0.0570 0.0390 21.6602  22.0921  43.7523           12      66.3061  mF   K/M      | 
|    CTS_L2_tid1__c3_tid1__c90/A CLKBUF_X2     Rise  0.0640 0.0070 0.0390          1.40591                                     mF            | 
|    CTS_L2_tid1__c3_tid1__c90/Z CLKBUF_X2     Rise  0.1070 0.0430 0.0130 1.30884  6.19538  7.50422           3       54.096   mF   K/M      | 
|    clk_gate_overflow_reg/CK    CLKGATETST_X4 Rise  0.1070 0.0000 0.0130          4.43894                                     mFA           | 
|    clk_gate_overflow_reg/GCK   CLKGATETST_X4 Rise  0.1320 0.0250 0.0050 0.221212 1.42116  1.64237           1       54.096   mFA  K/M      | 
|    CTS_L4_c_tid0_57/A          CLKBUF_X3     Rise  0.1320 0.0000 0.0050          1.42116                                     mF            | 
|    CTS_L4_c_tid0_57/Z          CLKBUF_X3     Rise  0.2000 0.0680 0.0670 49.5716  31.3386  80.9102           33      54.7377  mF   K/M      | 
|    c_out_reg[16]/CK            DFF_X1        Rise  0.2370 0.0370 0.0780          0.949653                                    MmF           | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2370 0.2370 | 
| library hold check                        |  0.0110 0.2480 | 
| data required time                        |  0.2480        | 
|                                           |                | 
| data arrival time                         |  0.2600        | 
| data required time                        | -0.2480        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0140        | 
--------------------------------------------------------------


 Timing Path to c_out_reg[21]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/Accumulator_reg[20] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c_out_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.44887  1.24879  1.69766           1       66.3061  c    K/M      | 
|    CTS_L1_tid1__c1_tid1__c92/A                        CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     mF            | 
|    CTS_L1_tid1__c1_tid1__c92/Z                        CLKBUF_X3 Rise  0.0550 0.0550 0.0380 21.6602  19.9101  41.5703           12      66.3061  mF   K/M      | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_2            Rise  0.0550 0.0000                                                                           | 
| Data Path:                                                                                                                                                    | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[20]/CK DFFR_X1   Rise  0.0620 0.0070 0.0370          0.976605                                    MmF           | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[20]/Q  DFFR_X1   Fall  0.1600 0.0980 0.0080 0.859365 1.76895  2.62832           2       57.1624  MF            | 
|    unsigned_seq_multiplier_dut/c[44]                            Fall  0.1600 0.0000                                                                           | 
|    i_0_0_31/A1                                        AND2_X1   Fall  0.1600 0.0000 0.0080          0.874832                                                  | 
|    i_0_0_31/ZN                                        AND2_X1   Fall  0.1860 0.0260 0.0050 0.170352 0.699202 0.869554          1       57.1624                | 
|    CLOCK_slh__c108/A                                  CLKBUF_X1 Fall  0.1860 0.0000 0.0050          0.699202                                                  | 
|    CLOCK_slh__c108/Z                                  CLKBUF_X1 Fall  0.2100 0.0240 0.0060 0.170352 0.699202 0.869554          1       57.1624                | 
|    CLOCK_slh__c109/A                                  CLKBUF_X1 Fall  0.2100 0.0000 0.0060          0.699202                                                  | 
|    CLOCK_slh__c109/Z                                  CLKBUF_X1 Fall  0.2350 0.0250 0.0060 0.170352 0.699202 0.869554          1       57.1624                | 
|    CLOCK_slh__c110/A                                  CLKBUF_X1 Fall  0.2350 0.0000 0.0060          0.699202                                                  | 
|    CLOCK_slh__c110/Z                                  CLKBUF_X1 Fall  0.2650 0.0300 0.0090 1.2168   1.06234  2.27914           1       57.1624                | 
|    c_out_reg[21]/D                                    DFF_X1    Fall  0.2650 0.0000 0.0090          1.06234                                     MF            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_out_reg[21]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.44887  1.42116  1.87003           1       66.3061  c    K/M      | 
|    CTS_L1_tid1__c1_tid1__c92/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     mF            | 
|    CTS_L1_tid1__c1_tid1__c92/Z CLKBUF_X3     Rise  0.0570 0.0570 0.0390 21.6602  22.0921  43.7523           12      66.3061  mF   K/M      | 
|    CTS_L2_tid1__c3_tid1__c90/A CLKBUF_X2     Rise  0.0640 0.0070 0.0390          1.40591                                     mF            | 
|    CTS_L2_tid1__c3_tid1__c90/Z CLKBUF_X2     Rise  0.1070 0.0430 0.0130 1.30884  6.19538  7.50422           3       54.096   mF   K/M      | 
|    clk_gate_overflow_reg/CK    CLKGATETST_X4 Rise  0.1070 0.0000 0.0130          4.43894                                     mFA           | 
|    clk_gate_overflow_reg/GCK   CLKGATETST_X4 Rise  0.1320 0.0250 0.0050 0.221212 1.42116  1.64237           1       54.096   mFA  K/M      | 
|    CTS_L4_c_tid0_57/A          CLKBUF_X3     Rise  0.1320 0.0000 0.0050          1.42116                                     mF            | 
|    CTS_L4_c_tid0_57/Z          CLKBUF_X3     Rise  0.2000 0.0680 0.0670 49.5716  31.3386  80.9102           33      54.7377  mF   K/M      | 
|    c_out_reg[21]/CK            DFF_X1        Rise  0.2420 0.0420 0.0780          0.949653                                    MmF           | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2420 0.2420 | 
| library hold check                        |  0.0110 0.2530 | 
| data required time                        |  0.2530        | 
|                                           |                | 
| data arrival time                         |  0.2650        | 
| data required time                        | -0.2530        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0140        | 
--------------------------------------------------------------


 Timing Path to c_out_reg[15]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/Accumulator_reg[14] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c_out_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.44887  1.24879  1.69766           1       66.3061  c    K/M      | 
|    CTS_L1_tid1__c1_tid1__c92/A                        CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     mF            | 
|    CTS_L1_tid1__c1_tid1__c92/Z                        CLKBUF_X3 Rise  0.0550 0.0550 0.0380 21.6602  19.9101  41.5703           12      66.3061  mF   K/M      | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_5            Rise  0.0550 0.0000                                                                           | 
| Data Path:                                                                                                                                                    | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[14]/CK DFFR_X1   Rise  0.0590 0.0040 0.0370          0.976605                                    MmF           | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[14]/Q  DFFR_X1   Fall  0.1580 0.0990 0.0080 1.32663  1.76895  3.09558           2       54.9944  MF            | 
|    unsigned_seq_multiplier_dut/c[38]                            Fall  0.1580 0.0000                                                                           | 
|    i_0_0_25/A1                                        AND2_X1   Fall  0.1580 0.0000 0.0080          0.874832                                                  | 
|    i_0_0_25/ZN                                        AND2_X1   Fall  0.1850 0.0270 0.0060 0.69368  0.699202 1.39288           1       54.9944                | 
|    CLOCK_slh__c114/A                                  CLKBUF_X1 Fall  0.1850 0.0000 0.0060          0.699202                                                  | 
|    CLOCK_slh__c114/Z                                  CLKBUF_X1 Fall  0.2100 0.0250 0.0060 0.170352 0.699202 0.869554          1       54.9944                | 
|    CLOCK_slh__c115/A                                  CLKBUF_X1 Fall  0.2100 0.0000 0.0060          0.699202                                                  | 
|    CLOCK_slh__c115/Z                                  CLKBUF_X1 Fall  0.2350 0.0250 0.0060 0.170352 0.699202 0.869554          1       54.9944                | 
|    CLOCK_slh__c116/A                                  CLKBUF_X1 Fall  0.2350 0.0000 0.0060          0.699202                                                  | 
|    CLOCK_slh__c116/Z                                  CLKBUF_X1 Fall  0.2640 0.0290 0.0080 0.879607 1.06234  1.94195           1       54.9944                | 
|    c_out_reg[15]/D                                    DFF_X1    Fall  0.2640 0.0000 0.0080          1.06234                                     MF            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_out_reg[15]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.44887  1.42116  1.87003           1       66.3061  c    K/M      | 
|    CTS_L1_tid1__c1_tid1__c92/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     mF            | 
|    CTS_L1_tid1__c1_tid1__c92/Z CLKBUF_X3     Rise  0.0570 0.0570 0.0390 21.6602  22.0921  43.7523           12      66.3061  mF   K/M      | 
|    CTS_L2_tid1__c3_tid1__c90/A CLKBUF_X2     Rise  0.0640 0.0070 0.0390          1.40591                                     mF            | 
|    CTS_L2_tid1__c3_tid1__c90/Z CLKBUF_X2     Rise  0.1070 0.0430 0.0130 1.30884  6.19538  7.50422           3       54.096   mF   K/M      | 
|    clk_gate_overflow_reg/CK    CLKGATETST_X4 Rise  0.1070 0.0000 0.0130          4.43894                                     mFA           | 
|    clk_gate_overflow_reg/GCK   CLKGATETST_X4 Rise  0.1320 0.0250 0.0050 0.221212 1.42116  1.64237           1       54.096   mFA  K/M      | 
|    CTS_L4_c_tid0_57/A          CLKBUF_X3     Rise  0.1320 0.0000 0.0050          1.42116                                     mF            | 
|    CTS_L4_c_tid0_57/Z          CLKBUF_X3     Rise  0.2000 0.0680 0.0670 49.5716  31.3386  80.9102           33      54.7377  mF   K/M      | 
|    c_out_reg[15]/CK            DFF_X1        Rise  0.2390 0.0390 0.0780          0.949653                                    MmF           | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2390 0.2390 | 
| library hold check                        |  0.0110 0.2500 | 
| data required time                        |  0.2500        | 
|                                           |                | 
| data arrival time                         |  0.2640        | 
| data required time                        | -0.2500        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0160        | 
--------------------------------------------------------------


 Timing Path to c_out_reg[10]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/Accumulator_reg[9] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c_out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                               Rise  0.0000 0.0000 0.0000 0.44887  1.24879  1.69766           1       66.3061  c    K/M      | 
|    CTS_L1_tid1__c1_tid1__c92/A                             CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     mF            | 
|    CTS_L1_tid1__c1_tid1__c92/Z                             CLKBUF_X3 Rise  0.0550 0.0550 0.0380 21.6602  19.9101  41.5703           12      66.3061  mF   K/M      | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_1                 Rise  0.0550 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/CTS_L2_tid1__c2_tid1__c56/A CLKBUF_X1 Rise  0.0590 0.0040 0.0370          0.77983                                     mF            | 
|    unsigned_seq_multiplier_dut/CTS_L2_tid1__c2_tid1__c56/Z CLKBUF_X1 Rise  0.1200 0.0610 0.0260 5.62564  4.40349  10.0291           5       54.7377  mF   K/M      | 
| Data Path:                                                                                                                                                         | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[9]/CK       DFFR_X1   Rise  0.1200 0.0000 0.0260          0.976605                                    MmF           | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[9]/Q        DFFR_X1   Fall  0.2160 0.0960 0.0080 1.21462  1.76895  2.98357           2       54.7377  MF            | 
|    unsigned_seq_multiplier_dut/c[33]                                 Fall  0.2160 0.0000                                                                           | 
|    i_0_0_20/A1                                             AND2_X1   Fall  0.2160 0.0000 0.0080          0.874832                                                  | 
|    i_0_0_20/ZN                                             AND2_X1   Fall  0.2420 0.0260 0.0050 0.170352 0.699202 0.869554          1       54.7377                | 
|    CLOCK_slh__c124/A                                       CLKBUF_X1 Fall  0.2420 0.0000 0.0050          0.699202                                                  | 
|    CLOCK_slh__c124/Z                                       CLKBUF_X1 Fall  0.2700 0.0280 0.0080 0.79092  1.06234  1.85326           1       54.7377                | 
|    c_out_reg[10]/D                                         DFF_X1    Fall  0.2700 0.0000 0.0080          1.06234                                     MF            | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_out_reg[10]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.44887  1.42116  1.87003           1       66.3061  c    K/M      | 
|    CTS_L1_tid1__c1_tid1__c92/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     mF            | 
|    CTS_L1_tid1__c1_tid1__c92/Z CLKBUF_X3     Rise  0.0570 0.0570 0.0390 21.6602  22.0921  43.7523           12      66.3061  mF   K/M      | 
|    CTS_L2_tid1__c3_tid1__c90/A CLKBUF_X2     Rise  0.0640 0.0070 0.0390          1.40591                                     mF            | 
|    CTS_L2_tid1__c3_tid1__c90/Z CLKBUF_X2     Rise  0.1070 0.0430 0.0130 1.30884  6.19538  7.50422           3       54.096   mF   K/M      | 
|    clk_gate_overflow_reg/CK    CLKGATETST_X4 Rise  0.1070 0.0000 0.0130          4.43894                                     mFA           | 
|    clk_gate_overflow_reg/GCK   CLKGATETST_X4 Rise  0.1320 0.0250 0.0050 0.221212 1.42116  1.64237           1       54.096   mFA  K/M      | 
|    CTS_L4_c_tid0_57/A          CLKBUF_X3     Rise  0.1320 0.0000 0.0050          1.42116                                     mF            | 
|    CTS_L4_c_tid0_57/Z          CLKBUF_X3     Rise  0.2000 0.0680 0.0670 49.5716  31.3386  80.9102           33      54.7377  mF   K/M      | 
|    c_out_reg[10]/CK            DFF_X1        Rise  0.2410 0.0410 0.0780          0.949653                                    MmF           | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2410 0.2410 | 
| library hold check                        |  0.0110 0.2520 | 
| data required time                        |  0.2520        | 
|                                           |                | 
| data arrival time                         |  0.2700        | 
| data required time                        | -0.2520        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0200        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/B_r_reg[23]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/Accumulator_reg[0] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/B_r_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                         Rise  0.0000 0.0000 0.0000 0.44887  1.24879  1.69766           1       66.3061  c    K/M      | 
|    CTS_L1_tid1__c1_tid1__c92/A                       CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     mF            | 
|    CTS_L1_tid1__c1_tid1__c92/Z                       CLKBUF_X3 Rise  0.0550 0.0550 0.0380 21.6602  19.9101  41.5703           12      66.3061  mF   K/M      | 
|    CTS_L2_tid1__c3_tid1__c90/A                       CLKBUF_X2 Rise  0.0620 0.0070 0.0370          1.40591                                     mF            | 
|    CTS_L2_tid1__c3_tid1__c90/Z                       CLKBUF_X2 Rise  0.1030 0.0410 0.0120 1.30884  5.58149  6.89033           3       54.096   mF   K/M      | 
|    unsigned_seq_multiplier_dut/clk_CTS_1_PP_2                  Rise  0.1030 0.0000                                                                           | 
| Data Path:                                                                                                                                                   | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[0]/CK DFFR_X1   Rise  0.1030 0.0000 0.0120          0.976605                                    MmF           | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[0]/Q  DFFR_X1   Fall  0.1950 0.0920 0.0080 1.21447  1.76895  2.98342           2       54.096   MF            | 
|    unsigned_seq_multiplier_dut/i_1_73/A2             AND2_X1   Fall  0.1950 0.0000 0.0080          0.894119                                                  | 
|    unsigned_seq_multiplier_dut/i_1_73/ZN             AND2_X1   Fall  0.2290 0.0340 0.0080 0.484048 3.34175  3.8258            1       54.096                 | 
|    unsigned_seq_multiplier_dut/i_4/Accumulator[0]              Fall  0.2290 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/i_4/i_0/B             HA_X1     Fall  0.2290 0.0000 0.0080          3.34175                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_0/S             HA_X1     Rise  0.2620 0.0330 0.0210 1.1267   1.06234  2.18904           1       54.096                 | 
|    unsigned_seq_multiplier_dut/i_4/Accumulator1[0]             Rise  0.2620 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/B_r_reg[23]/D         DFF_X1    Rise  0.2620 0.0000 0.0210          1.14029                                     MF            | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/B_r_reg[23]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.44887  1.42116  1.87003           1       66.3061  c    K/M      | 
|    CTS_L1_tid1__c1_tid1__c92/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     mF            | 
|    CTS_L1_tid1__c1_tid1__c92/Z                       CLKBUF_X3     Rise  0.0570 0.0570 0.0390 21.6602  22.0921  43.7523           12      66.3061  mF   K/M      | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_4               Rise  0.0570 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X8 Rise  0.0600 0.0030 0.0390          7.95918                                     mFA           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X8 Rise  0.0920 0.0320 0.0070 6.99723  1.42116  8.41839           1       54.9944  mFA  K/M      | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0930 0.0010 0.0070          1.42116                                     mF            | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1930 0.1000 0.0880 56.5856  44.6337  101.219           47      54.9944  mF   K/M      | 
|    unsigned_seq_multiplier_dut/B_r_reg[23]/CK        DFF_X1        Rise  0.2170 0.0240 0.0880          0.949653                                    MmF           | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2170 0.2170 | 
| library hold check                        |  0.0250 0.2420 | 
| data required time                        |  0.2420        | 
|                                           |                | 
| data arrival time                         |  0.2620        | 
| data required time                        | -0.2420        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0220        | 
--------------------------------------------------------------


 Timing Path to c_out_reg[1]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/Accumulator_reg[0] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c_out_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                         Rise  0.0000 0.0000 0.0000 0.44887  1.24879  1.69766           1       66.3061  c    K/M      | 
|    CTS_L1_tid1__c1_tid1__c92/A                       CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     mF            | 
|    CTS_L1_tid1__c1_tid1__c92/Z                       CLKBUF_X3 Rise  0.0550 0.0550 0.0380 21.6602  19.9101  41.5703           12      66.3061  mF   K/M      | 
|    CTS_L2_tid1__c3_tid1__c90/A                       CLKBUF_X2 Rise  0.0620 0.0070 0.0370          1.40591                                     mF            | 
|    CTS_L2_tid1__c3_tid1__c90/Z                       CLKBUF_X2 Rise  0.1030 0.0410 0.0120 1.30884  5.58149  6.89033           3       54.096   mF   K/M      | 
|    unsigned_seq_multiplier_dut/clk_CTS_1_PP_2                  Rise  0.1030 0.0000                                                                           | 
| Data Path:                                                                                                                                                   | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[0]/CK DFFR_X1   Rise  0.1030 0.0000 0.0120          0.976605                                    MmF           | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[0]/Q  DFFR_X1   Fall  0.1950 0.0920 0.0080 1.21447  1.76895  2.98342           2       54.096   MF            | 
|    unsigned_seq_multiplier_dut/c[24]                           Fall  0.1950 0.0000                                                                           | 
|    i_0_0_11/A1                                       AND2_X1   Fall  0.1950 0.0000 0.0080          0.874832                                                  | 
|    i_0_0_11/ZN                                       AND2_X1   Fall  0.2210 0.0260 0.0050 0.170352 0.699202 0.869554          1       54.096                 | 
|    CLOCK_slh__c120/A                                 CLKBUF_X1 Fall  0.2210 0.0000 0.0050          0.699202                                                  | 
|    CLOCK_slh__c120/Z                                 CLKBUF_X1 Fall  0.2450 0.0240 0.0060 0.170352 0.699202 0.869554          1       54.096                 | 
|    CLOCK_slh__c121/A                                 CLKBUF_X1 Fall  0.2450 0.0000 0.0060          0.699202                                                  | 
|    CLOCK_slh__c121/Z                                 CLKBUF_X1 Fall  0.2720 0.0270 0.0070 0.299637 1.06234  1.36198           1       54.096                 | 
|    c_out_reg[1]/D                                    DFF_X1    Fall  0.2720 0.0000 0.0070          1.06234                                     MF            | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_out_reg[1]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.44887  1.42116  1.87003           1       66.3061  c    K/M      | 
|    CTS_L1_tid1__c1_tid1__c92/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     mF            | 
|    CTS_L1_tid1__c1_tid1__c92/Z CLKBUF_X3     Rise  0.0570 0.0570 0.0390 21.6602  22.0921  43.7523           12      66.3061  mF   K/M      | 
|    CTS_L2_tid1__c3_tid1__c90/A CLKBUF_X2     Rise  0.0640 0.0070 0.0390          1.40591                                     mF            | 
|    CTS_L2_tid1__c3_tid1__c90/Z CLKBUF_X2     Rise  0.1070 0.0430 0.0130 1.30884  6.19538  7.50422           3       54.096   mF   K/M      | 
|    clk_gate_overflow_reg/CK    CLKGATETST_X4 Rise  0.1070 0.0000 0.0130          4.43894                                     mFA           | 
|    clk_gate_overflow_reg/GCK   CLKGATETST_X4 Rise  0.1320 0.0250 0.0050 0.221212 1.42116  1.64237           1       54.096   mFA  K/M      | 
|    CTS_L4_c_tid0_57/A          CLKBUF_X3     Rise  0.1320 0.0000 0.0050          1.42116                                     mF            | 
|    CTS_L4_c_tid0_57/Z          CLKBUF_X3     Rise  0.2000 0.0680 0.0670 49.5716  31.3386  80.9102           33      54.7377  mF   K/M      | 
|    c_out_reg[1]/CK             DFF_X1        Rise  0.2410 0.0410 0.0780          0.949653                                    MmF           | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2410 0.2410 | 
| library hold check                        |  0.0110 0.2520 | 
| data required time                        |  0.2520        | 
|                                           |                | 
| data arrival time                         |  0.2720        | 
| data required time                        | -0.2520        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0220        | 
--------------------------------------------------------------


 Timing Path to c_out_reg[11]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/Accumulator_reg[10] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c_out_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                               Rise  0.0000 0.0000 0.0000 0.44887  1.24879  1.69766           1       66.3061  c    K/M      | 
|    CTS_L1_tid1__c1_tid1__c92/A                             CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     mF            | 
|    CTS_L1_tid1__c1_tid1__c92/Z                             CLKBUF_X3 Rise  0.0550 0.0550 0.0380 21.6602  19.9101  41.5703           12      66.3061  mF   K/M      | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_1                 Rise  0.0550 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/CTS_L2_tid1__c2_tid1__c56/A CLKBUF_X1 Rise  0.0590 0.0040 0.0370          0.77983                                     mF            | 
|    unsigned_seq_multiplier_dut/CTS_L2_tid1__c2_tid1__c56/Z CLKBUF_X1 Rise  0.1200 0.0610 0.0260 5.62564  4.40349  10.0291           5       54.7377  mF   K/M      | 
| Data Path:                                                                                                                                                         | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[10]/CK      DFFR_X1   Rise  0.1200 0.0000 0.0260          0.976605                                    MmF           | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[10]/Q       DFFR_X1   Fall  0.2160 0.0960 0.0080 1.26226  1.76895  3.03121           2       54.7377  MF            | 
|    unsigned_seq_multiplier_dut/c[34]                                 Fall  0.2160 0.0000                                                                           | 
|    i_0_0_21/A1                                             AND2_X1   Fall  0.2160 0.0000 0.0080          0.874832                                                  | 
|    i_0_0_21/ZN                                             AND2_X1   Fall  0.2420 0.0260 0.0050 0.170352 0.699202 0.869554          1       54.7377                | 
|    CLOCK_slh__c126/A                                       CLKBUF_X1 Fall  0.2420 0.0000 0.0050          0.699202                                                  | 
|    CLOCK_slh__c126/Z                                       CLKBUF_X1 Fall  0.2720 0.0300 0.0090 1.38286  1.06234  2.4452            1       54.7377                | 
|    c_out_reg[11]/D                                         DFF_X1    Fall  0.2720 0.0000 0.0090          1.06234                                     MF            | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_out_reg[11]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.44887  1.42116  1.87003           1       66.3061  c    K/M      | 
|    CTS_L1_tid1__c1_tid1__c92/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     mF            | 
|    CTS_L1_tid1__c1_tid1__c92/Z CLKBUF_X3     Rise  0.0570 0.0570 0.0390 21.6602  22.0921  43.7523           12      66.3061  mF   K/M      | 
|    CTS_L2_tid1__c3_tid1__c90/A CLKBUF_X2     Rise  0.0640 0.0070 0.0390          1.40591                                     mF            | 
|    CTS_L2_tid1__c3_tid1__c90/Z CLKBUF_X2     Rise  0.1070 0.0430 0.0130 1.30884  6.19538  7.50422           3       54.096   mF   K/M      | 
|    clk_gate_overflow_reg/CK    CLKGATETST_X4 Rise  0.1070 0.0000 0.0130          4.43894                                     mFA           | 
|    clk_gate_overflow_reg/GCK   CLKGATETST_X4 Rise  0.1320 0.0250 0.0050 0.221212 1.42116  1.64237           1       54.096   mFA  K/M      | 
|    CTS_L4_c_tid0_57/A          CLKBUF_X3     Rise  0.1320 0.0000 0.0050          1.42116                                     mF            | 
|    CTS_L4_c_tid0_57/Z          CLKBUF_X3     Rise  0.2000 0.0680 0.0670 49.5716  31.3386  80.9102           33      54.7377  mF   K/M      | 
|    c_out_reg[11]/CK            DFF_X1        Rise  0.2410 0.0410 0.0780          0.949653                                    MmF           | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2410 0.2410 | 
| library hold check                        |  0.0110 0.2520 | 
| data required time                        |  0.2520        | 
|                                           |                | 
| data arrival time                         |  0.2720        | 
| data required time                        | -0.2520        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0220        | 
--------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 355M, CVMEM - 1789M, PVMEM - 2637M)
