\doxysection{ADC\+\_\+\+Channel\+Conf\+Type\+Def Struct Reference}
\hypertarget{struct_a_d_c___channel_conf_type_def}{}\label{struct_a_d_c___channel_conf_type_def}\index{ADC\_ChannelConfTypeDef@{ADC\_ChannelConfTypeDef}}


Structure definition of ADC channel for regular group.  




{\ttfamily \#include $<$stm32f4xx\+\_\+hal\+\_\+adc.\+h$>$}



Collaboration diagram for ADC\+\_\+\+Channel\+Conf\+Type\+Def\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=209pt]{struct_a_d_c___channel_conf_type_def__coll__graph}
\end{center}
\end{figure}
\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___channel_conf_type_def_ae82bf9242a014164f9f6907f29782c44}{Channel}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___channel_conf_type_def_ab926cc2abe3d17aeaf637d499aef6b1b}{Rank}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___channel_conf_type_def_a72e649848c8a14f0adcba783cfb3b2cd}{Sampling\+Time}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___channel_conf_type_def_a674f76759cbcc4b3efb7f8db8aed67bb}{Offset}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Structure definition of ADC channel for regular group. 

\begin{DoxyNote}{Note}
The setting of these parameters with function \doxylink{group___a_d_c___exported___functions___group3_gac6f70c4927204d6f50ab44c8e4800106}{HAL\+\_\+\+ADC\+\_\+\+Config\+Channel()} is conditioned to ADC state. ADC can be either disabled or enabled without conversion on going on regular group. 
\end{DoxyNote}


Definition at line \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source_l00117}{117}} of file \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source}{stm32f4xx\+\_\+hal\+\_\+adc.\+h}}.



\label{doc-variable-members}
\Hypertarget{struct_a_d_c___channel_conf_type_def_doc-variable-members}
\doxysubsection{Field Documentation}
\Hypertarget{struct_a_d_c___channel_conf_type_def_ae82bf9242a014164f9f6907f29782c44}\index{ADC\_ChannelConfTypeDef@{ADC\_ChannelConfTypeDef}!Channel@{Channel}}
\index{Channel@{Channel}!ADC\_ChannelConfTypeDef@{ADC\_ChannelConfTypeDef}}
\doxysubsubsection{\texorpdfstring{Channel}{Channel}}
{\footnotesize\ttfamily \label{struct_a_d_c___channel_conf_type_def_ae82bf9242a014164f9f6907f29782c44} 
uint32\+\_\+t Channel}

Specifies the channel to configure into ADC regular group. This parameter can be a value of \doxylink{group___a_d_c__channels}{ADC Common Channels} 

Definition at line \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source_l00119}{119}} of file \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source}{stm32f4xx\+\_\+hal\+\_\+adc.\+h}}.

\Hypertarget{struct_a_d_c___channel_conf_type_def_a674f76759cbcc4b3efb7f8db8aed67bb}\index{ADC\_ChannelConfTypeDef@{ADC\_ChannelConfTypeDef}!Offset@{Offset}}
\index{Offset@{Offset}!ADC\_ChannelConfTypeDef@{ADC\_ChannelConfTypeDef}}
\doxysubsubsection{\texorpdfstring{Offset}{Offset}}
{\footnotesize\ttfamily \label{struct_a_d_c___channel_conf_type_def_a674f76759cbcc4b3efb7f8db8aed67bb} 
uint32\+\_\+t Offset}

Reserved for future use, can be set to 0 

Definition at line \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source_l00132}{132}} of file \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source}{stm32f4xx\+\_\+hal\+\_\+adc.\+h}}.

\Hypertarget{struct_a_d_c___channel_conf_type_def_ab926cc2abe3d17aeaf637d499aef6b1b}\index{ADC\_ChannelConfTypeDef@{ADC\_ChannelConfTypeDef}!Rank@{Rank}}
\index{Rank@{Rank}!ADC\_ChannelConfTypeDef@{ADC\_ChannelConfTypeDef}}
\doxysubsubsection{\texorpdfstring{Rank}{Rank}}
{\footnotesize\ttfamily \label{struct_a_d_c___channel_conf_type_def_ab926cc2abe3d17aeaf637d499aef6b1b} 
uint32\+\_\+t Rank}

Specifies the rank in the regular group sequencer. This parameter must be a number between Min\+\_\+\+Data = 1 and Max\+\_\+\+Data = 16 

Definition at line \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source_l00121}{121}} of file \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source}{stm32f4xx\+\_\+hal\+\_\+adc.\+h}}.

\Hypertarget{struct_a_d_c___channel_conf_type_def_a72e649848c8a14f0adcba783cfb3b2cd}\index{ADC\_ChannelConfTypeDef@{ADC\_ChannelConfTypeDef}!SamplingTime@{SamplingTime}}
\index{SamplingTime@{SamplingTime}!ADC\_ChannelConfTypeDef@{ADC\_ChannelConfTypeDef}}
\doxysubsubsection{\texorpdfstring{SamplingTime}{SamplingTime}}
{\footnotesize\ttfamily \label{struct_a_d_c___channel_conf_type_def_a72e649848c8a14f0adcba783cfb3b2cd} 
uint32\+\_\+t Sampling\+Time}

Sampling time value to be set for the selected channel. Unit\+: ADC clock cycles Conversion time is the addition of sampling time and processing time (12 ADC clock cycles at ADC resolution 12 bits, 11 cycles at 10 bits, 9 cycles at 8 bits, 7 cycles at 6 bits). This parameter can be a value of \doxylink{group___a_d_c__sampling__times}{ADC Sampling Times} Caution\+: This parameter updates the parameter property of the channel, that can be used into regular and/or injected groups. If this same channel has been previously configured in the other group (regular/injected), it will be updated to last setting. Note\+: In case of usage of internal measurement channels (Vref\+Int/\+Vbat/\+Temp\+Sensor), sampling time constraints must be respected (sampling time can be adjusted in function of ADC clock frequency and sampling time setting) Refer to device datasheet for timings values, parameters TS\+\_\+vrefint, TS\+\_\+temp (values rough order\+: 4us min). 

Definition at line \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source_l00123}{123}} of file \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source}{stm32f4xx\+\_\+hal\+\_\+adc.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+STM32\+F4xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__hal__adc_8h}{stm32f4xx\+\_\+hal\+\_\+adc.\+h}}\end{DoxyCompactItemize}
