Information: Updating design information... (UID-85)
Warning: There are infeasible paths detected in your design that were ignored during optimization. Please run 'report_timing -attributes' and/or 'create_qor_snapshot/query_qor_snapshot -infeasible_paths' to identify these paths.  (OPT-1721)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : IIR_filter
Version: O-2018.06-SP4
Date   : Wed Nov 17 15:12:37 2021
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: A_1[11] (input port clocked by myCLOCK)
  Endpoint: ROUT/b_reg[12]
            (rising edge-triggered flip-flop clocked by myCLOCK)
  Path Group: myCLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  IIR_filter         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock myCLOCK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.50       0.50 f
  A_1[11] (in)                                            0.00       0.50 f
  M3/IN2[11] (multiplier_0)                               0.00       0.50 f
  M3/mult_17/b[11] (multiplier_0_DW_mult_tc_2)            0.00       0.50 f
  M3/mult_17/U1421/ZN (XNOR2_X1)                          0.07       0.57 f
  M3/mult_17/U1375/ZN (OAI22_X1)                          0.09       0.66 r
  M3/mult_17/U1030/ZN (XNOR2_X1)                          0.07       0.74 r
  M3/mult_17/U1029/ZN (XNOR2_X1)                          0.07       0.81 r
  M3/mult_17/U862/Z (XOR2_X1)                             0.08       0.88 r
  M3/mult_17/U861/Z (XOR2_X1)                             0.08       0.97 r
  M3/mult_17/U735/ZN (INV_X1)                             0.03       0.99 f
  M3/mult_17/U716/ZN (OR2_X1)                             0.06       1.05 f
  M3/mult_17/U904/ZN (AOI21_X1)                           0.05       1.11 r
  M3/mult_17/U928/ZN (NOR2_X1)                            0.04       1.14 f
  M3/mult_17/U865/ZN (NOR2_X1)                            0.05       1.19 r
  M3/mult_17/U863/ZN (NAND2_X1)                           0.03       1.22 f
  M3/mult_17/U757/ZN (OAI21_X1)                           0.07       1.29 r
  M3/mult_17/U745/ZN (AOI21_X1)                           0.04       1.33 f
  M3/mult_17/U741/ZN (XNOR2_X1)                           0.06       1.39 f
  M3/mult_17/product[22] (multiplier_0_DW_mult_tc_2)      0.00       1.39 f
  M3/MULT[22] (multiplier_0)                              0.00       1.39 f
  S1/IN2[9] (subtractor)                                  0.00       1.39 f
  S1/sub_17/B[9] (subtractor_DW01_sub_2)                  0.00       1.39 f
  S1/sub_17/U161/ZN (INV_X1)                              0.04       1.43 r
  S1/sub_17/U162/ZN (NOR2_X1)                             0.03       1.46 f
  S1/sub_17/U181/ZN (NOR2_X1)                             0.05       1.50 r
  S1/sub_17/U172/ZN (NAND2_X1)                            0.04       1.54 f
  S1/sub_17/U173/ZN (OAI21_X1)                            0.07       1.61 r
  S1/sub_17/U198/ZN (AOI21_X1)                            0.04       1.66 f
  S1/sub_17/U256/ZN (XNOR2_X2)                            0.08       1.74 f
  S1/sub_17/DIFF[12] (subtractor_DW01_sub_2)              0.00       1.74 f
  S1/SUB[12] (subtractor)                                 0.00       1.74 f
  M1/IN1[12] (multiplier_2)                               0.00       1.74 f
  M1/mult_17/a[12] (multiplier_2_DW_mult_tc_2)            0.00       1.74 f
  M1/mult_17/U1237/ZN (XNOR2_X1)                          0.07       1.81 f
  M1/mult_17/U1113/ZN (OAI22_X1)                          0.06       1.87 r
  M1/mult_17/U304/S (FA_X1)                               0.12       2.00 f
  M1/mult_17/U302/CO (FA_X1)                              0.10       2.10 f
  M1/mult_17/U836/ZN (XNOR2_X1)                           0.06       2.16 f
  M1/mult_17/U907/ZN (XNOR2_X1)                           0.06       2.22 f
  M1/mult_17/U808/ZN (NOR2_X1)                            0.06       2.28 r
  M1/mult_17/U735/ZN (NOR2_X1)                            0.03       2.31 f
  M1/mult_17/U732/ZN (AOI21_X1)                           0.04       2.35 r
  M1/mult_17/U728/ZN (OAI21_X1)                           0.04       2.40 f
  M1/mult_17/U729/Z (BUF_X1)                              0.05       2.45 f
  M1/mult_17/U1264/ZN (XNOR2_X1)                          0.07       2.51 f
  M1/mult_17/product[19] (multiplier_2_DW_mult_tc_2)      0.00       2.51 f
  M1/MULT[19] (multiplier_2)                              0.00       2.51 f
  A1/IN1[6] (adder)                                       0.00       2.51 f
  A1/add_17/A[6] (adder_DW01_add_3)                       0.00       2.51 f
  A1/add_17/U193/ZN (NAND2_X1)                            0.04       2.55 r
  A1/add_17/U184/ZN (OAI21_X1)                            0.04       2.59 f
  A1/add_17/U146/ZN (AOI21_X1)                            0.05       2.64 r
  A1/add_17/U165/ZN (OAI21_X1)                            0.05       2.69 f
  A1/add_17/U154/ZN (AOI21_X1)                            0.05       2.74 r
  A1/add_17/U151/ZN (XNOR2_X1)                            0.06       2.79 r
  A1/add_17/SUM[12] (adder_DW01_add_3)                    0.00       2.79 r
  A1/SUM[12] (adder)                                      0.00       2.79 r
  ROUT/a[12] (reg_N14_0)                                  0.00       2.79 r
  ROUT/U4/ZN (NAND2_X1)                                   0.03       2.82 f
  ROUT/U5/ZN (NAND2_X1)                                   0.03       2.85 r
  ROUT/b_reg[12]/D (DFFR_X2)                              0.01       2.86 r
  data arrival time                                                  2.86

  clock myCLOCK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.07      -0.07
  ROUT/b_reg[12]/CK (DFFR_X2)                             0.00      -0.07 r
  library setup time                                     -0.03      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -2.86
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.96


1
