
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03M-SP1
Install: C:\Microsemi\Libero_SoC_v12.6\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-V8NANO1

Implementation : rev_1

# Written on Sat Mar 20 18:41:23 2021

##### DESIGN INFO #######################################################

Top View:                "mia_simple_fifo_synch"
Constraint File(s):      (none)




##### SUMMARY ############################################################

Found 0 issues in 0 out of 0 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                               Ending                                 |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
mia_simple_fifo_synch|rd_clk           mia_simple_fifo_synch|rd_clk           |     6.667            |     No paths         |     No paths         |     No paths                         
mia_simple_fifo_synch|rd_clk           FSM_Address_0|PS_inferred_clock[1]     |     Diff grp         |     No paths         |     No paths         |     No paths                         
mia_simple_fifo_synch|rd_clk           mia_simple_fifo_synch|wr_clk           |     Diff grp         |     No paths         |     No paths         |     No paths                         
FSM_Address_0|PS_inferred_clock[1]     mia_simple_fifo_synch|rd_clk           |     No paths         |     No paths         |     No paths         |     Diff grp                         
FSM_Address_0|PS_inferred_clock[1]     FSM_Address_0|PS_inferred_clock[1]     |     No paths         |     6.667            |     No paths         |     No paths                         
mia_simple_fifo_synch|wr_clk           mia_simple_fifo_synch|rd_clk           |     Diff grp         |     No paths         |     No paths         |     No paths                         
mia_simple_fifo_synch|wr_clk           mia_simple_fifo_synch|wr_clk           |     6.667            |     No paths         |     No paths         |     No paths                         
mia_simple_fifo_synch|wr_clk           FSM_Address_1|PS_inferred_clock[1]     |     Diff grp         |     No paths         |     No paths         |     No paths                         
FSM_Address_1|PS_inferred_clock[1]     mia_simple_fifo_synch|wr_clk           |     No paths         |     No paths         |     No paths         |     Diff grp                         
FSM_Address_1|PS_inferred_clock[1]     FSM_Address_1|PS_inferred_clock[1]     |     No paths         |     6.667            |     No paths         |     No paths                         
=========================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:rd_data[0]
p:rd_data[1]
p:rd_data[2]
p:rd_data[3]
p:rd_data[4]
p:rd_data[5]
p:rd_data[6]
p:rd_data[7]
p:rd_data[8]
p:rd_data[9]
p:rd_data[10]
p:rd_data[11]
p:rd_data[12]
p:rd_data[13]
p:rd_data[14]
p:rd_data[15]
p:rd_rst
p:rd_valid
p:wr_busy
p:wr_data[0]
p:wr_data[1]
p:wr_data[2]
p:wr_data[3]
p:wr_data[4]
p:wr_data[5]
p:wr_data[6]
p:wr_data[7]
p:wr_data[8]
p:wr_data[9]
p:wr_data[10]
p:wr_data[11]
p:wr_data[12]
p:wr_data[13]
p:wr_data[14]
p:wr_data[15]
p:wr_en
p:wr_rst


Inapplicable constraints
************************

(none)


Applicable constraints with issues
**********************************

(none)


Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
