
;; Function UserPixelSetFunction (UserPixelSetFunction, funcdef_no=868, decl_uid=12909, cgraph_uid=872, symbol_order=878)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs




Pass 1 for finding pseudo/allocno costs

    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS


;;   ======================================================
;;   -- basic block 2 from 4 to 18 -- before reload
;;   ======================================================

;;	  0--> b  0: i   8 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   9 r3=0x1                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   4 [sfp-0x4]=r2                            :cortex_m4_a:@GENERAL_REGS+0(-1)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i  10 r2=r3                                   :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  13 {call [`ILI9341_SetDisplayWindow'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-4)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  14 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  16 r1=0x1                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  17 r0=sfp-0x4                              :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  18 {r0=call [`ILI9341_SendData'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 8
;;   new tail = 18


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


UserPixelSetFunction

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr]
;;  ref usage 	r0={4d,2u} r1={4d,2u} r2={4d,2u} r3={4d,2u} r7={1d,2u} r12={4d} r13={1d,4u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={1d,4u} r103={1d,1u} r104={2d} r105={2d} r106={2d} 
;;    total ref usage 210{191d,19u,0e} in 9{7 regular + 2 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)
(note 6 1 5 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 5 6 15 2 NOTE_INSN_FUNCTION_BEG)
(note 15 5 8 2 NOTE_INSN_DELETED)
(debug_insn 8 15 9 2 (debug_marker) "../System/lcd.c":169:2 -1
     (nil))
(insn 9 8 4 2 (set (reg:SI 3 r3)
        (const_int 1 [0x1])) "../System/lcd.c":169:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 4 9 10 2 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [2 c+0 S4 A32])
        (reg:SI 2 r2 [ c ])) "../System/lcd.c":168:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ c ])
        (nil)))
(insn 10 4 13 2 (set (reg:SI 2 r2)
        (reg:SI 3 r3)) "../System/lcd.c":169:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(call_insn 13 10 14 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("ILI9341_SetDisplayWindow") [flags 0x41]  <function_decl 0000000006c72600 ILI9341_SetDisplayWindow>) [0 ILI9341_SetDisplayWindow S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":169:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_SetDisplayWindow") [flags 0x41]  <function_decl 0000000006c72600 ILI9341_SetDisplayWindow>)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(debug_insn 14 13 16 2 (debug_marker) "../System/lcd.c":170:2 -1
     (nil))
(insn 16 14 17 2 (set (reg:SI 1 r1)
        (const_int 1 [0x1])) "../System/lcd.c":170:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 17 16 18 2 (set (reg:SI 0 r0)
        (plus:SI (reg/f:SI 102 sfp)
            (const_int -4 [0xfffffffffffffffc]))) "../System/lcd.c":170:2 7 {*arm_addsi3}
     (nil))
(call_insn 18 17 21 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("ILI9341_SendData") [flags 0x41]  <function_decl 0000000006c72200 ILI9341_SendData>) [0 ILI9341_SendData S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":170:2 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_SendData") [flags 0x41]  <function_decl 0000000006c72200 ILI9341_SendData>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(note 21 18 0 NOTE_INSN_DELETED)

;; Function _HW_FillFrame_ (_HW_FillFrame_, funcdef_no=869, decl_uid=12915, cgraph_uid=873, symbol_order=879)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 9 n_edges 10 count 9 (    1)


_HW_FillFrame_

Dataflow summary:
def_info->table_size = 294, use_info->table_size = 95
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={8d,7u} r1={6d,3u} r2={5d,2u} r3={5d,2u} r7={1d,8u} r12={6d} r13={1d,11u} r14={4d} r15={3d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={6d,2u} r101={3d} r102={1d,8u} r103={1d,8u,1e} r104={3d} r105={3d} r106={3d} r118={2d,6u} r119={2d,6u} r121={1d,2u} r122={1d,2u} r124={2d,6u} r125={2d,6u} r126={1d,5u} r127={1d,5u} r128={1d,2u} r131={1d,1u} r132={1d,1u} r133={1d,1u} r134={1d,1u} r135={1d,2u} 
;;    total ref usage 395{297d,97u,1e} in 78{75 regular + 3 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d7(0){ }d13(1){ }d18(2){ }d23(3){ }d24(7){ }d31(13){ }d35(14){ }d42(16){ }d46(17){ }d50(18){ }d54(19){ }d58(20){ }d62(21){ }d66(22){ }d70(23){ }d74(24){ }d78(25){ }d82(26){ }d86(27){ }d90(28){ }d94(29){ }d98(30){ }d102(31){ }d268(102){ }d269(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 124 125 126 127 128 131 132 133 134
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 124 125 126 127 128 131 132 133 134
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 126 127 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 126 127 128

( 2 )->[3]->( 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u13(7){ }u14(13){ }u15(102){ }u16(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 126 127 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126
;; lr  def 	 118
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 126 127 128
;; live  gen 	 118
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 124 125 127 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 124 125 127 128

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u20(7){ }u21(13){ }u22(102){ }u23(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 126 127 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126
;; lr  def 	 118 124
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 126 127 128
;; live  gen 	 118 124
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 124 125 127 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 124 125 127 128

( 4 3 )->[5]->( 6 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u29(7){ }u30(13){ }u31(102){ }u32(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 124 125 127 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 127
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 124 125 127 128
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 124 125 127 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 124 125 127 128

( 5 )->[6]->( 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u38(7){ }u39(13){ }u40(102){ }u41(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 124 125 127 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 127
;; lr  def 	 119
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 124 125 127 128
;; live  gen 	 119
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 124 125 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 124 125 128

( 5 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u45(7){ }u46(13){ }u47(102){ }u48(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 124 125 127 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 127
;; lr  def 	 119 125
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 124 125 127 128
;; live  gen 	 119 125
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 124 125 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 124 125 128

( 7 6 )->[8]->( 1 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u54(7){ }u55(13){ }u56(102){ }u57(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 124 125 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 124 125 128
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 121 122 135
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 124 125 128
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 121 122 135
;; live  kill	 12 [ip] 14 [lr] 100 [cc]
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 8 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u91(0){ }u92(7){ }u93(13){ }u94(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 15 to worklist
  Adding insn 105 to worklist
  Adding insn 35 to worklist
  Adding insn 107 to worklist
  Adding insn 97 to worklist
  Adding insn 83 to worklist
  Adding insn 78 to worklist
  Adding insn 64 to worklist
Finished finding needed instructions:
processing block 8 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 96 to worklist
  Adding insn 82 to worklist
  Adding insn 81 to worklist
  Adding insn 77 to worklist
  Adding insn 76 to worklist
  Adding insn 75 to worklist
  Adding insn 74 to worklist
  Adding insn 71 to worklist
  Adding insn 68 to worklist
  Adding insn 104 to worklist
  Adding insn 63 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 124 125 128
  Adding insn 38 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 124 125 128
  Adding insn 9 to worklist
  Adding insn 45 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 124 125 127 128
  Adding insn 34 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 124 125 127 128
  Adding insn 18 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 124 125 127 128
  Adding insn 8 to worklist
  Adding insn 25 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 126 127 128
  Adding insn 14 to worklist
  Adding insn 6 to worklist
  Adding insn 5 to worklist
  Adding insn 103 to worklist
  Adding insn 4 to worklist
  Adding insn 102 to worklist
  Adding insn 3 to worklist
  Adding insn 101 to worklist
  Adding insn 2 to worklist
  Adding insn 100 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 9 n_edges 10 count 9 (    1)

Pass 0 for finding pseudo/allocno costs


  r135 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r134 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r133 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r132 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r131 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r128 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:-9000
  r127 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:21500
  r126 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:21500
  r125 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:60000 VFP_LO_REGS:60000 ALL_REGS:60000 MEM:31500
  r124 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:60000 VFP_LO_REGS:60000 ALL_REGS:60000 MEM:31500
  r122 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r121 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r119 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000
  r118 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000


Pass 1 for finding pseudo/allocno costs

    r135: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r134: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r133: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r132: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r131: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r130: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r129: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r128: preferred NO_REGS, alternative NO_REGS, allocno NO_REGS
    r127: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r126: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r125: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r124: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r123: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r122: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r121: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r120: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r119: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r118: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r135 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r134 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r133 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r132 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r131 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r128 costs: LO_REGS:20000 HI_REGS:22000 CALLER_SAVE_REGS:22000 EVEN_REG:22000 GENERAL_REGS:22000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:-9000
  r127 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:52500 VFP_LO_REGS:52500 ALL_REGS:52500 MEM:35000
  r126 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:52500 VFP_LO_REGS:52500 ALL_REGS:52500 MEM:35000
  r125 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:82500 VFP_LO_REGS:82500 ALL_REGS:67500 MEM:55000
  r124 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:82500 VFP_LO_REGS:82500 ALL_REGS:67500 MEM:55000
  r122 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r121 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r119 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:60000 VFP_LO_REGS:60000 ALL_REGS:45000 MEM:40000
  r118 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:60000 VFP_LO_REGS:60000 ALL_REGS:45000 MEM:40000

;;   ======================================================
;;   -- basic block 2 from 100 to 15 -- before reload
;;   ======================================================

;;	  0--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  13 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 100 r131=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i 102 r133=r2                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 101 r132=r1                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i 103 r134=r3                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i   2 r124=r131                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i   4 r126=r133                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i   6 r128=[afp]                              :cortex_m4_a,cortex_m4_b:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i   3 r125=r132                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  8--> b  0: i   5 r127=r134                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  14 cc=cmp(r126,r124)                       :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  15 pc={(cc<=0)?L22:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 10
;;   new head = 12
;;   new tail = 15

;;   ======================================================
;;   -- basic block 3 from 17 to 105 -- before reload
;;   ======================================================

;;	  0--> b  0: i  17 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  18 r118=r126-r124                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  19 loc r118                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 105 pc=L29                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 17
;;   new tail = 105

;;   ======================================================
;;   -- basic block 4 from 24 to 8 -- before reload
;;   ======================================================

;;	  0--> b  0: i  24 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  25 r118=r124-r126                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  26 loc r118                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  27 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  28 loc r126                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   8 r124=r126                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 24
;;   new tail = 8

;;   ======================================================
;;   -- basic block 5 from 31 to 35 -- before reload
;;   ======================================================

;;	  0--> b  0: i  31 loc r118                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  32 loc r124                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  33 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  34 cc=cmp(r127,r125)                       :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  35 pc={(cc<=0)?L42:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 31
;;   new tail = 35

;;   ======================================================
;;   -- basic block 6 from 37 to 107 -- before reload
;;   ======================================================

;;	  0--> b  0: i  37 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  38 r119=r127-r125                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  39 loc r119                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 107 pc=L49                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 37
;;   new tail = 107

;;   ======================================================
;;   -- basic block 7 from 44 to 9 -- before reload
;;   ======================================================

;;	  0--> b  0: i  44 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  45 r119=r125-r127                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  46 loc r119                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  47 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  48 loc r127                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   9 r125=r127                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 44
;;   new tail = 9

;;   ======================================================
;;   -- basic block 8 from 51 to 97 -- before reload
;;   ======================================================

;;	  0--> b  0: i  51 loc r119                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  52 loc r125                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  53 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  56 loc r124                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  57 loc r125                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  58 loc r118                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  59 loc r119                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  60 loc r128#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  61 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  62 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  63 r0=0x2                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  64 {r0=call [`ILI9341_GetParam'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 104 r135=r0                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  66 loc r135                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  67 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  76 r1=r125                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  77 r0=r124                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  68 r121=r119*r118                          :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i  69 loc r121                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  70 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  71 {r122=umin(r135,r121);clobber cc;}      :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  72 loc r122                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  73 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  74 r3=r119                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  75 r2=r118                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  78 {call [`ILI9341_SetDisplayWindow'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-4)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  79 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  81 r1=r122                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  82 r0=zxn(r128#0)                          :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  83 {r0=call [`ILI9341_SendRepeatedData'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  84 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  85 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  86 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  87 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  88 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  89 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  90 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  91 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  96 r0=0                                    :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  97 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 14
;;   new head = 51
;;   new tail = 97


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


_HW_FillFrame_

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={8d,7u} r1={6d,3u} r2={5d,2u} r3={5d,2u} r7={1d,8u} r12={6d} r13={1d,11u} r14={4d} r15={3d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={6d,2u} r101={3d} r102={1d,8u} r103={1d,8u,1e} r104={3d} r105={3d} r106={3d} r118={2d,6u} r119={2d,6u} r121={1d,2u} r122={1d,2u} r124={2d,6u} r125={2d,6u} r126={1d,5u} r127={1d,5u} r128={1d,2u} r131={1d,1u} r132={1d,1u} r133={1d,1u} r134={1d,1u} r135={1d,2u} 
;;    total ref usage 395{297d,97u,1e} in 78{75 regular + 3 call} insns.
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 7 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 7 10 12 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 12 7 13 2 (debug_marker) "../System/lcd.c":177:2 -1
     (nil))
(debug_insn 13 12 100 2 (debug_marker) "../System/lcd.c":178:2 -1
     (nil))
(insn 100 13 102 2 (set (reg:SI 131)
        (reg:SI 0 r0 [ x1 ])) "../System/lcd.c":176:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ x1 ])
        (nil)))
(insn 102 100 101 2 (set (reg:SI 133)
        (reg:SI 2 r2 [ x2 ])) "../System/lcd.c":176:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ x2 ])
        (nil)))
(insn 101 102 103 2 (set (reg:SI 132)
        (reg:SI 1 r1 [ y1 ])) "../System/lcd.c":176:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ y1 ])
        (nil)))
(insn 103 101 2 2 (set (reg:SI 134)
        (reg:SI 3 r3 [ y2 ])) "../System/lcd.c":176:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [ y2 ])
        (nil)))
(insn 2 103 4 2 (set (reg/v:SI 124 [ x1 ])
        (reg:SI 131)) "../System/lcd.c":176:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 131)
        (nil)))
(insn 4 2 6 2 (set (reg/v:SI 126 [ x2 ])
        (reg:SI 133)) "../System/lcd.c":176:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 133)
        (nil)))
(insn 6 4 3 2 (set (reg/v:SI 128 [ c ])
        (mem/c:SI (reg/f:SI 103 afp) [2 c+0 S4 A64])) "../System/lcd.c":176:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/c:SI (reg/f:SI 103 afp) [2 c+0 S4 A64])
        (nil)))
(insn 3 6 5 2 (set (reg/v:SI 125 [ y1 ])
        (reg:SI 132)) "../System/lcd.c":176:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 132)
        (nil)))
(insn 5 3 14 2 (set (reg/v:SI 127 [ y2 ])
        (reg:SI 134)) "../System/lcd.c":176:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 134)
        (nil)))
(insn 14 5 15 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 126 [ x2 ])
            (reg/v:SI 124 [ x1 ]))) "../System/lcd.c":178:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 15 14 16 2 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 22)
            (pc))) "../System/lcd.c":178:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 22)
(note 16 15 17 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 17 16 18 3 (debug_marker) "../System/lcd.c":178:15 -1
     (nil))
(insn 18 17 19 3 (set (reg/v:SI 118 [ w ])
        (minus:SI (reg/v:SI 126 [ x2 ])
            (reg/v:SI 124 [ x1 ]))) "../System/lcd.c":178:17 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 126 [ x2 ])
        (nil)))
(debug_insn 19 18 105 3 (var_location:SI w (reg/v:SI 118 [ w ])) "../System/lcd.c":178:17 -1
     (nil))
(jump_insn 105 19 106 3 (set (pc)
        (label_ref 29)) 284 {*arm_jump}
     (nil)
 -> 29)
(barrier 106 105 22)
(code_label 22 106 23 4 5 (nil) [1 uses])
(note 23 22 24 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 24 23 25 4 (debug_marker) "../System/lcd.c":181:3 -1
     (nil))
(insn 25 24 26 4 (set (reg/v:SI 118 [ w ])
        (minus:SI (reg/v:SI 124 [ x1 ])
            (reg/v:SI 126 [ x2 ]))) "../System/lcd.c":181:5 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 124 [ x1 ])
        (nil)))
(debug_insn 26 25 27 4 (var_location:SI w (reg/v:SI 118 [ w ])) "../System/lcd.c":181:5 -1
     (nil))
(debug_insn 27 26 28 4 (debug_marker) "../System/lcd.c":182:3 -1
     (nil))
(debug_insn 28 27 8 4 (var_location:SI x1 (reg/v:SI 126 [ x2 ])) "../System/lcd.c":182:6 -1
     (nil))
(insn 8 28 29 4 (set (reg/v:SI 124 [ x1 ])
        (reg/v:SI 126 [ x2 ])) "../System/lcd.c":181:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 126 [ x2 ])
        (nil)))
(code_label 29 8 30 5 6 (nil) [1 uses])
(note 30 29 31 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 31 30 32 5 (var_location:SI w (reg/v:SI 118 [ w ])) -1
     (nil))
(debug_insn 32 31 33 5 (var_location:SI x1 (reg/v:SI 124 [ x1 ])) -1
     (nil))
(debug_insn 33 32 34 5 (debug_marker) "../System/lcd.c":184:2 -1
     (nil))
(insn 34 33 35 5 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 127 [ y2 ])
            (reg/v:SI 125 [ y1 ]))) "../System/lcd.c":184:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 35 34 36 5 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 42)
            (pc))) "../System/lcd.c":184:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 42)
(note 36 35 37 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 37 36 38 6 (debug_marker) "../System/lcd.c":184:15 -1
     (nil))
(insn 38 37 39 6 (set (reg/v:SI 119 [ h ])
        (minus:SI (reg/v:SI 127 [ y2 ])
            (reg/v:SI 125 [ y1 ]))) "../System/lcd.c":184:17 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 127 [ y2 ])
        (nil)))
(debug_insn 39 38 107 6 (var_location:SI h (reg/v:SI 119 [ h ])) "../System/lcd.c":184:17 -1
     (nil))
(jump_insn 107 39 108 6 (set (pc)
        (label_ref 49)) 284 {*arm_jump}
     (nil)
 -> 49)
(barrier 108 107 42)
(code_label 42 108 43 7 7 (nil) [1 uses])
(note 43 42 44 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 44 43 45 7 (debug_marker) "../System/lcd.c":187:3 -1
     (nil))
(insn 45 44 46 7 (set (reg/v:SI 119 [ h ])
        (minus:SI (reg/v:SI 125 [ y1 ])
            (reg/v:SI 127 [ y2 ]))) "../System/lcd.c":187:5 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 125 [ y1 ])
        (nil)))
(debug_insn 46 45 47 7 (var_location:SI h (reg/v:SI 119 [ h ])) "../System/lcd.c":187:5 -1
     (nil))
(debug_insn 47 46 48 7 (debug_marker) "../System/lcd.c":188:3 -1
     (nil))
(debug_insn 48 47 9 7 (var_location:SI y1 (reg/v:SI 127 [ y2 ])) "../System/lcd.c":188:6 -1
     (nil))
(insn 9 48 49 7 (set (reg/v:SI 125 [ y1 ])
        (reg/v:SI 127 [ y2 ])) "../System/lcd.c":187:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 127 [ y2 ])
        (nil)))
(code_label 49 9 50 8 8 (nil) [1 uses])
(note 50 49 65 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(note 65 50 80 8 NOTE_INSN_DELETED)
(note 80 65 51 8 NOTE_INSN_DELETED)
(debug_insn 51 80 52 8 (var_location:SI h (reg/v:SI 119 [ h ])) -1
     (nil))
(debug_insn 52 51 53 8 (var_location:SI y1 (reg/v:SI 125 [ y1 ])) -1
     (nil))
(debug_insn 53 52 56 8 (debug_marker) "../System/lcd.c":191:2 -1
     (nil))
(debug_insn 56 53 57 8 (var_location:SI x (reg/v:SI 124 [ x1 ])) "../System/lcd.c":191:2 -1
     (nil))
(debug_insn 57 56 58 8 (var_location:SI y (reg/v:SI 125 [ y1 ])) "../System/lcd.c":191:2 -1
     (nil))
(debug_insn 58 57 59 8 (var_location:SI w (reg/v:SI 118 [ w ])) "../System/lcd.c":191:2 -1
     (nil))
(debug_insn 59 58 60 8 (var_location:SI h (reg/v:SI 119 [ h ])) "../System/lcd.c":191:2 -1
     (nil))
(debug_insn 60 59 61 8 (var_location:HI c (subreg:HI (reg/v:SI 128 [ c ]) 0)) "../System/lcd.c":191:2 -1
     (nil))
(debug_insn 61 60 62 8 (debug_marker:BLK) "../System/lcd.c":69:6 -1
     (nil))
(debug_insn 62 61 63 8 (debug_marker) "../System/lcd.c":71:2 -1
     (nil))
(insn 63 62 64 8 (set (reg:SI 0 r0)
        (const_int 2 [0x2])) "../System/lcd.c":71:25 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 64 63 104 8 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("ILI9341_GetParam") [flags 0x41]  <function_decl 0000000006c72f00 ILI9341_GetParam>) [0 ILI9341_GetParam S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":71:25 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_GetParam") [flags 0x41]  <function_decl 0000000006c72f00 ILI9341_GetParam>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (nil))))
(insn 104 64 66 8 (set (reg:SI 135)
        (reg:SI 0 r0)) "../System/lcd.c":71:25 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 66 104 67 8 (var_location:SI max_count (reg:SI 135)) "../System/lcd.c":71:25 -1
     (nil))
(debug_insn 67 66 76 8 (debug_marker) "../System/lcd.c":72:2 -1
     (nil))
(insn 76 67 77 8 (set (reg:SI 1 r1)
        (reg/v:SI 125 [ y1 ])) "../System/lcd.c":78:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 125 [ y1 ])
        (nil)))
(insn 77 76 68 8 (set (reg:SI 0 r0)
        (reg/v:SI 124 [ x1 ])) "../System/lcd.c":78:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 124 [ x1 ])
        (nil)))
(insn 68 77 69 8 (set (reg/v:SI 121 [ pixel_count ])
        (mult:SI (reg/v:SI 119 [ h ])
            (reg/v:SI 118 [ w ]))) "../System/lcd.c":72:11 56 {*mul}
     (nil))
(debug_insn 69 68 70 8 (var_location:SI pixel_count (reg/v:SI 121 [ pixel_count ])) "../System/lcd.c":72:11 -1
     (nil))
(debug_insn 70 69 71 8 (debug_marker) "../System/lcd.c":74:2 -1
     (nil))
(insn 71 70 72 8 (parallel [
            (set (reg/v:SI 122 [ pixel_count ])
                (umin:SI (reg:SI 135)
                    (reg/v:SI 121 [ pixel_count ])))
            (clobber (reg:CC 100 cc))
        ]) 973 {*thumb2_uminsi3}
     (expr_list:REG_DEAD (reg:SI 135)
        (expr_list:REG_DEAD (reg/v:SI 121 [ pixel_count ])
            (expr_list:REG_UNUSED (reg:CC 100 cc)
                (nil)))))
(debug_insn 72 71 73 8 (var_location:SI pixel_count (reg/v:SI 122 [ pixel_count ])) -1
     (nil))
(debug_insn 73 72 74 8 (debug_marker) "../System/lcd.c":78:2 -1
     (nil))
(insn 74 73 75 8 (set (reg:SI 3 r3)
        (reg/v:SI 119 [ h ])) "../System/lcd.c":78:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 119 [ h ])
        (nil)))
(insn 75 74 78 8 (set (reg:SI 2 r2)
        (reg/v:SI 118 [ w ])) "../System/lcd.c":78:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 118 [ w ])
        (nil)))
(call_insn 78 75 79 8 (parallel [
            (call (mem:SI (symbol_ref:SI ("ILI9341_SetDisplayWindow") [flags 0x41]  <function_decl 0000000006c72600 ILI9341_SetDisplayWindow>) [0 ILI9341_SetDisplayWindow S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":78:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_SetDisplayWindow") [flags 0x41]  <function_decl 0000000006c72600 ILI9341_SetDisplayWindow>)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(debug_insn 79 78 81 8 (debug_marker) "../System/lcd.c":79:2 -1
     (nil))
(insn 81 79 82 8 (set (reg:SI 1 r1)
        (reg/v:SI 122 [ pixel_count ])) "../System/lcd.c":79:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 122 [ pixel_count ])
        (nil)))
(insn 82 81 83 8 (set (reg:SI 0 r0)
        (zero_extend:SI (subreg:HI (reg/v:SI 128 [ c ]) 0))) "../System/lcd.c":79:2 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg/v:SI 128 [ c ])
        (nil)))
(call_insn 83 82 84 8 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("ILI9341_SendRepeatedData") [flags 0x41]  <function_decl 0000000006c72300 ILI9341_SendRepeatedData>) [0 ILI9341_SendRepeatedData S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":79:2 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_SendRepeatedData") [flags 0x41]  <function_decl 0000000006c72300 ILI9341_SendRepeatedData>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:HI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 84 83 85 8 (var_location:SI x (clobber (const_int 0 [0]))) "../System/lcd.c":191:2 -1
     (nil))
(debug_insn 85 84 86 8 (var_location:SI y (clobber (const_int 0 [0]))) "../System/lcd.c":191:2 -1
     (nil))
(debug_insn 86 85 87 8 (var_location:SI w (clobber (const_int 0 [0]))) "../System/lcd.c":191:2 -1
     (nil))
(debug_insn 87 86 88 8 (var_location:SI h (clobber (const_int 0 [0]))) "../System/lcd.c":191:2 -1
     (nil))
(debug_insn 88 87 89 8 (var_location:HI c (clobber (const_int 0 [0]))) "../System/lcd.c":191:2 -1
     (nil))
(debug_insn 89 88 90 8 (var_location:SI pixel_count (clobber (const_int 0 [0]))) "../System/lcd.c":191:2 -1
     (nil))
(debug_insn 90 89 91 8 (var_location:SI max_count (clobber (const_int 0 [0]))) "../System/lcd.c":191:2 -1
     (nil))
(debug_insn 91 90 96 8 (debug_marker) "../System/lcd.c":193:2 -1
     (nil))
(insn 96 91 97 8 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../System/lcd.c":194:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 97 96 109 8 (use (reg/i:SI 0 r0)) "../System/lcd.c":194:1 -1
     (nil))
(note 109 97 0 NOTE_INSN_DELETED)

;; Function LCD_DisplayBuffer (LCD_DisplayBuffer, funcdef_no=862, decl_uid=11870, cgraph_uid=866, symbol_order=872)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r126 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r125 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r123 costs: LO_REGS:2000 HI_REGS:4000 CALLER_SAVE_REGS:4000 EVEN_REG:4000 GENERAL_REGS:4000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r122 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r121 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000


Pass 1 for finding pseudo/allocno costs

    r126: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r125: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r124: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r123: preferred LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r122: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r121: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r120: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r119: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r118: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r126 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r125 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r123 costs: LO_REGS:2000 HI_REGS:6000 CALLER_SAVE_REGS:6000 EVEN_REG:6000 GENERAL_REGS:4000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r122 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r121 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000

;;   ======================================================
;;   -- basic block 2 from 24 to 20 -- before reload
;;   ======================================================

;;	  0--> b  0: i  10 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  24 r125=r2                                 :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   4 r121=r125                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   6 r123=[afp]                              :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  25 r126=r3                                 :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i   5 r122=r126                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  15 {call [`ILI9341_SetDisplayWindow'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-4)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  16 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  18 r1=r122*r121                            :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  19 r0=r123                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  20 {r0=call [`ILI9341_SendData'];return;use 0;}:cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 8
;;   new head = 10
;;   new tail = 20


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


LCD_DisplayBuffer

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr]
;;  ref usage 	r0={4d,2u} r1={4d,2u} r2={3d,2u} r3={3d,2u} r7={1d,2u} r12={4d} r13={1d,4u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={1d,2u} r103={1d,2u} r104={2d} r105={2d} r106={2d} r121={1d,1u} r122={1d,1u} r123={1d,1u} r125={1d,1u} r126={1d,1u} 
;;    total ref usage 217{194d,23u,0e} in 11{9 regular + 2 call} insns.
(note 1 0 8 NOTE_INSN_DELETED)
(note 8 1 7 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 7 8 17 2 NOTE_INSN_FUNCTION_BEG)
(note 17 7 10 2 NOTE_INSN_DELETED)
(debug_insn 10 17 24 2 (debug_marker) "../System/lcd.c":40:8 -1
     (nil))
(insn 24 10 4 2 (set (reg:SI 125)
        (reg:SI 2 r2 [ w ])) "../System/lcd.c":39:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 4 24 6 2 (set (reg/v:SI 121 [ w ])
        (reg:SI 125)) "../System/lcd.c":39:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 125)
        (nil)))
(insn 6 4 25 2 (set (reg/v/f:SI 123 [ data ])
        (mem/f/c:SI (reg/f:SI 103 afp) [4 data+0 S4 A64])) "../System/lcd.c":39:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 25 6 5 2 (set (reg:SI 126)
        (reg:SI 3 r3 [ h ])) "../System/lcd.c":39:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 5 25 15 2 (set (reg/v:SI 122 [ h ])
        (reg:SI 126)) "../System/lcd.c":39:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 126)
        (nil)))
(call_insn 15 5 16 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("ILI9341_SetDisplayWindow") [flags 0x41]  <function_decl 0000000006c72600 ILI9341_SetDisplayWindow>) [0 ILI9341_SetDisplayWindow S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":40:8 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_SetDisplayWindow") [flags 0x41]  <function_decl 0000000006c72600 ILI9341_SetDisplayWindow>)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(debug_insn 16 15 18 2 (debug_marker) "../System/lcd.c":41:8 -1
     (nil))
(insn 18 16 19 2 (set (reg:SI 1 r1)
        (mult:SI (reg/v:SI 122 [ h ])
            (reg/v:SI 121 [ w ]))) "../System/lcd.c":41:8 56 {*mul}
     (expr_list:REG_DEAD (reg/v:SI 122 [ h ])
        (expr_list:REG_DEAD (reg/v:SI 121 [ w ])
            (nil))))
(insn 19 18 20 2 (set (reg:SI 0 r0)
        (reg/v/f:SI 123 [ data ])) "../System/lcd.c":41:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 123 [ data ])
        (nil)))
(call_insn/j 20 19 21 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("ILI9341_SendData") [flags 0x41]  <function_decl 0000000006c72200 ILI9341_SendData>) [0 ILI9341_SendData S4 A32])
                    (const_int 0 [0])))
            (return)
            (use (const_int 0 [0]))
        ]) "../System/lcd.c":41:8 293 {*sibcall_value_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_SendData") [flags 0x41]  <function_decl 0000000006c72200 ILI9341_SendData>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(barrier 21 20 0)

;; Function LCD_FillRect (LCD_FillRect, funcdef_no=864, decl_uid=11878, cgraph_uid=868, symbol_order=874)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r125 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r124 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r123 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r122 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r121 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r120 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r119 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:40000 VFP_LO_REGS:40000 ALL_REGS:40000 MEM:21000
  r118 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:40000 VFP_LO_REGS:40000 ALL_REGS:40000 MEM:21000
  r117 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r116 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r115 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r114 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000


Pass 1 for finding pseudo/allocno costs

    r125: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r124: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r123: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r122: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r121: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r120: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r119: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r118: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r117: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r116: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r115: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r114: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r125 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r124 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r123 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r122 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r121 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r120 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r119 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:60000 VFP_LO_REGS:60000 ALL_REGS:45000 MEM:40000
  r118 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:60000 VFP_LO_REGS:60000 ALL_REGS:45000 MEM:40000
  r117 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r116 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r115 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r114 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000

;;   ======================================================
;;   -- basic block 2 from 34 to 30 -- before reload
;;   ======================================================

;;	  0--> b  0: i  10 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  36 r123=r2                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i  37 r124=r3                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  35 r122=r1                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i   4 r118=r123                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i   5 r119=r124                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  34 r121=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  6--> b  0: i   6 r120=zxn([afp])                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i   2 r116=r121                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  8--> b  0: i   3 r117=r122                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  11 r0=0x2                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  12 {r0=call [`ILI9341_GetParam'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  38 r125=r0                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  14 loc r125                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  15 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  24 r1=r117                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  25 r0=r116                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  16 r114=r119*r118                          :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	 14--> b  0: i  17 loc r114                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  18 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 15--> b  0: i  19 {r115=umin(r125,r114);clobber cc;}      :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 15--> b  0: i  20 loc r115                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 15--> b  0: i  21 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 16--> b  0: i  22 r3=r119                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 17--> b  0: i  23 r2=r118                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 18--> b  0: i  26 {call [`ILI9341_SetDisplayWindow'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-4)VFP_LO_REGS+0(0)
;;	 18--> b  0: i  27 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 19--> b  0: i  28 r1=r115                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 20--> b  0: i  29 r0=r120                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 21--> b  0: i  30 {r0=call [`ILI9341_SendRepeatedData'];return;use 0;}:cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 21
;;   new head = 10
;;   new tail = 30


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


LCD_FillRect

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={7d,5u} r1={6d,3u} r2={5d,2u} r3={5d,2u} r7={1d,2u} r12={6d} r13={1d,5u} r14={4d} r15={3d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={4d} r101={3d} r102={1d,2u} r103={1d,2u} r104={3d} r105={3d} r106={3d} r114={1d,2u} r115={1d,2u} r116={1d,1u} r117={1d,1u} r118={1d,2u} r119={1d,2u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,2u} 
;;    total ref usage 328{288d,40u,0e} in 30{27 regular + 3 call} insns.
(note 1 0 8 NOTE_INSN_DELETED)
(note 8 1 7 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 7 8 13 2 NOTE_INSN_FUNCTION_BEG)
(note 13 7 10 2 NOTE_INSN_DELETED)
(debug_insn 10 13 36 2 (debug_marker) "../System/lcd.c":71:2 -1
     (nil))
(insn 36 10 37 2 (set (reg:SI 123)
        (reg:SI 2 r2 [ w ])) "../System/lcd.c":70:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ w ])
        (nil)))
(insn 37 36 35 2 (set (reg:SI 124)
        (reg:SI 3 r3 [ h ])) "../System/lcd.c":70:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [ h ])
        (nil)))
(insn 35 37 4 2 (set (reg:SI 122)
        (reg:SI 1 r1 [ y ])) "../System/lcd.c":70:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ y ])
        (nil)))
(insn 4 35 5 2 (set (reg/v:SI 118 [ w ])
        (reg:SI 123)) "../System/lcd.c":70:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 123)
        (nil)))
(insn 5 4 34 2 (set (reg/v:SI 119 [ h ])
        (reg:SI 124)) "../System/lcd.c":70:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 124)
        (nil)))
(insn 34 5 6 2 (set (reg:SI 121)
        (reg:SI 0 r0 [ x ])) "../System/lcd.c":70:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ x ])
        (nil)))
(insn 6 34 2 2 (set (reg/v:SI 120 [ c ])
        (zero_extend:SI (mem/c:HI (reg/f:SI 103 afp) [1 c+0 S2 A64]))) "../System/lcd.c":70:1 1005 {*thumb2_zero_extendhisi2_v6}
     (nil))
(insn 2 6 3 2 (set (reg/v:SI 116 [ x ])
        (reg:SI 121)) "../System/lcd.c":70:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 121)
        (nil)))
(insn 3 2 11 2 (set (reg/v:SI 117 [ y ])
        (reg:SI 122)) "../System/lcd.c":70:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 122)
        (nil)))
(insn 11 3 12 2 (set (reg:SI 0 r0)
        (const_int 2 [0x2])) "../System/lcd.c":71:25 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 12 11 38 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("ILI9341_GetParam") [flags 0x41]  <function_decl 0000000006c72f00 ILI9341_GetParam>) [0 ILI9341_GetParam S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":71:25 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_GetParam") [flags 0x41]  <function_decl 0000000006c72f00 ILI9341_GetParam>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (nil))))
(insn 38 12 14 2 (set (reg:SI 125)
        (reg:SI 0 r0)) "../System/lcd.c":71:25 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 14 38 15 2 (var_location:SI max_count (reg:SI 125)) "../System/lcd.c":71:25 -1
     (nil))
(debug_insn 15 14 24 2 (debug_marker) "../System/lcd.c":72:2 -1
     (nil))
(insn 24 15 25 2 (set (reg:SI 1 r1)
        (reg/v:SI 117 [ y ])) "../System/lcd.c":78:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 117 [ y ])
        (nil)))
(insn 25 24 16 2 (set (reg:SI 0 r0)
        (reg/v:SI 116 [ x ])) "../System/lcd.c":78:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 116 [ x ])
        (nil)))
(insn 16 25 17 2 (set (reg/v:SI 114 [ pixel_count ])
        (mult:SI (reg/v:SI 119 [ h ])
            (reg/v:SI 118 [ w ]))) "../System/lcd.c":72:11 56 {*mul}
     (nil))
(debug_insn 17 16 18 2 (var_location:SI pixel_count (reg/v:SI 114 [ pixel_count ])) "../System/lcd.c":72:11 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../System/lcd.c":74:2 -1
     (nil))
(insn 19 18 20 2 (parallel [
            (set (reg/v:SI 115 [ pixel_count ])
                (umin:SI (reg:SI 125)
                    (reg/v:SI 114 [ pixel_count ])))
            (clobber (reg:CC 100 cc))
        ]) 973 {*thumb2_uminsi3}
     (expr_list:REG_DEAD (reg:SI 125)
        (expr_list:REG_DEAD (reg/v:SI 114 [ pixel_count ])
            (expr_list:REG_UNUSED (reg:CC 100 cc)
                (nil)))))
(debug_insn 20 19 21 2 (var_location:SI pixel_count (reg/v:SI 115 [ pixel_count ])) -1
     (nil))
(debug_insn 21 20 22 2 (debug_marker) "../System/lcd.c":78:2 -1
     (nil))
(insn 22 21 23 2 (set (reg:SI 3 r3)
        (reg/v:SI 119 [ h ])) "../System/lcd.c":78:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 119 [ h ])
        (nil)))
(insn 23 22 26 2 (set (reg:SI 2 r2)
        (reg/v:SI 118 [ w ])) "../System/lcd.c":78:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 118 [ w ])
        (nil)))
(call_insn 26 23 27 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("ILI9341_SetDisplayWindow") [flags 0x41]  <function_decl 0000000006c72600 ILI9341_SetDisplayWindow>) [0 ILI9341_SetDisplayWindow S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":78:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_SetDisplayWindow") [flags 0x41]  <function_decl 0000000006c72600 ILI9341_SetDisplayWindow>)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(debug_insn 27 26 28 2 (debug_marker) "../System/lcd.c":79:2 -1
     (nil))
(insn 28 27 29 2 (set (reg:SI 1 r1)
        (reg/v:SI 115 [ pixel_count ])) "../System/lcd.c":79:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 115 [ pixel_count ])
        (nil)))
(insn 29 28 30 2 (set (reg:SI 0 r0)
        (reg/v:SI 120 [ c ])) "../System/lcd.c":79:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 120 [ c ])
        (nil)))
(call_insn/j 30 29 31 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("ILI9341_SendRepeatedData") [flags 0x41]  <function_decl 0000000006c72300 ILI9341_SendRepeatedData>) [0 ILI9341_SendRepeatedData S4 A32])
                    (const_int 0 [0])))
            (return)
            (use (const_int 0 [0]))
        ]) "../System/lcd.c":79:2 293 {*sibcall_value_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_SendRepeatedData") [flags 0x41]  <function_decl 0000000006c72300 ILI9341_SendRepeatedData>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:HI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(barrier 31 30 0)

;; Function LCD_Init (LCD_Init, funcdef_no=865, decl_uid=11871, cgraph_uid=869, symbol_order=875)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r124 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r123 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r122 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r119 costs: LO_REGS:0 HI_REGS:4000 CALLER_SAVE_REGS:4000 EVEN_REG:4000 GENERAL_REGS:4000 VFP_D0_D7_REGS:44000 VFP_LO_REGS:44000 ALL_REGS:44000 MEM:25000
  r118 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:44000 VFP_LO_REGS:44000 ALL_REGS:44000 MEM:25000
  r117 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r116 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r114 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:40000 VFP_LO_REGS:40000 ALL_REGS:40000 MEM:21000
  r113 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:40000 VFP_LO_REGS:40000 ALL_REGS:40000 MEM:21000


Pass 1 for finding pseudo/allocno costs

    r124: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r123: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r122: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r121: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r120: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r116: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r113: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r124 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r123 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r122 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r119 costs: LO_REGS:0 HI_REGS:4000 CALLER_SAVE_REGS:4000 EVEN_REG:4000 GENERAL_REGS:4000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000
  r118 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000
  r117 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r116 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r114 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:60000 VFP_LO_REGS:60000 ALL_REGS:45000 MEM:40000
  r113 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:60000 VFP_LO_REGS:60000 ALL_REGS:45000 MEM:40000

;;   ======================================================
;;   -- basic block 2 from 5 to 73 -- before reload
;;   ======================================================

;;	  0--> b  0: i   5 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   6 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   7 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   8 r118=0x48000c00                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   9 r119=0x8                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  10 [r118+0x28]=r119                        :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  11 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  12 r0=0x78                                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  13 {call [`HAL_Delay'];use 0;clobber lr;}  :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  14 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  17 [r118+0x18]=r119                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  18 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  19 r0=0x78                                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  20 {call [`HAL_Delay'];use 0;clobber lr;}  :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  21 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  22 r1=0x3                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  23 r0=0x55                                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  24 {call [`ILI9341_Init'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  25 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  26 {call [`ILI9341_DisplayOn'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  27 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  28 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  29 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  30 r0=0                                    :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  31 {r0=call [`ILI9341_GetParam'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  77 r122=r0                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 15--> b  0: i  33 r0=0x1                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 16--> b  0: i  32 r113=r122                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	 17--> b  0: i  34 {r0=call [`ILI9341_GetParam'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 18--> b  0: i  78 r123=r0                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 19--> b  0: i  35 r114=r123                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 19--> b  0: i  36 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 19--> b  0: i  37 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 19--> b  0: i  38 loc r113                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 19--> b  0: i  39 loc r114                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 19--> b  0: i  40 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 19--> b  0: i  41 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 19--> b  0: i  42 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 20--> b  0: i  43 r0=0x2                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 21--> b  0: i  44 {r0=call [`ILI9341_GetParam'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 22--> b  0: i  79 r124=r0                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 22--> b  0: i  46 loc r124                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 22--> b  0: i  47 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 23--> b  0: i  48 r116=r114*r113                          :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 23--> b  0: i  49 loc r116                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 23--> b  0: i  50 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 24--> b  0: i  54 r3=r114                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 25--> b  0: i  55 r2=r113                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 26--> b  0: i  51 {r117=umin(r124,r116);clobber cc;}      :cortex_m4_ex:@GENERAL_REGS+1(-1)@VFP_LO_REGS+0(0)
;;	 26--> b  0: i  52 loc r117                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 26--> b  0: i  53 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 27--> b  0: i  56 r1=0                                    :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 28--> b  0: i  57 r0=r1                                   :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 29--> b  0: i  58 {call [`ILI9341_SetDisplayWindow'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-4)VFP_LO_REGS+0(0)
;;	 29--> b  0: i  59 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 30--> b  0: i  60 r1=r117                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 31--> b  0: i  61 r0=0                                    :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 32--> b  0: i  62 {r0=call [`ILI9341_SendRepeatedData'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 32--> b  0: i  63 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 32--> b  0: i  64 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 32--> b  0: i  65 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 32--> b  0: i  66 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 32--> b  0: i  67 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 32--> b  0: i  68 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 32--> b  0: i  69 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 32--> b  0: i  70 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 33--> b  0: i  71 {call [`ILI9341_WaitTransfer'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 33--> b  0: i  72 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 34--> b  0: i  73 {call [`LCD_BKLT_init'];return;use 0;}  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 34
;;   new head = 5
;;   new tail = 73


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


LCD_Init

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={20d,11u} r1={15d,4u} r2={13d,1u} r3={13d,1u} r7={1d,2u} r12={22d} r13={1d,13u} r14={12d} r15={11d} r16={12d} r17={12d} r18={12d} r19={12d} r20={12d} r21={12d} r22={12d} r23={12d} r24={12d} r25={12d} r26={12d} r27={12d} r28={12d} r29={12d} r30={12d} r31={12d} r48={11d} r49={11d} r50={11d} r51={11d} r52={11d} r53={11d} r54={11d} r55={11d} r56={11d} r57={11d} r58={11d} r59={11d} r60={11d} r61={11d} r62={11d} r63={11d} r64={11d} r65={11d} r66={11d} r67={11d} r68={11d} r69={11d} r70={11d} r71={11d} r72={11d} r73={11d} r74={11d} r75={11d} r76={11d} r77={11d} r78={11d} r79={11d} r80={11d} r81={11d} r82={11d} r83={11d} r84={11d} r85={11d} r86={11d} r87={11d} r88={11d} r89={11d} r90={11d} r91={11d} r92={11d} r93={11d} r94={11d} r95={11d} r96={11d} r97={11d} r98={11d} r99={11d} r100={12d} r101={11d} r102={1d,2u} r103={1d,1u} r104={11d} r105={11d} r106={11d} r113={1d,3u} r114={1d,3u} r116={1d,2u} r117={1d,2u} r118={1d,2u} r119={1d,2u} r122={1d,1u} r123={1d,1u} r124={1d,2u} 
;;    total ref usage 992{939d,53u,0e} in 69{58 regular + 11 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 45 2 NOTE_INSN_FUNCTION_BEG)
(note 45 2 5 2 NOTE_INSN_DELETED)
(debug_insn 5 45 6 2 (debug_marker) "../System/lcd.c":95:2 -1
     (nil))
(debug_insn 6 5 7 2 (debug_marker:BLK) "../System/lcd.c":49:13 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../System/lcd.c":51:2 -1
     (nil))
(insn 8 7 9 2 (set (reg/f:SI 118)
        (const_int 1207962624 [0x48000c00])) "../System/lcd.c":51:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 9 8 10 2 (set (reg:SI 119)
        (const_int 8 [0x8])) "../System/lcd.c":51:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 11 2 (set (mem/v:SI (plus:SI (reg/f:SI 118)
                (const_int 40 [0x28])) [7 MEM[(struct GPIO_TypeDef *)1207962624B].BRR+0 S4 A64])
        (reg:SI 119)) "../System/lcd.c":51:2 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../System/lcd.c":52:2 -1
     (nil))
(insn 12 11 13 2 (set (reg:SI 0 r0)
        (const_int 120 [0x78])) "../System/lcd.c":52:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 13 12 14 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000006b59e00 HAL_Delay>) [0 HAL_Delay S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":52:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000006b59e00 HAL_Delay>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 14 13 17 2 (debug_marker) "../System/lcd.c":53:2 -1
     (nil))
(insn 17 14 18 2 (set (mem/v:SI (plus:SI (reg/f:SI 118)
                (const_int 24 [0x18])) [7 MEM[(struct GPIO_TypeDef *)1207962624B].BSRR+0 S4 A64])
        (reg:SI 119)) "../System/lcd.c":53:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119)
        (expr_list:REG_DEAD (reg/f:SI 118)
            (nil))))
(debug_insn 18 17 19 2 (debug_marker) "../System/lcd.c":54:2 -1
     (nil))
(insn 19 18 20 2 (set (reg:SI 0 r0)
        (const_int 120 [0x78])) "../System/lcd.c":54:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 20 19 21 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000006b59e00 HAL_Delay>) [0 HAL_Delay S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":54:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000006b59e00 HAL_Delay>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 21 20 22 2 (debug_marker) "../System/lcd.c":98:2 -1
     (nil))
(insn 22 21 23 2 (set (reg:SI 1 r1)
        (const_int 3 [0x3])) "../System/lcd.c":98:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 23 22 24 2 (set (reg:SI 0 r0)
        (const_int 85 [0x55])) "../System/lcd.c":98:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 24 23 25 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("ILI9341_Init") [flags 0x41]  <function_decl 0000000006c72700 ILI9341_Init>) [0 ILI9341_Init S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":98:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_Init") [flags 0x41]  <function_decl 0000000006c72700 ILI9341_Init>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 25 24 26 2 (debug_marker) "../System/lcd.c":99:2 -1
     (nil))
(call_insn 26 25 27 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("ILI9341_DisplayOn") [flags 0x41]  <function_decl 0000000006c72900 ILI9341_DisplayOn>) [0 ILI9341_DisplayOn S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":99:2 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_DisplayOn") [flags 0x41]  <function_decl 0000000006c72900 ILI9341_DisplayOn>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(debug_insn 27 26 28 2 (debug_marker) "../System/lcd.c":101:2 -1
     (nil))
(debug_insn 28 27 29 2 (debug_marker:BLK) "../System/lcd.c":118:6 -1
     (nil))
(debug_insn 29 28 30 2 (debug_marker) "../System/lcd.c":120:5 -1
     (nil))
(insn 30 29 31 2 (set (reg:SI 0 r0)
        (const_int 0 [0])) "../System/lcd.c":120:5 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 31 30 77 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("ILI9341_GetParam") [flags 0x41]  <function_decl 0000000006c72f00 ILI9341_GetParam>) [0 ILI9341_GetParam S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":120:5 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_GetParam") [flags 0x41]  <function_decl 0000000006c72f00 ILI9341_GetParam>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (nil))))
(insn 77 31 33 2 (set (reg:SI 122)
        (reg:SI 0 r0)) "../System/lcd.c":120:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 33 77 32 2 (set (reg:SI 0 r0)
        (const_int 1 [0x1])) "../System/lcd.c":120:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 32 33 34 2 (set (reg:SI 113 [ _8 ])
        (reg:SI 122)) "../System/lcd.c":120:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 122)
        (nil)))
(call_insn 34 32 78 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("ILI9341_GetParam") [flags 0x41]  <function_decl 0000000006c72f00 ILI9341_GetParam>) [0 ILI9341_GetParam S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":120:5 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_GetParam") [flags 0x41]  <function_decl 0000000006c72f00 ILI9341_GetParam>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (nil))))
(insn 78 34 35 2 (set (reg:SI 123)
        (reg:SI 0 r0)) "../System/lcd.c":120:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 35 78 36 2 (set (reg:SI 114 [ _9 ])
        (reg:SI 123)) "../System/lcd.c":120:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 123)
        (nil)))
(debug_insn 36 35 37 2 (var_location:SI x (const_int 0 [0])) "../System/lcd.c":120:5 -1
     (nil))
(debug_insn 37 36 38 2 (var_location:SI y (const_int 0 [0])) "../System/lcd.c":120:5 -1
     (nil))
(debug_insn 38 37 39 2 (var_location:SI w (reg:SI 113 [ _8 ])) "../System/lcd.c":120:5 -1
     (nil))
(debug_insn 39 38 40 2 (var_location:SI h (reg:SI 114 [ _9 ])) "../System/lcd.c":120:5 -1
     (nil))
(debug_insn 40 39 41 2 (var_location:HI c (const_int 0 [0])) "../System/lcd.c":120:5 -1
     (nil))
(debug_insn 41 40 42 2 (debug_marker:BLK) "../System/lcd.c":69:6 -1
     (nil))
(debug_insn 42 41 43 2 (debug_marker) "../System/lcd.c":71:2 -1
     (nil))
(insn 43 42 44 2 (set (reg:SI 0 r0)
        (const_int 2 [0x2])) "../System/lcd.c":71:25 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 44 43 79 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("ILI9341_GetParam") [flags 0x41]  <function_decl 0000000006c72f00 ILI9341_GetParam>) [0 ILI9341_GetParam S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":71:25 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_GetParam") [flags 0x41]  <function_decl 0000000006c72f00 ILI9341_GetParam>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (nil))))
(insn 79 44 46 2 (set (reg:SI 124)
        (reg:SI 0 r0)) "../System/lcd.c":71:25 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 46 79 47 2 (var_location:SI max_count (reg:SI 124)) "../System/lcd.c":71:25 -1
     (nil))
(debug_insn 47 46 48 2 (debug_marker) "../System/lcd.c":72:2 -1
     (nil))
(insn 48 47 49 2 (set (reg/v:SI 116 [ pixel_count ])
        (mult:SI (reg:SI 114 [ _9 ])
            (reg:SI 113 [ _8 ]))) "../System/lcd.c":72:11 56 {*mul}
     (nil))
(debug_insn 49 48 50 2 (var_location:SI pixel_count (reg/v:SI 116 [ pixel_count ])) "../System/lcd.c":72:11 -1
     (nil))
(debug_insn 50 49 54 2 (debug_marker) "../System/lcd.c":74:2 -1
     (nil))
(insn 54 50 55 2 (set (reg:SI 3 r3)
        (reg:SI 114 [ _9 ])) "../System/lcd.c":78:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 114 [ _9 ])
        (nil)))
(insn 55 54 51 2 (set (reg:SI 2 r2)
        (reg:SI 113 [ _8 ])) "../System/lcd.c":78:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 113 [ _8 ])
        (nil)))
(insn 51 55 52 2 (parallel [
            (set (reg/v:SI 117 [ pixel_count ])
                (umin:SI (reg:SI 124)
                    (reg/v:SI 116 [ pixel_count ])))
            (clobber (reg:CC 100 cc))
        ]) 973 {*thumb2_uminsi3}
     (expr_list:REG_DEAD (reg:SI 124)
        (expr_list:REG_DEAD (reg/v:SI 116 [ pixel_count ])
            (expr_list:REG_UNUSED (reg:CC 100 cc)
                (nil)))))
(debug_insn 52 51 53 2 (var_location:SI pixel_count (reg/v:SI 117 [ pixel_count ])) -1
     (nil))
(debug_insn 53 52 56 2 (debug_marker) "../System/lcd.c":78:2 -1
     (nil))
(insn 56 53 57 2 (set (reg:SI 1 r1)
        (const_int 0 [0])) "../System/lcd.c":78:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 57 56 58 2 (set (reg:SI 0 r0)
        (reg:SI 1 r1)) "../System/lcd.c":78:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(call_insn 58 57 59 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("ILI9341_SetDisplayWindow") [flags 0x41]  <function_decl 0000000006c72600 ILI9341_SetDisplayWindow>) [0 ILI9341_SetDisplayWindow S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":78:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_SetDisplayWindow") [flags 0x41]  <function_decl 0000000006c72600 ILI9341_SetDisplayWindow>)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(debug_insn 59 58 60 2 (debug_marker) "../System/lcd.c":79:2 -1
     (nil))
(insn 60 59 61 2 (set (reg:SI 1 r1)
        (reg/v:SI 117 [ pixel_count ])) "../System/lcd.c":79:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 117 [ pixel_count ])
        (nil)))
(insn 61 60 62 2 (set (reg:SI 0 r0)
        (const_int 0 [0])) "../System/lcd.c":79:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 62 61 63 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("ILI9341_SendRepeatedData") [flags 0x41]  <function_decl 0000000006c72300 ILI9341_SendRepeatedData>) [0 ILI9341_SendRepeatedData S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":79:2 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_SendRepeatedData") [flags 0x41]  <function_decl 0000000006c72300 ILI9341_SendRepeatedData>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:HI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 63 62 64 2 (var_location:SI x (clobber (const_int 0 [0]))) "../System/lcd.c":120:5 -1
     (nil))
(debug_insn 64 63 65 2 (var_location:SI y (clobber (const_int 0 [0]))) "../System/lcd.c":120:5 -1
     (nil))
(debug_insn 65 64 66 2 (var_location:SI w (clobber (const_int 0 [0]))) "../System/lcd.c":120:5 -1
     (nil))
(debug_insn 66 65 67 2 (var_location:SI h (clobber (const_int 0 [0]))) "../System/lcd.c":120:5 -1
     (nil))
(debug_insn 67 66 68 2 (var_location:HI c (clobber (const_int 0 [0]))) "../System/lcd.c":120:5 -1
     (nil))
(debug_insn 68 67 69 2 (var_location:SI max_count (clobber (const_int 0 [0]))) "../System/lcd.c":120:5 -1
     (nil))
(debug_insn 69 68 70 2 (var_location:SI pixel_count (clobber (const_int 0 [0]))) "../System/lcd.c":120:5 -1
     (nil))
(debug_insn 70 69 71 2 (debug_marker) "../System/lcd.c":105:2 -1
     (nil))
(call_insn 71 70 72 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("ILI9341_WaitTransfer") [flags 0x41]  <function_decl 0000000006c72800 ILI9341_WaitTransfer>) [0 ILI9341_WaitTransfer S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":105:2 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_WaitTransfer") [flags 0x41]  <function_decl 0000000006c72800 ILI9341_WaitTransfer>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(debug_insn 72 71 73 2 (debug_marker) "../System/lcd.c":108:2 -1
     (nil))
(call_insn/j 73 72 74 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("LCD_BKLT_init") [flags 0x41]  <function_decl 0000000006e51700 LCD_BKLT_init>) [0 LCD_BKLT_init S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) "../System/lcd.c":108:2 292 {*sibcall_insn}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("LCD_BKLT_init") [flags 0x41]  <function_decl 0000000006e51700 LCD_BKLT_init>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(barrier 74 73 0)

;; Function LCD_ClearScreen (LCD_ClearScreen, funcdef_no=866, decl_uid=11872, cgraph_uid=870, symbol_order=876)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r120 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r119 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r118 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r117 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r116 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r114 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:40000 VFP_LO_REGS:40000 ALL_REGS:40000 MEM:21000
  r113 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:40000 VFP_LO_REGS:40000 ALL_REGS:40000 MEM:21000


Pass 1 for finding pseudo/allocno costs

    r120: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r119: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r118: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r117: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r116: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r113: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r120 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r119 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r118 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r117 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r116 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r114 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:60000 VFP_LO_REGS:60000 ALL_REGS:45000 MEM:40000
  r113 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:60000 VFP_LO_REGS:60000 ALL_REGS:45000 MEM:40000

;;   ======================================================
;;   -- basic block 2 from 5 to 38 -- before reload
;;   ======================================================

;;	  0--> b  0: i   5 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   6 r0=0                                    :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   7 {r0=call [`ILI9341_GetParam'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  42 r118=r0                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i   9 r0=0x1                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i   8 r113=r118                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i  10 {r0=call [`ILI9341_GetParam'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  43 r119=r0                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  11 r114=r119                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  12 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  13 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  14 loc r113                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  15 loc r114                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  16 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  17 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  18 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  19 r0=0x2                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  20 {r0=call [`ILI9341_GetParam'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  44 r120=r0                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  22 loc r120                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  23 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  24 r116=r114*r113                          :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  25 loc r116                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  26 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  27 {r117=umin(r120,r116);clobber cc;}      :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  28 loc r117                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  29 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  32 r1=0                                    :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  33 r0=r1                                   :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 15--> b  0: i  30 r3=r114                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	 16--> b  0: i  31 r2=r113                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 17--> b  0: i  34 {call [`ILI9341_SetDisplayWindow'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-4)VFP_LO_REGS+0(0)
;;	 17--> b  0: i  35 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 18--> b  0: i  36 r1=r117                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 19--> b  0: i  37 r0=0                                    :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 20--> b  0: i  38 {r0=call [`ILI9341_SendRepeatedData'];return;use 0;}:cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 20
;;   new head = 5
;;   new tail = 38


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


LCD_ClearScreen

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={11d,8u} r1={8d,3u} r2={7d,1u} r3={7d,1u} r7={1d,2u} r12={10d} r13={1d,7u} r14={6d} r15={5d} r16={6d} r17={6d} r18={6d} r19={6d} r20={6d} r21={6d} r22={6d} r23={6d} r24={6d} r25={6d} r26={6d} r27={6d} r28={6d} r29={6d} r30={6d} r31={6d} r48={5d} r49={5d} r50={5d} r51={5d} r52={5d} r53={5d} r54={5d} r55={5d} r56={5d} r57={5d} r58={5d} r59={5d} r60={5d} r61={5d} r62={5d} r63={5d} r64={5d} r65={5d} r66={5d} r67={5d} r68={5d} r69={5d} r70={5d} r71={5d} r72={5d} r73={5d} r74={5d} r75={5d} r76={5d} r77={5d} r78={5d} r79={5d} r80={5d} r81={5d} r82={5d} r83={5d} r84={5d} r85={5d} r86={5d} r87={5d} r88={5d} r89={5d} r90={5d} r91={5d} r92={5d} r93={5d} r94={5d} r95={5d} r96={5d} r97={5d} r98={5d} r99={5d} r100={6d} r101={5d} r102={1d,2u} r103={1d,1u} r104={5d} r105={5d} r106={5d} r113={1d,3u} r114={1d,3u} r116={1d,2u} r117={1d,2u} r118={1d,1u} r119={1d,1u} r120={1d,2u} 
;;    total ref usage 486{447d,39u,0e} in 36{31 regular + 5 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 21 2 NOTE_INSN_FUNCTION_BEG)
(note 21 2 5 2 NOTE_INSN_DELETED)
(debug_insn 5 21 6 2 (debug_marker) "../System/lcd.c":120:5 -1
     (nil))
(insn 6 5 7 2 (set (reg:SI 0 r0)
        (const_int 0 [0])) "../System/lcd.c":120:5 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 7 6 42 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("ILI9341_GetParam") [flags 0x41]  <function_decl 0000000006c72f00 ILI9341_GetParam>) [0 ILI9341_GetParam S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":120:5 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_GetParam") [flags 0x41]  <function_decl 0000000006c72f00 ILI9341_GetParam>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (nil))))
(insn 42 7 9 2 (set (reg:SI 118)
        (reg:SI 0 r0)) "../System/lcd.c":120:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 9 42 8 2 (set (reg:SI 0 r0)
        (const_int 1 [0x1])) "../System/lcd.c":120:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 9 10 2 (set (reg:SI 113 [ _1 ])
        (reg:SI 118)) "../System/lcd.c":120:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 118)
        (nil)))
(call_insn 10 8 43 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("ILI9341_GetParam") [flags 0x41]  <function_decl 0000000006c72f00 ILI9341_GetParam>) [0 ILI9341_GetParam S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":120:5 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_GetParam") [flags 0x41]  <function_decl 0000000006c72f00 ILI9341_GetParam>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (nil))))
(insn 43 10 11 2 (set (reg:SI 119)
        (reg:SI 0 r0)) "../System/lcd.c":120:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 11 43 12 2 (set (reg:SI 114 [ _2 ])
        (reg:SI 119)) "../System/lcd.c":120:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119)
        (nil)))
(debug_insn 12 11 13 2 (var_location:SI x (const_int 0 [0])) "../System/lcd.c":120:5 -1
     (nil))
(debug_insn 13 12 14 2 (var_location:SI y (const_int 0 [0])) "../System/lcd.c":120:5 -1
     (nil))
(debug_insn 14 13 15 2 (var_location:SI w (reg:SI 113 [ _1 ])) "../System/lcd.c":120:5 -1
     (nil))
(debug_insn 15 14 16 2 (var_location:SI h (reg:SI 114 [ _2 ])) "../System/lcd.c":120:5 -1
     (nil))
(debug_insn 16 15 17 2 (var_location:HI c (const_int 0 [0])) "../System/lcd.c":120:5 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker:BLK) "../System/lcd.c":69:6 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../System/lcd.c":71:2 -1
     (nil))
(insn 19 18 20 2 (set (reg:SI 0 r0)
        (const_int 2 [0x2])) "../System/lcd.c":71:25 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 20 19 44 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("ILI9341_GetParam") [flags 0x41]  <function_decl 0000000006c72f00 ILI9341_GetParam>) [0 ILI9341_GetParam S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":71:25 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_GetParam") [flags 0x41]  <function_decl 0000000006c72f00 ILI9341_GetParam>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (nil))))
(insn 44 20 22 2 (set (reg:SI 120)
        (reg:SI 0 r0)) "../System/lcd.c":71:25 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 22 44 23 2 (var_location:SI max_count (reg:SI 120)) "../System/lcd.c":71:25 -1
     (nil))
(debug_insn 23 22 24 2 (debug_marker) "../System/lcd.c":72:2 -1
     (nil))
(insn 24 23 25 2 (set (reg/v:SI 116 [ pixel_count ])
        (mult:SI (reg:SI 114 [ _2 ])
            (reg:SI 113 [ _1 ]))) "../System/lcd.c":72:11 56 {*mul}
     (nil))
(debug_insn 25 24 26 2 (var_location:SI pixel_count (reg/v:SI 116 [ pixel_count ])) "../System/lcd.c":72:11 -1
     (nil))
(debug_insn 26 25 27 2 (debug_marker) "../System/lcd.c":74:2 -1
     (nil))
(insn 27 26 28 2 (parallel [
            (set (reg/v:SI 117 [ pixel_count ])
                (umin:SI (reg:SI 120)
                    (reg/v:SI 116 [ pixel_count ])))
            (clobber (reg:CC 100 cc))
        ]) 973 {*thumb2_uminsi3}
     (expr_list:REG_DEAD (reg:SI 120)
        (expr_list:REG_DEAD (reg/v:SI 116 [ pixel_count ])
            (expr_list:REG_UNUSED (reg:CC 100 cc)
                (nil)))))
(debug_insn 28 27 29 2 (var_location:SI pixel_count (reg/v:SI 117 [ pixel_count ])) -1
     (nil))
(debug_insn 29 28 32 2 (debug_marker) "../System/lcd.c":78:2 -1
     (nil))
(insn 32 29 33 2 (set (reg:SI 1 r1)
        (const_int 0 [0])) "../System/lcd.c":78:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 33 32 30 2 (set (reg:SI 0 r0)
        (reg:SI 1 r1)) "../System/lcd.c":78:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 30 33 31 2 (set (reg:SI 3 r3)
        (reg:SI 114 [ _2 ])) "../System/lcd.c":78:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 31 30 34 2 (set (reg:SI 2 r2)
        (reg:SI 113 [ _1 ])) "../System/lcd.c":78:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(call_insn 34 31 35 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("ILI9341_SetDisplayWindow") [flags 0x41]  <function_decl 0000000006c72600 ILI9341_SetDisplayWindow>) [0 ILI9341_SetDisplayWindow S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":78:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_SetDisplayWindow") [flags 0x41]  <function_decl 0000000006c72600 ILI9341_SetDisplayWindow>)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(debug_insn 35 34 36 2 (debug_marker) "../System/lcd.c":79:2 -1
     (nil))
(insn 36 35 37 2 (set (reg:SI 1 r1)
        (reg/v:SI 117 [ pixel_count ])) "../System/lcd.c":79:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 117 [ pixel_count ])
        (nil)))
(insn 37 36 38 2 (set (reg:SI 0 r0)
        (const_int 0 [0])) "../System/lcd.c":79:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn/j 38 37 39 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("ILI9341_SendRepeatedData") [flags 0x41]  <function_decl 0000000006c72300 ILI9341_SendRepeatedData>) [0 ILI9341_SendRepeatedData S4 A32])
                    (const_int 0 [0])))
            (return)
            (use (const_int 0 [0]))
        ]) "../System/lcd.c":79:2 293 {*sibcall_value_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_SendRepeatedData") [flags 0x41]  <function_decl 0000000006c72300 ILI9341_SendRepeatedData>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:HI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(barrier 39 38 0)

;; Function LCD_demo_simple (LCD_demo_simple, funcdef_no=867, decl_uid=11879, cgraph_uid=871, symbol_order=877)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r117 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:15020 VFP_LO_REGS:15020 ALL_REGS:15020 MEM:10020
  r115 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:290 VFP_LO_REGS:290 ALL_REGS:290 MEM:150
  r113 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:29840 VFP_LO_REGS:29840 ALL_REGS:29840 MEM:19850


Pass 1 for finding pseudo/allocno costs

    r118: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r117: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r117 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:29870 VFP_LO_REGS:29870 ALL_REGS:15020 MEM:19920
  r115 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:300 VFP_LO_REGS:300 ALL_REGS:300 MEM:200
  r113 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:29850 VFP_LO_REGS:29850 ALL_REGS:29850 MEM:19900

;;   ======================================================
;;   -- basic block 2 from 6 to 38 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  13 r1=0                                    :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   7 r115=0xf800                             :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i  11 r3=0xf0                                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  12 r2=0x140                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  14 r0=r1                                   :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i   9 [sfp-0x2]=r115#0                        :cortex_m4_a:@GENERAL_REGS+0(-1)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i  10 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  15 {call [`ILI9341_SetDisplayWindow'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-4)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  16 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  17 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  18 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  19 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i   3 r113=0x12c00                            :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  38 r117=sfp-0x2                            :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 8
;;   new head = 6
;;   new tail = 38

;;   ======================================================
;;   -- basic block 3 from 21 to 33 -- before reload
;;   ======================================================

;;	  0--> b  0: i  21 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  22 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  41 r1=0x1                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  25 r0=r117                                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  26 {r0=call [`ILI9341_SendData'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  27 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  28 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  29 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  32 {cc=cmp(r113-0x1,0);r113=r113-0x1;}     :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  33 pc={(cc!=0)?L31:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 21
;;   new tail = 33


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


LCD_demo_simple

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={5d,2u} r1={5d,3u} r2={4d,1u} r3={4d,1u} r7={1d,4u} r12={4d} r13={1d,6u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={3d,1u} r101={2d} r102={1d,6u,1e} r103={1d,3u} r104={2d} r105={2d} r106={2d} r113={2d,2u} r115={1d,1u} r117={1d,1u} 
;;    total ref usage 230{198d,31u,1e} in 25{23 regular + 2 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 2 13 2 (debug_marker) "../System/lcd.c":138:2 -1
     (nil))
(insn 13 6 7 2 (set (reg:SI 1 r1)
        (const_int 0 [0])) "../System/lcd.c":142:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 7 13 11 2 (set (reg:SI 115)
        (const_int 63488 [0xf800])) "../System/lcd.c":138:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 11 7 12 2 (set (reg:SI 3 r3)
        (const_int 240 [0xf0])) "../System/lcd.c":142:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 12 11 14 2 (set (reg:SI 2 r2)
        (const_int 320 [0x140])) "../System/lcd.c":142:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 14 12 9 2 (set (reg:SI 0 r0)
        (reg:SI 1 r1)) "../System/lcd.c":142:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 9 14 10 2 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -2 [0xfffffffffffffffe])) [1 color+0 S2 A16])
        (subreg:HI (reg:SI 115) 0)) "../System/lcd.c":138:11 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 115)
        (nil)))
(debug_insn 10 9 15 2 (debug_marker) "../System/lcd.c":142:2 -1
     (nil))
(call_insn 15 10 16 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("ILI9341_SetDisplayWindow") [flags 0x41]  <function_decl 0000000006c72600 ILI9341_SetDisplayWindow>) [0 ILI9341_SetDisplayWindow S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":142:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_SetDisplayWindow") [flags 0x41]  <function_decl 0000000006c72600 ILI9341_SetDisplayWindow>)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(debug_insn 16 15 17 2 (debug_marker) "../System/lcd.c":145:2 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../System/lcd.c":145:7 -1
     (nil))
(debug_insn 18 17 19 2 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 19 18 3 2 (debug_marker) "../System/lcd.c":145:21 -1
     (nil))
(insn 3 19 38 2 (set (reg:SI 113 [ ivtmp_1 ])
        (const_int 76800 [0x12c00])) "../System/lcd.c":142:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 38 3 31 2 (set (reg/f:SI 117)
        (plus:SI (reg/f:SI 102 sfp)
            (const_int -2 [0xfffffffffffffffe]))) 7 {*arm_addsi3}
     (nil))
(code_label 31 38 20 3 21 (nil) [1 uses])
(note 20 31 30 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 30 20 21 3 NOTE_INSN_DELETED)
(debug_insn 21 30 22 3 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 22 21 41 3 (debug_marker) "../System/lcd.c":148:3 -1
     (nil))
(insn 41 22 25 3 (set (reg:SI 1 r1)
        (const_int 1 [0x1])) "../System/lcd.c":148:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 25 41 26 3 (set (reg:SI 0 r0)
        (reg/f:SI 117)) "../System/lcd.c":148:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
            (const_int -2 [0xfffffffffffffffe]))
        (nil)))
(call_insn 26 25 27 3 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("ILI9341_SendData") [flags 0x41]  <function_decl 0000000006c72200 ILI9341_SendData>) [0 ILI9341_SendData S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":148:3 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_SendData") [flags 0x41]  <function_decl 0000000006c72200 ILI9341_SendData>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 27 26 28 3 (debug_marker) "../System/lcd.c":145:32 -1
     (nil))
(debug_insn 28 27 29 3 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 29 28 32 3 (debug_marker) "../System/lcd.c":145:21 -1
     (nil))
(insn 32 29 33 3 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (plus:SI (reg:SI 113 [ ivtmp_1 ])
                        (const_int -1 [0xffffffffffffffff]))
                    (const_int 0 [0])))
            (set (reg:SI 113 [ ivtmp_1 ])
                (plus:SI (reg:SI 113 [ ivtmp_1 ])
                    (const_int -1 [0xffffffffffffffff])))
        ]) "../System/lcd.c":145:2 1019 {thumb2_addsi3_compare0}
     (nil))
(jump_insn 33 32 34 3 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 31)
            (pc))) "../System/lcd.c":145:2 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 1062895956 (nil)))
 -> 31)
(note 34 33 42 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 42 34 0 NOTE_INSN_DELETED)

;; Function LCD_uGUI_init (LCD_uGUI_init, funcdef_no=870, decl_uid=11881, cgraph_uid=874, symbol_order=880)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r122 costs: LO_REGS:4000 HI_REGS:4000 CALLER_SAVE_REGS:4000 EVEN_REG:4000 GENERAL_REGS:4000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r121 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r113 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000


Pass 1 for finding pseudo/allocno costs

    r122: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r121: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r120: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r119: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r118: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r122 costs: GENERAL_REGS:4000 VFP_D0_D7_REGS:60000 VFP_LO_REGS:60000 ALL_REGS:30000 MEM:40000
  r121 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r113 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000

;;   ======================================================
;;   -- basic block 2 from 5 to 36 -- before reload
;;   ======================================================

;;	  0--> b  0: i   5 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   6 r0=0                                    :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   7 {r0=call [`ILI9341_GetParam'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  40 r121=r0                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i   8 r113=r121                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i   9 r0=0x1                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  10 {r0=call [`ILI9341_GetParam'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  41 r122=r0                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  14 r3=r122                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  15 r2=r113                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  16 r1=`UserPixelSetFunction'               :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  17 r0=`*.LANCHOR0'                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  18 {r0=call [`UG_Init'];use 0;clobber lr;} :cortex_m4_ex*3:GENERAL_REGS+0(-3)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  19 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  21 r0=`FONT_8X12'                          :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  22 {call [`UG_FontSelect'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  23 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  24 r0=0xffff                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 15--> b  0: i  25 {call [`UG_SetForecolor'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 15--> b  0: i  26 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 16--> b  0: i  27 r0=0                                    :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 17--> b  0: i  28 {call [`UG_SetBackcolor'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 17--> b  0: i  29 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 18--> b  0: i  32 r0=0x1                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 19--> b  0: i  31 r1=`_HW_FillFrame_'                     :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	 20--> b  0: i  33 {call [`UG_DriverRegister'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 20--> b  0: i  34 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 21--> b  0: i  35 r0=0x1                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 22--> b  0: i  36 {call [`UG_DriverEnable'];return;use 0;}:cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 22
;;   new head = 5
;;   new tail = 36


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


LCD_uGUI_init

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr]
;;  ref usage 	r0={17d,10u} r1={11d,2u} r2={10d,1u} r3={10d,1u} r7={1d,2u} r12={16d} r13={1d,10u} r14={9d} r15={8d} r16={9d} r17={9d} r18={9d} r19={9d} r20={9d} r21={9d} r22={9d} r23={9d} r24={9d} r25={9d} r26={9d} r27={9d} r28={9d} r29={9d} r30={9d} r31={9d} r48={8d} r49={8d} r50={8d} r51={8d} r52={8d} r53={8d} r54={8d} r55={8d} r56={8d} r57={8d} r58={8d} r59={8d} r60={8d} r61={8d} r62={8d} r63={8d} r64={8d} r65={8d} r66={8d} r67={8d} r68={8d} r69={8d} r70={8d} r71={8d} r72={8d} r73={8d} r74={8d} r75={8d} r76={8d} r77={8d} r78={8d} r79={8d} r80={8d} r81={8d} r82={8d} r83={8d} r84={8d} r85={8d} r86={8d} r87={8d} r88={8d} r89={8d} r90={8d} r91={8d} r92={8d} r93={8d} r94={8d} r95={8d} r96={8d} r97={8d} r98={8d} r99={8d} r100={8d} r101={8d} r102={1d,2u} r103={1d,1u} r104={8d} r105={8d} r106={8d} r113={1d,1u} r121={1d,1u} r122={1d,1u} 
;;    total ref usage 720{688d,32u,0e} in 29{21 regular + 8 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 11 2 NOTE_INSN_FUNCTION_BEG)
(note 11 2 12 2 NOTE_INSN_DELETED)
(note 12 11 13 2 NOTE_INSN_DELETED)
(note 13 12 20 2 NOTE_INSN_DELETED)
(note 20 13 30 2 NOTE_INSN_DELETED)
(note 30 20 5 2 NOTE_INSN_DELETED)
(debug_insn 5 30 6 2 (debug_marker) "../System/lcd.c":206:2 -1
     (nil))
(insn 6 5 7 2 (set (reg:SI 0 r0)
        (const_int 0 [0])) "../System/lcd.c":206:38 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 7 6 40 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("ILI9341_GetParam") [flags 0x41]  <function_decl 0000000006c72f00 ILI9341_GetParam>) [0 ILI9341_GetParam S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":206:38 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_GetParam") [flags 0x41]  <function_decl 0000000006c72f00 ILI9341_GetParam>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (nil))))
(insn 40 7 8 2 (set (reg:SI 121)
        (reg:SI 0 r0)) "../System/lcd.c":206:38 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 8 40 9 2 (set (reg:SI 113 [ _1 ])
        (reg:SI 121)) "../System/lcd.c":206:38 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 121)
        (nil)))
(insn 9 8 10 2 (set (reg:SI 0 r0)
        (const_int 1 [0x1])) "../System/lcd.c":206:67 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 10 9 41 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("ILI9341_GetParam") [flags 0x41]  <function_decl 0000000006c72f00 ILI9341_GetParam>) [0 ILI9341_GetParam S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":206:67 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_GetParam") [flags 0x41]  <function_decl 0000000006c72f00 ILI9341_GetParam>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (nil))))
(insn 41 10 14 2 (set (reg:SI 122)
        (reg:SI 0 r0)) "../System/lcd.c":206:67 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 14 41 15 2 (set (reg:SI 3 r3)
        (reg:SI 122)) "../System/lcd.c":206:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 122)
        (nil)))
(insn 15 14 16 2 (set (reg:SI 2 r2)
        (reg:SI 113 [ _1 ])) "../System/lcd.c":206:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 16 15 17 2 (set (reg:SI 1 r1)
        (symbol_ref:SI ("UserPixelSetFunction") [flags 0x3]  <function_decl 000000000702df00 UserPixelSetFunction>)) "../System/lcd.c":206:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (symbol_ref:SI ("UserPixelSetFunction") [flags 0x3]  <function_decl 000000000702df00 UserPixelSetFunction>)
        (nil)))
(insn 17 16 18 2 (set (reg:SI 0 r0)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/lcd.c":206:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))
(call_insn 18 17 19 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("UG_Init") [flags 0x41]  <function_decl 0000000006e51d00 UG_Init>) [0 UG_Init S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":206:2 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (symbol_ref:SI ("UG_Init") [flags 0x41]  <function_decl 0000000006e51d00 UG_Init>)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(debug_insn 19 18 21 2 (debug_marker) "../System/lcd.c":209:2 -1
     (nil))
(insn 21 19 22 2 (set (reg:SI 0 r0)
        (symbol_ref:SI ("FONT_8X12") [flags 0xc0]  <var_decl 0000000006db8630 FONT_8X12>)) "../System/lcd.c":209:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (symbol_ref:SI ("FONT_8X12") [flags 0xc0]  <var_decl 0000000006db8630 FONT_8X12>)
        (nil)))
(call_insn 22 21 23 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("UG_FontSelect") [flags 0x41]  <function_decl 0000000006e51f00 UG_FontSelect>) [0 UG_FontSelect S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":209:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("UG_FontSelect") [flags 0x41]  <function_decl 0000000006e51f00 UG_FontSelect>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 23 22 24 2 (debug_marker) "../System/lcd.c":210:2 -1
     (nil))
(insn 24 23 25 2 (set (reg:SI 0 r0)
        (const_int 65535 [0xffff])) "../System/lcd.c":210:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 25 24 26 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("UG_SetForecolor") [flags 0x41]  <function_decl 0000000006cb5100 UG_SetForecolor>) [0 UG_SetForecolor S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":210:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("UG_SetForecolor") [flags 0x41]  <function_decl 0000000006cb5100 UG_SetForecolor>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 26 25 27 2 (debug_marker) "../System/lcd.c":211:2 -1
     (nil))
(insn 27 26 28 2 (set (reg:SI 0 r0)
        (const_int 0 [0])) "../System/lcd.c":211:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 28 27 29 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("UG_SetBackcolor") [flags 0x41]  <function_decl 0000000006cb5200 UG_SetBackcolor>) [0 UG_SetBackcolor S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":211:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("UG_SetBackcolor") [flags 0x41]  <function_decl 0000000006cb5200 UG_SetBackcolor>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 29 28 32 2 (debug_marker) "../System/lcd.c":214:2 -1
     (nil))
(insn 32 29 31 2 (set (reg:SI 0 r0)
        (const_int 1 [0x1])) "../System/lcd.c":214:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 31 32 33 2 (set (reg:SI 1 r1)
        (symbol_ref:SI ("_HW_FillFrame_") [flags 0x3]  <function_decl 0000000007031000 _HW_FillFrame_>)) "../System/lcd.c":214:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (symbol_ref:SI ("_HW_FillFrame_") [flags 0x3]  <function_decl 0000000007031000 _HW_FillFrame_>)
        (nil)))
(call_insn 33 31 34 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("UG_DriverRegister") [flags 0x41]  <function_decl 0000000006cb5b00 UG_DriverRegister>) [0 UG_DriverRegister S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":214:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("UG_DriverRegister") [flags 0x41]  <function_decl 0000000006cb5b00 UG_DriverRegister>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 34 33 35 2 (debug_marker) "../System/lcd.c":215:2 -1
     (nil))
(insn 35 34 36 2 (set (reg:SI 0 r0)
        (const_int 1 [0x1])) "../System/lcd.c":215:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn/j 36 35 37 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("UG_DriverEnable") [flags 0x41]  <function_decl 0000000006cb5c00 UG_DriverEnable>) [0 UG_DriverEnable S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) "../System/lcd.c":215:2 292 {*sibcall_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("UG_DriverEnable") [flags 0x41]  <function_decl 0000000006cb5c00 UG_DriverEnable>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (nil))))
(barrier 37 36 0)

;; Function LCD_uGUI_demo_Misko3 (LCD_uGUI_demo_Misko3, funcdef_no=871, decl_uid=11883, cgraph_uid=875, symbol_order=881)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs




Pass 1 for finding pseudo/allocno costs

    r121: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r120: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r119: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r118: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS


;;   ======================================================
;;   -- basic block 2 from 5 to 81 -- before reload
;;   ======================================================

;;	  0--> b  0: i   5 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   6 r0=0                                    :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   7 {call [`UG_FillScreen'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   8 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   9 loc 0x87                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  10 loc 0x96                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  11 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  13 r0=`FONT_32X53'                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  14 {call [`UG_FontSelect'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  15 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  16 r0=0xec1d                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  17 {call [`UG_SetForecolor'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  18 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  20 r2=`*.LC0'                              :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  21 r1=0x87                                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  22 r0=0x3c                                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  23 {call [`UG_PutString'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-3)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  24 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  25 r0=0x1f                                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  26 {call [`UG_SetForecolor'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  27 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  29 r2=`*.LC1'                              :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  30 r1=0x87                                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  31 r0=0x5a                                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 15--> b  0: i  32 {call [`UG_PutString'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-3)VFP_LO_REGS+0(0)
;;	 15--> b  0: i  33 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 16--> b  0: i  34 r0=0x7ff                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 17--> b  0: i  35 {call [`UG_SetForecolor'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 17--> b  0: i  36 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 18--> b  0: i  38 r2=`*.LC2'                              :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 19--> b  0: i  39 r1=0x87                                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 20--> b  0: i  40 r0=0x78                                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 21--> b  0: i  41 {call [`UG_PutString'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-3)VFP_LO_REGS+0(0)
;;	 21--> b  0: i  42 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 22--> b  0: i  43 r0=0x7e0                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 23--> b  0: i  44 {call [`UG_SetForecolor'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 23--> b  0: i  45 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 24--> b  0: i  47 r2=`*.LC3'                              :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 25--> b  0: i  48 r1=0x87                                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 26--> b  0: i  49 r0=0x96                                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 27--> b  0: i  50 {call [`UG_PutString'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-3)VFP_LO_REGS+0(0)
;;	 27--> b  0: i  51 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 28--> b  0: i  52 r0=0xffe0                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 29--> b  0: i  53 {call [`UG_SetForecolor'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 29--> b  0: i  54 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 30--> b  0: i  56 r2=`*.LC4'                              :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 31--> b  0: i  57 r1=0x87                                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 32--> b  0: i  58 r0=0xb4                                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 33--> b  0: i  59 {call [`UG_PutString'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-3)VFP_LO_REGS+0(0)
;;	 33--> b  0: i  60 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 34--> b  0: i  61 r0=0xf800                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 35--> b  0: i  62 {call [`UG_SetForecolor'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 35--> b  0: i  63 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 36--> b  0: i  65 r2=`*.LC5'                              :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 37--> b  0: i  66 r1=0x87                                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 38--> b  0: i  67 r0=0xdc                                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 39--> b  0: i  68 {call [`UG_PutString'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-3)VFP_LO_REGS+0(0)
;;	 39--> b  0: i  69 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 40--> b  0: i  70 r0=0xffff                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 41--> b  0: i  71 {call [`UG_SetForecolor'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 41--> b  0: i  72 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 42--> b  0: i  74 r0=`FONT_16X26'                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 43--> b  0: i  75 {call [`UG_FontSelect'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 43--> b  0: i  76 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 44--> b  0: i  78 r2=`*.LC6'                              :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 45--> b  0: i  79 r1=0xb9                                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 46--> b  0: i  80 r0=0x5                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 47--> b  0: i  81 {call [`UG_PutString'];return;use 0;}   :cortex_m4_ex*3:GENERAL_REGS+0(-3)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 47
;;   new head = 5
;;   new tail = 81


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


LCD_uGUI_demo_Misko3

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr]
;;  ref usage 	r0={35d,17u} r1={25d,7u} r2={25d,7u} r3={18d} r7={1d,2u} r12={34d} r13={1d,19u} r14={18d} r15={17d} r16={18d} r17={18d} r18={18d} r19={18d} r20={18d} r21={18d} r22={18d} r23={18d} r24={18d} r25={18d} r26={18d} r27={18d} r28={18d} r29={18d} r30={18d} r31={18d} r48={17d} r49={17d} r50={17d} r51={17d} r52={17d} r53={17d} r54={17d} r55={17d} r56={17d} r57={17d} r58={17d} r59={17d} r60={17d} r61={17d} r62={17d} r63={17d} r64={17d} r65={17d} r66={17d} r67={17d} r68={17d} r69={17d} r70={17d} r71={17d} r72={17d} r73={17d} r74={17d} r75={17d} r76={17d} r77={17d} r78={17d} r79={17d} r80={17d} r81={17d} r82={17d} r83={17d} r84={17d} r85={17d} r86={17d} r87={17d} r88={17d} r89={17d} r90={17d} r91={17d} r92={17d} r93={17d} r94={17d} r95={17d} r96={17d} r97={17d} r98={17d} r99={17d} r100={17d} r101={17d} r102={1d,2u} r103={1d,1u} r104={17d} r105={17d} r106={17d} 
;;    total ref usage 1488{1433d,55u,0e} in 68{51 regular + 17 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 12 2 NOTE_INSN_FUNCTION_BEG)
(note 12 2 19 2 NOTE_INSN_DELETED)
(note 19 12 28 2 NOTE_INSN_DELETED)
(note 28 19 37 2 NOTE_INSN_DELETED)
(note 37 28 46 2 NOTE_INSN_DELETED)
(note 46 37 55 2 NOTE_INSN_DELETED)
(note 55 46 64 2 NOTE_INSN_DELETED)
(note 64 55 73 2 NOTE_INSN_DELETED)
(note 73 64 77 2 NOTE_INSN_DELETED)
(note 77 73 5 2 NOTE_INSN_DELETED)
(debug_insn 5 77 6 2 (debug_marker) "../System/lcd.c":229:2 -1
     (nil))
(insn 6 5 7 2 (set (reg:SI 0 r0)
        (const_int 0 [0])) "../System/lcd.c":229:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 7 6 8 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("UG_FillScreen") [flags 0x41]  <function_decl 0000000006cb1000 UG_FillScreen>) [0 UG_FillScreen S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":229:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("UG_FillScreen") [flags 0x41]  <function_decl 0000000006cb1000 UG_FillScreen>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 8 7 9 2 (debug_marker) "../System/lcd.c":231:2 -1
     (nil))
(debug_insn 9 8 10 2 (var_location:HI pozicija_y (const_int 135 [0x87])) "../System/lcd.c":231:11 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:HI pozicija_x (const_int 150 [0x96])) "../System/lcd.c":231:27 -1
     (nil))
(debug_insn 11 10 13 2 (debug_marker) "../System/lcd.c":233:2 -1
     (nil))
(insn 13 11 14 2 (set (reg:SI 0 r0)
        (symbol_ref:SI ("FONT_32X53") [flags 0xc0]  <var_decl 0000000006db8750 FONT_32X53>)) "../System/lcd.c":233:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (symbol_ref:SI ("FONT_32X53") [flags 0xc0]  <var_decl 0000000006db8750 FONT_32X53>)
        (nil)))
(call_insn 14 13 15 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("UG_FontSelect") [flags 0x41]  <function_decl 0000000006e51f00 UG_FontSelect>) [0 UG_FontSelect S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":233:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("UG_FontSelect") [flags 0x41]  <function_decl 0000000006e51f00 UG_FontSelect>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 15 14 16 2 (debug_marker) "../System/lcd.c":234:2 -1
     (nil))
(insn 16 15 17 2 (set (reg:SI 0 r0)
        (const_int 60445 [0xec1d])) "../System/lcd.c":234:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 17 16 18 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("UG_SetForecolor") [flags 0x41]  <function_decl 0000000006cb5100 UG_SetForecolor>) [0 UG_SetForecolor S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":234:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("UG_SetForecolor") [flags 0x41]  <function_decl 0000000006cb5100 UG_SetForecolor>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 18 17 20 2 (debug_marker) "../System/lcd.c":235:2 -1
     (nil))
(insn 20 18 21 2 (set (reg:SI 2 r2)
        (symbol_ref/v/f:SI ("*.LC0") [flags 0x82]  <var_decl 0000000007275900 *.LC0>)) "../System/lcd.c":235:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC0") [flags 0x82]  <var_decl 0000000007275900 *.LC0>)
        (nil)))
(insn 21 20 22 2 (set (reg:SI 1 r1)
        (const_int 135 [0x87])) "../System/lcd.c":235:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 22 21 23 2 (set (reg:SI 0 r0)
        (const_int 60 [0x3c])) "../System/lcd.c":235:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 23 22 24 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("UG_PutString") [flags 0x41]  <function_decl 0000000006cb1b00 UG_PutString>) [0 UG_PutString S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":235:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("UG_PutString") [flags 0x41]  <function_decl 0000000006cb1b00 UG_PutString>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 24 23 25 2 (debug_marker) "../System/lcd.c":237:2 -1
     (nil))
(insn 25 24 26 2 (set (reg:SI 0 r0)
        (const_int 31 [0x1f])) "../System/lcd.c":237:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 26 25 27 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("UG_SetForecolor") [flags 0x41]  <function_decl 0000000006cb5100 UG_SetForecolor>) [0 UG_SetForecolor S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":237:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("UG_SetForecolor") [flags 0x41]  <function_decl 0000000006cb5100 UG_SetForecolor>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 27 26 29 2 (debug_marker) "../System/lcd.c":238:2 -1
     (nil))
(insn 29 27 30 2 (set (reg:SI 2 r2)
        (symbol_ref/v/f:SI ("*.LC1") [flags 0x82]  <var_decl 0000000007275990 *.LC1>)) "../System/lcd.c":238:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC1") [flags 0x82]  <var_decl 0000000007275990 *.LC1>)
        (nil)))
(insn 30 29 31 2 (set (reg:SI 1 r1)
        (const_int 135 [0x87])) "../System/lcd.c":238:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 31 30 32 2 (set (reg:SI 0 r0)
        (const_int 90 [0x5a])) "../System/lcd.c":238:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 32 31 33 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("UG_PutString") [flags 0x41]  <function_decl 0000000006cb1b00 UG_PutString>) [0 UG_PutString S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":238:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("UG_PutString") [flags 0x41]  <function_decl 0000000006cb1b00 UG_PutString>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 33 32 34 2 (debug_marker) "../System/lcd.c":240:2 -1
     (nil))
(insn 34 33 35 2 (set (reg:SI 0 r0)
        (const_int 2047 [0x7ff])) "../System/lcd.c":240:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 35 34 36 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("UG_SetForecolor") [flags 0x41]  <function_decl 0000000006cb5100 UG_SetForecolor>) [0 UG_SetForecolor S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":240:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("UG_SetForecolor") [flags 0x41]  <function_decl 0000000006cb5100 UG_SetForecolor>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 36 35 38 2 (debug_marker) "../System/lcd.c":241:2 -1
     (nil))
(insn 38 36 39 2 (set (reg:SI 2 r2)
        (symbol_ref/v/f:SI ("*.LC2") [flags 0x82]  <var_decl 0000000007275a20 *.LC2>)) "../System/lcd.c":241:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC2") [flags 0x82]  <var_decl 0000000007275a20 *.LC2>)
        (nil)))
(insn 39 38 40 2 (set (reg:SI 1 r1)
        (const_int 135 [0x87])) "../System/lcd.c":241:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 40 39 41 2 (set (reg:SI 0 r0)
        (const_int 120 [0x78])) "../System/lcd.c":241:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 41 40 42 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("UG_PutString") [flags 0x41]  <function_decl 0000000006cb1b00 UG_PutString>) [0 UG_PutString S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":241:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("UG_PutString") [flags 0x41]  <function_decl 0000000006cb1b00 UG_PutString>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 42 41 43 2 (debug_marker) "../System/lcd.c":243:2 -1
     (nil))
(insn 43 42 44 2 (set (reg:SI 0 r0)
        (const_int 2016 [0x7e0])) "../System/lcd.c":243:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 44 43 45 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("UG_SetForecolor") [flags 0x41]  <function_decl 0000000006cb5100 UG_SetForecolor>) [0 UG_SetForecolor S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":243:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("UG_SetForecolor") [flags 0x41]  <function_decl 0000000006cb5100 UG_SetForecolor>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 45 44 47 2 (debug_marker) "../System/lcd.c":244:2 -1
     (nil))
(insn 47 45 48 2 (set (reg:SI 2 r2)
        (symbol_ref/v/f:SI ("*.LC3") [flags 0x82]  <var_decl 0000000007275ab0 *.LC3>)) "../System/lcd.c":244:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC3") [flags 0x82]  <var_decl 0000000007275ab0 *.LC3>)
        (nil)))
(insn 48 47 49 2 (set (reg:SI 1 r1)
        (const_int 135 [0x87])) "../System/lcd.c":244:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 49 48 50 2 (set (reg:SI 0 r0)
        (const_int 150 [0x96])) "../System/lcd.c":244:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 50 49 51 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("UG_PutString") [flags 0x41]  <function_decl 0000000006cb1b00 UG_PutString>) [0 UG_PutString S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":244:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("UG_PutString") [flags 0x41]  <function_decl 0000000006cb1b00 UG_PutString>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 51 50 52 2 (debug_marker) "../System/lcd.c":246:2 -1
     (nil))
(insn 52 51 53 2 (set (reg:SI 0 r0)
        (const_int 65504 [0xffe0])) "../System/lcd.c":246:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 53 52 54 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("UG_SetForecolor") [flags 0x41]  <function_decl 0000000006cb5100 UG_SetForecolor>) [0 UG_SetForecolor S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":246:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("UG_SetForecolor") [flags 0x41]  <function_decl 0000000006cb5100 UG_SetForecolor>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 54 53 56 2 (debug_marker) "../System/lcd.c":247:2 -1
     (nil))
(insn 56 54 57 2 (set (reg:SI 2 r2)
        (symbol_ref/v/f:SI ("*.LC4") [flags 0x82]  <var_decl 0000000007275b40 *.LC4>)) "../System/lcd.c":247:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC4") [flags 0x82]  <var_decl 0000000007275b40 *.LC4>)
        (nil)))
(insn 57 56 58 2 (set (reg:SI 1 r1)
        (const_int 135 [0x87])) "../System/lcd.c":247:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 58 57 59 2 (set (reg:SI 0 r0)
        (const_int 180 [0xb4])) "../System/lcd.c":247:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 59 58 60 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("UG_PutString") [flags 0x41]  <function_decl 0000000006cb1b00 UG_PutString>) [0 UG_PutString S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":247:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("UG_PutString") [flags 0x41]  <function_decl 0000000006cb1b00 UG_PutString>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 60 59 61 2 (debug_marker) "../System/lcd.c":249:2 -1
     (nil))
(insn 61 60 62 2 (set (reg:SI 0 r0)
        (const_int 63488 [0xf800])) "../System/lcd.c":249:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 62 61 63 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("UG_SetForecolor") [flags 0x41]  <function_decl 0000000006cb5100 UG_SetForecolor>) [0 UG_SetForecolor S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":249:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("UG_SetForecolor") [flags 0x41]  <function_decl 0000000006cb5100 UG_SetForecolor>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 63 62 65 2 (debug_marker) "../System/lcd.c":250:2 -1
     (nil))
(insn 65 63 66 2 (set (reg:SI 2 r2)
        (symbol_ref/v/f:SI ("*.LC5") [flags 0x82]  <var_decl 0000000007275bd0 *.LC5>)) "../System/lcd.c":250:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC5") [flags 0x82]  <var_decl 0000000007275bd0 *.LC5>)
        (nil)))
(insn 66 65 67 2 (set (reg:SI 1 r1)
        (const_int 135 [0x87])) "../System/lcd.c":250:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 67 66 68 2 (set (reg:SI 0 r0)
        (const_int 220 [0xdc])) "../System/lcd.c":250:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 68 67 69 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("UG_PutString") [flags 0x41]  <function_decl 0000000006cb1b00 UG_PutString>) [0 UG_PutString S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":250:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("UG_PutString") [flags 0x41]  <function_decl 0000000006cb1b00 UG_PutString>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 69 68 70 2 (debug_marker) "../System/lcd.c":252:2 -1
     (nil))
(insn 70 69 71 2 (set (reg:SI 0 r0)
        (const_int 65535 [0xffff])) "../System/lcd.c":252:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 71 70 72 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("UG_SetForecolor") [flags 0x41]  <function_decl 0000000006cb5100 UG_SetForecolor>) [0 UG_SetForecolor S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":252:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("UG_SetForecolor") [flags 0x41]  <function_decl 0000000006cb5100 UG_SetForecolor>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 72 71 74 2 (debug_marker) "../System/lcd.c":253:2 -1
     (nil))
(insn 74 72 75 2 (set (reg:SI 0 r0)
        (symbol_ref:SI ("FONT_16X26") [flags 0xc0]  <var_decl 0000000006db86c0 FONT_16X26>)) "../System/lcd.c":253:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (symbol_ref:SI ("FONT_16X26") [flags 0xc0]  <var_decl 0000000006db86c0 FONT_16X26>)
        (nil)))
(call_insn 75 74 76 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("UG_FontSelect") [flags 0x41]  <function_decl 0000000006e51f00 UG_FontSelect>) [0 UG_FontSelect S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":253:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("UG_FontSelect") [flags 0x41]  <function_decl 0000000006e51f00 UG_FontSelect>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 76 75 78 2 (debug_marker) "../System/lcd.c":254:2 -1
     (nil))
(insn 78 76 79 2 (set (reg:SI 2 r2)
        (symbol_ref/v/f:SI ("*.LC6") [flags 0x82]  <var_decl 0000000007275c60 *.LC6>)) "../System/lcd.c":254:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC6") [flags 0x82]  <var_decl 0000000007275c60 *.LC6>)
        (nil)))
(insn 79 78 80 2 (set (reg:SI 1 r1)
        (const_int 185 [0xb9])) "../System/lcd.c":254:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 80 79 81 2 (set (reg:SI 0 r0)
        (const_int 5 [0x5])) "../System/lcd.c":254:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn/j 81 80 82 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("UG_PutString") [flags 0x41]  <function_decl 0000000006cb1b00 UG_PutString>) [0 UG_PutString S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) "../System/lcd.c":254:2 292 {*sibcall_insn}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("UG_PutString") [flags 0x41]  <function_decl 0000000006cb1b00 UG_PutString>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(barrier 82 81 0)

;; Function LCD_TCH_demo (LCD_TCH_demo, funcdef_no=872, decl_uid=11885, cgraph_uid=876, symbol_order=882)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r135 costs: LO_REGS:2000 HI_REGS:4000 CALLER_SAVE_REGS:4000 EVEN_REG:4000 GENERAL_REGS:4000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r123 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:44000 VFP_LO_REGS:44000 ALL_REGS:44000 MEM:25000


Pass 1 for finding pseudo/allocno costs

    r135: preferred LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r134: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r133: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r132: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r131: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r130: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r129: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r128: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r127: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r126: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r125: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r124: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r123: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r122: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r121: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r120: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r119: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r118: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r135 costs: LO_REGS:2000 HI_REGS:6000 CALLER_SAVE_REGS:6000 EVEN_REG:6000 GENERAL_REGS:4000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r123 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000

;;   ======================================================
;;   -- basic block 2 from 5 to 21 -- before reload
;;   ======================================================

;;	  0--> b  0: i   5 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   6 r123=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  15 r1=sfp-0x2                              :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  16 r0=sfp-0x4                              :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i   8 [sfp-0x4]=r123#0                        :cortex_m4_a:@GENERAL_REGS+0(0)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i  11 [sfp-0x2]=r123#0                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  17 {r0=call [`XPT2046_touch_get_coordinates_if_pressed'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  56 r135=r0                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  21 {pc={(r135==0)?L43:pc};clobber cc;}     :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 7
;;   new head = 5
;;   new tail = 21

;;   ======================================================
;;   -- basic block 3 from 23 to 42 -- before reload
;;   ======================================================

;;	  0--> b  0: i  23 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  28 r1=zxn([sfp-0x2])                       :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  29 r0=zxn([sfp-0x4])                       :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  26 r3=0x7e0                                :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  27 r2=0x2                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  30 {call [`UG_FillCircle'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-4)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  31 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  34 r1=zxn([sfp-0x4])                       :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  35 r0=`*.LC7'                              :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  36 {r0=call [`printf'];use 0;clobber lr;}  :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  37 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  40 r1=zxn([sfp-0x2])                       :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  41 r0=`*.LC8'                              :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  42 {r0=call [`printf'];use 0;clobber lr;}  :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 10
;;   new head = 23
;;   new tail = 42

;;   ======================================================
;;   -- basic block 4 from 45 to 47 -- before reload
;;   ======================================================

;;	  0--> b  0: i  45 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  46 r0=0x1e                                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  47 {call [`HAL_Delay'];use 0;clobber lr;}  :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 45
;;   new tail = 47


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


LCD_TCH_demo

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={11d,6u} r1={10d,4u} r2={7d,1u} r3={7d,1u} r7={1d,4u} r12={10d} r13={1d,9u} r14={6d} r15={5d} r16={6d} r17={6d} r18={6d} r19={6d} r20={6d} r21={6d} r22={6d} r23={6d} r24={6d} r25={6d} r26={6d} r27={6d} r28={6d} r29={6d} r30={6d} r31={6d} r48={5d} r49={5d} r50={5d} r51={5d} r52={5d} r53={5d} r54={5d} r55={5d} r56={5d} r57={5d} r58={5d} r59={5d} r60={5d} r61={5d} r62={5d} r63={5d} r64={5d} r65={5d} r66={5d} r67={5d} r68={5d} r69={5d} r70={5d} r71={5d} r72={5d} r73={5d} r74={5d} r75={5d} r76={5d} r77={5d} r78={5d} r79={5d} r80={5d} r81={5d} r82={5d} r83={5d} r84={5d} r85={5d} r86={5d} r87={5d} r88={5d} r89={5d} r90={5d} r91={5d} r92={5d} r93={5d} r94={5d} r95={5d} r96={5d} r97={5d} r98={5d} r99={5d} r100={6d} r101={5d} r102={1d,12u} r103={1d,3u} r104={5d} r105={5d} r106={5d} r123={1d,2u} r135={1d,1u} 
;;    total ref usage 487{444d,43u,0e} in 27{22 regular + 5 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 13 2 NOTE_INSN_FUNCTION_BEG)
(note 13 2 14 2 NOTE_INSN_DELETED)
(note 14 13 18 2 NOTE_INSN_DELETED)
(note 18 14 20 2 NOTE_INSN_DELETED)
(note 20 18 5 2 NOTE_INSN_DELETED)
(debug_insn 5 20 6 2 (debug_marker) "../System/lcd.c":277:2 -1
     (nil))
(insn 6 5 15 2 (set (reg:SI 123)
        (const_int 0 [0])) "../System/lcd.c":277:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 15 6 16 2 (set (reg:SI 1 r1)
        (plus:SI (reg/f:SI 102 sfp)
            (const_int -2 [0xfffffffffffffffe]))) "../System/lcd.c":282:7 7 {*arm_addsi3}
     (nil))
(insn 16 15 8 2 (set (reg:SI 0 r0)
        (plus:SI (reg/f:SI 102 sfp)
            (const_int -4 [0xfffffffffffffffc]))) "../System/lcd.c":282:7 7 {*arm_addsi3}
     (nil))
(insn 8 16 11 2 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 x+0 S2 A32])
        (subreg:HI (reg:SI 123) 0)) "../System/lcd.c":277:11 724 {*thumb2_movhi_vfp}
     (nil))
(insn 11 8 12 2 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -2 [0xfffffffffffffffe])) [1 y+0 S2 A16])
        (subreg:HI (reg:SI 123) 0)) "../System/lcd.c":277:18 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 123)
        (nil)))
(debug_insn 12 11 17 2 (debug_marker) "../System/lcd.c":282:2 -1
     (nil))
(call_insn 17 12 56 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("XPT2046_touch_get_coordinates_if_pressed") [flags 0x41]  <function_decl 0000000006e76700 XPT2046_touch_get_coordinates_if_pressed>) [0 XPT2046_touch_get_coordinates_if_pressed S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":282:7 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("XPT2046_touch_get_coordinates_if_pressed") [flags 0x41]  <function_decl 0000000006e76700 XPT2046_touch_get_coordinates_if_pressed>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(insn 56 17 21 2 (set (reg:SI 135)
        (reg:SI 0 r0)) "../System/lcd.c":282:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(jump_insn 21 56 22 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 135)
                        (const_int 0 [0]))
                    (label_ref:SI 43)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/lcd.c":282:5 1024 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 135)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 719407028 (nil))))
 -> 43)
(note 22 21 24 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 24 22 25 3 NOTE_INSN_DELETED)
(note 25 24 32 3 NOTE_INSN_DELETED)
(note 32 25 38 3 NOTE_INSN_DELETED)
(note 38 32 23 3 NOTE_INSN_DELETED)
(debug_insn 23 38 28 3 (debug_marker) "../System/lcd.c":286:3 -1
     (nil))
(insn 28 23 29 3 (set (reg:SI 1 r1)
        (zero_extend:SI (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                    (const_int -2 [0xfffffffffffffffe])) [1 y+0 S2 A16]))) "../System/lcd.c":286:3 1005 {*thumb2_zero_extendhisi2_v6}
     (nil))
(insn 29 28 26 3 (set (reg:SI 0 r0)
        (zero_extend:SI (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                    (const_int -4 [0xfffffffffffffffc])) [1 x+0 S2 A32]))) "../System/lcd.c":286:3 1005 {*thumb2_zero_extendhisi2_v6}
     (nil))
(insn 26 29 27 3 (set (reg:SI 3 r3)
        (const_int 2016 [0x7e0])) "../System/lcd.c":286:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 27 26 30 3 (set (reg:SI 2 r2)
        (const_int 2 [0x2])) "../System/lcd.c":286:3 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 30 27 31 3 (parallel [
            (call (mem:SI (symbol_ref:SI ("UG_FillCircle") [flags 0x41]  <function_decl 0000000006cb1800 UG_FillCircle>) [0 UG_FillCircle S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":286:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (symbol_ref:SI ("UG_FillCircle") [flags 0x41]  <function_decl 0000000006cb1800 UG_FillCircle>)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(debug_insn 31 30 34 3 (debug_marker) "../System/lcd.c":289:3 -1
     (nil))
(insn 34 31 35 3 (set (reg:SI 1 r1)
        (zero_extend:SI (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                    (const_int -4 [0xfffffffffffffffc])) [1 x+0 S2 A32]))) "../System/lcd.c":289:3 1005 {*thumb2_zero_extendhisi2_v6}
     (nil))
(insn 35 34 36 3 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC7") [flags 0x82]  <var_decl 0000000007275ea0 *.LC7>)) "../System/lcd.c":289:3 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 36 35 37 3 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printf") [flags 0x41]  <function_decl 0000000005aa0b00 printf>) [0 __builtin_printf S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":289:3 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("printf") [flags 0x41]  <function_decl 0000000005aa0b00 printf>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 37 36 40 3 (debug_marker) "../System/lcd.c":290:3 -1
     (nil))
(insn 40 37 41 3 (set (reg:SI 1 r1)
        (zero_extend:SI (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                    (const_int -2 [0xfffffffffffffffe])) [1 y+0 S2 A16]))) "../System/lcd.c":290:3 1005 {*thumb2_zero_extendhisi2_v6}
     (nil))
(insn 41 40 42 3 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC8") [flags 0x82]  <var_decl 0000000007275f30 *.LC8>)) "../System/lcd.c":290:3 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 42 41 43 3 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printf") [flags 0x41]  <function_decl 0000000005aa0b00 printf>) [0 __builtin_printf S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":290:3 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("printf") [flags 0x41]  <function_decl 0000000005aa0b00 printf>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(code_label 43 42 44 4 33 (nil) [1 uses])
(note 44 43 45 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 45 44 46 4 (debug_marker) "../System/lcd.c":296:2 -1
     (nil))
(insn 46 45 47 4 (set (reg:SI 0 r0)
        (const_int 30 [0x1e])) "../System/lcd.c":296:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 47 46 57 4 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000006b59e00 HAL_Delay>) [0 HAL_Delay S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":296:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000006b59e00 HAL_Delay>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(note 57 47 0 NOTE_INSN_DELETED)
