# Digital Circuit Designer

Má»™t á»©ng dá»¥ng thiáº¿t káº¿ vÃ  mÃ´ phá»ng máº¡ch sá»‘ tÆ°Æ¡ng tÃ¡c vá»›i giao diá»‡n kÃ©o-tháº£, há»— trá»£ há»c táº­p há»‡ thá»‘ng sá»‘ vÃ  thiáº¿t káº¿ RTL.

## âœ¨ TÃ­nh nÄƒng chÃ­nh

### ğŸ¨ Giao diá»‡n thiáº¿t káº¿ trá»±c quan
- **KÃ©o-tháº£ cá»•ng logic**: AND, OR, XOR, NOT, NAND, NOR, XNOR
- **ThÃ nh pháº§n tuáº§n tá»±**: D Flip-Flop, JK Flip-Flop, T Flip-Flop, SR Latch
- **ThÃ nh pháº§n I/O**: Input, Output, Clock generator, LED, Switch
- **Grid snapping**: CÄƒn chá»‰nh tá»± Ä‘á»™ng theo lÆ°á»›i
- **Zoom vÃ  Pan**: PhÃ³ng to/thu nhá» vÃ  di chuyá»ƒn canvas

### âš¡ MÃ´ phá»ng thá»i gian thá»±c
- **Truyá»n tÃ­n hiá»‡u trá»±c quan**: 
  - TÃ­n hiá»‡u HIGH = mÃ u Ä‘á» ğŸ”´
  - TÃ­n hiá»‡u LOW = mÃ u Ä‘en âš«
  - TÃ­n hiá»‡u UNKNOWN = mÃ u xÃ¡m ğŸ”˜
- **Äá»™ trá»… lan truyá»n**: MÃ´ phá»ng delay thá»±c táº¿ cá»§a cá»•ng logic
- **Clock generator**: Táº¡o xung clock vá»›i táº§n sá»‘ Ä‘iá»u chá»‰nh Ä‘Æ°á»£c
- **Interactive inputs**: Click Ä‘á»ƒ toggle tráº¡ng thÃ¡i input

### ğŸ“Š CÃ´ng cá»¥ phÃ¢n tÃ­ch
- **Timing Diagram**: Biá»ƒu Ä‘á»“ thá»i gian cá»§a cÃ¡c tÃ­n hiá»‡u
- **Truth Table Generator**: Tá»± Ä‘á»™ng táº¡o báº£ng chÃ¢n lÃ½
- **Signal History**: LÆ°u trá»¯ lá»‹ch sá»­ thay Ä‘á»•i tÃ­n hiá»‡u
- **Circuit Analysis**: PhÃ¢n tÃ­ch Ä‘á»™ phá»©c táº¡p máº¡ch

### ğŸ”§ Thiáº¿t káº¿ RTL
- **Hierarchical Design**: Thiáº¿t káº¿ phÃ¢n cáº¥p
- **Module Creation**: Táº¡o module tÃ¹y chá»‰nh
- **Verilog Export**: Xuáº¥t code Verilog HDL
- **VHDL Support**: Há»— trá»£ xuáº¥t VHDL (tÆ°Æ¡ng lai)

## ğŸ“‹ YÃªu cáº§u há»‡ thá»‘ng

- Python 3.7+
- tkinter (GUI framework)
- PIL/Pillow (xá»­ lÃ½ hÃ¬nh áº£nh)
- matplotlib (biá»ƒu Ä‘á»“)
- numpy (tÃ­nh toÃ¡n)
- networkx (phÃ¢n tÃ­ch Ä‘á»“ thá»‹)

## ğŸš€ CÃ i Ä‘áº·t

```bash
# CÃ i Ä‘áº·t dependencies
pip install -r requirements_digital_circuit.txt

# Cháº¡y á»©ng dá»¥ng
python 31_digital_circuit_designer.py
```

## ğŸ“– HÆ°á»›ng dáº«n sá»­ dá»¥ng

### BÆ°á»›c 1: Táº¡o máº¡ch cÆ¡ báº£n

1. **ThÃªm cá»•ng logic**:
   - Click vÃ o nÃºt cá»•ng trong toolbar (AND, OR, NOT, v.v.)
   - Hoáº·c kÃ©o tá»« Component Library bÃªn trÃ¡i
   - Cá»•ng sáº½ xuáº¥t hiá»‡n táº¡i vá»‹ trÃ­ con trá»

2. **ThÃªm Input/Output**:
   - ThÃªm INPUT gates cho tÃ­n hiá»‡u Ä‘áº§u vÃ o
   - ThÃªm OUTPUT gates cho tÃ­n hiá»‡u Ä‘áº§u ra
   - Click vÃ o INPUT Ä‘á»ƒ toggle HIGH/LOW

3. **Káº¿t ná»‘i cÃ¡c cá»•ng**:
   - Click vÃ o pin Ä‘áº§u ra (mÃ u Ä‘á») cá»§a cá»•ng nguá»“n
   - Click vÃ o pin Ä‘áº§u vÃ o (mÃ u xanh) cá»§a cá»•ng Ä‘Ã­ch
   - DÃ¢y káº¿t ná»‘i sáº½ Ä‘Æ°á»£c táº¡o tá»± Ä‘á»™ng

### BÆ°á»›c 2: MÃ´ phá»ng máº¡ch

1. **Báº¯t Ä‘áº§u simulation**:
   - Click "Start Sim" trong toolbar
   - Hoáº·c menu Simulation â†’ Start Simulation

2. **Quan sÃ¡t tÃ­n hiá»‡u**:
   - DÃ¢y mÃ u Ä‘á» = tÃ­n hiá»‡u HIGH (1)
   - DÃ¢y mÃ u Ä‘en = tÃ­n hiá»‡u LOW (0)
   - DÃ¢y mÃ u xÃ¡m = tÃ­n hiá»‡u UNKNOWN

3. **TÆ°Æ¡ng tÃ¡c**:
   - Click vÃ o INPUT gates Ä‘á»ƒ thay Ä‘á»•i tráº¡ng thÃ¡i
   - Quan sÃ¡t sá»± lan truyá»n tÃ­n hiá»‡u qua máº¡ch

### BÆ°á»›c 3: PhÃ¢n tÃ­ch máº¡ch

1. **Timing Diagram**:
   - Menu Simulation â†’ Timing Diagram
   - Xem biá»ƒu Ä‘á»“ thá»i gian cá»§a táº¥t cáº£ tÃ­n hiá»‡u

2. **Truth Table**:
   - Menu Simulation â†’ Truth Table
   - Chá»n input vÃ  output pins
   - Tá»± Ä‘á»™ng táº¡o báº£ng chÃ¢n lÃ½

3. **Export Verilog**:
   - Menu File â†’ Export Verilog
   - Xuáº¥t máº¡ch thÃ nh code Verilog HDL

## ğŸ¯ VÃ­ dá»¥ máº¡ch cÆ¡ báº£n

### 1. Half Adder (Bá»™ cá»™ng ná»­a)
```
Input A â”€â”€â”
          â”œâ”€â”€ XOR â”€â”€â”€â”€ Sum
Input B â”€â”€â”˜
    â”‚
    â””â”€â”€â”€â”€â”€â”€ AND â”€â”€â”€â”€ Carry
```

**CÃ¡ch táº¡o**:
1. ThÃªm 2 INPUT gates (A, B)
2. ThÃªm 1 XOR gate vÃ  1 AND gate
3. ThÃªm 2 OUTPUT gates (Sum, Carry)
4. Káº¿t ná»‘i: A,B â†’ XOR â†’ Sum vÃ  A,B â†’ AND â†’ Carry

### 2. SR Latch (Chá»‘t SR)
```
S â”€â”€â”€â”€ NOR â”€â”€â”
       â†‘    â”‚
       â”‚    â”œâ”€â”€ Q
       â””â”€â”€â”€â”€â”˜
       â”Œâ”€â”€â”€â”€â”
       â”‚    â”œâ”€â”€ Q'
       â†“    â”‚
R â”€â”€â”€â”€ NOR â”€â”€â”˜
```

**CÃ¡ch táº¡o**:
1. ThÃªm 2 INPUT gates (S, R)
2. ThÃªm 2 NOR gates
3. Káº¿t ná»‘i chÃ©o Ä‘á»ƒ táº¡o feedback loop
4. ThÃªm OUTPUT gates cho Q vÃ  Q'

### 3. 4-bit Counter
```
Clock â”€â”€â”€â”€ D-FF â”€â”€â”€â”€ D-FF â”€â”€â”€â”€ D-FF â”€â”€â”€â”€ D-FF
           â”‚        â”‚        â”‚        â”‚
           Q0       Q1       Q2       Q3
```

## ğŸ” TÃ­nh nÄƒng nÃ¢ng cao

### Custom Components
```python
# Táº¡o component tÃ¹y chá»‰nh
class CustomGate(LogicGate):
    def __init__(self, position):
        super().__init__(GateType.CUSTOM, position)
        self.label = "MY_GATE"
    
    def compute_output(self, current_time=0):
        # Logic tÃ¹y chá»‰nh
        return {self.output_pins[0].id: LogicState.HIGH}
```

### Verilog Export
```verilog
module circuit (
    input_A,
    input_B,
    output_Sum,
    output_Carry
);
    input input_A;
    input input_B;
    output output_Sum;
    output output_Carry;
    
    wire wire_A_to_XOR;
    wire wire_B_to_XOR;
    
    xor xor_gate (output_Sum, input_A, input_B);
    and and_gate (output_Carry, input_A, input_B);
endmodule
```

### Timing Analysis
- **Setup Time**: Thá»i gian setup cá»§a flip-flop
- **Hold Time**: Thá»i gian hold cá»§a flip-flop  
- **Propagation Delay**: Äá»™ trá»… lan truyá»n qua cá»•ng
- **Clock Skew**: Äá»™ lá»‡ch clock giá»¯a cÃ¡c flip-flop

## âŒ¨ï¸ PhÃ­m táº¯t

| PhÃ­m | Chá»©c nÄƒng |
|------|-----------|
| `Ctrl+N` | New Circuit |
| `Ctrl+O` | Open Circuit |
| `Ctrl+S` | Save Circuit |
| `Ctrl+Z` | Undo |
| `Ctrl+Y` | Redo |
| `Space` | Start/Stop Simulation |
| `R` | Reset Simulation |
| `G` | Toggle Grid |
| `+` | Zoom In |
| `-` | Zoom Out |
| `0` | Reset Zoom |
| `Del` | Delete Selected |

## ğŸ¨ Customization

### Themes
```python
# Dark Theme
colors = {
    'background': '#2B2B2B',
    'gate_fill': '#404040',
    'wire_high': '#FF4444',
    'wire_low': '#FFFFFF',
    'grid': '#505050'
}
```

### Gate Symbols
- **IEEE Standard**: KÃ½ hiá»‡u chuáº©n IEEE
- **DIN Standard**: KÃ½ hiá»‡u chuáº©n DIN (Äá»©c)
- **Custom Symbols**: Tá»± Ä‘á»‹nh nghÄ©a kÃ½ hiá»‡u

## ğŸ”§ Troubleshooting

### Váº¥n Ä‘á» thÆ°á»ng gáº·p

1. **Máº¡ch khÃ´ng hoáº¡t Ä‘á»™ng**:
   - Kiá»ƒm tra táº¥t cáº£ connections
   - Äáº£m báº£o cÃ³ INPUT vÃ  OUTPUT gates
   - Verify logic gate connections

2. **Simulation cháº­m**:
   - Giáº£m sá»‘ lÆ°á»£ng gates
   - TÄƒng simulation step time
   - Disable timing diagram recording

3. **Export Verilog lá»—i**:
   - Kiá»ƒm tra tÃªn gates há»£p lá»‡
   - Äáº£m báº£o khÃ´ng cÃ³ loops
   - Verify input/output connections

## ğŸ“š TÃ i liá»‡u há»c táº­p

### Digital Logic Fundamentals
1. **Boolean Algebra**: Äáº¡i sá»‘ Boolean
2. **Logic Gates**: CÃ¡c cá»•ng logic cÆ¡ báº£n
3. **Sequential Circuits**: Máº¡ch tuáº§n tá»±
4. **Combinational Circuits**: Máº¡ch tá»• há»£p

### Advanced Topics
1. **State Machines**: MÃ¡y tráº¡ng thÃ¡i
2. **Memory Design**: Thiáº¿t káº¿ bá»™ nhá»›
3. **CPU Architecture**: Kiáº¿n trÃºc CPU
4. **FPGA Programming**: Láº­p trÃ¬nh FPGA

## ğŸŒŸ VÃ­ dá»¥ dá»± Ã¡n

### 1. Simple CPU
- **ALU**: Arithmetic Logic Unit
- **Control Unit**: ÄÆ¡n vá»‹ Ä‘iá»u khiá»ƒn
- **Registers**: Thanh ghi
- **Memory Interface**: Giao tiáº¿p bá»™ nhá»›

### 2. Digital Clock
- **Counter Chains**: Chuá»—i bá»™ Ä‘áº¿m
- **7-Segment Display**: Hiá»ƒn thá»‹ 7 Ä‘oáº¡n
- **Time Setting**: Thiáº¿t láº­p thá»i gian

### 3. Traffic Light Controller
- **State Machine**: MÃ¡y tráº¡ng thÃ¡i
- **Timer Logic**: Logic Ä‘áº¿m thá»i gian
- **Sensor Interface**: Giao tiáº¿p cáº£m biáº¿n

## ğŸ¤ ÄÃ³ng gÃ³p

ChÃºng tÃ´i hoan nghÃªnh má»i Ä‘Ã³ng gÃ³p:

1. **Bug Reports**: BÃ¡o cÃ¡o lá»—i
2. **Feature Requests**: Äá» xuáº¥t tÃ­nh nÄƒng
3. **Code Contributions**: ÄÃ³ng gÃ³p code
4. **Documentation**: Cáº£i thiá»‡n tÃ i liá»‡u

## ğŸ“„ License

Dá»± Ã¡n nÃ y Ä‘Æ°á»£c phÃ¡t hÃ nh dÆ°á»›i giáº¥y phÃ©p MIT License.

## ğŸ”® Roadmap

### Version 2.0
- [ ] VHDL Export support
- [ ] Waveform viewer improvements
- [ ] Component library expansion
- [ ] Performance optimizations

### Version 3.0
- [ ] FPGA synthesis support
- [ ] Advanced timing analysis
- [ ] Collaborative editing
- [ ] Cloud simulation

---

**Happy Circuit Designing! ğŸš€**

Táº¡o ra nhá»¯ng máº¡ch sá»‘ tuyá»‡t vá»i vÃ  khÃ¡m phÃ¡ tháº¿ giá»›i há»‡ thá»‘ng sá»‘! 