<!-- HTML header for doxygen 1.8.20-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
	<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
	<meta http-equiv="X-UA-Compatible" content="IE=9"/>
	<meta name="generator" content="Doxygen 1.9.4"/>
	<meta name="viewport" content="width=device-width, initial-scale=1"/>
	<title>Raspberry Pi Pico SDK: dma_channel_hw_t Struct Reference</title>
	<!-- <link href="tabs.css" rel="stylesheet" type="text/css"/> -->
	<script type="text/javascript" src="jquery.js"></script>
	<script type="text/javascript" src="dynsections.js"></script>
	<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
	<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
    <link href="https://fonts.googleapis.com/css2?family=Roboto:wght@300;400;500&display=swap" rel="stylesheet">
	<link href="doxygen.css" rel="stylesheet" type="text/css" />
	<link href="normalise.css" rel="stylesheet" type="text/css"/>
<link href="main.css" rel="stylesheet" type="text/css"/>
<link href="styles.css" rel="stylesheet" type="text/css"/>
</head>
<body>
	<div class="navigation-mobile">
		<div class="logo--mobile">
			<a href="/"><img src="logo-mobile.svg" alt="Raspberry Pi"></a>
		</div>
		<div class="navigation-toggle">
			<span class="line-1"></span>
			<span class="line-2">
				<p>Menu Toggle</p>
			</span>
			<span class="line-3"></span>
		</div>
	</div>
	<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
		<div class="logo">
			<a href="index.html"> <img src="logo.svg" alt="Raspberry Pi"></a>
			<span style="display: inline-block; margin-top: 10px;">
				v2.1.0
			</span>
		</div>
		<div class="navigation-footer">
			<img src="logo-mobile.svg" alt="Raspberry Pi">
			<a href="https://www.raspberrypi.com/" target="_blank">By Raspberry Pi Ltd</a>
		</div>
<!-- 		<div class="search">
			<form>
				<input type="search" name="search" id="search" placeholder="Search">
				<input type="submit" value="Search">
			</form>
		</div> -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('structdma__channel__hw__t.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a>  </div>
  <div class="headertitle"><div class="title">dma_channel_hw_t Struct Reference</div></div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-methods" name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a3539362fd1aaf55c57b6236b8d393f09"><td class="memItemLeft" align="right" valign="top"><a id="a3539362fd1aaf55c57b6236b8d393f09" name="a3539362fd1aaf55c57b6236b8d393f09"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>_REG_</b> (DMA_CH0_READ_ADDR_OFFSET) io_rw_32 read_addr</td></tr>
<tr class="separator:a3539362fd1aaf55c57b6236b8d393f09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd9c83e8b92f5a832011363ec58096dc"><td class="memItemLeft" align="right" valign="top"><a id="abd9c83e8b92f5a832011363ec58096dc" name="abd9c83e8b92f5a832011363ec58096dc"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>_REG_</b> (DMA_CH0_WRITE_ADDR_OFFSET) io_rw_32 write_addr</td></tr>
<tr class="separator:abd9c83e8b92f5a832011363ec58096dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26f66bc249172b868954cfaf1d4de716"><td class="memItemLeft" align="right" valign="top"><a id="a26f66bc249172b868954cfaf1d4de716" name="a26f66bc249172b868954cfaf1d4de716"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>_REG_</b> (DMA_CH0_TRANS_COUNT_OFFSET) io_rw_32 transfer_count</td></tr>
<tr class="separator:a26f66bc249172b868954cfaf1d4de716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41223cfae25263199a0eb367da08e28e"><td class="memItemLeft" align="right" valign="top"><a id="a41223cfae25263199a0eb367da08e28e" name="a41223cfae25263199a0eb367da08e28e"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>_REG_</b> (DMA_CH0_CTRL_TRIG_OFFSET) io_rw_32 ctrl_trig</td></tr>
<tr class="separator:a41223cfae25263199a0eb367da08e28e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67deda769766696af5422c9606ee3f9e"><td class="memItemLeft" align="right" valign="top"><a id="a67deda769766696af5422c9606ee3f9e" name="a67deda769766696af5422c9606ee3f9e"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>_REG_</b> (DMA_CH0_AL1_CTRL_OFFSET) io_rw_32 al1_ctrl</td></tr>
<tr class="separator:a67deda769766696af5422c9606ee3f9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb92093b6e0626739101aeb00a594113"><td class="memItemLeft" align="right" valign="top"><a id="abb92093b6e0626739101aeb00a594113" name="abb92093b6e0626739101aeb00a594113"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>_REG_</b> (DMA_CH0_AL1_READ_ADDR_OFFSET) io_rw_32 al1_read_addr</td></tr>
<tr class="separator:abb92093b6e0626739101aeb00a594113"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4cdd73291c53d2bf92030dc50455239"><td class="memItemLeft" align="right" valign="top"><a id="aa4cdd73291c53d2bf92030dc50455239" name="aa4cdd73291c53d2bf92030dc50455239"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>_REG_</b> (DMA_CH0_AL1_WRITE_ADDR_OFFSET) io_rw_32 al1_write_addr</td></tr>
<tr class="separator:aa4cdd73291c53d2bf92030dc50455239"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac5fa71a156d28d179e234ee700ce8b5"><td class="memItemLeft" align="right" valign="top"><a id="aac5fa71a156d28d179e234ee700ce8b5" name="aac5fa71a156d28d179e234ee700ce8b5"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>_REG_</b> (DMA_CH0_AL1_TRANS_COUNT_TRIG_OFFSET) io_rw_32 al1_transfer_count_trig</td></tr>
<tr class="separator:aac5fa71a156d28d179e234ee700ce8b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef451e162512bc5f5911b2ab9543f939"><td class="memItemLeft" align="right" valign="top"><a id="aef451e162512bc5f5911b2ab9543f939" name="aef451e162512bc5f5911b2ab9543f939"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>_REG_</b> (DMA_CH0_AL2_CTRL_OFFSET) io_rw_32 al2_ctrl</td></tr>
<tr class="separator:aef451e162512bc5f5911b2ab9543f939"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a995e73a9aa69ed960ecf34c0b54241e7"><td class="memItemLeft" align="right" valign="top"><a id="a995e73a9aa69ed960ecf34c0b54241e7" name="a995e73a9aa69ed960ecf34c0b54241e7"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>_REG_</b> (DMA_CH0_AL2_TRANS_COUNT_OFFSET) io_rw_32 al2_transfer_count</td></tr>
<tr class="separator:a995e73a9aa69ed960ecf34c0b54241e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab648b32d52fb6f223e522a699426006a"><td class="memItemLeft" align="right" valign="top"><a id="ab648b32d52fb6f223e522a699426006a" name="ab648b32d52fb6f223e522a699426006a"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>_REG_</b> (DMA_CH0_AL2_READ_ADDR_OFFSET) io_rw_32 al2_read_addr</td></tr>
<tr class="separator:ab648b32d52fb6f223e522a699426006a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2397a49fbe82e1089ab0f2c30f781e91"><td class="memItemLeft" align="right" valign="top"><a id="a2397a49fbe82e1089ab0f2c30f781e91" name="a2397a49fbe82e1089ab0f2c30f781e91"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>_REG_</b> (DMA_CH0_AL2_WRITE_ADDR_TRIG_OFFSET) io_rw_32 al2_write_addr_trig</td></tr>
<tr class="separator:a2397a49fbe82e1089ab0f2c30f781e91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b75aadd09ba2de3d35e473ef00ce59b"><td class="memItemLeft" align="right" valign="top"><a id="a2b75aadd09ba2de3d35e473ef00ce59b" name="a2b75aadd09ba2de3d35e473ef00ce59b"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>_REG_</b> (DMA_CH0_AL3_CTRL_OFFSET) io_rw_32 al3_ctrl</td></tr>
<tr class="separator:a2b75aadd09ba2de3d35e473ef00ce59b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa98d30866ef2faf0eb6be59c0e390362"><td class="memItemLeft" align="right" valign="top"><a id="aa98d30866ef2faf0eb6be59c0e390362" name="aa98d30866ef2faf0eb6be59c0e390362"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>_REG_</b> (DMA_CH0_AL3_WRITE_ADDR_OFFSET) io_rw_32 al3_write_addr</td></tr>
<tr class="separator:aa98d30866ef2faf0eb6be59c0e390362"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f565ebd654e1cae48032cd6d744f2de"><td class="memItemLeft" align="right" valign="top"><a id="a2f565ebd654e1cae48032cd6d744f2de" name="a2f565ebd654e1cae48032cd6d744f2de"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>_REG_</b> (DMA_CH0_AL3_TRANS_COUNT_OFFSET) io_rw_32 al3_transfer_count</td></tr>
<tr class="separator:a2f565ebd654e1cae48032cd6d744f2de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a919926d341316a90f6fcc46f65dad5f5"><td class="memItemLeft" align="right" valign="top"><a id="a919926d341316a90f6fcc46f65dad5f5" name="a919926d341316a90f6fcc46f65dad5f5"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>_REG_</b> (DMA_CH0_AL3_READ_ADDR_TRIG_OFFSET) io_rw_32 al3_read_addr_trig</td></tr>
<tr class="separator:a919926d341316a90f6fcc46f65dad5f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3539362fd1aaf55c57b6236b8d393f09"><td class="memItemLeft" align="right" valign="top"><a id="a3539362fd1aaf55c57b6236b8d393f09" name="a3539362fd1aaf55c57b6236b8d393f09"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>_REG_</b> (DMA_CH0_READ_ADDR_OFFSET) io_rw_32 read_addr</td></tr>
<tr class="separator:a3539362fd1aaf55c57b6236b8d393f09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd9c83e8b92f5a832011363ec58096dc"><td class="memItemLeft" align="right" valign="top"><a id="abd9c83e8b92f5a832011363ec58096dc" name="abd9c83e8b92f5a832011363ec58096dc"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>_REG_</b> (DMA_CH0_WRITE_ADDR_OFFSET) io_rw_32 write_addr</td></tr>
<tr class="separator:abd9c83e8b92f5a832011363ec58096dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26f66bc249172b868954cfaf1d4de716"><td class="memItemLeft" align="right" valign="top"><a id="a26f66bc249172b868954cfaf1d4de716" name="a26f66bc249172b868954cfaf1d4de716"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>_REG_</b> (DMA_CH0_TRANS_COUNT_OFFSET) io_rw_32 transfer_count</td></tr>
<tr class="separator:a26f66bc249172b868954cfaf1d4de716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41223cfae25263199a0eb367da08e28e"><td class="memItemLeft" align="right" valign="top"><a id="a41223cfae25263199a0eb367da08e28e" name="a41223cfae25263199a0eb367da08e28e"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>_REG_</b> (DMA_CH0_CTRL_TRIG_OFFSET) io_rw_32 ctrl_trig</td></tr>
<tr class="separator:a41223cfae25263199a0eb367da08e28e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67deda769766696af5422c9606ee3f9e"><td class="memItemLeft" align="right" valign="top"><a id="a67deda769766696af5422c9606ee3f9e" name="a67deda769766696af5422c9606ee3f9e"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>_REG_</b> (DMA_CH0_AL1_CTRL_OFFSET) io_rw_32 al1_ctrl</td></tr>
<tr class="separator:a67deda769766696af5422c9606ee3f9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb92093b6e0626739101aeb00a594113"><td class="memItemLeft" align="right" valign="top"><a id="abb92093b6e0626739101aeb00a594113" name="abb92093b6e0626739101aeb00a594113"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>_REG_</b> (DMA_CH0_AL1_READ_ADDR_OFFSET) io_rw_32 al1_read_addr</td></tr>
<tr class="separator:abb92093b6e0626739101aeb00a594113"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4cdd73291c53d2bf92030dc50455239"><td class="memItemLeft" align="right" valign="top"><a id="aa4cdd73291c53d2bf92030dc50455239" name="aa4cdd73291c53d2bf92030dc50455239"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>_REG_</b> (DMA_CH0_AL1_WRITE_ADDR_OFFSET) io_rw_32 al1_write_addr</td></tr>
<tr class="separator:aa4cdd73291c53d2bf92030dc50455239"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac5fa71a156d28d179e234ee700ce8b5"><td class="memItemLeft" align="right" valign="top"><a id="aac5fa71a156d28d179e234ee700ce8b5" name="aac5fa71a156d28d179e234ee700ce8b5"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>_REG_</b> (DMA_CH0_AL1_TRANS_COUNT_TRIG_OFFSET) io_rw_32 al1_transfer_count_trig</td></tr>
<tr class="separator:aac5fa71a156d28d179e234ee700ce8b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef451e162512bc5f5911b2ab9543f939"><td class="memItemLeft" align="right" valign="top"><a id="aef451e162512bc5f5911b2ab9543f939" name="aef451e162512bc5f5911b2ab9543f939"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>_REG_</b> (DMA_CH0_AL2_CTRL_OFFSET) io_rw_32 al2_ctrl</td></tr>
<tr class="separator:aef451e162512bc5f5911b2ab9543f939"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a995e73a9aa69ed960ecf34c0b54241e7"><td class="memItemLeft" align="right" valign="top"><a id="a995e73a9aa69ed960ecf34c0b54241e7" name="a995e73a9aa69ed960ecf34c0b54241e7"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>_REG_</b> (DMA_CH0_AL2_TRANS_COUNT_OFFSET) io_rw_32 al2_transfer_count</td></tr>
<tr class="separator:a995e73a9aa69ed960ecf34c0b54241e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab648b32d52fb6f223e522a699426006a"><td class="memItemLeft" align="right" valign="top"><a id="ab648b32d52fb6f223e522a699426006a" name="ab648b32d52fb6f223e522a699426006a"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>_REG_</b> (DMA_CH0_AL2_READ_ADDR_OFFSET) io_rw_32 al2_read_addr</td></tr>
<tr class="separator:ab648b32d52fb6f223e522a699426006a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2397a49fbe82e1089ab0f2c30f781e91"><td class="memItemLeft" align="right" valign="top"><a id="a2397a49fbe82e1089ab0f2c30f781e91" name="a2397a49fbe82e1089ab0f2c30f781e91"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>_REG_</b> (DMA_CH0_AL2_WRITE_ADDR_TRIG_OFFSET) io_rw_32 al2_write_addr_trig</td></tr>
<tr class="separator:a2397a49fbe82e1089ab0f2c30f781e91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b75aadd09ba2de3d35e473ef00ce59b"><td class="memItemLeft" align="right" valign="top"><a id="a2b75aadd09ba2de3d35e473ef00ce59b" name="a2b75aadd09ba2de3d35e473ef00ce59b"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>_REG_</b> (DMA_CH0_AL3_CTRL_OFFSET) io_rw_32 al3_ctrl</td></tr>
<tr class="separator:a2b75aadd09ba2de3d35e473ef00ce59b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa98d30866ef2faf0eb6be59c0e390362"><td class="memItemLeft" align="right" valign="top"><a id="aa98d30866ef2faf0eb6be59c0e390362" name="aa98d30866ef2faf0eb6be59c0e390362"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>_REG_</b> (DMA_CH0_AL3_WRITE_ADDR_OFFSET) io_rw_32 al3_write_addr</td></tr>
<tr class="separator:aa98d30866ef2faf0eb6be59c0e390362"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f565ebd654e1cae48032cd6d744f2de"><td class="memItemLeft" align="right" valign="top"><a id="a2f565ebd654e1cae48032cd6d744f2de" name="a2f565ebd654e1cae48032cd6d744f2de"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>_REG_</b> (DMA_CH0_AL3_TRANS_COUNT_OFFSET) io_rw_32 al3_transfer_count</td></tr>
<tr class="separator:a2f565ebd654e1cae48032cd6d744f2de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a919926d341316a90f6fcc46f65dad5f5"><td class="memItemLeft" align="right" valign="top"><a id="a919926d341316a90f6fcc46f65dad5f5" name="a919926d341316a90f6fcc46f65dad5f5"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>_REG_</b> (DMA_CH0_AL3_READ_ADDR_TRIG_OFFSET) io_rw_32 al3_read_addr_trig</td></tr>
<tr class="separator:a919926d341316a90f6fcc46f65dad5f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/>The documentation for this struct was generated from the following files:<ul>
<li>include/hardware/structs/<a class="el" href="rp2040_2hardware__structs_2include_2hardware_2structs_2dma_8h_source.html">dma.h</a></li>
<li>include/hardware/structs/<a class="el" href="rp2350_2hardware__structs_2include_2hardware_2structs_2dma_8h_source.html">dma.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->

	<script src="main.js"></script>
</body>
</html>