
Leo_Pod_Eval_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001fc4  08000298  08000298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000028  0800225c  0800225c  0000325c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002284  08002284  000041dc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08002284  08002284  000041dc  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08002284  08002284  000041dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002284  08002284  00003284  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002288  08002288  00003288  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  24000000  0800228c  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RAM_D3       000001cc  24000010  0800229c  00004010  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          00000028  240001dc  08002468  000041dc  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  24000204  08002468  00004204  2**0
                  ALLOC
 12 .ARM.attributes 0000002e  00000000  00000000  000041dc  2**0
                  CONTENTS, READONLY
 13 .debug_info   00008c57  00000000  00000000  0000420a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001876  00000000  00000000  0000ce61  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000778  00000000  00000000  0000e6d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000057a  00000000  00000000  0000ee50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0003881a  00000000  00000000  0000f3ca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000986c  00000000  00000000  00047be4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    001736a2  00000000  00000000  00051450  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001c4af2  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00001c2c  00000000  00000000  001c4b38  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000052  00000000  00000000  001c6764  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	@ (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	@ (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	@ (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	240001dc 	.word	0x240001dc
 80002b4:	00000000 	.word	0x00000000
 80002b8:	08002244 	.word	0x08002244

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	@ (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	@ (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	240001e0 	.word	0x240001e0
 80002d4:	08002244 	.word	0x08002244

080002d8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80002d8:	b480      	push	{r7}
 80002da:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80002dc:	4b49      	ldr	r3, [pc, #292]	@ (8000404 <SystemInit+0x12c>)
 80002de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80002e2:	4a48      	ldr	r2, [pc, #288]	@ (8000404 <SystemInit+0x12c>)
 80002e4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80002e8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 80002ec:	4b45      	ldr	r3, [pc, #276]	@ (8000404 <SystemInit+0x12c>)
 80002ee:	691b      	ldr	r3, [r3, #16]
 80002f0:	4a44      	ldr	r2, [pc, #272]	@ (8000404 <SystemInit+0x12c>)
 80002f2:	f043 0310 	orr.w	r3, r3, #16
 80002f6:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80002f8:	4b43      	ldr	r3, [pc, #268]	@ (8000408 <SystemInit+0x130>)
 80002fa:	681b      	ldr	r3, [r3, #0]
 80002fc:	f003 030f 	and.w	r3, r3, #15
 8000300:	2b06      	cmp	r3, #6
 8000302:	d807      	bhi.n	8000314 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000304:	4b40      	ldr	r3, [pc, #256]	@ (8000408 <SystemInit+0x130>)
 8000306:	681b      	ldr	r3, [r3, #0]
 8000308:	f023 030f 	bic.w	r3, r3, #15
 800030c:	4a3e      	ldr	r2, [pc, #248]	@ (8000408 <SystemInit+0x130>)
 800030e:	f043 0307 	orr.w	r3, r3, #7
 8000312:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000314:	4b3d      	ldr	r3, [pc, #244]	@ (800040c <SystemInit+0x134>)
 8000316:	681b      	ldr	r3, [r3, #0]
 8000318:	4a3c      	ldr	r2, [pc, #240]	@ (800040c <SystemInit+0x134>)
 800031a:	f043 0301 	orr.w	r3, r3, #1
 800031e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000320:	4b3a      	ldr	r3, [pc, #232]	@ (800040c <SystemInit+0x134>)
 8000322:	2200      	movs	r2, #0
 8000324:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000326:	4b39      	ldr	r3, [pc, #228]	@ (800040c <SystemInit+0x134>)
 8000328:	681a      	ldr	r2, [r3, #0]
 800032a:	4938      	ldr	r1, [pc, #224]	@ (800040c <SystemInit+0x134>)
 800032c:	4b38      	ldr	r3, [pc, #224]	@ (8000410 <SystemInit+0x138>)
 800032e:	4013      	ands	r3, r2
 8000330:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000332:	4b35      	ldr	r3, [pc, #212]	@ (8000408 <SystemInit+0x130>)
 8000334:	681b      	ldr	r3, [r3, #0]
 8000336:	f003 0308 	and.w	r3, r3, #8
 800033a:	2b00      	cmp	r3, #0
 800033c:	d007      	beq.n	800034e <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800033e:	4b32      	ldr	r3, [pc, #200]	@ (8000408 <SystemInit+0x130>)
 8000340:	681b      	ldr	r3, [r3, #0]
 8000342:	f023 030f 	bic.w	r3, r3, #15
 8000346:	4a30      	ldr	r2, [pc, #192]	@ (8000408 <SystemInit+0x130>)
 8000348:	f043 0307 	orr.w	r3, r3, #7
 800034c:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800034e:	4b2f      	ldr	r3, [pc, #188]	@ (800040c <SystemInit+0x134>)
 8000350:	2200      	movs	r2, #0
 8000352:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000354:	4b2d      	ldr	r3, [pc, #180]	@ (800040c <SystemInit+0x134>)
 8000356:	2200      	movs	r2, #0
 8000358:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800035a:	4b2c      	ldr	r3, [pc, #176]	@ (800040c <SystemInit+0x134>)
 800035c:	2200      	movs	r2, #0
 800035e:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000360:	4b2a      	ldr	r3, [pc, #168]	@ (800040c <SystemInit+0x134>)
 8000362:	4a2c      	ldr	r2, [pc, #176]	@ (8000414 <SystemInit+0x13c>)
 8000364:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000366:	4b29      	ldr	r3, [pc, #164]	@ (800040c <SystemInit+0x134>)
 8000368:	4a2b      	ldr	r2, [pc, #172]	@ (8000418 <SystemInit+0x140>)
 800036a:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 800036c:	4b27      	ldr	r3, [pc, #156]	@ (800040c <SystemInit+0x134>)
 800036e:	4a2b      	ldr	r2, [pc, #172]	@ (800041c <SystemInit+0x144>)
 8000370:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000372:	4b26      	ldr	r3, [pc, #152]	@ (800040c <SystemInit+0x134>)
 8000374:	2200      	movs	r2, #0
 8000376:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000378:	4b24      	ldr	r3, [pc, #144]	@ (800040c <SystemInit+0x134>)
 800037a:	4a28      	ldr	r2, [pc, #160]	@ (800041c <SystemInit+0x144>)
 800037c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800037e:	4b23      	ldr	r3, [pc, #140]	@ (800040c <SystemInit+0x134>)
 8000380:	2200      	movs	r2, #0
 8000382:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000384:	4b21      	ldr	r3, [pc, #132]	@ (800040c <SystemInit+0x134>)
 8000386:	4a25      	ldr	r2, [pc, #148]	@ (800041c <SystemInit+0x144>)
 8000388:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800038a:	4b20      	ldr	r3, [pc, #128]	@ (800040c <SystemInit+0x134>)
 800038c:	2200      	movs	r2, #0
 800038e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000390:	4b1e      	ldr	r3, [pc, #120]	@ (800040c <SystemInit+0x134>)
 8000392:	681b      	ldr	r3, [r3, #0]
 8000394:	4a1d      	ldr	r2, [pc, #116]	@ (800040c <SystemInit+0x134>)
 8000396:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800039a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800039c:	4b1b      	ldr	r3, [pc, #108]	@ (800040c <SystemInit+0x134>)
 800039e:	2200      	movs	r2, #0
 80003a0:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 80003a2:	4b1f      	ldr	r3, [pc, #124]	@ (8000420 <SystemInit+0x148>)
 80003a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80003a6:	4a1e      	ldr	r2, [pc, #120]	@ (8000420 <SystemInit+0x148>)
 80003a8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80003ac:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80003ae:	4b1d      	ldr	r3, [pc, #116]	@ (8000424 <SystemInit+0x14c>)
 80003b0:	681a      	ldr	r2, [r3, #0]
 80003b2:	4b1d      	ldr	r3, [pc, #116]	@ (8000428 <SystemInit+0x150>)
 80003b4:	4013      	ands	r3, r2
 80003b6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80003ba:	d202      	bcs.n	80003c2 <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80003bc:	4b1b      	ldr	r3, [pc, #108]	@ (800042c <SystemInit+0x154>)
 80003be:	2201      	movs	r2, #1
 80003c0:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#elif defined(CORE_CM7)
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 80003c2:	4b12      	ldr	r3, [pc, #72]	@ (800040c <SystemInit+0x134>)
 80003c4:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80003c8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d113      	bne.n	80003f8 <SystemInit+0x120>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80003d0:	4b0e      	ldr	r3, [pc, #56]	@ (800040c <SystemInit+0x134>)
 80003d2:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80003d6:	4a0d      	ldr	r2, [pc, #52]	@ (800040c <SystemInit+0x134>)
 80003d8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80003dc:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80003e0:	4b13      	ldr	r3, [pc, #76]	@ (8000430 <SystemInit+0x158>)
 80003e2:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80003e6:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80003e8:	4b08      	ldr	r3, [pc, #32]	@ (800040c <SystemInit+0x134>)
 80003ea:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80003ee:	4a07      	ldr	r2, [pc, #28]	@ (800040c <SystemInit+0x134>)
 80003f0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80003f4:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 80003f8:	bf00      	nop
 80003fa:	46bd      	mov	sp, r7
 80003fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000400:	4770      	bx	lr
 8000402:	bf00      	nop
 8000404:	e000ed00 	.word	0xe000ed00
 8000408:	52002000 	.word	0x52002000
 800040c:	58024400 	.word	0x58024400
 8000410:	eaf6ed7f 	.word	0xeaf6ed7f
 8000414:	02020200 	.word	0x02020200
 8000418:	01ff0000 	.word	0x01ff0000
 800041c:	01010280 	.word	0x01010280
 8000420:	580000c0 	.word	0x580000c0
 8000424:	5c001000 	.word	0x5c001000
 8000428:	ffff0000 	.word	0xffff0000
 800042c:	51008108 	.word	0x51008108
 8000430:	52004000 	.word	0x52004000

08000434 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000434:	b480      	push	{r7}
 8000436:	af00      	add	r7, sp, #0
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#elif defined(USE_PWR_DIRECT_SMPS_SUPPLY) && defined(SMPS)
  /* Exit Run* mode */
  PWR->CR3 &= ~(PWR_CR3_LDOEN);
 8000438:	4b09      	ldr	r3, [pc, #36]	@ (8000460 <ExitRun0Mode+0x2c>)
 800043a:	68db      	ldr	r3, [r3, #12]
 800043c:	4a08      	ldr	r2, [pc, #32]	@ (8000460 <ExitRun0Mode+0x2c>)
 800043e:	f023 0302 	bic.w	r3, r3, #2
 8000442:	60d3      	str	r3, [r2, #12]
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000444:	bf00      	nop
 8000446:	4b06      	ldr	r3, [pc, #24]	@ (8000460 <ExitRun0Mode+0x2c>)
 8000448:	685b      	ldr	r3, [r3, #4]
 800044a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800044e:	2b00      	cmp	r3, #0
 8000450:	d0f9      	beq.n	8000446 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8000452:	bf00      	nop
 8000454:	bf00      	nop
 8000456:	46bd      	mov	sp, r7
 8000458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800045c:	4770      	bx	lr
 800045e:	bf00      	nop
 8000460:	58024800 	.word	0x58024800

08000464 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000464:	b580      	push	{r7, lr}
 8000466:	b086      	sub	sp, #24
 8000468:	af00      	add	r7, sp, #0
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 800046a:	4b4f      	ldr	r3, [pc, #316]	@ (80005a8 <main+0x144>)
 800046c:	695b      	ldr	r3, [r3, #20]
 800046e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000472:	2b00      	cmp	r3, #0
 8000474:	d11b      	bne.n	80004ae <main+0x4a>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000476:	f3bf 8f4f 	dsb	sy
}
 800047a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800047c:	f3bf 8f6f 	isb	sy
}
 8000480:	bf00      	nop

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8000482:	4b49      	ldr	r3, [pc, #292]	@ (80005a8 <main+0x144>)
 8000484:	2200      	movs	r2, #0
 8000486:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 800048a:	f3bf 8f4f 	dsb	sy
}
 800048e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000490:	f3bf 8f6f 	isb	sy
}
 8000494:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8000496:	4b44      	ldr	r3, [pc, #272]	@ (80005a8 <main+0x144>)
 8000498:	695b      	ldr	r3, [r3, #20]
 800049a:	4a43      	ldr	r2, [pc, #268]	@ (80005a8 <main+0x144>)
 800049c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80004a0:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80004a2:	f3bf 8f4f 	dsb	sy
}
 80004a6:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80004a8:	f3bf 8f6f 	isb	sy
}
 80004ac:	e000      	b.n	80004b0 <main+0x4c>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 80004ae:	bf00      	nop
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 80004b0:	4b3d      	ldr	r3, [pc, #244]	@ (80005a8 <main+0x144>)
 80004b2:	695b      	ldr	r3, [r3, #20]
 80004b4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80004b8:	2b00      	cmp	r3, #0
 80004ba:	d138      	bne.n	800052e <main+0xca>

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 80004bc:	4b3a      	ldr	r3, [pc, #232]	@ (80005a8 <main+0x144>)
 80004be:	2200      	movs	r2, #0
 80004c0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 80004c4:	f3bf 8f4f 	dsb	sy
}
 80004c8:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 80004ca:	4b37      	ldr	r3, [pc, #220]	@ (80005a8 <main+0x144>)
 80004cc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80004d0:	613b      	str	r3, [r7, #16]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 80004d2:	693b      	ldr	r3, [r7, #16]
 80004d4:	0b5b      	lsrs	r3, r3, #13
 80004d6:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80004da:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 80004dc:	693b      	ldr	r3, [r7, #16]
 80004de:	08db      	lsrs	r3, r3, #3
 80004e0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80004e4:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80004e6:	68fb      	ldr	r3, [r7, #12]
 80004e8:	015a      	lsls	r2, r3, #5
 80004ea:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
 80004ee:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 80004f0:	68ba      	ldr	r2, [r7, #8]
 80004f2:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80004f4:	492c      	ldr	r1, [pc, #176]	@ (80005a8 <main+0x144>)
 80004f6:	4313      	orrs	r3, r2
 80004f8:	f8c1 3260 	str.w	r3, [r1, #608]	@ 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 80004fc:	68bb      	ldr	r3, [r7, #8]
 80004fe:	1e5a      	subs	r2, r3, #1
 8000500:	60ba      	str	r2, [r7, #8]
 8000502:	2b00      	cmp	r3, #0
 8000504:	d1ef      	bne.n	80004e6 <main+0x82>
    } while(sets-- != 0U);
 8000506:	68fb      	ldr	r3, [r7, #12]
 8000508:	1e5a      	subs	r2, r3, #1
 800050a:	60fa      	str	r2, [r7, #12]
 800050c:	2b00      	cmp	r3, #0
 800050e:	d1e5      	bne.n	80004dc <main+0x78>
  __ASM volatile ("dsb 0xF":::"memory");
 8000510:	f3bf 8f4f 	dsb	sy
}
 8000514:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8000516:	4b24      	ldr	r3, [pc, #144]	@ (80005a8 <main+0x144>)
 8000518:	695b      	ldr	r3, [r3, #20]
 800051a:	4a23      	ldr	r2, [pc, #140]	@ (80005a8 <main+0x144>)
 800051c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000520:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000522:	f3bf 8f4f 	dsb	sy
}
 8000526:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000528:	f3bf 8f6f 	isb	sy
}
 800052c:	e000      	b.n	8000530 <main+0xcc>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 800052e:	bf00      	nop
//  }
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000530:	f000 f9f6 	bl	8000920 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000534:	f000 f83e 	bl	80005b4 <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 8000538:	4b1c      	ldr	r3, [pc, #112]	@ (80005ac <main+0x148>)
 800053a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800053e:	4a1b      	ldr	r2, [pc, #108]	@ (80005ac <main+0x148>)
 8000540:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000544:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000548:	4b18      	ldr	r3, [pc, #96]	@ (80005ac <main+0x148>)
 800054a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800054e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000552:	607b      	str	r3, [r7, #4]
 8000554:	687b      	ldr	r3, [r7, #4]
/*Take HSEM */

timeout = 0xFFFF;
 8000556:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800055a:	617b      	str	r3, [r7, #20]
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 800055c:	bf00      	nop
 800055e:	4b13      	ldr	r3, [pc, #76]	@ (80005ac <main+0x148>)
 8000560:	681b      	ldr	r3, [r3, #0]
 8000562:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000566:	2b00      	cmp	r3, #0
 8000568:	d104      	bne.n	8000574 <main+0x110>
 800056a:	697b      	ldr	r3, [r7, #20]
 800056c:	1e5a      	subs	r2, r3, #1
 800056e:	617a      	str	r2, [r7, #20]
 8000570:	2b00      	cmp	r3, #0
 8000572:	dcf4      	bgt.n	800055e <main+0xfa>
if ( timeout < 0 )
 8000574:	697b      	ldr	r3, [r7, #20]
 8000576:	2b00      	cmp	r3, #0
 8000578:	da01      	bge.n	800057e <main+0x11a>
{
Error_Handler();
 800057a:	f000 f8cb 	bl	8000714 <Error_Handler>
}


HAL_HSEM_FastTake(HSEM_ID_0);
 800057e:	2000      	movs	r0, #0
 8000580:	f000 fd84 	bl	800108c <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 8000584:	2100      	movs	r1, #0
 8000586:	2000      	movs	r0, #0
 8000588:	f000 fd9a 	bl	80010c0 <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */

/* USER CODE END Boot_Mode_Sequence_2 */
  /* Resource Manager Utility initialisation ---------------------------------*/
  MX_RESMGR_UTILITY_Init();
 800058c:	f000 f8c8 	bl	8000720 <MX_RESMGR_UTILITY_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000590:	f000 f88c 	bl	80006ac <MX_GPIO_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	    HAL_GPIO_TogglePin(USER_LED1_GPIO_Port, USER_LED1_Pin);
 8000594:	2101      	movs	r1, #1
 8000596:	4806      	ldr	r0, [pc, #24]	@ (80005b0 <main+0x14c>)
 8000598:	f000 fd5d 	bl	8001056 <HAL_GPIO_TogglePin>
	    HAL_Delay(500);
 800059c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80005a0:	f000 fa50 	bl	8000a44 <HAL_Delay>
	    HAL_GPIO_TogglePin(USER_LED1_GPIO_Port, USER_LED1_Pin);
 80005a4:	bf00      	nop
 80005a6:	e7f5      	b.n	8000594 <main+0x130>
 80005a8:	e000ed00 	.word	0xe000ed00
 80005ac:	58024400 	.word	0x58024400
 80005b0:	58020400 	.word	0x58020400

080005b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005b4:	b580      	push	{r7, lr}
 80005b6:	b09c      	sub	sp, #112	@ 0x70
 80005b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005ba:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80005be:	224c      	movs	r2, #76	@ 0x4c
 80005c0:	2100      	movs	r1, #0
 80005c2:	4618      	mov	r0, r3
 80005c4:	f001 fe12 	bl	80021ec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005c8:	1d3b      	adds	r3, r7, #4
 80005ca:	2220      	movs	r2, #32
 80005cc:	2100      	movs	r1, #0
 80005ce:	4618      	mov	r0, r3
 80005d0:	f001 fe0c 	bl	80021ec <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 80005d4:	2004      	movs	r0, #4
 80005d6:	f000 fd87 	bl	80010e8 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80005da:	2300      	movs	r3, #0
 80005dc:	603b      	str	r3, [r7, #0]
 80005de:	4b31      	ldr	r3, [pc, #196]	@ (80006a4 <SystemClock_Config+0xf0>)
 80005e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80005e2:	4a30      	ldr	r2, [pc, #192]	@ (80006a4 <SystemClock_Config+0xf0>)
 80005e4:	f023 0301 	bic.w	r3, r3, #1
 80005e8:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80005ea:	4b2e      	ldr	r3, [pc, #184]	@ (80006a4 <SystemClock_Config+0xf0>)
 80005ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80005ee:	f003 0301 	and.w	r3, r3, #1
 80005f2:	603b      	str	r3, [r7, #0]
 80005f4:	4b2c      	ldr	r3, [pc, #176]	@ (80006a8 <SystemClock_Config+0xf4>)
 80005f6:	699b      	ldr	r3, [r3, #24]
 80005f8:	4a2b      	ldr	r2, [pc, #172]	@ (80006a8 <SystemClock_Config+0xf4>)
 80005fa:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80005fe:	6193      	str	r3, [r2, #24]
 8000600:	4b29      	ldr	r3, [pc, #164]	@ (80006a8 <SystemClock_Config+0xf4>)
 8000602:	699b      	ldr	r3, [r3, #24]
 8000604:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000608:	603b      	str	r3, [r7, #0]
 800060a:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800060c:	bf00      	nop
 800060e:	4b26      	ldr	r3, [pc, #152]	@ (80006a8 <SystemClock_Config+0xf4>)
 8000610:	699b      	ldr	r3, [r3, #24]
 8000612:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000616:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800061a:	d1f8      	bne.n	800060e <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_CSI;
 800061c:	2310      	movs	r3, #16
 800061e:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.CSIState = RCC_CSI_ON;
 8000620:	2380      	movs	r3, #128	@ 0x80
 8000622:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.CSICalibrationValue = RCC_CSICALIBRATION_DEFAULT;
 8000624:	2320      	movs	r3, #32
 8000626:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000628:	2302      	movs	r3, #2
 800062a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_CSI;
 800062c:	2301      	movs	r3, #1
 800062e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000630:	2301      	movs	r3, #1
 8000632:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 200;
 8000634:	23c8      	movs	r3, #200	@ 0xc8
 8000636:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000638:	2302      	movs	r3, #2
 800063a:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800063c:	2302      	movs	r3, #2
 800063e:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000640:	2302      	movs	r3, #2
 8000642:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 8000644:	2308      	movs	r3, #8
 8000646:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000648:	2300      	movs	r3, #0
 800064a:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800064c:	2300      	movs	r3, #0
 800064e:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000650:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000654:	4618      	mov	r0, r3
 8000656:	f000 fda1 	bl	800119c <HAL_RCC_OscConfig>
 800065a:	4603      	mov	r3, r0
 800065c:	2b00      	cmp	r3, #0
 800065e:	d001      	beq.n	8000664 <SystemClock_Config+0xb0>
  {
    Error_Handler();
 8000660:	f000 f858 	bl	8000714 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000664:	233f      	movs	r3, #63	@ 0x3f
 8000666:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000668:	2303      	movs	r3, #3
 800066a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800066c:	2300      	movs	r3, #0
 800066e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000670:	2308      	movs	r3, #8
 8000672:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000674:	2340      	movs	r3, #64	@ 0x40
 8000676:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000678:	2340      	movs	r3, #64	@ 0x40
 800067a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 800067c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000680:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000682:	2340      	movs	r3, #64	@ 0x40
 8000684:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000686:	1d3b      	adds	r3, r7, #4
 8000688:	2102      	movs	r1, #2
 800068a:	4618      	mov	r0, r3
 800068c:	f001 f9e0 	bl	8001a50 <HAL_RCC_ClockConfig>
 8000690:	4603      	mov	r3, r0
 8000692:	2b00      	cmp	r3, #0
 8000694:	d001      	beq.n	800069a <SystemClock_Config+0xe6>
  {
    Error_Handler();
 8000696:	f000 f83d 	bl	8000714 <Error_Handler>
  }
}
 800069a:	bf00      	nop
 800069c:	3770      	adds	r7, #112	@ 0x70
 800069e:	46bd      	mov	sp, r7
 80006a0:	bd80      	pop	{r7, pc}
 80006a2:	bf00      	nop
 80006a4:	58000400 	.word	0x58000400
 80006a8:	58024800 	.word	0x58024800

080006ac <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	b086      	sub	sp, #24
 80006b0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006b2:	1d3b      	adds	r3, r7, #4
 80006b4:	2200      	movs	r2, #0
 80006b6:	601a      	str	r2, [r3, #0]
 80006b8:	605a      	str	r2, [r3, #4]
 80006ba:	609a      	str	r2, [r3, #8]
 80006bc:	60da      	str	r2, [r3, #12]
 80006be:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006c0:	4b12      	ldr	r3, [pc, #72]	@ (800070c <MX_GPIO_Init+0x60>)
 80006c2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80006c6:	4a11      	ldr	r2, [pc, #68]	@ (800070c <MX_GPIO_Init+0x60>)
 80006c8:	f043 0302 	orr.w	r3, r3, #2
 80006cc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80006d0:	4b0e      	ldr	r3, [pc, #56]	@ (800070c <MX_GPIO_Init+0x60>)
 80006d2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80006d6:	f003 0302 	and.w	r3, r3, #2
 80006da:	603b      	str	r3, [r7, #0]
 80006dc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USER_LED1_GPIO_Port, USER_LED1_Pin, GPIO_PIN_RESET);
 80006de:	2200      	movs	r2, #0
 80006e0:	2101      	movs	r1, #1
 80006e2:	480b      	ldr	r0, [pc, #44]	@ (8000710 <MX_GPIO_Init+0x64>)
 80006e4:	f000 fc9e 	bl	8001024 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_LED1_Pin */
  GPIO_InitStruct.Pin = USER_LED1_Pin;
 80006e8:	2301      	movs	r3, #1
 80006ea:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006ec:	2301      	movs	r3, #1
 80006ee:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006f0:	2300      	movs	r3, #0
 80006f2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006f4:	2300      	movs	r3, #0
 80006f6:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(USER_LED1_GPIO_Port, &GPIO_InitStruct);
 80006f8:	1d3b      	adds	r3, r7, #4
 80006fa:	4619      	mov	r1, r3
 80006fc:	4804      	ldr	r0, [pc, #16]	@ (8000710 <MX_GPIO_Init+0x64>)
 80006fe:	f000 fae1 	bl	8000cc4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000702:	bf00      	nop
 8000704:	3718      	adds	r7, #24
 8000706:	46bd      	mov	sp, r7
 8000708:	bd80      	pop	{r7, pc}
 800070a:	bf00      	nop
 800070c:	58024400 	.word	0x58024400
 8000710:	58020400 	.word	0x58020400

08000714 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000714:	b480      	push	{r7}
 8000716:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000718:	b672      	cpsid	i
}
 800071a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800071c:	bf00      	nop
 800071e:	e7fd      	b.n	800071c <Error_Handler+0x8>

08000720 <MX_RESMGR_UTILITY_Init>:
/* USER CODE BEGIN 1 */
/* USER CODE END 1 */

/* RESMGR_UTILITY init function */
void MX_RESMGR_UTILITY_Init(void)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 2 */
  /* USER CODE END 2 */

  if (ResMgr_Init(MX_RESMGR_UTILITY_SendMsg, MX_RESMGR_UTILITY_Callback) != RESMGR_OK)
 8000724:	4905      	ldr	r1, [pc, #20]	@ (800073c <MX_RESMGR_UTILITY_Init+0x1c>)
 8000726:	4806      	ldr	r0, [pc, #24]	@ (8000740 <MX_RESMGR_UTILITY_Init+0x20>)
 8000728:	f001 fcc2 	bl	80020b0 <ResMgr_Init>
 800072c:	4603      	mov	r3, r0
 800072e:	2b00      	cmp	r3, #0
 8000730:	d001      	beq.n	8000736 <MX_RESMGR_UTILITY_Init+0x16>
  {
    Error_Handler();
 8000732:	f7ff ffef 	bl	8000714 <Error_Handler>
  }

  /* USER CODE BEGIN 3 */
  /* USER CODE END 3 */

}
 8000736:	bf00      	nop
 8000738:	bd80      	pop	{r7, pc}
 800073a:	bf00      	nop
 800073c:	08000791 	.word	0x08000791
 8000740:	08000745 	.word	0x08000745

08000744 <MX_RESMGR_UTILITY_SendMsg>:

/* Resource Manager send message function */
__weak void MX_RESMGR_UTILITY_SendMsg(uint32_t id, uint32_t msg)
{
 8000744:	b480      	push	{r7}
 8000746:	b083      	sub	sp, #12
 8000748:	af00      	add	r7, sp, #0
 800074a:	6078      	str	r0, [r7, #4]
 800074c:	6039      	str	r1, [r7, #0]
      /* USER CODE BEGIN 4 */
    switch (msg)
 800074e:	683b      	ldr	r3, [r7, #0]
 8000750:	2b05      	cmp	r3, #5
 8000752:	d811      	bhi.n	8000778 <MX_RESMGR_UTILITY_SendMsg+0x34>
 8000754:	683b      	ldr	r3, [r7, #0]
 8000756:	2b05      	cmp	r3, #5
 8000758:	d811      	bhi.n	800077e <MX_RESMGR_UTILITY_SendMsg+0x3a>
 800075a:	a201      	add	r2, pc, #4	@ (adr r2, 8000760 <MX_RESMGR_UTILITY_SendMsg+0x1c>)
 800075c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000760:	0800077f 	.word	0x0800077f
 8000764:	0800077f 	.word	0x0800077f
 8000768:	0800077f 	.word	0x0800077f
 800076c:	0800077f 	.word	0x0800077f
 8000770:	0800077f 	.word	0x0800077f
 8000774:	0800077f 	.word	0x0800077f
 8000778:	683b      	ldr	r3, [r7, #0]
 800077a:	2bff      	cmp	r3, #255	@ 0xff
 800077c:	d001      	beq.n	8000782 <MX_RESMGR_UTILITY_SendMsg+0x3e>
        case RESMGR_MSG_REJECT:
            //User Code
            break;

        default:
            break;
 800077e:	bf00      	nop
 8000780:	e000      	b.n	8000784 <MX_RESMGR_UTILITY_SendMsg+0x40>
            break;
 8000782:	bf00      	nop
    }
      /* USER CODE END 4 */

    return;
 8000784:	bf00      	nop
}
 8000786:	370c      	adds	r7, #12
 8000788:	46bd      	mov	sp, r7
 800078a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800078e:	4770      	bx	lr

08000790 <MX_RESMGR_UTILITY_Callback>:

/* Resource Manager callback function */
__weak void MX_RESMGR_UTILITY_Callback(uint32_t id, uint32_t msg)
{
 8000790:	b480      	push	{r7}
 8000792:	b083      	sub	sp, #12
 8000794:	af00      	add	r7, sp, #0
 8000796:	6078      	str	r0, [r7, #4]
 8000798:	6039      	str	r1, [r7, #0]
      /* USER CODE BEGIN 5 */
    switch (msg)
 800079a:	683b      	ldr	r3, [r7, #0]
 800079c:	2b15      	cmp	r3, #21
 800079e:	d831      	bhi.n	8000804 <MX_RESMGR_UTILITY_Callback+0x74>
 80007a0:	683b      	ldr	r3, [r7, #0]
 80007a2:	2b15      	cmp	r3, #21
 80007a4:	d831      	bhi.n	800080a <MX_RESMGR_UTILITY_Callback+0x7a>
 80007a6:	a201      	add	r2, pc, #4	@ (adr r2, 80007ac <MX_RESMGR_UTILITY_Callback+0x1c>)
 80007a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80007ac:	0800080b 	.word	0x0800080b
 80007b0:	0800080b 	.word	0x0800080b
 80007b4:	0800080b 	.word	0x0800080b
 80007b8:	0800080b 	.word	0x0800080b
 80007bc:	0800080b 	.word	0x0800080b
 80007c0:	0800080b 	.word	0x0800080b
 80007c4:	0800080b 	.word	0x0800080b
 80007c8:	0800080b 	.word	0x0800080b
 80007cc:	0800080b 	.word	0x0800080b
 80007d0:	0800080b 	.word	0x0800080b
 80007d4:	0800080b 	.word	0x0800080b
 80007d8:	0800080b 	.word	0x0800080b
 80007dc:	0800080b 	.word	0x0800080b
 80007e0:	0800080b 	.word	0x0800080b
 80007e4:	0800080b 	.word	0x0800080b
 80007e8:	0800080b 	.word	0x0800080b
 80007ec:	0800080b 	.word	0x0800080b
 80007f0:	0800080b 	.word	0x0800080b
 80007f4:	0800080b 	.word	0x0800080b
 80007f8:	0800080b 	.word	0x0800080b
 80007fc:	0800080b 	.word	0x0800080b
 8000800:	0800080b 	.word	0x0800080b
 8000804:	683b      	ldr	r3, [r7, #0]
 8000806:	2bff      	cmp	r3, #255	@ 0xff
 8000808:	d001      	beq.n	800080e <MX_RESMGR_UTILITY_Callback+0x7e>
        case RESMGR_MSG_REJECTED:
            //User Code
            break;

        default:
            break;
 800080a:	bf00      	nop
 800080c:	e000      	b.n	8000810 <MX_RESMGR_UTILITY_Callback+0x80>
            break;
 800080e:	bf00      	nop
    }
      /* USER CODE END 5 */

    return;
 8000810:	bf00      	nop
}
 8000812:	370c      	adds	r7, #12
 8000814:	46bd      	mov	sp, r7
 8000816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800081a:	4770      	bx	lr

0800081c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800081c:	b580      	push	{r7, lr}
 800081e:	b082      	sub	sp, #8
 8000820:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000822:	4b0d      	ldr	r3, [pc, #52]	@ (8000858 <HAL_MspInit+0x3c>)
 8000824:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000828:	4a0b      	ldr	r2, [pc, #44]	@ (8000858 <HAL_MspInit+0x3c>)
 800082a:	f043 0302 	orr.w	r3, r3, #2
 800082e:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000832:	4b09      	ldr	r3, [pc, #36]	@ (8000858 <HAL_MspInit+0x3c>)
 8000834:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000838:	f003 0302 	and.w	r3, r3, #2
 800083c:	607b      	str	r3, [r7, #4]
 800083e:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 8000840:	2200      	movs	r2, #0
 8000842:	2100      	movs	r1, #0
 8000844:	2005      	movs	r0, #5
 8000846:	f000 fa08 	bl	8000c5a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 800084a:	2005      	movs	r0, #5
 800084c:	f000 fa1f 	bl	8000c8e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000850:	bf00      	nop
 8000852:	3708      	adds	r7, #8
 8000854:	46bd      	mov	sp, r7
 8000856:	bd80      	pop	{r7, pc}
 8000858:	58024400 	.word	0x58024400

0800085c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800085c:	b480      	push	{r7}
 800085e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000860:	bf00      	nop
 8000862:	e7fd      	b.n	8000860 <NMI_Handler+0x4>

08000864 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000864:	b480      	push	{r7}
 8000866:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000868:	bf00      	nop
 800086a:	e7fd      	b.n	8000868 <HardFault_Handler+0x4>

0800086c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800086c:	b480      	push	{r7}
 800086e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000870:	bf00      	nop
 8000872:	e7fd      	b.n	8000870 <MemManage_Handler+0x4>

08000874 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000874:	b480      	push	{r7}
 8000876:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000878:	bf00      	nop
 800087a:	e7fd      	b.n	8000878 <BusFault_Handler+0x4>

0800087c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800087c:	b480      	push	{r7}
 800087e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000880:	bf00      	nop
 8000882:	e7fd      	b.n	8000880 <UsageFault_Handler+0x4>

08000884 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000884:	b480      	push	{r7}
 8000886:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000888:	bf00      	nop
 800088a:	46bd      	mov	sp, r7
 800088c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000890:	4770      	bx	lr

08000892 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000892:	b480      	push	{r7}
 8000894:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000896:	bf00      	nop
 8000898:	46bd      	mov	sp, r7
 800089a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800089e:	4770      	bx	lr

080008a0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80008a0:	b480      	push	{r7}
 80008a2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80008a4:	bf00      	nop
 80008a6:	46bd      	mov	sp, r7
 80008a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ac:	4770      	bx	lr

080008ae <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80008ae:	b580      	push	{r7, lr}
 80008b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80008b2:	f000 f8a7 	bl	8000a04 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80008b6:	bf00      	nop
 80008b8:	bd80      	pop	{r7, pc}

080008ba <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 80008ba:	b480      	push	{r7}
 80008bc:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 80008be:	bf00      	nop
 80008c0:	46bd      	mov	sp, r7
 80008c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008c6:	4770      	bx	lr

080008c8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80008c8:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8000904 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 80008cc:	f7ff fdb2 	bl	8000434 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 80008d0:	f7ff fd02 	bl	80002d8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80008d4:	480c      	ldr	r0, [pc, #48]	@ (8000908 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80008d6:	490d      	ldr	r1, [pc, #52]	@ (800090c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80008d8:	4a0d      	ldr	r2, [pc, #52]	@ (8000910 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80008da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80008dc:	e002      	b.n	80008e4 <LoopCopyDataInit>

080008de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80008de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80008e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80008e2:	3304      	adds	r3, #4

080008e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80008e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80008e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80008e8:	d3f9      	bcc.n	80008de <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80008ea:	4a0a      	ldr	r2, [pc, #40]	@ (8000914 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80008ec:	4c0a      	ldr	r4, [pc, #40]	@ (8000918 <LoopFillZerobss+0x22>)
  movs r3, #0
 80008ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80008f0:	e001      	b.n	80008f6 <LoopFillZerobss>

080008f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80008f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80008f4:	3204      	adds	r2, #4

080008f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80008f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80008f8:	d3fb      	bcc.n	80008f2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80008fa:	f001 fc7f 	bl	80021fc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80008fe:	f7ff fdb1 	bl	8000464 <main>
  bx  lr
 8000902:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000904:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8000908:	24000000 	.word	0x24000000
  ldr r1, =_edata
 800090c:	24000010 	.word	0x24000010
  ldr r2, =_sidata
 8000910:	0800228c 	.word	0x0800228c
  ldr r2, =_sbss
 8000914:	240001dc 	.word	0x240001dc
  ldr r4, =_ebss
 8000918:	24000204 	.word	0x24000204

0800091c <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800091c:	e7fe      	b.n	800091c <ADC3_IRQHandler>
	...

08000920 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000920:	b580      	push	{r7, lr}
 8000922:	b082      	sub	sp, #8
 8000924:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000926:	2003      	movs	r0, #3
 8000928:	f000 f98c 	bl	8000c44 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800092c:	f001 fa46 	bl	8001dbc <HAL_RCC_GetSysClockFreq>
 8000930:	4602      	mov	r2, r0
 8000932:	4b15      	ldr	r3, [pc, #84]	@ (8000988 <HAL_Init+0x68>)
 8000934:	699b      	ldr	r3, [r3, #24]
 8000936:	0a1b      	lsrs	r3, r3, #8
 8000938:	f003 030f 	and.w	r3, r3, #15
 800093c:	4913      	ldr	r1, [pc, #76]	@ (800098c <HAL_Init+0x6c>)
 800093e:	5ccb      	ldrb	r3, [r1, r3]
 8000940:	f003 031f 	and.w	r3, r3, #31
 8000944:	fa22 f303 	lsr.w	r3, r2, r3
 8000948:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800094a:	4b0f      	ldr	r3, [pc, #60]	@ (8000988 <HAL_Init+0x68>)
 800094c:	699b      	ldr	r3, [r3, #24]
 800094e:	f003 030f 	and.w	r3, r3, #15
 8000952:	4a0e      	ldr	r2, [pc, #56]	@ (800098c <HAL_Init+0x6c>)
 8000954:	5cd3      	ldrb	r3, [r2, r3]
 8000956:	f003 031f 	and.w	r3, r3, #31
 800095a:	687a      	ldr	r2, [r7, #4]
 800095c:	fa22 f303 	lsr.w	r3, r2, r3
 8000960:	4a0b      	ldr	r2, [pc, #44]	@ (8000990 <HAL_Init+0x70>)
 8000962:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8000964:	4a0b      	ldr	r2, [pc, #44]	@ (8000994 <HAL_Init+0x74>)
 8000966:	687b      	ldr	r3, [r7, #4]
 8000968:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800096a:	200f      	movs	r0, #15
 800096c:	f000 f814 	bl	8000998 <HAL_InitTick>
 8000970:	4603      	mov	r3, r0
 8000972:	2b00      	cmp	r3, #0
 8000974:	d001      	beq.n	800097a <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8000976:	2301      	movs	r3, #1
 8000978:	e002      	b.n	8000980 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800097a:	f7ff ff4f 	bl	800081c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800097e:	2300      	movs	r3, #0
}
 8000980:	4618      	mov	r0, r3
 8000982:	3708      	adds	r7, #8
 8000984:	46bd      	mov	sp, r7
 8000986:	bd80      	pop	{r7, pc}
 8000988:	58024400 	.word	0x58024400
 800098c:	0800225c 	.word	0x0800225c
 8000990:	24000004 	.word	0x24000004
 8000994:	24000000 	.word	0x24000000

08000998 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	b082      	sub	sp, #8
 800099c:	af00      	add	r7, sp, #0
 800099e:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80009a0:	4b15      	ldr	r3, [pc, #84]	@ (80009f8 <HAL_InitTick+0x60>)
 80009a2:	781b      	ldrb	r3, [r3, #0]
 80009a4:	2b00      	cmp	r3, #0
 80009a6:	d101      	bne.n	80009ac <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80009a8:	2301      	movs	r3, #1
 80009aa:	e021      	b.n	80009f0 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80009ac:	4b13      	ldr	r3, [pc, #76]	@ (80009fc <HAL_InitTick+0x64>)
 80009ae:	681a      	ldr	r2, [r3, #0]
 80009b0:	4b11      	ldr	r3, [pc, #68]	@ (80009f8 <HAL_InitTick+0x60>)
 80009b2:	781b      	ldrb	r3, [r3, #0]
 80009b4:	4619      	mov	r1, r3
 80009b6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80009ba:	fbb3 f3f1 	udiv	r3, r3, r1
 80009be:	fbb2 f3f3 	udiv	r3, r2, r3
 80009c2:	4618      	mov	r0, r3
 80009c4:	f000 f971 	bl	8000caa <HAL_SYSTICK_Config>
 80009c8:	4603      	mov	r3, r0
 80009ca:	2b00      	cmp	r3, #0
 80009cc:	d001      	beq.n	80009d2 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80009ce:	2301      	movs	r3, #1
 80009d0:	e00e      	b.n	80009f0 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80009d2:	687b      	ldr	r3, [r7, #4]
 80009d4:	2b0f      	cmp	r3, #15
 80009d6:	d80a      	bhi.n	80009ee <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80009d8:	2200      	movs	r2, #0
 80009da:	6879      	ldr	r1, [r7, #4]
 80009dc:	f04f 30ff 	mov.w	r0, #4294967295
 80009e0:	f000 f93b 	bl	8000c5a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80009e4:	4a06      	ldr	r2, [pc, #24]	@ (8000a00 <HAL_InitTick+0x68>)
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80009ea:	2300      	movs	r3, #0
 80009ec:	e000      	b.n	80009f0 <HAL_InitTick+0x58>
    return HAL_ERROR;
 80009ee:	2301      	movs	r3, #1
}
 80009f0:	4618      	mov	r0, r3
 80009f2:	3708      	adds	r7, #8
 80009f4:	46bd      	mov	sp, r7
 80009f6:	bd80      	pop	{r7, pc}
 80009f8:	2400000c 	.word	0x2400000c
 80009fc:	24000000 	.word	0x24000000
 8000a00:	24000008 	.word	0x24000008

08000a04 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a04:	b480      	push	{r7}
 8000a06:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000a08:	4b06      	ldr	r3, [pc, #24]	@ (8000a24 <HAL_IncTick+0x20>)
 8000a0a:	781b      	ldrb	r3, [r3, #0]
 8000a0c:	461a      	mov	r2, r3
 8000a0e:	4b06      	ldr	r3, [pc, #24]	@ (8000a28 <HAL_IncTick+0x24>)
 8000a10:	681b      	ldr	r3, [r3, #0]
 8000a12:	4413      	add	r3, r2
 8000a14:	4a04      	ldr	r2, [pc, #16]	@ (8000a28 <HAL_IncTick+0x24>)
 8000a16:	6013      	str	r3, [r2, #0]
}
 8000a18:	bf00      	nop
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a20:	4770      	bx	lr
 8000a22:	bf00      	nop
 8000a24:	2400000c 	.word	0x2400000c
 8000a28:	240001f8 	.word	0x240001f8

08000a2c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a2c:	b480      	push	{r7}
 8000a2e:	af00      	add	r7, sp, #0
  return uwTick;
 8000a30:	4b03      	ldr	r3, [pc, #12]	@ (8000a40 <HAL_GetTick+0x14>)
 8000a32:	681b      	ldr	r3, [r3, #0]
}
 8000a34:	4618      	mov	r0, r3
 8000a36:	46bd      	mov	sp, r7
 8000a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a3c:	4770      	bx	lr
 8000a3e:	bf00      	nop
 8000a40:	240001f8 	.word	0x240001f8

08000a44 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	b084      	sub	sp, #16
 8000a48:	af00      	add	r7, sp, #0
 8000a4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000a4c:	f7ff ffee 	bl	8000a2c <HAL_GetTick>
 8000a50:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000a56:	68fb      	ldr	r3, [r7, #12]
 8000a58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000a5c:	d005      	beq.n	8000a6a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000a5e:	4b0a      	ldr	r3, [pc, #40]	@ (8000a88 <HAL_Delay+0x44>)
 8000a60:	781b      	ldrb	r3, [r3, #0]
 8000a62:	461a      	mov	r2, r3
 8000a64:	68fb      	ldr	r3, [r7, #12]
 8000a66:	4413      	add	r3, r2
 8000a68:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000a6a:	bf00      	nop
 8000a6c:	f7ff ffde 	bl	8000a2c <HAL_GetTick>
 8000a70:	4602      	mov	r2, r0
 8000a72:	68bb      	ldr	r3, [r7, #8]
 8000a74:	1ad3      	subs	r3, r2, r3
 8000a76:	68fa      	ldr	r2, [r7, #12]
 8000a78:	429a      	cmp	r2, r3
 8000a7a:	d8f7      	bhi.n	8000a6c <HAL_Delay+0x28>
  {
  }
}
 8000a7c:	bf00      	nop
 8000a7e:	bf00      	nop
 8000a80:	3710      	adds	r7, #16
 8000a82:	46bd      	mov	sp, r7
 8000a84:	bd80      	pop	{r7, pc}
 8000a86:	bf00      	nop
 8000a88:	2400000c 	.word	0x2400000c

08000a8c <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8000a8c:	b480      	push	{r7}
 8000a8e:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8000a90:	4b03      	ldr	r3, [pc, #12]	@ (8000aa0 <HAL_GetREVID+0x14>)
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	0c1b      	lsrs	r3, r3, #16
}
 8000a96:	4618      	mov	r0, r3
 8000a98:	46bd      	mov	sp, r7
 8000a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a9e:	4770      	bx	lr
 8000aa0:	5c001000 	.word	0x5c001000

08000aa4 <__NVIC_SetPriorityGrouping>:
{
 8000aa4:	b480      	push	{r7}
 8000aa6:	b085      	sub	sp, #20
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	f003 0307 	and.w	r3, r3, #7
 8000ab2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ab4:	4b0b      	ldr	r3, [pc, #44]	@ (8000ae4 <__NVIC_SetPriorityGrouping+0x40>)
 8000ab6:	68db      	ldr	r3, [r3, #12]
 8000ab8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000aba:	68ba      	ldr	r2, [r7, #8]
 8000abc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000ac0:	4013      	ands	r3, r2
 8000ac2:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ac4:	68fb      	ldr	r3, [r7, #12]
 8000ac6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ac8:	68bb      	ldr	r3, [r7, #8]
 8000aca:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000acc:	4b06      	ldr	r3, [pc, #24]	@ (8000ae8 <__NVIC_SetPriorityGrouping+0x44>)
 8000ace:	4313      	orrs	r3, r2
 8000ad0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ad2:	4a04      	ldr	r2, [pc, #16]	@ (8000ae4 <__NVIC_SetPriorityGrouping+0x40>)
 8000ad4:	68bb      	ldr	r3, [r7, #8]
 8000ad6:	60d3      	str	r3, [r2, #12]
}
 8000ad8:	bf00      	nop
 8000ada:	3714      	adds	r7, #20
 8000adc:	46bd      	mov	sp, r7
 8000ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae2:	4770      	bx	lr
 8000ae4:	e000ed00 	.word	0xe000ed00
 8000ae8:	05fa0000 	.word	0x05fa0000

08000aec <__NVIC_GetPriorityGrouping>:
{
 8000aec:	b480      	push	{r7}
 8000aee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000af0:	4b04      	ldr	r3, [pc, #16]	@ (8000b04 <__NVIC_GetPriorityGrouping+0x18>)
 8000af2:	68db      	ldr	r3, [r3, #12]
 8000af4:	0a1b      	lsrs	r3, r3, #8
 8000af6:	f003 0307 	and.w	r3, r3, #7
}
 8000afa:	4618      	mov	r0, r3
 8000afc:	46bd      	mov	sp, r7
 8000afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b02:	4770      	bx	lr
 8000b04:	e000ed00 	.word	0xe000ed00

08000b08 <__NVIC_EnableIRQ>:
{
 8000b08:	b480      	push	{r7}
 8000b0a:	b083      	sub	sp, #12
 8000b0c:	af00      	add	r7, sp, #0
 8000b0e:	4603      	mov	r3, r0
 8000b10:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000b12:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000b16:	2b00      	cmp	r3, #0
 8000b18:	db0b      	blt.n	8000b32 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000b1a:	88fb      	ldrh	r3, [r7, #6]
 8000b1c:	f003 021f 	and.w	r2, r3, #31
 8000b20:	4907      	ldr	r1, [pc, #28]	@ (8000b40 <__NVIC_EnableIRQ+0x38>)
 8000b22:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000b26:	095b      	lsrs	r3, r3, #5
 8000b28:	2001      	movs	r0, #1
 8000b2a:	fa00 f202 	lsl.w	r2, r0, r2
 8000b2e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000b32:	bf00      	nop
 8000b34:	370c      	adds	r7, #12
 8000b36:	46bd      	mov	sp, r7
 8000b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b3c:	4770      	bx	lr
 8000b3e:	bf00      	nop
 8000b40:	e000e100 	.word	0xe000e100

08000b44 <__NVIC_SetPriority>:
{
 8000b44:	b480      	push	{r7}
 8000b46:	b083      	sub	sp, #12
 8000b48:	af00      	add	r7, sp, #0
 8000b4a:	4603      	mov	r3, r0
 8000b4c:	6039      	str	r1, [r7, #0]
 8000b4e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000b50:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	db0a      	blt.n	8000b6e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b58:	683b      	ldr	r3, [r7, #0]
 8000b5a:	b2da      	uxtb	r2, r3
 8000b5c:	490c      	ldr	r1, [pc, #48]	@ (8000b90 <__NVIC_SetPriority+0x4c>)
 8000b5e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000b62:	0112      	lsls	r2, r2, #4
 8000b64:	b2d2      	uxtb	r2, r2
 8000b66:	440b      	add	r3, r1
 8000b68:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8000b6c:	e00a      	b.n	8000b84 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b6e:	683b      	ldr	r3, [r7, #0]
 8000b70:	b2da      	uxtb	r2, r3
 8000b72:	4908      	ldr	r1, [pc, #32]	@ (8000b94 <__NVIC_SetPriority+0x50>)
 8000b74:	88fb      	ldrh	r3, [r7, #6]
 8000b76:	f003 030f 	and.w	r3, r3, #15
 8000b7a:	3b04      	subs	r3, #4
 8000b7c:	0112      	lsls	r2, r2, #4
 8000b7e:	b2d2      	uxtb	r2, r2
 8000b80:	440b      	add	r3, r1
 8000b82:	761a      	strb	r2, [r3, #24]
}
 8000b84:	bf00      	nop
 8000b86:	370c      	adds	r7, #12
 8000b88:	46bd      	mov	sp, r7
 8000b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b8e:	4770      	bx	lr
 8000b90:	e000e100 	.word	0xe000e100
 8000b94:	e000ed00 	.word	0xe000ed00

08000b98 <NVIC_EncodePriority>:
{
 8000b98:	b480      	push	{r7}
 8000b9a:	b089      	sub	sp, #36	@ 0x24
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	60f8      	str	r0, [r7, #12]
 8000ba0:	60b9      	str	r1, [r7, #8]
 8000ba2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ba4:	68fb      	ldr	r3, [r7, #12]
 8000ba6:	f003 0307 	and.w	r3, r3, #7
 8000baa:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000bac:	69fb      	ldr	r3, [r7, #28]
 8000bae:	f1c3 0307 	rsb	r3, r3, #7
 8000bb2:	2b04      	cmp	r3, #4
 8000bb4:	bf28      	it	cs
 8000bb6:	2304      	movcs	r3, #4
 8000bb8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000bba:	69fb      	ldr	r3, [r7, #28]
 8000bbc:	3304      	adds	r3, #4
 8000bbe:	2b06      	cmp	r3, #6
 8000bc0:	d902      	bls.n	8000bc8 <NVIC_EncodePriority+0x30>
 8000bc2:	69fb      	ldr	r3, [r7, #28]
 8000bc4:	3b03      	subs	r3, #3
 8000bc6:	e000      	b.n	8000bca <NVIC_EncodePriority+0x32>
 8000bc8:	2300      	movs	r3, #0
 8000bca:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bcc:	f04f 32ff 	mov.w	r2, #4294967295
 8000bd0:	69bb      	ldr	r3, [r7, #24]
 8000bd2:	fa02 f303 	lsl.w	r3, r2, r3
 8000bd6:	43da      	mvns	r2, r3
 8000bd8:	68bb      	ldr	r3, [r7, #8]
 8000bda:	401a      	ands	r2, r3
 8000bdc:	697b      	ldr	r3, [r7, #20]
 8000bde:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000be0:	f04f 31ff 	mov.w	r1, #4294967295
 8000be4:	697b      	ldr	r3, [r7, #20]
 8000be6:	fa01 f303 	lsl.w	r3, r1, r3
 8000bea:	43d9      	mvns	r1, r3
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bf0:	4313      	orrs	r3, r2
}
 8000bf2:	4618      	mov	r0, r3
 8000bf4:	3724      	adds	r7, #36	@ 0x24
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bfc:	4770      	bx	lr
	...

08000c00 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	b082      	sub	sp, #8
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	3b01      	subs	r3, #1
 8000c0c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000c10:	d301      	bcc.n	8000c16 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000c12:	2301      	movs	r3, #1
 8000c14:	e00f      	b.n	8000c36 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c16:	4a0a      	ldr	r2, [pc, #40]	@ (8000c40 <SysTick_Config+0x40>)
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	3b01      	subs	r3, #1
 8000c1c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000c1e:	210f      	movs	r1, #15
 8000c20:	f04f 30ff 	mov.w	r0, #4294967295
 8000c24:	f7ff ff8e 	bl	8000b44 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c28:	4b05      	ldr	r3, [pc, #20]	@ (8000c40 <SysTick_Config+0x40>)
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c2e:	4b04      	ldr	r3, [pc, #16]	@ (8000c40 <SysTick_Config+0x40>)
 8000c30:	2207      	movs	r2, #7
 8000c32:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000c34:	2300      	movs	r3, #0
}
 8000c36:	4618      	mov	r0, r3
 8000c38:	3708      	adds	r7, #8
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	bd80      	pop	{r7, pc}
 8000c3e:	bf00      	nop
 8000c40:	e000e010 	.word	0xe000e010

08000c44 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c44:	b580      	push	{r7, lr}
 8000c46:	b082      	sub	sp, #8
 8000c48:	af00      	add	r7, sp, #0
 8000c4a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000c4c:	6878      	ldr	r0, [r7, #4]
 8000c4e:	f7ff ff29 	bl	8000aa4 <__NVIC_SetPriorityGrouping>
}
 8000c52:	bf00      	nop
 8000c54:	3708      	adds	r7, #8
 8000c56:	46bd      	mov	sp, r7
 8000c58:	bd80      	pop	{r7, pc}

08000c5a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c5a:	b580      	push	{r7, lr}
 8000c5c:	b086      	sub	sp, #24
 8000c5e:	af00      	add	r7, sp, #0
 8000c60:	4603      	mov	r3, r0
 8000c62:	60b9      	str	r1, [r7, #8]
 8000c64:	607a      	str	r2, [r7, #4]
 8000c66:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000c68:	f7ff ff40 	bl	8000aec <__NVIC_GetPriorityGrouping>
 8000c6c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000c6e:	687a      	ldr	r2, [r7, #4]
 8000c70:	68b9      	ldr	r1, [r7, #8]
 8000c72:	6978      	ldr	r0, [r7, #20]
 8000c74:	f7ff ff90 	bl	8000b98 <NVIC_EncodePriority>
 8000c78:	4602      	mov	r2, r0
 8000c7a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000c7e:	4611      	mov	r1, r2
 8000c80:	4618      	mov	r0, r3
 8000c82:	f7ff ff5f 	bl	8000b44 <__NVIC_SetPriority>
}
 8000c86:	bf00      	nop
 8000c88:	3718      	adds	r7, #24
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	bd80      	pop	{r7, pc}

08000c8e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c8e:	b580      	push	{r7, lr}
 8000c90:	b082      	sub	sp, #8
 8000c92:	af00      	add	r7, sp, #0
 8000c94:	4603      	mov	r3, r0
 8000c96:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000c98:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000c9c:	4618      	mov	r0, r3
 8000c9e:	f7ff ff33 	bl	8000b08 <__NVIC_EnableIRQ>
}
 8000ca2:	bf00      	nop
 8000ca4:	3708      	adds	r7, #8
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	bd80      	pop	{r7, pc}

08000caa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000caa:	b580      	push	{r7, lr}
 8000cac:	b082      	sub	sp, #8
 8000cae:	af00      	add	r7, sp, #0
 8000cb0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000cb2:	6878      	ldr	r0, [r7, #4]
 8000cb4:	f7ff ffa4 	bl	8000c00 <SysTick_Config>
 8000cb8:	4603      	mov	r3, r0
}
 8000cba:	4618      	mov	r0, r3
 8000cbc:	3708      	adds	r7, #8
 8000cbe:	46bd      	mov	sp, r7
 8000cc0:	bd80      	pop	{r7, pc}
	...

08000cc4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8000cc4:	b480      	push	{r7}
 8000cc6:	b089      	sub	sp, #36	@ 0x24
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	6078      	str	r0, [r7, #4]
 8000ccc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000cce:	2300      	movs	r3, #0
 8000cd0:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8000cd2:	4b89      	ldr	r3, [pc, #548]	@ (8000ef8 <HAL_GPIO_Init+0x234>)
 8000cd4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8000cd6:	e194      	b.n	8001002 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8000cd8:	683b      	ldr	r3, [r7, #0]
 8000cda:	681a      	ldr	r2, [r3, #0]
 8000cdc:	2101      	movs	r1, #1
 8000cde:	69fb      	ldr	r3, [r7, #28]
 8000ce0:	fa01 f303 	lsl.w	r3, r1, r3
 8000ce4:	4013      	ands	r3, r2
 8000ce6:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8000ce8:	693b      	ldr	r3, [r7, #16]
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	f000 8186 	beq.w	8000ffc <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000cf0:	683b      	ldr	r3, [r7, #0]
 8000cf2:	685b      	ldr	r3, [r3, #4]
 8000cf4:	f003 0303 	and.w	r3, r3, #3
 8000cf8:	2b01      	cmp	r3, #1
 8000cfa:	d005      	beq.n	8000d08 <HAL_GPIO_Init+0x44>
 8000cfc:	683b      	ldr	r3, [r7, #0]
 8000cfe:	685b      	ldr	r3, [r3, #4]
 8000d00:	f003 0303 	and.w	r3, r3, #3
 8000d04:	2b02      	cmp	r3, #2
 8000d06:	d130      	bne.n	8000d6a <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	689b      	ldr	r3, [r3, #8]
 8000d0c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8000d0e:	69fb      	ldr	r3, [r7, #28]
 8000d10:	005b      	lsls	r3, r3, #1
 8000d12:	2203      	movs	r2, #3
 8000d14:	fa02 f303 	lsl.w	r3, r2, r3
 8000d18:	43db      	mvns	r3, r3
 8000d1a:	69ba      	ldr	r2, [r7, #24]
 8000d1c:	4013      	ands	r3, r2
 8000d1e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000d20:	683b      	ldr	r3, [r7, #0]
 8000d22:	68da      	ldr	r2, [r3, #12]
 8000d24:	69fb      	ldr	r3, [r7, #28]
 8000d26:	005b      	lsls	r3, r3, #1
 8000d28:	fa02 f303 	lsl.w	r3, r2, r3
 8000d2c:	69ba      	ldr	r2, [r7, #24]
 8000d2e:	4313      	orrs	r3, r2
 8000d30:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	69ba      	ldr	r2, [r7, #24]
 8000d36:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	685b      	ldr	r3, [r3, #4]
 8000d3c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000d3e:	2201      	movs	r2, #1
 8000d40:	69fb      	ldr	r3, [r7, #28]
 8000d42:	fa02 f303 	lsl.w	r3, r2, r3
 8000d46:	43db      	mvns	r3, r3
 8000d48:	69ba      	ldr	r2, [r7, #24]
 8000d4a:	4013      	ands	r3, r2
 8000d4c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000d4e:	683b      	ldr	r3, [r7, #0]
 8000d50:	685b      	ldr	r3, [r3, #4]
 8000d52:	091b      	lsrs	r3, r3, #4
 8000d54:	f003 0201 	and.w	r2, r3, #1
 8000d58:	69fb      	ldr	r3, [r7, #28]
 8000d5a:	fa02 f303 	lsl.w	r3, r2, r3
 8000d5e:	69ba      	ldr	r2, [r7, #24]
 8000d60:	4313      	orrs	r3, r2
 8000d62:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	69ba      	ldr	r2, [r7, #24]
 8000d68:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000d6a:	683b      	ldr	r3, [r7, #0]
 8000d6c:	685b      	ldr	r3, [r3, #4]
 8000d6e:	f003 0303 	and.w	r3, r3, #3
 8000d72:	2b03      	cmp	r3, #3
 8000d74:	d017      	beq.n	8000da6 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	68db      	ldr	r3, [r3, #12]
 8000d7a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000d7c:	69fb      	ldr	r3, [r7, #28]
 8000d7e:	005b      	lsls	r3, r3, #1
 8000d80:	2203      	movs	r2, #3
 8000d82:	fa02 f303 	lsl.w	r3, r2, r3
 8000d86:	43db      	mvns	r3, r3
 8000d88:	69ba      	ldr	r2, [r7, #24]
 8000d8a:	4013      	ands	r3, r2
 8000d8c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000d8e:	683b      	ldr	r3, [r7, #0]
 8000d90:	689a      	ldr	r2, [r3, #8]
 8000d92:	69fb      	ldr	r3, [r7, #28]
 8000d94:	005b      	lsls	r3, r3, #1
 8000d96:	fa02 f303 	lsl.w	r3, r2, r3
 8000d9a:	69ba      	ldr	r2, [r7, #24]
 8000d9c:	4313      	orrs	r3, r2
 8000d9e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	69ba      	ldr	r2, [r7, #24]
 8000da4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000da6:	683b      	ldr	r3, [r7, #0]
 8000da8:	685b      	ldr	r3, [r3, #4]
 8000daa:	f003 0303 	and.w	r3, r3, #3
 8000dae:	2b02      	cmp	r3, #2
 8000db0:	d123      	bne.n	8000dfa <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000db2:	69fb      	ldr	r3, [r7, #28]
 8000db4:	08da      	lsrs	r2, r3, #3
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	3208      	adds	r2, #8
 8000dba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000dbe:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8000dc0:	69fb      	ldr	r3, [r7, #28]
 8000dc2:	f003 0307 	and.w	r3, r3, #7
 8000dc6:	009b      	lsls	r3, r3, #2
 8000dc8:	220f      	movs	r2, #15
 8000dca:	fa02 f303 	lsl.w	r3, r2, r3
 8000dce:	43db      	mvns	r3, r3
 8000dd0:	69ba      	ldr	r2, [r7, #24]
 8000dd2:	4013      	ands	r3, r2
 8000dd4:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8000dd6:	683b      	ldr	r3, [r7, #0]
 8000dd8:	691a      	ldr	r2, [r3, #16]
 8000dda:	69fb      	ldr	r3, [r7, #28]
 8000ddc:	f003 0307 	and.w	r3, r3, #7
 8000de0:	009b      	lsls	r3, r3, #2
 8000de2:	fa02 f303 	lsl.w	r3, r2, r3
 8000de6:	69ba      	ldr	r2, [r7, #24]
 8000de8:	4313      	orrs	r3, r2
 8000dea:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000dec:	69fb      	ldr	r3, [r7, #28]
 8000dee:	08da      	lsrs	r2, r3, #3
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	3208      	adds	r2, #8
 8000df4:	69b9      	ldr	r1, [r7, #24]
 8000df6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000e00:	69fb      	ldr	r3, [r7, #28]
 8000e02:	005b      	lsls	r3, r3, #1
 8000e04:	2203      	movs	r2, #3
 8000e06:	fa02 f303 	lsl.w	r3, r2, r3
 8000e0a:	43db      	mvns	r3, r3
 8000e0c:	69ba      	ldr	r2, [r7, #24]
 8000e0e:	4013      	ands	r3, r2
 8000e10:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000e12:	683b      	ldr	r3, [r7, #0]
 8000e14:	685b      	ldr	r3, [r3, #4]
 8000e16:	f003 0203 	and.w	r2, r3, #3
 8000e1a:	69fb      	ldr	r3, [r7, #28]
 8000e1c:	005b      	lsls	r3, r3, #1
 8000e1e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e22:	69ba      	ldr	r2, [r7, #24]
 8000e24:	4313      	orrs	r3, r2
 8000e26:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	69ba      	ldr	r2, [r7, #24]
 8000e2c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000e2e:	683b      	ldr	r3, [r7, #0]
 8000e30:	685b      	ldr	r3, [r3, #4]
 8000e32:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	f000 80e0 	beq.w	8000ffc <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e3c:	4b2f      	ldr	r3, [pc, #188]	@ (8000efc <HAL_GPIO_Init+0x238>)
 8000e3e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000e42:	4a2e      	ldr	r2, [pc, #184]	@ (8000efc <HAL_GPIO_Init+0x238>)
 8000e44:	f043 0302 	orr.w	r3, r3, #2
 8000e48:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000e4c:	4b2b      	ldr	r3, [pc, #172]	@ (8000efc <HAL_GPIO_Init+0x238>)
 8000e4e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000e52:	f003 0302 	and.w	r3, r3, #2
 8000e56:	60fb      	str	r3, [r7, #12]
 8000e58:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000e5a:	4a29      	ldr	r2, [pc, #164]	@ (8000f00 <HAL_GPIO_Init+0x23c>)
 8000e5c:	69fb      	ldr	r3, [r7, #28]
 8000e5e:	089b      	lsrs	r3, r3, #2
 8000e60:	3302      	adds	r3, #2
 8000e62:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e66:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8000e68:	69fb      	ldr	r3, [r7, #28]
 8000e6a:	f003 0303 	and.w	r3, r3, #3
 8000e6e:	009b      	lsls	r3, r3, #2
 8000e70:	220f      	movs	r2, #15
 8000e72:	fa02 f303 	lsl.w	r3, r2, r3
 8000e76:	43db      	mvns	r3, r3
 8000e78:	69ba      	ldr	r2, [r7, #24]
 8000e7a:	4013      	ands	r3, r2
 8000e7c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	4a20      	ldr	r2, [pc, #128]	@ (8000f04 <HAL_GPIO_Init+0x240>)
 8000e82:	4293      	cmp	r3, r2
 8000e84:	d052      	beq.n	8000f2c <HAL_GPIO_Init+0x268>
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	4a1f      	ldr	r2, [pc, #124]	@ (8000f08 <HAL_GPIO_Init+0x244>)
 8000e8a:	4293      	cmp	r3, r2
 8000e8c:	d031      	beq.n	8000ef2 <HAL_GPIO_Init+0x22e>
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	4a1e      	ldr	r2, [pc, #120]	@ (8000f0c <HAL_GPIO_Init+0x248>)
 8000e92:	4293      	cmp	r3, r2
 8000e94:	d02b      	beq.n	8000eee <HAL_GPIO_Init+0x22a>
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	4a1d      	ldr	r2, [pc, #116]	@ (8000f10 <HAL_GPIO_Init+0x24c>)
 8000e9a:	4293      	cmp	r3, r2
 8000e9c:	d025      	beq.n	8000eea <HAL_GPIO_Init+0x226>
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	4a1c      	ldr	r2, [pc, #112]	@ (8000f14 <HAL_GPIO_Init+0x250>)
 8000ea2:	4293      	cmp	r3, r2
 8000ea4:	d01f      	beq.n	8000ee6 <HAL_GPIO_Init+0x222>
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	4a1b      	ldr	r2, [pc, #108]	@ (8000f18 <HAL_GPIO_Init+0x254>)
 8000eaa:	4293      	cmp	r3, r2
 8000eac:	d019      	beq.n	8000ee2 <HAL_GPIO_Init+0x21e>
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	4a1a      	ldr	r2, [pc, #104]	@ (8000f1c <HAL_GPIO_Init+0x258>)
 8000eb2:	4293      	cmp	r3, r2
 8000eb4:	d013      	beq.n	8000ede <HAL_GPIO_Init+0x21a>
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	4a19      	ldr	r2, [pc, #100]	@ (8000f20 <HAL_GPIO_Init+0x25c>)
 8000eba:	4293      	cmp	r3, r2
 8000ebc:	d00d      	beq.n	8000eda <HAL_GPIO_Init+0x216>
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	4a18      	ldr	r2, [pc, #96]	@ (8000f24 <HAL_GPIO_Init+0x260>)
 8000ec2:	4293      	cmp	r3, r2
 8000ec4:	d007      	beq.n	8000ed6 <HAL_GPIO_Init+0x212>
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	4a17      	ldr	r2, [pc, #92]	@ (8000f28 <HAL_GPIO_Init+0x264>)
 8000eca:	4293      	cmp	r3, r2
 8000ecc:	d101      	bne.n	8000ed2 <HAL_GPIO_Init+0x20e>
 8000ece:	2309      	movs	r3, #9
 8000ed0:	e02d      	b.n	8000f2e <HAL_GPIO_Init+0x26a>
 8000ed2:	230a      	movs	r3, #10
 8000ed4:	e02b      	b.n	8000f2e <HAL_GPIO_Init+0x26a>
 8000ed6:	2308      	movs	r3, #8
 8000ed8:	e029      	b.n	8000f2e <HAL_GPIO_Init+0x26a>
 8000eda:	2307      	movs	r3, #7
 8000edc:	e027      	b.n	8000f2e <HAL_GPIO_Init+0x26a>
 8000ede:	2306      	movs	r3, #6
 8000ee0:	e025      	b.n	8000f2e <HAL_GPIO_Init+0x26a>
 8000ee2:	2305      	movs	r3, #5
 8000ee4:	e023      	b.n	8000f2e <HAL_GPIO_Init+0x26a>
 8000ee6:	2304      	movs	r3, #4
 8000ee8:	e021      	b.n	8000f2e <HAL_GPIO_Init+0x26a>
 8000eea:	2303      	movs	r3, #3
 8000eec:	e01f      	b.n	8000f2e <HAL_GPIO_Init+0x26a>
 8000eee:	2302      	movs	r3, #2
 8000ef0:	e01d      	b.n	8000f2e <HAL_GPIO_Init+0x26a>
 8000ef2:	2301      	movs	r3, #1
 8000ef4:	e01b      	b.n	8000f2e <HAL_GPIO_Init+0x26a>
 8000ef6:	bf00      	nop
 8000ef8:	58000080 	.word	0x58000080
 8000efc:	58024400 	.word	0x58024400
 8000f00:	58000400 	.word	0x58000400
 8000f04:	58020000 	.word	0x58020000
 8000f08:	58020400 	.word	0x58020400
 8000f0c:	58020800 	.word	0x58020800
 8000f10:	58020c00 	.word	0x58020c00
 8000f14:	58021000 	.word	0x58021000
 8000f18:	58021400 	.word	0x58021400
 8000f1c:	58021800 	.word	0x58021800
 8000f20:	58021c00 	.word	0x58021c00
 8000f24:	58022000 	.word	0x58022000
 8000f28:	58022400 	.word	0x58022400
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	69fa      	ldr	r2, [r7, #28]
 8000f30:	f002 0203 	and.w	r2, r2, #3
 8000f34:	0092      	lsls	r2, r2, #2
 8000f36:	4093      	lsls	r3, r2
 8000f38:	69ba      	ldr	r2, [r7, #24]
 8000f3a:	4313      	orrs	r3, r2
 8000f3c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000f3e:	4938      	ldr	r1, [pc, #224]	@ (8001020 <HAL_GPIO_Init+0x35c>)
 8000f40:	69fb      	ldr	r3, [r7, #28]
 8000f42:	089b      	lsrs	r3, r3, #2
 8000f44:	3302      	adds	r3, #2
 8000f46:	69ba      	ldr	r2, [r7, #24]
 8000f48:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000f4c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8000f54:	693b      	ldr	r3, [r7, #16]
 8000f56:	43db      	mvns	r3, r3
 8000f58:	69ba      	ldr	r2, [r7, #24]
 8000f5a:	4013      	ands	r3, r2
 8000f5c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000f5e:	683b      	ldr	r3, [r7, #0]
 8000f60:	685b      	ldr	r3, [r3, #4]
 8000f62:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d003      	beq.n	8000f72 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8000f6a:	69ba      	ldr	r2, [r7, #24]
 8000f6c:	693b      	ldr	r3, [r7, #16]
 8000f6e:	4313      	orrs	r3, r2
 8000f70:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8000f72:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8000f76:	69bb      	ldr	r3, [r7, #24]
 8000f78:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8000f7a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000f7e:	685b      	ldr	r3, [r3, #4]
 8000f80:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8000f82:	693b      	ldr	r3, [r7, #16]
 8000f84:	43db      	mvns	r3, r3
 8000f86:	69ba      	ldr	r2, [r7, #24]
 8000f88:	4013      	ands	r3, r2
 8000f8a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000f8c:	683b      	ldr	r3, [r7, #0]
 8000f8e:	685b      	ldr	r3, [r3, #4]
 8000f90:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d003      	beq.n	8000fa0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8000f98:	69ba      	ldr	r2, [r7, #24]
 8000f9a:	693b      	ldr	r3, [r7, #16]
 8000f9c:	4313      	orrs	r3, r2
 8000f9e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8000fa0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8000fa4:	69bb      	ldr	r3, [r7, #24]
 8000fa6:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8000fa8:	697b      	ldr	r3, [r7, #20]
 8000faa:	685b      	ldr	r3, [r3, #4]
 8000fac:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8000fae:	693b      	ldr	r3, [r7, #16]
 8000fb0:	43db      	mvns	r3, r3
 8000fb2:	69ba      	ldr	r2, [r7, #24]
 8000fb4:	4013      	ands	r3, r2
 8000fb6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000fb8:	683b      	ldr	r3, [r7, #0]
 8000fba:	685b      	ldr	r3, [r3, #4]
 8000fbc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d003      	beq.n	8000fcc <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8000fc4:	69ba      	ldr	r2, [r7, #24]
 8000fc6:	693b      	ldr	r3, [r7, #16]
 8000fc8:	4313      	orrs	r3, r2
 8000fca:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8000fcc:	697b      	ldr	r3, [r7, #20]
 8000fce:	69ba      	ldr	r2, [r7, #24]
 8000fd0:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8000fd2:	697b      	ldr	r3, [r7, #20]
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8000fd8:	693b      	ldr	r3, [r7, #16]
 8000fda:	43db      	mvns	r3, r3
 8000fdc:	69ba      	ldr	r2, [r7, #24]
 8000fde:	4013      	ands	r3, r2
 8000fe0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000fe2:	683b      	ldr	r3, [r7, #0]
 8000fe4:	685b      	ldr	r3, [r3, #4]
 8000fe6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d003      	beq.n	8000ff6 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8000fee:	69ba      	ldr	r2, [r7, #24]
 8000ff0:	693b      	ldr	r3, [r7, #16]
 8000ff2:	4313      	orrs	r3, r2
 8000ff4:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8000ff6:	697b      	ldr	r3, [r7, #20]
 8000ff8:	69ba      	ldr	r2, [r7, #24]
 8000ffa:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8000ffc:	69fb      	ldr	r3, [r7, #28]
 8000ffe:	3301      	adds	r3, #1
 8001000:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001002:	683b      	ldr	r3, [r7, #0]
 8001004:	681a      	ldr	r2, [r3, #0]
 8001006:	69fb      	ldr	r3, [r7, #28]
 8001008:	fa22 f303 	lsr.w	r3, r2, r3
 800100c:	2b00      	cmp	r3, #0
 800100e:	f47f ae63 	bne.w	8000cd8 <HAL_GPIO_Init+0x14>
  }
}
 8001012:	bf00      	nop
 8001014:	bf00      	nop
 8001016:	3724      	adds	r7, #36	@ 0x24
 8001018:	46bd      	mov	sp, r7
 800101a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101e:	4770      	bx	lr
 8001020:	58000400 	.word	0x58000400

08001024 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001024:	b480      	push	{r7}
 8001026:	b083      	sub	sp, #12
 8001028:	af00      	add	r7, sp, #0
 800102a:	6078      	str	r0, [r7, #4]
 800102c:	460b      	mov	r3, r1
 800102e:	807b      	strh	r3, [r7, #2]
 8001030:	4613      	mov	r3, r2
 8001032:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001034:	787b      	ldrb	r3, [r7, #1]
 8001036:	2b00      	cmp	r3, #0
 8001038:	d003      	beq.n	8001042 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800103a:	887a      	ldrh	r2, [r7, #2]
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8001040:	e003      	b.n	800104a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8001042:	887b      	ldrh	r3, [r7, #2]
 8001044:	041a      	lsls	r2, r3, #16
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	619a      	str	r2, [r3, #24]
}
 800104a:	bf00      	nop
 800104c:	370c      	adds	r7, #12
 800104e:	46bd      	mov	sp, r7
 8001050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001054:	4770      	bx	lr

08001056 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001056:	b480      	push	{r7}
 8001058:	b085      	sub	sp, #20
 800105a:	af00      	add	r7, sp, #0
 800105c:	6078      	str	r0, [r7, #4]
 800105e:	460b      	mov	r3, r1
 8001060:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	695b      	ldr	r3, [r3, #20]
 8001066:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001068:	887a      	ldrh	r2, [r7, #2]
 800106a:	68fb      	ldr	r3, [r7, #12]
 800106c:	4013      	ands	r3, r2
 800106e:	041a      	lsls	r2, r3, #16
 8001070:	68fb      	ldr	r3, [r7, #12]
 8001072:	43d9      	mvns	r1, r3
 8001074:	887b      	ldrh	r3, [r7, #2]
 8001076:	400b      	ands	r3, r1
 8001078:	431a      	orrs	r2, r3
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	619a      	str	r2, [r3, #24]
}
 800107e:	bf00      	nop
 8001080:	3714      	adds	r7, #20
 8001082:	46bd      	mov	sp, r7
 8001084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001088:	4770      	bx	lr
	...

0800108c <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 800108c:	b480      	push	{r7}
 800108e:	b083      	sub	sp, #12
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 8001094:	4a08      	ldr	r2, [pc, #32]	@ (80010b8 <HAL_HSEM_FastTake+0x2c>)
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	3320      	adds	r3, #32
 800109a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800109e:	4a07      	ldr	r2, [pc, #28]	@ (80010bc <HAL_HSEM_FastTake+0x30>)
 80010a0:	4293      	cmp	r3, r2
 80010a2:	d101      	bne.n	80010a8 <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 80010a4:	2300      	movs	r3, #0
 80010a6:	e000      	b.n	80010aa <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 80010a8:	2301      	movs	r3, #1
}
 80010aa:	4618      	mov	r0, r3
 80010ac:	370c      	adds	r7, #12
 80010ae:	46bd      	mov	sp, r7
 80010b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b4:	4770      	bx	lr
 80010b6:	bf00      	nop
 80010b8:	58026400 	.word	0x58026400
 80010bc:	80000300 	.word	0x80000300

080010c0 <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 80010c0:	b480      	push	{r7}
 80010c2:	b083      	sub	sp, #12
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
 80010c8:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 80010ca:	4906      	ldr	r1, [pc, #24]	@ (80010e4 <HAL_HSEM_Release+0x24>)
 80010cc:	683b      	ldr	r3, [r7, #0]
 80010ce:	f443 7240 	orr.w	r2, r3, #768	@ 0x300
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 80010d8:	bf00      	nop
 80010da:	370c      	adds	r7, #12
 80010dc:	46bd      	mov	sp, r7
 80010de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e2:	4770      	bx	lr
 80010e4:	58026400 	.word	0x58026400

080010e8 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b084      	sub	sp, #16
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 80010f0:	4b29      	ldr	r3, [pc, #164]	@ (8001198 <HAL_PWREx_ConfigSupply+0xb0>)
 80010f2:	68db      	ldr	r3, [r3, #12]
 80010f4:	f003 0307 	and.w	r3, r3, #7
 80010f8:	2b06      	cmp	r3, #6
 80010fa:	d00a      	beq.n	8001112 <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80010fc:	4b26      	ldr	r3, [pc, #152]	@ (8001198 <HAL_PWREx_ConfigSupply+0xb0>)
 80010fe:	68db      	ldr	r3, [r3, #12]
 8001100:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001104:	687a      	ldr	r2, [r7, #4]
 8001106:	429a      	cmp	r2, r3
 8001108:	d001      	beq.n	800110e <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800110a:	2301      	movs	r3, #1
 800110c:	e040      	b.n	8001190 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800110e:	2300      	movs	r3, #0
 8001110:	e03e      	b.n	8001190 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8001112:	4b21      	ldr	r3, [pc, #132]	@ (8001198 <HAL_PWREx_ConfigSupply+0xb0>)
 8001114:	68db      	ldr	r3, [r3, #12]
 8001116:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 800111a:	491f      	ldr	r1, [pc, #124]	@ (8001198 <HAL_PWREx_ConfigSupply+0xb0>)
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	4313      	orrs	r3, r2
 8001120:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8001122:	f7ff fc83 	bl	8000a2c <HAL_GetTick>
 8001126:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001128:	e009      	b.n	800113e <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800112a:	f7ff fc7f 	bl	8000a2c <HAL_GetTick>
 800112e:	4602      	mov	r2, r0
 8001130:	68fb      	ldr	r3, [r7, #12]
 8001132:	1ad3      	subs	r3, r2, r3
 8001134:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001138:	d901      	bls.n	800113e <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800113a:	2301      	movs	r3, #1
 800113c:	e028      	b.n	8001190 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800113e:	4b16      	ldr	r3, [pc, #88]	@ (8001198 <HAL_PWREx_ConfigSupply+0xb0>)
 8001140:	685b      	ldr	r3, [r3, #4]
 8001142:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001146:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800114a:	d1ee      	bne.n	800112a <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	2b1e      	cmp	r3, #30
 8001150:	d008      	beq.n	8001164 <HAL_PWREx_ConfigSupply+0x7c>
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	2b2e      	cmp	r3, #46	@ 0x2e
 8001156:	d005      	beq.n	8001164 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	2b1d      	cmp	r3, #29
 800115c:	d002      	beq.n	8001164 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	2b2d      	cmp	r3, #45	@ 0x2d
 8001162:	d114      	bne.n	800118e <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8001164:	f7ff fc62 	bl	8000a2c <HAL_GetTick>
 8001168:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 800116a:	e009      	b.n	8001180 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800116c:	f7ff fc5e 	bl	8000a2c <HAL_GetTick>
 8001170:	4602      	mov	r2, r0
 8001172:	68fb      	ldr	r3, [r7, #12]
 8001174:	1ad3      	subs	r3, r2, r3
 8001176:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800117a:	d901      	bls.n	8001180 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 800117c:	2301      	movs	r3, #1
 800117e:	e007      	b.n	8001190 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8001180:	4b05      	ldr	r3, [pc, #20]	@ (8001198 <HAL_PWREx_ConfigSupply+0xb0>)
 8001182:	68db      	ldr	r3, [r3, #12]
 8001184:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001188:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800118c:	d1ee      	bne.n	800116c <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800118e:	2300      	movs	r3, #0
}
 8001190:	4618      	mov	r0, r3
 8001192:	3710      	adds	r7, #16
 8001194:	46bd      	mov	sp, r7
 8001196:	bd80      	pop	{r7, pc}
 8001198:	58024800 	.word	0x58024800

0800119c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	b08c      	sub	sp, #48	@ 0x30
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d102      	bne.n	80011b0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80011aa:	2301      	movs	r3, #1
 80011ac:	f000 bc48 	b.w	8001a40 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	f003 0301 	and.w	r3, r3, #1
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	f000 8088 	beq.w	80012ce <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80011be:	4b99      	ldr	r3, [pc, #612]	@ (8001424 <HAL_RCC_OscConfig+0x288>)
 80011c0:	691b      	ldr	r3, [r3, #16]
 80011c2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80011c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80011c8:	4b96      	ldr	r3, [pc, #600]	@ (8001424 <HAL_RCC_OscConfig+0x288>)
 80011ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80011cc:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80011ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80011d0:	2b10      	cmp	r3, #16
 80011d2:	d007      	beq.n	80011e4 <HAL_RCC_OscConfig+0x48>
 80011d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80011d6:	2b18      	cmp	r3, #24
 80011d8:	d111      	bne.n	80011fe <HAL_RCC_OscConfig+0x62>
 80011da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80011dc:	f003 0303 	and.w	r3, r3, #3
 80011e0:	2b02      	cmp	r3, #2
 80011e2:	d10c      	bne.n	80011fe <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011e4:	4b8f      	ldr	r3, [pc, #572]	@ (8001424 <HAL_RCC_OscConfig+0x288>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d06d      	beq.n	80012cc <HAL_RCC_OscConfig+0x130>
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	685b      	ldr	r3, [r3, #4]
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d169      	bne.n	80012cc <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80011f8:	2301      	movs	r3, #1
 80011fa:	f000 bc21 	b.w	8001a40 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	685b      	ldr	r3, [r3, #4]
 8001202:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001206:	d106      	bne.n	8001216 <HAL_RCC_OscConfig+0x7a>
 8001208:	4b86      	ldr	r3, [pc, #536]	@ (8001424 <HAL_RCC_OscConfig+0x288>)
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	4a85      	ldr	r2, [pc, #532]	@ (8001424 <HAL_RCC_OscConfig+0x288>)
 800120e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001212:	6013      	str	r3, [r2, #0]
 8001214:	e02e      	b.n	8001274 <HAL_RCC_OscConfig+0xd8>
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	685b      	ldr	r3, [r3, #4]
 800121a:	2b00      	cmp	r3, #0
 800121c:	d10c      	bne.n	8001238 <HAL_RCC_OscConfig+0x9c>
 800121e:	4b81      	ldr	r3, [pc, #516]	@ (8001424 <HAL_RCC_OscConfig+0x288>)
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	4a80      	ldr	r2, [pc, #512]	@ (8001424 <HAL_RCC_OscConfig+0x288>)
 8001224:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001228:	6013      	str	r3, [r2, #0]
 800122a:	4b7e      	ldr	r3, [pc, #504]	@ (8001424 <HAL_RCC_OscConfig+0x288>)
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	4a7d      	ldr	r2, [pc, #500]	@ (8001424 <HAL_RCC_OscConfig+0x288>)
 8001230:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001234:	6013      	str	r3, [r2, #0]
 8001236:	e01d      	b.n	8001274 <HAL_RCC_OscConfig+0xd8>
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	685b      	ldr	r3, [r3, #4]
 800123c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001240:	d10c      	bne.n	800125c <HAL_RCC_OscConfig+0xc0>
 8001242:	4b78      	ldr	r3, [pc, #480]	@ (8001424 <HAL_RCC_OscConfig+0x288>)
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	4a77      	ldr	r2, [pc, #476]	@ (8001424 <HAL_RCC_OscConfig+0x288>)
 8001248:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800124c:	6013      	str	r3, [r2, #0]
 800124e:	4b75      	ldr	r3, [pc, #468]	@ (8001424 <HAL_RCC_OscConfig+0x288>)
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	4a74      	ldr	r2, [pc, #464]	@ (8001424 <HAL_RCC_OscConfig+0x288>)
 8001254:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001258:	6013      	str	r3, [r2, #0]
 800125a:	e00b      	b.n	8001274 <HAL_RCC_OscConfig+0xd8>
 800125c:	4b71      	ldr	r3, [pc, #452]	@ (8001424 <HAL_RCC_OscConfig+0x288>)
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	4a70      	ldr	r2, [pc, #448]	@ (8001424 <HAL_RCC_OscConfig+0x288>)
 8001262:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001266:	6013      	str	r3, [r2, #0]
 8001268:	4b6e      	ldr	r3, [pc, #440]	@ (8001424 <HAL_RCC_OscConfig+0x288>)
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	4a6d      	ldr	r2, [pc, #436]	@ (8001424 <HAL_RCC_OscConfig+0x288>)
 800126e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001272:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	685b      	ldr	r3, [r3, #4]
 8001278:	2b00      	cmp	r3, #0
 800127a:	d013      	beq.n	80012a4 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800127c:	f7ff fbd6 	bl	8000a2c <HAL_GetTick>
 8001280:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001282:	e008      	b.n	8001296 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001284:	f7ff fbd2 	bl	8000a2c <HAL_GetTick>
 8001288:	4602      	mov	r2, r0
 800128a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800128c:	1ad3      	subs	r3, r2, r3
 800128e:	2b64      	cmp	r3, #100	@ 0x64
 8001290:	d901      	bls.n	8001296 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001292:	2303      	movs	r3, #3
 8001294:	e3d4      	b.n	8001a40 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001296:	4b63      	ldr	r3, [pc, #396]	@ (8001424 <HAL_RCC_OscConfig+0x288>)
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d0f0      	beq.n	8001284 <HAL_RCC_OscConfig+0xe8>
 80012a2:	e014      	b.n	80012ce <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012a4:	f7ff fbc2 	bl	8000a2c <HAL_GetTick>
 80012a8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80012aa:	e008      	b.n	80012be <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80012ac:	f7ff fbbe 	bl	8000a2c <HAL_GetTick>
 80012b0:	4602      	mov	r2, r0
 80012b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012b4:	1ad3      	subs	r3, r2, r3
 80012b6:	2b64      	cmp	r3, #100	@ 0x64
 80012b8:	d901      	bls.n	80012be <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80012ba:	2303      	movs	r3, #3
 80012bc:	e3c0      	b.n	8001a40 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80012be:	4b59      	ldr	r3, [pc, #356]	@ (8001424 <HAL_RCC_OscConfig+0x288>)
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d1f0      	bne.n	80012ac <HAL_RCC_OscConfig+0x110>
 80012ca:	e000      	b.n	80012ce <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80012cc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	f003 0302 	and.w	r3, r3, #2
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	f000 80ca 	beq.w	8001470 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80012dc:	4b51      	ldr	r3, [pc, #324]	@ (8001424 <HAL_RCC_OscConfig+0x288>)
 80012de:	691b      	ldr	r3, [r3, #16]
 80012e0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80012e4:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80012e6:	4b4f      	ldr	r3, [pc, #316]	@ (8001424 <HAL_RCC_OscConfig+0x288>)
 80012e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80012ea:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80012ec:	6a3b      	ldr	r3, [r7, #32]
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d007      	beq.n	8001302 <HAL_RCC_OscConfig+0x166>
 80012f2:	6a3b      	ldr	r3, [r7, #32]
 80012f4:	2b18      	cmp	r3, #24
 80012f6:	d156      	bne.n	80013a6 <HAL_RCC_OscConfig+0x20a>
 80012f8:	69fb      	ldr	r3, [r7, #28]
 80012fa:	f003 0303 	and.w	r3, r3, #3
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d151      	bne.n	80013a6 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001302:	4b48      	ldr	r3, [pc, #288]	@ (8001424 <HAL_RCC_OscConfig+0x288>)
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	f003 0304 	and.w	r3, r3, #4
 800130a:	2b00      	cmp	r3, #0
 800130c:	d005      	beq.n	800131a <HAL_RCC_OscConfig+0x17e>
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	68db      	ldr	r3, [r3, #12]
 8001312:	2b00      	cmp	r3, #0
 8001314:	d101      	bne.n	800131a <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8001316:	2301      	movs	r3, #1
 8001318:	e392      	b.n	8001a40 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800131a:	4b42      	ldr	r3, [pc, #264]	@ (8001424 <HAL_RCC_OscConfig+0x288>)
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	f023 0219 	bic.w	r2, r3, #25
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	68db      	ldr	r3, [r3, #12]
 8001326:	493f      	ldr	r1, [pc, #252]	@ (8001424 <HAL_RCC_OscConfig+0x288>)
 8001328:	4313      	orrs	r3, r2
 800132a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800132c:	f7ff fb7e 	bl	8000a2c <HAL_GetTick>
 8001330:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001332:	e008      	b.n	8001346 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001334:	f7ff fb7a 	bl	8000a2c <HAL_GetTick>
 8001338:	4602      	mov	r2, r0
 800133a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800133c:	1ad3      	subs	r3, r2, r3
 800133e:	2b02      	cmp	r3, #2
 8001340:	d901      	bls.n	8001346 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8001342:	2303      	movs	r3, #3
 8001344:	e37c      	b.n	8001a40 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001346:	4b37      	ldr	r3, [pc, #220]	@ (8001424 <HAL_RCC_OscConfig+0x288>)
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	f003 0304 	and.w	r3, r3, #4
 800134e:	2b00      	cmp	r3, #0
 8001350:	d0f0      	beq.n	8001334 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001352:	f7ff fb9b 	bl	8000a8c <HAL_GetREVID>
 8001356:	4603      	mov	r3, r0
 8001358:	f241 0203 	movw	r2, #4099	@ 0x1003
 800135c:	4293      	cmp	r3, r2
 800135e:	d817      	bhi.n	8001390 <HAL_RCC_OscConfig+0x1f4>
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	691b      	ldr	r3, [r3, #16]
 8001364:	2b40      	cmp	r3, #64	@ 0x40
 8001366:	d108      	bne.n	800137a <HAL_RCC_OscConfig+0x1de>
 8001368:	4b2e      	ldr	r3, [pc, #184]	@ (8001424 <HAL_RCC_OscConfig+0x288>)
 800136a:	685b      	ldr	r3, [r3, #4]
 800136c:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8001370:	4a2c      	ldr	r2, [pc, #176]	@ (8001424 <HAL_RCC_OscConfig+0x288>)
 8001372:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001376:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001378:	e07a      	b.n	8001470 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800137a:	4b2a      	ldr	r3, [pc, #168]	@ (8001424 <HAL_RCC_OscConfig+0x288>)
 800137c:	685b      	ldr	r3, [r3, #4]
 800137e:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	691b      	ldr	r3, [r3, #16]
 8001386:	031b      	lsls	r3, r3, #12
 8001388:	4926      	ldr	r1, [pc, #152]	@ (8001424 <HAL_RCC_OscConfig+0x288>)
 800138a:	4313      	orrs	r3, r2
 800138c:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800138e:	e06f      	b.n	8001470 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001390:	4b24      	ldr	r3, [pc, #144]	@ (8001424 <HAL_RCC_OscConfig+0x288>)
 8001392:	685b      	ldr	r3, [r3, #4]
 8001394:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	691b      	ldr	r3, [r3, #16]
 800139c:	061b      	lsls	r3, r3, #24
 800139e:	4921      	ldr	r1, [pc, #132]	@ (8001424 <HAL_RCC_OscConfig+0x288>)
 80013a0:	4313      	orrs	r3, r2
 80013a2:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80013a4:	e064      	b.n	8001470 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	68db      	ldr	r3, [r3, #12]
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d047      	beq.n	800143e <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80013ae:	4b1d      	ldr	r3, [pc, #116]	@ (8001424 <HAL_RCC_OscConfig+0x288>)
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	f023 0219 	bic.w	r2, r3, #25
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	68db      	ldr	r3, [r3, #12]
 80013ba:	491a      	ldr	r1, [pc, #104]	@ (8001424 <HAL_RCC_OscConfig+0x288>)
 80013bc:	4313      	orrs	r3, r2
 80013be:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013c0:	f7ff fb34 	bl	8000a2c <HAL_GetTick>
 80013c4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80013c6:	e008      	b.n	80013da <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80013c8:	f7ff fb30 	bl	8000a2c <HAL_GetTick>
 80013cc:	4602      	mov	r2, r0
 80013ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013d0:	1ad3      	subs	r3, r2, r3
 80013d2:	2b02      	cmp	r3, #2
 80013d4:	d901      	bls.n	80013da <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 80013d6:	2303      	movs	r3, #3
 80013d8:	e332      	b.n	8001a40 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80013da:	4b12      	ldr	r3, [pc, #72]	@ (8001424 <HAL_RCC_OscConfig+0x288>)
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	f003 0304 	and.w	r3, r3, #4
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d0f0      	beq.n	80013c8 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013e6:	f7ff fb51 	bl	8000a8c <HAL_GetREVID>
 80013ea:	4603      	mov	r3, r0
 80013ec:	f241 0203 	movw	r2, #4099	@ 0x1003
 80013f0:	4293      	cmp	r3, r2
 80013f2:	d819      	bhi.n	8001428 <HAL_RCC_OscConfig+0x28c>
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	691b      	ldr	r3, [r3, #16]
 80013f8:	2b40      	cmp	r3, #64	@ 0x40
 80013fa:	d108      	bne.n	800140e <HAL_RCC_OscConfig+0x272>
 80013fc:	4b09      	ldr	r3, [pc, #36]	@ (8001424 <HAL_RCC_OscConfig+0x288>)
 80013fe:	685b      	ldr	r3, [r3, #4]
 8001400:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8001404:	4a07      	ldr	r2, [pc, #28]	@ (8001424 <HAL_RCC_OscConfig+0x288>)
 8001406:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800140a:	6053      	str	r3, [r2, #4]
 800140c:	e030      	b.n	8001470 <HAL_RCC_OscConfig+0x2d4>
 800140e:	4b05      	ldr	r3, [pc, #20]	@ (8001424 <HAL_RCC_OscConfig+0x288>)
 8001410:	685b      	ldr	r3, [r3, #4]
 8001412:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	691b      	ldr	r3, [r3, #16]
 800141a:	031b      	lsls	r3, r3, #12
 800141c:	4901      	ldr	r1, [pc, #4]	@ (8001424 <HAL_RCC_OscConfig+0x288>)
 800141e:	4313      	orrs	r3, r2
 8001420:	604b      	str	r3, [r1, #4]
 8001422:	e025      	b.n	8001470 <HAL_RCC_OscConfig+0x2d4>
 8001424:	58024400 	.word	0x58024400
 8001428:	4b9a      	ldr	r3, [pc, #616]	@ (8001694 <HAL_RCC_OscConfig+0x4f8>)
 800142a:	685b      	ldr	r3, [r3, #4]
 800142c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	691b      	ldr	r3, [r3, #16]
 8001434:	061b      	lsls	r3, r3, #24
 8001436:	4997      	ldr	r1, [pc, #604]	@ (8001694 <HAL_RCC_OscConfig+0x4f8>)
 8001438:	4313      	orrs	r3, r2
 800143a:	604b      	str	r3, [r1, #4]
 800143c:	e018      	b.n	8001470 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800143e:	4b95      	ldr	r3, [pc, #596]	@ (8001694 <HAL_RCC_OscConfig+0x4f8>)
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	4a94      	ldr	r2, [pc, #592]	@ (8001694 <HAL_RCC_OscConfig+0x4f8>)
 8001444:	f023 0301 	bic.w	r3, r3, #1
 8001448:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800144a:	f7ff faef 	bl	8000a2c <HAL_GetTick>
 800144e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001450:	e008      	b.n	8001464 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001452:	f7ff faeb 	bl	8000a2c <HAL_GetTick>
 8001456:	4602      	mov	r2, r0
 8001458:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800145a:	1ad3      	subs	r3, r2, r3
 800145c:	2b02      	cmp	r3, #2
 800145e:	d901      	bls.n	8001464 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8001460:	2303      	movs	r3, #3
 8001462:	e2ed      	b.n	8001a40 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001464:	4b8b      	ldr	r3, [pc, #556]	@ (8001694 <HAL_RCC_OscConfig+0x4f8>)
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	f003 0304 	and.w	r3, r3, #4
 800146c:	2b00      	cmp	r3, #0
 800146e:	d1f0      	bne.n	8001452 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	f003 0310 	and.w	r3, r3, #16
 8001478:	2b00      	cmp	r3, #0
 800147a:	f000 80a9 	beq.w	80015d0 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800147e:	4b85      	ldr	r3, [pc, #532]	@ (8001694 <HAL_RCC_OscConfig+0x4f8>)
 8001480:	691b      	ldr	r3, [r3, #16]
 8001482:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001486:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001488:	4b82      	ldr	r3, [pc, #520]	@ (8001694 <HAL_RCC_OscConfig+0x4f8>)
 800148a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800148c:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800148e:	69bb      	ldr	r3, [r7, #24]
 8001490:	2b08      	cmp	r3, #8
 8001492:	d007      	beq.n	80014a4 <HAL_RCC_OscConfig+0x308>
 8001494:	69bb      	ldr	r3, [r7, #24]
 8001496:	2b18      	cmp	r3, #24
 8001498:	d13a      	bne.n	8001510 <HAL_RCC_OscConfig+0x374>
 800149a:	697b      	ldr	r3, [r7, #20]
 800149c:	f003 0303 	and.w	r3, r3, #3
 80014a0:	2b01      	cmp	r3, #1
 80014a2:	d135      	bne.n	8001510 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80014a4:	4b7b      	ldr	r3, [pc, #492]	@ (8001694 <HAL_RCC_OscConfig+0x4f8>)
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d005      	beq.n	80014bc <HAL_RCC_OscConfig+0x320>
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	69db      	ldr	r3, [r3, #28]
 80014b4:	2b80      	cmp	r3, #128	@ 0x80
 80014b6:	d001      	beq.n	80014bc <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 80014b8:	2301      	movs	r3, #1
 80014ba:	e2c1      	b.n	8001a40 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80014bc:	f7ff fae6 	bl	8000a8c <HAL_GetREVID>
 80014c0:	4603      	mov	r3, r0
 80014c2:	f241 0203 	movw	r2, #4099	@ 0x1003
 80014c6:	4293      	cmp	r3, r2
 80014c8:	d817      	bhi.n	80014fa <HAL_RCC_OscConfig+0x35e>
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	6a1b      	ldr	r3, [r3, #32]
 80014ce:	2b20      	cmp	r3, #32
 80014d0:	d108      	bne.n	80014e4 <HAL_RCC_OscConfig+0x348>
 80014d2:	4b70      	ldr	r3, [pc, #448]	@ (8001694 <HAL_RCC_OscConfig+0x4f8>)
 80014d4:	685b      	ldr	r3, [r3, #4]
 80014d6:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80014da:	4a6e      	ldr	r2, [pc, #440]	@ (8001694 <HAL_RCC_OscConfig+0x4f8>)
 80014dc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80014e0:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80014e2:	e075      	b.n	80015d0 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80014e4:	4b6b      	ldr	r3, [pc, #428]	@ (8001694 <HAL_RCC_OscConfig+0x4f8>)
 80014e6:	685b      	ldr	r3, [r3, #4]
 80014e8:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	6a1b      	ldr	r3, [r3, #32]
 80014f0:	069b      	lsls	r3, r3, #26
 80014f2:	4968      	ldr	r1, [pc, #416]	@ (8001694 <HAL_RCC_OscConfig+0x4f8>)
 80014f4:	4313      	orrs	r3, r2
 80014f6:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80014f8:	e06a      	b.n	80015d0 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80014fa:	4b66      	ldr	r3, [pc, #408]	@ (8001694 <HAL_RCC_OscConfig+0x4f8>)
 80014fc:	68db      	ldr	r3, [r3, #12]
 80014fe:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	6a1b      	ldr	r3, [r3, #32]
 8001506:	061b      	lsls	r3, r3, #24
 8001508:	4962      	ldr	r1, [pc, #392]	@ (8001694 <HAL_RCC_OscConfig+0x4f8>)
 800150a:	4313      	orrs	r3, r2
 800150c:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800150e:	e05f      	b.n	80015d0 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	69db      	ldr	r3, [r3, #28]
 8001514:	2b00      	cmp	r3, #0
 8001516:	d042      	beq.n	800159e <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8001518:	4b5e      	ldr	r3, [pc, #376]	@ (8001694 <HAL_RCC_OscConfig+0x4f8>)
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	4a5d      	ldr	r2, [pc, #372]	@ (8001694 <HAL_RCC_OscConfig+0x4f8>)
 800151e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001522:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001524:	f7ff fa82 	bl	8000a2c <HAL_GetTick>
 8001528:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800152a:	e008      	b.n	800153e <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800152c:	f7ff fa7e 	bl	8000a2c <HAL_GetTick>
 8001530:	4602      	mov	r2, r0
 8001532:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001534:	1ad3      	subs	r3, r2, r3
 8001536:	2b02      	cmp	r3, #2
 8001538:	d901      	bls.n	800153e <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 800153a:	2303      	movs	r3, #3
 800153c:	e280      	b.n	8001a40 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800153e:	4b55      	ldr	r3, [pc, #340]	@ (8001694 <HAL_RCC_OscConfig+0x4f8>)
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001546:	2b00      	cmp	r3, #0
 8001548:	d0f0      	beq.n	800152c <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800154a:	f7ff fa9f 	bl	8000a8c <HAL_GetREVID>
 800154e:	4603      	mov	r3, r0
 8001550:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001554:	4293      	cmp	r3, r2
 8001556:	d817      	bhi.n	8001588 <HAL_RCC_OscConfig+0x3ec>
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	6a1b      	ldr	r3, [r3, #32]
 800155c:	2b20      	cmp	r3, #32
 800155e:	d108      	bne.n	8001572 <HAL_RCC_OscConfig+0x3d6>
 8001560:	4b4c      	ldr	r3, [pc, #304]	@ (8001694 <HAL_RCC_OscConfig+0x4f8>)
 8001562:	685b      	ldr	r3, [r3, #4]
 8001564:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8001568:	4a4a      	ldr	r2, [pc, #296]	@ (8001694 <HAL_RCC_OscConfig+0x4f8>)
 800156a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800156e:	6053      	str	r3, [r2, #4]
 8001570:	e02e      	b.n	80015d0 <HAL_RCC_OscConfig+0x434>
 8001572:	4b48      	ldr	r3, [pc, #288]	@ (8001694 <HAL_RCC_OscConfig+0x4f8>)
 8001574:	685b      	ldr	r3, [r3, #4]
 8001576:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	6a1b      	ldr	r3, [r3, #32]
 800157e:	069b      	lsls	r3, r3, #26
 8001580:	4944      	ldr	r1, [pc, #272]	@ (8001694 <HAL_RCC_OscConfig+0x4f8>)
 8001582:	4313      	orrs	r3, r2
 8001584:	604b      	str	r3, [r1, #4]
 8001586:	e023      	b.n	80015d0 <HAL_RCC_OscConfig+0x434>
 8001588:	4b42      	ldr	r3, [pc, #264]	@ (8001694 <HAL_RCC_OscConfig+0x4f8>)
 800158a:	68db      	ldr	r3, [r3, #12]
 800158c:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	6a1b      	ldr	r3, [r3, #32]
 8001594:	061b      	lsls	r3, r3, #24
 8001596:	493f      	ldr	r1, [pc, #252]	@ (8001694 <HAL_RCC_OscConfig+0x4f8>)
 8001598:	4313      	orrs	r3, r2
 800159a:	60cb      	str	r3, [r1, #12]
 800159c:	e018      	b.n	80015d0 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800159e:	4b3d      	ldr	r3, [pc, #244]	@ (8001694 <HAL_RCC_OscConfig+0x4f8>)
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	4a3c      	ldr	r2, [pc, #240]	@ (8001694 <HAL_RCC_OscConfig+0x4f8>)
 80015a4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80015a8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015aa:	f7ff fa3f 	bl	8000a2c <HAL_GetTick>
 80015ae:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80015b0:	e008      	b.n	80015c4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80015b2:	f7ff fa3b 	bl	8000a2c <HAL_GetTick>
 80015b6:	4602      	mov	r2, r0
 80015b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015ba:	1ad3      	subs	r3, r2, r3
 80015bc:	2b02      	cmp	r3, #2
 80015be:	d901      	bls.n	80015c4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80015c0:	2303      	movs	r3, #3
 80015c2:	e23d      	b.n	8001a40 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80015c4:	4b33      	ldr	r3, [pc, #204]	@ (8001694 <HAL_RCC_OscConfig+0x4f8>)
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d1f0      	bne.n	80015b2 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	f003 0308 	and.w	r3, r3, #8
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d036      	beq.n	800164a <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	695b      	ldr	r3, [r3, #20]
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d019      	beq.n	8001618 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80015e4:	4b2b      	ldr	r3, [pc, #172]	@ (8001694 <HAL_RCC_OscConfig+0x4f8>)
 80015e6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80015e8:	4a2a      	ldr	r2, [pc, #168]	@ (8001694 <HAL_RCC_OscConfig+0x4f8>)
 80015ea:	f043 0301 	orr.w	r3, r3, #1
 80015ee:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80015f0:	f7ff fa1c 	bl	8000a2c <HAL_GetTick>
 80015f4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80015f6:	e008      	b.n	800160a <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80015f8:	f7ff fa18 	bl	8000a2c <HAL_GetTick>
 80015fc:	4602      	mov	r2, r0
 80015fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001600:	1ad3      	subs	r3, r2, r3
 8001602:	2b02      	cmp	r3, #2
 8001604:	d901      	bls.n	800160a <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8001606:	2303      	movs	r3, #3
 8001608:	e21a      	b.n	8001a40 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800160a:	4b22      	ldr	r3, [pc, #136]	@ (8001694 <HAL_RCC_OscConfig+0x4f8>)
 800160c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800160e:	f003 0302 	and.w	r3, r3, #2
 8001612:	2b00      	cmp	r3, #0
 8001614:	d0f0      	beq.n	80015f8 <HAL_RCC_OscConfig+0x45c>
 8001616:	e018      	b.n	800164a <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001618:	4b1e      	ldr	r3, [pc, #120]	@ (8001694 <HAL_RCC_OscConfig+0x4f8>)
 800161a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800161c:	4a1d      	ldr	r2, [pc, #116]	@ (8001694 <HAL_RCC_OscConfig+0x4f8>)
 800161e:	f023 0301 	bic.w	r3, r3, #1
 8001622:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001624:	f7ff fa02 	bl	8000a2c <HAL_GetTick>
 8001628:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800162a:	e008      	b.n	800163e <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800162c:	f7ff f9fe 	bl	8000a2c <HAL_GetTick>
 8001630:	4602      	mov	r2, r0
 8001632:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001634:	1ad3      	subs	r3, r2, r3
 8001636:	2b02      	cmp	r3, #2
 8001638:	d901      	bls.n	800163e <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 800163a:	2303      	movs	r3, #3
 800163c:	e200      	b.n	8001a40 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800163e:	4b15      	ldr	r3, [pc, #84]	@ (8001694 <HAL_RCC_OscConfig+0x4f8>)
 8001640:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001642:	f003 0302 	and.w	r3, r3, #2
 8001646:	2b00      	cmp	r3, #0
 8001648:	d1f0      	bne.n	800162c <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	f003 0320 	and.w	r3, r3, #32
 8001652:	2b00      	cmp	r3, #0
 8001654:	d039      	beq.n	80016ca <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	699b      	ldr	r3, [r3, #24]
 800165a:	2b00      	cmp	r3, #0
 800165c:	d01c      	beq.n	8001698 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800165e:	4b0d      	ldr	r3, [pc, #52]	@ (8001694 <HAL_RCC_OscConfig+0x4f8>)
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	4a0c      	ldr	r2, [pc, #48]	@ (8001694 <HAL_RCC_OscConfig+0x4f8>)
 8001664:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001668:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800166a:	f7ff f9df 	bl	8000a2c <HAL_GetTick>
 800166e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001670:	e008      	b.n	8001684 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001672:	f7ff f9db 	bl	8000a2c <HAL_GetTick>
 8001676:	4602      	mov	r2, r0
 8001678:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800167a:	1ad3      	subs	r3, r2, r3
 800167c:	2b02      	cmp	r3, #2
 800167e:	d901      	bls.n	8001684 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8001680:	2303      	movs	r3, #3
 8001682:	e1dd      	b.n	8001a40 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001684:	4b03      	ldr	r3, [pc, #12]	@ (8001694 <HAL_RCC_OscConfig+0x4f8>)
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800168c:	2b00      	cmp	r3, #0
 800168e:	d0f0      	beq.n	8001672 <HAL_RCC_OscConfig+0x4d6>
 8001690:	e01b      	b.n	80016ca <HAL_RCC_OscConfig+0x52e>
 8001692:	bf00      	nop
 8001694:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001698:	4b9b      	ldr	r3, [pc, #620]	@ (8001908 <HAL_RCC_OscConfig+0x76c>)
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	4a9a      	ldr	r2, [pc, #616]	@ (8001908 <HAL_RCC_OscConfig+0x76c>)
 800169e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80016a2:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80016a4:	f7ff f9c2 	bl	8000a2c <HAL_GetTick>
 80016a8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80016aa:	e008      	b.n	80016be <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80016ac:	f7ff f9be 	bl	8000a2c <HAL_GetTick>
 80016b0:	4602      	mov	r2, r0
 80016b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016b4:	1ad3      	subs	r3, r2, r3
 80016b6:	2b02      	cmp	r3, #2
 80016b8:	d901      	bls.n	80016be <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 80016ba:	2303      	movs	r3, #3
 80016bc:	e1c0      	b.n	8001a40 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80016be:	4b92      	ldr	r3, [pc, #584]	@ (8001908 <HAL_RCC_OscConfig+0x76c>)
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d1f0      	bne.n	80016ac <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	f003 0304 	and.w	r3, r3, #4
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	f000 8081 	beq.w	80017da <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80016d8:	4b8c      	ldr	r3, [pc, #560]	@ (800190c <HAL_RCC_OscConfig+0x770>)
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	4a8b      	ldr	r2, [pc, #556]	@ (800190c <HAL_RCC_OscConfig+0x770>)
 80016de:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80016e2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80016e4:	f7ff f9a2 	bl	8000a2c <HAL_GetTick>
 80016e8:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80016ea:	e008      	b.n	80016fe <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80016ec:	f7ff f99e 	bl	8000a2c <HAL_GetTick>
 80016f0:	4602      	mov	r2, r0
 80016f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016f4:	1ad3      	subs	r3, r2, r3
 80016f6:	2b64      	cmp	r3, #100	@ 0x64
 80016f8:	d901      	bls.n	80016fe <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 80016fa:	2303      	movs	r3, #3
 80016fc:	e1a0      	b.n	8001a40 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80016fe:	4b83      	ldr	r3, [pc, #524]	@ (800190c <HAL_RCC_OscConfig+0x770>)
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001706:	2b00      	cmp	r3, #0
 8001708:	d0f0      	beq.n	80016ec <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	689b      	ldr	r3, [r3, #8]
 800170e:	2b01      	cmp	r3, #1
 8001710:	d106      	bne.n	8001720 <HAL_RCC_OscConfig+0x584>
 8001712:	4b7d      	ldr	r3, [pc, #500]	@ (8001908 <HAL_RCC_OscConfig+0x76c>)
 8001714:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001716:	4a7c      	ldr	r2, [pc, #496]	@ (8001908 <HAL_RCC_OscConfig+0x76c>)
 8001718:	f043 0301 	orr.w	r3, r3, #1
 800171c:	6713      	str	r3, [r2, #112]	@ 0x70
 800171e:	e02d      	b.n	800177c <HAL_RCC_OscConfig+0x5e0>
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	689b      	ldr	r3, [r3, #8]
 8001724:	2b00      	cmp	r3, #0
 8001726:	d10c      	bne.n	8001742 <HAL_RCC_OscConfig+0x5a6>
 8001728:	4b77      	ldr	r3, [pc, #476]	@ (8001908 <HAL_RCC_OscConfig+0x76c>)
 800172a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800172c:	4a76      	ldr	r2, [pc, #472]	@ (8001908 <HAL_RCC_OscConfig+0x76c>)
 800172e:	f023 0301 	bic.w	r3, r3, #1
 8001732:	6713      	str	r3, [r2, #112]	@ 0x70
 8001734:	4b74      	ldr	r3, [pc, #464]	@ (8001908 <HAL_RCC_OscConfig+0x76c>)
 8001736:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001738:	4a73      	ldr	r2, [pc, #460]	@ (8001908 <HAL_RCC_OscConfig+0x76c>)
 800173a:	f023 0304 	bic.w	r3, r3, #4
 800173e:	6713      	str	r3, [r2, #112]	@ 0x70
 8001740:	e01c      	b.n	800177c <HAL_RCC_OscConfig+0x5e0>
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	689b      	ldr	r3, [r3, #8]
 8001746:	2b05      	cmp	r3, #5
 8001748:	d10c      	bne.n	8001764 <HAL_RCC_OscConfig+0x5c8>
 800174a:	4b6f      	ldr	r3, [pc, #444]	@ (8001908 <HAL_RCC_OscConfig+0x76c>)
 800174c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800174e:	4a6e      	ldr	r2, [pc, #440]	@ (8001908 <HAL_RCC_OscConfig+0x76c>)
 8001750:	f043 0304 	orr.w	r3, r3, #4
 8001754:	6713      	str	r3, [r2, #112]	@ 0x70
 8001756:	4b6c      	ldr	r3, [pc, #432]	@ (8001908 <HAL_RCC_OscConfig+0x76c>)
 8001758:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800175a:	4a6b      	ldr	r2, [pc, #428]	@ (8001908 <HAL_RCC_OscConfig+0x76c>)
 800175c:	f043 0301 	orr.w	r3, r3, #1
 8001760:	6713      	str	r3, [r2, #112]	@ 0x70
 8001762:	e00b      	b.n	800177c <HAL_RCC_OscConfig+0x5e0>
 8001764:	4b68      	ldr	r3, [pc, #416]	@ (8001908 <HAL_RCC_OscConfig+0x76c>)
 8001766:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001768:	4a67      	ldr	r2, [pc, #412]	@ (8001908 <HAL_RCC_OscConfig+0x76c>)
 800176a:	f023 0301 	bic.w	r3, r3, #1
 800176e:	6713      	str	r3, [r2, #112]	@ 0x70
 8001770:	4b65      	ldr	r3, [pc, #404]	@ (8001908 <HAL_RCC_OscConfig+0x76c>)
 8001772:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001774:	4a64      	ldr	r2, [pc, #400]	@ (8001908 <HAL_RCC_OscConfig+0x76c>)
 8001776:	f023 0304 	bic.w	r3, r3, #4
 800177a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	689b      	ldr	r3, [r3, #8]
 8001780:	2b00      	cmp	r3, #0
 8001782:	d015      	beq.n	80017b0 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001784:	f7ff f952 	bl	8000a2c <HAL_GetTick>
 8001788:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800178a:	e00a      	b.n	80017a2 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800178c:	f7ff f94e 	bl	8000a2c <HAL_GetTick>
 8001790:	4602      	mov	r2, r0
 8001792:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001794:	1ad3      	subs	r3, r2, r3
 8001796:	f241 3288 	movw	r2, #5000	@ 0x1388
 800179a:	4293      	cmp	r3, r2
 800179c:	d901      	bls.n	80017a2 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800179e:	2303      	movs	r3, #3
 80017a0:	e14e      	b.n	8001a40 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80017a2:	4b59      	ldr	r3, [pc, #356]	@ (8001908 <HAL_RCC_OscConfig+0x76c>)
 80017a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80017a6:	f003 0302 	and.w	r3, r3, #2
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d0ee      	beq.n	800178c <HAL_RCC_OscConfig+0x5f0>
 80017ae:	e014      	b.n	80017da <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80017b0:	f7ff f93c 	bl	8000a2c <HAL_GetTick>
 80017b4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80017b6:	e00a      	b.n	80017ce <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80017b8:	f7ff f938 	bl	8000a2c <HAL_GetTick>
 80017bc:	4602      	mov	r2, r0
 80017be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017c0:	1ad3      	subs	r3, r2, r3
 80017c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80017c6:	4293      	cmp	r3, r2
 80017c8:	d901      	bls.n	80017ce <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 80017ca:	2303      	movs	r3, #3
 80017cc:	e138      	b.n	8001a40 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80017ce:	4b4e      	ldr	r3, [pc, #312]	@ (8001908 <HAL_RCC_OscConfig+0x76c>)
 80017d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80017d2:	f003 0302 	and.w	r3, r3, #2
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d1ee      	bne.n	80017b8 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017de:	2b00      	cmp	r3, #0
 80017e0:	f000 812d 	beq.w	8001a3e <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80017e4:	4b48      	ldr	r3, [pc, #288]	@ (8001908 <HAL_RCC_OscConfig+0x76c>)
 80017e6:	691b      	ldr	r3, [r3, #16]
 80017e8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80017ec:	2b18      	cmp	r3, #24
 80017ee:	f000 80bd 	beq.w	800196c <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017f6:	2b02      	cmp	r3, #2
 80017f8:	f040 809e 	bne.w	8001938 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80017fc:	4b42      	ldr	r3, [pc, #264]	@ (8001908 <HAL_RCC_OscConfig+0x76c>)
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	4a41      	ldr	r2, [pc, #260]	@ (8001908 <HAL_RCC_OscConfig+0x76c>)
 8001802:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001806:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001808:	f7ff f910 	bl	8000a2c <HAL_GetTick>
 800180c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800180e:	e008      	b.n	8001822 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001810:	f7ff f90c 	bl	8000a2c <HAL_GetTick>
 8001814:	4602      	mov	r2, r0
 8001816:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001818:	1ad3      	subs	r3, r2, r3
 800181a:	2b02      	cmp	r3, #2
 800181c:	d901      	bls.n	8001822 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 800181e:	2303      	movs	r3, #3
 8001820:	e10e      	b.n	8001a40 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001822:	4b39      	ldr	r3, [pc, #228]	@ (8001908 <HAL_RCC_OscConfig+0x76c>)
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800182a:	2b00      	cmp	r3, #0
 800182c:	d1f0      	bne.n	8001810 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800182e:	4b36      	ldr	r3, [pc, #216]	@ (8001908 <HAL_RCC_OscConfig+0x76c>)
 8001830:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001832:	4b37      	ldr	r3, [pc, #220]	@ (8001910 <HAL_RCC_OscConfig+0x774>)
 8001834:	4013      	ands	r3, r2
 8001836:	687a      	ldr	r2, [r7, #4]
 8001838:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 800183a:	687a      	ldr	r2, [r7, #4]
 800183c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800183e:	0112      	lsls	r2, r2, #4
 8001840:	430a      	orrs	r2, r1
 8001842:	4931      	ldr	r1, [pc, #196]	@ (8001908 <HAL_RCC_OscConfig+0x76c>)
 8001844:	4313      	orrs	r3, r2
 8001846:	628b      	str	r3, [r1, #40]	@ 0x28
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800184c:	3b01      	subs	r3, #1
 800184e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001856:	3b01      	subs	r3, #1
 8001858:	025b      	lsls	r3, r3, #9
 800185a:	b29b      	uxth	r3, r3
 800185c:	431a      	orrs	r2, r3
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001862:	3b01      	subs	r3, #1
 8001864:	041b      	lsls	r3, r3, #16
 8001866:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800186a:	431a      	orrs	r2, r3
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001870:	3b01      	subs	r3, #1
 8001872:	061b      	lsls	r3, r3, #24
 8001874:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8001878:	4923      	ldr	r1, [pc, #140]	@ (8001908 <HAL_RCC_OscConfig+0x76c>)
 800187a:	4313      	orrs	r3, r2
 800187c:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800187e:	4b22      	ldr	r3, [pc, #136]	@ (8001908 <HAL_RCC_OscConfig+0x76c>)
 8001880:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001882:	4a21      	ldr	r2, [pc, #132]	@ (8001908 <HAL_RCC_OscConfig+0x76c>)
 8001884:	f023 0301 	bic.w	r3, r3, #1
 8001888:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800188a:	4b1f      	ldr	r3, [pc, #124]	@ (8001908 <HAL_RCC_OscConfig+0x76c>)
 800188c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800188e:	4b21      	ldr	r3, [pc, #132]	@ (8001914 <HAL_RCC_OscConfig+0x778>)
 8001890:	4013      	ands	r3, r2
 8001892:	687a      	ldr	r2, [r7, #4]
 8001894:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001896:	00d2      	lsls	r2, r2, #3
 8001898:	491b      	ldr	r1, [pc, #108]	@ (8001908 <HAL_RCC_OscConfig+0x76c>)
 800189a:	4313      	orrs	r3, r2
 800189c:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800189e:	4b1a      	ldr	r3, [pc, #104]	@ (8001908 <HAL_RCC_OscConfig+0x76c>)
 80018a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80018a2:	f023 020c 	bic.w	r2, r3, #12
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018aa:	4917      	ldr	r1, [pc, #92]	@ (8001908 <HAL_RCC_OscConfig+0x76c>)
 80018ac:	4313      	orrs	r3, r2
 80018ae:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80018b0:	4b15      	ldr	r3, [pc, #84]	@ (8001908 <HAL_RCC_OscConfig+0x76c>)
 80018b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80018b4:	f023 0202 	bic.w	r2, r3, #2
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018bc:	4912      	ldr	r1, [pc, #72]	@ (8001908 <HAL_RCC_OscConfig+0x76c>)
 80018be:	4313      	orrs	r3, r2
 80018c0:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80018c2:	4b11      	ldr	r3, [pc, #68]	@ (8001908 <HAL_RCC_OscConfig+0x76c>)
 80018c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80018c6:	4a10      	ldr	r2, [pc, #64]	@ (8001908 <HAL_RCC_OscConfig+0x76c>)
 80018c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80018cc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80018ce:	4b0e      	ldr	r3, [pc, #56]	@ (8001908 <HAL_RCC_OscConfig+0x76c>)
 80018d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80018d2:	4a0d      	ldr	r2, [pc, #52]	@ (8001908 <HAL_RCC_OscConfig+0x76c>)
 80018d4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80018d8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80018da:	4b0b      	ldr	r3, [pc, #44]	@ (8001908 <HAL_RCC_OscConfig+0x76c>)
 80018dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80018de:	4a0a      	ldr	r2, [pc, #40]	@ (8001908 <HAL_RCC_OscConfig+0x76c>)
 80018e0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80018e4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 80018e6:	4b08      	ldr	r3, [pc, #32]	@ (8001908 <HAL_RCC_OscConfig+0x76c>)
 80018e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80018ea:	4a07      	ldr	r2, [pc, #28]	@ (8001908 <HAL_RCC_OscConfig+0x76c>)
 80018ec:	f043 0301 	orr.w	r3, r3, #1
 80018f0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80018f2:	4b05      	ldr	r3, [pc, #20]	@ (8001908 <HAL_RCC_OscConfig+0x76c>)
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	4a04      	ldr	r2, [pc, #16]	@ (8001908 <HAL_RCC_OscConfig+0x76c>)
 80018f8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80018fc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018fe:	f7ff f895 	bl	8000a2c <HAL_GetTick>
 8001902:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001904:	e011      	b.n	800192a <HAL_RCC_OscConfig+0x78e>
 8001906:	bf00      	nop
 8001908:	58024400 	.word	0x58024400
 800190c:	58024800 	.word	0x58024800
 8001910:	fffffc0c 	.word	0xfffffc0c
 8001914:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001918:	f7ff f888 	bl	8000a2c <HAL_GetTick>
 800191c:	4602      	mov	r2, r0
 800191e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001920:	1ad3      	subs	r3, r2, r3
 8001922:	2b02      	cmp	r3, #2
 8001924:	d901      	bls.n	800192a <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8001926:	2303      	movs	r3, #3
 8001928:	e08a      	b.n	8001a40 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800192a:	4b47      	ldr	r3, [pc, #284]	@ (8001a48 <HAL_RCC_OscConfig+0x8ac>)
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001932:	2b00      	cmp	r3, #0
 8001934:	d0f0      	beq.n	8001918 <HAL_RCC_OscConfig+0x77c>
 8001936:	e082      	b.n	8001a3e <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001938:	4b43      	ldr	r3, [pc, #268]	@ (8001a48 <HAL_RCC_OscConfig+0x8ac>)
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	4a42      	ldr	r2, [pc, #264]	@ (8001a48 <HAL_RCC_OscConfig+0x8ac>)
 800193e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001942:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001944:	f7ff f872 	bl	8000a2c <HAL_GetTick>
 8001948:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800194a:	e008      	b.n	800195e <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800194c:	f7ff f86e 	bl	8000a2c <HAL_GetTick>
 8001950:	4602      	mov	r2, r0
 8001952:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001954:	1ad3      	subs	r3, r2, r3
 8001956:	2b02      	cmp	r3, #2
 8001958:	d901      	bls.n	800195e <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 800195a:	2303      	movs	r3, #3
 800195c:	e070      	b.n	8001a40 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800195e:	4b3a      	ldr	r3, [pc, #232]	@ (8001a48 <HAL_RCC_OscConfig+0x8ac>)
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001966:	2b00      	cmp	r3, #0
 8001968:	d1f0      	bne.n	800194c <HAL_RCC_OscConfig+0x7b0>
 800196a:	e068      	b.n	8001a3e <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800196c:	4b36      	ldr	r3, [pc, #216]	@ (8001a48 <HAL_RCC_OscConfig+0x8ac>)
 800196e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001970:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8001972:	4b35      	ldr	r3, [pc, #212]	@ (8001a48 <HAL_RCC_OscConfig+0x8ac>)
 8001974:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001976:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800197c:	2b01      	cmp	r3, #1
 800197e:	d031      	beq.n	80019e4 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001980:	693b      	ldr	r3, [r7, #16]
 8001982:	f003 0203 	and.w	r2, r3, #3
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800198a:	429a      	cmp	r2, r3
 800198c:	d12a      	bne.n	80019e4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800198e:	693b      	ldr	r3, [r7, #16]
 8001990:	091b      	lsrs	r3, r3, #4
 8001992:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800199a:	429a      	cmp	r2, r3
 800199c:	d122      	bne.n	80019e4 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800199e:	68fb      	ldr	r3, [r7, #12]
 80019a0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019a8:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80019aa:	429a      	cmp	r2, r3
 80019ac:	d11a      	bne.n	80019e4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80019ae:	68fb      	ldr	r3, [r7, #12]
 80019b0:	0a5b      	lsrs	r3, r3, #9
 80019b2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80019ba:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80019bc:	429a      	cmp	r2, r3
 80019be:	d111      	bne.n	80019e4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	0c1b      	lsrs	r3, r3, #16
 80019c4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80019cc:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80019ce:	429a      	cmp	r2, r3
 80019d0:	d108      	bne.n	80019e4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	0e1b      	lsrs	r3, r3, #24
 80019d6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80019de:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80019e0:	429a      	cmp	r2, r3
 80019e2:	d001      	beq.n	80019e8 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 80019e4:	2301      	movs	r3, #1
 80019e6:	e02b      	b.n	8001a40 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80019e8:	4b17      	ldr	r3, [pc, #92]	@ (8001a48 <HAL_RCC_OscConfig+0x8ac>)
 80019ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80019ec:	08db      	lsrs	r3, r3, #3
 80019ee:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80019f2:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80019f8:	693a      	ldr	r2, [r7, #16]
 80019fa:	429a      	cmp	r2, r3
 80019fc:	d01f      	beq.n	8001a3e <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 80019fe:	4b12      	ldr	r3, [pc, #72]	@ (8001a48 <HAL_RCC_OscConfig+0x8ac>)
 8001a00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a02:	4a11      	ldr	r2, [pc, #68]	@ (8001a48 <HAL_RCC_OscConfig+0x8ac>)
 8001a04:	f023 0301 	bic.w	r3, r3, #1
 8001a08:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001a0a:	f7ff f80f 	bl	8000a2c <HAL_GetTick>
 8001a0e:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8001a10:	bf00      	nop
 8001a12:	f7ff f80b 	bl	8000a2c <HAL_GetTick>
 8001a16:	4602      	mov	r2, r0
 8001a18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a1a:	4293      	cmp	r3, r2
 8001a1c:	d0f9      	beq.n	8001a12 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8001a1e:	4b0a      	ldr	r3, [pc, #40]	@ (8001a48 <HAL_RCC_OscConfig+0x8ac>)
 8001a20:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001a22:	4b0a      	ldr	r3, [pc, #40]	@ (8001a4c <HAL_RCC_OscConfig+0x8b0>)
 8001a24:	4013      	ands	r3, r2
 8001a26:	687a      	ldr	r2, [r7, #4]
 8001a28:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001a2a:	00d2      	lsls	r2, r2, #3
 8001a2c:	4906      	ldr	r1, [pc, #24]	@ (8001a48 <HAL_RCC_OscConfig+0x8ac>)
 8001a2e:	4313      	orrs	r3, r2
 8001a30:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8001a32:	4b05      	ldr	r3, [pc, #20]	@ (8001a48 <HAL_RCC_OscConfig+0x8ac>)
 8001a34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a36:	4a04      	ldr	r2, [pc, #16]	@ (8001a48 <HAL_RCC_OscConfig+0x8ac>)
 8001a38:	f043 0301 	orr.w	r3, r3, #1
 8001a3c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8001a3e:	2300      	movs	r3, #0
}
 8001a40:	4618      	mov	r0, r3
 8001a42:	3730      	adds	r7, #48	@ 0x30
 8001a44:	46bd      	mov	sp, r7
 8001a46:	bd80      	pop	{r7, pc}
 8001a48:	58024400 	.word	0x58024400
 8001a4c:	ffff0007 	.word	0xffff0007

08001a50 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b086      	sub	sp, #24
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]
 8001a58:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d101      	bne.n	8001a64 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001a60:	2301      	movs	r3, #1
 8001a62:	e19c      	b.n	8001d9e <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001a64:	4b8a      	ldr	r3, [pc, #552]	@ (8001c90 <HAL_RCC_ClockConfig+0x240>)
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	f003 030f 	and.w	r3, r3, #15
 8001a6c:	683a      	ldr	r2, [r7, #0]
 8001a6e:	429a      	cmp	r2, r3
 8001a70:	d910      	bls.n	8001a94 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a72:	4b87      	ldr	r3, [pc, #540]	@ (8001c90 <HAL_RCC_ClockConfig+0x240>)
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	f023 020f 	bic.w	r2, r3, #15
 8001a7a:	4985      	ldr	r1, [pc, #532]	@ (8001c90 <HAL_RCC_ClockConfig+0x240>)
 8001a7c:	683b      	ldr	r3, [r7, #0]
 8001a7e:	4313      	orrs	r3, r2
 8001a80:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a82:	4b83      	ldr	r3, [pc, #524]	@ (8001c90 <HAL_RCC_ClockConfig+0x240>)
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	f003 030f 	and.w	r3, r3, #15
 8001a8a:	683a      	ldr	r2, [r7, #0]
 8001a8c:	429a      	cmp	r2, r3
 8001a8e:	d001      	beq.n	8001a94 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001a90:	2301      	movs	r3, #1
 8001a92:	e184      	b.n	8001d9e <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	f003 0304 	and.w	r3, r3, #4
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d010      	beq.n	8001ac2 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	691a      	ldr	r2, [r3, #16]
 8001aa4:	4b7b      	ldr	r3, [pc, #492]	@ (8001c94 <HAL_RCC_ClockConfig+0x244>)
 8001aa6:	699b      	ldr	r3, [r3, #24]
 8001aa8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001aac:	429a      	cmp	r2, r3
 8001aae:	d908      	bls.n	8001ac2 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8001ab0:	4b78      	ldr	r3, [pc, #480]	@ (8001c94 <HAL_RCC_ClockConfig+0x244>)
 8001ab2:	699b      	ldr	r3, [r3, #24]
 8001ab4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	691b      	ldr	r3, [r3, #16]
 8001abc:	4975      	ldr	r1, [pc, #468]	@ (8001c94 <HAL_RCC_ClockConfig+0x244>)
 8001abe:	4313      	orrs	r3, r2
 8001ac0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	f003 0308 	and.w	r3, r3, #8
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d010      	beq.n	8001af0 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	695a      	ldr	r2, [r3, #20]
 8001ad2:	4b70      	ldr	r3, [pc, #448]	@ (8001c94 <HAL_RCC_ClockConfig+0x244>)
 8001ad4:	69db      	ldr	r3, [r3, #28]
 8001ad6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001ada:	429a      	cmp	r2, r3
 8001adc:	d908      	bls.n	8001af0 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8001ade:	4b6d      	ldr	r3, [pc, #436]	@ (8001c94 <HAL_RCC_ClockConfig+0x244>)
 8001ae0:	69db      	ldr	r3, [r3, #28]
 8001ae2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	695b      	ldr	r3, [r3, #20]
 8001aea:	496a      	ldr	r1, [pc, #424]	@ (8001c94 <HAL_RCC_ClockConfig+0x244>)
 8001aec:	4313      	orrs	r3, r2
 8001aee:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	f003 0310 	and.w	r3, r3, #16
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d010      	beq.n	8001b1e <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	699a      	ldr	r2, [r3, #24]
 8001b00:	4b64      	ldr	r3, [pc, #400]	@ (8001c94 <HAL_RCC_ClockConfig+0x244>)
 8001b02:	69db      	ldr	r3, [r3, #28]
 8001b04:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8001b08:	429a      	cmp	r2, r3
 8001b0a:	d908      	bls.n	8001b1e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8001b0c:	4b61      	ldr	r3, [pc, #388]	@ (8001c94 <HAL_RCC_ClockConfig+0x244>)
 8001b0e:	69db      	ldr	r3, [r3, #28]
 8001b10:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	699b      	ldr	r3, [r3, #24]
 8001b18:	495e      	ldr	r1, [pc, #376]	@ (8001c94 <HAL_RCC_ClockConfig+0x244>)
 8001b1a:	4313      	orrs	r3, r2
 8001b1c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	f003 0320 	and.w	r3, r3, #32
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d010      	beq.n	8001b4c <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	69da      	ldr	r2, [r3, #28]
 8001b2e:	4b59      	ldr	r3, [pc, #356]	@ (8001c94 <HAL_RCC_ClockConfig+0x244>)
 8001b30:	6a1b      	ldr	r3, [r3, #32]
 8001b32:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001b36:	429a      	cmp	r2, r3
 8001b38:	d908      	bls.n	8001b4c <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8001b3a:	4b56      	ldr	r3, [pc, #344]	@ (8001c94 <HAL_RCC_ClockConfig+0x244>)
 8001b3c:	6a1b      	ldr	r3, [r3, #32]
 8001b3e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	69db      	ldr	r3, [r3, #28]
 8001b46:	4953      	ldr	r1, [pc, #332]	@ (8001c94 <HAL_RCC_ClockConfig+0x244>)
 8001b48:	4313      	orrs	r3, r2
 8001b4a:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	f003 0302 	and.w	r3, r3, #2
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d010      	beq.n	8001b7a <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	68da      	ldr	r2, [r3, #12]
 8001b5c:	4b4d      	ldr	r3, [pc, #308]	@ (8001c94 <HAL_RCC_ClockConfig+0x244>)
 8001b5e:	699b      	ldr	r3, [r3, #24]
 8001b60:	f003 030f 	and.w	r3, r3, #15
 8001b64:	429a      	cmp	r2, r3
 8001b66:	d908      	bls.n	8001b7a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b68:	4b4a      	ldr	r3, [pc, #296]	@ (8001c94 <HAL_RCC_ClockConfig+0x244>)
 8001b6a:	699b      	ldr	r3, [r3, #24]
 8001b6c:	f023 020f 	bic.w	r2, r3, #15
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	68db      	ldr	r3, [r3, #12]
 8001b74:	4947      	ldr	r1, [pc, #284]	@ (8001c94 <HAL_RCC_ClockConfig+0x244>)
 8001b76:	4313      	orrs	r3, r2
 8001b78:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	f003 0301 	and.w	r3, r3, #1
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d055      	beq.n	8001c32 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8001b86:	4b43      	ldr	r3, [pc, #268]	@ (8001c94 <HAL_RCC_ClockConfig+0x244>)
 8001b88:	699b      	ldr	r3, [r3, #24]
 8001b8a:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	689b      	ldr	r3, [r3, #8]
 8001b92:	4940      	ldr	r1, [pc, #256]	@ (8001c94 <HAL_RCC_ClockConfig+0x244>)
 8001b94:	4313      	orrs	r3, r2
 8001b96:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	685b      	ldr	r3, [r3, #4]
 8001b9c:	2b02      	cmp	r3, #2
 8001b9e:	d107      	bne.n	8001bb0 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001ba0:	4b3c      	ldr	r3, [pc, #240]	@ (8001c94 <HAL_RCC_ClockConfig+0x244>)
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d121      	bne.n	8001bf0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8001bac:	2301      	movs	r3, #1
 8001bae:	e0f6      	b.n	8001d9e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	685b      	ldr	r3, [r3, #4]
 8001bb4:	2b03      	cmp	r3, #3
 8001bb6:	d107      	bne.n	8001bc8 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001bb8:	4b36      	ldr	r3, [pc, #216]	@ (8001c94 <HAL_RCC_ClockConfig+0x244>)
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d115      	bne.n	8001bf0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8001bc4:	2301      	movs	r3, #1
 8001bc6:	e0ea      	b.n	8001d9e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	685b      	ldr	r3, [r3, #4]
 8001bcc:	2b01      	cmp	r3, #1
 8001bce:	d107      	bne.n	8001be0 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001bd0:	4b30      	ldr	r3, [pc, #192]	@ (8001c94 <HAL_RCC_ClockConfig+0x244>)
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d109      	bne.n	8001bf0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8001bdc:	2301      	movs	r3, #1
 8001bde:	e0de      	b.n	8001d9e <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001be0:	4b2c      	ldr	r3, [pc, #176]	@ (8001c94 <HAL_RCC_ClockConfig+0x244>)
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	f003 0304 	and.w	r3, r3, #4
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d101      	bne.n	8001bf0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8001bec:	2301      	movs	r3, #1
 8001bee:	e0d6      	b.n	8001d9e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001bf0:	4b28      	ldr	r3, [pc, #160]	@ (8001c94 <HAL_RCC_ClockConfig+0x244>)
 8001bf2:	691b      	ldr	r3, [r3, #16]
 8001bf4:	f023 0207 	bic.w	r2, r3, #7
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	685b      	ldr	r3, [r3, #4]
 8001bfc:	4925      	ldr	r1, [pc, #148]	@ (8001c94 <HAL_RCC_ClockConfig+0x244>)
 8001bfe:	4313      	orrs	r3, r2
 8001c00:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001c02:	f7fe ff13 	bl	8000a2c <HAL_GetTick>
 8001c06:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c08:	e00a      	b.n	8001c20 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c0a:	f7fe ff0f 	bl	8000a2c <HAL_GetTick>
 8001c0e:	4602      	mov	r2, r0
 8001c10:	697b      	ldr	r3, [r7, #20]
 8001c12:	1ad3      	subs	r3, r2, r3
 8001c14:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c18:	4293      	cmp	r3, r2
 8001c1a:	d901      	bls.n	8001c20 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8001c1c:	2303      	movs	r3, #3
 8001c1e:	e0be      	b.n	8001d9e <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c20:	4b1c      	ldr	r3, [pc, #112]	@ (8001c94 <HAL_RCC_ClockConfig+0x244>)
 8001c22:	691b      	ldr	r3, [r3, #16]
 8001c24:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	685b      	ldr	r3, [r3, #4]
 8001c2c:	00db      	lsls	r3, r3, #3
 8001c2e:	429a      	cmp	r2, r3
 8001c30:	d1eb      	bne.n	8001c0a <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	f003 0302 	and.w	r3, r3, #2
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d010      	beq.n	8001c60 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	68da      	ldr	r2, [r3, #12]
 8001c42:	4b14      	ldr	r3, [pc, #80]	@ (8001c94 <HAL_RCC_ClockConfig+0x244>)
 8001c44:	699b      	ldr	r3, [r3, #24]
 8001c46:	f003 030f 	and.w	r3, r3, #15
 8001c4a:	429a      	cmp	r2, r3
 8001c4c:	d208      	bcs.n	8001c60 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c4e:	4b11      	ldr	r3, [pc, #68]	@ (8001c94 <HAL_RCC_ClockConfig+0x244>)
 8001c50:	699b      	ldr	r3, [r3, #24]
 8001c52:	f023 020f 	bic.w	r2, r3, #15
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	68db      	ldr	r3, [r3, #12]
 8001c5a:	490e      	ldr	r1, [pc, #56]	@ (8001c94 <HAL_RCC_ClockConfig+0x244>)
 8001c5c:	4313      	orrs	r3, r2
 8001c5e:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001c60:	4b0b      	ldr	r3, [pc, #44]	@ (8001c90 <HAL_RCC_ClockConfig+0x240>)
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	f003 030f 	and.w	r3, r3, #15
 8001c68:	683a      	ldr	r2, [r7, #0]
 8001c6a:	429a      	cmp	r2, r3
 8001c6c:	d214      	bcs.n	8001c98 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c6e:	4b08      	ldr	r3, [pc, #32]	@ (8001c90 <HAL_RCC_ClockConfig+0x240>)
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	f023 020f 	bic.w	r2, r3, #15
 8001c76:	4906      	ldr	r1, [pc, #24]	@ (8001c90 <HAL_RCC_ClockConfig+0x240>)
 8001c78:	683b      	ldr	r3, [r7, #0]
 8001c7a:	4313      	orrs	r3, r2
 8001c7c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c7e:	4b04      	ldr	r3, [pc, #16]	@ (8001c90 <HAL_RCC_ClockConfig+0x240>)
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	f003 030f 	and.w	r3, r3, #15
 8001c86:	683a      	ldr	r2, [r7, #0]
 8001c88:	429a      	cmp	r2, r3
 8001c8a:	d005      	beq.n	8001c98 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8001c8c:	2301      	movs	r3, #1
 8001c8e:	e086      	b.n	8001d9e <HAL_RCC_ClockConfig+0x34e>
 8001c90:	52002000 	.word	0x52002000
 8001c94:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	f003 0304 	and.w	r3, r3, #4
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d010      	beq.n	8001cc6 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	691a      	ldr	r2, [r3, #16]
 8001ca8:	4b3f      	ldr	r3, [pc, #252]	@ (8001da8 <HAL_RCC_ClockConfig+0x358>)
 8001caa:	699b      	ldr	r3, [r3, #24]
 8001cac:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001cb0:	429a      	cmp	r2, r3
 8001cb2:	d208      	bcs.n	8001cc6 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8001cb4:	4b3c      	ldr	r3, [pc, #240]	@ (8001da8 <HAL_RCC_ClockConfig+0x358>)
 8001cb6:	699b      	ldr	r3, [r3, #24]
 8001cb8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	691b      	ldr	r3, [r3, #16]
 8001cc0:	4939      	ldr	r1, [pc, #228]	@ (8001da8 <HAL_RCC_ClockConfig+0x358>)
 8001cc2:	4313      	orrs	r3, r2
 8001cc4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	f003 0308 	and.w	r3, r3, #8
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d010      	beq.n	8001cf4 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	695a      	ldr	r2, [r3, #20]
 8001cd6:	4b34      	ldr	r3, [pc, #208]	@ (8001da8 <HAL_RCC_ClockConfig+0x358>)
 8001cd8:	69db      	ldr	r3, [r3, #28]
 8001cda:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001cde:	429a      	cmp	r2, r3
 8001ce0:	d208      	bcs.n	8001cf4 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8001ce2:	4b31      	ldr	r3, [pc, #196]	@ (8001da8 <HAL_RCC_ClockConfig+0x358>)
 8001ce4:	69db      	ldr	r3, [r3, #28]
 8001ce6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	695b      	ldr	r3, [r3, #20]
 8001cee:	492e      	ldr	r1, [pc, #184]	@ (8001da8 <HAL_RCC_ClockConfig+0x358>)
 8001cf0:	4313      	orrs	r3, r2
 8001cf2:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	f003 0310 	and.w	r3, r3, #16
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d010      	beq.n	8001d22 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	699a      	ldr	r2, [r3, #24]
 8001d04:	4b28      	ldr	r3, [pc, #160]	@ (8001da8 <HAL_RCC_ClockConfig+0x358>)
 8001d06:	69db      	ldr	r3, [r3, #28]
 8001d08:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8001d0c:	429a      	cmp	r2, r3
 8001d0e:	d208      	bcs.n	8001d22 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8001d10:	4b25      	ldr	r3, [pc, #148]	@ (8001da8 <HAL_RCC_ClockConfig+0x358>)
 8001d12:	69db      	ldr	r3, [r3, #28]
 8001d14:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	699b      	ldr	r3, [r3, #24]
 8001d1c:	4922      	ldr	r1, [pc, #136]	@ (8001da8 <HAL_RCC_ClockConfig+0x358>)
 8001d1e:	4313      	orrs	r3, r2
 8001d20:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	f003 0320 	and.w	r3, r3, #32
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d010      	beq.n	8001d50 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	69da      	ldr	r2, [r3, #28]
 8001d32:	4b1d      	ldr	r3, [pc, #116]	@ (8001da8 <HAL_RCC_ClockConfig+0x358>)
 8001d34:	6a1b      	ldr	r3, [r3, #32]
 8001d36:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001d3a:	429a      	cmp	r2, r3
 8001d3c:	d208      	bcs.n	8001d50 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8001d3e:	4b1a      	ldr	r3, [pc, #104]	@ (8001da8 <HAL_RCC_ClockConfig+0x358>)
 8001d40:	6a1b      	ldr	r3, [r3, #32]
 8001d42:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	69db      	ldr	r3, [r3, #28]
 8001d4a:	4917      	ldr	r1, [pc, #92]	@ (8001da8 <HAL_RCC_ClockConfig+0x358>)
 8001d4c:	4313      	orrs	r3, r2
 8001d4e:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001d50:	f000 f834 	bl	8001dbc <HAL_RCC_GetSysClockFreq>
 8001d54:	4602      	mov	r2, r0
 8001d56:	4b14      	ldr	r3, [pc, #80]	@ (8001da8 <HAL_RCC_ClockConfig+0x358>)
 8001d58:	699b      	ldr	r3, [r3, #24]
 8001d5a:	0a1b      	lsrs	r3, r3, #8
 8001d5c:	f003 030f 	and.w	r3, r3, #15
 8001d60:	4912      	ldr	r1, [pc, #72]	@ (8001dac <HAL_RCC_ClockConfig+0x35c>)
 8001d62:	5ccb      	ldrb	r3, [r1, r3]
 8001d64:	f003 031f 	and.w	r3, r3, #31
 8001d68:	fa22 f303 	lsr.w	r3, r2, r3
 8001d6c:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001d6e:	4b0e      	ldr	r3, [pc, #56]	@ (8001da8 <HAL_RCC_ClockConfig+0x358>)
 8001d70:	699b      	ldr	r3, [r3, #24]
 8001d72:	f003 030f 	and.w	r3, r3, #15
 8001d76:	4a0d      	ldr	r2, [pc, #52]	@ (8001dac <HAL_RCC_ClockConfig+0x35c>)
 8001d78:	5cd3      	ldrb	r3, [r2, r3]
 8001d7a:	f003 031f 	and.w	r3, r3, #31
 8001d7e:	693a      	ldr	r2, [r7, #16]
 8001d80:	fa22 f303 	lsr.w	r3, r2, r3
 8001d84:	4a0a      	ldr	r2, [pc, #40]	@ (8001db0 <HAL_RCC_ClockConfig+0x360>)
 8001d86:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001d88:	4a0a      	ldr	r2, [pc, #40]	@ (8001db4 <HAL_RCC_ClockConfig+0x364>)
 8001d8a:	693b      	ldr	r3, [r7, #16]
 8001d8c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8001d8e:	4b0a      	ldr	r3, [pc, #40]	@ (8001db8 <HAL_RCC_ClockConfig+0x368>)
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	4618      	mov	r0, r3
 8001d94:	f7fe fe00 	bl	8000998 <HAL_InitTick>
 8001d98:	4603      	mov	r3, r0
 8001d9a:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8001d9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d9e:	4618      	mov	r0, r3
 8001da0:	3718      	adds	r7, #24
 8001da2:	46bd      	mov	sp, r7
 8001da4:	bd80      	pop	{r7, pc}
 8001da6:	bf00      	nop
 8001da8:	58024400 	.word	0x58024400
 8001dac:	0800225c 	.word	0x0800225c
 8001db0:	24000004 	.word	0x24000004
 8001db4:	24000000 	.word	0x24000000
 8001db8:	24000008 	.word	0x24000008

08001dbc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001dbc:	b480      	push	{r7}
 8001dbe:	b089      	sub	sp, #36	@ 0x24
 8001dc0:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001dc2:	4bb3      	ldr	r3, [pc, #716]	@ (8002090 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001dc4:	691b      	ldr	r3, [r3, #16]
 8001dc6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001dca:	2b18      	cmp	r3, #24
 8001dcc:	f200 8155 	bhi.w	800207a <HAL_RCC_GetSysClockFreq+0x2be>
 8001dd0:	a201      	add	r2, pc, #4	@ (adr r2, 8001dd8 <HAL_RCC_GetSysClockFreq+0x1c>)
 8001dd2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001dd6:	bf00      	nop
 8001dd8:	08001e3d 	.word	0x08001e3d
 8001ddc:	0800207b 	.word	0x0800207b
 8001de0:	0800207b 	.word	0x0800207b
 8001de4:	0800207b 	.word	0x0800207b
 8001de8:	0800207b 	.word	0x0800207b
 8001dec:	0800207b 	.word	0x0800207b
 8001df0:	0800207b 	.word	0x0800207b
 8001df4:	0800207b 	.word	0x0800207b
 8001df8:	08001e63 	.word	0x08001e63
 8001dfc:	0800207b 	.word	0x0800207b
 8001e00:	0800207b 	.word	0x0800207b
 8001e04:	0800207b 	.word	0x0800207b
 8001e08:	0800207b 	.word	0x0800207b
 8001e0c:	0800207b 	.word	0x0800207b
 8001e10:	0800207b 	.word	0x0800207b
 8001e14:	0800207b 	.word	0x0800207b
 8001e18:	08001e69 	.word	0x08001e69
 8001e1c:	0800207b 	.word	0x0800207b
 8001e20:	0800207b 	.word	0x0800207b
 8001e24:	0800207b 	.word	0x0800207b
 8001e28:	0800207b 	.word	0x0800207b
 8001e2c:	0800207b 	.word	0x0800207b
 8001e30:	0800207b 	.word	0x0800207b
 8001e34:	0800207b 	.word	0x0800207b
 8001e38:	08001e6f 	.word	0x08001e6f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8001e3c:	4b94      	ldr	r3, [pc, #592]	@ (8002090 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	f003 0320 	and.w	r3, r3, #32
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d009      	beq.n	8001e5c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8001e48:	4b91      	ldr	r3, [pc, #580]	@ (8002090 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	08db      	lsrs	r3, r3, #3
 8001e4e:	f003 0303 	and.w	r3, r3, #3
 8001e52:	4a90      	ldr	r2, [pc, #576]	@ (8002094 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8001e54:	fa22 f303 	lsr.w	r3, r2, r3
 8001e58:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8001e5a:	e111      	b.n	8002080 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8001e5c:	4b8d      	ldr	r3, [pc, #564]	@ (8002094 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8001e5e:	61bb      	str	r3, [r7, #24]
      break;
 8001e60:	e10e      	b.n	8002080 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8001e62:	4b8d      	ldr	r3, [pc, #564]	@ (8002098 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8001e64:	61bb      	str	r3, [r7, #24]
      break;
 8001e66:	e10b      	b.n	8002080 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8001e68:	4b8c      	ldr	r3, [pc, #560]	@ (800209c <HAL_RCC_GetSysClockFreq+0x2e0>)
 8001e6a:	61bb      	str	r3, [r7, #24]
      break;
 8001e6c:	e108      	b.n	8002080 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8001e6e:	4b88      	ldr	r3, [pc, #544]	@ (8002090 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001e70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e72:	f003 0303 	and.w	r3, r3, #3
 8001e76:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8001e78:	4b85      	ldr	r3, [pc, #532]	@ (8002090 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001e7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e7c:	091b      	lsrs	r3, r3, #4
 8001e7e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001e82:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8001e84:	4b82      	ldr	r3, [pc, #520]	@ (8002090 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001e86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e88:	f003 0301 	and.w	r3, r3, #1
 8001e8c:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8001e8e:	4b80      	ldr	r3, [pc, #512]	@ (8002090 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001e90:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e92:	08db      	lsrs	r3, r3, #3
 8001e94:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8001e98:	68fa      	ldr	r2, [r7, #12]
 8001e9a:	fb02 f303 	mul.w	r3, r2, r3
 8001e9e:	ee07 3a90 	vmov	s15, r3
 8001ea2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001ea6:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8001eaa:	693b      	ldr	r3, [r7, #16]
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	f000 80e1 	beq.w	8002074 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8001eb2:	697b      	ldr	r3, [r7, #20]
 8001eb4:	2b02      	cmp	r3, #2
 8001eb6:	f000 8083 	beq.w	8001fc0 <HAL_RCC_GetSysClockFreq+0x204>
 8001eba:	697b      	ldr	r3, [r7, #20]
 8001ebc:	2b02      	cmp	r3, #2
 8001ebe:	f200 80a1 	bhi.w	8002004 <HAL_RCC_GetSysClockFreq+0x248>
 8001ec2:	697b      	ldr	r3, [r7, #20]
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d003      	beq.n	8001ed0 <HAL_RCC_GetSysClockFreq+0x114>
 8001ec8:	697b      	ldr	r3, [r7, #20]
 8001eca:	2b01      	cmp	r3, #1
 8001ecc:	d056      	beq.n	8001f7c <HAL_RCC_GetSysClockFreq+0x1c0>
 8001ece:	e099      	b.n	8002004 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8001ed0:	4b6f      	ldr	r3, [pc, #444]	@ (8002090 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	f003 0320 	and.w	r3, r3, #32
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d02d      	beq.n	8001f38 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8001edc:	4b6c      	ldr	r3, [pc, #432]	@ (8002090 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	08db      	lsrs	r3, r3, #3
 8001ee2:	f003 0303 	and.w	r3, r3, #3
 8001ee6:	4a6b      	ldr	r2, [pc, #428]	@ (8002094 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8001ee8:	fa22 f303 	lsr.w	r3, r2, r3
 8001eec:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	ee07 3a90 	vmov	s15, r3
 8001ef4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001ef8:	693b      	ldr	r3, [r7, #16]
 8001efa:	ee07 3a90 	vmov	s15, r3
 8001efe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001f02:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001f06:	4b62      	ldr	r3, [pc, #392]	@ (8002090 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001f08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f0a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001f0e:	ee07 3a90 	vmov	s15, r3
 8001f12:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001f16:	ed97 6a02 	vldr	s12, [r7, #8]
 8001f1a:	eddf 5a61 	vldr	s11, [pc, #388]	@ 80020a0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8001f1e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001f22:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001f26:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001f2a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001f2e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f32:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8001f36:	e087      	b.n	8002048 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8001f38:	693b      	ldr	r3, [r7, #16]
 8001f3a:	ee07 3a90 	vmov	s15, r3
 8001f3e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001f42:	eddf 6a58 	vldr	s13, [pc, #352]	@ 80020a4 <HAL_RCC_GetSysClockFreq+0x2e8>
 8001f46:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001f4a:	4b51      	ldr	r3, [pc, #324]	@ (8002090 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001f4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f4e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001f52:	ee07 3a90 	vmov	s15, r3
 8001f56:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001f5a:	ed97 6a02 	vldr	s12, [r7, #8]
 8001f5e:	eddf 5a50 	vldr	s11, [pc, #320]	@ 80020a0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8001f62:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001f66:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001f6a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001f6e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001f72:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f76:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8001f7a:	e065      	b.n	8002048 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8001f7c:	693b      	ldr	r3, [r7, #16]
 8001f7e:	ee07 3a90 	vmov	s15, r3
 8001f82:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001f86:	eddf 6a48 	vldr	s13, [pc, #288]	@ 80020a8 <HAL_RCC_GetSysClockFreq+0x2ec>
 8001f8a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001f8e:	4b40      	ldr	r3, [pc, #256]	@ (8002090 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001f90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f92:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001f96:	ee07 3a90 	vmov	s15, r3
 8001f9a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001f9e:	ed97 6a02 	vldr	s12, [r7, #8]
 8001fa2:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80020a0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8001fa6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001faa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001fae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001fb2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001fb6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001fba:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8001fbe:	e043      	b.n	8002048 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8001fc0:	693b      	ldr	r3, [r7, #16]
 8001fc2:	ee07 3a90 	vmov	s15, r3
 8001fc6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001fca:	eddf 6a38 	vldr	s13, [pc, #224]	@ 80020ac <HAL_RCC_GetSysClockFreq+0x2f0>
 8001fce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001fd2:	4b2f      	ldr	r3, [pc, #188]	@ (8002090 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001fd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fd6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001fda:	ee07 3a90 	vmov	s15, r3
 8001fde:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001fe2:	ed97 6a02 	vldr	s12, [r7, #8]
 8001fe6:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 80020a0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8001fea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001fee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001ff2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001ff6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001ffa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ffe:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002002:	e021      	b.n	8002048 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002004:	693b      	ldr	r3, [r7, #16]
 8002006:	ee07 3a90 	vmov	s15, r3
 800200a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800200e:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80020a8 <HAL_RCC_GetSysClockFreq+0x2ec>
 8002012:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002016:	4b1e      	ldr	r3, [pc, #120]	@ (8002090 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002018:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800201a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800201e:	ee07 3a90 	vmov	s15, r3
 8002022:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002026:	ed97 6a02 	vldr	s12, [r7, #8]
 800202a:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 80020a0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800202e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002032:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002036:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800203a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800203e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002042:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002046:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8002048:	4b11      	ldr	r3, [pc, #68]	@ (8002090 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800204a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800204c:	0a5b      	lsrs	r3, r3, #9
 800204e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002052:	3301      	adds	r3, #1
 8002054:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8002056:	683b      	ldr	r3, [r7, #0]
 8002058:	ee07 3a90 	vmov	s15, r3
 800205c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002060:	edd7 6a07 	vldr	s13, [r7, #28]
 8002064:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002068:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800206c:	ee17 3a90 	vmov	r3, s15
 8002070:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8002072:	e005      	b.n	8002080 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8002074:	2300      	movs	r3, #0
 8002076:	61bb      	str	r3, [r7, #24]
      break;
 8002078:	e002      	b.n	8002080 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800207a:	4b07      	ldr	r3, [pc, #28]	@ (8002098 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800207c:	61bb      	str	r3, [r7, #24]
      break;
 800207e:	bf00      	nop
  }

  return sysclockfreq;
 8002080:	69bb      	ldr	r3, [r7, #24]
}
 8002082:	4618      	mov	r0, r3
 8002084:	3724      	adds	r7, #36	@ 0x24
 8002086:	46bd      	mov	sp, r7
 8002088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208c:	4770      	bx	lr
 800208e:	bf00      	nop
 8002090:	58024400 	.word	0x58024400
 8002094:	03d09000 	.word	0x03d09000
 8002098:	003d0900 	.word	0x003d0900
 800209c:	017d7840 	.word	0x017d7840
 80020a0:	46000000 	.word	0x46000000
 80020a4:	4c742400 	.word	0x4c742400
 80020a8:	4a742400 	.word	0x4a742400
 80020ac:	4bbebc20 	.word	0x4bbebc20

080020b0 <ResMgr_Init>:
  * @param  SendFunct : function pointer used to send message to the other core
  * @param  Callback  : function pointer used to publish the status to user side
  * @retval Return Status
  */
ResMgr_Status_t  ResMgr_Init(ResMgrSendMsg_t SendFunct, ResMgrCallback_t Callback)
{
 80020b0:	b580      	push	{r7, lr}
 80020b2:	b084      	sub	sp, #16
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	6078      	str	r0, [r7, #4]
 80020b8:	6039      	str	r1, [r7, #0]
  ResMgr_Status_t ret = RESMGR_OK;
 80020ba:	2300      	movs	r3, #0
 80020bc:	73fb      	strb	r3, [r7, #15]
  uint32_t count = 0;
 80020be:	2300      	movs	r3, #0
 80020c0:	60bb      	str	r3, [r7, #8]
  /* lock table modification */
  RESMGR_TBL_LOCK(RESMGR_ID_RESMGR_TABLE);
 80020c2:	201f      	movs	r0, #31
 80020c4:	f7fe ffe2 	bl	800108c <HAL_HSEM_FastTake>
 80020c8:	4603      	mov	r3, r0
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d1f9      	bne.n	80020c2 <ResMgr_Init+0x12>

  /* Check whether the resource is free */
  if(ResMgr_Tbl[RESMGR_ID_RESMGR_TABLE].Ctx.State != RESMGR_STATE_TBL_INIT)
 80020ce:	4b43      	ldr	r3, [pc, #268]	@ (80021dc <ResMgr_Init+0x12c>)
 80020d0:	f8d3 31c0 	ldr.w	r3, [r3, #448]	@ 0x1c0
 80020d4:	2b5a      	cmp	r3, #90	@ 0x5a
 80020d6:	d062      	beq.n	800219e <ResMgr_Init+0xee>
  {

#if defined(RESMGR_USE_DEFAULT_TBL)
    for( ; count < RESMGR_ENTRY_NBR ; count++)
 80020d8:	e05a      	b.n	8002190 <ResMgr_Init+0xe0>
    {
      if(Default_ResTbl[count] != RES_DEFAULT_ASSIGN_NONE)
 80020da:	4a41      	ldr	r2, [pc, #260]	@ (80021e0 <ResMgr_Init+0x130>)
 80020dc:	68bb      	ldr	r3, [r7, #8]
 80020de:	4413      	add	r3, r2
 80020e0:	781b      	ldrb	r3, [r3, #0]
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d02a      	beq.n	800213c <ResMgr_Init+0x8c>
      {
        ResMgr_Tbl[count].Ctx.State = RESMGR_STATE_ASSIGNED;
 80020e6:	493d      	ldr	r1, [pc, #244]	@ (80021dc <ResMgr_Init+0x12c>)
 80020e8:	68ba      	ldr	r2, [r7, #8]
 80020ea:	4613      	mov	r3, r2
 80020ec:	009b      	lsls	r3, r3, #2
 80020ee:	4413      	add	r3, r2
 80020f0:	009b      	lsls	r3, r3, #2
 80020f2:	440b      	add	r3, r1
 80020f4:	3308      	adds	r3, #8
 80020f6:	2201      	movs	r2, #1
 80020f8:	601a      	str	r2, [r3, #0]
        if ( Default_ResTbl[count]== RES_DEFAULT_ASSIGN_CPU1)
 80020fa:	4a39      	ldr	r2, [pc, #228]	@ (80021e0 <ResMgr_Init+0x130>)
 80020fc:	68bb      	ldr	r3, [r7, #8]
 80020fe:	4413      	add	r3, r2
 8002100:	781b      	ldrb	r3, [r3, #0]
 8002102:	2b01      	cmp	r3, #1
 8002104:	d109      	bne.n	800211a <ResMgr_Init+0x6a>
        {
          ResMgr_Tbl[count].Ctx.Flags = RESMGR_FLAGS_CPU1;
 8002106:	4935      	ldr	r1, [pc, #212]	@ (80021dc <ResMgr_Init+0x12c>)
 8002108:	68ba      	ldr	r2, [r7, #8]
 800210a:	4613      	mov	r3, r2
 800210c:	009b      	lsls	r3, r3, #2
 800210e:	4413      	add	r3, r2
 8002110:	009b      	lsls	r3, r3, #2
 8002112:	440b      	add	r3, r1
 8002114:	3304      	adds	r3, #4
 8002116:	2208      	movs	r2, #8
 8002118:	601a      	str	r2, [r3, #0]
        }
        if ( Default_ResTbl[count]== RES_DEFAULT_ASSIGN_CPU2)
 800211a:	4a31      	ldr	r2, [pc, #196]	@ (80021e0 <ResMgr_Init+0x130>)
 800211c:	68bb      	ldr	r3, [r7, #8]
 800211e:	4413      	add	r3, r2
 8002120:	781b      	ldrb	r3, [r3, #0]
 8002122:	2b02      	cmp	r3, #2
 8002124:	d11e      	bne.n	8002164 <ResMgr_Init+0xb4>
        {
          ResMgr_Tbl[count].Ctx.Flags = RESMGR_FLAGS_CPU2;
 8002126:	492d      	ldr	r1, [pc, #180]	@ (80021dc <ResMgr_Init+0x12c>)
 8002128:	68ba      	ldr	r2, [r7, #8]
 800212a:	4613      	mov	r3, r2
 800212c:	009b      	lsls	r3, r3, #2
 800212e:	4413      	add	r3, r2
 8002130:	009b      	lsls	r3, r3, #2
 8002132:	440b      	add	r3, r1
 8002134:	3304      	adds	r3, #4
 8002136:	2210      	movs	r2, #16
 8002138:	601a      	str	r2, [r3, #0]
 800213a:	e013      	b.n	8002164 <ResMgr_Init+0xb4>
        }
      }
      else
      {
        ResMgr_Tbl[count].Ctx.State = RESMGR_STATE_RELEASED;
 800213c:	4927      	ldr	r1, [pc, #156]	@ (80021dc <ResMgr_Init+0x12c>)
 800213e:	68ba      	ldr	r2, [r7, #8]
 8002140:	4613      	mov	r3, r2
 8002142:	009b      	lsls	r3, r3, #2
 8002144:	4413      	add	r3, r2
 8002146:	009b      	lsls	r3, r3, #2
 8002148:	440b      	add	r3, r1
 800214a:	3308      	adds	r3, #8
 800214c:	2200      	movs	r2, #0
 800214e:	601a      	str	r2, [r3, #0]
        ResMgr_Tbl[count].Ctx.Flags = 0;
 8002150:	4922      	ldr	r1, [pc, #136]	@ (80021dc <ResMgr_Init+0x12c>)
 8002152:	68ba      	ldr	r2, [r7, #8]
 8002154:	4613      	mov	r3, r2
 8002156:	009b      	lsls	r3, r3, #2
 8002158:	4413      	add	r3, r2
 800215a:	009b      	lsls	r3, r3, #2
 800215c:	440b      	add	r3, r1
 800215e:	3304      	adds	r3, #4
 8002160:	2200      	movs	r2, #0
 8002162:	601a      	str	r2, [r3, #0]
      }
      ResMgr_Tbl[count].Spinlock = 0;
 8002164:	491d      	ldr	r1, [pc, #116]	@ (80021dc <ResMgr_Init+0x12c>)
 8002166:	68ba      	ldr	r2, [r7, #8]
 8002168:	4613      	mov	r3, r2
 800216a:	009b      	lsls	r3, r3, #2
 800216c:	4413      	add	r3, r2
 800216e:	009b      	lsls	r3, r3, #2
 8002170:	440b      	add	r3, r1
 8002172:	2200      	movs	r2, #0
 8002174:	601a      	str	r2, [r3, #0]
      ResMgr_Tbl[count].Ctx.pHandle = NULL;
 8002176:	4919      	ldr	r1, [pc, #100]	@ (80021dc <ResMgr_Init+0x12c>)
 8002178:	68ba      	ldr	r2, [r7, #8]
 800217a:	4613      	mov	r3, r2
 800217c:	009b      	lsls	r3, r3, #2
 800217e:	4413      	add	r3, r2
 8002180:	009b      	lsls	r3, r3, #2
 8002182:	440b      	add	r3, r1
 8002184:	3310      	adds	r3, #16
 8002186:	2200      	movs	r2, #0
 8002188:	601a      	str	r2, [r3, #0]
    for( ; count < RESMGR_ENTRY_NBR ; count++)
 800218a:	68bb      	ldr	r3, [r7, #8]
 800218c:	3301      	adds	r3, #1
 800218e:	60bb      	str	r3, [r7, #8]
 8002190:	68bb      	ldr	r3, [r7, #8]
 8002192:	2b16      	cmp	r3, #22
 8002194:	d9a1      	bls.n	80020da <ResMgr_Init+0x2a>
      ResMgr_Tbl[count].Ctx.Flags = 0;
      ResMgr_Tbl[count].Ctx.State = RESMGR_STATE_RELEASED;
      ResMgr_Tbl[count].Ctx.pHandle = NULL;
    }
#endif /* RESMGR_USE_DEFAULT_TBL */
    ResMgr_Tbl[RESMGR_ID_RESMGR_TABLE].Ctx.State = RESMGR_STATE_TBL_INIT;
 8002196:	4b11      	ldr	r3, [pc, #68]	@ (80021dc <ResMgr_Init+0x12c>)
 8002198:	225a      	movs	r2, #90	@ 0x5a
 800219a:	f8c3 21c0 	str.w	r2, [r3, #448]	@ 0x1c0
  }

  RESMGR_TBL_UNLOCK(RESMGR_ID_RESMGR_TABLE);
 800219e:	2100      	movs	r1, #0
 80021a0:	201f      	movs	r0, #31
 80021a2:	f7fe ff8d 	bl	80010c0 <HAL_HSEM_Release>

  if((SendFunct != NULL) || (Callback != NULL))
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d102      	bne.n	80021b2 <ResMgr_Init+0x102>
 80021ac:	683b      	ldr	r3, [r7, #0]
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d00c      	beq.n	80021cc <ResMgr_Init+0x11c>
  {
    ResMgrSendMsgFunct = SendFunct;
 80021b2:	4a0c      	ldr	r2, [pc, #48]	@ (80021e4 <ResMgr_Init+0x134>)
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	6013      	str	r3, [r2, #0]
    ResMgrCallbackFunct = Callback;
 80021b8:	4a0b      	ldr	r2, [pc, #44]	@ (80021e8 <ResMgr_Init+0x138>)
 80021ba:	683b      	ldr	r3, [r7, #0]
 80021bc:	6013      	str	r3, [r2, #0]
    ResMgrCallbackFunct(RESMGR_ID_ALL, RESMGR_MSG_INIT);
 80021be:	4b0a      	ldr	r3, [pc, #40]	@ (80021e8 <ResMgr_Init+0x138>)
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	2100      	movs	r1, #0
 80021c4:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 80021c8:	4798      	blx	r3
 80021ca:	e001      	b.n	80021d0 <ResMgr_Init+0x120>
  }
  else
  {
    ret = RESMGR_ERROR;
 80021cc:	2301      	movs	r3, #1
 80021ce:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 80021d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80021d2:	4618      	mov	r0, r3
 80021d4:	3710      	adds	r7, #16
 80021d6:	46bd      	mov	sp, r7
 80021d8:	bd80      	pop	{r7, pc}
 80021da:	bf00      	nop
 80021dc:	24000010 	.word	0x24000010
 80021e0:	0800226c 	.word	0x0800226c
 80021e4:	240001fc 	.word	0x240001fc
 80021e8:	24000200 	.word	0x24000200

080021ec <memset>:
 80021ec:	4402      	add	r2, r0
 80021ee:	4603      	mov	r3, r0
 80021f0:	4293      	cmp	r3, r2
 80021f2:	d100      	bne.n	80021f6 <memset+0xa>
 80021f4:	4770      	bx	lr
 80021f6:	f803 1b01 	strb.w	r1, [r3], #1
 80021fa:	e7f9      	b.n	80021f0 <memset+0x4>

080021fc <__libc_init_array>:
 80021fc:	b570      	push	{r4, r5, r6, lr}
 80021fe:	4d0d      	ldr	r5, [pc, #52]	@ (8002234 <__libc_init_array+0x38>)
 8002200:	4c0d      	ldr	r4, [pc, #52]	@ (8002238 <__libc_init_array+0x3c>)
 8002202:	1b64      	subs	r4, r4, r5
 8002204:	10a4      	asrs	r4, r4, #2
 8002206:	2600      	movs	r6, #0
 8002208:	42a6      	cmp	r6, r4
 800220a:	d109      	bne.n	8002220 <__libc_init_array+0x24>
 800220c:	4d0b      	ldr	r5, [pc, #44]	@ (800223c <__libc_init_array+0x40>)
 800220e:	4c0c      	ldr	r4, [pc, #48]	@ (8002240 <__libc_init_array+0x44>)
 8002210:	f000 f818 	bl	8002244 <_init>
 8002214:	1b64      	subs	r4, r4, r5
 8002216:	10a4      	asrs	r4, r4, #2
 8002218:	2600      	movs	r6, #0
 800221a:	42a6      	cmp	r6, r4
 800221c:	d105      	bne.n	800222a <__libc_init_array+0x2e>
 800221e:	bd70      	pop	{r4, r5, r6, pc}
 8002220:	f855 3b04 	ldr.w	r3, [r5], #4
 8002224:	4798      	blx	r3
 8002226:	3601      	adds	r6, #1
 8002228:	e7ee      	b.n	8002208 <__libc_init_array+0xc>
 800222a:	f855 3b04 	ldr.w	r3, [r5], #4
 800222e:	4798      	blx	r3
 8002230:	3601      	adds	r6, #1
 8002232:	e7f2      	b.n	800221a <__libc_init_array+0x1e>
 8002234:	08002284 	.word	0x08002284
 8002238:	08002284 	.word	0x08002284
 800223c:	08002284 	.word	0x08002284
 8002240:	08002288 	.word	0x08002288

08002244 <_init>:
 8002244:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002246:	bf00      	nop
 8002248:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800224a:	bc08      	pop	{r3}
 800224c:	469e      	mov	lr, r3
 800224e:	4770      	bx	lr

08002250 <_fini>:
 8002250:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002252:	bf00      	nop
 8002254:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002256:	bc08      	pop	{r3}
 8002258:	469e      	mov	lr, r3
 800225a:	4770      	bx	lr
