EESchema-LIBRARY Version 2.3
#encoding utf-8
#
# MKE02Z64VLD2
#
DEF MKE02Z64VLD2 U 0 40 Y Y 1 F N
F0 "U" -425 1950 60 H V C CNN
F1 "MKE02Z64VLD2" 125 1950 60 H V C CNN
F2 "myelin-kicad:Kinetis_VLD_LQFP-44_by_hand" 0 -2150 60 H I C CNN
F3 "" 825 250 60 H V C CNN
DRAW
T 0 -1375 550 60 0 0 0 Connect~VSSA~to~VREFL  Italic 0 L C
T 0 -1375 1400 60 0 0 0 Decouple~each~VDD/VSS~pair  Normal 0 L C
T 0 -300 1000 60 0 0 0 Disable~nNMI~if~unused  Normal 0 C C
T 0 -1400 -950 60 0 0 0 Pull~up~nRESET  Normal 0 L C
T 0 -1400 -1400 60 0 0 0 SWD_CLK~needs~ext~pulldown  Normal 0 L C
T 0 -1400 -1175 60 0 0 0 SWD_DIO~is~pulled~up~internally~(RM~9.2)  Normal 0 L C
S -1450 2050 1450 -2050 0 0 0 N
X PTD1/KB1_P1/FTM2_CH3/SPI1_MOSI 1 1650 1800 200 L 50 50 1 1 B
X PTD0/KB1_P0/FTM2_CH2/SPI1_SCK 2 1650 1700 200 L 50 50 1 1 B
X PTE7/FTM2_CLK/FTM1_CH1 3 1650 1600 200 L 50 50 1 1 B
X PTH2/BUSOUT/FTM1_CH0 4 1650 1500 200 L 50 50 1 1 B
X VDD 5 -1650 1700 200 R 50 50 1 1 B
X VDDA/VREFH 6 -1650 850 200 R 50 50 1 1 B
X VREFL 7 -1650 650 200 R 50 50 1 1 B
X VSSA/VSS 8 -1650 750 200 R 50 50 1 1 B
X PTB7/I2C0_SCL/EXTAL 9 1650 1400 200 L 50 50 1 1 B
X PTB6/I2C0_SDA/XTAL 10 1650 1300 200 L 50 50 1 1 B
X PTC0/FTM2_CH0/ADC0_SE8 20 1650 400 200 L 50 50 1 1 B
X PTD3/KBI1_P3/SPI1_PCS0 30 1650 -400 200 L 50 50 1 1 B
X PTE0(HC)/SPI0_SCK/FTM1_CLK 40 1650 -1400 200 L 50 50 1 1 B
X VSS 11 -1650 1600 200 R 50 50 1 1 B
X PTB3/KBI0_P7/SPI0_MOSI/FTM0_CH1/ADC0_SE7 21 1650 300 200 L 50 50 1 1 B
X PTD2/KBI1_P2/SPI1_MISO 31 1650 -500 200 L 50 50 1 1 B
X PTC5/FTM1_CH1/RTCO 41 1650 -1500 200 L 50 50 1 1 B
X PTB5(HC)/FTM2_CH5/SPI0_PCS0/ACMP1_OUT 12 1650 1200 200 L 50 50 1 1 B
X PTB2/KBI0_P6/SPI0_SCK/FTM0_CH0/ADC0_SE6 22 1650 200 200 L 50 50 1 1 B
X PTA3(OD)/KBI0_P3/UART0_TX/I2C0_SCL 32 1650 -600 200 L 50 50 1 1 B
X PTC4/RTCO/FTM1_CH0/ACMP0_IN2/SWD_CLK 42 -1650 -1500 200 R 50 50 1 1 B
X PTB4(HC)/FTM2_CH4/SPI0_MISO/nNMI/ACMP1_IN2 13 1650 1100 200 L 50 50 1 1 B
X PTB1/KBI0_P5/UART0_TX/ADC0_SE5 23 1650 100 200 L 50 50 1 1 B
X PTA2(OD)/KBI0_P2/UART0_RX/I2C0_SDA 33 1650 -700 200 L 50 50 1 1 B
X PTA5/IRQ/FTM0_CLK/nRESET 43 -1650 -1050 200 R 50 50 1 1 B
X PTC3/FTM2_CH3/ADC0_SE11 14 1650 1000 200 L 50 50 1 1 B
X PTB0/KBI0_P4/UART0_RX/ADC0_SE4 24 1650 0 200 L 50 50 1 1 B
X PTA1/KBI0_P1/FTM0_CH1/ACMP0_IN1/ADC0_SE1 34 1650 -800 200 L 50 50 1 1 B
X PTA4/ACMP0_OUT/SWD_DIO 44 -1650 -1275 200 R 50 50 1 1 B
X PTC2/FTM2_CH2/ADC0_SE10 15 1650 900 200 L 50 50 1 1 B
X PTA7/FTM2_FLT2/ACMP1_IN1/ADC0_SE3 25 1650 -100 200 L 50 50 1 1 B
X PTA0/KBI0_P0/FTM0_CH0/ACMP0_IN0/ADC0_SE0 35 1650 -900 200 L 50 50 1 1 B
X PTD7/KBI1_P7/UART2_TX 16 1650 800 200 L 50 50 1 1 B
X PTA6/FTM2_FLT1/ACMP1_IN0/ADC0_SE2 26 1650 -200 200 L 50 50 1 1 B
X PTC7/UART1_TX 36 1650 -1000 200 L 50 50 1 1 B
X PTD6/KBI1_P6/UART2_RX 17 1650 700 200 L 50 50 1 1 B
X VSS 27 -1650 1500 200 R 50 50 1 1 B
X PTC6/UART1_RX 37 1650 -1100 200 L 50 50 1 1 B
X PTD5/KBI1_P5 18 1650 600 200 L 50 50 1 1 B
X VDD 28 -1650 1800 200 R 50 50 1 1 B
X PTE2/SPI0_MISO 38 1650 -1200 200 L 50 50 1 1 B
X PTC1/FTM2_CH1/ADC0_SE9 19 1650 500 200 L 50 50 1 1 B
X PTD4/KBI1_P4 29 1650 -300 200 L 50 50 1 1 B
X PTE1(HC)/SPI0_MOSI 39 1650 -1300 200 L 50 50 1 1 B
ENDDRAW
ENDDEF
#
#End Library
