xpm_memory.sv,systemverilog,xpm,../../../../../../../../../../../Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="C:/Xilinx/2025.1/Vivado/data/rsb/busdef"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../../../Xilinx/2025.1/Vivado/data/ip/xpm/xpm_VCOMP.vhd,incdir="C:/Xilinx/2025.1/Vivado/data/rsb/busdef"
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_11,../../../ipstatic/simulation/blk_mem_gen_v8_4.v,incdir="C:/Xilinx/2025.1/Vivado/data/rsb/busdef"
DataRam.v,verilog,xil_defaultlib,../../../../hw.gen/sources_1/ip/DataRam/sim/DataRam.v,incdir="C:/Xilinx/2025.1/Vivado/data/rsb/busdef"
glbl.v,Verilog,xil_defaultlib,glbl.v
