Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Jan 14 23:49:56 2024
| Host         : DESKTOP-94J4BL7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mainTop_timing_summary_routed.rpt -pb mainTop_timing_summary_routed.pb -rpx mainTop_timing_summary_routed.rpx -warn_on_violation
| Design       : mainTop
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-16  Warning   Large setup violation           146         
TIMING-18  Warning   Missing input or output delay   18          
TIMING-20  Warning   Non-clocked latch               90          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (176)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (89)
5. checking no_input_delay (2)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (176)
--------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: divider_fp/norm/mantisa/NrPozShift_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: divider_fp/norm/mantisa/NrPozShift_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: divider_fp/norm/mantisa/NrPozShift_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: divider_fp/norm/mantisa/NrPozShift_reg[31]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: divider_fp/norm/mantisa/NrPozShift_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: divider_fp/norm/mantisa/NrPozShift_reg[4]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: divider_fp/norm/uc_norm/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: divider_fp/norm/uc_norm/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: divider_fp/norm/uc_norm/FSM_onehot_state_reg[4]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: divider_fp/uc_main/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: divider_fp/uc_main/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: divider_fp/uc_main/FSM_sequential_state_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (89)
-------------------------------------------------
 There are 89 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.579     -620.815                    146                  628        0.108        0.000                      0                  628        4.500        0.000                       0                   331  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -4.579     -620.815                    146                  628        0.108        0.000                      0                  628        4.500        0.000                       0                   331  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          146  Failing Endpoints,  Worst Slack       -4.579ns,  Total Violation     -620.815ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.579ns  (required time - arrival time)
  Source:                 divider_fp/divide/uc/FSM_sequential_state_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_fp/divide/regDepl1/Qout_reg[83]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.438ns  (logic 4.300ns (29.782%)  route 10.138ns (70.218%))
  Logic Levels:           31  (LUT4=1 LUT6=30)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.635     5.238    divider_fp/divide/uc/Clk_IBUF_BUFG
    SLICE_X44Y94         FDCE                                         r  divider_fp/divide/uc/FSM_sequential_state_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDCE (Prop_fdce_C_Q)         0.456     5.694 r  divider_fp/divide/uc/FSM_sequential_state_reg[1]_replica/Q
                         net (fo=1, routed)           0.800     6.494    divider_fp/divide/uc/Q[0]_repN
    SLICE_X45Y95         LUT6 (Prop_lut6_I1_O)        0.124     6.618 r  divider_fp/divide/uc/Qout[1]_i_3/O
                         net (fo=4, routed)           0.300     6.917    divider_fp/divide/regDepl1/Qout_reg[3]_1
    SLICE_X43Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.041 r  divider_fp/divide/regDepl1/Qout[6]_i_5/O
                         net (fo=1, routed)           0.263     7.304    divider_fp/divide/regDepl1/Qout[6]_i_5_n_0
    SLICE_X43Y95         LUT6 (Prop_lut6_I1_O)        0.124     7.428 r  divider_fp/divide/regDepl1/Qout[6]_i_3/O
                         net (fo=4, routed)           0.178     7.607    divider_fp/divide/regDepl1/Qout[6]_i_3_n_0
    SLICE_X43Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.731 r  divider_fp/divide/regDepl1/Qout[11]_i_5/O
                         net (fo=1, routed)           0.413     8.144    divider_fp/divide/regDepl1/Qout[11]_i_5_n_0
    SLICE_X43Y94         LUT6 (Prop_lut6_I1_O)        0.124     8.268 r  divider_fp/divide/regDepl1/Qout[11]_i_3/O
                         net (fo=4, routed)           0.164     8.431    divider_fp/divide/regDepl1/Qout[11]_i_3_n_0
    SLICE_X43Y94         LUT6 (Prop_lut6_I5_O)        0.124     8.555 r  divider_fp/divide/regDepl1/Qout[16]_i_5/O
                         net (fo=1, routed)           0.312     8.867    divider_fp/divide/regDepl1/Qout[16]_i_5_n_0
    SLICE_X41Y95         LUT6 (Prop_lut6_I1_O)        0.124     8.991 r  divider_fp/divide/regDepl1/Qout[16]_i_3/O
                         net (fo=4, routed)           0.164     9.155    divider_fp/divide/regDepl1/Qout[16]_i_3_n_0
    SLICE_X41Y95         LUT6 (Prop_lut6_I5_O)        0.124     9.279 r  divider_fp/divide/regDepl1/Qout[21]_i_5/O
                         net (fo=1, routed)           0.303     9.583    divider_fp/divide/regDepl1/Qout[21]_i_5_n_0
    SLICE_X40Y96         LUT6 (Prop_lut6_I1_O)        0.124     9.707 r  divider_fp/divide/regDepl1/Qout[21]_i_3/O
                         net (fo=4, routed)           0.312    10.018    divider_fp/divide/regDepl1/Qout[21]_i_3_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I5_O)        0.124    10.142 r  divider_fp/divide/regDepl1/Qout[26]_i_5/O
                         net (fo=1, routed)           0.294    10.437    divider_fp/divide/regDepl1/Qout[26]_i_5_n_0
    SLICE_X38Y96         LUT6 (Prop_lut6_I1_O)        0.124    10.561 r  divider_fp/divide/regDepl1/Qout[26]_i_3/O
                         net (fo=4, routed)           0.330    10.891    divider_fp/divide/regDepl1/Qout[26]_i_3_n_0
    SLICE_X40Y97         LUT6 (Prop_lut6_I5_O)        0.124    11.015 r  divider_fp/divide/regDepl1/Qout[31]_i_5/O
                         net (fo=1, routed)           0.162    11.176    divider_fp/divide/regDepl1/Qout[31]_i_5_n_0
    SLICE_X40Y97         LUT6 (Prop_lut6_I1_O)        0.124    11.300 r  divider_fp/divide/regDepl1/Qout[31]_i_3/O
                         net (fo=4, routed)           0.302    11.603    divider_fp/divide/regDepl1/Qout[31]_i_3_n_0
    SLICE_X39Y97         LUT6 (Prop_lut6_I5_O)        0.124    11.727 r  divider_fp/divide/regDepl1/Qout[36]_i_5/O
                         net (fo=1, routed)           0.151    11.878    divider_fp/divide/regDepl1/Qout[36]_i_5_n_0
    SLICE_X39Y97         LUT6 (Prop_lut6_I1_O)        0.124    12.002 r  divider_fp/divide/regDepl1/Qout[36]_i_3/O
                         net (fo=4, routed)           0.305    12.307    divider_fp/divide/regDepl1/Qout[36]_i_3_n_0
    SLICE_X41Y97         LUT6 (Prop_lut6_I5_O)        0.124    12.431 r  divider_fp/divide/regDepl1/Qout[41]_i_5/O
                         net (fo=1, routed)           0.313    12.745    divider_fp/divide/regDepl1/Qout[41]_i_5_n_0
    SLICE_X36Y97         LUT6 (Prop_lut6_I1_O)        0.124    12.869 r  divider_fp/divide/regDepl1/Qout[41]_i_3/O
                         net (fo=4, routed)           0.185    13.053    divider_fp/divide/regDepl1/Qout[41]_i_3_n_0
    SLICE_X36Y97         LUT6 (Prop_lut6_I5_O)        0.124    13.177 r  divider_fp/divide/regDepl1/Qout[46]_i_5/O
                         net (fo=1, routed)           0.161    13.339    divider_fp/divide/regDepl1/Qout[46]_i_5_n_0
    SLICE_X36Y97         LUT6 (Prop_lut6_I1_O)        0.124    13.463 r  divider_fp/divide/regDepl1/Qout[46]_i_2/O
                         net (fo=4, routed)           0.315    13.778    divider_fp/divide/regDepl1/Qout[46]_i_2_n_0
    SLICE_X37Y97         LUT6 (Prop_lut6_I5_O)        0.124    13.902 r  divider_fp/divide/regDepl1/Qout[57]_i_7/O
                         net (fo=1, routed)           0.289    14.191    divider_fp/divide/regDepl3/Qout[62]_i_7
    SLICE_X37Y98         LUT6 (Prop_lut6_I1_O)        0.124    14.315 r  divider_fp/divide/regDepl3/Qout[57]_i_5/O
                         net (fo=2, routed)           0.311    14.626    divider_fp/divide/regDepl1/Qout[62]_i_5
    SLICE_X37Y100        LUT6 (Prop_lut6_I5_O)        0.124    14.750 r  divider_fp/divide/regDepl1/Qout[62]_i_7/O
                         net (fo=1, routed)           0.311    15.061    divider_fp/divide/regDepl3/Qout[67]_i_7
    SLICE_X38Y100        LUT6 (Prop_lut6_I1_O)        0.124    15.185 r  divider_fp/divide/regDepl3/Qout[62]_i_5/O
                         net (fo=2, routed)           0.301    15.486    divider_fp/divide/regDepl1/Qout[67]_i_5
    SLICE_X39Y101        LUT6 (Prop_lut6_I5_O)        0.124    15.610 r  divider_fp/divide/regDepl1/Qout[67]_i_7/O
                         net (fo=1, routed)           0.154    15.764    divider_fp/divide/regDepl3/Qout[71]_i_9
    SLICE_X39Y101        LUT6 (Prop_lut6_I1_O)        0.124    15.888 r  divider_fp/divide/regDepl3/Qout[67]_i_5/O
                         net (fo=2, routed)           0.304    16.193    divider_fp/divide/regDepl1/Qout[71]_i_7
    SLICE_X40Y101        LUT6 (Prop_lut6_I5_O)        0.124    16.317 r  divider_fp/divide/regDepl1/Qout[71]_i_9/O
                         net (fo=1, routed)           0.547    16.864    divider_fp/divide/regDepl3/Qout[71]_i_5
    SLICE_X45Y102        LUT6 (Prop_lut6_I1_O)        0.124    16.988 r  divider_fp/divide/regDepl3/Qout[71]_i_7/O
                         net (fo=2, routed)           0.300    17.288    divider_fp/divide/regDepl1/Qout[71]_i_3
    SLICE_X43Y102        LUT6 (Prop_lut6_I5_O)        0.124    17.412 r  divider_fp/divide/regDepl1/Qout[71]_i_5/O
                         net (fo=1, routed)           0.282    17.694    divider_fp/divide/regDepl3/Qout_reg[71]_0
    SLICE_X45Y102        LUT6 (Prop_lut6_I1_O)        0.124    17.818 r  divider_fp/divide/regDepl3/Qout[71]_i_3/O
                         net (fo=8, routed)           0.662    18.480    divider_fp/divide/regDepl1/Qout_reg[77]_1
    SLICE_X46Y99         LUT6 (Prop_lut6_I4_O)        0.124    18.604 r  divider_fp/divide/regDepl1/FSM_sequential_state[0]_i_2_comp_4/O
                         net (fo=143, routed)         0.948    19.552    divider_fp/divide/regDepl1/Sgn
    SLICE_X45Y103        LUT4 (Prop_lut4_I0_O)        0.124    19.676 r  divider_fp/divide/regDepl1/Qout[83]_i_1/O
                         net (fo=1, routed)           0.000    19.676    divider_fp/divide/regDepl1/p_1_in[83]
    SLICE_X45Y103        FDRE                                         r  divider_fp/divide/regDepl1/Qout_reg[83]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.499    14.921    divider_fp/divide/regDepl1/Clk_IBUF_BUFG
    SLICE_X45Y103        FDRE                                         r  divider_fp/divide/regDepl1/Qout_reg[83]/C
                         clock pessimism              0.180    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X45Y103        FDRE (Setup_fdre_C_D)        0.031    15.097    divider_fp/divide/regDepl1/Qout_reg[83]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                         -19.676    
  -------------------------------------------------------------------
                         slack                                 -4.579    

Slack (VIOLATED) :        -4.573ns  (required time - arrival time)
  Source:                 divider_fp/divide/uc/FSM_sequential_state_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_fp/divide/regDepl1/Qout_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.530ns  (logic 4.300ns (29.594%)  route 10.230ns (70.406%))
  Logic Levels:           31  (LUT6=31)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.635     5.238    divider_fp/divide/uc/Clk_IBUF_BUFG
    SLICE_X44Y94         FDCE                                         r  divider_fp/divide/uc/FSM_sequential_state_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDCE (Prop_fdce_C_Q)         0.456     5.694 r  divider_fp/divide/uc/FSM_sequential_state_reg[1]_replica/Q
                         net (fo=1, routed)           0.800     6.494    divider_fp/divide/uc/Q[0]_repN
    SLICE_X45Y95         LUT6 (Prop_lut6_I1_O)        0.124     6.618 r  divider_fp/divide/uc/Qout[1]_i_3/O
                         net (fo=4, routed)           0.300     6.917    divider_fp/divide/regDepl1/Qout_reg[3]_1
    SLICE_X43Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.041 r  divider_fp/divide/regDepl1/Qout[6]_i_5/O
                         net (fo=1, routed)           0.263     7.304    divider_fp/divide/regDepl1/Qout[6]_i_5_n_0
    SLICE_X43Y95         LUT6 (Prop_lut6_I1_O)        0.124     7.428 r  divider_fp/divide/regDepl1/Qout[6]_i_3/O
                         net (fo=4, routed)           0.178     7.607    divider_fp/divide/regDepl1/Qout[6]_i_3_n_0
    SLICE_X43Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.731 r  divider_fp/divide/regDepl1/Qout[11]_i_5/O
                         net (fo=1, routed)           0.413     8.144    divider_fp/divide/regDepl1/Qout[11]_i_5_n_0
    SLICE_X43Y94         LUT6 (Prop_lut6_I1_O)        0.124     8.268 r  divider_fp/divide/regDepl1/Qout[11]_i_3/O
                         net (fo=4, routed)           0.164     8.431    divider_fp/divide/regDepl1/Qout[11]_i_3_n_0
    SLICE_X43Y94         LUT6 (Prop_lut6_I5_O)        0.124     8.555 r  divider_fp/divide/regDepl1/Qout[16]_i_5/O
                         net (fo=1, routed)           0.312     8.867    divider_fp/divide/regDepl1/Qout[16]_i_5_n_0
    SLICE_X41Y95         LUT6 (Prop_lut6_I1_O)        0.124     8.991 r  divider_fp/divide/regDepl1/Qout[16]_i_3/O
                         net (fo=4, routed)           0.164     9.155    divider_fp/divide/regDepl1/Qout[16]_i_3_n_0
    SLICE_X41Y95         LUT6 (Prop_lut6_I5_O)        0.124     9.279 r  divider_fp/divide/regDepl1/Qout[21]_i_5/O
                         net (fo=1, routed)           0.303     9.583    divider_fp/divide/regDepl1/Qout[21]_i_5_n_0
    SLICE_X40Y96         LUT6 (Prop_lut6_I1_O)        0.124     9.707 r  divider_fp/divide/regDepl1/Qout[21]_i_3/O
                         net (fo=4, routed)           0.312    10.018    divider_fp/divide/regDepl1/Qout[21]_i_3_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I5_O)        0.124    10.142 r  divider_fp/divide/regDepl1/Qout[26]_i_5/O
                         net (fo=1, routed)           0.294    10.437    divider_fp/divide/regDepl1/Qout[26]_i_5_n_0
    SLICE_X38Y96         LUT6 (Prop_lut6_I1_O)        0.124    10.561 r  divider_fp/divide/regDepl1/Qout[26]_i_3/O
                         net (fo=4, routed)           0.330    10.891    divider_fp/divide/regDepl1/Qout[26]_i_3_n_0
    SLICE_X40Y97         LUT6 (Prop_lut6_I5_O)        0.124    11.015 r  divider_fp/divide/regDepl1/Qout[31]_i_5/O
                         net (fo=1, routed)           0.162    11.176    divider_fp/divide/regDepl1/Qout[31]_i_5_n_0
    SLICE_X40Y97         LUT6 (Prop_lut6_I1_O)        0.124    11.300 r  divider_fp/divide/regDepl1/Qout[31]_i_3/O
                         net (fo=4, routed)           0.302    11.603    divider_fp/divide/regDepl1/Qout[31]_i_3_n_0
    SLICE_X39Y97         LUT6 (Prop_lut6_I5_O)        0.124    11.727 r  divider_fp/divide/regDepl1/Qout[36]_i_5/O
                         net (fo=1, routed)           0.151    11.878    divider_fp/divide/regDepl1/Qout[36]_i_5_n_0
    SLICE_X39Y97         LUT6 (Prop_lut6_I1_O)        0.124    12.002 r  divider_fp/divide/regDepl1/Qout[36]_i_3/O
                         net (fo=4, routed)           0.305    12.307    divider_fp/divide/regDepl1/Qout[36]_i_3_n_0
    SLICE_X41Y97         LUT6 (Prop_lut6_I5_O)        0.124    12.431 r  divider_fp/divide/regDepl1/Qout[41]_i_5/O
                         net (fo=1, routed)           0.313    12.745    divider_fp/divide/regDepl1/Qout[41]_i_5_n_0
    SLICE_X36Y97         LUT6 (Prop_lut6_I1_O)        0.124    12.869 r  divider_fp/divide/regDepl1/Qout[41]_i_3/O
                         net (fo=4, routed)           0.185    13.053    divider_fp/divide/regDepl1/Qout[41]_i_3_n_0
    SLICE_X36Y97         LUT6 (Prop_lut6_I5_O)        0.124    13.177 r  divider_fp/divide/regDepl1/Qout[46]_i_5/O
                         net (fo=1, routed)           0.161    13.339    divider_fp/divide/regDepl1/Qout[46]_i_5_n_0
    SLICE_X36Y97         LUT6 (Prop_lut6_I1_O)        0.124    13.463 r  divider_fp/divide/regDepl1/Qout[46]_i_2/O
                         net (fo=4, routed)           0.315    13.778    divider_fp/divide/regDepl1/Qout[46]_i_2_n_0
    SLICE_X37Y97         LUT6 (Prop_lut6_I5_O)        0.124    13.902 r  divider_fp/divide/regDepl1/Qout[57]_i_7/O
                         net (fo=1, routed)           0.289    14.191    divider_fp/divide/regDepl3/Qout[62]_i_7
    SLICE_X37Y98         LUT6 (Prop_lut6_I1_O)        0.124    14.315 r  divider_fp/divide/regDepl3/Qout[57]_i_5/O
                         net (fo=2, routed)           0.311    14.626    divider_fp/divide/regDepl1/Qout[62]_i_5
    SLICE_X37Y100        LUT6 (Prop_lut6_I5_O)        0.124    14.750 r  divider_fp/divide/regDepl1/Qout[62]_i_7/O
                         net (fo=1, routed)           0.311    15.061    divider_fp/divide/regDepl3/Qout[67]_i_7
    SLICE_X38Y100        LUT6 (Prop_lut6_I1_O)        0.124    15.185 r  divider_fp/divide/regDepl3/Qout[62]_i_5/O
                         net (fo=2, routed)           0.301    15.486    divider_fp/divide/regDepl1/Qout[67]_i_5
    SLICE_X39Y101        LUT6 (Prop_lut6_I5_O)        0.124    15.610 r  divider_fp/divide/regDepl1/Qout[67]_i_7/O
                         net (fo=1, routed)           0.154    15.764    divider_fp/divide/regDepl3/Qout[71]_i_9
    SLICE_X39Y101        LUT6 (Prop_lut6_I1_O)        0.124    15.888 r  divider_fp/divide/regDepl3/Qout[67]_i_5/O
                         net (fo=2, routed)           0.304    16.193    divider_fp/divide/regDepl1/Qout[71]_i_7
    SLICE_X40Y101        LUT6 (Prop_lut6_I5_O)        0.124    16.317 r  divider_fp/divide/regDepl1/Qout[71]_i_9/O
                         net (fo=1, routed)           0.547    16.864    divider_fp/divide/regDepl3/Qout[71]_i_5
    SLICE_X45Y102        LUT6 (Prop_lut6_I1_O)        0.124    16.988 r  divider_fp/divide/regDepl3/Qout[71]_i_7/O
                         net (fo=2, routed)           0.300    17.288    divider_fp/divide/regDepl1/Qout[71]_i_3
    SLICE_X43Y102        LUT6 (Prop_lut6_I5_O)        0.124    17.412 r  divider_fp/divide/regDepl1/Qout[71]_i_5/O
                         net (fo=1, routed)           0.282    17.694    divider_fp/divide/regDepl3/Qout_reg[71]_0
    SLICE_X45Y102        LUT6 (Prop_lut6_I1_O)        0.124    17.818 r  divider_fp/divide/regDepl3/Qout[71]_i_3/O
                         net (fo=8, routed)           0.662    18.480    divider_fp/divide/regDepl1/Qout_reg[77]_1
    SLICE_X46Y99         LUT6 (Prop_lut6_I4_O)        0.124    18.604 r  divider_fp/divide/regDepl1/FSM_sequential_state[0]_i_2_comp_4/O
                         net (fo=143, routed)         1.040    19.644    divider_fp/divide/regDepl1/Sgn
    SLICE_X40Y96         LUT6 (Prop_lut6_I4_O)        0.124    19.768 r  divider_fp/divide/regDepl1/Qout[21]_i_1/O
                         net (fo=1, routed)           0.000    19.768    divider_fp/divide/regDepl1/p_1_in[21]
    SLICE_X40Y96         FDRE                                         r  divider_fp/divide/regDepl1/Qout_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.518    14.941    divider_fp/divide/regDepl1/Clk_IBUF_BUFG
    SLICE_X40Y96         FDRE                                         r  divider_fp/divide/regDepl1/Qout_reg[21]/C
                         clock pessimism              0.259    15.200    
                         clock uncertainty           -0.035    15.164    
    SLICE_X40Y96         FDRE (Setup_fdre_C_D)        0.031    15.195    divider_fp/divide/regDepl1/Qout_reg[21]
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                         -19.768    
  -------------------------------------------------------------------
                         slack                                 -4.573    

Slack (VIOLATED) :        -4.561ns  (required time - arrival time)
  Source:                 divider_fp/divide/uc/FSM_sequential_state_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_fp/divide/regDepl1/Qout_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.518ns  (logic 4.300ns (29.619%)  route 10.218ns (70.381%))
  Logic Levels:           31  (LUT6=31)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.635     5.238    divider_fp/divide/uc/Clk_IBUF_BUFG
    SLICE_X44Y94         FDCE                                         r  divider_fp/divide/uc/FSM_sequential_state_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDCE (Prop_fdce_C_Q)         0.456     5.694 r  divider_fp/divide/uc/FSM_sequential_state_reg[1]_replica/Q
                         net (fo=1, routed)           0.800     6.494    divider_fp/divide/uc/Q[0]_repN
    SLICE_X45Y95         LUT6 (Prop_lut6_I1_O)        0.124     6.618 r  divider_fp/divide/uc/Qout[1]_i_3/O
                         net (fo=4, routed)           0.300     6.917    divider_fp/divide/regDepl1/Qout_reg[3]_1
    SLICE_X43Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.041 r  divider_fp/divide/regDepl1/Qout[6]_i_5/O
                         net (fo=1, routed)           0.263     7.304    divider_fp/divide/regDepl1/Qout[6]_i_5_n_0
    SLICE_X43Y95         LUT6 (Prop_lut6_I1_O)        0.124     7.428 r  divider_fp/divide/regDepl1/Qout[6]_i_3/O
                         net (fo=4, routed)           0.178     7.607    divider_fp/divide/regDepl1/Qout[6]_i_3_n_0
    SLICE_X43Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.731 r  divider_fp/divide/regDepl1/Qout[11]_i_5/O
                         net (fo=1, routed)           0.413     8.144    divider_fp/divide/regDepl1/Qout[11]_i_5_n_0
    SLICE_X43Y94         LUT6 (Prop_lut6_I1_O)        0.124     8.268 r  divider_fp/divide/regDepl1/Qout[11]_i_3/O
                         net (fo=4, routed)           0.164     8.431    divider_fp/divide/regDepl1/Qout[11]_i_3_n_0
    SLICE_X43Y94         LUT6 (Prop_lut6_I5_O)        0.124     8.555 r  divider_fp/divide/regDepl1/Qout[16]_i_5/O
                         net (fo=1, routed)           0.312     8.867    divider_fp/divide/regDepl1/Qout[16]_i_5_n_0
    SLICE_X41Y95         LUT6 (Prop_lut6_I1_O)        0.124     8.991 r  divider_fp/divide/regDepl1/Qout[16]_i_3/O
                         net (fo=4, routed)           0.164     9.155    divider_fp/divide/regDepl1/Qout[16]_i_3_n_0
    SLICE_X41Y95         LUT6 (Prop_lut6_I5_O)        0.124     9.279 r  divider_fp/divide/regDepl1/Qout[21]_i_5/O
                         net (fo=1, routed)           0.303     9.583    divider_fp/divide/regDepl1/Qout[21]_i_5_n_0
    SLICE_X40Y96         LUT6 (Prop_lut6_I1_O)        0.124     9.707 r  divider_fp/divide/regDepl1/Qout[21]_i_3/O
                         net (fo=4, routed)           0.312    10.018    divider_fp/divide/regDepl1/Qout[21]_i_3_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I5_O)        0.124    10.142 r  divider_fp/divide/regDepl1/Qout[26]_i_5/O
                         net (fo=1, routed)           0.294    10.437    divider_fp/divide/regDepl1/Qout[26]_i_5_n_0
    SLICE_X38Y96         LUT6 (Prop_lut6_I1_O)        0.124    10.561 r  divider_fp/divide/regDepl1/Qout[26]_i_3/O
                         net (fo=4, routed)           0.330    10.891    divider_fp/divide/regDepl1/Qout[26]_i_3_n_0
    SLICE_X40Y97         LUT6 (Prop_lut6_I5_O)        0.124    11.015 r  divider_fp/divide/regDepl1/Qout[31]_i_5/O
                         net (fo=1, routed)           0.162    11.176    divider_fp/divide/regDepl1/Qout[31]_i_5_n_0
    SLICE_X40Y97         LUT6 (Prop_lut6_I1_O)        0.124    11.300 r  divider_fp/divide/regDepl1/Qout[31]_i_3/O
                         net (fo=4, routed)           0.302    11.603    divider_fp/divide/regDepl1/Qout[31]_i_3_n_0
    SLICE_X39Y97         LUT6 (Prop_lut6_I5_O)        0.124    11.727 r  divider_fp/divide/regDepl1/Qout[36]_i_5/O
                         net (fo=1, routed)           0.151    11.878    divider_fp/divide/regDepl1/Qout[36]_i_5_n_0
    SLICE_X39Y97         LUT6 (Prop_lut6_I1_O)        0.124    12.002 r  divider_fp/divide/regDepl1/Qout[36]_i_3/O
                         net (fo=4, routed)           0.305    12.307    divider_fp/divide/regDepl1/Qout[36]_i_3_n_0
    SLICE_X41Y97         LUT6 (Prop_lut6_I5_O)        0.124    12.431 r  divider_fp/divide/regDepl1/Qout[41]_i_5/O
                         net (fo=1, routed)           0.313    12.745    divider_fp/divide/regDepl1/Qout[41]_i_5_n_0
    SLICE_X36Y97         LUT6 (Prop_lut6_I1_O)        0.124    12.869 r  divider_fp/divide/regDepl1/Qout[41]_i_3/O
                         net (fo=4, routed)           0.185    13.053    divider_fp/divide/regDepl1/Qout[41]_i_3_n_0
    SLICE_X36Y97         LUT6 (Prop_lut6_I5_O)        0.124    13.177 r  divider_fp/divide/regDepl1/Qout[46]_i_5/O
                         net (fo=1, routed)           0.161    13.339    divider_fp/divide/regDepl1/Qout[46]_i_5_n_0
    SLICE_X36Y97         LUT6 (Prop_lut6_I1_O)        0.124    13.463 r  divider_fp/divide/regDepl1/Qout[46]_i_2/O
                         net (fo=4, routed)           0.315    13.778    divider_fp/divide/regDepl1/Qout[46]_i_2_n_0
    SLICE_X37Y97         LUT6 (Prop_lut6_I5_O)        0.124    13.902 r  divider_fp/divide/regDepl1/Qout[57]_i_7/O
                         net (fo=1, routed)           0.289    14.191    divider_fp/divide/regDepl3/Qout[62]_i_7
    SLICE_X37Y98         LUT6 (Prop_lut6_I1_O)        0.124    14.315 r  divider_fp/divide/regDepl3/Qout[57]_i_5/O
                         net (fo=2, routed)           0.311    14.626    divider_fp/divide/regDepl1/Qout[62]_i_5
    SLICE_X37Y100        LUT6 (Prop_lut6_I5_O)        0.124    14.750 r  divider_fp/divide/regDepl1/Qout[62]_i_7/O
                         net (fo=1, routed)           0.311    15.061    divider_fp/divide/regDepl3/Qout[67]_i_7
    SLICE_X38Y100        LUT6 (Prop_lut6_I1_O)        0.124    15.185 r  divider_fp/divide/regDepl3/Qout[62]_i_5/O
                         net (fo=2, routed)           0.301    15.486    divider_fp/divide/regDepl1/Qout[67]_i_5
    SLICE_X39Y101        LUT6 (Prop_lut6_I5_O)        0.124    15.610 r  divider_fp/divide/regDepl1/Qout[67]_i_7/O
                         net (fo=1, routed)           0.154    15.764    divider_fp/divide/regDepl3/Qout[71]_i_9
    SLICE_X39Y101        LUT6 (Prop_lut6_I1_O)        0.124    15.888 r  divider_fp/divide/regDepl3/Qout[67]_i_5/O
                         net (fo=2, routed)           0.304    16.193    divider_fp/divide/regDepl1/Qout[71]_i_7
    SLICE_X40Y101        LUT6 (Prop_lut6_I5_O)        0.124    16.317 r  divider_fp/divide/regDepl1/Qout[71]_i_9/O
                         net (fo=1, routed)           0.547    16.864    divider_fp/divide/regDepl3/Qout[71]_i_5
    SLICE_X45Y102        LUT6 (Prop_lut6_I1_O)        0.124    16.988 r  divider_fp/divide/regDepl3/Qout[71]_i_7/O
                         net (fo=2, routed)           0.300    17.288    divider_fp/divide/regDepl1/Qout[71]_i_3
    SLICE_X43Y102        LUT6 (Prop_lut6_I5_O)        0.124    17.412 r  divider_fp/divide/regDepl1/Qout[71]_i_5/O
                         net (fo=1, routed)           0.282    17.694    divider_fp/divide/regDepl3/Qout_reg[71]_0
    SLICE_X45Y102        LUT6 (Prop_lut6_I1_O)        0.124    17.818 r  divider_fp/divide/regDepl3/Qout[71]_i_3/O
                         net (fo=8, routed)           0.662    18.480    divider_fp/divide/regDepl1/Qout_reg[77]_1
    SLICE_X46Y99         LUT6 (Prop_lut6_I4_O)        0.124    18.604 r  divider_fp/divide/regDepl1/FSM_sequential_state[0]_i_2_comp_4/O
                         net (fo=143, routed)         1.028    19.631    divider_fp/divide/regDepl1/Sgn
    SLICE_X40Y98         LUT6 (Prop_lut6_I2_O)        0.124    19.755 r  divider_fp/divide/regDepl1/Qout[46]_i_1/O
                         net (fo=1, routed)           0.000    19.755    divider_fp/divide/regDepl1/p_1_in[46]
    SLICE_X40Y98         FDRE                                         r  divider_fp/divide/regDepl1/Qout_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.519    14.942    divider_fp/divide/regDepl1/Clk_IBUF_BUFG
    SLICE_X40Y98         FDRE                                         r  divider_fp/divide/regDepl1/Qout_reg[46]/C
                         clock pessimism              0.259    15.201    
                         clock uncertainty           -0.035    15.165    
    SLICE_X40Y98         FDRE (Setup_fdre_C_D)        0.029    15.194    divider_fp/divide/regDepl1/Qout_reg[46]
  -------------------------------------------------------------------
                         required time                         15.194    
                         arrival time                         -19.755    
  -------------------------------------------------------------------
                         slack                                 -4.561    

Slack (VIOLATED) :        -4.530ns  (required time - arrival time)
  Source:                 divider_fp/divide/uc/FSM_sequential_state_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_fp/divide/regDepl1/Qout_reg[84]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.433ns  (logic 4.295ns (29.758%)  route 10.138ns (70.242%))
  Logic Levels:           31  (LUT5=1 LUT6=30)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.635     5.238    divider_fp/divide/uc/Clk_IBUF_BUFG
    SLICE_X44Y94         FDCE                                         r  divider_fp/divide/uc/FSM_sequential_state_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDCE (Prop_fdce_C_Q)         0.456     5.694 r  divider_fp/divide/uc/FSM_sequential_state_reg[1]_replica/Q
                         net (fo=1, routed)           0.800     6.494    divider_fp/divide/uc/Q[0]_repN
    SLICE_X45Y95         LUT6 (Prop_lut6_I1_O)        0.124     6.618 r  divider_fp/divide/uc/Qout[1]_i_3/O
                         net (fo=4, routed)           0.300     6.917    divider_fp/divide/regDepl1/Qout_reg[3]_1
    SLICE_X43Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.041 r  divider_fp/divide/regDepl1/Qout[6]_i_5/O
                         net (fo=1, routed)           0.263     7.304    divider_fp/divide/regDepl1/Qout[6]_i_5_n_0
    SLICE_X43Y95         LUT6 (Prop_lut6_I1_O)        0.124     7.428 r  divider_fp/divide/regDepl1/Qout[6]_i_3/O
                         net (fo=4, routed)           0.178     7.607    divider_fp/divide/regDepl1/Qout[6]_i_3_n_0
    SLICE_X43Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.731 r  divider_fp/divide/regDepl1/Qout[11]_i_5/O
                         net (fo=1, routed)           0.413     8.144    divider_fp/divide/regDepl1/Qout[11]_i_5_n_0
    SLICE_X43Y94         LUT6 (Prop_lut6_I1_O)        0.124     8.268 r  divider_fp/divide/regDepl1/Qout[11]_i_3/O
                         net (fo=4, routed)           0.164     8.431    divider_fp/divide/regDepl1/Qout[11]_i_3_n_0
    SLICE_X43Y94         LUT6 (Prop_lut6_I5_O)        0.124     8.555 r  divider_fp/divide/regDepl1/Qout[16]_i_5/O
                         net (fo=1, routed)           0.312     8.867    divider_fp/divide/regDepl1/Qout[16]_i_5_n_0
    SLICE_X41Y95         LUT6 (Prop_lut6_I1_O)        0.124     8.991 r  divider_fp/divide/regDepl1/Qout[16]_i_3/O
                         net (fo=4, routed)           0.164     9.155    divider_fp/divide/regDepl1/Qout[16]_i_3_n_0
    SLICE_X41Y95         LUT6 (Prop_lut6_I5_O)        0.124     9.279 r  divider_fp/divide/regDepl1/Qout[21]_i_5/O
                         net (fo=1, routed)           0.303     9.583    divider_fp/divide/regDepl1/Qout[21]_i_5_n_0
    SLICE_X40Y96         LUT6 (Prop_lut6_I1_O)        0.124     9.707 r  divider_fp/divide/regDepl1/Qout[21]_i_3/O
                         net (fo=4, routed)           0.312    10.018    divider_fp/divide/regDepl1/Qout[21]_i_3_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I5_O)        0.124    10.142 r  divider_fp/divide/regDepl1/Qout[26]_i_5/O
                         net (fo=1, routed)           0.294    10.437    divider_fp/divide/regDepl1/Qout[26]_i_5_n_0
    SLICE_X38Y96         LUT6 (Prop_lut6_I1_O)        0.124    10.561 r  divider_fp/divide/regDepl1/Qout[26]_i_3/O
                         net (fo=4, routed)           0.330    10.891    divider_fp/divide/regDepl1/Qout[26]_i_3_n_0
    SLICE_X40Y97         LUT6 (Prop_lut6_I5_O)        0.124    11.015 r  divider_fp/divide/regDepl1/Qout[31]_i_5/O
                         net (fo=1, routed)           0.162    11.176    divider_fp/divide/regDepl1/Qout[31]_i_5_n_0
    SLICE_X40Y97         LUT6 (Prop_lut6_I1_O)        0.124    11.300 r  divider_fp/divide/regDepl1/Qout[31]_i_3/O
                         net (fo=4, routed)           0.302    11.603    divider_fp/divide/regDepl1/Qout[31]_i_3_n_0
    SLICE_X39Y97         LUT6 (Prop_lut6_I5_O)        0.124    11.727 r  divider_fp/divide/regDepl1/Qout[36]_i_5/O
                         net (fo=1, routed)           0.151    11.878    divider_fp/divide/regDepl1/Qout[36]_i_5_n_0
    SLICE_X39Y97         LUT6 (Prop_lut6_I1_O)        0.124    12.002 r  divider_fp/divide/regDepl1/Qout[36]_i_3/O
                         net (fo=4, routed)           0.305    12.307    divider_fp/divide/regDepl1/Qout[36]_i_3_n_0
    SLICE_X41Y97         LUT6 (Prop_lut6_I5_O)        0.124    12.431 r  divider_fp/divide/regDepl1/Qout[41]_i_5/O
                         net (fo=1, routed)           0.313    12.745    divider_fp/divide/regDepl1/Qout[41]_i_5_n_0
    SLICE_X36Y97         LUT6 (Prop_lut6_I1_O)        0.124    12.869 r  divider_fp/divide/regDepl1/Qout[41]_i_3/O
                         net (fo=4, routed)           0.185    13.053    divider_fp/divide/regDepl1/Qout[41]_i_3_n_0
    SLICE_X36Y97         LUT6 (Prop_lut6_I5_O)        0.124    13.177 r  divider_fp/divide/regDepl1/Qout[46]_i_5/O
                         net (fo=1, routed)           0.161    13.339    divider_fp/divide/regDepl1/Qout[46]_i_5_n_0
    SLICE_X36Y97         LUT6 (Prop_lut6_I1_O)        0.124    13.463 r  divider_fp/divide/regDepl1/Qout[46]_i_2/O
                         net (fo=4, routed)           0.315    13.778    divider_fp/divide/regDepl1/Qout[46]_i_2_n_0
    SLICE_X37Y97         LUT6 (Prop_lut6_I5_O)        0.124    13.902 r  divider_fp/divide/regDepl1/Qout[57]_i_7/O
                         net (fo=1, routed)           0.289    14.191    divider_fp/divide/regDepl3/Qout[62]_i_7
    SLICE_X37Y98         LUT6 (Prop_lut6_I1_O)        0.124    14.315 r  divider_fp/divide/regDepl3/Qout[57]_i_5/O
                         net (fo=2, routed)           0.311    14.626    divider_fp/divide/regDepl1/Qout[62]_i_5
    SLICE_X37Y100        LUT6 (Prop_lut6_I5_O)        0.124    14.750 r  divider_fp/divide/regDepl1/Qout[62]_i_7/O
                         net (fo=1, routed)           0.311    15.061    divider_fp/divide/regDepl3/Qout[67]_i_7
    SLICE_X38Y100        LUT6 (Prop_lut6_I1_O)        0.124    15.185 r  divider_fp/divide/regDepl3/Qout[62]_i_5/O
                         net (fo=2, routed)           0.301    15.486    divider_fp/divide/regDepl1/Qout[67]_i_5
    SLICE_X39Y101        LUT6 (Prop_lut6_I5_O)        0.124    15.610 r  divider_fp/divide/regDepl1/Qout[67]_i_7/O
                         net (fo=1, routed)           0.154    15.764    divider_fp/divide/regDepl3/Qout[71]_i_9
    SLICE_X39Y101        LUT6 (Prop_lut6_I1_O)        0.124    15.888 r  divider_fp/divide/regDepl3/Qout[67]_i_5/O
                         net (fo=2, routed)           0.304    16.193    divider_fp/divide/regDepl1/Qout[71]_i_7
    SLICE_X40Y101        LUT6 (Prop_lut6_I5_O)        0.124    16.317 r  divider_fp/divide/regDepl1/Qout[71]_i_9/O
                         net (fo=1, routed)           0.547    16.864    divider_fp/divide/regDepl3/Qout[71]_i_5
    SLICE_X45Y102        LUT6 (Prop_lut6_I1_O)        0.124    16.988 r  divider_fp/divide/regDepl3/Qout[71]_i_7/O
                         net (fo=2, routed)           0.300    17.288    divider_fp/divide/regDepl1/Qout[71]_i_3
    SLICE_X43Y102        LUT6 (Prop_lut6_I5_O)        0.124    17.412 r  divider_fp/divide/regDepl1/Qout[71]_i_5/O
                         net (fo=1, routed)           0.282    17.694    divider_fp/divide/regDepl3/Qout_reg[71]_0
    SLICE_X45Y102        LUT6 (Prop_lut6_I1_O)        0.124    17.818 r  divider_fp/divide/regDepl3/Qout[71]_i_3/O
                         net (fo=8, routed)           0.662    18.480    divider_fp/divide/regDepl1/Qout_reg[77]_1
    SLICE_X46Y99         LUT6 (Prop_lut6_I4_O)        0.124    18.604 r  divider_fp/divide/regDepl1/FSM_sequential_state[0]_i_2_comp_4/O
                         net (fo=143, routed)         0.948    19.552    divider_fp/divide/regDepl1/Sgn
    SLICE_X45Y103        LUT5 (Prop_lut5_I0_O)        0.119    19.671 r  divider_fp/divide/regDepl1/Qout[84]_i_1/O
                         net (fo=1, routed)           0.000    19.671    divider_fp/divide/regDepl1/p_1_in[84]
    SLICE_X45Y103        FDRE                                         r  divider_fp/divide/regDepl1/Qout_reg[84]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.499    14.921    divider_fp/divide/regDepl1/Clk_IBUF_BUFG
    SLICE_X45Y103        FDRE                                         r  divider_fp/divide/regDepl1/Qout_reg[84]/C
                         clock pessimism              0.180    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X45Y103        FDRE (Setup_fdre_C_D)        0.075    15.141    divider_fp/divide/regDepl1/Qout_reg[84]
  -------------------------------------------------------------------
                         required time                         15.141    
                         arrival time                         -19.671    
  -------------------------------------------------------------------
                         slack                                 -4.530    

Slack (VIOLATED) :        -4.520ns  (required time - arrival time)
  Source:                 divider_fp/divide/uc/FSM_sequential_state_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_fp/divide/regDepl1/Qout_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.380ns  (logic 4.300ns (29.902%)  route 10.080ns (70.098%))
  Logic Levels:           31  (LUT6=31)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.635     5.238    divider_fp/divide/uc/Clk_IBUF_BUFG
    SLICE_X44Y94         FDCE                                         r  divider_fp/divide/uc/FSM_sequential_state_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDCE (Prop_fdce_C_Q)         0.456     5.694 r  divider_fp/divide/uc/FSM_sequential_state_reg[1]_replica/Q
                         net (fo=1, routed)           0.800     6.494    divider_fp/divide/uc/Q[0]_repN
    SLICE_X45Y95         LUT6 (Prop_lut6_I1_O)        0.124     6.618 r  divider_fp/divide/uc/Qout[1]_i_3/O
                         net (fo=4, routed)           0.300     6.917    divider_fp/divide/regDepl1/Qout_reg[3]_1
    SLICE_X43Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.041 r  divider_fp/divide/regDepl1/Qout[6]_i_5/O
                         net (fo=1, routed)           0.263     7.304    divider_fp/divide/regDepl1/Qout[6]_i_5_n_0
    SLICE_X43Y95         LUT6 (Prop_lut6_I1_O)        0.124     7.428 r  divider_fp/divide/regDepl1/Qout[6]_i_3/O
                         net (fo=4, routed)           0.178     7.607    divider_fp/divide/regDepl1/Qout[6]_i_3_n_0
    SLICE_X43Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.731 r  divider_fp/divide/regDepl1/Qout[11]_i_5/O
                         net (fo=1, routed)           0.413     8.144    divider_fp/divide/regDepl1/Qout[11]_i_5_n_0
    SLICE_X43Y94         LUT6 (Prop_lut6_I1_O)        0.124     8.268 r  divider_fp/divide/regDepl1/Qout[11]_i_3/O
                         net (fo=4, routed)           0.164     8.431    divider_fp/divide/regDepl1/Qout[11]_i_3_n_0
    SLICE_X43Y94         LUT6 (Prop_lut6_I5_O)        0.124     8.555 r  divider_fp/divide/regDepl1/Qout[16]_i_5/O
                         net (fo=1, routed)           0.312     8.867    divider_fp/divide/regDepl1/Qout[16]_i_5_n_0
    SLICE_X41Y95         LUT6 (Prop_lut6_I1_O)        0.124     8.991 r  divider_fp/divide/regDepl1/Qout[16]_i_3/O
                         net (fo=4, routed)           0.164     9.155    divider_fp/divide/regDepl1/Qout[16]_i_3_n_0
    SLICE_X41Y95         LUT6 (Prop_lut6_I5_O)        0.124     9.279 r  divider_fp/divide/regDepl1/Qout[21]_i_5/O
                         net (fo=1, routed)           0.303     9.583    divider_fp/divide/regDepl1/Qout[21]_i_5_n_0
    SLICE_X40Y96         LUT6 (Prop_lut6_I1_O)        0.124     9.707 r  divider_fp/divide/regDepl1/Qout[21]_i_3/O
                         net (fo=4, routed)           0.312    10.018    divider_fp/divide/regDepl1/Qout[21]_i_3_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I5_O)        0.124    10.142 r  divider_fp/divide/regDepl1/Qout[26]_i_5/O
                         net (fo=1, routed)           0.294    10.437    divider_fp/divide/regDepl1/Qout[26]_i_5_n_0
    SLICE_X38Y96         LUT6 (Prop_lut6_I1_O)        0.124    10.561 r  divider_fp/divide/regDepl1/Qout[26]_i_3/O
                         net (fo=4, routed)           0.330    10.891    divider_fp/divide/regDepl1/Qout[26]_i_3_n_0
    SLICE_X40Y97         LUT6 (Prop_lut6_I5_O)        0.124    11.015 r  divider_fp/divide/regDepl1/Qout[31]_i_5/O
                         net (fo=1, routed)           0.162    11.176    divider_fp/divide/regDepl1/Qout[31]_i_5_n_0
    SLICE_X40Y97         LUT6 (Prop_lut6_I1_O)        0.124    11.300 r  divider_fp/divide/regDepl1/Qout[31]_i_3/O
                         net (fo=4, routed)           0.302    11.603    divider_fp/divide/regDepl1/Qout[31]_i_3_n_0
    SLICE_X39Y97         LUT6 (Prop_lut6_I5_O)        0.124    11.727 r  divider_fp/divide/regDepl1/Qout[36]_i_5/O
                         net (fo=1, routed)           0.151    11.878    divider_fp/divide/regDepl1/Qout[36]_i_5_n_0
    SLICE_X39Y97         LUT6 (Prop_lut6_I1_O)        0.124    12.002 r  divider_fp/divide/regDepl1/Qout[36]_i_3/O
                         net (fo=4, routed)           0.305    12.307    divider_fp/divide/regDepl1/Qout[36]_i_3_n_0
    SLICE_X41Y97         LUT6 (Prop_lut6_I5_O)        0.124    12.431 r  divider_fp/divide/regDepl1/Qout[41]_i_5/O
                         net (fo=1, routed)           0.313    12.745    divider_fp/divide/regDepl1/Qout[41]_i_5_n_0
    SLICE_X36Y97         LUT6 (Prop_lut6_I1_O)        0.124    12.869 r  divider_fp/divide/regDepl1/Qout[41]_i_3/O
                         net (fo=4, routed)           0.185    13.053    divider_fp/divide/regDepl1/Qout[41]_i_3_n_0
    SLICE_X36Y97         LUT6 (Prop_lut6_I5_O)        0.124    13.177 r  divider_fp/divide/regDepl1/Qout[46]_i_5/O
                         net (fo=1, routed)           0.161    13.339    divider_fp/divide/regDepl1/Qout[46]_i_5_n_0
    SLICE_X36Y97         LUT6 (Prop_lut6_I1_O)        0.124    13.463 r  divider_fp/divide/regDepl1/Qout[46]_i_2/O
                         net (fo=4, routed)           0.315    13.778    divider_fp/divide/regDepl1/Qout[46]_i_2_n_0
    SLICE_X37Y97         LUT6 (Prop_lut6_I5_O)        0.124    13.902 r  divider_fp/divide/regDepl1/Qout[57]_i_7/O
                         net (fo=1, routed)           0.289    14.191    divider_fp/divide/regDepl3/Qout[62]_i_7
    SLICE_X37Y98         LUT6 (Prop_lut6_I1_O)        0.124    14.315 r  divider_fp/divide/regDepl3/Qout[57]_i_5/O
                         net (fo=2, routed)           0.311    14.626    divider_fp/divide/regDepl1/Qout[62]_i_5
    SLICE_X37Y100        LUT6 (Prop_lut6_I5_O)        0.124    14.750 r  divider_fp/divide/regDepl1/Qout[62]_i_7/O
                         net (fo=1, routed)           0.311    15.061    divider_fp/divide/regDepl3/Qout[67]_i_7
    SLICE_X38Y100        LUT6 (Prop_lut6_I1_O)        0.124    15.185 r  divider_fp/divide/regDepl3/Qout[62]_i_5/O
                         net (fo=2, routed)           0.301    15.486    divider_fp/divide/regDepl1/Qout[67]_i_5
    SLICE_X39Y101        LUT6 (Prop_lut6_I5_O)        0.124    15.610 r  divider_fp/divide/regDepl1/Qout[67]_i_7/O
                         net (fo=1, routed)           0.154    15.764    divider_fp/divide/regDepl3/Qout[71]_i_9
    SLICE_X39Y101        LUT6 (Prop_lut6_I1_O)        0.124    15.888 r  divider_fp/divide/regDepl3/Qout[67]_i_5/O
                         net (fo=2, routed)           0.304    16.193    divider_fp/divide/regDepl1/Qout[71]_i_7
    SLICE_X40Y101        LUT6 (Prop_lut6_I5_O)        0.124    16.317 r  divider_fp/divide/regDepl1/Qout[71]_i_9/O
                         net (fo=1, routed)           0.547    16.864    divider_fp/divide/regDepl3/Qout[71]_i_5
    SLICE_X45Y102        LUT6 (Prop_lut6_I1_O)        0.124    16.988 r  divider_fp/divide/regDepl3/Qout[71]_i_7/O
                         net (fo=2, routed)           0.300    17.288    divider_fp/divide/regDepl1/Qout[71]_i_3
    SLICE_X43Y102        LUT6 (Prop_lut6_I5_O)        0.124    17.412 r  divider_fp/divide/regDepl1/Qout[71]_i_5/O
                         net (fo=1, routed)           0.282    17.694    divider_fp/divide/regDepl3/Qout_reg[71]_0
    SLICE_X45Y102        LUT6 (Prop_lut6_I1_O)        0.124    17.818 r  divider_fp/divide/regDepl3/Qout[71]_i_3/O
                         net (fo=8, routed)           0.662    18.480    divider_fp/divide/regDepl1/Qout_reg[77]_1
    SLICE_X46Y99         LUT6 (Prop_lut6_I4_O)        0.124    18.604 r  divider_fp/divide/regDepl1/FSM_sequential_state[0]_i_2_comp_4/O
                         net (fo=143, routed)         0.890    19.494    divider_fp/divide/regDepl3/Sgn
    SLICE_X43Y100        LUT6 (Prop_lut6_I2_O)        0.124    19.618 r  divider_fp/divide/regDepl3/Qout[64]_i_1__0_comp/O
                         net (fo=1, routed)           0.000    19.618    divider_fp/divide/regDepl1/D[4]
    SLICE_X43Y100        FDRE                                         r  divider_fp/divide/regDepl1/Qout_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.500    14.922    divider_fp/divide/regDepl1/Clk_IBUF_BUFG
    SLICE_X43Y100        FDRE                                         r  divider_fp/divide/regDepl1/Qout_reg[64]/C
                         clock pessimism              0.180    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X43Y100        FDRE (Setup_fdre_C_D)        0.031    15.098    divider_fp/divide/regDepl1/Qout_reg[64]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                         -19.618    
  -------------------------------------------------------------------
                         slack                                 -4.520    

Slack (VIOLATED) :        -4.482ns  (required time - arrival time)
  Source:                 divider_fp/divide/uc/FSM_sequential_state_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_fp/divide/regDepl1/Qout_reg[86]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.343ns  (logic 4.300ns (29.980%)  route 10.043ns (70.020%))
  Logic Levels:           31  (LUT6=31)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.635     5.238    divider_fp/divide/uc/Clk_IBUF_BUFG
    SLICE_X44Y94         FDCE                                         r  divider_fp/divide/uc/FSM_sequential_state_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDCE (Prop_fdce_C_Q)         0.456     5.694 r  divider_fp/divide/uc/FSM_sequential_state_reg[1]_replica/Q
                         net (fo=1, routed)           0.800     6.494    divider_fp/divide/uc/Q[0]_repN
    SLICE_X45Y95         LUT6 (Prop_lut6_I1_O)        0.124     6.618 r  divider_fp/divide/uc/Qout[1]_i_3/O
                         net (fo=4, routed)           0.300     6.917    divider_fp/divide/regDepl1/Qout_reg[3]_1
    SLICE_X43Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.041 r  divider_fp/divide/regDepl1/Qout[6]_i_5/O
                         net (fo=1, routed)           0.263     7.304    divider_fp/divide/regDepl1/Qout[6]_i_5_n_0
    SLICE_X43Y95         LUT6 (Prop_lut6_I1_O)        0.124     7.428 r  divider_fp/divide/regDepl1/Qout[6]_i_3/O
                         net (fo=4, routed)           0.178     7.607    divider_fp/divide/regDepl1/Qout[6]_i_3_n_0
    SLICE_X43Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.731 r  divider_fp/divide/regDepl1/Qout[11]_i_5/O
                         net (fo=1, routed)           0.413     8.144    divider_fp/divide/regDepl1/Qout[11]_i_5_n_0
    SLICE_X43Y94         LUT6 (Prop_lut6_I1_O)        0.124     8.268 r  divider_fp/divide/regDepl1/Qout[11]_i_3/O
                         net (fo=4, routed)           0.164     8.431    divider_fp/divide/regDepl1/Qout[11]_i_3_n_0
    SLICE_X43Y94         LUT6 (Prop_lut6_I5_O)        0.124     8.555 r  divider_fp/divide/regDepl1/Qout[16]_i_5/O
                         net (fo=1, routed)           0.312     8.867    divider_fp/divide/regDepl1/Qout[16]_i_5_n_0
    SLICE_X41Y95         LUT6 (Prop_lut6_I1_O)        0.124     8.991 r  divider_fp/divide/regDepl1/Qout[16]_i_3/O
                         net (fo=4, routed)           0.164     9.155    divider_fp/divide/regDepl1/Qout[16]_i_3_n_0
    SLICE_X41Y95         LUT6 (Prop_lut6_I5_O)        0.124     9.279 r  divider_fp/divide/regDepl1/Qout[21]_i_5/O
                         net (fo=1, routed)           0.303     9.583    divider_fp/divide/regDepl1/Qout[21]_i_5_n_0
    SLICE_X40Y96         LUT6 (Prop_lut6_I1_O)        0.124     9.707 r  divider_fp/divide/regDepl1/Qout[21]_i_3/O
                         net (fo=4, routed)           0.312    10.018    divider_fp/divide/regDepl1/Qout[21]_i_3_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I5_O)        0.124    10.142 r  divider_fp/divide/regDepl1/Qout[26]_i_5/O
                         net (fo=1, routed)           0.294    10.437    divider_fp/divide/regDepl1/Qout[26]_i_5_n_0
    SLICE_X38Y96         LUT6 (Prop_lut6_I1_O)        0.124    10.561 r  divider_fp/divide/regDepl1/Qout[26]_i_3/O
                         net (fo=4, routed)           0.330    10.891    divider_fp/divide/regDepl1/Qout[26]_i_3_n_0
    SLICE_X40Y97         LUT6 (Prop_lut6_I5_O)        0.124    11.015 r  divider_fp/divide/regDepl1/Qout[31]_i_5/O
                         net (fo=1, routed)           0.162    11.176    divider_fp/divide/regDepl1/Qout[31]_i_5_n_0
    SLICE_X40Y97         LUT6 (Prop_lut6_I1_O)        0.124    11.300 r  divider_fp/divide/regDepl1/Qout[31]_i_3/O
                         net (fo=4, routed)           0.302    11.603    divider_fp/divide/regDepl1/Qout[31]_i_3_n_0
    SLICE_X39Y97         LUT6 (Prop_lut6_I5_O)        0.124    11.727 r  divider_fp/divide/regDepl1/Qout[36]_i_5/O
                         net (fo=1, routed)           0.151    11.878    divider_fp/divide/regDepl1/Qout[36]_i_5_n_0
    SLICE_X39Y97         LUT6 (Prop_lut6_I1_O)        0.124    12.002 r  divider_fp/divide/regDepl1/Qout[36]_i_3/O
                         net (fo=4, routed)           0.305    12.307    divider_fp/divide/regDepl1/Qout[36]_i_3_n_0
    SLICE_X41Y97         LUT6 (Prop_lut6_I5_O)        0.124    12.431 r  divider_fp/divide/regDepl1/Qout[41]_i_5/O
                         net (fo=1, routed)           0.313    12.745    divider_fp/divide/regDepl1/Qout[41]_i_5_n_0
    SLICE_X36Y97         LUT6 (Prop_lut6_I1_O)        0.124    12.869 r  divider_fp/divide/regDepl1/Qout[41]_i_3/O
                         net (fo=4, routed)           0.185    13.053    divider_fp/divide/regDepl1/Qout[41]_i_3_n_0
    SLICE_X36Y97         LUT6 (Prop_lut6_I5_O)        0.124    13.177 r  divider_fp/divide/regDepl1/Qout[46]_i_5/O
                         net (fo=1, routed)           0.161    13.339    divider_fp/divide/regDepl1/Qout[46]_i_5_n_0
    SLICE_X36Y97         LUT6 (Prop_lut6_I1_O)        0.124    13.463 r  divider_fp/divide/regDepl1/Qout[46]_i_2/O
                         net (fo=4, routed)           0.315    13.778    divider_fp/divide/regDepl1/Qout[46]_i_2_n_0
    SLICE_X37Y97         LUT6 (Prop_lut6_I5_O)        0.124    13.902 r  divider_fp/divide/regDepl1/Qout[57]_i_7/O
                         net (fo=1, routed)           0.289    14.191    divider_fp/divide/regDepl3/Qout[62]_i_7
    SLICE_X37Y98         LUT6 (Prop_lut6_I1_O)        0.124    14.315 r  divider_fp/divide/regDepl3/Qout[57]_i_5/O
                         net (fo=2, routed)           0.311    14.626    divider_fp/divide/regDepl1/Qout[62]_i_5
    SLICE_X37Y100        LUT6 (Prop_lut6_I5_O)        0.124    14.750 r  divider_fp/divide/regDepl1/Qout[62]_i_7/O
                         net (fo=1, routed)           0.311    15.061    divider_fp/divide/regDepl3/Qout[67]_i_7
    SLICE_X38Y100        LUT6 (Prop_lut6_I1_O)        0.124    15.185 r  divider_fp/divide/regDepl3/Qout[62]_i_5/O
                         net (fo=2, routed)           0.301    15.486    divider_fp/divide/regDepl1/Qout[67]_i_5
    SLICE_X39Y101        LUT6 (Prop_lut6_I5_O)        0.124    15.610 r  divider_fp/divide/regDepl1/Qout[67]_i_7/O
                         net (fo=1, routed)           0.154    15.764    divider_fp/divide/regDepl3/Qout[71]_i_9
    SLICE_X39Y101        LUT6 (Prop_lut6_I1_O)        0.124    15.888 r  divider_fp/divide/regDepl3/Qout[67]_i_5/O
                         net (fo=2, routed)           0.304    16.193    divider_fp/divide/regDepl1/Qout[71]_i_7
    SLICE_X40Y101        LUT6 (Prop_lut6_I5_O)        0.124    16.317 r  divider_fp/divide/regDepl1/Qout[71]_i_9/O
                         net (fo=1, routed)           0.547    16.864    divider_fp/divide/regDepl3/Qout[71]_i_5
    SLICE_X45Y102        LUT6 (Prop_lut6_I1_O)        0.124    16.988 r  divider_fp/divide/regDepl3/Qout[71]_i_7/O
                         net (fo=2, routed)           0.300    17.288    divider_fp/divide/regDepl1/Qout[71]_i_3
    SLICE_X43Y102        LUT6 (Prop_lut6_I5_O)        0.124    17.412 r  divider_fp/divide/regDepl1/Qout[71]_i_5/O
                         net (fo=1, routed)           0.282    17.694    divider_fp/divide/regDepl3/Qout_reg[71]_0
    SLICE_X45Y102        LUT6 (Prop_lut6_I1_O)        0.124    17.818 r  divider_fp/divide/regDepl3/Qout[71]_i_3/O
                         net (fo=8, routed)           0.662    18.480    divider_fp/divide/regDepl1/Qout_reg[77]_1
    SLICE_X46Y99         LUT6 (Prop_lut6_I4_O)        0.124    18.604 r  divider_fp/divide/regDepl1/FSM_sequential_state[0]_i_2_comp_4/O
                         net (fo=143, routed)         0.853    19.457    divider_fp/divide/regDepl1/Sgn
    SLICE_X41Y100        LUT6 (Prop_lut6_I3_O)        0.124    19.581 r  divider_fp/divide/regDepl1/Qout[86]_i_1_comp/O
                         net (fo=1, routed)           0.000    19.581    divider_fp/divide/regDepl1/p_1_in[86]
    SLICE_X41Y100        FDRE                                         r  divider_fp/divide/regDepl1/Qout_reg[86]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.503    14.925    divider_fp/divide/regDepl1/Clk_IBUF_BUFG
    SLICE_X41Y100        FDRE                                         r  divider_fp/divide/regDepl1/Qout_reg[86]/C
                         clock pessimism              0.180    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X41Y100        FDRE (Setup_fdre_C_D)        0.029    15.099    divider_fp/divide/regDepl1/Qout_reg[86]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                         -19.581    
  -------------------------------------------------------------------
                         slack                                 -4.482    

Slack (VIOLATED) :        -4.458ns  (required time - arrival time)
  Source:                 divider_fp/divide/uc/FSM_sequential_state_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_fp/divide/regDepl2/Qout_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.430ns  (logic 4.300ns (29.799%)  route 10.130ns (70.201%))
  Logic Levels:           31  (LUT6=31)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.635     5.238    divider_fp/divide/uc/Clk_IBUF_BUFG
    SLICE_X44Y94         FDCE                                         r  divider_fp/divide/uc/FSM_sequential_state_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDCE (Prop_fdce_C_Q)         0.456     5.694 r  divider_fp/divide/uc/FSM_sequential_state_reg[1]_replica/Q
                         net (fo=1, routed)           0.800     6.494    divider_fp/divide/uc/Q[0]_repN
    SLICE_X45Y95         LUT6 (Prop_lut6_I1_O)        0.124     6.618 r  divider_fp/divide/uc/Qout[1]_i_3/O
                         net (fo=4, routed)           0.300     6.917    divider_fp/divide/regDepl1/Qout_reg[3]_1
    SLICE_X43Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.041 r  divider_fp/divide/regDepl1/Qout[6]_i_5/O
                         net (fo=1, routed)           0.263     7.304    divider_fp/divide/regDepl1/Qout[6]_i_5_n_0
    SLICE_X43Y95         LUT6 (Prop_lut6_I1_O)        0.124     7.428 r  divider_fp/divide/regDepl1/Qout[6]_i_3/O
                         net (fo=4, routed)           0.178     7.607    divider_fp/divide/regDepl1/Qout[6]_i_3_n_0
    SLICE_X43Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.731 r  divider_fp/divide/regDepl1/Qout[11]_i_5/O
                         net (fo=1, routed)           0.413     8.144    divider_fp/divide/regDepl1/Qout[11]_i_5_n_0
    SLICE_X43Y94         LUT6 (Prop_lut6_I1_O)        0.124     8.268 r  divider_fp/divide/regDepl1/Qout[11]_i_3/O
                         net (fo=4, routed)           0.164     8.431    divider_fp/divide/regDepl1/Qout[11]_i_3_n_0
    SLICE_X43Y94         LUT6 (Prop_lut6_I5_O)        0.124     8.555 r  divider_fp/divide/regDepl1/Qout[16]_i_5/O
                         net (fo=1, routed)           0.312     8.867    divider_fp/divide/regDepl1/Qout[16]_i_5_n_0
    SLICE_X41Y95         LUT6 (Prop_lut6_I1_O)        0.124     8.991 r  divider_fp/divide/regDepl1/Qout[16]_i_3/O
                         net (fo=4, routed)           0.164     9.155    divider_fp/divide/regDepl1/Qout[16]_i_3_n_0
    SLICE_X41Y95         LUT6 (Prop_lut6_I5_O)        0.124     9.279 r  divider_fp/divide/regDepl1/Qout[21]_i_5/O
                         net (fo=1, routed)           0.303     9.583    divider_fp/divide/regDepl1/Qout[21]_i_5_n_0
    SLICE_X40Y96         LUT6 (Prop_lut6_I1_O)        0.124     9.707 r  divider_fp/divide/regDepl1/Qout[21]_i_3/O
                         net (fo=4, routed)           0.312    10.018    divider_fp/divide/regDepl1/Qout[21]_i_3_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I5_O)        0.124    10.142 r  divider_fp/divide/regDepl1/Qout[26]_i_5/O
                         net (fo=1, routed)           0.294    10.437    divider_fp/divide/regDepl1/Qout[26]_i_5_n_0
    SLICE_X38Y96         LUT6 (Prop_lut6_I1_O)        0.124    10.561 r  divider_fp/divide/regDepl1/Qout[26]_i_3/O
                         net (fo=4, routed)           0.330    10.891    divider_fp/divide/regDepl1/Qout[26]_i_3_n_0
    SLICE_X40Y97         LUT6 (Prop_lut6_I5_O)        0.124    11.015 r  divider_fp/divide/regDepl1/Qout[31]_i_5/O
                         net (fo=1, routed)           0.162    11.176    divider_fp/divide/regDepl1/Qout[31]_i_5_n_0
    SLICE_X40Y97         LUT6 (Prop_lut6_I1_O)        0.124    11.300 r  divider_fp/divide/regDepl1/Qout[31]_i_3/O
                         net (fo=4, routed)           0.302    11.603    divider_fp/divide/regDepl1/Qout[31]_i_3_n_0
    SLICE_X39Y97         LUT6 (Prop_lut6_I5_O)        0.124    11.727 r  divider_fp/divide/regDepl1/Qout[36]_i_5/O
                         net (fo=1, routed)           0.151    11.878    divider_fp/divide/regDepl1/Qout[36]_i_5_n_0
    SLICE_X39Y97         LUT6 (Prop_lut6_I1_O)        0.124    12.002 r  divider_fp/divide/regDepl1/Qout[36]_i_3/O
                         net (fo=4, routed)           0.305    12.307    divider_fp/divide/regDepl1/Qout[36]_i_3_n_0
    SLICE_X41Y97         LUT6 (Prop_lut6_I5_O)        0.124    12.431 r  divider_fp/divide/regDepl1/Qout[41]_i_5/O
                         net (fo=1, routed)           0.313    12.745    divider_fp/divide/regDepl1/Qout[41]_i_5_n_0
    SLICE_X36Y97         LUT6 (Prop_lut6_I1_O)        0.124    12.869 r  divider_fp/divide/regDepl1/Qout[41]_i_3/O
                         net (fo=4, routed)           0.185    13.053    divider_fp/divide/regDepl1/Qout[41]_i_3_n_0
    SLICE_X36Y97         LUT6 (Prop_lut6_I5_O)        0.124    13.177 r  divider_fp/divide/regDepl1/Qout[46]_i_5/O
                         net (fo=1, routed)           0.161    13.339    divider_fp/divide/regDepl1/Qout[46]_i_5_n_0
    SLICE_X36Y97         LUT6 (Prop_lut6_I1_O)        0.124    13.463 r  divider_fp/divide/regDepl1/Qout[46]_i_2/O
                         net (fo=4, routed)           0.315    13.778    divider_fp/divide/regDepl1/Qout[46]_i_2_n_0
    SLICE_X37Y97         LUT6 (Prop_lut6_I5_O)        0.124    13.902 r  divider_fp/divide/regDepl1/Qout[57]_i_7/O
                         net (fo=1, routed)           0.289    14.191    divider_fp/divide/regDepl3/Qout[62]_i_7
    SLICE_X37Y98         LUT6 (Prop_lut6_I1_O)        0.124    14.315 r  divider_fp/divide/regDepl3/Qout[57]_i_5/O
                         net (fo=2, routed)           0.311    14.626    divider_fp/divide/regDepl1/Qout[62]_i_5
    SLICE_X37Y100        LUT6 (Prop_lut6_I5_O)        0.124    14.750 r  divider_fp/divide/regDepl1/Qout[62]_i_7/O
                         net (fo=1, routed)           0.311    15.061    divider_fp/divide/regDepl3/Qout[67]_i_7
    SLICE_X38Y100        LUT6 (Prop_lut6_I1_O)        0.124    15.185 r  divider_fp/divide/regDepl3/Qout[62]_i_5/O
                         net (fo=2, routed)           0.301    15.486    divider_fp/divide/regDepl1/Qout[67]_i_5
    SLICE_X39Y101        LUT6 (Prop_lut6_I5_O)        0.124    15.610 r  divider_fp/divide/regDepl1/Qout[67]_i_7/O
                         net (fo=1, routed)           0.154    15.764    divider_fp/divide/regDepl3/Qout[71]_i_9
    SLICE_X39Y101        LUT6 (Prop_lut6_I1_O)        0.124    15.888 r  divider_fp/divide/regDepl3/Qout[67]_i_5/O
                         net (fo=2, routed)           0.304    16.193    divider_fp/divide/regDepl1/Qout[71]_i_7
    SLICE_X40Y101        LUT6 (Prop_lut6_I5_O)        0.124    16.317 r  divider_fp/divide/regDepl1/Qout[71]_i_9/O
                         net (fo=1, routed)           0.547    16.864    divider_fp/divide/regDepl3/Qout[71]_i_5
    SLICE_X45Y102        LUT6 (Prop_lut6_I1_O)        0.124    16.988 r  divider_fp/divide/regDepl3/Qout[71]_i_7/O
                         net (fo=2, routed)           0.300    17.288    divider_fp/divide/regDepl1/Qout[71]_i_3
    SLICE_X43Y102        LUT6 (Prop_lut6_I5_O)        0.124    17.412 r  divider_fp/divide/regDepl1/Qout[71]_i_5/O
                         net (fo=1, routed)           0.282    17.694    divider_fp/divide/regDepl3/Qout_reg[71]_0
    SLICE_X45Y102        LUT6 (Prop_lut6_I1_O)        0.124    17.818 r  divider_fp/divide/regDepl3/Qout[71]_i_3/O
                         net (fo=8, routed)           0.662    18.480    divider_fp/divide/regDepl1/Qout_reg[77]_1
    SLICE_X46Y99         LUT6 (Prop_lut6_I4_O)        0.124    18.604 r  divider_fp/divide/regDepl1/FSM_sequential_state[0]_i_2_comp_4/O
                         net (fo=143, routed)         0.940    19.544    divider_fp/divide/regDepl1/Sgn
    SLICE_X45Y97         LUT6 (Prop_lut6_I2_O)        0.124    19.668 r  divider_fp/divide/regDepl1/Qout[14]_i_1__0/O
                         net (fo=1, routed)           0.000    19.668    divider_fp/divide/regDepl2/Qout_reg[47]_0[14]
    SLICE_X45Y97         FDRE                                         r  divider_fp/divide/regDepl2/Qout_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.516    14.939    divider_fp/divide/regDepl2/Clk_IBUF_BUFG
    SLICE_X45Y97         FDRE                                         r  divider_fp/divide/regDepl2/Qout_reg[14]/C
                         clock pessimism              0.275    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X45Y97         FDRE (Setup_fdre_C_D)        0.031    15.209    divider_fp/divide/regDepl2/Qout_reg[14]
  -------------------------------------------------------------------
                         required time                         15.209    
                         arrival time                         -19.668    
  -------------------------------------------------------------------
                         slack                                 -4.458    

Slack (VIOLATED) :        -4.456ns  (required time - arrival time)
  Source:                 divider_fp/divide/uc/FSM_sequential_state_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_fp/divide/regDepl2/Qout_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.429ns  (logic 4.300ns (29.801%)  route 10.129ns (70.198%))
  Logic Levels:           31  (LUT6=31)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.635     5.238    divider_fp/divide/uc/Clk_IBUF_BUFG
    SLICE_X44Y94         FDCE                                         r  divider_fp/divide/uc/FSM_sequential_state_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDCE (Prop_fdce_C_Q)         0.456     5.694 r  divider_fp/divide/uc/FSM_sequential_state_reg[1]_replica/Q
                         net (fo=1, routed)           0.800     6.494    divider_fp/divide/uc/Q[0]_repN
    SLICE_X45Y95         LUT6 (Prop_lut6_I1_O)        0.124     6.618 r  divider_fp/divide/uc/Qout[1]_i_3/O
                         net (fo=4, routed)           0.300     6.917    divider_fp/divide/regDepl1/Qout_reg[3]_1
    SLICE_X43Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.041 r  divider_fp/divide/regDepl1/Qout[6]_i_5/O
                         net (fo=1, routed)           0.263     7.304    divider_fp/divide/regDepl1/Qout[6]_i_5_n_0
    SLICE_X43Y95         LUT6 (Prop_lut6_I1_O)        0.124     7.428 r  divider_fp/divide/regDepl1/Qout[6]_i_3/O
                         net (fo=4, routed)           0.178     7.607    divider_fp/divide/regDepl1/Qout[6]_i_3_n_0
    SLICE_X43Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.731 r  divider_fp/divide/regDepl1/Qout[11]_i_5/O
                         net (fo=1, routed)           0.413     8.144    divider_fp/divide/regDepl1/Qout[11]_i_5_n_0
    SLICE_X43Y94         LUT6 (Prop_lut6_I1_O)        0.124     8.268 r  divider_fp/divide/regDepl1/Qout[11]_i_3/O
                         net (fo=4, routed)           0.164     8.431    divider_fp/divide/regDepl1/Qout[11]_i_3_n_0
    SLICE_X43Y94         LUT6 (Prop_lut6_I5_O)        0.124     8.555 r  divider_fp/divide/regDepl1/Qout[16]_i_5/O
                         net (fo=1, routed)           0.312     8.867    divider_fp/divide/regDepl1/Qout[16]_i_5_n_0
    SLICE_X41Y95         LUT6 (Prop_lut6_I1_O)        0.124     8.991 r  divider_fp/divide/regDepl1/Qout[16]_i_3/O
                         net (fo=4, routed)           0.164     9.155    divider_fp/divide/regDepl1/Qout[16]_i_3_n_0
    SLICE_X41Y95         LUT6 (Prop_lut6_I5_O)        0.124     9.279 r  divider_fp/divide/regDepl1/Qout[21]_i_5/O
                         net (fo=1, routed)           0.303     9.583    divider_fp/divide/regDepl1/Qout[21]_i_5_n_0
    SLICE_X40Y96         LUT6 (Prop_lut6_I1_O)        0.124     9.707 r  divider_fp/divide/regDepl1/Qout[21]_i_3/O
                         net (fo=4, routed)           0.312    10.018    divider_fp/divide/regDepl1/Qout[21]_i_3_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I5_O)        0.124    10.142 r  divider_fp/divide/regDepl1/Qout[26]_i_5/O
                         net (fo=1, routed)           0.294    10.437    divider_fp/divide/regDepl1/Qout[26]_i_5_n_0
    SLICE_X38Y96         LUT6 (Prop_lut6_I1_O)        0.124    10.561 r  divider_fp/divide/regDepl1/Qout[26]_i_3/O
                         net (fo=4, routed)           0.330    10.891    divider_fp/divide/regDepl1/Qout[26]_i_3_n_0
    SLICE_X40Y97         LUT6 (Prop_lut6_I5_O)        0.124    11.015 r  divider_fp/divide/regDepl1/Qout[31]_i_5/O
                         net (fo=1, routed)           0.162    11.176    divider_fp/divide/regDepl1/Qout[31]_i_5_n_0
    SLICE_X40Y97         LUT6 (Prop_lut6_I1_O)        0.124    11.300 r  divider_fp/divide/regDepl1/Qout[31]_i_3/O
                         net (fo=4, routed)           0.302    11.603    divider_fp/divide/regDepl1/Qout[31]_i_3_n_0
    SLICE_X39Y97         LUT6 (Prop_lut6_I5_O)        0.124    11.727 r  divider_fp/divide/regDepl1/Qout[36]_i_5/O
                         net (fo=1, routed)           0.151    11.878    divider_fp/divide/regDepl1/Qout[36]_i_5_n_0
    SLICE_X39Y97         LUT6 (Prop_lut6_I1_O)        0.124    12.002 r  divider_fp/divide/regDepl1/Qout[36]_i_3/O
                         net (fo=4, routed)           0.305    12.307    divider_fp/divide/regDepl1/Qout[36]_i_3_n_0
    SLICE_X41Y97         LUT6 (Prop_lut6_I5_O)        0.124    12.431 r  divider_fp/divide/regDepl1/Qout[41]_i_5/O
                         net (fo=1, routed)           0.313    12.745    divider_fp/divide/regDepl1/Qout[41]_i_5_n_0
    SLICE_X36Y97         LUT6 (Prop_lut6_I1_O)        0.124    12.869 r  divider_fp/divide/regDepl1/Qout[41]_i_3/O
                         net (fo=4, routed)           0.185    13.053    divider_fp/divide/regDepl1/Qout[41]_i_3_n_0
    SLICE_X36Y97         LUT6 (Prop_lut6_I5_O)        0.124    13.177 r  divider_fp/divide/regDepl1/Qout[46]_i_5/O
                         net (fo=1, routed)           0.161    13.339    divider_fp/divide/regDepl1/Qout[46]_i_5_n_0
    SLICE_X36Y97         LUT6 (Prop_lut6_I1_O)        0.124    13.463 r  divider_fp/divide/regDepl1/Qout[46]_i_2/O
                         net (fo=4, routed)           0.315    13.778    divider_fp/divide/regDepl1/Qout[46]_i_2_n_0
    SLICE_X37Y97         LUT6 (Prop_lut6_I5_O)        0.124    13.902 r  divider_fp/divide/regDepl1/Qout[57]_i_7/O
                         net (fo=1, routed)           0.289    14.191    divider_fp/divide/regDepl3/Qout[62]_i_7
    SLICE_X37Y98         LUT6 (Prop_lut6_I1_O)        0.124    14.315 r  divider_fp/divide/regDepl3/Qout[57]_i_5/O
                         net (fo=2, routed)           0.311    14.626    divider_fp/divide/regDepl1/Qout[62]_i_5
    SLICE_X37Y100        LUT6 (Prop_lut6_I5_O)        0.124    14.750 r  divider_fp/divide/regDepl1/Qout[62]_i_7/O
                         net (fo=1, routed)           0.311    15.061    divider_fp/divide/regDepl3/Qout[67]_i_7
    SLICE_X38Y100        LUT6 (Prop_lut6_I1_O)        0.124    15.185 r  divider_fp/divide/regDepl3/Qout[62]_i_5/O
                         net (fo=2, routed)           0.301    15.486    divider_fp/divide/regDepl1/Qout[67]_i_5
    SLICE_X39Y101        LUT6 (Prop_lut6_I5_O)        0.124    15.610 r  divider_fp/divide/regDepl1/Qout[67]_i_7/O
                         net (fo=1, routed)           0.154    15.764    divider_fp/divide/regDepl3/Qout[71]_i_9
    SLICE_X39Y101        LUT6 (Prop_lut6_I1_O)        0.124    15.888 r  divider_fp/divide/regDepl3/Qout[67]_i_5/O
                         net (fo=2, routed)           0.304    16.193    divider_fp/divide/regDepl1/Qout[71]_i_7
    SLICE_X40Y101        LUT6 (Prop_lut6_I5_O)        0.124    16.317 r  divider_fp/divide/regDepl1/Qout[71]_i_9/O
                         net (fo=1, routed)           0.547    16.864    divider_fp/divide/regDepl3/Qout[71]_i_5
    SLICE_X45Y102        LUT6 (Prop_lut6_I1_O)        0.124    16.988 r  divider_fp/divide/regDepl3/Qout[71]_i_7/O
                         net (fo=2, routed)           0.300    17.288    divider_fp/divide/regDepl1/Qout[71]_i_3
    SLICE_X43Y102        LUT6 (Prop_lut6_I5_O)        0.124    17.412 r  divider_fp/divide/regDepl1/Qout[71]_i_5/O
                         net (fo=1, routed)           0.282    17.694    divider_fp/divide/regDepl3/Qout_reg[71]_0
    SLICE_X45Y102        LUT6 (Prop_lut6_I1_O)        0.124    17.818 r  divider_fp/divide/regDepl3/Qout[71]_i_3/O
                         net (fo=8, routed)           0.662    18.480    divider_fp/divide/regDepl1/Qout_reg[77]_1
    SLICE_X46Y99         LUT6 (Prop_lut6_I4_O)        0.124    18.604 r  divider_fp/divide/regDepl1/FSM_sequential_state[0]_i_2_comp_4/O
                         net (fo=143, routed)         0.939    19.543    divider_fp/divide/regDepl1/Sgn
    SLICE_X45Y97         LUT6 (Prop_lut6_I2_O)        0.124    19.667 r  divider_fp/divide/regDepl1/Qout[24]_i_1__0/O
                         net (fo=1, routed)           0.000    19.667    divider_fp/divide/regDepl2/Qout_reg[47]_0[24]
    SLICE_X45Y97         FDRE                                         r  divider_fp/divide/regDepl2/Qout_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.516    14.939    divider_fp/divide/regDepl2/Clk_IBUF_BUFG
    SLICE_X45Y97         FDRE                                         r  divider_fp/divide/regDepl2/Qout_reg[24]/C
                         clock pessimism              0.275    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X45Y97         FDRE (Setup_fdre_C_D)        0.032    15.210    divider_fp/divide/regDepl2/Qout_reg[24]
  -------------------------------------------------------------------
                         required time                         15.210    
                         arrival time                         -19.667    
  -------------------------------------------------------------------
                         slack                                 -4.456    

Slack (VIOLATED) :        -4.447ns  (required time - arrival time)
  Source:                 divider_fp/divide/uc/FSM_sequential_state_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_fp/divide/regDepl1/Qout_reg[81]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.305ns  (logic 4.300ns (30.059%)  route 10.005ns (69.941%))
  Logic Levels:           31  (LUT4=1 LUT6=30)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.635     5.238    divider_fp/divide/uc/Clk_IBUF_BUFG
    SLICE_X44Y94         FDCE                                         r  divider_fp/divide/uc/FSM_sequential_state_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDCE (Prop_fdce_C_Q)         0.456     5.694 r  divider_fp/divide/uc/FSM_sequential_state_reg[1]_replica/Q
                         net (fo=1, routed)           0.800     6.494    divider_fp/divide/uc/Q[0]_repN
    SLICE_X45Y95         LUT6 (Prop_lut6_I1_O)        0.124     6.618 r  divider_fp/divide/uc/Qout[1]_i_3/O
                         net (fo=4, routed)           0.300     6.917    divider_fp/divide/regDepl1/Qout_reg[3]_1
    SLICE_X43Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.041 r  divider_fp/divide/regDepl1/Qout[6]_i_5/O
                         net (fo=1, routed)           0.263     7.304    divider_fp/divide/regDepl1/Qout[6]_i_5_n_0
    SLICE_X43Y95         LUT6 (Prop_lut6_I1_O)        0.124     7.428 r  divider_fp/divide/regDepl1/Qout[6]_i_3/O
                         net (fo=4, routed)           0.178     7.607    divider_fp/divide/regDepl1/Qout[6]_i_3_n_0
    SLICE_X43Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.731 r  divider_fp/divide/regDepl1/Qout[11]_i_5/O
                         net (fo=1, routed)           0.413     8.144    divider_fp/divide/regDepl1/Qout[11]_i_5_n_0
    SLICE_X43Y94         LUT6 (Prop_lut6_I1_O)        0.124     8.268 r  divider_fp/divide/regDepl1/Qout[11]_i_3/O
                         net (fo=4, routed)           0.164     8.431    divider_fp/divide/regDepl1/Qout[11]_i_3_n_0
    SLICE_X43Y94         LUT6 (Prop_lut6_I5_O)        0.124     8.555 r  divider_fp/divide/regDepl1/Qout[16]_i_5/O
                         net (fo=1, routed)           0.312     8.867    divider_fp/divide/regDepl1/Qout[16]_i_5_n_0
    SLICE_X41Y95         LUT6 (Prop_lut6_I1_O)        0.124     8.991 r  divider_fp/divide/regDepl1/Qout[16]_i_3/O
                         net (fo=4, routed)           0.164     9.155    divider_fp/divide/regDepl1/Qout[16]_i_3_n_0
    SLICE_X41Y95         LUT6 (Prop_lut6_I5_O)        0.124     9.279 r  divider_fp/divide/regDepl1/Qout[21]_i_5/O
                         net (fo=1, routed)           0.303     9.583    divider_fp/divide/regDepl1/Qout[21]_i_5_n_0
    SLICE_X40Y96         LUT6 (Prop_lut6_I1_O)        0.124     9.707 r  divider_fp/divide/regDepl1/Qout[21]_i_3/O
                         net (fo=4, routed)           0.312    10.018    divider_fp/divide/regDepl1/Qout[21]_i_3_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I5_O)        0.124    10.142 r  divider_fp/divide/regDepl1/Qout[26]_i_5/O
                         net (fo=1, routed)           0.294    10.437    divider_fp/divide/regDepl1/Qout[26]_i_5_n_0
    SLICE_X38Y96         LUT6 (Prop_lut6_I1_O)        0.124    10.561 r  divider_fp/divide/regDepl1/Qout[26]_i_3/O
                         net (fo=4, routed)           0.330    10.891    divider_fp/divide/regDepl1/Qout[26]_i_3_n_0
    SLICE_X40Y97         LUT6 (Prop_lut6_I5_O)        0.124    11.015 r  divider_fp/divide/regDepl1/Qout[31]_i_5/O
                         net (fo=1, routed)           0.162    11.176    divider_fp/divide/regDepl1/Qout[31]_i_5_n_0
    SLICE_X40Y97         LUT6 (Prop_lut6_I1_O)        0.124    11.300 r  divider_fp/divide/regDepl1/Qout[31]_i_3/O
                         net (fo=4, routed)           0.302    11.603    divider_fp/divide/regDepl1/Qout[31]_i_3_n_0
    SLICE_X39Y97         LUT6 (Prop_lut6_I5_O)        0.124    11.727 r  divider_fp/divide/regDepl1/Qout[36]_i_5/O
                         net (fo=1, routed)           0.151    11.878    divider_fp/divide/regDepl1/Qout[36]_i_5_n_0
    SLICE_X39Y97         LUT6 (Prop_lut6_I1_O)        0.124    12.002 r  divider_fp/divide/regDepl1/Qout[36]_i_3/O
                         net (fo=4, routed)           0.305    12.307    divider_fp/divide/regDepl1/Qout[36]_i_3_n_0
    SLICE_X41Y97         LUT6 (Prop_lut6_I5_O)        0.124    12.431 r  divider_fp/divide/regDepl1/Qout[41]_i_5/O
                         net (fo=1, routed)           0.313    12.745    divider_fp/divide/regDepl1/Qout[41]_i_5_n_0
    SLICE_X36Y97         LUT6 (Prop_lut6_I1_O)        0.124    12.869 r  divider_fp/divide/regDepl1/Qout[41]_i_3/O
                         net (fo=4, routed)           0.185    13.053    divider_fp/divide/regDepl1/Qout[41]_i_3_n_0
    SLICE_X36Y97         LUT6 (Prop_lut6_I5_O)        0.124    13.177 r  divider_fp/divide/regDepl1/Qout[46]_i_5/O
                         net (fo=1, routed)           0.161    13.339    divider_fp/divide/regDepl1/Qout[46]_i_5_n_0
    SLICE_X36Y97         LUT6 (Prop_lut6_I1_O)        0.124    13.463 r  divider_fp/divide/regDepl1/Qout[46]_i_2/O
                         net (fo=4, routed)           0.315    13.778    divider_fp/divide/regDepl1/Qout[46]_i_2_n_0
    SLICE_X37Y97         LUT6 (Prop_lut6_I5_O)        0.124    13.902 r  divider_fp/divide/regDepl1/Qout[57]_i_7/O
                         net (fo=1, routed)           0.289    14.191    divider_fp/divide/regDepl3/Qout[62]_i_7
    SLICE_X37Y98         LUT6 (Prop_lut6_I1_O)        0.124    14.315 r  divider_fp/divide/regDepl3/Qout[57]_i_5/O
                         net (fo=2, routed)           0.311    14.626    divider_fp/divide/regDepl1/Qout[62]_i_5
    SLICE_X37Y100        LUT6 (Prop_lut6_I5_O)        0.124    14.750 r  divider_fp/divide/regDepl1/Qout[62]_i_7/O
                         net (fo=1, routed)           0.311    15.061    divider_fp/divide/regDepl3/Qout[67]_i_7
    SLICE_X38Y100        LUT6 (Prop_lut6_I1_O)        0.124    15.185 r  divider_fp/divide/regDepl3/Qout[62]_i_5/O
                         net (fo=2, routed)           0.301    15.486    divider_fp/divide/regDepl1/Qout[67]_i_5
    SLICE_X39Y101        LUT6 (Prop_lut6_I5_O)        0.124    15.610 r  divider_fp/divide/regDepl1/Qout[67]_i_7/O
                         net (fo=1, routed)           0.154    15.764    divider_fp/divide/regDepl3/Qout[71]_i_9
    SLICE_X39Y101        LUT6 (Prop_lut6_I1_O)        0.124    15.888 r  divider_fp/divide/regDepl3/Qout[67]_i_5/O
                         net (fo=2, routed)           0.304    16.193    divider_fp/divide/regDepl1/Qout[71]_i_7
    SLICE_X40Y101        LUT6 (Prop_lut6_I5_O)        0.124    16.317 r  divider_fp/divide/regDepl1/Qout[71]_i_9/O
                         net (fo=1, routed)           0.547    16.864    divider_fp/divide/regDepl3/Qout[71]_i_5
    SLICE_X45Y102        LUT6 (Prop_lut6_I1_O)        0.124    16.988 r  divider_fp/divide/regDepl3/Qout[71]_i_7/O
                         net (fo=2, routed)           0.300    17.288    divider_fp/divide/regDepl1/Qout[71]_i_3
    SLICE_X43Y102        LUT6 (Prop_lut6_I5_O)        0.124    17.412 r  divider_fp/divide/regDepl1/Qout[71]_i_5/O
                         net (fo=1, routed)           0.282    17.694    divider_fp/divide/regDepl3/Qout_reg[71]_0
    SLICE_X45Y102        LUT6 (Prop_lut6_I1_O)        0.124    17.818 r  divider_fp/divide/regDepl3/Qout[71]_i_3/O
                         net (fo=8, routed)           0.662    18.480    divider_fp/divide/regDepl1/Qout_reg[77]_1
    SLICE_X46Y99         LUT6 (Prop_lut6_I4_O)        0.124    18.604 r  divider_fp/divide/regDepl1/FSM_sequential_state[0]_i_2_comp_4/O
                         net (fo=143, routed)         0.815    19.419    divider_fp/divide/regDepl1/Sgn
    SLICE_X48Y100        LUT4 (Prop_lut4_I0_O)        0.124    19.543 r  divider_fp/divide/regDepl1/Qout[81]_i_1/O
                         net (fo=1, routed)           0.000    19.543    divider_fp/divide/regDepl1/p_1_in[81]
    SLICE_X48Y100        FDRE                                         r  divider_fp/divide/regDepl1/Qout_reg[81]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.498    14.920    divider_fp/divide/regDepl1/Clk_IBUF_BUFG
    SLICE_X48Y100        FDRE                                         r  divider_fp/divide/regDepl1/Qout_reg[81]/C
                         clock pessimism              0.180    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X48Y100        FDRE (Setup_fdre_C_D)        0.031    15.096    divider_fp/divide/regDepl1/Qout_reg[81]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                         -19.543    
  -------------------------------------------------------------------
                         slack                                 -4.447    

Slack (VIOLATED) :        -4.447ns  (required time - arrival time)
  Source:                 divider_fp/divide/uc/FSM_sequential_state_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_fp/divide/regDepl1/Qout_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.307ns  (logic 4.300ns (30.056%)  route 10.007ns (69.944%))
  Logic Levels:           31  (LUT5=1 LUT6=30)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.635     5.238    divider_fp/divide/uc/Clk_IBUF_BUFG
    SLICE_X44Y94         FDCE                                         r  divider_fp/divide/uc/FSM_sequential_state_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDCE (Prop_fdce_C_Q)         0.456     5.694 r  divider_fp/divide/uc/FSM_sequential_state_reg[1]_replica/Q
                         net (fo=1, routed)           0.800     6.494    divider_fp/divide/uc/Q[0]_repN
    SLICE_X45Y95         LUT6 (Prop_lut6_I1_O)        0.124     6.618 r  divider_fp/divide/uc/Qout[1]_i_3/O
                         net (fo=4, routed)           0.300     6.917    divider_fp/divide/regDepl1/Qout_reg[3]_1
    SLICE_X43Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.041 r  divider_fp/divide/regDepl1/Qout[6]_i_5/O
                         net (fo=1, routed)           0.263     7.304    divider_fp/divide/regDepl1/Qout[6]_i_5_n_0
    SLICE_X43Y95         LUT6 (Prop_lut6_I1_O)        0.124     7.428 r  divider_fp/divide/regDepl1/Qout[6]_i_3/O
                         net (fo=4, routed)           0.178     7.607    divider_fp/divide/regDepl1/Qout[6]_i_3_n_0
    SLICE_X43Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.731 r  divider_fp/divide/regDepl1/Qout[11]_i_5/O
                         net (fo=1, routed)           0.413     8.144    divider_fp/divide/regDepl1/Qout[11]_i_5_n_0
    SLICE_X43Y94         LUT6 (Prop_lut6_I1_O)        0.124     8.268 r  divider_fp/divide/regDepl1/Qout[11]_i_3/O
                         net (fo=4, routed)           0.164     8.431    divider_fp/divide/regDepl1/Qout[11]_i_3_n_0
    SLICE_X43Y94         LUT6 (Prop_lut6_I5_O)        0.124     8.555 r  divider_fp/divide/regDepl1/Qout[16]_i_5/O
                         net (fo=1, routed)           0.312     8.867    divider_fp/divide/regDepl1/Qout[16]_i_5_n_0
    SLICE_X41Y95         LUT6 (Prop_lut6_I1_O)        0.124     8.991 r  divider_fp/divide/regDepl1/Qout[16]_i_3/O
                         net (fo=4, routed)           0.164     9.155    divider_fp/divide/regDepl1/Qout[16]_i_3_n_0
    SLICE_X41Y95         LUT6 (Prop_lut6_I5_O)        0.124     9.279 r  divider_fp/divide/regDepl1/Qout[21]_i_5/O
                         net (fo=1, routed)           0.303     9.583    divider_fp/divide/regDepl1/Qout[21]_i_5_n_0
    SLICE_X40Y96         LUT6 (Prop_lut6_I1_O)        0.124     9.707 r  divider_fp/divide/regDepl1/Qout[21]_i_3/O
                         net (fo=4, routed)           0.312    10.018    divider_fp/divide/regDepl1/Qout[21]_i_3_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I5_O)        0.124    10.142 r  divider_fp/divide/regDepl1/Qout[26]_i_5/O
                         net (fo=1, routed)           0.294    10.437    divider_fp/divide/regDepl1/Qout[26]_i_5_n_0
    SLICE_X38Y96         LUT6 (Prop_lut6_I1_O)        0.124    10.561 r  divider_fp/divide/regDepl1/Qout[26]_i_3/O
                         net (fo=4, routed)           0.330    10.891    divider_fp/divide/regDepl1/Qout[26]_i_3_n_0
    SLICE_X40Y97         LUT6 (Prop_lut6_I5_O)        0.124    11.015 r  divider_fp/divide/regDepl1/Qout[31]_i_5/O
                         net (fo=1, routed)           0.162    11.176    divider_fp/divide/regDepl1/Qout[31]_i_5_n_0
    SLICE_X40Y97         LUT6 (Prop_lut6_I1_O)        0.124    11.300 r  divider_fp/divide/regDepl1/Qout[31]_i_3/O
                         net (fo=4, routed)           0.302    11.603    divider_fp/divide/regDepl1/Qout[31]_i_3_n_0
    SLICE_X39Y97         LUT6 (Prop_lut6_I5_O)        0.124    11.727 r  divider_fp/divide/regDepl1/Qout[36]_i_5/O
                         net (fo=1, routed)           0.151    11.878    divider_fp/divide/regDepl1/Qout[36]_i_5_n_0
    SLICE_X39Y97         LUT6 (Prop_lut6_I1_O)        0.124    12.002 r  divider_fp/divide/regDepl1/Qout[36]_i_3/O
                         net (fo=4, routed)           0.305    12.307    divider_fp/divide/regDepl1/Qout[36]_i_3_n_0
    SLICE_X41Y97         LUT6 (Prop_lut6_I5_O)        0.124    12.431 r  divider_fp/divide/regDepl1/Qout[41]_i_5/O
                         net (fo=1, routed)           0.313    12.745    divider_fp/divide/regDepl1/Qout[41]_i_5_n_0
    SLICE_X36Y97         LUT6 (Prop_lut6_I1_O)        0.124    12.869 r  divider_fp/divide/regDepl1/Qout[41]_i_3/O
                         net (fo=4, routed)           0.185    13.053    divider_fp/divide/regDepl1/Qout[41]_i_3_n_0
    SLICE_X36Y97         LUT6 (Prop_lut6_I5_O)        0.124    13.177 r  divider_fp/divide/regDepl1/Qout[46]_i_5/O
                         net (fo=1, routed)           0.161    13.339    divider_fp/divide/regDepl1/Qout[46]_i_5_n_0
    SLICE_X36Y97         LUT6 (Prop_lut6_I1_O)        0.124    13.463 r  divider_fp/divide/regDepl1/Qout[46]_i_2/O
                         net (fo=4, routed)           0.315    13.778    divider_fp/divide/regDepl1/Qout[46]_i_2_n_0
    SLICE_X37Y97         LUT6 (Prop_lut6_I5_O)        0.124    13.902 r  divider_fp/divide/regDepl1/Qout[57]_i_7/O
                         net (fo=1, routed)           0.289    14.191    divider_fp/divide/regDepl3/Qout[62]_i_7
    SLICE_X37Y98         LUT6 (Prop_lut6_I1_O)        0.124    14.315 r  divider_fp/divide/regDepl3/Qout[57]_i_5/O
                         net (fo=2, routed)           0.311    14.626    divider_fp/divide/regDepl1/Qout[62]_i_5
    SLICE_X37Y100        LUT6 (Prop_lut6_I5_O)        0.124    14.750 r  divider_fp/divide/regDepl1/Qout[62]_i_7/O
                         net (fo=1, routed)           0.311    15.061    divider_fp/divide/regDepl3/Qout[67]_i_7
    SLICE_X38Y100        LUT6 (Prop_lut6_I1_O)        0.124    15.185 r  divider_fp/divide/regDepl3/Qout[62]_i_5/O
                         net (fo=2, routed)           0.301    15.486    divider_fp/divide/regDepl1/Qout[67]_i_5
    SLICE_X39Y101        LUT6 (Prop_lut6_I5_O)        0.124    15.610 r  divider_fp/divide/regDepl1/Qout[67]_i_7/O
                         net (fo=1, routed)           0.154    15.764    divider_fp/divide/regDepl3/Qout[71]_i_9
    SLICE_X39Y101        LUT6 (Prop_lut6_I1_O)        0.124    15.888 r  divider_fp/divide/regDepl3/Qout[67]_i_5/O
                         net (fo=2, routed)           0.304    16.193    divider_fp/divide/regDepl1/Qout[71]_i_7
    SLICE_X40Y101        LUT6 (Prop_lut6_I5_O)        0.124    16.317 r  divider_fp/divide/regDepl1/Qout[71]_i_9/O
                         net (fo=1, routed)           0.547    16.864    divider_fp/divide/regDepl3/Qout[71]_i_5
    SLICE_X45Y102        LUT6 (Prop_lut6_I1_O)        0.124    16.988 r  divider_fp/divide/regDepl3/Qout[71]_i_7/O
                         net (fo=2, routed)           0.300    17.288    divider_fp/divide/regDepl1/Qout[71]_i_3
    SLICE_X43Y102        LUT6 (Prop_lut6_I5_O)        0.124    17.412 r  divider_fp/divide/regDepl1/Qout[71]_i_5/O
                         net (fo=1, routed)           0.282    17.694    divider_fp/divide/regDepl3/Qout_reg[71]_0
    SLICE_X45Y102        LUT6 (Prop_lut6_I1_O)        0.124    17.818 r  divider_fp/divide/regDepl3/Qout[71]_i_3/O
                         net (fo=8, routed)           0.662    18.480    divider_fp/divide/regDepl1/Qout_reg[77]_1
    SLICE_X46Y99         LUT6 (Prop_lut6_I4_O)        0.124    18.604 r  divider_fp/divide/regDepl1/FSM_sequential_state[0]_i_2_comp_4/O
                         net (fo=143, routed)         0.817    19.420    divider_fp/divide/regDepl3/Sgn
    SLICE_X43Y100        LUT5 (Prop_lut5_I3_O)        0.124    19.544 r  divider_fp/divide/regDepl3/Qout[62]_i_1__0/O
                         net (fo=1, routed)           0.000    19.544    divider_fp/divide/regDepl1/D[3]
    SLICE_X43Y100        FDRE                                         r  divider_fp/divide/regDepl1/Qout_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.500    14.922    divider_fp/divide/regDepl1/Clk_IBUF_BUFG
    SLICE_X43Y100        FDRE                                         r  divider_fp/divide/regDepl1/Qout_reg[62]/C
                         clock pessimism              0.180    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X43Y100        FDRE (Setup_fdre_C_D)        0.031    15.098    divider_fp/divide/regDepl1/Qout_reg[62]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                         -19.544    
  -------------------------------------------------------------------
                         slack                                 -4.447    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 divider_fp/divide/regDepl2/Qout_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_fp/divide/regDepl2/Qout_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.186ns (38.737%)  route 0.294ns (61.263%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.561     1.480    divider_fp/divide/regDepl2/Clk_IBUF_BUFG
    SLICE_X49Y100        FDRE                                         r  divider_fp/divide/regDepl2/Qout_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  divider_fp/divide/regDepl2/Qout_reg[42]/Q
                         net (fo=2, routed)           0.294     1.916    divider_fp/divide/regDepl1/Qout_reg[47]_3[41]
    SLICE_X40Y99         LUT6 (Prop_lut6_I5_O)        0.045     1.961 r  divider_fp/divide/regDepl1/Qout[43]_i_1__0/O
                         net (fo=1, routed)           0.000     1.961    divider_fp/divide/regDepl2/Qout_reg[47]_0[43]
    SLICE_X40Y99         FDRE                                         r  divider_fp/divide/regDepl2/Qout_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.841     2.006    divider_fp/divide/regDepl2/Clk_IBUF_BUFG
    SLICE_X40Y99         FDRE                                         r  divider_fp/divide/regDepl2/Qout_reg[43]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X40Y99         FDRE (Hold_fdre_C_D)         0.092     1.852    divider_fp/divide/regDepl2/Qout_reg[43]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 divider_fp/divide/regDepl1/Qout_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_fp/divide/regDepl2/Qout_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.209ns (41.136%)  route 0.299ns (58.864%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.567     1.486    divider_fp/divide/regDepl1/Clk_IBUF_BUFG
    SLICE_X46Y99         FDRE                                         r  divider_fp/divide/regDepl1/Qout_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  divider_fp/divide/regDepl1/Qout_reg[42]/Q
                         net (fo=6, routed)           0.299     1.949    divider_fp/divide/regDepl1/Q[42]
    SLICE_X49Y100        LUT6 (Prop_lut6_I3_O)        0.045     1.994 r  divider_fp/divide/regDepl1/Qout[42]_i_1__0/O
                         net (fo=1, routed)           0.000     1.994    divider_fp/divide/regDepl2/Qout_reg[47]_0[42]
    SLICE_X49Y100        FDRE                                         r  divider_fp/divide/regDepl2/Qout_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.832     1.997    divider_fp/divide/regDepl2/Clk_IBUF_BUFG
    SLICE_X49Y100        FDRE                                         r  divider_fp/divide/regDepl2/Qout_reg[42]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.091     1.842    divider_fp/divide/regDepl2/Qout_reg[42]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 divider_fp/divide/regDepl2/Qout_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_fp/divide/regDepl2/Qout_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.186ns (34.674%)  route 0.350ns (65.326%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.569     1.488    divider_fp/divide/regDepl2/Clk_IBUF_BUFG
    SLICE_X41Y99         FDRE                                         r  divider_fp/divide/regDepl2/Qout_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  divider_fp/divide/regDepl2/Qout_reg[16]/Q
                         net (fo=3, routed)           0.350     1.980    divider_fp/divide/regDepl1/Qout_reg[47]_3[15]
    SLICE_X46Y100        LUT6 (Prop_lut6_I5_O)        0.045     2.025 r  divider_fp/divide/regDepl1/Qout[17]_i_1__0/O
                         net (fo=1, routed)           0.000     2.025    divider_fp/divide/regDepl2/Qout_reg[47]_0[17]
    SLICE_X46Y100        FDRE                                         r  divider_fp/divide/regDepl2/Qout_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.832     1.997    divider_fp/divide/regDepl2/Clk_IBUF_BUFG
    SLICE_X46Y100        FDRE                                         r  divider_fp/divide/regDepl2/Qout_reg[17]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X46Y100        FDRE (Hold_fdre_C_D)         0.121     1.872    divider_fp/divide/regDepl2/Qout_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 divider_fp/divide/regDepl3/Qout_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_fp/divide/regDepl1/Qout_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.231ns (44.351%)  route 0.290ns (55.649%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.563     1.482    divider_fp/divide/regDepl3/Clk_IBUF_BUFG
    SLICE_X40Y101        FDRE                                         r  divider_fp/divide/regDepl3/Qout_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  divider_fp/divide/regDepl3/Qout_reg[55]/Q
                         net (fo=5, routed)           0.149     1.772    divider_fp/divide/regDepl3/Q[55]
    SLICE_X40Y100        LUT5 (Prop_lut5_I0_O)        0.045     1.817 f  divider_fp/divide/regDepl3/Qout[56]_i_2/O
                         net (fo=1, routed)           0.141     1.958    divider_fp/divide/regDepl1/Qout_reg[56]_0
    SLICE_X43Y99         LUT4 (Prop_lut4_I0_O)        0.045     2.003 r  divider_fp/divide/regDepl1/Qout[56]_i_1__0/O
                         net (fo=1, routed)           0.000     2.003    divider_fp/divide/regDepl1/p_1_in[56]
    SLICE_X43Y99         FDRE                                         r  divider_fp/divide/regDepl1/Qout_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.839     2.004    divider_fp/divide/regDepl1/Clk_IBUF_BUFG
    SLICE_X43Y99         FDRE                                         r  divider_fp/divide/regDepl1/Qout_reg[56]/C
                         clock pessimism             -0.245     1.758    
    SLICE_X43Y99         FDRE (Hold_fdre_C_D)         0.092     1.850    divider_fp/divide/regDepl1/Qout_reg[56]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 divider_fp/divide/regDepl2/Qout_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_fp/divide/regDepl2/Qout_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.209ns (37.381%)  route 0.350ns (62.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.561     1.480    divider_fp/divide/regDepl2/Clk_IBUF_BUFG
    SLICE_X46Y100        FDRE                                         r  divider_fp/divide/regDepl2/Qout_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y100        FDRE (Prop_fdre_C_Q)         0.164     1.644 r  divider_fp/divide/regDepl2/Qout_reg[17]/Q
                         net (fo=3, routed)           0.350     1.995    divider_fp/divide/regDepl1/Qout_reg[47]_3[16]
    SLICE_X46Y98         LUT6 (Prop_lut6_I5_O)        0.045     2.040 r  divider_fp/divide/regDepl1/Qout[18]_i_1__0/O
                         net (fo=1, routed)           0.000     2.040    divider_fp/divide/regDepl2/Qout_reg[47]_0[18]
    SLICE_X46Y98         FDRE                                         r  divider_fp/divide/regDepl2/Qout_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.838     2.003    divider_fp/divide/regDepl2/Clk_IBUF_BUFG
    SLICE_X46Y98         FDRE                                         r  divider_fp/divide/regDepl2/Qout_reg[18]/C
                         clock pessimism             -0.245     1.757    
    SLICE_X46Y98         FDRE (Hold_fdre_C_D)         0.120     1.877    divider_fp/divide/regDepl2/Qout_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 divider_fp/divide/regDepl1/Qout_reg[89]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_fp/divide/uc/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.209ns (38.994%)  route 0.327ns (61.006%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.561     1.480    divider_fp/divide/regDepl1/Clk_IBUF_BUFG
    SLICE_X46Y101        FDRE                                         r  divider_fp/divide/regDepl1/Qout_reg[89]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y101        FDRE (Prop_fdre_C_Q)         0.164     1.644 r  divider_fp/divide/regDepl1/Qout_reg[89]/Q
                         net (fo=8, routed)           0.327     1.971    divider_fp/divide/uc/RegA[89]_alias
    SLICE_X47Y94         LUT6 (Prop_lut6_I1_O)        0.045     2.016 r  divider_fp/divide/uc/FSM_sequential_state[0]_i_1__0_comp_1/O
                         net (fo=1, routed)           0.000     2.016    divider_fp/divide/uc/state__0[0]
    SLICE_X47Y94         FDCE                                         r  divider_fp/divide/uc/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.837     2.002    divider_fp/divide/uc/Clk_IBUF_BUFG
    SLICE_X47Y94         FDCE                                         r  divider_fp/divide/uc/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X47Y94         FDCE (Hold_fdce_C_D)         0.092     1.848    divider_fp/divide/uc/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 divider_fp/divide/regDepl3/Qout_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_fp/divide/regDepl1/Qout_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.227ns (42.259%)  route 0.310ns (57.741%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.563     1.482    divider_fp/divide/regDepl3/Clk_IBUF_BUFG
    SLICE_X40Y101        FDRE                                         r  divider_fp/divide/regDepl3/Qout_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        FDRE (Prop_fdre_C_Q)         0.128     1.610 r  divider_fp/divide/regDepl3/Qout_reg[54]/Q
                         net (fo=5, routed)           0.310     1.921    divider_fp/divide/regDepl1/Qout_reg[77]_0[54]
    SLICE_X43Y99         LUT5 (Prop_lut5_I2_O)        0.099     2.020 r  divider_fp/divide/regDepl1/Qout[54]_i_1__0/O
                         net (fo=1, routed)           0.000     2.020    divider_fp/divide/regDepl1/p_1_in[54]
    SLICE_X43Y99         FDRE                                         r  divider_fp/divide/regDepl1/Qout_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.839     2.004    divider_fp/divide/regDepl1/Clk_IBUF_BUFG
    SLICE_X43Y99         FDRE                                         r  divider_fp/divide/regDepl1/Qout_reg[54]/C
                         clock pessimism             -0.245     1.758    
    SLICE_X43Y99         FDRE (Hold_fdre_C_D)         0.092     1.850    divider_fp/divide/regDepl1/Qout_reg[54]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 divider_fp/divide/regDepl3/Qout_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_fp/divide/regDepl1/Qout_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.186ns (32.781%)  route 0.381ns (67.219%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.563     1.482    divider_fp/divide/regDepl3/Clk_IBUF_BUFG
    SLICE_X41Y102        FDRE                                         r  divider_fp/divide/regDepl3/Qout_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y102        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  divider_fp/divide/regDepl3/Qout_reg[59]/Q
                         net (fo=5, routed)           0.381     2.005    divider_fp/divide/regDepl3/Qout_reg_n_0_[59]
    SLICE_X42Y99         LUT5 (Prop_lut5_I2_O)        0.045     2.050 r  divider_fp/divide/regDepl3/Qout[59]_i_1__0/O
                         net (fo=1, routed)           0.000     2.050    divider_fp/divide/regDepl1/D[2]
    SLICE_X42Y99         FDRE                                         r  divider_fp/divide/regDepl1/Qout_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.839     2.004    divider_fp/divide/regDepl1/Clk_IBUF_BUFG
    SLICE_X42Y99         FDRE                                         r  divider_fp/divide/regDepl1/Qout_reg[59]/C
                         clock pessimism             -0.245     1.758    
    SLICE_X42Y99         FDRE (Hold_fdre_C_D)         0.121     1.879    divider_fp/divide/regDepl1/Qout_reg[59]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 divider_fp/divide/regDepl2/Qout_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_fp/divide/regDepl2/Qout_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.186ns (34.486%)  route 0.353ns (65.514%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.561     1.480    divider_fp/divide/regDepl2/Clk_IBUF_BUFG
    SLICE_X49Y100        FDRE                                         r  divider_fp/divide/regDepl2/Qout_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  divider_fp/divide/regDepl2/Qout_reg[22]/Q
                         net (fo=3, routed)           0.353     1.975    divider_fp/divide/regDepl1/Qout_reg[47]_3[21]
    SLICE_X48Y99         LUT6 (Prop_lut6_I5_O)        0.045     2.020 r  divider_fp/divide/regDepl1/Qout[23]_i_1__0/O
                         net (fo=1, routed)           0.000     2.020    divider_fp/divide/regDepl2/Qout_reg[47]_0[23]
    SLICE_X48Y99         FDRE                                         r  divider_fp/divide/regDepl2/Qout_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.838     2.003    divider_fp/divide/regDepl2/Clk_IBUF_BUFG
    SLICE_X48Y99         FDRE                                         r  divider_fp/divide/regDepl2/Qout_reg[23]/C
                         clock pessimism             -0.245     1.757    
    SLICE_X48Y99         FDRE (Hold_fdre_C_D)         0.091     1.848    divider_fp/divide/regDepl2/Qout_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 divider_fp/divide/uc/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_fp/divide/uc/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.293ns (50.648%)  route 0.286ns (49.352%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.566     1.485    divider_fp/divide/uc/Clk_IBUF_BUFG
    SLICE_X50Y98         FDRE                                         r  divider_fp/divide/uc/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  divider_fp/divide/uc/cnt_reg[5]/Q
                         net (fo=4, routed)           0.286     1.935    divider_fp/divide/uc/cnt_reg_n_0_[5]
    SLICE_X42Y101        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     2.064 r  divider_fp/divide/uc/cnt0_carry__0/O[1]
                         net (fo=1, routed)           0.000     2.064    divider_fp/divide/uc/in4[6]
    SLICE_X42Y101        FDRE                                         r  divider_fp/divide/uc/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.833     1.998    divider_fp/divide/uc/Clk_IBUF_BUFG
    SLICE_X42Y101        FDRE                                         r  divider_fp/divide/uc/cnt_reg[6]/C
                         clock pessimism             -0.245     1.752    
    SLICE_X42Y101        FDRE (Hold_fdre_C_D)         0.134     1.886    divider_fp/divide/uc/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.178    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y112   display7seg/Count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y114   display7seg/Count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y114   display7seg/Count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y115   display7seg/Count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y115   display7seg/Count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y115   display7seg/Count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y115   display7seg/Count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y116   display7seg/Count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y116   display7seg/Count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y112   display7seg/Count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y112   display7seg/Count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y114   display7seg/Count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y114   display7seg/Count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y114   display7seg/Count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y114   display7seg/Count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y115   display7seg/Count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y115   display7seg/Count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y115   display7seg/Count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y115   display7seg/Count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y112   display7seg/Count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y112   display7seg/Count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y114   display7seg/Count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y114   display7seg/Count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y114   display7seg/Count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y114   display7seg/Count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y115   display7seg/Count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y115   display7seg/Count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y115   display7seg/Count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y115   display7seg/Count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 divider_fp/norm/assamble_finalResult/FinalResult_reg[25]/G
                            (positive level-sensitive latch)
  Destination:            Seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.929ns  (logic 4.878ns (40.896%)  route 7.050ns (59.104%))
  Logic Levels:           6  (LDCE=1 LUT5=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y113        LDCE                         0.000     0.000 r  divider_fp/norm/assamble_finalResult/FinalResult_reg[25]/G
    SLICE_X43Y113        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  divider_fp/norm/assamble_finalResult/FinalResult_reg[25]/Q
                         net (fo=9, routed)           0.989     1.548    divider_fp/norm/assamble_finalResult/Res[25]
    SLICE_X43Y114        LUT6 (Prop_lut6_I5_O)        0.124     1.672 f  divider_fp/norm/assamble_finalResult/Seg_OBUF[1]_inst_i_11/O
                         net (fo=1, routed)           0.867     2.540    divider_fp/norm/assamble_finalResult/Seg_OBUF[1]_inst_i_11_n_0
    SLICE_X42Y114        LUT6 (Prop_lut6_I0_O)        0.124     2.664 f  divider_fp/norm/assamble_finalResult/Seg_OBUF[1]_inst_i_10/O
                         net (fo=1, routed)           0.623     3.287    divider_fp/norm/assamble_finalResult/Seg_OBUF[1]_inst_i_10_n_0
    SLICE_X39Y114        LUT5 (Prop_lut5_I3_O)        0.124     3.411 r  divider_fp/norm/assamble_finalResult/Seg_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.000     3.411    divider_fp/norm/assamble_finalResult/Seg_OBUF[1]_inst_i_3_n_0
    SLICE_X39Y114        MUXF7 (Prop_muxf7_I1_O)      0.217     3.628 r  divider_fp/norm/assamble_finalResult/Seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.571     8.198    Seg_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.730    11.929 r  Seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.929    Seg[1]
    R10                                                               r  Seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider_fp/norm/assamble_finalResult/FinalResult_reg[18]/G
                            (positive level-sensitive latch)
  Destination:            Seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.340ns  (logic 4.776ns (42.116%)  route 6.564ns (57.884%))
  Logic Levels:           5  (LDCE=1 LUT5=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y116        LDCE                         0.000     0.000 r  divider_fp/norm/assamble_finalResult/FinalResult_reg[18]/G
    SLICE_X39Y116        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  divider_fp/norm/assamble_finalResult/FinalResult_reg[18]/Q
                         net (fo=7, routed)           0.916     1.475    divider_fp/norm/assamble_finalResult/Res[18]
    SLICE_X39Y116        LUT5 (Prop_lut5_I0_O)        0.124     1.599 r  divider_fp/norm/assamble_finalResult/Seg_OBUF[0]_inst_i_8/O
                         net (fo=1, routed)           0.954     2.553    divider_fp/norm/assamble_finalResult/Seg_OBUF[0]_inst_i_8_n_0
    SLICE_X41Y114        LUT5 (Prop_lut5_I0_O)        0.124     2.677 r  divider_fp/norm/assamble_finalResult/Seg_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.677    divider_fp/norm/assamble_finalResult/Seg_OBUF[0]_inst_i_3_n_0
    SLICE_X41Y114        MUXF7 (Prop_muxf7_I1_O)      0.217     2.894 r  divider_fp/norm/assamble_finalResult/Seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.694     7.588    Seg_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.752    11.340 r  Seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.340    Seg[0]
    T10                                                               r  Seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider_fp/norm/assamble_finalResult/FinalResult_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            Seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.138ns  (logic 4.558ns (40.919%)  route 6.581ns (59.081%))
  Logic Levels:           5  (LDCE=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y112        LDCE                         0.000     0.000 r  divider_fp/norm/assamble_finalResult/FinalResult_reg[4]/G
    SLICE_X42Y112        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  divider_fp/norm/assamble_finalResult/FinalResult_reg[4]/Q
                         net (fo=7, routed)           0.986     1.611    divider_fp/norm/assamble_finalResult/Res[4]
    SLICE_X43Y114        LUT6 (Prop_lut6_I2_O)        0.124     1.735 r  divider_fp/norm/assamble_finalResult/Seg_OBUF[5]_inst_i_8/O
                         net (fo=1, routed)           0.972     2.708    divider_fp/norm/assamble_finalResult/Seg_OBUF[5]_inst_i_8_n_0
    SLICE_X41Y116        LUT6 (Prop_lut6_I2_O)        0.124     2.832 r  divider_fp/norm/assamble_finalResult/Seg_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.726     3.558    divider_fp/norm/assamble_finalResult/Seg_OBUF[5]_inst_i_2_n_0
    SLICE_X38Y115        LUT6 (Prop_lut6_I0_O)        0.124     3.682 r  divider_fp/norm/assamble_finalResult/Seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.896     7.578    Seg_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    11.138 r  Seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.138    Seg[5]
    T11                                                               r  Seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider_fp/norm/assamble_finalResult/FinalResult_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            Seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.660ns  (logic 4.961ns (46.534%)  route 5.699ns (53.466%))
  Logic Levels:           5  (LDCE=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y115        LDCE                         0.000     0.000 r  divider_fp/norm/assamble_finalResult/FinalResult_reg[12]/G
    SLICE_X40Y115        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  divider_fp/norm/assamble_finalResult/FinalResult_reg[12]/Q
                         net (fo=8, routed)           1.029     1.588    divider_fp/norm/assamble_finalResult/Res[12]
    SLICE_X41Y115        LUT5 (Prop_lut5_I0_O)        0.154     1.742 r  divider_fp/norm/assamble_finalResult/Seg_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.797     2.539    divider_fp/norm/assamble_finalResult/Seg_OBUF[4]_inst_i_5_n_0
    SLICE_X41Y113        LUT6 (Prop_lut6_I1_O)        0.327     2.866 r  divider_fp/norm/assamble_finalResult/Seg_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.000     2.866    divider_fp/norm/assamble_finalResult/Seg_OBUF[4]_inst_i_2_n_0
    SLICE_X41Y113        MUXF7 (Prop_muxf7_I0_O)      0.212     3.078 r  divider_fp/norm/assamble_finalResult/Seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.873     6.951    Seg_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.709    10.660 r  Seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.660    Seg[4]
    P15                                                               r  Seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider_fp/norm/assamble_finalResult/FinalResult_reg[24]/G
                            (positive level-sensitive latch)
  Destination:            Seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.212ns  (logic 4.424ns (43.323%)  route 5.788ns (56.677%))
  Logic Levels:           5  (LDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y113        LDCE                         0.000     0.000 r  divider_fp/norm/assamble_finalResult/FinalResult_reg[24]/G
    SLICE_X43Y113        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  divider_fp/norm/assamble_finalResult/FinalResult_reg[24]/Q
                         net (fo=9, routed)           0.989     1.548    divider_fp/norm/assamble_finalResult/Res[24]
    SLICE_X43Y115        LUT4 (Prop_lut4_I3_O)        0.124     1.672 r  divider_fp/norm/assamble_finalResult/Seg_OBUF[2]_inst_i_14/O
                         net (fo=1, routed)           0.859     2.531    divider_fp/norm/assamble_finalResult/Seg_OBUF[2]_inst_i_14_n_0
    SLICE_X42Y115        LUT6 (Prop_lut6_I2_O)        0.124     2.655 r  divider_fp/norm/assamble_finalResult/Seg_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           1.039     3.694    divider_fp/norm/assamble_finalResult/Seg_OBUF[2]_inst_i_4_n_0
    SLICE_X40Y115        LUT6 (Prop_lut6_I4_O)        0.124     3.818 r  divider_fp/norm/assamble_finalResult/Seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.901     6.719    Seg_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    10.212 r  Seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.212    Seg[2]
    K16                                                               r  Seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider_fp/norm/assamble_finalResult/FinalResult_reg[23]/G
                            (positive level-sensitive latch)
  Destination:            Seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.974ns  (logic 4.969ns (49.824%)  route 5.004ns (50.176%))
  Logic Levels:           5  (LDCE=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        LDCE                         0.000     0.000 r  divider_fp/norm/assamble_finalResult/FinalResult_reg[23]/G
    SLICE_X44Y112        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  divider_fp/norm/assamble_finalResult/FinalResult_reg[23]/Q
                         net (fo=7, routed)           1.160     1.719    divider_fp/norm/assamble_finalResult/Res[23]
    SLICE_X39Y114        LUT5 (Prop_lut5_I3_O)        0.154     1.873 r  divider_fp/norm/assamble_finalResult/Seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.707     2.579    divider_fp/norm/assamble_finalResult/Seg_OBUF[6]_inst_i_8_n_0
    SLICE_X40Y116        LUT6 (Prop_lut6_I0_O)        0.327     2.906 r  divider_fp/norm/assamble_finalResult/Seg_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.906    divider_fp/norm/assamble_finalResult/Seg_OBUF[6]_inst_i_3_n_0
    SLICE_X40Y116        MUXF7 (Prop_muxf7_I1_O)      0.217     3.123 r  divider_fp/norm/assamble_finalResult/Seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.138     6.261    Seg_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.712     9.974 r  Seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.974    Seg[6]
    L18                                                               r  Seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider_fp/norm/rotunjire/Quotient_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            divider_fp/norm/mantisa/MantisaNormalizata_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.589ns  (logic 2.007ns (20.930%)  route 7.582ns (79.070%))
  Logic Levels:           9  (LDCE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y105        LDCE                         0.000     0.000 r  divider_fp/norm/rotunjire/Quotient_reg[8]/G
    SLICE_X40Y105        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  divider_fp/norm/rotunjire/Quotient_reg[8]/Q
                         net (fo=7, routed)           0.960     1.519    divider_fp/norm/rotunjire/MantisaRotunjita[8]
    SLICE_X38Y107        LUT4 (Prop_lut4_I2_O)        0.124     1.643 f  divider_fp/norm/rotunjire/NrPozShift_reg[4]_i_4/O
                         net (fo=2, routed)           0.943     2.586    divider_fp/norm/rotunjire/NrPozShift_reg[4]_i_4_n_0
    SLICE_X39Y108        LUT5 (Prop_lut5_I4_O)        0.152     2.738 r  divider_fp/norm/rotunjire/NrPozShift_reg[4]_i_2/O
                         net (fo=6, routed)           0.468     3.206    divider_fp/norm/rotunjire/NrPozShift_reg[4]_i_2_n_0
    SLICE_X39Y108        LUT6 (Prop_lut6_I4_O)        0.326     3.532 r  divider_fp/norm/rotunjire/NrPozShift_reg[3]_i_2/O
                         net (fo=26, routed)          0.906     4.438    divider_fp/norm/rotunjire/NrPozShift_reg[3]_i_2_n_0
    SLICE_X38Y109        LUT2 (Prop_lut2_I0_O)        0.124     4.562 r  divider_fp/norm/rotunjire/MantisaNormalizata_reg[22]_i_4/O
                         net (fo=13, routed)          1.222     5.784    divider_fp/norm/rotunjire/MantisaNormalizata_reg[22]_i_4_n_0
    SLICE_X38Y109        LUT4 (Prop_lut4_I1_O)        0.124     5.908 r  divider_fp/norm/rotunjire/MantisaNormalizata_reg[15]_i_4/O
                         net (fo=1, routed)           0.670     6.578    divider_fp/norm/rotunjire/MantisaNormalizata_reg[15]_i_4_n_0
    SLICE_X38Y109        LUT6 (Prop_lut6_I5_O)        0.124     6.702 r  divider_fp/norm/rotunjire/MantisaNormalizata_reg[15]_i_3/O
                         net (fo=2, routed)           1.270     7.972    divider_fp/norm/rotunjire/MantisaNormalizata_reg[15]_i_3_n_0
    SLICE_X38Y110        LUT3 (Prop_lut3_I2_O)        0.146     8.118 r  divider_fp/norm/rotunjire/MantisaNormalizata_reg[13]_i_2/O
                         net (fo=2, routed)           0.603     8.721    divider_fp/norm/rotunjire/MantisaNormalizata_reg[13]_i_2_n_0
    SLICE_X38Y111        LUT5 (Prop_lut5_I2_O)        0.328     9.049 r  divider_fp/norm/rotunjire/MantisaNormalizata_reg[13]_i_1/O
                         net (fo=1, routed)           0.540     9.589    divider_fp/norm/mantisa/Man_reg[22][12]
    SLICE_X39Y112        LDCE                                         r  divider_fp/norm/mantisa/MantisaNormalizata_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider_fp/norm/rotunjire/Quotient_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            divider_fp/norm/mantisa/MantisaNormalizata_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.281ns  (logic 2.007ns (21.625%)  route 7.274ns (78.375%))
  Logic Levels:           9  (LDCE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y105        LDCE                         0.000     0.000 r  divider_fp/norm/rotunjire/Quotient_reg[8]/G
    SLICE_X40Y105        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  divider_fp/norm/rotunjire/Quotient_reg[8]/Q
                         net (fo=7, routed)           0.960     1.519    divider_fp/norm/rotunjire/MantisaRotunjita[8]
    SLICE_X38Y107        LUT4 (Prop_lut4_I2_O)        0.124     1.643 f  divider_fp/norm/rotunjire/NrPozShift_reg[4]_i_4/O
                         net (fo=2, routed)           0.943     2.586    divider_fp/norm/rotunjire/NrPozShift_reg[4]_i_4_n_0
    SLICE_X39Y108        LUT5 (Prop_lut5_I4_O)        0.152     2.738 r  divider_fp/norm/rotunjire/NrPozShift_reg[4]_i_2/O
                         net (fo=6, routed)           0.468     3.206    divider_fp/norm/rotunjire/NrPozShift_reg[4]_i_2_n_0
    SLICE_X39Y108        LUT6 (Prop_lut6_I4_O)        0.326     3.532 r  divider_fp/norm/rotunjire/NrPozShift_reg[3]_i_2/O
                         net (fo=26, routed)          0.906     4.438    divider_fp/norm/rotunjire/NrPozShift_reg[3]_i_2_n_0
    SLICE_X38Y109        LUT2 (Prop_lut2_I0_O)        0.124     4.562 r  divider_fp/norm/rotunjire/MantisaNormalizata_reg[22]_i_4/O
                         net (fo=13, routed)          1.222     5.784    divider_fp/norm/rotunjire/MantisaNormalizata_reg[22]_i_4_n_0
    SLICE_X38Y109        LUT4 (Prop_lut4_I1_O)        0.124     5.908 r  divider_fp/norm/rotunjire/MantisaNormalizata_reg[15]_i_4/O
                         net (fo=1, routed)           0.670     6.578    divider_fp/norm/rotunjire/MantisaNormalizata_reg[15]_i_4_n_0
    SLICE_X38Y109        LUT6 (Prop_lut6_I5_O)        0.124     6.702 r  divider_fp/norm/rotunjire/MantisaNormalizata_reg[15]_i_3/O
                         net (fo=2, routed)           1.270     7.972    divider_fp/norm/rotunjire/MantisaNormalizata_reg[15]_i_3_n_0
    SLICE_X38Y110        LUT3 (Prop_lut3_I2_O)        0.146     8.118 r  divider_fp/norm/rotunjire/MantisaNormalizata_reg[13]_i_2/O
                         net (fo=2, routed)           0.316     8.434    divider_fp/norm/rotunjire/MantisaNormalizata_reg[13]_i_2_n_0
    SLICE_X38Y111        LUT5 (Prop_lut5_I3_O)        0.328     8.762 r  divider_fp/norm/rotunjire/MantisaNormalizata_reg[12]_i_1/O
                         net (fo=1, routed)           0.519     9.281    divider_fp/norm/mantisa/Man_reg[22][11]
    SLICE_X40Y111        LDCE                                         r  divider_fp/norm/mantisa/MantisaNormalizata_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider_fp/norm/assamble_finalResult/FinalResult_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            Seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.241ns  (logic 4.810ns (52.054%)  route 4.431ns (47.946%))
  Logic Levels:           5  (LDCE=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y115        LDCE                         0.000     0.000 r  divider_fp/norm/assamble_finalResult/FinalResult_reg[8]/G
    SLICE_X42Y115        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  divider_fp/norm/assamble_finalResult/FinalResult_reg[8]/Q
                         net (fo=8, routed)           0.840     1.465    divider_fp/norm/assamble_finalResult/Res[8]
    SLICE_X42Y115        LUT5 (Prop_lut5_I4_O)        0.124     1.589 r  divider_fp/norm/assamble_finalResult/Seg_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.952     2.542    divider_fp/norm/assamble_finalResult/Seg_OBUF[3]_inst_i_7_n_0
    SLICE_X41Y115        LUT6 (Prop_lut6_I5_O)        0.124     2.666 r  divider_fp/norm/assamble_finalResult/Seg_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.000     2.666    divider_fp/norm/assamble_finalResult/Seg_OBUF[3]_inst_i_2_n_0
    SLICE_X41Y115        MUXF7 (Prop_muxf7_I0_O)      0.212     2.878 r  divider_fp/norm/assamble_finalResult/Seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.638     5.516    Seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.725     9.241 r  Seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.241    Seg[3]
    K13                                                               r  Seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider_fp/norm/rotunjire/Quotient_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            divider_fp/norm/mantisa/MantisaNormalizata_reg[18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.135ns  (logic 2.009ns (21.993%)  route 7.126ns (78.007%))
  Logic Levels:           9  (LDCE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y105        LDCE                         0.000     0.000 r  divider_fp/norm/rotunjire/Quotient_reg[8]/G
    SLICE_X40Y105        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  divider_fp/norm/rotunjire/Quotient_reg[8]/Q
                         net (fo=7, routed)           0.960     1.519    divider_fp/norm/rotunjire/MantisaRotunjita[8]
    SLICE_X38Y107        LUT4 (Prop_lut4_I2_O)        0.124     1.643 f  divider_fp/norm/rotunjire/NrPozShift_reg[4]_i_4/O
                         net (fo=2, routed)           0.943     2.586    divider_fp/norm/rotunjire/NrPozShift_reg[4]_i_4_n_0
    SLICE_X39Y108        LUT5 (Prop_lut5_I4_O)        0.152     2.738 r  divider_fp/norm/rotunjire/NrPozShift_reg[4]_i_2/O
                         net (fo=6, routed)           0.468     3.206    divider_fp/norm/rotunjire/NrPozShift_reg[4]_i_2_n_0
    SLICE_X39Y108        LUT6 (Prop_lut6_I4_O)        0.326     3.532 r  divider_fp/norm/rotunjire/NrPozShift_reg[3]_i_2/O
                         net (fo=26, routed)          0.906     4.438    divider_fp/norm/rotunjire/NrPozShift_reg[3]_i_2_n_0
    SLICE_X38Y109        LUT2 (Prop_lut2_I0_O)        0.124     4.562 r  divider_fp/norm/rotunjire/MantisaNormalizata_reg[22]_i_4/O
                         net (fo=13, routed)          1.770     6.332    divider_fp/norm/rotunjire/MantisaNormalizata_reg[22]_i_4_n_0
    SLICE_X39Y111        LUT4 (Prop_lut4_I1_O)        0.124     6.456 r  divider_fp/norm/rotunjire/MantisaNormalizata_reg[18]_i_4/O
                         net (fo=1, routed)           0.667     7.123    divider_fp/norm/rotunjire/MantisaNormalizata_reg[18]_i_4_n_0
    SLICE_X39Y111        LUT6 (Prop_lut6_I5_O)        0.124     7.247 r  divider_fp/norm/rotunjire/MantisaNormalizata_reg[18]_i_3/O
                         net (fo=2, routed)           0.433     7.680    divider_fp/norm/rotunjire/MantisaNormalizata_reg[18]_i_3_n_0
    SLICE_X39Y111        LUT3 (Prop_lut3_I0_O)        0.150     7.830 r  divider_fp/norm/rotunjire/MantisaNormalizata_reg[18]_i_2/O
                         net (fo=2, routed)           0.600     8.430    divider_fp/norm/rotunjire/MantisaNormalizata_reg[18]_i_2_n_0
    SLICE_X37Y111        LUT5 (Prop_lut5_I2_O)        0.326     8.756 r  divider_fp/norm/rotunjire/MantisaNormalizata_reg[18]_i_1/O
                         net (fo=1, routed)           0.379     9.135    divider_fp/norm/mantisa/Man_reg[22][17]
    SLICE_X37Y111        LDCE                                         r  divider_fp/norm/mantisa/MantisaNormalizata_reg[18]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 divider_fp/norm/exponent_re/ExponentNorm_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            divider_fp/norm/assamble_finalResult/FinalResult_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.220ns (69.211%)  route 0.098ns (30.789%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y112        LDCE                         0.000     0.000 r  divider_fp/norm/exponent_re/ExponentNorm_reg[0]/G
    SLICE_X45Y112        LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  divider_fp/norm/exponent_re/ExponentNorm_reg[0]/Q
                         net (fo=1, routed)           0.098     0.318    divider_fp/norm/assamble_finalResult/D[23]
    SLICE_X44Y112        LDCE                                         r  divider_fp/norm/assamble_finalResult/FinalResult_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider_fp/norm/exponent_re/ExponentNorm_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            divider_fp/norm/assamble_finalResult/FinalResult_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.220ns (68.535%)  route 0.101ns (31.465%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y113        LDCE                         0.000     0.000 r  divider_fp/norm/exponent_re/ExponentNorm_reg[2]/G
    SLICE_X45Y113        LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  divider_fp/norm/exponent_re/ExponentNorm_reg[2]/Q
                         net (fo=1, routed)           0.101     0.321    divider_fp/norm/assamble_finalResult/D[25]
    SLICE_X43Y113        LDCE                                         r  divider_fp/norm/assamble_finalResult/FinalResult_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider_fp/norm/exponent_re/ExponentNorm_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            divider_fp/norm/assamble_finalResult/FinalResult_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.220ns (58.959%)  route 0.153ns (41.041%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y113        LDCE                         0.000     0.000 r  divider_fp/norm/exponent_re/ExponentNorm_reg[4]/G
    SLICE_X45Y113        LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  divider_fp/norm/exponent_re/ExponentNorm_reg[4]/Q
                         net (fo=1, routed)           0.153     0.373    divider_fp/norm/assamble_finalResult/D[27]
    SLICE_X43Y113        LDCE                                         r  divider_fp/norm/assamble_finalResult/FinalResult_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider_fp/norm/exponent_re/ExponentNorm_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            divider_fp/norm/assamble_finalResult/FinalResult_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.220ns (58.374%)  route 0.157ns (41.626%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y113        LDCE                         0.000     0.000 r  divider_fp/norm/exponent_re/ExponentNorm_reg[5]/G
    SLICE_X45Y113        LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  divider_fp/norm/exponent_re/ExponentNorm_reg[5]/Q
                         net (fo=1, routed)           0.157     0.377    divider_fp/norm/assamble_finalResult/D[28]
    SLICE_X42Y113        LDCE                                         r  divider_fp/norm/assamble_finalResult/FinalResult_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider_fp/norm/exponent_re/ExponentNorm_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            divider_fp/norm/assamble_finalResult/FinalResult_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.220ns (57.701%)  route 0.161ns (42.299%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y113        LDCE                         0.000     0.000 r  divider_fp/norm/exponent_re/ExponentNorm_reg[1]/G
    SLICE_X45Y113        LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  divider_fp/norm/exponent_re/ExponentNorm_reg[1]/Q
                         net (fo=1, routed)           0.161     0.381    divider_fp/norm/assamble_finalResult/D[24]
    SLICE_X43Y113        LDCE                                         r  divider_fp/norm/assamble_finalResult/FinalResult_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider_fp/norm/exponent_re/ExponentNorm_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            divider_fp/norm/assamble_finalResult/FinalResult_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.220ns (57.701%)  route 0.161ns (42.299%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y114        LDCE                         0.000     0.000 r  divider_fp/norm/exponent_re/ExponentNorm_reg[3]/G
    SLICE_X45Y114        LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  divider_fp/norm/exponent_re/ExponentNorm_reg[3]/Q
                         net (fo=1, routed)           0.161     0.381    divider_fp/norm/assamble_finalResult/D[26]
    SLICE_X43Y114        LDCE                                         r  divider_fp/norm/assamble_finalResult/FinalResult_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider_fp/values/SignB_reg/G
                            (positive level-sensitive latch)
  Destination:            divider_fp/norm/assamble_finalResult/FinalResult_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.403ns  (logic 0.225ns (55.832%)  route 0.178ns (44.168%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y106        LDCE                         0.000     0.000 r  divider_fp/values/SignB_reg/G
    SLICE_X41Y106        LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  divider_fp/values/SignB_reg/Q
                         net (fo=1, routed)           0.178     0.403    divider_fp/norm/assamble_finalResult/D[29]
    SLICE_X40Y109        LDCE                                         r  divider_fp/norm/assamble_finalResult/FinalResult_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider_fp/norm/rotunjire/Quotient_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            divider_fp/norm/mantisa/NrPozShift_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.471ns  (logic 0.203ns (43.089%)  route 0.268ns (56.911%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y103        LDCE                         0.000     0.000 r  divider_fp/norm/rotunjire/Quotient_reg[0]/G
    SLICE_X40Y103        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  divider_fp/norm/rotunjire/Quotient_reg[0]/Q
                         net (fo=13, routed)          0.268     0.426    divider_fp/norm/rotunjire/MantisaRotunjita[0]
    SLICE_X41Y109        LUT5 (Prop_lut5_I1_O)        0.045     0.471 r  divider_fp/norm/rotunjire/NrPozShift_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.471    divider_fp/norm/mantisa/D[1]
    SLICE_X41Y109        LDCE                                         r  divider_fp/norm/mantisa/NrPozShift_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider_fp/norm/mantisa/NrPozShift_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            divider_fp/norm/exponent_re/ExponentNorm_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.543ns  (logic 0.212ns (39.030%)  route 0.331ns (60.970%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y109        LDCE                         0.000     0.000 r  divider_fp/norm/mantisa/NrPozShift_reg[0]/G
    SLICE_X41Y109        LDCE (EnToQ_ldce_G_Q)        0.212     0.212 r  divider_fp/norm/mantisa/NrPozShift_reg[0]/Q
                         net (fo=5, routed)           0.331     0.543    divider_fp/norm/exponent_re/Q[0]
    SLICE_X45Y112        LDCE                                         r  divider_fp/norm/exponent_re/ExponentNorm_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider_fp/norm/rotunjire/Quotient_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            divider_fp/norm/mantisa/NrPozShift_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.578ns  (logic 0.203ns (35.150%)  route 0.375ns (64.850%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y103        LDCE                         0.000     0.000 r  divider_fp/norm/rotunjire/Quotient_reg[0]/G
    SLICE_X40Y103        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  divider_fp/norm/rotunjire/Quotient_reg[0]/Q
                         net (fo=13, routed)          0.261     0.419    divider_fp/norm/rotunjire/MantisaRotunjita[0]
    SLICE_X41Y108        LUT5 (Prop_lut5_I1_O)        0.045     0.464 r  divider_fp/norm/rotunjire/NrPozShift_reg[2]_i_1/O
                         net (fo=1, routed)           0.113     0.578    divider_fp/norm/mantisa/D[2]
    SLICE_X43Y109        LDCE                                         r  divider_fp/norm/mantisa/NrPozShift_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            91 Endpoints
Min Delay            91 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display7seg/Count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.862ns  (logic 4.797ns (37.295%)  route 8.065ns (62.705%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.608     5.210    display7seg/Clk_IBUF_BUFG
    SLICE_X51Y116        FDRE                                         r  display7seg/Count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y116        FDRE (Prop_fdre_C_Q)         0.456     5.666 r  display7seg/Count_reg[18]/Q
                         net (fo=29, routed)          2.378     8.045    display7seg/Count_reg[19]_0[1]
    SLICE_X43Y115        LUT2 (Prop_lut2_I0_O)        0.124     8.169 r  display7seg/Seg_OBUF[3]_inst_i_14/O
                         net (fo=2, routed)           0.676     8.844    divider_fp/norm/assamble_finalResult/Seg_OBUF[0]_inst_i_3_0
    SLICE_X43Y115        LUT6 (Prop_lut6_I5_O)        0.124     8.968 r  divider_fp/norm/assamble_finalResult/Seg_OBUF[0]_inst_i_10/O
                         net (fo=1, routed)           0.317     9.286    divider_fp/norm/assamble_finalResult/Seg_OBUF[0]_inst_i_10_n_0
    SLICE_X41Y114        LUT5 (Prop_lut5_I4_O)        0.124     9.410 r  divider_fp/norm/assamble_finalResult/Seg_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.000     9.410    divider_fp/norm/assamble_finalResult/Seg_OBUF[0]_inst_i_3_n_0
    SLICE_X41Y114        MUXF7 (Prop_muxf7_I1_O)      0.217     9.627 r  divider_fp/norm/assamble_finalResult/Seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.694    14.321    Seg_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.752    18.073 r  Seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.073    Seg[0]
    T10                                                               r  Seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display7seg/Count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.853ns  (logic 5.002ns (42.203%)  route 6.851ns (57.797%))
  Logic Levels:           5  (LUT2=1 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.608     5.210    display7seg/Clk_IBUF_BUFG
    SLICE_X51Y116        FDRE                                         r  display7seg/Count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y116        FDRE (Prop_fdre_C_Q)         0.456     5.666 f  display7seg/Count_reg[18]/Q
                         net (fo=29, routed)          2.596     8.263    display7seg/Count_reg[19]_0[1]
    SLICE_X40Y116        LUT2 (Prop_lut2_I0_O)        0.153     8.416 f  display7seg/Seg_OBUF[3]_inst_i_12/O
                         net (fo=1, routed)           0.810     9.226    divider_fp/norm/assamble_finalResult/Seg_OBUF[3]_inst_i_3_0
    SLICE_X40Y114        LUT6 (Prop_lut6_I5_O)        0.327     9.553 r  divider_fp/norm/assamble_finalResult/Seg_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.806    10.359    divider_fp/norm/assamble_finalResult/Seg_OBUF[3]_inst_i_8_n_0
    SLICE_X41Y115        LUT6 (Prop_lut6_I0_O)        0.124    10.483 r  divider_fp/norm/assamble_finalResult/Seg_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000    10.483    divider_fp/norm/assamble_finalResult/Seg_OBUF[3]_inst_i_3_n_0
    SLICE_X41Y115        MUXF7 (Prop_muxf7_I1_O)      0.217    10.700 r  divider_fp/norm/assamble_finalResult/Seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.638    13.338    Seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.725    17.063 r  Seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.063    Seg[3]
    K13                                                               r  Seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display7seg/Count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.840ns  (logic 4.651ns (39.285%)  route 7.189ns (60.715%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.608     5.210    display7seg/Clk_IBUF_BUFG
    SLICE_X51Y116        FDRE                                         r  display7seg/Count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y116        FDRE (Prop_fdre_C_Q)         0.456     5.666 f  display7seg/Count_reg[17]/Q
                         net (fo=44, routed)          1.995     7.661    divider_fp/norm/assamble_finalResult/Seg[6][0]
    SLICE_X42Y114        LUT6 (Prop_lut6_I4_O)        0.124     7.785 f  divider_fp/norm/assamble_finalResult/Seg_OBUF[1]_inst_i_10/O
                         net (fo=1, routed)           0.623     8.408    divider_fp/norm/assamble_finalResult/Seg_OBUF[1]_inst_i_10_n_0
    SLICE_X39Y114        LUT5 (Prop_lut5_I3_O)        0.124     8.532 r  divider_fp/norm/assamble_finalResult/Seg_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.000     8.532    divider_fp/norm/assamble_finalResult/Seg_OBUF[1]_inst_i_3_n_0
    SLICE_X39Y114        MUXF7 (Prop_muxf7_I1_O)      0.217     8.749 r  divider_fp/norm/assamble_finalResult/Seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.571    13.320    Seg_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.730    17.050 r  Seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.050    Seg[1]
    R10                                                               r  Seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display7seg/Count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.834ns  (logic 4.389ns (37.086%)  route 7.445ns (62.914%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.608     5.210    display7seg/Clk_IBUF_BUFG
    SLICE_X51Y116        FDRE                                         r  display7seg/Count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y116        FDRE (Prop_fdre_C_Q)         0.456     5.666 r  display7seg/Count_reg[17]/Q
                         net (fo=44, routed)          1.851     7.517    divider_fp/norm/assamble_finalResult/Seg[6][0]
    SLICE_X43Y114        LUT6 (Prop_lut6_I4_O)        0.124     7.641 r  divider_fp/norm/assamble_finalResult/Seg_OBUF[5]_inst_i_8/O
                         net (fo=1, routed)           0.972     8.613    divider_fp/norm/assamble_finalResult/Seg_OBUF[5]_inst_i_8_n_0
    SLICE_X41Y116        LUT6 (Prop_lut6_I2_O)        0.124     8.737 r  divider_fp/norm/assamble_finalResult/Seg_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.726     9.464    divider_fp/norm/assamble_finalResult/Seg_OBUF[5]_inst_i_2_n_0
    SLICE_X38Y115        LUT6 (Prop_lut6_I0_O)        0.124     9.588 r  divider_fp/norm/assamble_finalResult/Seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.896    13.484    Seg_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    17.044 r  Seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.044    Seg[5]
    T11                                                               r  Seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display7seg/Count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.158ns  (logic 4.630ns (41.489%)  route 6.529ns (58.511%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.608     5.210    display7seg/Clk_IBUF_BUFG
    SLICE_X51Y116        FDRE                                         r  display7seg/Count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y116        FDRE (Prop_fdre_C_Q)         0.456     5.666 r  display7seg/Count_reg[18]/Q
                         net (fo=29, routed)          1.850     7.516    divider_fp/norm/assamble_finalResult/Seg[6][1]
    SLICE_X41Y114        LUT5 (Prop_lut5_I3_O)        0.124     7.640 r  divider_fp/norm/assamble_finalResult/Seg_OBUF[4]_inst_i_8/O
                         net (fo=1, routed)           0.806     8.446    divider_fp/norm/assamble_finalResult/Seg_OBUF[4]_inst_i_8_n_0
    SLICE_X41Y113        LUT6 (Prop_lut6_I0_O)        0.124     8.570 r  divider_fp/norm/assamble_finalResult/Seg_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.000     8.570    divider_fp/norm/assamble_finalResult/Seg_OBUF[4]_inst_i_3_n_0
    SLICE_X41Y113        MUXF7 (Prop_muxf7_I1_O)      0.217     8.787 r  divider_fp/norm/assamble_finalResult/Seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.873    12.660    Seg_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.709    16.369 r  Seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.369    Seg[4]
    P15                                                               r  Seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display7seg/Count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.909ns  (logic 4.385ns (40.201%)  route 6.523ns (59.799%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.608     5.210    display7seg/Clk_IBUF_BUFG
    SLICE_X51Y116        FDRE                                         r  display7seg/Count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y116        FDRE (Prop_fdre_C_Q)         0.456     5.666 f  display7seg/Count_reg[17]/Q
                         net (fo=44, routed)          2.072     7.739    display7seg/Count_reg[19]_0[0]
    SLICE_X38Y112        LUT3 (Prop_lut3_I2_O)        0.152     7.891 r  display7seg/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           4.451    12.341    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.777    16.119 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000    16.119    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display7seg/Count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.515ns  (logic 4.154ns (39.511%)  route 6.360ns (60.489%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.608     5.210    display7seg/Clk_IBUF_BUFG
    SLICE_X51Y116        FDRE                                         r  display7seg/Count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y116        FDRE (Prop_fdre_C_Q)         0.456     5.666 r  display7seg/Count_reg[19]/Q
                         net (fo=19, routed)          2.095     7.761    display7seg/Count_reg[19]_0[2]
    SLICE_X46Y112        LUT3 (Prop_lut3_I0_O)        0.124     7.885 r  display7seg/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.265    12.150    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    15.725 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.725    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display7seg/Count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.503ns  (logic 4.321ns (41.142%)  route 6.182ns (58.858%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.608     5.210    display7seg/Clk_IBUF_BUFG
    SLICE_X51Y116        FDRE                                         r  display7seg/Count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y116        FDRE (Prop_fdre_C_Q)         0.456     5.666 r  display7seg/Count_reg[17]/Q
                         net (fo=44, routed)          1.625     7.292    divider_fp/norm/assamble_finalResult/Seg[6][0]
    SLICE_X40Y113        LUT6 (Prop_lut6_I4_O)        0.124     7.416 r  divider_fp/norm/assamble_finalResult/Seg_OBUF[2]_inst_i_15/O
                         net (fo=1, routed)           1.017     8.433    divider_fp/norm/assamble_finalResult/Seg_OBUF[2]_inst_i_15_n_0
    SLICE_X40Y114        LUT6 (Prop_lut6_I0_O)        0.124     8.557 r  divider_fp/norm/assamble_finalResult/Seg_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.638     9.195    divider_fp/norm/assamble_finalResult/Seg_OBUF[2]_inst_i_5_n_0
    SLICE_X40Y115        LUT6 (Prop_lut6_I5_O)        0.124     9.319 r  divider_fp/norm/assamble_finalResult/Seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.901    12.220    Seg_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    15.713 r  Seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.713    Seg[2]
    K16                                                               r  Seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display7seg/Count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.079ns  (logic 4.358ns (43.237%)  route 5.721ns (56.763%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.608     5.210    display7seg/Clk_IBUF_BUFG
    SLICE_X51Y116        FDRE                                         r  display7seg/Count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y116        FDRE (Prop_fdre_C_Q)         0.456     5.666 f  display7seg/Count_reg[17]/Q
                         net (fo=44, routed)          2.080     7.747    display7seg/Count_reg[19]_0[0]
    SLICE_X38Y112        LUT3 (Prop_lut3_I0_O)        0.146     7.893 r  display7seg/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.640    11.533    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.756    15.289 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.289    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider_fp/norm/isEverythingDone_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.031ns  (logic 4.928ns (49.129%)  route 5.103ns (50.871%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.614     5.216    divider_fp/norm/Clk_IBUF_BUFG
    SLICE_X42Y114        FDRE                                         r  divider_fp/norm/isEverythingDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y114        FDRE (Prop_fdre_C_Q)         0.518     5.734 f  divider_fp/norm/isEverythingDone_reg/Q
                         net (fo=63, routed)          1.258     6.993    divider_fp/norm/assamble_finalResult/Seg_OBUF[2]_inst_i_3_0
    SLICE_X39Y114        LUT5 (Prop_lut5_I2_O)        0.154     7.147 r  divider_fp/norm/assamble_finalResult/Seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.707     7.853    divider_fp/norm/assamble_finalResult/Seg_OBUF[6]_inst_i_8_n_0
    SLICE_X40Y116        LUT6 (Prop_lut6_I0_O)        0.327     8.180 r  divider_fp/norm/assamble_finalResult/Seg_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.000     8.180    divider_fp/norm/assamble_finalResult/Seg_OBUF[6]_inst_i_3_n_0
    SLICE_X40Y116        MUXF7 (Prop_muxf7_I1_O)      0.217     8.397 r  divider_fp/norm/assamble_finalResult/Seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.138    11.535    Seg_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.712    15.248 r  Seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.248    Seg[6]
    L18                                                               r  Seg[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 divider_fp/norm/Man_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_fp/norm/assamble_finalResult/FinalResult_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.141ns (57.827%)  route 0.103ns (42.173%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.557     1.476    divider_fp/norm/Clk_IBUF_BUFG
    SLICE_X40Y116        FDRE                                         r  divider_fp/norm/Man_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)         0.141     1.617 r  divider_fp/norm/Man_reg[2]/Q
                         net (fo=1, routed)           0.103     1.720    divider_fp/norm/assamble_finalResult/D[2]
    SLICE_X39Y116        LDCE                                         r  divider_fp/norm/assamble_finalResult/FinalResult_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider_fp/norm/Man_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_fp/norm/assamble_finalResult/FinalResult_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.727%)  route 0.121ns (46.273%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.558     1.477    divider_fp/norm/Clk_IBUF_BUFG
    SLICE_X40Y113        FDRE                                         r  divider_fp/norm/Man_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y113        FDRE (Prop_fdre_C_Q)         0.141     1.618 r  divider_fp/norm/Man_reg[1]/Q
                         net (fo=1, routed)           0.121     1.740    divider_fp/norm/assamble_finalResult/D[1]
    SLICE_X40Y114        LDCE                                         r  divider_fp/norm/assamble_finalResult/FinalResult_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider_fp/norm/Man_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_fp/norm/assamble_finalResult/FinalResult_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.558     1.477    divider_fp/norm/Clk_IBUF_BUFG
    SLICE_X42Y114        FDRE                                         r  divider_fp/norm/Man_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y114        FDRE (Prop_fdre_C_Q)         0.164     1.641 r  divider_fp/norm/Man_reg[8]/Q
                         net (fo=1, routed)           0.112     1.753    divider_fp/norm/assamble_finalResult/D[8]
    SLICE_X42Y115        LDCE                                         r  divider_fp/norm/assamble_finalResult/FinalResult_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider_fp/norm/Man_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_fp/norm/assamble_finalResult/FinalResult_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.558     1.477    divider_fp/norm/Clk_IBUF_BUFG
    SLICE_X42Y114        FDRE                                         r  divider_fp/norm/Man_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y114        FDRE (Prop_fdre_C_Q)         0.164     1.641 r  divider_fp/norm/Man_reg[9]/Q
                         net (fo=1, routed)           0.112     1.753    divider_fp/norm/assamble_finalResult/D[9]
    SLICE_X42Y115        LDCE                                         r  divider_fp/norm/assamble_finalResult/FinalResult_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider_fp/norm/Man_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_fp/norm/assamble_finalResult/FinalResult_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.560     1.479    divider_fp/norm/Clk_IBUF_BUFG
    SLICE_X42Y111        FDRE                                         r  divider_fp/norm/Man_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y111        FDRE (Prop_fdre_C_Q)         0.164     1.643 r  divider_fp/norm/Man_reg[5]/Q
                         net (fo=1, routed)           0.112     1.755    divider_fp/norm/assamble_finalResult/D[5]
    SLICE_X42Y112        LDCE                                         r  divider_fp/norm/assamble_finalResult/FinalResult_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider_fp/norm/Man_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_fp/norm/assamble_finalResult/FinalResult_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.141ns (46.667%)  route 0.161ns (53.333%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.556     1.475    divider_fp/norm/Clk_IBUF_BUFG
    SLICE_X41Y117        FDRE                                         r  divider_fp/norm/Man_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y117        FDRE (Prop_fdre_C_Q)         0.141     1.616 r  divider_fp/norm/Man_reg[10]/Q
                         net (fo=1, routed)           0.161     1.778    divider_fp/norm/assamble_finalResult/D[10]
    SLICE_X42Y117        LDCE                                         r  divider_fp/norm/assamble_finalResult/FinalResult_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider_fp/norm/Man_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_fp/norm/assamble_finalResult/FinalResult_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.141ns (46.667%)  route 0.161ns (53.333%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.557     1.476    divider_fp/norm/Clk_IBUF_BUFG
    SLICE_X41Y116        FDRE                                         r  divider_fp/norm/Man_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y116        FDRE (Prop_fdre_C_Q)         0.141     1.617 r  divider_fp/norm/Man_reg[15]/Q
                         net (fo=1, routed)           0.161     1.779    divider_fp/norm/assamble_finalResult/D[15]
    SLICE_X42Y116        LDCE                                         r  divider_fp/norm/assamble_finalResult/FinalResult_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider_fp/norm/Man_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_fp/norm/assamble_finalResult/FinalResult_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.141ns (46.363%)  route 0.163ns (53.637%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.557     1.476    divider_fp/norm/Clk_IBUF_BUFG
    SLICE_X40Y116        FDRE                                         r  divider_fp/norm/Man_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)         0.141     1.617 r  divider_fp/norm/Man_reg[14]/Q
                         net (fo=1, routed)           0.163     1.781    divider_fp/norm/assamble_finalResult/D[14]
    SLICE_X39Y116        LDCE                                         r  divider_fp/norm/assamble_finalResult/FinalResult_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider_fp/norm/Man_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_fp/norm/assamble_finalResult/FinalResult_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.141ns (46.248%)  route 0.164ns (53.752%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.558     1.477    divider_fp/norm/Clk_IBUF_BUFG
    SLICE_X39Y115        FDRE                                         r  divider_fp/norm/Man_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y115        FDRE (Prop_fdre_C_Q)         0.141     1.618 r  divider_fp/norm/Man_reg[18]/Q
                         net (fo=1, routed)           0.164     1.782    divider_fp/norm/assamble_finalResult/D[18]
    SLICE_X39Y116        LDCE                                         r  divider_fp/norm/assamble_finalResult/FinalResult_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider_fp/norm/Man_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_fp/norm/assamble_finalResult/FinalResult_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.141ns (46.358%)  route 0.163ns (53.642%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.559     1.478    divider_fp/norm/Clk_IBUF_BUFG
    SLICE_X37Y116        FDRE                                         r  divider_fp/norm/Man_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y116        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  divider_fp/norm/Man_reg[16]/Q
                         net (fo=1, routed)           0.163     1.783    divider_fp/norm/assamble_finalResult/D[16]
    SLICE_X38Y116        LDCE                                         r  divider_fp/norm/assamble_finalResult/FinalResult_reg[16]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           333 Endpoints
Min Delay           333 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            divider_fp/divide/uc/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.399ns  (logic 1.715ns (23.185%)  route 5.683ns (76.815%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Rst_IBUF_inst/O
                         net (fo=234, routed)         3.961     5.428    divider_fp/divide/uc/Rst_IBUF
    SLICE_X43Y104        LUT5 (Prop_lut5_I4_O)        0.124     5.552 r  divider_fp/divide/uc/cnt[30]_i_2/O
                         net (fo=30, routed)          1.723     7.275    divider_fp/divide/uc/cnt0
    SLICE_X50Y98         LUT5 (Prop_lut5_I3_O)        0.124     7.399 r  divider_fp/divide/uc/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     7.399    divider_fp/divide/uc/cnt[5]_i_1_n_0
    SLICE_X50Y98         FDRE                                         r  divider_fp/divide/uc/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.512     4.935    divider_fp/divide/uc/Clk_IBUF_BUFG
    SLICE_X50Y98         FDRE                                         r  divider_fp/divide/uc/cnt_reg[5]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            display7seg/Count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.056ns  (logic 1.591ns (22.555%)  route 5.465ns (77.445%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  Rst_IBUF_inst/O
                         net (fo=234, routed)         4.229     5.697    display7seg/Rst_IBUF
    SLICE_X50Y113        LUT5 (Prop_lut5_I0_O)        0.124     5.821 r  display7seg/Count[0]_i_1/O
                         net (fo=20, routed)          1.235     7.056    display7seg/Count[0]_i_1_n_0
    SLICE_X51Y116        FDRE                                         r  display7seg/Count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.488     4.910    display7seg/Clk_IBUF_BUFG
    SLICE_X51Y116        FDRE                                         r  display7seg/Count_reg[16]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            display7seg/Count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.056ns  (logic 1.591ns (22.555%)  route 5.465ns (77.445%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  Rst_IBUF_inst/O
                         net (fo=234, routed)         4.229     5.697    display7seg/Rst_IBUF
    SLICE_X50Y113        LUT5 (Prop_lut5_I0_O)        0.124     5.821 r  display7seg/Count[0]_i_1/O
                         net (fo=20, routed)          1.235     7.056    display7seg/Count[0]_i_1_n_0
    SLICE_X51Y116        FDRE                                         r  display7seg/Count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.488     4.910    display7seg/Clk_IBUF_BUFG
    SLICE_X51Y116        FDRE                                         r  display7seg/Count_reg[17]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            display7seg/Count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.056ns  (logic 1.591ns (22.555%)  route 5.465ns (77.445%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  Rst_IBUF_inst/O
                         net (fo=234, routed)         4.229     5.697    display7seg/Rst_IBUF
    SLICE_X50Y113        LUT5 (Prop_lut5_I0_O)        0.124     5.821 r  display7seg/Count[0]_i_1/O
                         net (fo=20, routed)          1.235     7.056    display7seg/Count[0]_i_1_n_0
    SLICE_X51Y116        FDRE                                         r  display7seg/Count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.488     4.910    display7seg/Clk_IBUF_BUFG
    SLICE_X51Y116        FDRE                                         r  display7seg/Count_reg[18]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            display7seg/Count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.056ns  (logic 1.591ns (22.555%)  route 5.465ns (77.445%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  Rst_IBUF_inst/O
                         net (fo=234, routed)         4.229     5.697    display7seg/Rst_IBUF
    SLICE_X50Y113        LUT5 (Prop_lut5_I0_O)        0.124     5.821 r  display7seg/Count[0]_i_1/O
                         net (fo=20, routed)          1.235     7.056    display7seg/Count[0]_i_1_n_0
    SLICE_X51Y116        FDRE                                         r  display7seg/Count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.488     4.910    display7seg/Clk_IBUF_BUFG
    SLICE_X51Y116        FDRE                                         r  display7seg/Count_reg[19]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            display7seg/Count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.918ns  (logic 1.591ns (23.006%)  route 5.326ns (76.994%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  Rst_IBUF_inst/O
                         net (fo=234, routed)         4.229     5.697    display7seg/Rst_IBUF
    SLICE_X50Y113        LUT5 (Prop_lut5_I0_O)        0.124     5.821 r  display7seg/Count[0]_i_1/O
                         net (fo=20, routed)          1.097     6.918    display7seg/Count[0]_i_1_n_0
    SLICE_X51Y115        FDRE                                         r  display7seg/Count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.489     4.911    display7seg/Clk_IBUF_BUFG
    SLICE_X51Y115        FDRE                                         r  display7seg/Count_reg[12]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            display7seg/Count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.918ns  (logic 1.591ns (23.006%)  route 5.326ns (76.994%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  Rst_IBUF_inst/O
                         net (fo=234, routed)         4.229     5.697    display7seg/Rst_IBUF
    SLICE_X50Y113        LUT5 (Prop_lut5_I0_O)        0.124     5.821 r  display7seg/Count[0]_i_1/O
                         net (fo=20, routed)          1.097     6.918    display7seg/Count[0]_i_1_n_0
    SLICE_X51Y115        FDRE                                         r  display7seg/Count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.489     4.911    display7seg/Clk_IBUF_BUFG
    SLICE_X51Y115        FDRE                                         r  display7seg/Count_reg[13]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            display7seg/Count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.918ns  (logic 1.591ns (23.006%)  route 5.326ns (76.994%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  Rst_IBUF_inst/O
                         net (fo=234, routed)         4.229     5.697    display7seg/Rst_IBUF
    SLICE_X50Y113        LUT5 (Prop_lut5_I0_O)        0.124     5.821 r  display7seg/Count[0]_i_1/O
                         net (fo=20, routed)          1.097     6.918    display7seg/Count[0]_i_1_n_0
    SLICE_X51Y115        FDRE                                         r  display7seg/Count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.489     4.911    display7seg/Clk_IBUF_BUFG
    SLICE_X51Y115        FDRE                                         r  display7seg/Count_reg[14]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            display7seg/Count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.918ns  (logic 1.591ns (23.006%)  route 5.326ns (76.994%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  Rst_IBUF_inst/O
                         net (fo=234, routed)         4.229     5.697    display7seg/Rst_IBUF
    SLICE_X50Y113        LUT5 (Prop_lut5_I0_O)        0.124     5.821 r  display7seg/Count[0]_i_1/O
                         net (fo=20, routed)          1.097     6.918    display7seg/Count[0]_i_1_n_0
    SLICE_X51Y115        FDRE                                         r  display7seg/Count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.489     4.911    display7seg/Clk_IBUF_BUFG
    SLICE_X51Y115        FDRE                                         r  display7seg/Count_reg[15]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            display7seg/Count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.769ns  (logic 1.591ns (23.510%)  route 5.178ns (76.490%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  Rst_IBUF_inst/O
                         net (fo=234, routed)         4.229     5.697    display7seg/Rst_IBUF
    SLICE_X50Y113        LUT5 (Prop_lut5_I0_O)        0.124     5.821 r  display7seg/Count[0]_i_1/O
                         net (fo=20, routed)          0.948     6.769    display7seg/Count[0]_i_1_n_0
    SLICE_X51Y114        FDRE                                         r  display7seg/Count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.490     4.912    display7seg/Clk_IBUF_BUFG
    SLICE_X51Y114        FDRE                                         r  display7seg/Count_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 divider_fp/norm/mantisa/MantisaNormalizata_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            divider_fp/norm/Man_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.326ns  (logic 0.212ns (65.003%)  route 0.114ns (34.997%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y110        LDCE                         0.000     0.000 r  divider_fp/norm/mantisa/MantisaNormalizata_reg[5]/G
    SLICE_X41Y110        LDCE (EnToQ_ldce_G_Q)        0.212     0.212 r  divider_fp/norm/mantisa/MantisaNormalizata_reg[5]/Q
                         net (fo=1, routed)           0.114     0.326    divider_fp/norm/MantisaNormalizata[5]
    SLICE_X42Y111        FDRE                                         r  divider_fp/norm/Man_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.830     1.995    divider_fp/norm/Clk_IBUF_BUFG
    SLICE_X42Y111        FDRE                                         r  divider_fp/norm/Man_reg[4]/C

Slack:                    inf
  Source:                 divider_fp/norm/mantisa/MantisaNormalizata_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            divider_fp/norm/Man_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.332ns  (logic 0.212ns (63.890%)  route 0.120ns (36.110%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        LDCE                         0.000     0.000 r  divider_fp/norm/mantisa/MantisaNormalizata_reg[1]/G
    SLICE_X40Y110        LDCE (EnToQ_ldce_G_Q)        0.212     0.212 r  divider_fp/norm/mantisa/MantisaNormalizata_reg[1]/Q
                         net (fo=1, routed)           0.120     0.332    divider_fp/norm/MantisaNormalizata[1]
    SLICE_X41Y112        FDRE                                         r  divider_fp/norm/Man_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.830     1.995    divider_fp/norm/Clk_IBUF_BUFG
    SLICE_X41Y112        FDRE                                         r  divider_fp/norm/Man_reg[0]/C

Slack:                    inf
  Source:                 divider_fp/norm/mantisa/MantisaNormalizata_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            divider_fp/norm/Man_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.336ns  (logic 0.212ns (63.109%)  route 0.124ns (36.891%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y111        LDCE                         0.000     0.000 r  divider_fp/norm/mantisa/MantisaNormalizata_reg[2]/G
    SLICE_X40Y111        LDCE (EnToQ_ldce_G_Q)        0.212     0.212 r  divider_fp/norm/mantisa/MantisaNormalizata_reg[2]/Q
                         net (fo=1, routed)           0.124     0.336    divider_fp/norm/MantisaNormalizata[2]
    SLICE_X40Y113        FDRE                                         r  divider_fp/norm/Man_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.829     1.994    divider_fp/norm/Clk_IBUF_BUFG
    SLICE_X40Y113        FDRE                                         r  divider_fp/norm/Man_reg[1]/C

Slack:                    inf
  Source:                 divider_fp/norm/mantisa/MantisaNormalizata_reg[22]/G
                            (positive level-sensitive latch)
  Destination:            divider_fp/norm/Man_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.348ns  (logic 0.232ns (66.620%)  route 0.116ns (33.380%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y111        LDCE                         0.000     0.000 r  divider_fp/norm/mantisa/MantisaNormalizata_reg[22]/G
    SLICE_X38Y111        LDCE (EnToQ_ldce_G_Q)        0.232     0.232 r  divider_fp/norm/mantisa/MantisaNormalizata_reg[22]/Q
                         net (fo=1, routed)           0.116     0.348    divider_fp/norm/MantisaNormalizata[22]
    SLICE_X38Y113        FDRE                                         r  divider_fp/norm/Man_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.829     1.994    divider_fp/norm/Clk_IBUF_BUFG
    SLICE_X38Y113        FDRE                                         r  divider_fp/norm/Man_reg[21]/C

Slack:                    inf
  Source:                 divider_fp/norm/mantisa/MantisaNormalizata_reg[23]/G
                            (positive level-sensitive latch)
  Destination:            divider_fp/norm/Man_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.348ns  (logic 0.232ns (66.620%)  route 0.116ns (33.380%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y110        LDCE                         0.000     0.000 r  divider_fp/norm/mantisa/MantisaNormalizata_reg[23]/G
    SLICE_X38Y110        LDCE (EnToQ_ldce_G_Q)        0.232     0.232 r  divider_fp/norm/mantisa/MantisaNormalizata_reg[23]/Q
                         net (fo=1, routed)           0.116     0.348    divider_fp/norm/MantisaNormalizata[23]
    SLICE_X38Y112        FDRE                                         r  divider_fp/norm/Man_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.830     1.995    divider_fp/norm/Clk_IBUF_BUFG
    SLICE_X38Y112        FDRE                                         r  divider_fp/norm/Man_reg[22]/C

Slack:                    inf
  Source:                 divider_fp/norm/mantisa/MantisaNormalizata_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            divider_fp/norm/Man_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.381ns  (logic 0.212ns (55.652%)  route 0.169ns (44.348%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y109        LDCE                         0.000     0.000 r  divider_fp/norm/mantisa/MantisaNormalizata_reg[7]/G
    SLICE_X41Y109        LDCE (EnToQ_ldce_G_Q)        0.212     0.212 r  divider_fp/norm/mantisa/MantisaNormalizata_reg[7]/Q
                         net (fo=1, routed)           0.169     0.381    divider_fp/norm/MantisaNormalizata[7]
    SLICE_X42Y109        FDRE                                         r  divider_fp/norm/Man_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.831     1.996    divider_fp/norm/Clk_IBUF_BUFG
    SLICE_X42Y109        FDRE                                         r  divider_fp/norm/Man_reg[6]/C

Slack:                    inf
  Source:                 divider_fp/norm/mantisa/MantisaNormalizata_reg[17]/G
                            (positive level-sensitive latch)
  Destination:            divider_fp/norm/Man_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.392ns  (logic 0.212ns (54.135%)  route 0.180ns (45.865%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y111        LDCE                         0.000     0.000 r  divider_fp/norm/mantisa/MantisaNormalizata_reg[17]/G
    SLICE_X39Y111        LDCE (EnToQ_ldce_G_Q)        0.212     0.212 r  divider_fp/norm/mantisa/MantisaNormalizata_reg[17]/Q
                         net (fo=1, routed)           0.180     0.392    divider_fp/norm/MantisaNormalizata[17]
    SLICE_X37Y116        FDRE                                         r  divider_fp/norm/Man_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.828     1.993    divider_fp/norm/Clk_IBUF_BUFG
    SLICE_X37Y116        FDRE                                         r  divider_fp/norm/Man_reg[16]/C

Slack:                    inf
  Source:                 divider_fp/norm/mantisa/MantisaNormalizata_reg[21]/G
                            (positive level-sensitive latch)
  Destination:            divider_fp/norm/Man_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.392ns  (logic 0.212ns (54.110%)  route 0.180ns (45.890%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y110        LDCE                         0.000     0.000 r  divider_fp/norm/mantisa/MantisaNormalizata_reg[21]/G
    SLICE_X36Y110        LDCE (EnToQ_ldce_G_Q)        0.212     0.212 r  divider_fp/norm/mantisa/MantisaNormalizata_reg[21]/Q
                         net (fo=1, routed)           0.180     0.392    divider_fp/norm/MantisaNormalizata[21]
    SLICE_X36Y113        FDRE                                         r  divider_fp/norm/Man_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.830     1.995    divider_fp/norm/Clk_IBUF_BUFG
    SLICE_X36Y113        FDRE                                         r  divider_fp/norm/Man_reg[20]/C

Slack:                    inf
  Source:                 divider_fp/norm/mantisa/MantisaNormalizata_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            divider_fp/norm/Man_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.398ns  (logic 0.232ns (58.309%)  route 0.166ns (41.691%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y110        LDCE                         0.000     0.000 r  divider_fp/norm/mantisa/MantisaNormalizata_reg[8]/G
    SLICE_X42Y110        LDCE (EnToQ_ldce_G_Q)        0.232     0.232 r  divider_fp/norm/mantisa/MantisaNormalizata_reg[8]/Q
                         net (fo=1, routed)           0.166     0.398    divider_fp/norm/MantisaNormalizata[8]
    SLICE_X43Y112        FDRE                                         r  divider_fp/norm/Man_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.827     1.993    divider_fp/norm/Clk_IBUF_BUFG
    SLICE_X43Y112        FDRE                                         r  divider_fp/norm/Man_reg[7]/C

Slack:                    inf
  Source:                 divider_fp/norm/mantisa/MantisaNormalizata_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            divider_fp/norm/Man_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.404ns  (logic 0.232ns (57.406%)  route 0.172ns (42.594%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y110        LDCE                         0.000     0.000 r  divider_fp/norm/mantisa/MantisaNormalizata_reg[6]/G
    SLICE_X42Y110        LDCE (EnToQ_ldce_G_Q)        0.232     0.232 r  divider_fp/norm/mantisa/MantisaNormalizata_reg[6]/Q
                         net (fo=1, routed)           0.172     0.404    divider_fp/norm/MantisaNormalizata[6]
    SLICE_X42Y111        FDRE                                         r  divider_fp/norm/Man_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.830     1.995    divider_fp/norm/Clk_IBUF_BUFG
    SLICE_X42Y111        FDRE                                         r  divider_fp/norm/Man_reg[5]/C





