digraph av_protocol.xml_av_protocol.xml {
  0 [clockval_1="Ref Clock=0,Process_clock_A_c_1=0", clockval_2="Ref Clock=0,Process_clock_A_c_2=0", first_intval="", first_vloc="<start>", initial="true", second_intval="", second_vloc="<start>"]
  1 [clockval_1="Ref Clock=0,Process_clock_A_c_1=50001", clockval_2="Ref Clock=0,Process_clock_A_c_2=50001", first_intval="", first_vloc="<start>", initial="false", second_intval="", second_vloc="<start>"]
  2 [clockval_1="Ref Clock=0,Process_clock_A_c_1=0", clockval_2="Ref Clock=0,Process_clock_A_c_2=0", first_intval="", first_vloc="<idle>", initial="false", second_intval="", second_vloc="<idle>"]
  3 [clockval_1="Ref Clock=0,Process_clock_A_c_1=0", clockval_2="Ref Clock=0,Process_clock_A_c_2=0", first_intval="", first_vloc="<idle>", initial="false", second_intval="", second_vloc="<idle>"]
  4 [clockval_1="Ref Clock=0,Process_clock_A_c_1=781", clockval_2="Ref Clock=0,Process_clock_A_c_2=781", first_intval="", first_vloc="<idle>", initial="false", second_intval="", second_vloc="<idle>"]
  5 [clockval_1="Ref Clock=0,Process_clock_A_c_1=781", clockval_2="Ref Clock=0,Process_clock_A_c_2=781", first_intval="", first_vloc="<ex_start>", initial="false", second_intval="", second_vloc="<ex_start>"]
  6 [clockval_1="Ref Clock=0,Process_clock_A_c_1=50782", clockval_2="Ref Clock=0,Process_clock_A_c_2=50782", first_intval="", first_vloc="<ex_start>", initial="false", second_intval="", second_vloc="<ex_start>"]
  7 [clockval_1="Ref Clock=0,Process_clock_A_c_1=0", clockval_2="Ref Clock=0,Process_clock_A_c_2=0", first_intval="", first_vloc="<ex_silence1>", initial="false", second_intval="", second_vloc="<ex_silence1>"]
  8 [clockval_1="Ref Clock=0,Process_clock_A_c_1=0", clockval_2="Ref Clock=0,Process_clock_A_c_2=0", first_intval="", first_vloc="<ex_silence1>", initial="false", second_intval="", second_vloc="<ex_silence1>"]
  9 [clockval_1="Ref Clock=0,Process_clock_A_c_1=2343", clockval_2="Ref Clock=0,Process_clock_A_c_2=2343", first_intval="", first_vloc="<ex_silence1>", initial="false", second_intval="", second_vloc="<ex_silence1>"]
  10 [clockval_1="Ref Clock=0,Process_clock_A_c_1=0", clockval_2="Ref Clock=0,Process_clock_A_c_2=0", first_intval="", first_vloc="<ex_silence2>", initial="false", second_intval="", second_vloc="<ex_silence2>"]
  11 [clockval_1="Ref Clock=0,Process_clock_A_c_1=0", clockval_2="Ref Clock=0,Process_clock_A_c_2=0", final="second", final_symbol="782", first_intval="", first_vloc="<ex_silence2>", initial="false", second_intval="", second_vloc="<ex_silence2>"]
  1 -> 2 [first_vedge="<Process@Process_l_emit>", first_vedge_do="Process_clock_A_c=0", second_vedge="<Process@Process_l_emit>", second_vedge_do="Process_clock_A_c=0"]
  4 -> 5 [first_vedge="<Process@Process_k_emit>", first_vedge_prov="(Process_clock_A_c == 781)", second_vedge="<Process@Process_k_emit>", second_vedge_prov="(Process_clock_A_c == 781)"]
  6 -> 7 [first_vedge="<Process@Process_h_emit>", first_vedge_do="Process_clock_A_c=0", second_vedge="<Process@Process_h_emit>", second_vedge_do="Process_clock_A_c=0"]
  9 -> 10 [first_vedge="<Process@Process__one_recv>", first_vedge_do="Process_clock_A_c=0", second_vedge="<Process@Process__one_recv>", second_vedge_do="Process_clock_A_c=0"]
  0 -> 1 [delay="50001"]
  2 -> 3 [delay="0"]
  3 -> 4 [delay="781"]
  5 -> 6 [delay="50001"]
  7 -> 8 [delay="0"]
  8 -> 9 [delay="2343"]
  10 -> 11 [delay="0"]
}
MEMORY_MAX_RSS  xxxx
RELATIONSHIP_FULFILLED false
RUNNING_TIME_SECONDS  xxxx
VISITED_PAIR_OF_STATES 5
