
PRO.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000018b8  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00003424  080019c4  080019c4  000119c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004de8  08004de8  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08004de8  08004de8  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004de8  08004de8  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004de8  08004de8  00014de8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004dec  08004dec  00014dec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08004df0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  2000000c  08004dfc  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000002c  08004dfc  0002002c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00003790  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000117a  00000000  00000000  000237c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000004a8  00000000  00000000  00024940  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000003f0  00000000  00000000  00024de8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00015f43  00000000  00000000  000251d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00005c95  00000000  00000000  0003b11b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007c18e  00000000  00000000  00040db0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000bcf3e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001004  00000000  00000000  000bcf90  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000000c 	.word	0x2000000c
 8000128:	00000000 	.word	0x00000000
 800012c:	080019ac 	.word	0x080019ac

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000010 	.word	0x20000010
 8000148:	080019ac 	.word	0x080019ac

0800014c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b088      	sub	sp, #32
 8000150:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000152:	f107 0310 	add.w	r3, r7, #16
 8000156:	2200      	movs	r2, #0
 8000158:	601a      	str	r2, [r3, #0]
 800015a:	605a      	str	r2, [r3, #4]
 800015c:	609a      	str	r2, [r3, #8]
 800015e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000160:	4b23      	ldr	r3, [pc, #140]	; (80001f0 <MX_GPIO_Init+0xa4>)
 8000162:	699b      	ldr	r3, [r3, #24]
 8000164:	4a22      	ldr	r2, [pc, #136]	; (80001f0 <MX_GPIO_Init+0xa4>)
 8000166:	f043 0310 	orr.w	r3, r3, #16
 800016a:	6193      	str	r3, [r2, #24]
 800016c:	4b20      	ldr	r3, [pc, #128]	; (80001f0 <MX_GPIO_Init+0xa4>)
 800016e:	699b      	ldr	r3, [r3, #24]
 8000170:	f003 0310 	and.w	r3, r3, #16
 8000174:	60fb      	str	r3, [r7, #12]
 8000176:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000178:	4b1d      	ldr	r3, [pc, #116]	; (80001f0 <MX_GPIO_Init+0xa4>)
 800017a:	699b      	ldr	r3, [r3, #24]
 800017c:	4a1c      	ldr	r2, [pc, #112]	; (80001f0 <MX_GPIO_Init+0xa4>)
 800017e:	f043 0320 	orr.w	r3, r3, #32
 8000182:	6193      	str	r3, [r2, #24]
 8000184:	4b1a      	ldr	r3, [pc, #104]	; (80001f0 <MX_GPIO_Init+0xa4>)
 8000186:	699b      	ldr	r3, [r3, #24]
 8000188:	f003 0320 	and.w	r3, r3, #32
 800018c:	60bb      	str	r3, [r7, #8]
 800018e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000190:	4b17      	ldr	r3, [pc, #92]	; (80001f0 <MX_GPIO_Init+0xa4>)
 8000192:	699b      	ldr	r3, [r3, #24]
 8000194:	4a16      	ldr	r2, [pc, #88]	; (80001f0 <MX_GPIO_Init+0xa4>)
 8000196:	f043 0304 	orr.w	r3, r3, #4
 800019a:	6193      	str	r3, [r2, #24]
 800019c:	4b14      	ldr	r3, [pc, #80]	; (80001f0 <MX_GPIO_Init+0xa4>)
 800019e:	699b      	ldr	r3, [r3, #24]
 80001a0:	f003 0304 	and.w	r3, r3, #4
 80001a4:	607b      	str	r3, [r7, #4]
 80001a6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80001a8:	4b11      	ldr	r3, [pc, #68]	; (80001f0 <MX_GPIO_Init+0xa4>)
 80001aa:	699b      	ldr	r3, [r3, #24]
 80001ac:	4a10      	ldr	r2, [pc, #64]	; (80001f0 <MX_GPIO_Init+0xa4>)
 80001ae:	f043 0308 	orr.w	r3, r3, #8
 80001b2:	6193      	str	r3, [r2, #24]
 80001b4:	4b0e      	ldr	r3, [pc, #56]	; (80001f0 <MX_GPIO_Init+0xa4>)
 80001b6:	699b      	ldr	r3, [r3, #24]
 80001b8:	f003 0308 	and.w	r3, r3, #8
 80001bc:	603b      	str	r3, [r7, #0]
 80001be:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80001c0:	2200      	movs	r2, #0
 80001c2:	213f      	movs	r1, #63	; 0x3f
 80001c4:	480b      	ldr	r0, [pc, #44]	; (80001f4 <MX_GPIO_Init+0xa8>)
 80001c6:	f000 ffcf 	bl	8001168 <HAL_GPIO_WritePin>
                          |GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);

  /*Configure GPIO pins : PA0 PA1 PA2 PA3
                           PA4 PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80001ca:	233f      	movs	r3, #63	; 0x3f
 80001cc:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_4|GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80001ce:	2301      	movs	r3, #1
 80001d0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80001d2:	2300      	movs	r3, #0
 80001d4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80001d6:	2302      	movs	r3, #2
 80001d8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80001da:	f107 0310 	add.w	r3, r7, #16
 80001de:	4619      	mov	r1, r3
 80001e0:	4804      	ldr	r0, [pc, #16]	; (80001f4 <MX_GPIO_Init+0xa8>)
 80001e2:	f000 fe3d 	bl	8000e60 <HAL_GPIO_Init>

}
 80001e6:	bf00      	nop
 80001e8:	3720      	adds	r7, #32
 80001ea:	46bd      	mov	sp, r7
 80001ec:	bd80      	pop	{r7, pc}
 80001ee:	bf00      	nop
 80001f0:	40021000 	.word	0x40021000
 80001f4:	40010800 	.word	0x40010800

080001f8 <LCD_Fill>:
                 xend,yend   终止坐标
                                 color       要填充的颜色
       返回值：  无
 ******************************************************************************/
 void LCD_Fill(u16 xsta, u16 ysta, u16 xend, u16 yend, u16 color)
 {
 80001f8:	b590      	push	{r4, r7, lr}
 80001fa:	b085      	sub	sp, #20
 80001fc:	af00      	add	r7, sp, #0
 80001fe:	4604      	mov	r4, r0
 8000200:	4608      	mov	r0, r1
 8000202:	4611      	mov	r1, r2
 8000204:	461a      	mov	r2, r3
 8000206:	4623      	mov	r3, r4
 8000208:	80fb      	strh	r3, [r7, #6]
 800020a:	4603      	mov	r3, r0
 800020c:	80bb      	strh	r3, [r7, #4]
 800020e:	460b      	mov	r3, r1
 8000210:	807b      	strh	r3, [r7, #2]
 8000212:	4613      	mov	r3, r2
 8000214:	803b      	strh	r3, [r7, #0]
     u16 i, j;
     LCD_Address_Set(xsta, ysta, xend - 1, yend - 1); // 设置显示范围
 8000216:	887b      	ldrh	r3, [r7, #2]
 8000218:	3b01      	subs	r3, #1
 800021a:	b29a      	uxth	r2, r3
 800021c:	883b      	ldrh	r3, [r7, #0]
 800021e:	3b01      	subs	r3, #1
 8000220:	b29b      	uxth	r3, r3
 8000222:	88b9      	ldrh	r1, [r7, #4]
 8000224:	88f8      	ldrh	r0, [r7, #6]
 8000226:	f000 fa79 	bl	800071c <LCD_Address_Set>
     for (i = ysta; i < yend; i++)
 800022a:	88bb      	ldrh	r3, [r7, #4]
 800022c:	81fb      	strh	r3, [r7, #14]
 800022e:	e010      	b.n	8000252 <LCD_Fill+0x5a>
     {
         for (j = xsta; j < xend; j++)
 8000230:	88fb      	ldrh	r3, [r7, #6]
 8000232:	81bb      	strh	r3, [r7, #12]
 8000234:	e006      	b.n	8000244 <LCD_Fill+0x4c>
         {
             LCD_WR_DATA(color);
 8000236:	8c3b      	ldrh	r3, [r7, #32]
 8000238:	4618      	mov	r0, r3
 800023a:	f000 fa40 	bl	80006be <LCD_WR_DATA>
         for (j = xsta; j < xend; j++)
 800023e:	89bb      	ldrh	r3, [r7, #12]
 8000240:	3301      	adds	r3, #1
 8000242:	81bb      	strh	r3, [r7, #12]
 8000244:	89ba      	ldrh	r2, [r7, #12]
 8000246:	887b      	ldrh	r3, [r7, #2]
 8000248:	429a      	cmp	r2, r3
 800024a:	d3f4      	bcc.n	8000236 <LCD_Fill+0x3e>
     for (i = ysta; i < yend; i++)
 800024c:	89fb      	ldrh	r3, [r7, #14]
 800024e:	3301      	adds	r3, #1
 8000250:	81fb      	strh	r3, [r7, #14]
 8000252:	89fa      	ldrh	r2, [r7, #14]
 8000254:	883b      	ldrh	r3, [r7, #0]
 8000256:	429a      	cmp	r2, r3
 8000258:	d3ea      	bcc.n	8000230 <LCD_Fill+0x38>
         }
     }
 }
 800025a:	bf00      	nop
 800025c:	bf00      	nop
 800025e:	3714      	adds	r7, #20
 8000260:	46bd      	mov	sp, r7
 8000262:	bd90      	pop	{r4, r7, pc}

08000264 <LCD_DrawPoint>:
       入口数据：x,y 画点坐标
                 color 点的颜色
       返回值：  无
 ******************************************************************************/
 void LCD_DrawPoint(u16 x, u16 y, u16 color)
 {
 8000264:	b580      	push	{r7, lr}
 8000266:	b082      	sub	sp, #8
 8000268:	af00      	add	r7, sp, #0
 800026a:	4603      	mov	r3, r0
 800026c:	80fb      	strh	r3, [r7, #6]
 800026e:	460b      	mov	r3, r1
 8000270:	80bb      	strh	r3, [r7, #4]
 8000272:	4613      	mov	r3, r2
 8000274:	807b      	strh	r3, [r7, #2]
     LCD_Address_Set(x, y, x, y); // 设置光标位置
 8000276:	88bb      	ldrh	r3, [r7, #4]
 8000278:	88fa      	ldrh	r2, [r7, #6]
 800027a:	88b9      	ldrh	r1, [r7, #4]
 800027c:	88f8      	ldrh	r0, [r7, #6]
 800027e:	f000 fa4d 	bl	800071c <LCD_Address_Set>
     LCD_WR_DATA(color);
 8000282:	887b      	ldrh	r3, [r7, #2]
 8000284:	4618      	mov	r0, r3
 8000286:	f000 fa1a 	bl	80006be <LCD_WR_DATA>
 }
 800028a:	bf00      	nop
 800028c:	3708      	adds	r7, #8
 800028e:	46bd      	mov	sp, r7
 8000290:	bd80      	pop	{r7, pc}
	...

08000294 <LCD_ShowChar>:
                 sizey 字号
                 mode:  0非叠加模式  1叠加模式
       返回值：  无
 ******************************************************************************/
 void LCD_ShowChar(u16 x, u16 y, u8 num, u16 fc, u16 bc, u8 sizey, u8 mode)
 {
 8000294:	b590      	push	{r4, r7, lr}
 8000296:	b087      	sub	sp, #28
 8000298:	af00      	add	r7, sp, #0
 800029a:	4604      	mov	r4, r0
 800029c:	4608      	mov	r0, r1
 800029e:	4611      	mov	r1, r2
 80002a0:	461a      	mov	r2, r3
 80002a2:	4623      	mov	r3, r4
 80002a4:	80fb      	strh	r3, [r7, #6]
 80002a6:	4603      	mov	r3, r0
 80002a8:	80bb      	strh	r3, [r7, #4]
 80002aa:	460b      	mov	r3, r1
 80002ac:	70fb      	strb	r3, [r7, #3]
 80002ae:	4613      	mov	r3, r2
 80002b0:	803b      	strh	r3, [r7, #0]
     u8 temp, sizex, t, m = 0;
 80002b2:	2300      	movs	r3, #0
 80002b4:	757b      	strb	r3, [r7, #21]
     u16 i, TypefaceNum; // 一个字符所占字节大小
     u16 x0 = x;
 80002b6:	88fb      	ldrh	r3, [r7, #6]
 80002b8:	823b      	strh	r3, [r7, #16]
     sizex = sizey / 2;
 80002ba:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80002be:	085b      	lsrs	r3, r3, #1
 80002c0:	73fb      	strb	r3, [r7, #15]
     TypefaceNum = (sizex / 8 + ((sizex % 8) ? 1 : 0)) * sizey;
 80002c2:	7bfb      	ldrb	r3, [r7, #15]
 80002c4:	08db      	lsrs	r3, r3, #3
 80002c6:	b2db      	uxtb	r3, r3
 80002c8:	461a      	mov	r2, r3
 80002ca:	7bfb      	ldrb	r3, [r7, #15]
 80002cc:	f003 0307 	and.w	r3, r3, #7
 80002d0:	b2db      	uxtb	r3, r3
 80002d2:	2b00      	cmp	r3, #0
 80002d4:	bf14      	ite	ne
 80002d6:	2301      	movne	r3, #1
 80002d8:	2300      	moveq	r3, #0
 80002da:	b2db      	uxtb	r3, r3
 80002dc:	4413      	add	r3, r2
 80002de:	b29b      	uxth	r3, r3
 80002e0:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 80002e4:	b292      	uxth	r2, r2
 80002e6:	fb02 f303 	mul.w	r3, r2, r3
 80002ea:	81bb      	strh	r3, [r7, #12]
     num = num - ' ';                                     // 得到偏移后的值
 80002ec:	78fb      	ldrb	r3, [r7, #3]
 80002ee:	3b20      	subs	r3, #32
 80002f0:	70fb      	strb	r3, [r7, #3]
     LCD_Address_Set(x, y, x + sizex - 1, y + sizey - 1); // 设置光标位置
 80002f2:	7bfb      	ldrb	r3, [r7, #15]
 80002f4:	b29a      	uxth	r2, r3
 80002f6:	88fb      	ldrh	r3, [r7, #6]
 80002f8:	4413      	add	r3, r2
 80002fa:	b29b      	uxth	r3, r3
 80002fc:	3b01      	subs	r3, #1
 80002fe:	b29c      	uxth	r4, r3
 8000300:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8000304:	b29a      	uxth	r2, r3
 8000306:	88bb      	ldrh	r3, [r7, #4]
 8000308:	4413      	add	r3, r2
 800030a:	b29b      	uxth	r3, r3
 800030c:	3b01      	subs	r3, #1
 800030e:	b29b      	uxth	r3, r3
 8000310:	88b9      	ldrh	r1, [r7, #4]
 8000312:	88f8      	ldrh	r0, [r7, #6]
 8000314:	4622      	mov	r2, r4
 8000316:	f000 fa01 	bl	800071c <LCD_Address_Set>
     for (i = 0; i < TypefaceNum; i++)
 800031a:	2300      	movs	r3, #0
 800031c:	827b      	strh	r3, [r7, #18]
 800031e:	e086      	b.n	800042e <LCD_ShowChar+0x19a>
     {
         if (sizey == 12)
 8000320:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8000324:	2b0c      	cmp	r3, #12
 8000326:	d10b      	bne.n	8000340 <LCD_ShowChar+0xac>
             temp = ascii_1206[num][i]; // 调用6x12字体
 8000328:	78fa      	ldrb	r2, [r7, #3]
 800032a:	8a79      	ldrh	r1, [r7, #18]
 800032c:	4845      	ldr	r0, [pc, #276]	; (8000444 <LCD_ShowChar+0x1b0>)
 800032e:	4613      	mov	r3, r2
 8000330:	005b      	lsls	r3, r3, #1
 8000332:	4413      	add	r3, r2
 8000334:	009b      	lsls	r3, r3, #2
 8000336:	4403      	add	r3, r0
 8000338:	440b      	add	r3, r1
 800033a:	781b      	ldrb	r3, [r3, #0]
 800033c:	75fb      	strb	r3, [r7, #23]
 800033e:	e028      	b.n	8000392 <LCD_ShowChar+0xfe>
         else if (sizey == 16)
 8000340:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8000344:	2b10      	cmp	r3, #16
 8000346:	d108      	bne.n	800035a <LCD_ShowChar+0xc6>
             temp = ascii_1608[num][i]; // 调用8x16字体
 8000348:	78fa      	ldrb	r2, [r7, #3]
 800034a:	8a7b      	ldrh	r3, [r7, #18]
 800034c:	493e      	ldr	r1, [pc, #248]	; (8000448 <LCD_ShowChar+0x1b4>)
 800034e:	0112      	lsls	r2, r2, #4
 8000350:	440a      	add	r2, r1
 8000352:	4413      	add	r3, r2
 8000354:	781b      	ldrb	r3, [r3, #0]
 8000356:	75fb      	strb	r3, [r7, #23]
 8000358:	e01b      	b.n	8000392 <LCD_ShowChar+0xfe>
         else if (sizey == 24)
 800035a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800035e:	2b18      	cmp	r3, #24
 8000360:	d10b      	bne.n	800037a <LCD_ShowChar+0xe6>
             temp = ascii_2412[num][i]; // 调用12x24字体
 8000362:	78fa      	ldrb	r2, [r7, #3]
 8000364:	8a79      	ldrh	r1, [r7, #18]
 8000366:	4839      	ldr	r0, [pc, #228]	; (800044c <LCD_ShowChar+0x1b8>)
 8000368:	4613      	mov	r3, r2
 800036a:	005b      	lsls	r3, r3, #1
 800036c:	4413      	add	r3, r2
 800036e:	011b      	lsls	r3, r3, #4
 8000370:	4403      	add	r3, r0
 8000372:	440b      	add	r3, r1
 8000374:	781b      	ldrb	r3, [r3, #0]
 8000376:	75fb      	strb	r3, [r7, #23]
 8000378:	e00b      	b.n	8000392 <LCD_ShowChar+0xfe>
         else if (sizey == 32)
 800037a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800037e:	2b20      	cmp	r3, #32
 8000380:	d15b      	bne.n	800043a <LCD_ShowChar+0x1a6>
             temp = ascii_3216[num][i]; // 调用16x32字体
 8000382:	78fa      	ldrb	r2, [r7, #3]
 8000384:	8a7b      	ldrh	r3, [r7, #18]
 8000386:	4932      	ldr	r1, [pc, #200]	; (8000450 <LCD_ShowChar+0x1bc>)
 8000388:	0192      	lsls	r2, r2, #6
 800038a:	440a      	add	r2, r1
 800038c:	4413      	add	r3, r2
 800038e:	781b      	ldrb	r3, [r3, #0]
 8000390:	75fb      	strb	r3, [r7, #23]
         else
             return;
         for (t = 0; t < 8; t++)
 8000392:	2300      	movs	r3, #0
 8000394:	75bb      	strb	r3, [r7, #22]
 8000396:	e044      	b.n	8000422 <LCD_ShowChar+0x18e>
         {
             if (!mode) // 非叠加模式
 8000398:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 800039c:	2b00      	cmp	r3, #0
 800039e:	d120      	bne.n	80003e2 <LCD_ShowChar+0x14e>
             {
                 if (temp & (0x01 << t))
 80003a0:	7dfa      	ldrb	r2, [r7, #23]
 80003a2:	7dbb      	ldrb	r3, [r7, #22]
 80003a4:	fa42 f303 	asr.w	r3, r2, r3
 80003a8:	f003 0301 	and.w	r3, r3, #1
 80003ac:	2b00      	cmp	r3, #0
 80003ae:	d004      	beq.n	80003ba <LCD_ShowChar+0x126>
                     LCD_WR_DATA(fc);
 80003b0:	883b      	ldrh	r3, [r7, #0]
 80003b2:	4618      	mov	r0, r3
 80003b4:	f000 f983 	bl	80006be <LCD_WR_DATA>
 80003b8:	e003      	b.n	80003c2 <LCD_ShowChar+0x12e>
                 else
                     LCD_WR_DATA(bc);
 80003ba:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80003bc:	4618      	mov	r0, r3
 80003be:	f000 f97e 	bl	80006be <LCD_WR_DATA>
                 m++;
 80003c2:	7d7b      	ldrb	r3, [r7, #21]
 80003c4:	3301      	adds	r3, #1
 80003c6:	757b      	strb	r3, [r7, #21]
                 if (m % sizex == 0)
 80003c8:	7d7b      	ldrb	r3, [r7, #21]
 80003ca:	7bfa      	ldrb	r2, [r7, #15]
 80003cc:	fbb3 f1f2 	udiv	r1, r3, r2
 80003d0:	fb01 f202 	mul.w	r2, r1, r2
 80003d4:	1a9b      	subs	r3, r3, r2
 80003d6:	b2db      	uxtb	r3, r3
 80003d8:	2b00      	cmp	r3, #0
 80003da:	d11f      	bne.n	800041c <LCD_ShowChar+0x188>
                 {
                     m = 0;
 80003dc:	2300      	movs	r3, #0
 80003de:	757b      	strb	r3, [r7, #21]
                     break;
 80003e0:	e022      	b.n	8000428 <LCD_ShowChar+0x194>
                 }
             }
             else // 叠加模式
             {
                 if (temp & (0x01 << t))
 80003e2:	7dfa      	ldrb	r2, [r7, #23]
 80003e4:	7dbb      	ldrb	r3, [r7, #22]
 80003e6:	fa42 f303 	asr.w	r3, r2, r3
 80003ea:	f003 0301 	and.w	r3, r3, #1
 80003ee:	2b00      	cmp	r3, #0
 80003f0:	d005      	beq.n	80003fe <LCD_ShowChar+0x16a>
                     LCD_DrawPoint(x, y, fc); // 画一个点
 80003f2:	883a      	ldrh	r2, [r7, #0]
 80003f4:	88b9      	ldrh	r1, [r7, #4]
 80003f6:	88fb      	ldrh	r3, [r7, #6]
 80003f8:	4618      	mov	r0, r3
 80003fa:	f7ff ff33 	bl	8000264 <LCD_DrawPoint>
                 x++;
 80003fe:	88fb      	ldrh	r3, [r7, #6]
 8000400:	3301      	adds	r3, #1
 8000402:	80fb      	strh	r3, [r7, #6]
                 if ((x - x0) == sizex)
 8000404:	88fa      	ldrh	r2, [r7, #6]
 8000406:	8a3b      	ldrh	r3, [r7, #16]
 8000408:	1ad2      	subs	r2, r2, r3
 800040a:	7bfb      	ldrb	r3, [r7, #15]
 800040c:	429a      	cmp	r2, r3
 800040e:	d105      	bne.n	800041c <LCD_ShowChar+0x188>
                 {
                     x = x0;
 8000410:	8a3b      	ldrh	r3, [r7, #16]
 8000412:	80fb      	strh	r3, [r7, #6]
                     y++;
 8000414:	88bb      	ldrh	r3, [r7, #4]
 8000416:	3301      	adds	r3, #1
 8000418:	80bb      	strh	r3, [r7, #4]
                     break;
 800041a:	e005      	b.n	8000428 <LCD_ShowChar+0x194>
         for (t = 0; t < 8; t++)
 800041c:	7dbb      	ldrb	r3, [r7, #22]
 800041e:	3301      	adds	r3, #1
 8000420:	75bb      	strb	r3, [r7, #22]
 8000422:	7dbb      	ldrb	r3, [r7, #22]
 8000424:	2b07      	cmp	r3, #7
 8000426:	d9b7      	bls.n	8000398 <LCD_ShowChar+0x104>
     for (i = 0; i < TypefaceNum; i++)
 8000428:	8a7b      	ldrh	r3, [r7, #18]
 800042a:	3301      	adds	r3, #1
 800042c:	827b      	strh	r3, [r7, #18]
 800042e:	8a7a      	ldrh	r2, [r7, #18]
 8000430:	89bb      	ldrh	r3, [r7, #12]
 8000432:	429a      	cmp	r2, r3
 8000434:	f4ff af74 	bcc.w	8000320 <LCD_ShowChar+0x8c>
 8000438:	e000      	b.n	800043c <LCD_ShowChar+0x1a8>
             return;
 800043a:	bf00      	nop
                 }
             }
         }
     }
 }
 800043c:	371c      	adds	r7, #28
 800043e:	46bd      	mov	sp, r7
 8000440:	bd90      	pop	{r4, r7, pc}
 8000442:	bf00      	nop
 8000444:	080019d0 	.word	0x080019d0
 8000448:	08001e44 	.word	0x08001e44
 800044c:	08002434 	.word	0x08002434
 8000450:	08003604 	.word	0x08003604

08000454 <LCD_ShowString>:
                 sizey 字号
                 mode:  0非叠加模式  1叠加模式
       返回值：  无
 ******************************************************************************/
 void LCD_ShowString(u16 x, u16 y, const char *p, u16 fc, u16 bc, u8 sizey, u8 mode)
 {
 8000454:	b590      	push	{r4, r7, lr}
 8000456:	b089      	sub	sp, #36	; 0x24
 8000458:	af04      	add	r7, sp, #16
 800045a:	60ba      	str	r2, [r7, #8]
 800045c:	461a      	mov	r2, r3
 800045e:	4603      	mov	r3, r0
 8000460:	81fb      	strh	r3, [r7, #14]
 8000462:	460b      	mov	r3, r1
 8000464:	81bb      	strh	r3, [r7, #12]
 8000466:	4613      	mov	r3, r2
 8000468:	80fb      	strh	r3, [r7, #6]
     while (*p != '\0')
 800046a:	e01a      	b.n	80004a2 <LCD_ShowString+0x4e>
     {
         LCD_ShowChar(x, y, *p, fc, bc, sizey, mode);
 800046c:	68bb      	ldr	r3, [r7, #8]
 800046e:	781a      	ldrb	r2, [r3, #0]
 8000470:	88fc      	ldrh	r4, [r7, #6]
 8000472:	89b9      	ldrh	r1, [r7, #12]
 8000474:	89f8      	ldrh	r0, [r7, #14]
 8000476:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800047a:	9302      	str	r3, [sp, #8]
 800047c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8000480:	9301      	str	r3, [sp, #4]
 8000482:	8c3b      	ldrh	r3, [r7, #32]
 8000484:	9300      	str	r3, [sp, #0]
 8000486:	4623      	mov	r3, r4
 8000488:	f7ff ff04 	bl	8000294 <LCD_ShowChar>
         x += sizey / 2;
 800048c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8000490:	085b      	lsrs	r3, r3, #1
 8000492:	b2db      	uxtb	r3, r3
 8000494:	b29a      	uxth	r2, r3
 8000496:	89fb      	ldrh	r3, [r7, #14]
 8000498:	4413      	add	r3, r2
 800049a:	81fb      	strh	r3, [r7, #14]
         p++;
 800049c:	68bb      	ldr	r3, [r7, #8]
 800049e:	3301      	adds	r3, #1
 80004a0:	60bb      	str	r3, [r7, #8]
     while (*p != '\0')
 80004a2:	68bb      	ldr	r3, [r7, #8]
 80004a4:	781b      	ldrb	r3, [r3, #0]
 80004a6:	2b00      	cmp	r3, #0
 80004a8:	d1e0      	bne.n	800046c <LCD_ShowString+0x18>
     }
 }
 80004aa:	bf00      	nop
 80004ac:	bf00      	nop
 80004ae:	3714      	adds	r7, #20
 80004b0:	46bd      	mov	sp, r7
 80004b2:	bd90      	pop	{r4, r7, pc}

080004b4 <mypow>:
       函数说明：显示数字
       入口数据：m底数，n指数
       返回值：  无
 ******************************************************************************/
 u32 mypow(u8 m, u8 n)
 {
 80004b4:	b480      	push	{r7}
 80004b6:	b085      	sub	sp, #20
 80004b8:	af00      	add	r7, sp, #0
 80004ba:	4603      	mov	r3, r0
 80004bc:	460a      	mov	r2, r1
 80004be:	71fb      	strb	r3, [r7, #7]
 80004c0:	4613      	mov	r3, r2
 80004c2:	71bb      	strb	r3, [r7, #6]
     u32 result = 1;
 80004c4:	2301      	movs	r3, #1
 80004c6:	60fb      	str	r3, [r7, #12]
     while (n--)
 80004c8:	e004      	b.n	80004d4 <mypow+0x20>
         result *= m;
 80004ca:	79fa      	ldrb	r2, [r7, #7]
 80004cc:	68fb      	ldr	r3, [r7, #12]
 80004ce:	fb02 f303 	mul.w	r3, r2, r3
 80004d2:	60fb      	str	r3, [r7, #12]
     while (n--)
 80004d4:	79bb      	ldrb	r3, [r7, #6]
 80004d6:	1e5a      	subs	r2, r3, #1
 80004d8:	71ba      	strb	r2, [r7, #6]
 80004da:	2b00      	cmp	r3, #0
 80004dc:	d1f5      	bne.n	80004ca <mypow+0x16>
     return result;
 80004de:	68fb      	ldr	r3, [r7, #12]
 }
 80004e0:	4618      	mov	r0, r3
 80004e2:	3714      	adds	r7, #20
 80004e4:	46bd      	mov	sp, r7
 80004e6:	bc80      	pop	{r7}
 80004e8:	4770      	bx	lr
	...

080004ec <LCD_ShowIntNum>:
                 bc 字的背景色
                 sizey 字号
       返回值：  无
 ******************************************************************************/
 void LCD_ShowIntNum(u16 x, u16 y, u16 num, u8 len, u16 fc, u16 bc, u8 sizey)
 {
 80004ec:	b590      	push	{r4, r7, lr}
 80004ee:	b089      	sub	sp, #36	; 0x24
 80004f0:	af04      	add	r7, sp, #16
 80004f2:	4604      	mov	r4, r0
 80004f4:	4608      	mov	r0, r1
 80004f6:	4611      	mov	r1, r2
 80004f8:	461a      	mov	r2, r3
 80004fa:	4623      	mov	r3, r4
 80004fc:	80fb      	strh	r3, [r7, #6]
 80004fe:	4603      	mov	r3, r0
 8000500:	80bb      	strh	r3, [r7, #4]
 8000502:	460b      	mov	r3, r1
 8000504:	807b      	strh	r3, [r7, #2]
 8000506:	4613      	mov	r3, r2
 8000508:	707b      	strb	r3, [r7, #1]
     u8 t, temp;
     u8 enshow = 0;
 800050a:	2300      	movs	r3, #0
 800050c:	73bb      	strb	r3, [r7, #14]
     u8 sizex = sizey / 2;
 800050e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8000512:	085b      	lsrs	r3, r3, #1
 8000514:	737b      	strb	r3, [r7, #13]
     for (t = 0; t < len; t++)
 8000516:	2300      	movs	r3, #0
 8000518:	73fb      	strb	r3, [r7, #15]
 800051a:	e059      	b.n	80005d0 <LCD_ShowIntNum+0xe4>
     {
         temp = (num / mypow(10, len - t - 1)) % 10;
 800051c:	887c      	ldrh	r4, [r7, #2]
 800051e:	787a      	ldrb	r2, [r7, #1]
 8000520:	7bfb      	ldrb	r3, [r7, #15]
 8000522:	1ad3      	subs	r3, r2, r3
 8000524:	b2db      	uxtb	r3, r3
 8000526:	3b01      	subs	r3, #1
 8000528:	b2db      	uxtb	r3, r3
 800052a:	4619      	mov	r1, r3
 800052c:	200a      	movs	r0, #10
 800052e:	f7ff ffc1 	bl	80004b4 <mypow>
 8000532:	4603      	mov	r3, r0
 8000534:	fbb4 f1f3 	udiv	r1, r4, r3
 8000538:	4b2a      	ldr	r3, [pc, #168]	; (80005e4 <LCD_ShowIntNum+0xf8>)
 800053a:	fba3 2301 	umull	r2, r3, r3, r1
 800053e:	08da      	lsrs	r2, r3, #3
 8000540:	4613      	mov	r3, r2
 8000542:	009b      	lsls	r3, r3, #2
 8000544:	4413      	add	r3, r2
 8000546:	005b      	lsls	r3, r3, #1
 8000548:	1aca      	subs	r2, r1, r3
 800054a:	4613      	mov	r3, r2
 800054c:	733b      	strb	r3, [r7, #12]
         if (enshow == 0 && t < (len - 1))
 800054e:	7bbb      	ldrb	r3, [r7, #14]
 8000550:	2b00      	cmp	r3, #0
 8000552:	d121      	bne.n	8000598 <LCD_ShowIntNum+0xac>
 8000554:	7bfa      	ldrb	r2, [r7, #15]
 8000556:	787b      	ldrb	r3, [r7, #1]
 8000558:	3b01      	subs	r3, #1
 800055a:	429a      	cmp	r2, r3
 800055c:	da1c      	bge.n	8000598 <LCD_ShowIntNum+0xac>
         {
             if (temp == 0)
 800055e:	7b3b      	ldrb	r3, [r7, #12]
 8000560:	2b00      	cmp	r3, #0
 8000562:	d117      	bne.n	8000594 <LCD_ShowIntNum+0xa8>
             {
                 LCD_ShowChar(x + t * sizex, y, ' ', fc, bc, sizey, 0);
 8000564:	7bfb      	ldrb	r3, [r7, #15]
 8000566:	b29b      	uxth	r3, r3
 8000568:	7b7a      	ldrb	r2, [r7, #13]
 800056a:	b292      	uxth	r2, r2
 800056c:	fb02 f303 	mul.w	r3, r2, r3
 8000570:	b29a      	uxth	r2, r3
 8000572:	88fb      	ldrh	r3, [r7, #6]
 8000574:	4413      	add	r3, r2
 8000576:	b298      	uxth	r0, r3
 8000578:	8c3a      	ldrh	r2, [r7, #32]
 800057a:	88b9      	ldrh	r1, [r7, #4]
 800057c:	2300      	movs	r3, #0
 800057e:	9302      	str	r3, [sp, #8]
 8000580:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8000584:	9301      	str	r3, [sp, #4]
 8000586:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000588:	9300      	str	r3, [sp, #0]
 800058a:	4613      	mov	r3, r2
 800058c:	2220      	movs	r2, #32
 800058e:	f7ff fe81 	bl	8000294 <LCD_ShowChar>
                 continue;
 8000592:	e01a      	b.n	80005ca <LCD_ShowIntNum+0xde>
             }
             else
                 enshow = 1;
 8000594:	2301      	movs	r3, #1
 8000596:	73bb      	strb	r3, [r7, #14]
         }
         LCD_ShowChar(x + t * sizex, y, temp + 48, fc, bc, sizey, 0);
 8000598:	7bfb      	ldrb	r3, [r7, #15]
 800059a:	b29b      	uxth	r3, r3
 800059c:	7b7a      	ldrb	r2, [r7, #13]
 800059e:	b292      	uxth	r2, r2
 80005a0:	fb02 f303 	mul.w	r3, r2, r3
 80005a4:	b29a      	uxth	r2, r3
 80005a6:	88fb      	ldrh	r3, [r7, #6]
 80005a8:	4413      	add	r3, r2
 80005aa:	b298      	uxth	r0, r3
 80005ac:	7b3b      	ldrb	r3, [r7, #12]
 80005ae:	3330      	adds	r3, #48	; 0x30
 80005b0:	b2da      	uxtb	r2, r3
 80005b2:	8c3c      	ldrh	r4, [r7, #32]
 80005b4:	88b9      	ldrh	r1, [r7, #4]
 80005b6:	2300      	movs	r3, #0
 80005b8:	9302      	str	r3, [sp, #8]
 80005ba:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80005be:	9301      	str	r3, [sp, #4]
 80005c0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80005c2:	9300      	str	r3, [sp, #0]
 80005c4:	4623      	mov	r3, r4
 80005c6:	f7ff fe65 	bl	8000294 <LCD_ShowChar>
     for (t = 0; t < len; t++)
 80005ca:	7bfb      	ldrb	r3, [r7, #15]
 80005cc:	3301      	adds	r3, #1
 80005ce:	73fb      	strb	r3, [r7, #15]
 80005d0:	7bfa      	ldrb	r2, [r7, #15]
 80005d2:	787b      	ldrb	r3, [r7, #1]
 80005d4:	429a      	cmp	r2, r3
 80005d6:	d3a1      	bcc.n	800051c <LCD_ShowIntNum+0x30>
     }
 }
 80005d8:	bf00      	nop
 80005da:	bf00      	nop
 80005dc:	3714      	adds	r7, #20
 80005de:	46bd      	mov	sp, r7
 80005e0:	bd90      	pop	{r4, r7, pc}
 80005e2:	bf00      	nop
 80005e4:	cccccccd 	.word	0xcccccccd

080005e8 <LCD_GPIO_Init>:


 #include "lcd_init.h"

 void LCD_GPIO_Init(void)
 {
 80005e8:	b580      	push	{r7, lr}
 80005ea:	af00      	add	r7, sp, #0
     HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_SET);
 80005ec:	2201      	movs	r2, #1
 80005ee:	2101      	movs	r1, #1
 80005f0:	480e      	ldr	r0, [pc, #56]	; (800062c <LCD_GPIO_Init+0x44>)
 80005f2:	f000 fdb9 	bl	8001168 <HAL_GPIO_WritePin>
     HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_SET);
 80005f6:	2201      	movs	r2, #1
 80005f8:	2102      	movs	r1, #2
 80005fa:	480c      	ldr	r0, [pc, #48]	; (800062c <LCD_GPIO_Init+0x44>)
 80005fc:	f000 fdb4 	bl	8001168 <HAL_GPIO_WritePin>
     HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_SET);
 8000600:	2201      	movs	r2, #1
 8000602:	2104      	movs	r1, #4
 8000604:	4809      	ldr	r0, [pc, #36]	; (800062c <LCD_GPIO_Init+0x44>)
 8000606:	f000 fdaf 	bl	8001168 <HAL_GPIO_WritePin>
     HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_SET);
 800060a:	2201      	movs	r2, #1
 800060c:	2108      	movs	r1, #8
 800060e:	4807      	ldr	r0, [pc, #28]	; (800062c <LCD_GPIO_Init+0x44>)
 8000610:	f000 fdaa 	bl	8001168 <HAL_GPIO_WritePin>
     HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8000614:	2201      	movs	r2, #1
 8000616:	2110      	movs	r1, #16
 8000618:	4804      	ldr	r0, [pc, #16]	; (800062c <LCD_GPIO_Init+0x44>)
 800061a:	f000 fda5 	bl	8001168 <HAL_GPIO_WritePin>
     HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 800061e:	2201      	movs	r2, #1
 8000620:	2120      	movs	r1, #32
 8000622:	4802      	ldr	r0, [pc, #8]	; (800062c <LCD_GPIO_Init+0x44>)
 8000624:	f000 fda0 	bl	8001168 <HAL_GPIO_WritePin>
 }
 8000628:	bf00      	nop
 800062a:	bd80      	pop	{r7, pc}
 800062c:	40010800 	.word	0x40010800

08000630 <LCD_Writ_Bus>:
       函数说明：LCD串行数据写入函数
       入口数据：dat  要写入的串行数据
       返回值：  无
 ******************************************************************************/
 void LCD_Writ_Bus(u8 dat)
 {
 8000630:	b580      	push	{r7, lr}
 8000632:	b084      	sub	sp, #16
 8000634:	af00      	add	r7, sp, #0
 8000636:	4603      	mov	r3, r0
 8000638:	71fb      	strb	r3, [r7, #7]
     u8 i;
     LCD_CS_Clr();
 800063a:	2200      	movs	r2, #0
 800063c:	2110      	movs	r1, #16
 800063e:	4818      	ldr	r0, [pc, #96]	; (80006a0 <LCD_Writ_Bus+0x70>)
 8000640:	f000 fd92 	bl	8001168 <HAL_GPIO_WritePin>
     for (i = 0; i < 8; i++)
 8000644:	2300      	movs	r3, #0
 8000646:	73fb      	strb	r3, [r7, #15]
 8000648:	e01e      	b.n	8000688 <LCD_Writ_Bus+0x58>
     {
         LCD_SCLK_Clr();
 800064a:	2200      	movs	r2, #0
 800064c:	2101      	movs	r1, #1
 800064e:	4814      	ldr	r0, [pc, #80]	; (80006a0 <LCD_Writ_Bus+0x70>)
 8000650:	f000 fd8a 	bl	8001168 <HAL_GPIO_WritePin>
         if (dat & 0x80)
 8000654:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000658:	2b00      	cmp	r3, #0
 800065a:	da05      	bge.n	8000668 <LCD_Writ_Bus+0x38>
         {
             LCD_MOSI_Set();
 800065c:	2201      	movs	r2, #1
 800065e:	2102      	movs	r1, #2
 8000660:	480f      	ldr	r0, [pc, #60]	; (80006a0 <LCD_Writ_Bus+0x70>)
 8000662:	f000 fd81 	bl	8001168 <HAL_GPIO_WritePin>
 8000666:	e004      	b.n	8000672 <LCD_Writ_Bus+0x42>
         }
         else
         {
             LCD_MOSI_Clr();
 8000668:	2200      	movs	r2, #0
 800066a:	2102      	movs	r1, #2
 800066c:	480c      	ldr	r0, [pc, #48]	; (80006a0 <LCD_Writ_Bus+0x70>)
 800066e:	f000 fd7b 	bl	8001168 <HAL_GPIO_WritePin>
         }
         LCD_SCLK_Set();
 8000672:	2201      	movs	r2, #1
 8000674:	2101      	movs	r1, #1
 8000676:	480a      	ldr	r0, [pc, #40]	; (80006a0 <LCD_Writ_Bus+0x70>)
 8000678:	f000 fd76 	bl	8001168 <HAL_GPIO_WritePin>
         dat <<= 1;
 800067c:	79fb      	ldrb	r3, [r7, #7]
 800067e:	005b      	lsls	r3, r3, #1
 8000680:	71fb      	strb	r3, [r7, #7]
     for (i = 0; i < 8; i++)
 8000682:	7bfb      	ldrb	r3, [r7, #15]
 8000684:	3301      	adds	r3, #1
 8000686:	73fb      	strb	r3, [r7, #15]
 8000688:	7bfb      	ldrb	r3, [r7, #15]
 800068a:	2b07      	cmp	r3, #7
 800068c:	d9dd      	bls.n	800064a <LCD_Writ_Bus+0x1a>
     }
     LCD_CS_Set();
 800068e:	2201      	movs	r2, #1
 8000690:	2110      	movs	r1, #16
 8000692:	4803      	ldr	r0, [pc, #12]	; (80006a0 <LCD_Writ_Bus+0x70>)
 8000694:	f000 fd68 	bl	8001168 <HAL_GPIO_WritePin>
 }
 8000698:	bf00      	nop
 800069a:	3710      	adds	r7, #16
 800069c:	46bd      	mov	sp, r7
 800069e:	bd80      	pop	{r7, pc}
 80006a0:	40010800 	.word	0x40010800

080006a4 <LCD_WR_DATA8>:
       函数说明：LCD写入数据
       入口数据：dat 写入的数据
       返回值：  无
 ******************************************************************************/
 void LCD_WR_DATA8(u8 dat)
 {
 80006a4:	b580      	push	{r7, lr}
 80006a6:	b082      	sub	sp, #8
 80006a8:	af00      	add	r7, sp, #0
 80006aa:	4603      	mov	r3, r0
 80006ac:	71fb      	strb	r3, [r7, #7]
     LCD_Writ_Bus(dat);
 80006ae:	79fb      	ldrb	r3, [r7, #7]
 80006b0:	4618      	mov	r0, r3
 80006b2:	f7ff ffbd 	bl	8000630 <LCD_Writ_Bus>
 }
 80006b6:	bf00      	nop
 80006b8:	3708      	adds	r7, #8
 80006ba:	46bd      	mov	sp, r7
 80006bc:	bd80      	pop	{r7, pc}

080006be <LCD_WR_DATA>:
       函数说明：LCD写入数据
       入口数据：dat 写入的数据
       返回值：  无
 ******************************************************************************/
 void LCD_WR_DATA(u16 dat)
 {
 80006be:	b580      	push	{r7, lr}
 80006c0:	b082      	sub	sp, #8
 80006c2:	af00      	add	r7, sp, #0
 80006c4:	4603      	mov	r3, r0
 80006c6:	80fb      	strh	r3, [r7, #6]
     LCD_Writ_Bus(dat >> 8);
 80006c8:	88fb      	ldrh	r3, [r7, #6]
 80006ca:	0a1b      	lsrs	r3, r3, #8
 80006cc:	b29b      	uxth	r3, r3
 80006ce:	b2db      	uxtb	r3, r3
 80006d0:	4618      	mov	r0, r3
 80006d2:	f7ff ffad 	bl	8000630 <LCD_Writ_Bus>
     LCD_Writ_Bus(dat);
 80006d6:	88fb      	ldrh	r3, [r7, #6]
 80006d8:	b2db      	uxtb	r3, r3
 80006da:	4618      	mov	r0, r3
 80006dc:	f7ff ffa8 	bl	8000630 <LCD_Writ_Bus>
 }
 80006e0:	bf00      	nop
 80006e2:	3708      	adds	r7, #8
 80006e4:	46bd      	mov	sp, r7
 80006e6:	bd80      	pop	{r7, pc}

080006e8 <LCD_WR_REG>:
       函数说明：LCD写入命令
       入口数据：dat 写入的命令
       返回值：  无
 ******************************************************************************/
 void LCD_WR_REG(u8 dat)
 {
 80006e8:	b580      	push	{r7, lr}
 80006ea:	b082      	sub	sp, #8
 80006ec:	af00      	add	r7, sp, #0
 80006ee:	4603      	mov	r3, r0
 80006f0:	71fb      	strb	r3, [r7, #7]
     LCD_DC_Clr(); // 写命令
 80006f2:	2200      	movs	r2, #0
 80006f4:	2108      	movs	r1, #8
 80006f6:	4808      	ldr	r0, [pc, #32]	; (8000718 <LCD_WR_REG+0x30>)
 80006f8:	f000 fd36 	bl	8001168 <HAL_GPIO_WritePin>
     LCD_Writ_Bus(dat);
 80006fc:	79fb      	ldrb	r3, [r7, #7]
 80006fe:	4618      	mov	r0, r3
 8000700:	f7ff ff96 	bl	8000630 <LCD_Writ_Bus>
     LCD_DC_Set(); // 写数据
 8000704:	2201      	movs	r2, #1
 8000706:	2108      	movs	r1, #8
 8000708:	4803      	ldr	r0, [pc, #12]	; (8000718 <LCD_WR_REG+0x30>)
 800070a:	f000 fd2d 	bl	8001168 <HAL_GPIO_WritePin>
 }
 800070e:	bf00      	nop
 8000710:	3708      	adds	r7, #8
 8000712:	46bd      	mov	sp, r7
 8000714:	bd80      	pop	{r7, pc}
 8000716:	bf00      	nop
 8000718:	40010800 	.word	0x40010800

0800071c <LCD_Address_Set>:
       入口数据：x1,x2 设置列的起始和结束地址
                 y1,y2 设置行的起始和结束地址
       返回值：  无
 ******************************************************************************/
 void LCD_Address_Set(u16 x1, u16 y1, u16 x2, u16 y2)
 {
 800071c:	b590      	push	{r4, r7, lr}
 800071e:	b083      	sub	sp, #12
 8000720:	af00      	add	r7, sp, #0
 8000722:	4604      	mov	r4, r0
 8000724:	4608      	mov	r0, r1
 8000726:	4611      	mov	r1, r2
 8000728:	461a      	mov	r2, r3
 800072a:	4623      	mov	r3, r4
 800072c:	80fb      	strh	r3, [r7, #6]
 800072e:	4603      	mov	r3, r0
 8000730:	80bb      	strh	r3, [r7, #4]
 8000732:	460b      	mov	r3, r1
 8000734:	807b      	strh	r3, [r7, #2]
 8000736:	4613      	mov	r3, r2
 8000738:	803b      	strh	r3, [r7, #0]
         LCD_WR_DATA(y2 + 1);
         LCD_WR_REG(0x2c); // 储存器写
     }
     else if (USE_HORIZONTAL == 1)
     {
         LCD_WR_REG(0x2a); // 列地址设置
 800073a:	202a      	movs	r0, #42	; 0x2a
 800073c:	f7ff ffd4 	bl	80006e8 <LCD_WR_REG>
         LCD_WR_DATA(x1 + 2);
 8000740:	88fb      	ldrh	r3, [r7, #6]
 8000742:	3302      	adds	r3, #2
 8000744:	b29b      	uxth	r3, r3
 8000746:	4618      	mov	r0, r3
 8000748:	f7ff ffb9 	bl	80006be <LCD_WR_DATA>
         LCD_WR_DATA(x2 + 2);
 800074c:	887b      	ldrh	r3, [r7, #2]
 800074e:	3302      	adds	r3, #2
 8000750:	b29b      	uxth	r3, r3
 8000752:	4618      	mov	r0, r3
 8000754:	f7ff ffb3 	bl	80006be <LCD_WR_DATA>
         LCD_WR_REG(0x2b); // 行地址设置
 8000758:	202b      	movs	r0, #43	; 0x2b
 800075a:	f7ff ffc5 	bl	80006e8 <LCD_WR_REG>
         LCD_WR_DATA(y1 + 1);
 800075e:	88bb      	ldrh	r3, [r7, #4]
 8000760:	3301      	adds	r3, #1
 8000762:	b29b      	uxth	r3, r3
 8000764:	4618      	mov	r0, r3
 8000766:	f7ff ffaa 	bl	80006be <LCD_WR_DATA>
         LCD_WR_DATA(y2 + 1);
 800076a:	883b      	ldrh	r3, [r7, #0]
 800076c:	3301      	adds	r3, #1
 800076e:	b29b      	uxth	r3, r3
 8000770:	4618      	mov	r0, r3
 8000772:	f7ff ffa4 	bl	80006be <LCD_WR_DATA>
         LCD_WR_REG(0x2c); // 储存器写
 8000776:	202c      	movs	r0, #44	; 0x2c
 8000778:	f7ff ffb6 	bl	80006e8 <LCD_WR_REG>
         LCD_WR_REG(0x2b); // 行地址设置
         LCD_WR_DATA(y1 + 2);
         LCD_WR_DATA(y2 + 2);
         LCD_WR_REG(0x2c); // 储存器写
     }
 }
 800077c:	bf00      	nop
 800077e:	370c      	adds	r7, #12
 8000780:	46bd      	mov	sp, r7
 8000782:	bd90      	pop	{r4, r7, pc}

08000784 <LCD_Init>:
 
 void LCD_Init(void)
 {
 8000784:	b580      	push	{r7, lr}
 8000786:	af00      	add	r7, sp, #0
     LCD_GPIO_Init(); // 初始化GPIO
 8000788:	f7ff ff2e 	bl	80005e8 <LCD_GPIO_Init>
 
     LCD_RES_Clr(); // 复位
 800078c:	2200      	movs	r2, #0
 800078e:	2104      	movs	r1, #4
 8000790:	487c      	ldr	r0, [pc, #496]	; (8000984 <LCD_Init+0x200>)
 8000792:	f000 fce9 	bl	8001168 <HAL_GPIO_WritePin>
     HAL_Delay(100);
 8000796:	2064      	movs	r0, #100	; 0x64
 8000798:	f000 fa5a 	bl	8000c50 <HAL_Delay>
     LCD_RES_Set();
 800079c:	2201      	movs	r2, #1
 800079e:	2104      	movs	r1, #4
 80007a0:	4878      	ldr	r0, [pc, #480]	; (8000984 <LCD_Init+0x200>)
 80007a2:	f000 fce1 	bl	8001168 <HAL_GPIO_WritePin>
     HAL_Delay(100);
 80007a6:	2064      	movs	r0, #100	; 0x64
 80007a8:	f000 fa52 	bl	8000c50 <HAL_Delay>
 
     LCD_BLK_Set(); // 打开背光
 80007ac:	2201      	movs	r2, #1
 80007ae:	2120      	movs	r1, #32
 80007b0:	4874      	ldr	r0, [pc, #464]	; (8000984 <LCD_Init+0x200>)
 80007b2:	f000 fcd9 	bl	8001168 <HAL_GPIO_WritePin>
     HAL_Delay(100);
 80007b6:	2064      	movs	r0, #100	; 0x64
 80007b8:	f000 fa4a 	bl	8000c50 <HAL_Delay>
 
     //************* Start Initial Sequence **********//
     LCD_WR_REG(0x11); // Sleep out
 80007bc:	2011      	movs	r0, #17
 80007be:	f7ff ff93 	bl	80006e8 <LCD_WR_REG>
     HAL_Delay(120);      // Delay 120ms
 80007c2:	2078      	movs	r0, #120	; 0x78
 80007c4:	f000 fa44 	bl	8000c50 <HAL_Delay>
     //------------------------------------ST7735S Frame Rate-----------------------------------------//
     LCD_WR_REG(0xB1);
 80007c8:	20b1      	movs	r0, #177	; 0xb1
 80007ca:	f7ff ff8d 	bl	80006e8 <LCD_WR_REG>
     LCD_WR_DATA8(0x05);
 80007ce:	2005      	movs	r0, #5
 80007d0:	f7ff ff68 	bl	80006a4 <LCD_WR_DATA8>
     LCD_WR_DATA8(0x3C);
 80007d4:	203c      	movs	r0, #60	; 0x3c
 80007d6:	f7ff ff65 	bl	80006a4 <LCD_WR_DATA8>
     LCD_WR_DATA8(0x3C);
 80007da:	203c      	movs	r0, #60	; 0x3c
 80007dc:	f7ff ff62 	bl	80006a4 <LCD_WR_DATA8>
     LCD_WR_REG(0xB2);
 80007e0:	20b2      	movs	r0, #178	; 0xb2
 80007e2:	f7ff ff81 	bl	80006e8 <LCD_WR_REG>
     LCD_WR_DATA8(0x05);
 80007e6:	2005      	movs	r0, #5
 80007e8:	f7ff ff5c 	bl	80006a4 <LCD_WR_DATA8>
     LCD_WR_DATA8(0x3C);
 80007ec:	203c      	movs	r0, #60	; 0x3c
 80007ee:	f7ff ff59 	bl	80006a4 <LCD_WR_DATA8>
     LCD_WR_DATA8(0x3C);
 80007f2:	203c      	movs	r0, #60	; 0x3c
 80007f4:	f7ff ff56 	bl	80006a4 <LCD_WR_DATA8>
     LCD_WR_REG(0xB3);
 80007f8:	20b3      	movs	r0, #179	; 0xb3
 80007fa:	f7ff ff75 	bl	80006e8 <LCD_WR_REG>
     LCD_WR_DATA8(0x05);
 80007fe:	2005      	movs	r0, #5
 8000800:	f7ff ff50 	bl	80006a4 <LCD_WR_DATA8>
     LCD_WR_DATA8(0x3C);
 8000804:	203c      	movs	r0, #60	; 0x3c
 8000806:	f7ff ff4d 	bl	80006a4 <LCD_WR_DATA8>
     LCD_WR_DATA8(0x3C);
 800080a:	203c      	movs	r0, #60	; 0x3c
 800080c:	f7ff ff4a 	bl	80006a4 <LCD_WR_DATA8>
     LCD_WR_DATA8(0x05);
 8000810:	2005      	movs	r0, #5
 8000812:	f7ff ff47 	bl	80006a4 <LCD_WR_DATA8>
     LCD_WR_DATA8(0x3C);
 8000816:	203c      	movs	r0, #60	; 0x3c
 8000818:	f7ff ff44 	bl	80006a4 <LCD_WR_DATA8>
     LCD_WR_DATA8(0x3C);
 800081c:	203c      	movs	r0, #60	; 0x3c
 800081e:	f7ff ff41 	bl	80006a4 <LCD_WR_DATA8>
     //------------------------------------End ST7735S Frame Rate---------------------------------//
     LCD_WR_REG(0xB4); // Dot inversion
 8000822:	20b4      	movs	r0, #180	; 0xb4
 8000824:	f7ff ff60 	bl	80006e8 <LCD_WR_REG>
     LCD_WR_DATA8(0x03);
 8000828:	2003      	movs	r0, #3
 800082a:	f7ff ff3b 	bl	80006a4 <LCD_WR_DATA8>
     //------------------------------------ST7735S Power Sequence---------------------------------//
     LCD_WR_REG(0xC0);
 800082e:	20c0      	movs	r0, #192	; 0xc0
 8000830:	f7ff ff5a 	bl	80006e8 <LCD_WR_REG>
     LCD_WR_DATA8(0x28);
 8000834:	2028      	movs	r0, #40	; 0x28
 8000836:	f7ff ff35 	bl	80006a4 <LCD_WR_DATA8>
     LCD_WR_DATA8(0x08);
 800083a:	2008      	movs	r0, #8
 800083c:	f7ff ff32 	bl	80006a4 <LCD_WR_DATA8>
     LCD_WR_DATA8(0x04);
 8000840:	2004      	movs	r0, #4
 8000842:	f7ff ff2f 	bl	80006a4 <LCD_WR_DATA8>
     LCD_WR_REG(0xC1);
 8000846:	20c1      	movs	r0, #193	; 0xc1
 8000848:	f7ff ff4e 	bl	80006e8 <LCD_WR_REG>
     LCD_WR_DATA8(0XC0);
 800084c:	20c0      	movs	r0, #192	; 0xc0
 800084e:	f7ff ff29 	bl	80006a4 <LCD_WR_DATA8>
     LCD_WR_REG(0xC2);
 8000852:	20c2      	movs	r0, #194	; 0xc2
 8000854:	f7ff ff48 	bl	80006e8 <LCD_WR_REG>
     LCD_WR_DATA8(0x0D);
 8000858:	200d      	movs	r0, #13
 800085a:	f7ff ff23 	bl	80006a4 <LCD_WR_DATA8>
     LCD_WR_DATA8(0x00);
 800085e:	2000      	movs	r0, #0
 8000860:	f7ff ff20 	bl	80006a4 <LCD_WR_DATA8>
     LCD_WR_REG(0xC3);
 8000864:	20c3      	movs	r0, #195	; 0xc3
 8000866:	f7ff ff3f 	bl	80006e8 <LCD_WR_REG>
     LCD_WR_DATA8(0x8D);
 800086a:	208d      	movs	r0, #141	; 0x8d
 800086c:	f7ff ff1a 	bl	80006a4 <LCD_WR_DATA8>
     LCD_WR_DATA8(0x2A);
 8000870:	202a      	movs	r0, #42	; 0x2a
 8000872:	f7ff ff17 	bl	80006a4 <LCD_WR_DATA8>
     LCD_WR_REG(0xC4);
 8000876:	20c4      	movs	r0, #196	; 0xc4
 8000878:	f7ff ff36 	bl	80006e8 <LCD_WR_REG>
     LCD_WR_DATA8(0x8D);
 800087c:	208d      	movs	r0, #141	; 0x8d
 800087e:	f7ff ff11 	bl	80006a4 <LCD_WR_DATA8>
     LCD_WR_DATA8(0xEE);
 8000882:	20ee      	movs	r0, #238	; 0xee
 8000884:	f7ff ff0e 	bl	80006a4 <LCD_WR_DATA8>
     //---------------------------------End ST7735S Power Sequence-------------------------------------//
     LCD_WR_REG(0xC5); // VCOM
 8000888:	20c5      	movs	r0, #197	; 0xc5
 800088a:	f7ff ff2d 	bl	80006e8 <LCD_WR_REG>
     LCD_WR_DATA8(0x1A);
 800088e:	201a      	movs	r0, #26
 8000890:	f7ff ff08 	bl	80006a4 <LCD_WR_DATA8>
     LCD_WR_REG(0x36); // MX, MY, RGB mode
 8000894:	2036      	movs	r0, #54	; 0x36
 8000896:	f7ff ff27 	bl	80006e8 <LCD_WR_REG>
     if (USE_HORIZONTAL == 0)
         LCD_WR_DATA8(0x00);
     else if (USE_HORIZONTAL == 1)
         LCD_WR_DATA8(0xC0);
 800089a:	20c0      	movs	r0, #192	; 0xc0
 800089c:	f7ff ff02 	bl	80006a4 <LCD_WR_DATA8>
     else if (USE_HORIZONTAL == 2)
         LCD_WR_DATA8(0x70);
     else
         LCD_WR_DATA8(0xA0);
     //------------------------------------ST7735S Gamma Sequence---------------------------------//
     LCD_WR_REG(0xE0);
 80008a0:	20e0      	movs	r0, #224	; 0xe0
 80008a2:	f7ff ff21 	bl	80006e8 <LCD_WR_REG>
     LCD_WR_DATA8(0x04);
 80008a6:	2004      	movs	r0, #4
 80008a8:	f7ff fefc 	bl	80006a4 <LCD_WR_DATA8>
     LCD_WR_DATA8(0x22);
 80008ac:	2022      	movs	r0, #34	; 0x22
 80008ae:	f7ff fef9 	bl	80006a4 <LCD_WR_DATA8>
     LCD_WR_DATA8(0x07);
 80008b2:	2007      	movs	r0, #7
 80008b4:	f7ff fef6 	bl	80006a4 <LCD_WR_DATA8>
     LCD_WR_DATA8(0x0A);
 80008b8:	200a      	movs	r0, #10
 80008ba:	f7ff fef3 	bl	80006a4 <LCD_WR_DATA8>
     LCD_WR_DATA8(0x2E);
 80008be:	202e      	movs	r0, #46	; 0x2e
 80008c0:	f7ff fef0 	bl	80006a4 <LCD_WR_DATA8>
     LCD_WR_DATA8(0x30);
 80008c4:	2030      	movs	r0, #48	; 0x30
 80008c6:	f7ff feed 	bl	80006a4 <LCD_WR_DATA8>
     LCD_WR_DATA8(0x25);
 80008ca:	2025      	movs	r0, #37	; 0x25
 80008cc:	f7ff feea 	bl	80006a4 <LCD_WR_DATA8>
     LCD_WR_DATA8(0x2A);
 80008d0:	202a      	movs	r0, #42	; 0x2a
 80008d2:	f7ff fee7 	bl	80006a4 <LCD_WR_DATA8>
     LCD_WR_DATA8(0x28);
 80008d6:	2028      	movs	r0, #40	; 0x28
 80008d8:	f7ff fee4 	bl	80006a4 <LCD_WR_DATA8>
     LCD_WR_DATA8(0x26);
 80008dc:	2026      	movs	r0, #38	; 0x26
 80008de:	f7ff fee1 	bl	80006a4 <LCD_WR_DATA8>
     LCD_WR_DATA8(0x2E);
 80008e2:	202e      	movs	r0, #46	; 0x2e
 80008e4:	f7ff fede 	bl	80006a4 <LCD_WR_DATA8>
     LCD_WR_DATA8(0x3A);
 80008e8:	203a      	movs	r0, #58	; 0x3a
 80008ea:	f7ff fedb 	bl	80006a4 <LCD_WR_DATA8>
     LCD_WR_DATA8(0x00);
 80008ee:	2000      	movs	r0, #0
 80008f0:	f7ff fed8 	bl	80006a4 <LCD_WR_DATA8>
     LCD_WR_DATA8(0x01);
 80008f4:	2001      	movs	r0, #1
 80008f6:	f7ff fed5 	bl	80006a4 <LCD_WR_DATA8>
     LCD_WR_DATA8(0x03);
 80008fa:	2003      	movs	r0, #3
 80008fc:	f7ff fed2 	bl	80006a4 <LCD_WR_DATA8>
     LCD_WR_DATA8(0x13);
 8000900:	2013      	movs	r0, #19
 8000902:	f7ff fecf 	bl	80006a4 <LCD_WR_DATA8>
     LCD_WR_REG(0xE1);
 8000906:	20e1      	movs	r0, #225	; 0xe1
 8000908:	f7ff feee 	bl	80006e8 <LCD_WR_REG>
     LCD_WR_DATA8(0x04);
 800090c:	2004      	movs	r0, #4
 800090e:	f7ff fec9 	bl	80006a4 <LCD_WR_DATA8>
     LCD_WR_DATA8(0x16);
 8000912:	2016      	movs	r0, #22
 8000914:	f7ff fec6 	bl	80006a4 <LCD_WR_DATA8>
     LCD_WR_DATA8(0x06);
 8000918:	2006      	movs	r0, #6
 800091a:	f7ff fec3 	bl	80006a4 <LCD_WR_DATA8>
     LCD_WR_DATA8(0x0D);
 800091e:	200d      	movs	r0, #13
 8000920:	f7ff fec0 	bl	80006a4 <LCD_WR_DATA8>
     LCD_WR_DATA8(0x2D);
 8000924:	202d      	movs	r0, #45	; 0x2d
 8000926:	f7ff febd 	bl	80006a4 <LCD_WR_DATA8>
     LCD_WR_DATA8(0x26);
 800092a:	2026      	movs	r0, #38	; 0x26
 800092c:	f7ff feba 	bl	80006a4 <LCD_WR_DATA8>
     LCD_WR_DATA8(0x23);
 8000930:	2023      	movs	r0, #35	; 0x23
 8000932:	f7ff feb7 	bl	80006a4 <LCD_WR_DATA8>
     LCD_WR_DATA8(0x27);
 8000936:	2027      	movs	r0, #39	; 0x27
 8000938:	f7ff feb4 	bl	80006a4 <LCD_WR_DATA8>
     LCD_WR_DATA8(0x27);
 800093c:	2027      	movs	r0, #39	; 0x27
 800093e:	f7ff feb1 	bl	80006a4 <LCD_WR_DATA8>
     LCD_WR_DATA8(0x25);
 8000942:	2025      	movs	r0, #37	; 0x25
 8000944:	f7ff feae 	bl	80006a4 <LCD_WR_DATA8>
     LCD_WR_DATA8(0x2D);
 8000948:	202d      	movs	r0, #45	; 0x2d
 800094a:	f7ff feab 	bl	80006a4 <LCD_WR_DATA8>
     LCD_WR_DATA8(0x3B);
 800094e:	203b      	movs	r0, #59	; 0x3b
 8000950:	f7ff fea8 	bl	80006a4 <LCD_WR_DATA8>
     LCD_WR_DATA8(0x00);
 8000954:	2000      	movs	r0, #0
 8000956:	f7ff fea5 	bl	80006a4 <LCD_WR_DATA8>
     LCD_WR_DATA8(0x01);
 800095a:	2001      	movs	r0, #1
 800095c:	f7ff fea2 	bl	80006a4 <LCD_WR_DATA8>
     LCD_WR_DATA8(0x04);
 8000960:	2004      	movs	r0, #4
 8000962:	f7ff fe9f 	bl	80006a4 <LCD_WR_DATA8>
     LCD_WR_DATA8(0x13);
 8000966:	2013      	movs	r0, #19
 8000968:	f7ff fe9c 	bl	80006a4 <LCD_WR_DATA8>
     //------------------------------------End ST7735S Gamma Sequence-----------------------------//
     LCD_WR_REG(0x3A); // 65k mode
 800096c:	203a      	movs	r0, #58	; 0x3a
 800096e:	f7ff febb 	bl	80006e8 <LCD_WR_REG>
     LCD_WR_DATA8(0x05);
 8000972:	2005      	movs	r0, #5
 8000974:	f7ff fe96 	bl	80006a4 <LCD_WR_DATA8>
     LCD_WR_REG(0x29); // Display on
 8000978:	2029      	movs	r0, #41	; 0x29
 800097a:	f7ff feb5 	bl	80006e8 <LCD_WR_REG>
 }
 800097e:	bf00      	nop
 8000980:	bd80      	pop	{r7, pc}
 8000982:	bf00      	nop
 8000984:	40010800 	.word	0x40010800

08000988 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000988:	b580      	push	{r7, lr}
 800098a:	b086      	sub	sp, #24
 800098c:	af04      	add	r7, sp, #16
  /* USER CODE BEGIN 1 */
  int a = 0;
 800098e:	2300      	movs	r3, #0
 8000990:	607b      	str	r3, [r7, #4]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000992:	f000 f8fb 	bl	8000b8c <HAL_Init>

  /* USER CODE BEGIN Init */
  LCD_Init();
 8000996:	f7ff fef5 	bl	8000784 <LCD_Init>
  /* USER CODE END Init */
  LCD_Fill(0, 0, LCD_W, LCD_H, WHITE);
 800099a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800099e:	9300      	str	r3, [sp, #0]
 80009a0:	23a0      	movs	r3, #160	; 0xa0
 80009a2:	2280      	movs	r2, #128	; 0x80
 80009a4:	2100      	movs	r1, #0
 80009a6:	2000      	movs	r0, #0
 80009a8:	f7ff fc26 	bl	80001f8 <LCD_Fill>
  /* Configure the system clock */
  SystemClock_Config();
 80009ac:	f000 f822 	bl	80009f4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80009b0:	f7ff fbcc 	bl	800014c <MX_GPIO_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    a = a + 1;
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	3301      	adds	r3, #1
 80009b8:	607b      	str	r3, [r7, #4]
    LCD_ShowString(0, 0, "Loading ", RED, BLACK, 5, 0);
 80009ba:	2300      	movs	r3, #0
 80009bc:	9302      	str	r3, [sp, #8]
 80009be:	2305      	movs	r3, #5
 80009c0:	9301      	str	r3, [sp, #4]
 80009c2:	2300      	movs	r3, #0
 80009c4:	9300      	str	r3, [sp, #0]
 80009c6:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80009ca:	4a09      	ldr	r2, [pc, #36]	; (80009f0 <main+0x68>)
 80009cc:	2100      	movs	r1, #0
 80009ce:	2000      	movs	r0, #0
 80009d0:	f7ff fd40 	bl	8000454 <LCD_ShowString>
    LCD_ShowIntNum(0, 0, a, 1, BLUE, BLACK, 5);
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	b29a      	uxth	r2, r3
 80009d8:	2305      	movs	r3, #5
 80009da:	9302      	str	r3, [sp, #8]
 80009dc:	2300      	movs	r3, #0
 80009de:	9301      	str	r3, [sp, #4]
 80009e0:	231f      	movs	r3, #31
 80009e2:	9300      	str	r3, [sp, #0]
 80009e4:	2301      	movs	r3, #1
 80009e6:	2100      	movs	r1, #0
 80009e8:	2000      	movs	r0, #0
 80009ea:	f7ff fd7f 	bl	80004ec <LCD_ShowIntNum>
    a = a + 1;
 80009ee:	e7e1      	b.n	80009b4 <main+0x2c>
 80009f0:	080019c4 	.word	0x080019c4

080009f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80009f4:	b580      	push	{r7, lr}
 80009f6:	b090      	sub	sp, #64	; 0x40
 80009f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009fa:	f107 0318 	add.w	r3, r7, #24
 80009fe:	2228      	movs	r2, #40	; 0x28
 8000a00:	2100      	movs	r1, #0
 8000a02:	4618      	mov	r0, r3
 8000a04:	f000 ffca 	bl	800199c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a08:	1d3b      	adds	r3, r7, #4
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	601a      	str	r2, [r3, #0]
 8000a0e:	605a      	str	r2, [r3, #4]
 8000a10:	609a      	str	r2, [r3, #8]
 8000a12:	60da      	str	r2, [r3, #12]
 8000a14:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000a16:	2301      	movs	r3, #1
 8000a18:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000a1a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000a1e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000a20:	2300      	movs	r3, #0
 8000a22:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000a24:	2301      	movs	r3, #1
 8000a26:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a28:	2302      	movs	r3, #2
 8000a2a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000a2c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000a30:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000a32:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000a36:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a38:	f107 0318 	add.w	r3, r7, #24
 8000a3c:	4618      	mov	r0, r3
 8000a3e:	f000 fbab 	bl	8001198 <HAL_RCC_OscConfig>
 8000a42:	4603      	mov	r3, r0
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	d001      	beq.n	8000a4c <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000a48:	f000 f819 	bl	8000a7e <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a4c:	230f      	movs	r3, #15
 8000a4e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a50:	2302      	movs	r3, #2
 8000a52:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a54:	2300      	movs	r3, #0
 8000a56:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000a58:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000a5c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a5e:	2300      	movs	r3, #0
 8000a60:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000a62:	1d3b      	adds	r3, r7, #4
 8000a64:	2102      	movs	r1, #2
 8000a66:	4618      	mov	r0, r3
 8000a68:	f000 fe18 	bl	800169c <HAL_RCC_ClockConfig>
 8000a6c:	4603      	mov	r3, r0
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d001      	beq.n	8000a76 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000a72:	f000 f804 	bl	8000a7e <Error_Handler>
  }
}
 8000a76:	bf00      	nop
 8000a78:	3740      	adds	r7, #64	; 0x40
 8000a7a:	46bd      	mov	sp, r7
 8000a7c:	bd80      	pop	{r7, pc}

08000a7e <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a7e:	b480      	push	{r7}
 8000a80:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a82:	b672      	cpsid	i
}
 8000a84:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a86:	e7fe      	b.n	8000a86 <Error_Handler+0x8>

08000a88 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a88:	b480      	push	{r7}
 8000a8a:	b085      	sub	sp, #20
 8000a8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000a8e:	4b13      	ldr	r3, [pc, #76]	; (8000adc <HAL_MspInit+0x54>)
 8000a90:	699b      	ldr	r3, [r3, #24]
 8000a92:	4a12      	ldr	r2, [pc, #72]	; (8000adc <HAL_MspInit+0x54>)
 8000a94:	f043 0301 	orr.w	r3, r3, #1
 8000a98:	6193      	str	r3, [r2, #24]
 8000a9a:	4b10      	ldr	r3, [pc, #64]	; (8000adc <HAL_MspInit+0x54>)
 8000a9c:	699b      	ldr	r3, [r3, #24]
 8000a9e:	f003 0301 	and.w	r3, r3, #1
 8000aa2:	60bb      	str	r3, [r7, #8]
 8000aa4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000aa6:	4b0d      	ldr	r3, [pc, #52]	; (8000adc <HAL_MspInit+0x54>)
 8000aa8:	69db      	ldr	r3, [r3, #28]
 8000aaa:	4a0c      	ldr	r2, [pc, #48]	; (8000adc <HAL_MspInit+0x54>)
 8000aac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ab0:	61d3      	str	r3, [r2, #28]
 8000ab2:	4b0a      	ldr	r3, [pc, #40]	; (8000adc <HAL_MspInit+0x54>)
 8000ab4:	69db      	ldr	r3, [r3, #28]
 8000ab6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000aba:	607b      	str	r3, [r7, #4]
 8000abc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** ENABLE: Full SWJ (JTAG-DP + SW-DP): Reset State
  */
  __HAL_AFIO_REMAP_SWJ_ENABLE();
 8000abe:	4b08      	ldr	r3, [pc, #32]	; (8000ae0 <HAL_MspInit+0x58>)
 8000ac0:	685b      	ldr	r3, [r3, #4]
 8000ac2:	60fb      	str	r3, [r7, #12]
 8000ac4:	68fb      	ldr	r3, [r7, #12]
 8000ac6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000aca:	60fb      	str	r3, [r7, #12]
 8000acc:	4a04      	ldr	r2, [pc, #16]	; (8000ae0 <HAL_MspInit+0x58>)
 8000ace:	68fb      	ldr	r3, [r7, #12]
 8000ad0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ad2:	bf00      	nop
 8000ad4:	3714      	adds	r7, #20
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	bc80      	pop	{r7}
 8000ada:	4770      	bx	lr
 8000adc:	40021000 	.word	0x40021000
 8000ae0:	40010000 	.word	0x40010000

08000ae4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ae4:	b480      	push	{r7}
 8000ae6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000ae8:	e7fe      	b.n	8000ae8 <NMI_Handler+0x4>

08000aea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000aea:	b480      	push	{r7}
 8000aec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000aee:	e7fe      	b.n	8000aee <HardFault_Handler+0x4>

08000af0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000af0:	b480      	push	{r7}
 8000af2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000af4:	e7fe      	b.n	8000af4 <MemManage_Handler+0x4>

08000af6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000af6:	b480      	push	{r7}
 8000af8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000afa:	e7fe      	b.n	8000afa <BusFault_Handler+0x4>

08000afc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000afc:	b480      	push	{r7}
 8000afe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b00:	e7fe      	b.n	8000b00 <UsageFault_Handler+0x4>

08000b02 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b02:	b480      	push	{r7}
 8000b04:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b06:	bf00      	nop
 8000b08:	46bd      	mov	sp, r7
 8000b0a:	bc80      	pop	{r7}
 8000b0c:	4770      	bx	lr

08000b0e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b0e:	b480      	push	{r7}
 8000b10:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b12:	bf00      	nop
 8000b14:	46bd      	mov	sp, r7
 8000b16:	bc80      	pop	{r7}
 8000b18:	4770      	bx	lr

08000b1a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b1a:	b480      	push	{r7}
 8000b1c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b1e:	bf00      	nop
 8000b20:	46bd      	mov	sp, r7
 8000b22:	bc80      	pop	{r7}
 8000b24:	4770      	bx	lr

08000b26 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b26:	b580      	push	{r7, lr}
 8000b28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b2a:	f000 f875 	bl	8000c18 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b2e:	bf00      	nop
 8000b30:	bd80      	pop	{r7, pc}

08000b32 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000b32:	b480      	push	{r7}
 8000b34:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b36:	bf00      	nop
 8000b38:	46bd      	mov	sp, r7
 8000b3a:	bc80      	pop	{r7}
 8000b3c:	4770      	bx	lr
	...

08000b40 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000b40:	f7ff fff7 	bl	8000b32 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000b44:	480b      	ldr	r0, [pc, #44]	; (8000b74 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000b46:	490c      	ldr	r1, [pc, #48]	; (8000b78 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000b48:	4a0c      	ldr	r2, [pc, #48]	; (8000b7c <LoopFillZerobss+0x16>)
  movs r3, #0
 8000b4a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b4c:	e002      	b.n	8000b54 <LoopCopyDataInit>

08000b4e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b4e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b50:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b52:	3304      	adds	r3, #4

08000b54 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b54:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b56:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b58:	d3f9      	bcc.n	8000b4e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b5a:	4a09      	ldr	r2, [pc, #36]	; (8000b80 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000b5c:	4c09      	ldr	r4, [pc, #36]	; (8000b84 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000b5e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b60:	e001      	b.n	8000b66 <LoopFillZerobss>

08000b62 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b62:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b64:	3204      	adds	r2, #4

08000b66 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b66:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b68:	d3fb      	bcc.n	8000b62 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000b6a:	f000 fef3 	bl	8001954 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000b6e:	f7ff ff0b 	bl	8000988 <main>
  bx lr
 8000b72:	4770      	bx	lr
  ldr r0, =_sdata
 8000b74:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b78:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000b7c:	08004df0 	.word	0x08004df0
  ldr r2, =_sbss
 8000b80:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000b84:	2000002c 	.word	0x2000002c

08000b88 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000b88:	e7fe      	b.n	8000b88 <ADC1_2_IRQHandler>
	...

08000b8c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b90:	4b08      	ldr	r3, [pc, #32]	; (8000bb4 <HAL_Init+0x28>)
 8000b92:	681b      	ldr	r3, [r3, #0]
 8000b94:	4a07      	ldr	r2, [pc, #28]	; (8000bb4 <HAL_Init+0x28>)
 8000b96:	f043 0310 	orr.w	r3, r3, #16
 8000b9a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b9c:	2003      	movs	r0, #3
 8000b9e:	f000 f92b 	bl	8000df8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000ba2:	200f      	movs	r0, #15
 8000ba4:	f000 f808 	bl	8000bb8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000ba8:	f7ff ff6e 	bl	8000a88 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000bac:	2300      	movs	r3, #0
}
 8000bae:	4618      	mov	r0, r3
 8000bb0:	bd80      	pop	{r7, pc}
 8000bb2:	bf00      	nop
 8000bb4:	40022000 	.word	0x40022000

08000bb8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	b082      	sub	sp, #8
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000bc0:	4b12      	ldr	r3, [pc, #72]	; (8000c0c <HAL_InitTick+0x54>)
 8000bc2:	681a      	ldr	r2, [r3, #0]
 8000bc4:	4b12      	ldr	r3, [pc, #72]	; (8000c10 <HAL_InitTick+0x58>)
 8000bc6:	781b      	ldrb	r3, [r3, #0]
 8000bc8:	4619      	mov	r1, r3
 8000bca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000bce:	fbb3 f3f1 	udiv	r3, r3, r1
 8000bd2:	fbb2 f3f3 	udiv	r3, r2, r3
 8000bd6:	4618      	mov	r0, r3
 8000bd8:	f000 f935 	bl	8000e46 <HAL_SYSTICK_Config>
 8000bdc:	4603      	mov	r3, r0
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	d001      	beq.n	8000be6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000be2:	2301      	movs	r3, #1
 8000be4:	e00e      	b.n	8000c04 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	2b0f      	cmp	r3, #15
 8000bea:	d80a      	bhi.n	8000c02 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000bec:	2200      	movs	r2, #0
 8000bee:	6879      	ldr	r1, [r7, #4]
 8000bf0:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf4:	f000 f90b 	bl	8000e0e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000bf8:	4a06      	ldr	r2, [pc, #24]	; (8000c14 <HAL_InitTick+0x5c>)
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000bfe:	2300      	movs	r3, #0
 8000c00:	e000      	b.n	8000c04 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000c02:	2301      	movs	r3, #1
}
 8000c04:	4618      	mov	r0, r3
 8000c06:	3708      	adds	r7, #8
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	bd80      	pop	{r7, pc}
 8000c0c:	20000000 	.word	0x20000000
 8000c10:	20000008 	.word	0x20000008
 8000c14:	20000004 	.word	0x20000004

08000c18 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c18:	b480      	push	{r7}
 8000c1a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c1c:	4b05      	ldr	r3, [pc, #20]	; (8000c34 <HAL_IncTick+0x1c>)
 8000c1e:	781b      	ldrb	r3, [r3, #0]
 8000c20:	461a      	mov	r2, r3
 8000c22:	4b05      	ldr	r3, [pc, #20]	; (8000c38 <HAL_IncTick+0x20>)
 8000c24:	681b      	ldr	r3, [r3, #0]
 8000c26:	4413      	add	r3, r2
 8000c28:	4a03      	ldr	r2, [pc, #12]	; (8000c38 <HAL_IncTick+0x20>)
 8000c2a:	6013      	str	r3, [r2, #0]
}
 8000c2c:	bf00      	nop
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	bc80      	pop	{r7}
 8000c32:	4770      	bx	lr
 8000c34:	20000008 	.word	0x20000008
 8000c38:	20000028 	.word	0x20000028

08000c3c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c3c:	b480      	push	{r7}
 8000c3e:	af00      	add	r7, sp, #0
  return uwTick;
 8000c40:	4b02      	ldr	r3, [pc, #8]	; (8000c4c <HAL_GetTick+0x10>)
 8000c42:	681b      	ldr	r3, [r3, #0]
}
 8000c44:	4618      	mov	r0, r3
 8000c46:	46bd      	mov	sp, r7
 8000c48:	bc80      	pop	{r7}
 8000c4a:	4770      	bx	lr
 8000c4c:	20000028 	.word	0x20000028

08000c50 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b084      	sub	sp, #16
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000c58:	f7ff fff0 	bl	8000c3c <HAL_GetTick>
 8000c5c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000c62:	68fb      	ldr	r3, [r7, #12]
 8000c64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000c68:	d005      	beq.n	8000c76 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000c6a:	4b0a      	ldr	r3, [pc, #40]	; (8000c94 <HAL_Delay+0x44>)
 8000c6c:	781b      	ldrb	r3, [r3, #0]
 8000c6e:	461a      	mov	r2, r3
 8000c70:	68fb      	ldr	r3, [r7, #12]
 8000c72:	4413      	add	r3, r2
 8000c74:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000c76:	bf00      	nop
 8000c78:	f7ff ffe0 	bl	8000c3c <HAL_GetTick>
 8000c7c:	4602      	mov	r2, r0
 8000c7e:	68bb      	ldr	r3, [r7, #8]
 8000c80:	1ad3      	subs	r3, r2, r3
 8000c82:	68fa      	ldr	r2, [r7, #12]
 8000c84:	429a      	cmp	r2, r3
 8000c86:	d8f7      	bhi.n	8000c78 <HAL_Delay+0x28>
  {
  }
}
 8000c88:	bf00      	nop
 8000c8a:	bf00      	nop
 8000c8c:	3710      	adds	r7, #16
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	bd80      	pop	{r7, pc}
 8000c92:	bf00      	nop
 8000c94:	20000008 	.word	0x20000008

08000c98 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c98:	b480      	push	{r7}
 8000c9a:	b085      	sub	sp, #20
 8000c9c:	af00      	add	r7, sp, #0
 8000c9e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	f003 0307 	and.w	r3, r3, #7
 8000ca6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ca8:	4b0c      	ldr	r3, [pc, #48]	; (8000cdc <__NVIC_SetPriorityGrouping+0x44>)
 8000caa:	68db      	ldr	r3, [r3, #12]
 8000cac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000cae:	68ba      	ldr	r2, [r7, #8]
 8000cb0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000cb4:	4013      	ands	r3, r2
 8000cb6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000cb8:	68fb      	ldr	r3, [r7, #12]
 8000cba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000cbc:	68bb      	ldr	r3, [r7, #8]
 8000cbe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000cc0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000cc4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000cc8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000cca:	4a04      	ldr	r2, [pc, #16]	; (8000cdc <__NVIC_SetPriorityGrouping+0x44>)
 8000ccc:	68bb      	ldr	r3, [r7, #8]
 8000cce:	60d3      	str	r3, [r2, #12]
}
 8000cd0:	bf00      	nop
 8000cd2:	3714      	adds	r7, #20
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	bc80      	pop	{r7}
 8000cd8:	4770      	bx	lr
 8000cda:	bf00      	nop
 8000cdc:	e000ed00 	.word	0xe000ed00

08000ce0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ce0:	b480      	push	{r7}
 8000ce2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ce4:	4b04      	ldr	r3, [pc, #16]	; (8000cf8 <__NVIC_GetPriorityGrouping+0x18>)
 8000ce6:	68db      	ldr	r3, [r3, #12]
 8000ce8:	0a1b      	lsrs	r3, r3, #8
 8000cea:	f003 0307 	and.w	r3, r3, #7
}
 8000cee:	4618      	mov	r0, r3
 8000cf0:	46bd      	mov	sp, r7
 8000cf2:	bc80      	pop	{r7}
 8000cf4:	4770      	bx	lr
 8000cf6:	bf00      	nop
 8000cf8:	e000ed00 	.word	0xe000ed00

08000cfc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000cfc:	b480      	push	{r7}
 8000cfe:	b083      	sub	sp, #12
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	4603      	mov	r3, r0
 8000d04:	6039      	str	r1, [r7, #0]
 8000d06:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	db0a      	blt.n	8000d26 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d10:	683b      	ldr	r3, [r7, #0]
 8000d12:	b2da      	uxtb	r2, r3
 8000d14:	490c      	ldr	r1, [pc, #48]	; (8000d48 <__NVIC_SetPriority+0x4c>)
 8000d16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d1a:	0112      	lsls	r2, r2, #4
 8000d1c:	b2d2      	uxtb	r2, r2
 8000d1e:	440b      	add	r3, r1
 8000d20:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000d24:	e00a      	b.n	8000d3c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d26:	683b      	ldr	r3, [r7, #0]
 8000d28:	b2da      	uxtb	r2, r3
 8000d2a:	4908      	ldr	r1, [pc, #32]	; (8000d4c <__NVIC_SetPriority+0x50>)
 8000d2c:	79fb      	ldrb	r3, [r7, #7]
 8000d2e:	f003 030f 	and.w	r3, r3, #15
 8000d32:	3b04      	subs	r3, #4
 8000d34:	0112      	lsls	r2, r2, #4
 8000d36:	b2d2      	uxtb	r2, r2
 8000d38:	440b      	add	r3, r1
 8000d3a:	761a      	strb	r2, [r3, #24]
}
 8000d3c:	bf00      	nop
 8000d3e:	370c      	adds	r7, #12
 8000d40:	46bd      	mov	sp, r7
 8000d42:	bc80      	pop	{r7}
 8000d44:	4770      	bx	lr
 8000d46:	bf00      	nop
 8000d48:	e000e100 	.word	0xe000e100
 8000d4c:	e000ed00 	.word	0xe000ed00

08000d50 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d50:	b480      	push	{r7}
 8000d52:	b089      	sub	sp, #36	; 0x24
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	60f8      	str	r0, [r7, #12]
 8000d58:	60b9      	str	r1, [r7, #8]
 8000d5a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d5c:	68fb      	ldr	r3, [r7, #12]
 8000d5e:	f003 0307 	and.w	r3, r3, #7
 8000d62:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d64:	69fb      	ldr	r3, [r7, #28]
 8000d66:	f1c3 0307 	rsb	r3, r3, #7
 8000d6a:	2b04      	cmp	r3, #4
 8000d6c:	bf28      	it	cs
 8000d6e:	2304      	movcs	r3, #4
 8000d70:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d72:	69fb      	ldr	r3, [r7, #28]
 8000d74:	3304      	adds	r3, #4
 8000d76:	2b06      	cmp	r3, #6
 8000d78:	d902      	bls.n	8000d80 <NVIC_EncodePriority+0x30>
 8000d7a:	69fb      	ldr	r3, [r7, #28]
 8000d7c:	3b03      	subs	r3, #3
 8000d7e:	e000      	b.n	8000d82 <NVIC_EncodePriority+0x32>
 8000d80:	2300      	movs	r3, #0
 8000d82:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d84:	f04f 32ff 	mov.w	r2, #4294967295
 8000d88:	69bb      	ldr	r3, [r7, #24]
 8000d8a:	fa02 f303 	lsl.w	r3, r2, r3
 8000d8e:	43da      	mvns	r2, r3
 8000d90:	68bb      	ldr	r3, [r7, #8]
 8000d92:	401a      	ands	r2, r3
 8000d94:	697b      	ldr	r3, [r7, #20]
 8000d96:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d98:	f04f 31ff 	mov.w	r1, #4294967295
 8000d9c:	697b      	ldr	r3, [r7, #20]
 8000d9e:	fa01 f303 	lsl.w	r3, r1, r3
 8000da2:	43d9      	mvns	r1, r3
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000da8:	4313      	orrs	r3, r2
         );
}
 8000daa:	4618      	mov	r0, r3
 8000dac:	3724      	adds	r7, #36	; 0x24
 8000dae:	46bd      	mov	sp, r7
 8000db0:	bc80      	pop	{r7}
 8000db2:	4770      	bx	lr

08000db4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b082      	sub	sp, #8
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	3b01      	subs	r3, #1
 8000dc0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000dc4:	d301      	bcc.n	8000dca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000dc6:	2301      	movs	r3, #1
 8000dc8:	e00f      	b.n	8000dea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000dca:	4a0a      	ldr	r2, [pc, #40]	; (8000df4 <SysTick_Config+0x40>)
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	3b01      	subs	r3, #1
 8000dd0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000dd2:	210f      	movs	r1, #15
 8000dd4:	f04f 30ff 	mov.w	r0, #4294967295
 8000dd8:	f7ff ff90 	bl	8000cfc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ddc:	4b05      	ldr	r3, [pc, #20]	; (8000df4 <SysTick_Config+0x40>)
 8000dde:	2200      	movs	r2, #0
 8000de0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000de2:	4b04      	ldr	r3, [pc, #16]	; (8000df4 <SysTick_Config+0x40>)
 8000de4:	2207      	movs	r2, #7
 8000de6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000de8:	2300      	movs	r3, #0
}
 8000dea:	4618      	mov	r0, r3
 8000dec:	3708      	adds	r7, #8
 8000dee:	46bd      	mov	sp, r7
 8000df0:	bd80      	pop	{r7, pc}
 8000df2:	bf00      	nop
 8000df4:	e000e010 	.word	0xe000e010

08000df8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b082      	sub	sp, #8
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e00:	6878      	ldr	r0, [r7, #4]
 8000e02:	f7ff ff49 	bl	8000c98 <__NVIC_SetPriorityGrouping>
}
 8000e06:	bf00      	nop
 8000e08:	3708      	adds	r7, #8
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	bd80      	pop	{r7, pc}

08000e0e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000e0e:	b580      	push	{r7, lr}
 8000e10:	b086      	sub	sp, #24
 8000e12:	af00      	add	r7, sp, #0
 8000e14:	4603      	mov	r3, r0
 8000e16:	60b9      	str	r1, [r7, #8]
 8000e18:	607a      	str	r2, [r7, #4]
 8000e1a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000e1c:	2300      	movs	r3, #0
 8000e1e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000e20:	f7ff ff5e 	bl	8000ce0 <__NVIC_GetPriorityGrouping>
 8000e24:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e26:	687a      	ldr	r2, [r7, #4]
 8000e28:	68b9      	ldr	r1, [r7, #8]
 8000e2a:	6978      	ldr	r0, [r7, #20]
 8000e2c:	f7ff ff90 	bl	8000d50 <NVIC_EncodePriority>
 8000e30:	4602      	mov	r2, r0
 8000e32:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e36:	4611      	mov	r1, r2
 8000e38:	4618      	mov	r0, r3
 8000e3a:	f7ff ff5f 	bl	8000cfc <__NVIC_SetPriority>
}
 8000e3e:	bf00      	nop
 8000e40:	3718      	adds	r7, #24
 8000e42:	46bd      	mov	sp, r7
 8000e44:	bd80      	pop	{r7, pc}

08000e46 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000e46:	b580      	push	{r7, lr}
 8000e48:	b082      	sub	sp, #8
 8000e4a:	af00      	add	r7, sp, #0
 8000e4c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000e4e:	6878      	ldr	r0, [r7, #4]
 8000e50:	f7ff ffb0 	bl	8000db4 <SysTick_Config>
 8000e54:	4603      	mov	r3, r0
}
 8000e56:	4618      	mov	r0, r3
 8000e58:	3708      	adds	r7, #8
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	bd80      	pop	{r7, pc}
	...

08000e60 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e60:	b480      	push	{r7}
 8000e62:	b08b      	sub	sp, #44	; 0x2c
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	6078      	str	r0, [r7, #4]
 8000e68:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000e6e:	2300      	movs	r3, #0
 8000e70:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000e72:	e169      	b.n	8001148 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000e74:	2201      	movs	r2, #1
 8000e76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e78:	fa02 f303 	lsl.w	r3, r2, r3
 8000e7c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000e7e:	683b      	ldr	r3, [r7, #0]
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	69fa      	ldr	r2, [r7, #28]
 8000e84:	4013      	ands	r3, r2
 8000e86:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000e88:	69ba      	ldr	r2, [r7, #24]
 8000e8a:	69fb      	ldr	r3, [r7, #28]
 8000e8c:	429a      	cmp	r2, r3
 8000e8e:	f040 8158 	bne.w	8001142 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000e92:	683b      	ldr	r3, [r7, #0]
 8000e94:	685b      	ldr	r3, [r3, #4]
 8000e96:	4a9a      	ldr	r2, [pc, #616]	; (8001100 <HAL_GPIO_Init+0x2a0>)
 8000e98:	4293      	cmp	r3, r2
 8000e9a:	d05e      	beq.n	8000f5a <HAL_GPIO_Init+0xfa>
 8000e9c:	4a98      	ldr	r2, [pc, #608]	; (8001100 <HAL_GPIO_Init+0x2a0>)
 8000e9e:	4293      	cmp	r3, r2
 8000ea0:	d875      	bhi.n	8000f8e <HAL_GPIO_Init+0x12e>
 8000ea2:	4a98      	ldr	r2, [pc, #608]	; (8001104 <HAL_GPIO_Init+0x2a4>)
 8000ea4:	4293      	cmp	r3, r2
 8000ea6:	d058      	beq.n	8000f5a <HAL_GPIO_Init+0xfa>
 8000ea8:	4a96      	ldr	r2, [pc, #600]	; (8001104 <HAL_GPIO_Init+0x2a4>)
 8000eaa:	4293      	cmp	r3, r2
 8000eac:	d86f      	bhi.n	8000f8e <HAL_GPIO_Init+0x12e>
 8000eae:	4a96      	ldr	r2, [pc, #600]	; (8001108 <HAL_GPIO_Init+0x2a8>)
 8000eb0:	4293      	cmp	r3, r2
 8000eb2:	d052      	beq.n	8000f5a <HAL_GPIO_Init+0xfa>
 8000eb4:	4a94      	ldr	r2, [pc, #592]	; (8001108 <HAL_GPIO_Init+0x2a8>)
 8000eb6:	4293      	cmp	r3, r2
 8000eb8:	d869      	bhi.n	8000f8e <HAL_GPIO_Init+0x12e>
 8000eba:	4a94      	ldr	r2, [pc, #592]	; (800110c <HAL_GPIO_Init+0x2ac>)
 8000ebc:	4293      	cmp	r3, r2
 8000ebe:	d04c      	beq.n	8000f5a <HAL_GPIO_Init+0xfa>
 8000ec0:	4a92      	ldr	r2, [pc, #584]	; (800110c <HAL_GPIO_Init+0x2ac>)
 8000ec2:	4293      	cmp	r3, r2
 8000ec4:	d863      	bhi.n	8000f8e <HAL_GPIO_Init+0x12e>
 8000ec6:	4a92      	ldr	r2, [pc, #584]	; (8001110 <HAL_GPIO_Init+0x2b0>)
 8000ec8:	4293      	cmp	r3, r2
 8000eca:	d046      	beq.n	8000f5a <HAL_GPIO_Init+0xfa>
 8000ecc:	4a90      	ldr	r2, [pc, #576]	; (8001110 <HAL_GPIO_Init+0x2b0>)
 8000ece:	4293      	cmp	r3, r2
 8000ed0:	d85d      	bhi.n	8000f8e <HAL_GPIO_Init+0x12e>
 8000ed2:	2b12      	cmp	r3, #18
 8000ed4:	d82a      	bhi.n	8000f2c <HAL_GPIO_Init+0xcc>
 8000ed6:	2b12      	cmp	r3, #18
 8000ed8:	d859      	bhi.n	8000f8e <HAL_GPIO_Init+0x12e>
 8000eda:	a201      	add	r2, pc, #4	; (adr r2, 8000ee0 <HAL_GPIO_Init+0x80>)
 8000edc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ee0:	08000f5b 	.word	0x08000f5b
 8000ee4:	08000f35 	.word	0x08000f35
 8000ee8:	08000f47 	.word	0x08000f47
 8000eec:	08000f89 	.word	0x08000f89
 8000ef0:	08000f8f 	.word	0x08000f8f
 8000ef4:	08000f8f 	.word	0x08000f8f
 8000ef8:	08000f8f 	.word	0x08000f8f
 8000efc:	08000f8f 	.word	0x08000f8f
 8000f00:	08000f8f 	.word	0x08000f8f
 8000f04:	08000f8f 	.word	0x08000f8f
 8000f08:	08000f8f 	.word	0x08000f8f
 8000f0c:	08000f8f 	.word	0x08000f8f
 8000f10:	08000f8f 	.word	0x08000f8f
 8000f14:	08000f8f 	.word	0x08000f8f
 8000f18:	08000f8f 	.word	0x08000f8f
 8000f1c:	08000f8f 	.word	0x08000f8f
 8000f20:	08000f8f 	.word	0x08000f8f
 8000f24:	08000f3d 	.word	0x08000f3d
 8000f28:	08000f51 	.word	0x08000f51
 8000f2c:	4a79      	ldr	r2, [pc, #484]	; (8001114 <HAL_GPIO_Init+0x2b4>)
 8000f2e:	4293      	cmp	r3, r2
 8000f30:	d013      	beq.n	8000f5a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000f32:	e02c      	b.n	8000f8e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000f34:	683b      	ldr	r3, [r7, #0]
 8000f36:	68db      	ldr	r3, [r3, #12]
 8000f38:	623b      	str	r3, [r7, #32]
          break;
 8000f3a:	e029      	b.n	8000f90 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000f3c:	683b      	ldr	r3, [r7, #0]
 8000f3e:	68db      	ldr	r3, [r3, #12]
 8000f40:	3304      	adds	r3, #4
 8000f42:	623b      	str	r3, [r7, #32]
          break;
 8000f44:	e024      	b.n	8000f90 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000f46:	683b      	ldr	r3, [r7, #0]
 8000f48:	68db      	ldr	r3, [r3, #12]
 8000f4a:	3308      	adds	r3, #8
 8000f4c:	623b      	str	r3, [r7, #32]
          break;
 8000f4e:	e01f      	b.n	8000f90 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000f50:	683b      	ldr	r3, [r7, #0]
 8000f52:	68db      	ldr	r3, [r3, #12]
 8000f54:	330c      	adds	r3, #12
 8000f56:	623b      	str	r3, [r7, #32]
          break;
 8000f58:	e01a      	b.n	8000f90 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000f5a:	683b      	ldr	r3, [r7, #0]
 8000f5c:	689b      	ldr	r3, [r3, #8]
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d102      	bne.n	8000f68 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000f62:	2304      	movs	r3, #4
 8000f64:	623b      	str	r3, [r7, #32]
          break;
 8000f66:	e013      	b.n	8000f90 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000f68:	683b      	ldr	r3, [r7, #0]
 8000f6a:	689b      	ldr	r3, [r3, #8]
 8000f6c:	2b01      	cmp	r3, #1
 8000f6e:	d105      	bne.n	8000f7c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000f70:	2308      	movs	r3, #8
 8000f72:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	69fa      	ldr	r2, [r7, #28]
 8000f78:	611a      	str	r2, [r3, #16]
          break;
 8000f7a:	e009      	b.n	8000f90 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000f7c:	2308      	movs	r3, #8
 8000f7e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	69fa      	ldr	r2, [r7, #28]
 8000f84:	615a      	str	r2, [r3, #20]
          break;
 8000f86:	e003      	b.n	8000f90 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000f88:	2300      	movs	r3, #0
 8000f8a:	623b      	str	r3, [r7, #32]
          break;
 8000f8c:	e000      	b.n	8000f90 <HAL_GPIO_Init+0x130>
          break;
 8000f8e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000f90:	69bb      	ldr	r3, [r7, #24]
 8000f92:	2bff      	cmp	r3, #255	; 0xff
 8000f94:	d801      	bhi.n	8000f9a <HAL_GPIO_Init+0x13a>
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	e001      	b.n	8000f9e <HAL_GPIO_Init+0x13e>
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	3304      	adds	r3, #4
 8000f9e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000fa0:	69bb      	ldr	r3, [r7, #24]
 8000fa2:	2bff      	cmp	r3, #255	; 0xff
 8000fa4:	d802      	bhi.n	8000fac <HAL_GPIO_Init+0x14c>
 8000fa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fa8:	009b      	lsls	r3, r3, #2
 8000faa:	e002      	b.n	8000fb2 <HAL_GPIO_Init+0x152>
 8000fac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fae:	3b08      	subs	r3, #8
 8000fb0:	009b      	lsls	r3, r3, #2
 8000fb2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000fb4:	697b      	ldr	r3, [r7, #20]
 8000fb6:	681a      	ldr	r2, [r3, #0]
 8000fb8:	210f      	movs	r1, #15
 8000fba:	693b      	ldr	r3, [r7, #16]
 8000fbc:	fa01 f303 	lsl.w	r3, r1, r3
 8000fc0:	43db      	mvns	r3, r3
 8000fc2:	401a      	ands	r2, r3
 8000fc4:	6a39      	ldr	r1, [r7, #32]
 8000fc6:	693b      	ldr	r3, [r7, #16]
 8000fc8:	fa01 f303 	lsl.w	r3, r1, r3
 8000fcc:	431a      	orrs	r2, r3
 8000fce:	697b      	ldr	r3, [r7, #20]
 8000fd0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000fd2:	683b      	ldr	r3, [r7, #0]
 8000fd4:	685b      	ldr	r3, [r3, #4]
 8000fd6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	f000 80b1 	beq.w	8001142 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000fe0:	4b4d      	ldr	r3, [pc, #308]	; (8001118 <HAL_GPIO_Init+0x2b8>)
 8000fe2:	699b      	ldr	r3, [r3, #24]
 8000fe4:	4a4c      	ldr	r2, [pc, #304]	; (8001118 <HAL_GPIO_Init+0x2b8>)
 8000fe6:	f043 0301 	orr.w	r3, r3, #1
 8000fea:	6193      	str	r3, [r2, #24]
 8000fec:	4b4a      	ldr	r3, [pc, #296]	; (8001118 <HAL_GPIO_Init+0x2b8>)
 8000fee:	699b      	ldr	r3, [r3, #24]
 8000ff0:	f003 0301 	and.w	r3, r3, #1
 8000ff4:	60bb      	str	r3, [r7, #8]
 8000ff6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000ff8:	4a48      	ldr	r2, [pc, #288]	; (800111c <HAL_GPIO_Init+0x2bc>)
 8000ffa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ffc:	089b      	lsrs	r3, r3, #2
 8000ffe:	3302      	adds	r3, #2
 8001000:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001004:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001006:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001008:	f003 0303 	and.w	r3, r3, #3
 800100c:	009b      	lsls	r3, r3, #2
 800100e:	220f      	movs	r2, #15
 8001010:	fa02 f303 	lsl.w	r3, r2, r3
 8001014:	43db      	mvns	r3, r3
 8001016:	68fa      	ldr	r2, [r7, #12]
 8001018:	4013      	ands	r3, r2
 800101a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	4a40      	ldr	r2, [pc, #256]	; (8001120 <HAL_GPIO_Init+0x2c0>)
 8001020:	4293      	cmp	r3, r2
 8001022:	d013      	beq.n	800104c <HAL_GPIO_Init+0x1ec>
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	4a3f      	ldr	r2, [pc, #252]	; (8001124 <HAL_GPIO_Init+0x2c4>)
 8001028:	4293      	cmp	r3, r2
 800102a:	d00d      	beq.n	8001048 <HAL_GPIO_Init+0x1e8>
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	4a3e      	ldr	r2, [pc, #248]	; (8001128 <HAL_GPIO_Init+0x2c8>)
 8001030:	4293      	cmp	r3, r2
 8001032:	d007      	beq.n	8001044 <HAL_GPIO_Init+0x1e4>
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	4a3d      	ldr	r2, [pc, #244]	; (800112c <HAL_GPIO_Init+0x2cc>)
 8001038:	4293      	cmp	r3, r2
 800103a:	d101      	bne.n	8001040 <HAL_GPIO_Init+0x1e0>
 800103c:	2303      	movs	r3, #3
 800103e:	e006      	b.n	800104e <HAL_GPIO_Init+0x1ee>
 8001040:	2304      	movs	r3, #4
 8001042:	e004      	b.n	800104e <HAL_GPIO_Init+0x1ee>
 8001044:	2302      	movs	r3, #2
 8001046:	e002      	b.n	800104e <HAL_GPIO_Init+0x1ee>
 8001048:	2301      	movs	r3, #1
 800104a:	e000      	b.n	800104e <HAL_GPIO_Init+0x1ee>
 800104c:	2300      	movs	r3, #0
 800104e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001050:	f002 0203 	and.w	r2, r2, #3
 8001054:	0092      	lsls	r2, r2, #2
 8001056:	4093      	lsls	r3, r2
 8001058:	68fa      	ldr	r2, [r7, #12]
 800105a:	4313      	orrs	r3, r2
 800105c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800105e:	492f      	ldr	r1, [pc, #188]	; (800111c <HAL_GPIO_Init+0x2bc>)
 8001060:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001062:	089b      	lsrs	r3, r3, #2
 8001064:	3302      	adds	r3, #2
 8001066:	68fa      	ldr	r2, [r7, #12]
 8001068:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800106c:	683b      	ldr	r3, [r7, #0]
 800106e:	685b      	ldr	r3, [r3, #4]
 8001070:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001074:	2b00      	cmp	r3, #0
 8001076:	d006      	beq.n	8001086 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001078:	4b2d      	ldr	r3, [pc, #180]	; (8001130 <HAL_GPIO_Init+0x2d0>)
 800107a:	689a      	ldr	r2, [r3, #8]
 800107c:	492c      	ldr	r1, [pc, #176]	; (8001130 <HAL_GPIO_Init+0x2d0>)
 800107e:	69bb      	ldr	r3, [r7, #24]
 8001080:	4313      	orrs	r3, r2
 8001082:	608b      	str	r3, [r1, #8]
 8001084:	e006      	b.n	8001094 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001086:	4b2a      	ldr	r3, [pc, #168]	; (8001130 <HAL_GPIO_Init+0x2d0>)
 8001088:	689a      	ldr	r2, [r3, #8]
 800108a:	69bb      	ldr	r3, [r7, #24]
 800108c:	43db      	mvns	r3, r3
 800108e:	4928      	ldr	r1, [pc, #160]	; (8001130 <HAL_GPIO_Init+0x2d0>)
 8001090:	4013      	ands	r3, r2
 8001092:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001094:	683b      	ldr	r3, [r7, #0]
 8001096:	685b      	ldr	r3, [r3, #4]
 8001098:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800109c:	2b00      	cmp	r3, #0
 800109e:	d006      	beq.n	80010ae <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80010a0:	4b23      	ldr	r3, [pc, #140]	; (8001130 <HAL_GPIO_Init+0x2d0>)
 80010a2:	68da      	ldr	r2, [r3, #12]
 80010a4:	4922      	ldr	r1, [pc, #136]	; (8001130 <HAL_GPIO_Init+0x2d0>)
 80010a6:	69bb      	ldr	r3, [r7, #24]
 80010a8:	4313      	orrs	r3, r2
 80010aa:	60cb      	str	r3, [r1, #12]
 80010ac:	e006      	b.n	80010bc <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80010ae:	4b20      	ldr	r3, [pc, #128]	; (8001130 <HAL_GPIO_Init+0x2d0>)
 80010b0:	68da      	ldr	r2, [r3, #12]
 80010b2:	69bb      	ldr	r3, [r7, #24]
 80010b4:	43db      	mvns	r3, r3
 80010b6:	491e      	ldr	r1, [pc, #120]	; (8001130 <HAL_GPIO_Init+0x2d0>)
 80010b8:	4013      	ands	r3, r2
 80010ba:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80010bc:	683b      	ldr	r3, [r7, #0]
 80010be:	685b      	ldr	r3, [r3, #4]
 80010c0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d006      	beq.n	80010d6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80010c8:	4b19      	ldr	r3, [pc, #100]	; (8001130 <HAL_GPIO_Init+0x2d0>)
 80010ca:	685a      	ldr	r2, [r3, #4]
 80010cc:	4918      	ldr	r1, [pc, #96]	; (8001130 <HAL_GPIO_Init+0x2d0>)
 80010ce:	69bb      	ldr	r3, [r7, #24]
 80010d0:	4313      	orrs	r3, r2
 80010d2:	604b      	str	r3, [r1, #4]
 80010d4:	e006      	b.n	80010e4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80010d6:	4b16      	ldr	r3, [pc, #88]	; (8001130 <HAL_GPIO_Init+0x2d0>)
 80010d8:	685a      	ldr	r2, [r3, #4]
 80010da:	69bb      	ldr	r3, [r7, #24]
 80010dc:	43db      	mvns	r3, r3
 80010de:	4914      	ldr	r1, [pc, #80]	; (8001130 <HAL_GPIO_Init+0x2d0>)
 80010e0:	4013      	ands	r3, r2
 80010e2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80010e4:	683b      	ldr	r3, [r7, #0]
 80010e6:	685b      	ldr	r3, [r3, #4]
 80010e8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d021      	beq.n	8001134 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80010f0:	4b0f      	ldr	r3, [pc, #60]	; (8001130 <HAL_GPIO_Init+0x2d0>)
 80010f2:	681a      	ldr	r2, [r3, #0]
 80010f4:	490e      	ldr	r1, [pc, #56]	; (8001130 <HAL_GPIO_Init+0x2d0>)
 80010f6:	69bb      	ldr	r3, [r7, #24]
 80010f8:	4313      	orrs	r3, r2
 80010fa:	600b      	str	r3, [r1, #0]
 80010fc:	e021      	b.n	8001142 <HAL_GPIO_Init+0x2e2>
 80010fe:	bf00      	nop
 8001100:	10320000 	.word	0x10320000
 8001104:	10310000 	.word	0x10310000
 8001108:	10220000 	.word	0x10220000
 800110c:	10210000 	.word	0x10210000
 8001110:	10120000 	.word	0x10120000
 8001114:	10110000 	.word	0x10110000
 8001118:	40021000 	.word	0x40021000
 800111c:	40010000 	.word	0x40010000
 8001120:	40010800 	.word	0x40010800
 8001124:	40010c00 	.word	0x40010c00
 8001128:	40011000 	.word	0x40011000
 800112c:	40011400 	.word	0x40011400
 8001130:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001134:	4b0b      	ldr	r3, [pc, #44]	; (8001164 <HAL_GPIO_Init+0x304>)
 8001136:	681a      	ldr	r2, [r3, #0]
 8001138:	69bb      	ldr	r3, [r7, #24]
 800113a:	43db      	mvns	r3, r3
 800113c:	4909      	ldr	r1, [pc, #36]	; (8001164 <HAL_GPIO_Init+0x304>)
 800113e:	4013      	ands	r3, r2
 8001140:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001142:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001144:	3301      	adds	r3, #1
 8001146:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001148:	683b      	ldr	r3, [r7, #0]
 800114a:	681a      	ldr	r2, [r3, #0]
 800114c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800114e:	fa22 f303 	lsr.w	r3, r2, r3
 8001152:	2b00      	cmp	r3, #0
 8001154:	f47f ae8e 	bne.w	8000e74 <HAL_GPIO_Init+0x14>
  }
}
 8001158:	bf00      	nop
 800115a:	bf00      	nop
 800115c:	372c      	adds	r7, #44	; 0x2c
 800115e:	46bd      	mov	sp, r7
 8001160:	bc80      	pop	{r7}
 8001162:	4770      	bx	lr
 8001164:	40010400 	.word	0x40010400

08001168 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001168:	b480      	push	{r7}
 800116a:	b083      	sub	sp, #12
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]
 8001170:	460b      	mov	r3, r1
 8001172:	807b      	strh	r3, [r7, #2]
 8001174:	4613      	mov	r3, r2
 8001176:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001178:	787b      	ldrb	r3, [r7, #1]
 800117a:	2b00      	cmp	r3, #0
 800117c:	d003      	beq.n	8001186 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800117e:	887a      	ldrh	r2, [r7, #2]
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001184:	e003      	b.n	800118e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001186:	887b      	ldrh	r3, [r7, #2]
 8001188:	041a      	lsls	r2, r3, #16
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	611a      	str	r2, [r3, #16]
}
 800118e:	bf00      	nop
 8001190:	370c      	adds	r7, #12
 8001192:	46bd      	mov	sp, r7
 8001194:	bc80      	pop	{r7}
 8001196:	4770      	bx	lr

08001198 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b086      	sub	sp, #24
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d101      	bne.n	80011aa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80011a6:	2301      	movs	r3, #1
 80011a8:	e272      	b.n	8001690 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	f003 0301 	and.w	r3, r3, #1
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	f000 8087 	beq.w	80012c6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80011b8:	4b92      	ldr	r3, [pc, #584]	; (8001404 <HAL_RCC_OscConfig+0x26c>)
 80011ba:	685b      	ldr	r3, [r3, #4]
 80011bc:	f003 030c 	and.w	r3, r3, #12
 80011c0:	2b04      	cmp	r3, #4
 80011c2:	d00c      	beq.n	80011de <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80011c4:	4b8f      	ldr	r3, [pc, #572]	; (8001404 <HAL_RCC_OscConfig+0x26c>)
 80011c6:	685b      	ldr	r3, [r3, #4]
 80011c8:	f003 030c 	and.w	r3, r3, #12
 80011cc:	2b08      	cmp	r3, #8
 80011ce:	d112      	bne.n	80011f6 <HAL_RCC_OscConfig+0x5e>
 80011d0:	4b8c      	ldr	r3, [pc, #560]	; (8001404 <HAL_RCC_OscConfig+0x26c>)
 80011d2:	685b      	ldr	r3, [r3, #4]
 80011d4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80011d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80011dc:	d10b      	bne.n	80011f6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011de:	4b89      	ldr	r3, [pc, #548]	; (8001404 <HAL_RCC_OscConfig+0x26c>)
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d06c      	beq.n	80012c4 <HAL_RCC_OscConfig+0x12c>
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	685b      	ldr	r3, [r3, #4]
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d168      	bne.n	80012c4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80011f2:	2301      	movs	r3, #1
 80011f4:	e24c      	b.n	8001690 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	685b      	ldr	r3, [r3, #4]
 80011fa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80011fe:	d106      	bne.n	800120e <HAL_RCC_OscConfig+0x76>
 8001200:	4b80      	ldr	r3, [pc, #512]	; (8001404 <HAL_RCC_OscConfig+0x26c>)
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	4a7f      	ldr	r2, [pc, #508]	; (8001404 <HAL_RCC_OscConfig+0x26c>)
 8001206:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800120a:	6013      	str	r3, [r2, #0]
 800120c:	e02e      	b.n	800126c <HAL_RCC_OscConfig+0xd4>
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	685b      	ldr	r3, [r3, #4]
 8001212:	2b00      	cmp	r3, #0
 8001214:	d10c      	bne.n	8001230 <HAL_RCC_OscConfig+0x98>
 8001216:	4b7b      	ldr	r3, [pc, #492]	; (8001404 <HAL_RCC_OscConfig+0x26c>)
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	4a7a      	ldr	r2, [pc, #488]	; (8001404 <HAL_RCC_OscConfig+0x26c>)
 800121c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001220:	6013      	str	r3, [r2, #0]
 8001222:	4b78      	ldr	r3, [pc, #480]	; (8001404 <HAL_RCC_OscConfig+0x26c>)
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	4a77      	ldr	r2, [pc, #476]	; (8001404 <HAL_RCC_OscConfig+0x26c>)
 8001228:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800122c:	6013      	str	r3, [r2, #0]
 800122e:	e01d      	b.n	800126c <HAL_RCC_OscConfig+0xd4>
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	685b      	ldr	r3, [r3, #4]
 8001234:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001238:	d10c      	bne.n	8001254 <HAL_RCC_OscConfig+0xbc>
 800123a:	4b72      	ldr	r3, [pc, #456]	; (8001404 <HAL_RCC_OscConfig+0x26c>)
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	4a71      	ldr	r2, [pc, #452]	; (8001404 <HAL_RCC_OscConfig+0x26c>)
 8001240:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001244:	6013      	str	r3, [r2, #0]
 8001246:	4b6f      	ldr	r3, [pc, #444]	; (8001404 <HAL_RCC_OscConfig+0x26c>)
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	4a6e      	ldr	r2, [pc, #440]	; (8001404 <HAL_RCC_OscConfig+0x26c>)
 800124c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001250:	6013      	str	r3, [r2, #0]
 8001252:	e00b      	b.n	800126c <HAL_RCC_OscConfig+0xd4>
 8001254:	4b6b      	ldr	r3, [pc, #428]	; (8001404 <HAL_RCC_OscConfig+0x26c>)
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	4a6a      	ldr	r2, [pc, #424]	; (8001404 <HAL_RCC_OscConfig+0x26c>)
 800125a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800125e:	6013      	str	r3, [r2, #0]
 8001260:	4b68      	ldr	r3, [pc, #416]	; (8001404 <HAL_RCC_OscConfig+0x26c>)
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	4a67      	ldr	r2, [pc, #412]	; (8001404 <HAL_RCC_OscConfig+0x26c>)
 8001266:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800126a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	685b      	ldr	r3, [r3, #4]
 8001270:	2b00      	cmp	r3, #0
 8001272:	d013      	beq.n	800129c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001274:	f7ff fce2 	bl	8000c3c <HAL_GetTick>
 8001278:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800127a:	e008      	b.n	800128e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800127c:	f7ff fcde 	bl	8000c3c <HAL_GetTick>
 8001280:	4602      	mov	r2, r0
 8001282:	693b      	ldr	r3, [r7, #16]
 8001284:	1ad3      	subs	r3, r2, r3
 8001286:	2b64      	cmp	r3, #100	; 0x64
 8001288:	d901      	bls.n	800128e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800128a:	2303      	movs	r3, #3
 800128c:	e200      	b.n	8001690 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800128e:	4b5d      	ldr	r3, [pc, #372]	; (8001404 <HAL_RCC_OscConfig+0x26c>)
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001296:	2b00      	cmp	r3, #0
 8001298:	d0f0      	beq.n	800127c <HAL_RCC_OscConfig+0xe4>
 800129a:	e014      	b.n	80012c6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800129c:	f7ff fcce 	bl	8000c3c <HAL_GetTick>
 80012a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80012a2:	e008      	b.n	80012b6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80012a4:	f7ff fcca 	bl	8000c3c <HAL_GetTick>
 80012a8:	4602      	mov	r2, r0
 80012aa:	693b      	ldr	r3, [r7, #16]
 80012ac:	1ad3      	subs	r3, r2, r3
 80012ae:	2b64      	cmp	r3, #100	; 0x64
 80012b0:	d901      	bls.n	80012b6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80012b2:	2303      	movs	r3, #3
 80012b4:	e1ec      	b.n	8001690 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80012b6:	4b53      	ldr	r3, [pc, #332]	; (8001404 <HAL_RCC_OscConfig+0x26c>)
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d1f0      	bne.n	80012a4 <HAL_RCC_OscConfig+0x10c>
 80012c2:	e000      	b.n	80012c6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80012c4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	f003 0302 	and.w	r3, r3, #2
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d063      	beq.n	800139a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80012d2:	4b4c      	ldr	r3, [pc, #304]	; (8001404 <HAL_RCC_OscConfig+0x26c>)
 80012d4:	685b      	ldr	r3, [r3, #4]
 80012d6:	f003 030c 	and.w	r3, r3, #12
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d00b      	beq.n	80012f6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80012de:	4b49      	ldr	r3, [pc, #292]	; (8001404 <HAL_RCC_OscConfig+0x26c>)
 80012e0:	685b      	ldr	r3, [r3, #4]
 80012e2:	f003 030c 	and.w	r3, r3, #12
 80012e6:	2b08      	cmp	r3, #8
 80012e8:	d11c      	bne.n	8001324 <HAL_RCC_OscConfig+0x18c>
 80012ea:	4b46      	ldr	r3, [pc, #280]	; (8001404 <HAL_RCC_OscConfig+0x26c>)
 80012ec:	685b      	ldr	r3, [r3, #4]
 80012ee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d116      	bne.n	8001324 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80012f6:	4b43      	ldr	r3, [pc, #268]	; (8001404 <HAL_RCC_OscConfig+0x26c>)
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	f003 0302 	and.w	r3, r3, #2
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d005      	beq.n	800130e <HAL_RCC_OscConfig+0x176>
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	691b      	ldr	r3, [r3, #16]
 8001306:	2b01      	cmp	r3, #1
 8001308:	d001      	beq.n	800130e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800130a:	2301      	movs	r3, #1
 800130c:	e1c0      	b.n	8001690 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800130e:	4b3d      	ldr	r3, [pc, #244]	; (8001404 <HAL_RCC_OscConfig+0x26c>)
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	695b      	ldr	r3, [r3, #20]
 800131a:	00db      	lsls	r3, r3, #3
 800131c:	4939      	ldr	r1, [pc, #228]	; (8001404 <HAL_RCC_OscConfig+0x26c>)
 800131e:	4313      	orrs	r3, r2
 8001320:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001322:	e03a      	b.n	800139a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	691b      	ldr	r3, [r3, #16]
 8001328:	2b00      	cmp	r3, #0
 800132a:	d020      	beq.n	800136e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800132c:	4b36      	ldr	r3, [pc, #216]	; (8001408 <HAL_RCC_OscConfig+0x270>)
 800132e:	2201      	movs	r2, #1
 8001330:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001332:	f7ff fc83 	bl	8000c3c <HAL_GetTick>
 8001336:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001338:	e008      	b.n	800134c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800133a:	f7ff fc7f 	bl	8000c3c <HAL_GetTick>
 800133e:	4602      	mov	r2, r0
 8001340:	693b      	ldr	r3, [r7, #16]
 8001342:	1ad3      	subs	r3, r2, r3
 8001344:	2b02      	cmp	r3, #2
 8001346:	d901      	bls.n	800134c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001348:	2303      	movs	r3, #3
 800134a:	e1a1      	b.n	8001690 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800134c:	4b2d      	ldr	r3, [pc, #180]	; (8001404 <HAL_RCC_OscConfig+0x26c>)
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	f003 0302 	and.w	r3, r3, #2
 8001354:	2b00      	cmp	r3, #0
 8001356:	d0f0      	beq.n	800133a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001358:	4b2a      	ldr	r3, [pc, #168]	; (8001404 <HAL_RCC_OscConfig+0x26c>)
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	695b      	ldr	r3, [r3, #20]
 8001364:	00db      	lsls	r3, r3, #3
 8001366:	4927      	ldr	r1, [pc, #156]	; (8001404 <HAL_RCC_OscConfig+0x26c>)
 8001368:	4313      	orrs	r3, r2
 800136a:	600b      	str	r3, [r1, #0]
 800136c:	e015      	b.n	800139a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800136e:	4b26      	ldr	r3, [pc, #152]	; (8001408 <HAL_RCC_OscConfig+0x270>)
 8001370:	2200      	movs	r2, #0
 8001372:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001374:	f7ff fc62 	bl	8000c3c <HAL_GetTick>
 8001378:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800137a:	e008      	b.n	800138e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800137c:	f7ff fc5e 	bl	8000c3c <HAL_GetTick>
 8001380:	4602      	mov	r2, r0
 8001382:	693b      	ldr	r3, [r7, #16]
 8001384:	1ad3      	subs	r3, r2, r3
 8001386:	2b02      	cmp	r3, #2
 8001388:	d901      	bls.n	800138e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800138a:	2303      	movs	r3, #3
 800138c:	e180      	b.n	8001690 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800138e:	4b1d      	ldr	r3, [pc, #116]	; (8001404 <HAL_RCC_OscConfig+0x26c>)
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	f003 0302 	and.w	r3, r3, #2
 8001396:	2b00      	cmp	r3, #0
 8001398:	d1f0      	bne.n	800137c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	f003 0308 	and.w	r3, r3, #8
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d03a      	beq.n	800141c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	699b      	ldr	r3, [r3, #24]
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d019      	beq.n	80013e2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80013ae:	4b17      	ldr	r3, [pc, #92]	; (800140c <HAL_RCC_OscConfig+0x274>)
 80013b0:	2201      	movs	r2, #1
 80013b2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80013b4:	f7ff fc42 	bl	8000c3c <HAL_GetTick>
 80013b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80013ba:	e008      	b.n	80013ce <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80013bc:	f7ff fc3e 	bl	8000c3c <HAL_GetTick>
 80013c0:	4602      	mov	r2, r0
 80013c2:	693b      	ldr	r3, [r7, #16]
 80013c4:	1ad3      	subs	r3, r2, r3
 80013c6:	2b02      	cmp	r3, #2
 80013c8:	d901      	bls.n	80013ce <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80013ca:	2303      	movs	r3, #3
 80013cc:	e160      	b.n	8001690 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80013ce:	4b0d      	ldr	r3, [pc, #52]	; (8001404 <HAL_RCC_OscConfig+0x26c>)
 80013d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013d2:	f003 0302 	and.w	r3, r3, #2
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d0f0      	beq.n	80013bc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80013da:	2001      	movs	r0, #1
 80013dc:	f000 fa9c 	bl	8001918 <RCC_Delay>
 80013e0:	e01c      	b.n	800141c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80013e2:	4b0a      	ldr	r3, [pc, #40]	; (800140c <HAL_RCC_OscConfig+0x274>)
 80013e4:	2200      	movs	r2, #0
 80013e6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80013e8:	f7ff fc28 	bl	8000c3c <HAL_GetTick>
 80013ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80013ee:	e00f      	b.n	8001410 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80013f0:	f7ff fc24 	bl	8000c3c <HAL_GetTick>
 80013f4:	4602      	mov	r2, r0
 80013f6:	693b      	ldr	r3, [r7, #16]
 80013f8:	1ad3      	subs	r3, r2, r3
 80013fa:	2b02      	cmp	r3, #2
 80013fc:	d908      	bls.n	8001410 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80013fe:	2303      	movs	r3, #3
 8001400:	e146      	b.n	8001690 <HAL_RCC_OscConfig+0x4f8>
 8001402:	bf00      	nop
 8001404:	40021000 	.word	0x40021000
 8001408:	42420000 	.word	0x42420000
 800140c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001410:	4b92      	ldr	r3, [pc, #584]	; (800165c <HAL_RCC_OscConfig+0x4c4>)
 8001412:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001414:	f003 0302 	and.w	r3, r3, #2
 8001418:	2b00      	cmp	r3, #0
 800141a:	d1e9      	bne.n	80013f0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	f003 0304 	and.w	r3, r3, #4
 8001424:	2b00      	cmp	r3, #0
 8001426:	f000 80a6 	beq.w	8001576 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800142a:	2300      	movs	r3, #0
 800142c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800142e:	4b8b      	ldr	r3, [pc, #556]	; (800165c <HAL_RCC_OscConfig+0x4c4>)
 8001430:	69db      	ldr	r3, [r3, #28]
 8001432:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001436:	2b00      	cmp	r3, #0
 8001438:	d10d      	bne.n	8001456 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800143a:	4b88      	ldr	r3, [pc, #544]	; (800165c <HAL_RCC_OscConfig+0x4c4>)
 800143c:	69db      	ldr	r3, [r3, #28]
 800143e:	4a87      	ldr	r2, [pc, #540]	; (800165c <HAL_RCC_OscConfig+0x4c4>)
 8001440:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001444:	61d3      	str	r3, [r2, #28]
 8001446:	4b85      	ldr	r3, [pc, #532]	; (800165c <HAL_RCC_OscConfig+0x4c4>)
 8001448:	69db      	ldr	r3, [r3, #28]
 800144a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800144e:	60bb      	str	r3, [r7, #8]
 8001450:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001452:	2301      	movs	r3, #1
 8001454:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001456:	4b82      	ldr	r3, [pc, #520]	; (8001660 <HAL_RCC_OscConfig+0x4c8>)
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800145e:	2b00      	cmp	r3, #0
 8001460:	d118      	bne.n	8001494 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001462:	4b7f      	ldr	r3, [pc, #508]	; (8001660 <HAL_RCC_OscConfig+0x4c8>)
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	4a7e      	ldr	r2, [pc, #504]	; (8001660 <HAL_RCC_OscConfig+0x4c8>)
 8001468:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800146c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800146e:	f7ff fbe5 	bl	8000c3c <HAL_GetTick>
 8001472:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001474:	e008      	b.n	8001488 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001476:	f7ff fbe1 	bl	8000c3c <HAL_GetTick>
 800147a:	4602      	mov	r2, r0
 800147c:	693b      	ldr	r3, [r7, #16]
 800147e:	1ad3      	subs	r3, r2, r3
 8001480:	2b64      	cmp	r3, #100	; 0x64
 8001482:	d901      	bls.n	8001488 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001484:	2303      	movs	r3, #3
 8001486:	e103      	b.n	8001690 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001488:	4b75      	ldr	r3, [pc, #468]	; (8001660 <HAL_RCC_OscConfig+0x4c8>)
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001490:	2b00      	cmp	r3, #0
 8001492:	d0f0      	beq.n	8001476 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	68db      	ldr	r3, [r3, #12]
 8001498:	2b01      	cmp	r3, #1
 800149a:	d106      	bne.n	80014aa <HAL_RCC_OscConfig+0x312>
 800149c:	4b6f      	ldr	r3, [pc, #444]	; (800165c <HAL_RCC_OscConfig+0x4c4>)
 800149e:	6a1b      	ldr	r3, [r3, #32]
 80014a0:	4a6e      	ldr	r2, [pc, #440]	; (800165c <HAL_RCC_OscConfig+0x4c4>)
 80014a2:	f043 0301 	orr.w	r3, r3, #1
 80014a6:	6213      	str	r3, [r2, #32]
 80014a8:	e02d      	b.n	8001506 <HAL_RCC_OscConfig+0x36e>
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	68db      	ldr	r3, [r3, #12]
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d10c      	bne.n	80014cc <HAL_RCC_OscConfig+0x334>
 80014b2:	4b6a      	ldr	r3, [pc, #424]	; (800165c <HAL_RCC_OscConfig+0x4c4>)
 80014b4:	6a1b      	ldr	r3, [r3, #32]
 80014b6:	4a69      	ldr	r2, [pc, #420]	; (800165c <HAL_RCC_OscConfig+0x4c4>)
 80014b8:	f023 0301 	bic.w	r3, r3, #1
 80014bc:	6213      	str	r3, [r2, #32]
 80014be:	4b67      	ldr	r3, [pc, #412]	; (800165c <HAL_RCC_OscConfig+0x4c4>)
 80014c0:	6a1b      	ldr	r3, [r3, #32]
 80014c2:	4a66      	ldr	r2, [pc, #408]	; (800165c <HAL_RCC_OscConfig+0x4c4>)
 80014c4:	f023 0304 	bic.w	r3, r3, #4
 80014c8:	6213      	str	r3, [r2, #32]
 80014ca:	e01c      	b.n	8001506 <HAL_RCC_OscConfig+0x36e>
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	68db      	ldr	r3, [r3, #12]
 80014d0:	2b05      	cmp	r3, #5
 80014d2:	d10c      	bne.n	80014ee <HAL_RCC_OscConfig+0x356>
 80014d4:	4b61      	ldr	r3, [pc, #388]	; (800165c <HAL_RCC_OscConfig+0x4c4>)
 80014d6:	6a1b      	ldr	r3, [r3, #32]
 80014d8:	4a60      	ldr	r2, [pc, #384]	; (800165c <HAL_RCC_OscConfig+0x4c4>)
 80014da:	f043 0304 	orr.w	r3, r3, #4
 80014de:	6213      	str	r3, [r2, #32]
 80014e0:	4b5e      	ldr	r3, [pc, #376]	; (800165c <HAL_RCC_OscConfig+0x4c4>)
 80014e2:	6a1b      	ldr	r3, [r3, #32]
 80014e4:	4a5d      	ldr	r2, [pc, #372]	; (800165c <HAL_RCC_OscConfig+0x4c4>)
 80014e6:	f043 0301 	orr.w	r3, r3, #1
 80014ea:	6213      	str	r3, [r2, #32]
 80014ec:	e00b      	b.n	8001506 <HAL_RCC_OscConfig+0x36e>
 80014ee:	4b5b      	ldr	r3, [pc, #364]	; (800165c <HAL_RCC_OscConfig+0x4c4>)
 80014f0:	6a1b      	ldr	r3, [r3, #32]
 80014f2:	4a5a      	ldr	r2, [pc, #360]	; (800165c <HAL_RCC_OscConfig+0x4c4>)
 80014f4:	f023 0301 	bic.w	r3, r3, #1
 80014f8:	6213      	str	r3, [r2, #32]
 80014fa:	4b58      	ldr	r3, [pc, #352]	; (800165c <HAL_RCC_OscConfig+0x4c4>)
 80014fc:	6a1b      	ldr	r3, [r3, #32]
 80014fe:	4a57      	ldr	r2, [pc, #348]	; (800165c <HAL_RCC_OscConfig+0x4c4>)
 8001500:	f023 0304 	bic.w	r3, r3, #4
 8001504:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	68db      	ldr	r3, [r3, #12]
 800150a:	2b00      	cmp	r3, #0
 800150c:	d015      	beq.n	800153a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800150e:	f7ff fb95 	bl	8000c3c <HAL_GetTick>
 8001512:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001514:	e00a      	b.n	800152c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001516:	f7ff fb91 	bl	8000c3c <HAL_GetTick>
 800151a:	4602      	mov	r2, r0
 800151c:	693b      	ldr	r3, [r7, #16]
 800151e:	1ad3      	subs	r3, r2, r3
 8001520:	f241 3288 	movw	r2, #5000	; 0x1388
 8001524:	4293      	cmp	r3, r2
 8001526:	d901      	bls.n	800152c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001528:	2303      	movs	r3, #3
 800152a:	e0b1      	b.n	8001690 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800152c:	4b4b      	ldr	r3, [pc, #300]	; (800165c <HAL_RCC_OscConfig+0x4c4>)
 800152e:	6a1b      	ldr	r3, [r3, #32]
 8001530:	f003 0302 	and.w	r3, r3, #2
 8001534:	2b00      	cmp	r3, #0
 8001536:	d0ee      	beq.n	8001516 <HAL_RCC_OscConfig+0x37e>
 8001538:	e014      	b.n	8001564 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800153a:	f7ff fb7f 	bl	8000c3c <HAL_GetTick>
 800153e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001540:	e00a      	b.n	8001558 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001542:	f7ff fb7b 	bl	8000c3c <HAL_GetTick>
 8001546:	4602      	mov	r2, r0
 8001548:	693b      	ldr	r3, [r7, #16]
 800154a:	1ad3      	subs	r3, r2, r3
 800154c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001550:	4293      	cmp	r3, r2
 8001552:	d901      	bls.n	8001558 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001554:	2303      	movs	r3, #3
 8001556:	e09b      	b.n	8001690 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001558:	4b40      	ldr	r3, [pc, #256]	; (800165c <HAL_RCC_OscConfig+0x4c4>)
 800155a:	6a1b      	ldr	r3, [r3, #32]
 800155c:	f003 0302 	and.w	r3, r3, #2
 8001560:	2b00      	cmp	r3, #0
 8001562:	d1ee      	bne.n	8001542 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001564:	7dfb      	ldrb	r3, [r7, #23]
 8001566:	2b01      	cmp	r3, #1
 8001568:	d105      	bne.n	8001576 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800156a:	4b3c      	ldr	r3, [pc, #240]	; (800165c <HAL_RCC_OscConfig+0x4c4>)
 800156c:	69db      	ldr	r3, [r3, #28]
 800156e:	4a3b      	ldr	r2, [pc, #236]	; (800165c <HAL_RCC_OscConfig+0x4c4>)
 8001570:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001574:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	69db      	ldr	r3, [r3, #28]
 800157a:	2b00      	cmp	r3, #0
 800157c:	f000 8087 	beq.w	800168e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001580:	4b36      	ldr	r3, [pc, #216]	; (800165c <HAL_RCC_OscConfig+0x4c4>)
 8001582:	685b      	ldr	r3, [r3, #4]
 8001584:	f003 030c 	and.w	r3, r3, #12
 8001588:	2b08      	cmp	r3, #8
 800158a:	d061      	beq.n	8001650 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	69db      	ldr	r3, [r3, #28]
 8001590:	2b02      	cmp	r3, #2
 8001592:	d146      	bne.n	8001622 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001594:	4b33      	ldr	r3, [pc, #204]	; (8001664 <HAL_RCC_OscConfig+0x4cc>)
 8001596:	2200      	movs	r2, #0
 8001598:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800159a:	f7ff fb4f 	bl	8000c3c <HAL_GetTick>
 800159e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80015a0:	e008      	b.n	80015b4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80015a2:	f7ff fb4b 	bl	8000c3c <HAL_GetTick>
 80015a6:	4602      	mov	r2, r0
 80015a8:	693b      	ldr	r3, [r7, #16]
 80015aa:	1ad3      	subs	r3, r2, r3
 80015ac:	2b02      	cmp	r3, #2
 80015ae:	d901      	bls.n	80015b4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80015b0:	2303      	movs	r3, #3
 80015b2:	e06d      	b.n	8001690 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80015b4:	4b29      	ldr	r3, [pc, #164]	; (800165c <HAL_RCC_OscConfig+0x4c4>)
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d1f0      	bne.n	80015a2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	6a1b      	ldr	r3, [r3, #32]
 80015c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80015c8:	d108      	bne.n	80015dc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80015ca:	4b24      	ldr	r3, [pc, #144]	; (800165c <HAL_RCC_OscConfig+0x4c4>)
 80015cc:	685b      	ldr	r3, [r3, #4]
 80015ce:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	689b      	ldr	r3, [r3, #8]
 80015d6:	4921      	ldr	r1, [pc, #132]	; (800165c <HAL_RCC_OscConfig+0x4c4>)
 80015d8:	4313      	orrs	r3, r2
 80015da:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80015dc:	4b1f      	ldr	r3, [pc, #124]	; (800165c <HAL_RCC_OscConfig+0x4c4>)
 80015de:	685b      	ldr	r3, [r3, #4]
 80015e0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	6a19      	ldr	r1, [r3, #32]
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015ec:	430b      	orrs	r3, r1
 80015ee:	491b      	ldr	r1, [pc, #108]	; (800165c <HAL_RCC_OscConfig+0x4c4>)
 80015f0:	4313      	orrs	r3, r2
 80015f2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80015f4:	4b1b      	ldr	r3, [pc, #108]	; (8001664 <HAL_RCC_OscConfig+0x4cc>)
 80015f6:	2201      	movs	r2, #1
 80015f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015fa:	f7ff fb1f 	bl	8000c3c <HAL_GetTick>
 80015fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001600:	e008      	b.n	8001614 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001602:	f7ff fb1b 	bl	8000c3c <HAL_GetTick>
 8001606:	4602      	mov	r2, r0
 8001608:	693b      	ldr	r3, [r7, #16]
 800160a:	1ad3      	subs	r3, r2, r3
 800160c:	2b02      	cmp	r3, #2
 800160e:	d901      	bls.n	8001614 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001610:	2303      	movs	r3, #3
 8001612:	e03d      	b.n	8001690 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001614:	4b11      	ldr	r3, [pc, #68]	; (800165c <HAL_RCC_OscConfig+0x4c4>)
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800161c:	2b00      	cmp	r3, #0
 800161e:	d0f0      	beq.n	8001602 <HAL_RCC_OscConfig+0x46a>
 8001620:	e035      	b.n	800168e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001622:	4b10      	ldr	r3, [pc, #64]	; (8001664 <HAL_RCC_OscConfig+0x4cc>)
 8001624:	2200      	movs	r2, #0
 8001626:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001628:	f7ff fb08 	bl	8000c3c <HAL_GetTick>
 800162c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800162e:	e008      	b.n	8001642 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001630:	f7ff fb04 	bl	8000c3c <HAL_GetTick>
 8001634:	4602      	mov	r2, r0
 8001636:	693b      	ldr	r3, [r7, #16]
 8001638:	1ad3      	subs	r3, r2, r3
 800163a:	2b02      	cmp	r3, #2
 800163c:	d901      	bls.n	8001642 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800163e:	2303      	movs	r3, #3
 8001640:	e026      	b.n	8001690 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001642:	4b06      	ldr	r3, [pc, #24]	; (800165c <HAL_RCC_OscConfig+0x4c4>)
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800164a:	2b00      	cmp	r3, #0
 800164c:	d1f0      	bne.n	8001630 <HAL_RCC_OscConfig+0x498>
 800164e:	e01e      	b.n	800168e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	69db      	ldr	r3, [r3, #28]
 8001654:	2b01      	cmp	r3, #1
 8001656:	d107      	bne.n	8001668 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001658:	2301      	movs	r3, #1
 800165a:	e019      	b.n	8001690 <HAL_RCC_OscConfig+0x4f8>
 800165c:	40021000 	.word	0x40021000
 8001660:	40007000 	.word	0x40007000
 8001664:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001668:	4b0b      	ldr	r3, [pc, #44]	; (8001698 <HAL_RCC_OscConfig+0x500>)
 800166a:	685b      	ldr	r3, [r3, #4]
 800166c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800166e:	68fb      	ldr	r3, [r7, #12]
 8001670:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	6a1b      	ldr	r3, [r3, #32]
 8001678:	429a      	cmp	r2, r3
 800167a:	d106      	bne.n	800168a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001686:	429a      	cmp	r2, r3
 8001688:	d001      	beq.n	800168e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800168a:	2301      	movs	r3, #1
 800168c:	e000      	b.n	8001690 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800168e:	2300      	movs	r3, #0
}
 8001690:	4618      	mov	r0, r3
 8001692:	3718      	adds	r7, #24
 8001694:	46bd      	mov	sp, r7
 8001696:	bd80      	pop	{r7, pc}
 8001698:	40021000 	.word	0x40021000

0800169c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	b084      	sub	sp, #16
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]
 80016a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d101      	bne.n	80016b0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80016ac:	2301      	movs	r3, #1
 80016ae:	e0d0      	b.n	8001852 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80016b0:	4b6a      	ldr	r3, [pc, #424]	; (800185c <HAL_RCC_ClockConfig+0x1c0>)
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	f003 0307 	and.w	r3, r3, #7
 80016b8:	683a      	ldr	r2, [r7, #0]
 80016ba:	429a      	cmp	r2, r3
 80016bc:	d910      	bls.n	80016e0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80016be:	4b67      	ldr	r3, [pc, #412]	; (800185c <HAL_RCC_ClockConfig+0x1c0>)
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	f023 0207 	bic.w	r2, r3, #7
 80016c6:	4965      	ldr	r1, [pc, #404]	; (800185c <HAL_RCC_ClockConfig+0x1c0>)
 80016c8:	683b      	ldr	r3, [r7, #0]
 80016ca:	4313      	orrs	r3, r2
 80016cc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80016ce:	4b63      	ldr	r3, [pc, #396]	; (800185c <HAL_RCC_ClockConfig+0x1c0>)
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	f003 0307 	and.w	r3, r3, #7
 80016d6:	683a      	ldr	r2, [r7, #0]
 80016d8:	429a      	cmp	r2, r3
 80016da:	d001      	beq.n	80016e0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80016dc:	2301      	movs	r3, #1
 80016de:	e0b8      	b.n	8001852 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	f003 0302 	and.w	r3, r3, #2
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d020      	beq.n	800172e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	f003 0304 	and.w	r3, r3, #4
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d005      	beq.n	8001704 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80016f8:	4b59      	ldr	r3, [pc, #356]	; (8001860 <HAL_RCC_ClockConfig+0x1c4>)
 80016fa:	685b      	ldr	r3, [r3, #4]
 80016fc:	4a58      	ldr	r2, [pc, #352]	; (8001860 <HAL_RCC_ClockConfig+0x1c4>)
 80016fe:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001702:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	f003 0308 	and.w	r3, r3, #8
 800170c:	2b00      	cmp	r3, #0
 800170e:	d005      	beq.n	800171c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001710:	4b53      	ldr	r3, [pc, #332]	; (8001860 <HAL_RCC_ClockConfig+0x1c4>)
 8001712:	685b      	ldr	r3, [r3, #4]
 8001714:	4a52      	ldr	r2, [pc, #328]	; (8001860 <HAL_RCC_ClockConfig+0x1c4>)
 8001716:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800171a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800171c:	4b50      	ldr	r3, [pc, #320]	; (8001860 <HAL_RCC_ClockConfig+0x1c4>)
 800171e:	685b      	ldr	r3, [r3, #4]
 8001720:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	689b      	ldr	r3, [r3, #8]
 8001728:	494d      	ldr	r1, [pc, #308]	; (8001860 <HAL_RCC_ClockConfig+0x1c4>)
 800172a:	4313      	orrs	r3, r2
 800172c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	f003 0301 	and.w	r3, r3, #1
 8001736:	2b00      	cmp	r3, #0
 8001738:	d040      	beq.n	80017bc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	685b      	ldr	r3, [r3, #4]
 800173e:	2b01      	cmp	r3, #1
 8001740:	d107      	bne.n	8001752 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001742:	4b47      	ldr	r3, [pc, #284]	; (8001860 <HAL_RCC_ClockConfig+0x1c4>)
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800174a:	2b00      	cmp	r3, #0
 800174c:	d115      	bne.n	800177a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800174e:	2301      	movs	r3, #1
 8001750:	e07f      	b.n	8001852 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	685b      	ldr	r3, [r3, #4]
 8001756:	2b02      	cmp	r3, #2
 8001758:	d107      	bne.n	800176a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800175a:	4b41      	ldr	r3, [pc, #260]	; (8001860 <HAL_RCC_ClockConfig+0x1c4>)
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001762:	2b00      	cmp	r3, #0
 8001764:	d109      	bne.n	800177a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001766:	2301      	movs	r3, #1
 8001768:	e073      	b.n	8001852 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800176a:	4b3d      	ldr	r3, [pc, #244]	; (8001860 <HAL_RCC_ClockConfig+0x1c4>)
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	f003 0302 	and.w	r3, r3, #2
 8001772:	2b00      	cmp	r3, #0
 8001774:	d101      	bne.n	800177a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001776:	2301      	movs	r3, #1
 8001778:	e06b      	b.n	8001852 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800177a:	4b39      	ldr	r3, [pc, #228]	; (8001860 <HAL_RCC_ClockConfig+0x1c4>)
 800177c:	685b      	ldr	r3, [r3, #4]
 800177e:	f023 0203 	bic.w	r2, r3, #3
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	685b      	ldr	r3, [r3, #4]
 8001786:	4936      	ldr	r1, [pc, #216]	; (8001860 <HAL_RCC_ClockConfig+0x1c4>)
 8001788:	4313      	orrs	r3, r2
 800178a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800178c:	f7ff fa56 	bl	8000c3c <HAL_GetTick>
 8001790:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001792:	e00a      	b.n	80017aa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001794:	f7ff fa52 	bl	8000c3c <HAL_GetTick>
 8001798:	4602      	mov	r2, r0
 800179a:	68fb      	ldr	r3, [r7, #12]
 800179c:	1ad3      	subs	r3, r2, r3
 800179e:	f241 3288 	movw	r2, #5000	; 0x1388
 80017a2:	4293      	cmp	r3, r2
 80017a4:	d901      	bls.n	80017aa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80017a6:	2303      	movs	r3, #3
 80017a8:	e053      	b.n	8001852 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80017aa:	4b2d      	ldr	r3, [pc, #180]	; (8001860 <HAL_RCC_ClockConfig+0x1c4>)
 80017ac:	685b      	ldr	r3, [r3, #4]
 80017ae:	f003 020c 	and.w	r2, r3, #12
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	685b      	ldr	r3, [r3, #4]
 80017b6:	009b      	lsls	r3, r3, #2
 80017b8:	429a      	cmp	r2, r3
 80017ba:	d1eb      	bne.n	8001794 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80017bc:	4b27      	ldr	r3, [pc, #156]	; (800185c <HAL_RCC_ClockConfig+0x1c0>)
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	f003 0307 	and.w	r3, r3, #7
 80017c4:	683a      	ldr	r2, [r7, #0]
 80017c6:	429a      	cmp	r2, r3
 80017c8:	d210      	bcs.n	80017ec <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017ca:	4b24      	ldr	r3, [pc, #144]	; (800185c <HAL_RCC_ClockConfig+0x1c0>)
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	f023 0207 	bic.w	r2, r3, #7
 80017d2:	4922      	ldr	r1, [pc, #136]	; (800185c <HAL_RCC_ClockConfig+0x1c0>)
 80017d4:	683b      	ldr	r3, [r7, #0]
 80017d6:	4313      	orrs	r3, r2
 80017d8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80017da:	4b20      	ldr	r3, [pc, #128]	; (800185c <HAL_RCC_ClockConfig+0x1c0>)
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	f003 0307 	and.w	r3, r3, #7
 80017e2:	683a      	ldr	r2, [r7, #0]
 80017e4:	429a      	cmp	r2, r3
 80017e6:	d001      	beq.n	80017ec <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80017e8:	2301      	movs	r3, #1
 80017ea:	e032      	b.n	8001852 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	f003 0304 	and.w	r3, r3, #4
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d008      	beq.n	800180a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80017f8:	4b19      	ldr	r3, [pc, #100]	; (8001860 <HAL_RCC_ClockConfig+0x1c4>)
 80017fa:	685b      	ldr	r3, [r3, #4]
 80017fc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	68db      	ldr	r3, [r3, #12]
 8001804:	4916      	ldr	r1, [pc, #88]	; (8001860 <HAL_RCC_ClockConfig+0x1c4>)
 8001806:	4313      	orrs	r3, r2
 8001808:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	f003 0308 	and.w	r3, r3, #8
 8001812:	2b00      	cmp	r3, #0
 8001814:	d009      	beq.n	800182a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001816:	4b12      	ldr	r3, [pc, #72]	; (8001860 <HAL_RCC_ClockConfig+0x1c4>)
 8001818:	685b      	ldr	r3, [r3, #4]
 800181a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	691b      	ldr	r3, [r3, #16]
 8001822:	00db      	lsls	r3, r3, #3
 8001824:	490e      	ldr	r1, [pc, #56]	; (8001860 <HAL_RCC_ClockConfig+0x1c4>)
 8001826:	4313      	orrs	r3, r2
 8001828:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800182a:	f000 f821 	bl	8001870 <HAL_RCC_GetSysClockFreq>
 800182e:	4602      	mov	r2, r0
 8001830:	4b0b      	ldr	r3, [pc, #44]	; (8001860 <HAL_RCC_ClockConfig+0x1c4>)
 8001832:	685b      	ldr	r3, [r3, #4]
 8001834:	091b      	lsrs	r3, r3, #4
 8001836:	f003 030f 	and.w	r3, r3, #15
 800183a:	490a      	ldr	r1, [pc, #40]	; (8001864 <HAL_RCC_ClockConfig+0x1c8>)
 800183c:	5ccb      	ldrb	r3, [r1, r3]
 800183e:	fa22 f303 	lsr.w	r3, r2, r3
 8001842:	4a09      	ldr	r2, [pc, #36]	; (8001868 <HAL_RCC_ClockConfig+0x1cc>)
 8001844:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001846:	4b09      	ldr	r3, [pc, #36]	; (800186c <HAL_RCC_ClockConfig+0x1d0>)
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	4618      	mov	r0, r3
 800184c:	f7ff f9b4 	bl	8000bb8 <HAL_InitTick>

  return HAL_OK;
 8001850:	2300      	movs	r3, #0
}
 8001852:	4618      	mov	r0, r3
 8001854:	3710      	adds	r7, #16
 8001856:	46bd      	mov	sp, r7
 8001858:	bd80      	pop	{r7, pc}
 800185a:	bf00      	nop
 800185c:	40022000 	.word	0x40022000
 8001860:	40021000 	.word	0x40021000
 8001864:	08004dc4 	.word	0x08004dc4
 8001868:	20000000 	.word	0x20000000
 800186c:	20000004 	.word	0x20000004

08001870 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001870:	b480      	push	{r7}
 8001872:	b087      	sub	sp, #28
 8001874:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001876:	2300      	movs	r3, #0
 8001878:	60fb      	str	r3, [r7, #12]
 800187a:	2300      	movs	r3, #0
 800187c:	60bb      	str	r3, [r7, #8]
 800187e:	2300      	movs	r3, #0
 8001880:	617b      	str	r3, [r7, #20]
 8001882:	2300      	movs	r3, #0
 8001884:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001886:	2300      	movs	r3, #0
 8001888:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800188a:	4b1e      	ldr	r3, [pc, #120]	; (8001904 <HAL_RCC_GetSysClockFreq+0x94>)
 800188c:	685b      	ldr	r3, [r3, #4]
 800188e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	f003 030c 	and.w	r3, r3, #12
 8001896:	2b04      	cmp	r3, #4
 8001898:	d002      	beq.n	80018a0 <HAL_RCC_GetSysClockFreq+0x30>
 800189a:	2b08      	cmp	r3, #8
 800189c:	d003      	beq.n	80018a6 <HAL_RCC_GetSysClockFreq+0x36>
 800189e:	e027      	b.n	80018f0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80018a0:	4b19      	ldr	r3, [pc, #100]	; (8001908 <HAL_RCC_GetSysClockFreq+0x98>)
 80018a2:	613b      	str	r3, [r7, #16]
      break;
 80018a4:	e027      	b.n	80018f6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80018a6:	68fb      	ldr	r3, [r7, #12]
 80018a8:	0c9b      	lsrs	r3, r3, #18
 80018aa:	f003 030f 	and.w	r3, r3, #15
 80018ae:	4a17      	ldr	r2, [pc, #92]	; (800190c <HAL_RCC_GetSysClockFreq+0x9c>)
 80018b0:	5cd3      	ldrb	r3, [r2, r3]
 80018b2:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80018b4:	68fb      	ldr	r3, [r7, #12]
 80018b6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d010      	beq.n	80018e0 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80018be:	4b11      	ldr	r3, [pc, #68]	; (8001904 <HAL_RCC_GetSysClockFreq+0x94>)
 80018c0:	685b      	ldr	r3, [r3, #4]
 80018c2:	0c5b      	lsrs	r3, r3, #17
 80018c4:	f003 0301 	and.w	r3, r3, #1
 80018c8:	4a11      	ldr	r2, [pc, #68]	; (8001910 <HAL_RCC_GetSysClockFreq+0xa0>)
 80018ca:	5cd3      	ldrb	r3, [r2, r3]
 80018cc:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	4a0d      	ldr	r2, [pc, #52]	; (8001908 <HAL_RCC_GetSysClockFreq+0x98>)
 80018d2:	fb03 f202 	mul.w	r2, r3, r2
 80018d6:	68bb      	ldr	r3, [r7, #8]
 80018d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80018dc:	617b      	str	r3, [r7, #20]
 80018de:	e004      	b.n	80018ea <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	4a0c      	ldr	r2, [pc, #48]	; (8001914 <HAL_RCC_GetSysClockFreq+0xa4>)
 80018e4:	fb02 f303 	mul.w	r3, r2, r3
 80018e8:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80018ea:	697b      	ldr	r3, [r7, #20]
 80018ec:	613b      	str	r3, [r7, #16]
      break;
 80018ee:	e002      	b.n	80018f6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80018f0:	4b05      	ldr	r3, [pc, #20]	; (8001908 <HAL_RCC_GetSysClockFreq+0x98>)
 80018f2:	613b      	str	r3, [r7, #16]
      break;
 80018f4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80018f6:	693b      	ldr	r3, [r7, #16]
}
 80018f8:	4618      	mov	r0, r3
 80018fa:	371c      	adds	r7, #28
 80018fc:	46bd      	mov	sp, r7
 80018fe:	bc80      	pop	{r7}
 8001900:	4770      	bx	lr
 8001902:	bf00      	nop
 8001904:	40021000 	.word	0x40021000
 8001908:	007a1200 	.word	0x007a1200
 800190c:	08004dd4 	.word	0x08004dd4
 8001910:	08004de4 	.word	0x08004de4
 8001914:	003d0900 	.word	0x003d0900

08001918 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001918:	b480      	push	{r7}
 800191a:	b085      	sub	sp, #20
 800191c:	af00      	add	r7, sp, #0
 800191e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001920:	4b0a      	ldr	r3, [pc, #40]	; (800194c <RCC_Delay+0x34>)
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	4a0a      	ldr	r2, [pc, #40]	; (8001950 <RCC_Delay+0x38>)
 8001926:	fba2 2303 	umull	r2, r3, r2, r3
 800192a:	0a5b      	lsrs	r3, r3, #9
 800192c:	687a      	ldr	r2, [r7, #4]
 800192e:	fb02 f303 	mul.w	r3, r2, r3
 8001932:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001934:	bf00      	nop
  }
  while (Delay --);
 8001936:	68fb      	ldr	r3, [r7, #12]
 8001938:	1e5a      	subs	r2, r3, #1
 800193a:	60fa      	str	r2, [r7, #12]
 800193c:	2b00      	cmp	r3, #0
 800193e:	d1f9      	bne.n	8001934 <RCC_Delay+0x1c>
}
 8001940:	bf00      	nop
 8001942:	bf00      	nop
 8001944:	3714      	adds	r7, #20
 8001946:	46bd      	mov	sp, r7
 8001948:	bc80      	pop	{r7}
 800194a:	4770      	bx	lr
 800194c:	20000000 	.word	0x20000000
 8001950:	10624dd3 	.word	0x10624dd3

08001954 <__libc_init_array>:
 8001954:	b570      	push	{r4, r5, r6, lr}
 8001956:	2600      	movs	r6, #0
 8001958:	4d0c      	ldr	r5, [pc, #48]	; (800198c <__libc_init_array+0x38>)
 800195a:	4c0d      	ldr	r4, [pc, #52]	; (8001990 <__libc_init_array+0x3c>)
 800195c:	1b64      	subs	r4, r4, r5
 800195e:	10a4      	asrs	r4, r4, #2
 8001960:	42a6      	cmp	r6, r4
 8001962:	d109      	bne.n	8001978 <__libc_init_array+0x24>
 8001964:	f000 f822 	bl	80019ac <_init>
 8001968:	2600      	movs	r6, #0
 800196a:	4d0a      	ldr	r5, [pc, #40]	; (8001994 <__libc_init_array+0x40>)
 800196c:	4c0a      	ldr	r4, [pc, #40]	; (8001998 <__libc_init_array+0x44>)
 800196e:	1b64      	subs	r4, r4, r5
 8001970:	10a4      	asrs	r4, r4, #2
 8001972:	42a6      	cmp	r6, r4
 8001974:	d105      	bne.n	8001982 <__libc_init_array+0x2e>
 8001976:	bd70      	pop	{r4, r5, r6, pc}
 8001978:	f855 3b04 	ldr.w	r3, [r5], #4
 800197c:	4798      	blx	r3
 800197e:	3601      	adds	r6, #1
 8001980:	e7ee      	b.n	8001960 <__libc_init_array+0xc>
 8001982:	f855 3b04 	ldr.w	r3, [r5], #4
 8001986:	4798      	blx	r3
 8001988:	3601      	adds	r6, #1
 800198a:	e7f2      	b.n	8001972 <__libc_init_array+0x1e>
 800198c:	08004de8 	.word	0x08004de8
 8001990:	08004de8 	.word	0x08004de8
 8001994:	08004de8 	.word	0x08004de8
 8001998:	08004dec 	.word	0x08004dec

0800199c <memset>:
 800199c:	4603      	mov	r3, r0
 800199e:	4402      	add	r2, r0
 80019a0:	4293      	cmp	r3, r2
 80019a2:	d100      	bne.n	80019a6 <memset+0xa>
 80019a4:	4770      	bx	lr
 80019a6:	f803 1b01 	strb.w	r1, [r3], #1
 80019aa:	e7f9      	b.n	80019a0 <memset+0x4>

080019ac <_init>:
 80019ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80019ae:	bf00      	nop
 80019b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80019b2:	bc08      	pop	{r3}
 80019b4:	469e      	mov	lr, r3
 80019b6:	4770      	bx	lr

080019b8 <_fini>:
 80019b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80019ba:	bf00      	nop
 80019bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80019be:	bc08      	pop	{r3}
 80019c0:	469e      	mov	lr, r3
 80019c2:	4770      	bx	lr
