# risc_V_cpu
written in system verilog at class
於計算機系統設計課上實作和其作業構成
