Jeffrey M. Arnold , Duncan A. Buell , Elaine G. Davis, Splash 2, Proceedings of the fourth annual ACM symposium on Parallel algorithms and architectures, p.316-322, June 29-July 01, 1992, San Diego, California, USA[doi>10.1145/140901.141896]
Thomas W. Barr , Alan L. Cox , Scott Rixner, Translation caching: skip, don't walk (the page table), Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1815970]
Abhishek Bhattacharjee , Daniel Lustig , Margaret Martonosi, Shared last-level TLBs for chip multiprocessors, Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture, p.62-63, February 12-16, 2011
Abhishek Bhattacharjee , Margaret Martonosi, Characterizing the TLB Behavior of Emerging Parallel Workloads on Chip Multiprocessors, Proceedings of the 2009 18th International Conference on Parallel Architectures and Compilation Techniques, p.29-40, September 12-16, 2009[doi>10.1109/PACT.2009.26]
Abhishek Bhattacharjee , Margaret Martonosi, Inter-core cooperative TLB for chip multiprocessors, Proceedings of the fifteenth edition of ASPLOS on Architectural support for programming languages and operating systems, March 13-17, 2010, Pittsburgh, Pennsylvania, USA[doi>10.1145/1736020.1736060]
Bienia, C., Kumar, S., Singh, J. P., and Li, K. 2008. The parsec benchmark suite: Characterization and architectural implications. Tech. rep. TR-811-08, Princeton University.
D. L. Black , R. F. Rashid , D. B. Golub , C. R. Hill, Translation lookaside buffer consistency: a software approach, ACM SIGARCH Computer Architecture News, v.17 n.2, p.113-122, April 1989[doi>10.1145/68182.68193]
Stephen M. Blackburn , Robin Garner , Chris Hoffmann , Asjad M. Khang , Kathryn S. McKinley , Rotem Bentzur , Amer Diwan , Daniel Feinberg , Daniel Frampton , Samuel Z. Guyer , Martin Hirzel , Antony Hosking , Maria Jump , Han Lee , J. Eliot B. Moss , Aashish Phansalkar , Darko Stefanović , Thomas VanDrunen , Daniel von Dincklage , Ben Wiedermann, The DaCapo benchmarks: java benchmarking development and analysis, ACM SIGPLAN Notices, v.41 n.10, October 2006[doi>10.1145/1167515.1167488]
J. Bradley Chen , Anita Borg , Norman P. Jouppi, A simulation based study of TLB performance, Proceedings of the 19th annual international symposium on Computer architecture, p.114-123, May 19-21, 1992, Queensland, Australia[doi>10.1145/139669.139708]
Douglas W. Clark , Joel S. Emer, Performance of the VAX-11/780 translation buffer: simulation and measurement, Readings in computer architecture, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2000
Nikos Hardavellas , Michael Ferdman , Babak Falsafi , Anastasia Ailamaki, Reactive NUCA: near-optimal block placement and replication in distributed caches, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555779]
Jerry Huck , Jim Hays, Architectural support for translation table management in large address space machines, ACM SIGARCH Computer Architecture News, v.21 n.2, p.39-50, May 1993[doi>10.1145/173682.165128]
Changkyu Kim , Doug Burger , Stephen W. Keckler, Nonuniform Cache Architectures for Wire-Delay Dominated On-Chip Caches, IEEE Micro, v.23 n.6, p.99-107, November 2003[doi>10.1109/MM.2003.1261393]
Peter S. Magnusson , Magnus Christensson , Jesper Eskilson , Daniel Forsgren , Gustav Hållberg , Johan Högberg , Fredrik Larsson , Andreas Moestedt , Bengt Werner, Simics: A Full System Simulation Platform, Computer, v.35 n.2, p.50-58, February 2002[doi>10.1109/2.982916]
Romanescu, B. F., Lebeck, A. R., Sorin, D. J., and Bracy, A. 2010. Unified instruction/translation/data (unitd) coherence: One protocol to rule them all. In 16th International Symposium on High-Performance Computer Architecture (HPCA).
M. Rosenblum , E. Bugnion , S. A. Herrod , E. Witchel , A. Gupta, The impact of architectural trends on operating system performance, ACM SIGOPS Operating Systems Review, v.29 n.5, p.285-298, Dec. 3, 1995[doi>10.1145/224057.224078]
Shekhar Srikantaiah , Mahmut Kandemir, Synergistic TLBs for High Performance Address Translation in Chip Multiprocessors, Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture, p.313-324, December 04-08, 2010[doi>10.1109/MICRO.2010.26]
Richard Uhlig , David Nagle , Tim Stanley , Trevor Mudge , Stuart Sechrest , Richard Brown, Design tradeoffs for software-managed TLBs, ACM Transactions on Computer Systems (TOCS), v.12 n.3, p.175-205, Aug. 1994[doi>10.1145/185514.185515]
Girish Venkatasubramanian , Renato J. Figueiredo , Ramesh Illikkal, On the Performance of Tagged Translation Lookaside Buffers: A Simulation-Driven Analysis, Proceedings of the 2011 IEEE 19th Annual International Symposium on Modelling, Analysis, and Simulation of Computer and Telecommunication Systems, p.139-149, July 25-27, 2011[doi>10.1109/MASCOTS.2011.26]
Carlos Villavieja , Vasileios Karakostas , Lluis Vilanova , Yoav Etsion , Alex Ramirez , Avi Mendelson , Nacho Navarro , Adrian Cristal , Osman S. Unsal, DiDi: Mitigating the Performance Impact of TLB Shootdowns Using a Shared TLB Directory, Proceedings of the 2011 International Conference on Parallel Architectures and Compilation Techniques, p.340-349, October 10-14, 2011[doi>10.1109/PACT.2011.65]
