-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.3
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity StreamingConvolution_2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    in_V_V_dout : IN STD_LOGIC_VECTOR (23 downto 0);
    in_V_V_empty_n : IN STD_LOGIC;
    in_V_V_read : OUT STD_LOGIC;
    out_V_V_din : OUT STD_LOGIC_VECTOR (23 downto 0);
    out_V_V_full_n : IN STD_LOGIC;
    out_V_V_write : OUT STD_LOGIC );
end;


architecture behav of StreamingConvolution_2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv14_2004 : STD_LOGIC_VECTOR (13 downto 0) := "10000000000100";
    constant ap_const_lv14_1 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_10D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100001101";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv27_0 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000000000";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal in_V_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal tmp_reg_891 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_reg_900 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal or_cond_reg_941 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_V_V_blk_n : STD_LOGIC;
    signal tmp_s_reg_900_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_184_reg_904 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_184_reg_904_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal i_reg_395 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_440_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_466 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_predicate_op169_read_state4 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter1 : BOOLEAN;
    signal ap_predicate_op229_write_state6 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal tmp_fu_540_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_fu_552_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_fu_680_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_470 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_predicate_op111_read_state3 : BOOLEAN;
    signal ap_predicate_op129_read_state3 : BOOLEAN;
    signal ap_block_state3_pp0_stage1_iter0 : BOOLEAN;
    signal ap_predicate_op207_write_state5 : BOOLEAN;
    signal ap_block_state5_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal reg_474 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_455_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_486 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_490_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_s_fu_546_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal i_s_reg_895 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_184_fu_561_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1373_fu_576_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_1373_reg_908 : STD_LOGIC_VECTOR (1 downto 0);
    signal current_line_in_bloc_fu_586_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_line_in_bloc_reg_913 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_189_fu_598_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_189_reg_918 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_191_fu_609_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_191_reg_922 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_193_fu_629_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_193_reg_926 : STD_LOGIC_VECTOR (0 downto 0);
    signal ofm_y_4_fu_643_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ofm_y_4_reg_930 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_194_fu_649_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_194_reg_935 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_reg_941_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal counter_internal_blo_8_fu_689_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal counter_internal_blo_8_reg_945 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_188_fu_695_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_188_reg_951 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_199_reg_979 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_190_reg_983 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_187_fu_763_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_187_reg_987 : STD_LOGIC_VECTOR (1 downto 0);
    signal inputBuf_0_0_V_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal inputBuf_0_0_V_loa_reg_993 : STD_LOGIC_VECTOR (23 downto 0);
    signal inputBuf_1_0_V_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal inputBuf_1_0_V_loa_reg_998 : STD_LOGIC_VECTOR (23 downto 0);
    signal inputBuf_2_0_V_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal inputBuf_2_0_V_loa_reg_1003 : STD_LOGIC_VECTOR (23 downto 0);
    signal inputBuf_3_0_V_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal inputBuf_3_0_V_loa_reg_1008 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_1376_fu_783_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_1376_reg_1033 : STD_LOGIC_VECTOR (1 downto 0);
    signal inputBuf_0_1_V_add_8_reg_1037 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputBuf_1_1_V_add_8_reg_1042 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputBuf_2_1_V_add_8_reg_1047 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputBuf_3_1_V_add_8_reg_1052 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_1372_fu_799_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_1372_reg_1057 : STD_LOGIC_VECTOR (1 downto 0);
    signal inputBuf_0_1_V_add_reg_1061 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputBuf_1_1_V_add_reg_1066 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputBuf_2_1_V_add_reg_1071 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputBuf_3_1_V_add_reg_1076 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputBuf_0_1_V_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal inputBuf_0_1_V_loa_reg_1081 : STD_LOGIC_VECTOR (23 downto 0);
    signal inputBuf_1_1_V_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal inputBuf_1_1_V_loa_reg_1086 : STD_LOGIC_VECTOR (23 downto 0);
    signal inputBuf_2_1_V_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal inputBuf_2_1_V_loa_reg_1091 : STD_LOGIC_VECTOR (23 downto 0);
    signal inputBuf_3_1_V_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal inputBuf_3_1_V_loa_reg_1096 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state2 : STD_LOGIC;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal inputBuf_0_0_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputBuf_0_0_V_ce0 : STD_LOGIC;
    signal inputBuf_0_0_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputBuf_0_0_V_ce1 : STD_LOGIC;
    signal inputBuf_0_0_V_we1 : STD_LOGIC;
    signal inputBuf_0_1_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputBuf_0_1_V_ce0 : STD_LOGIC;
    signal inputBuf_0_1_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputBuf_0_1_V_ce1 : STD_LOGIC;
    signal inputBuf_0_1_V_we1 : STD_LOGIC;
    signal inputBuf_1_0_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputBuf_1_0_V_ce0 : STD_LOGIC;
    signal inputBuf_1_0_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputBuf_1_0_V_ce1 : STD_LOGIC;
    signal inputBuf_1_0_V_we1 : STD_LOGIC;
    signal inputBuf_1_1_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputBuf_1_1_V_ce0 : STD_LOGIC;
    signal inputBuf_1_1_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputBuf_1_1_V_ce1 : STD_LOGIC;
    signal inputBuf_1_1_V_we1 : STD_LOGIC;
    signal inputBuf_2_0_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputBuf_2_0_V_ce0 : STD_LOGIC;
    signal inputBuf_2_0_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputBuf_2_0_V_ce1 : STD_LOGIC;
    signal inputBuf_2_0_V_we1 : STD_LOGIC;
    signal inputBuf_2_1_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputBuf_2_1_V_ce0 : STD_LOGIC;
    signal inputBuf_2_1_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputBuf_2_1_V_ce1 : STD_LOGIC;
    signal inputBuf_2_1_V_we1 : STD_LOGIC;
    signal inputBuf_3_0_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputBuf_3_0_V_ce0 : STD_LOGIC;
    signal inputBuf_3_0_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputBuf_3_0_V_ce1 : STD_LOGIC;
    signal inputBuf_3_0_V_we1 : STD_LOGIC;
    signal inputBuf_3_1_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputBuf_3_1_V_ce0 : STD_LOGIC;
    signal inputBuf_3_1_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputBuf_3_1_V_ce1 : STD_LOGIC;
    signal inputBuf_3_1_V_we1 : STD_LOGIC;
    signal ap_phi_mux_i_phi_fu_399_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_196_fu_771_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_183_fu_787_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_V_40_fu_803_p6 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_block_pp0_stage1_01001 : BOOLEAN;
    signal tmp_V_41_fu_813_p6 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal ofm_y_1_fu_82 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ofm_y_4_fu_709_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ofm_x_1_fu_86 : STD_LOGIC_VECTOR (31 downto 0);
    signal ofm_x_4_fu_623_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_y_1_fu_90 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_y_6_fu_580_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_1_fu_94 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_inp_1_fu_702_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_3_fu_742_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_x_1_fu_98 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_x_6_fu_592_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal read_block_1_fu_102 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_449_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_block_write_1_fu_106 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_507_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_line_1_fu_110 : STD_LOGIC_VECTOR (31 downto 0);
    signal counter_internal_blo_fu_114 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_s_fu_730_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_501_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1375_fu_664_p4 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_195_fu_658_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_fu_674_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_202_fu_725_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1374_fu_753_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp1_fu_757_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_pp0 : BOOLEAN;
    signal ap_predicate_op97_load_state3 : BOOLEAN;
    signal ap_enable_operation_97 : BOOLEAN;
    signal ap_enable_state3_pp0_iter0_stage1 : BOOLEAN;
    signal ap_predicate_op148_load_state4 : BOOLEAN;
    signal ap_enable_operation_148 : BOOLEAN;
    signal ap_enable_state4_pp0_iter1_stage0 : BOOLEAN;
    signal ap_predicate_op177_store_state4 : BOOLEAN;
    signal ap_enable_operation_177 : BOOLEAN;
    signal ap_predicate_op200_store_state4 : BOOLEAN;
    signal ap_enable_operation_200 : BOOLEAN;
    signal ap_predicate_op99_load_state3 : BOOLEAN;
    signal ap_enable_operation_99 : BOOLEAN;
    signal ap_predicate_op149_load_state4 : BOOLEAN;
    signal ap_enable_operation_149 : BOOLEAN;
    signal ap_predicate_op176_store_state4 : BOOLEAN;
    signal ap_enable_operation_176 : BOOLEAN;
    signal ap_predicate_op199_store_state4 : BOOLEAN;
    signal ap_enable_operation_199 : BOOLEAN;
    signal ap_predicate_op101_load_state3 : BOOLEAN;
    signal ap_enable_operation_101 : BOOLEAN;
    signal ap_predicate_op150_load_state4 : BOOLEAN;
    signal ap_enable_operation_150 : BOOLEAN;
    signal ap_predicate_op175_store_state4 : BOOLEAN;
    signal ap_enable_operation_175 : BOOLEAN;
    signal ap_predicate_op198_store_state4 : BOOLEAN;
    signal ap_enable_operation_198 : BOOLEAN;
    signal ap_predicate_op103_load_state3 : BOOLEAN;
    signal ap_enable_operation_103 : BOOLEAN;
    signal ap_predicate_op151_load_state4 : BOOLEAN;
    signal ap_enable_operation_151 : BOOLEAN;
    signal ap_predicate_op178_store_state4 : BOOLEAN;
    signal ap_enable_operation_178 : BOOLEAN;
    signal ap_predicate_op201_store_state4 : BOOLEAN;
    signal ap_enable_operation_201 : BOOLEAN;
    signal ap_predicate_op153_load_state4 : BOOLEAN;
    signal ap_enable_operation_153 : BOOLEAN;
    signal ap_predicate_op208_load_state5 : BOOLEAN;
    signal ap_enable_operation_208 : BOOLEAN;
    signal ap_enable_state5_pp0_iter1_stage1 : BOOLEAN;
    signal ap_predicate_op216_store_state5 : BOOLEAN;
    signal ap_enable_operation_216 : BOOLEAN;
    signal ap_predicate_op224_store_state5 : BOOLEAN;
    signal ap_enable_operation_224 : BOOLEAN;
    signal ap_predicate_op155_load_state4 : BOOLEAN;
    signal ap_enable_operation_155 : BOOLEAN;
    signal ap_predicate_op209_load_state5 : BOOLEAN;
    signal ap_enable_operation_209 : BOOLEAN;
    signal ap_predicate_op214_store_state5 : BOOLEAN;
    signal ap_enable_operation_214 : BOOLEAN;
    signal ap_predicate_op222_store_state5 : BOOLEAN;
    signal ap_enable_operation_222 : BOOLEAN;
    signal ap_predicate_op157_load_state4 : BOOLEAN;
    signal ap_enable_operation_157 : BOOLEAN;
    signal ap_predicate_op210_load_state5 : BOOLEAN;
    signal ap_enable_operation_210 : BOOLEAN;
    signal ap_predicate_op212_store_state5 : BOOLEAN;
    signal ap_enable_operation_212 : BOOLEAN;
    signal ap_predicate_op220_store_state5 : BOOLEAN;
    signal ap_enable_operation_220 : BOOLEAN;
    signal ap_predicate_op159_load_state4 : BOOLEAN;
    signal ap_enable_operation_159 : BOOLEAN;
    signal ap_predicate_op211_load_state5 : BOOLEAN;
    signal ap_enable_operation_211 : BOOLEAN;
    signal ap_predicate_op218_store_state5 : BOOLEAN;
    signal ap_enable_operation_218 : BOOLEAN;
    signal ap_predicate_op226_store_state5 : BOOLEAN;
    signal ap_enable_operation_226 : BOOLEAN;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_536 : BOOLEAN;
    signal ap_condition_67 : BOOLEAN;
    signal ap_condition_581 : BOOLEAN;
    signal ap_condition_82 : BOOLEAN;
    signal ap_condition_547 : BOOLEAN;
    signal ap_condition_592 : BOOLEAN;
    signal ap_condition_558 : BOOLEAN;
    signal ap_condition_602 : BOOLEAN;
    signal ap_condition_569 : BOOLEAN;
    signal ap_condition_612 : BOOLEAN;

    component BlackBoxJam_mux_42_24_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (23 downto 0);
        din1 : IN STD_LOGIC_VECTOR (23 downto 0);
        din2 : IN STD_LOGIC_VECTOR (23 downto 0);
        din3 : IN STD_LOGIC_VECTOR (23 downto 0);
        din4 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component StreamingConvolution_2_inputBuf_0_0_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        address1 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (23 downto 0) );
    end component;



begin
    inputBuf_0_0_V_U : component StreamingConvolution_2_inputBuf_0_0_V
    generic map (
        DataWidth => 24,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inputBuf_0_0_V_address0,
        ce0 => inputBuf_0_0_V_ce0,
        q0 => inputBuf_0_0_V_q0,
        address1 => inputBuf_0_0_V_address1,
        ce1 => inputBuf_0_0_V_ce1,
        we1 => inputBuf_0_0_V_we1,
        d1 => reg_474);

    inputBuf_0_1_V_U : component StreamingConvolution_2_inputBuf_0_0_V
    generic map (
        DataWidth => 24,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inputBuf_0_1_V_address0,
        ce0 => inputBuf_0_1_V_ce0,
        q0 => inputBuf_0_1_V_q0,
        address1 => inputBuf_0_1_V_address1,
        ce1 => inputBuf_0_1_V_ce1,
        we1 => inputBuf_0_1_V_we1,
        d1 => reg_474);

    inputBuf_1_0_V_U : component StreamingConvolution_2_inputBuf_0_0_V
    generic map (
        DataWidth => 24,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inputBuf_1_0_V_address0,
        ce0 => inputBuf_1_0_V_ce0,
        q0 => inputBuf_1_0_V_q0,
        address1 => inputBuf_1_0_V_address1,
        ce1 => inputBuf_1_0_V_ce1,
        we1 => inputBuf_1_0_V_we1,
        d1 => reg_474);

    inputBuf_1_1_V_U : component StreamingConvolution_2_inputBuf_0_0_V
    generic map (
        DataWidth => 24,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inputBuf_1_1_V_address0,
        ce0 => inputBuf_1_1_V_ce0,
        q0 => inputBuf_1_1_V_q0,
        address1 => inputBuf_1_1_V_address1,
        ce1 => inputBuf_1_1_V_ce1,
        we1 => inputBuf_1_1_V_we1,
        d1 => reg_474);

    inputBuf_2_0_V_U : component StreamingConvolution_2_inputBuf_0_0_V
    generic map (
        DataWidth => 24,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inputBuf_2_0_V_address0,
        ce0 => inputBuf_2_0_V_ce0,
        q0 => inputBuf_2_0_V_q0,
        address1 => inputBuf_2_0_V_address1,
        ce1 => inputBuf_2_0_V_ce1,
        we1 => inputBuf_2_0_V_we1,
        d1 => reg_474);

    inputBuf_2_1_V_U : component StreamingConvolution_2_inputBuf_0_0_V
    generic map (
        DataWidth => 24,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inputBuf_2_1_V_address0,
        ce0 => inputBuf_2_1_V_ce0,
        q0 => inputBuf_2_1_V_q0,
        address1 => inputBuf_2_1_V_address1,
        ce1 => inputBuf_2_1_V_ce1,
        we1 => inputBuf_2_1_V_we1,
        d1 => reg_474);

    inputBuf_3_0_V_U : component StreamingConvolution_2_inputBuf_0_0_V
    generic map (
        DataWidth => 24,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inputBuf_3_0_V_address0,
        ce0 => inputBuf_3_0_V_ce0,
        q0 => inputBuf_3_0_V_q0,
        address1 => inputBuf_3_0_V_address1,
        ce1 => inputBuf_3_0_V_ce1,
        we1 => inputBuf_3_0_V_we1,
        d1 => reg_474);

    inputBuf_3_1_V_U : component StreamingConvolution_2_inputBuf_0_0_V
    generic map (
        DataWidth => 24,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inputBuf_3_1_V_address0,
        ce0 => inputBuf_3_1_V_ce0,
        q0 => inputBuf_3_1_V_q0,
        address1 => inputBuf_3_1_V_address1,
        ce1 => inputBuf_3_1_V_ce1,
        we1 => inputBuf_3_1_V_we1,
        d1 => reg_474);

    BlackBoxJam_mux_42_24_1_1_U13 : component BlackBoxJam_mux_42_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 24,
        din1_WIDTH => 24,
        din2_WIDTH => 24,
        din3_WIDTH => 24,
        din4_WIDTH => 2,
        dout_WIDTH => 24)
    port map (
        din0 => inputBuf_0_0_V_loa_reg_993,
        din1 => inputBuf_1_0_V_loa_reg_998,
        din2 => inputBuf_2_0_V_loa_reg_1003,
        din3 => inputBuf_3_0_V_loa_reg_1008,
        din4 => tmp_187_reg_987,
        dout => tmp_V_40_fu_803_p6);

    BlackBoxJam_mux_42_24_1_1_U14 : component BlackBoxJam_mux_42_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 24,
        din1_WIDTH => 24,
        din2_WIDTH => 24,
        din3_WIDTH => 24,
        din4_WIDTH => 2,
        dout_WIDTH => 24)
    port map (
        din0 => inputBuf_0_1_V_loa_reg_1081,
        din1 => inputBuf_1_1_V_loa_reg_1086,
        din2 => inputBuf_2_1_V_loa_reg_1091,
        din3 => inputBuf_3_1_V_loa_reg_1096,
        din4 => tmp_187_reg_987,
        dout => tmp_V_41_fu_813_p6);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                elsif ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    counter_internal_blo_fu_114_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_s_reg_900 = ap_const_lv1_0) and (tmp_reg_891 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
                counter_internal_blo_fu_114 <= p_s_fu_730_p3;
            elsif ((((grp_fu_490_p2 = ap_const_lv1_1) and (tmp_s_reg_900 = ap_const_lv1_1) and (tmp_reg_891 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                counter_internal_blo_fu_114 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    current_block_write_1_fu_106_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((or_cond_reg_941 = ap_const_lv1_1) and (tmp_199_reg_979 = ap_const_lv1_1) and (tmp_s_reg_900 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_190_reg_983 = ap_const_lv1_1) and (tmp_s_reg_900 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                current_block_write_1_fu_106 <= grp_fu_507_p3;
            elsif ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                current_block_write_1_fu_106 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    current_line_1_fu_110_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((or_cond_reg_941 = ap_const_lv1_1) and (tmp_s_reg_900 = ap_const_lv1_0) and (grp_fu_490_p2 = ap_const_lv1_0) and (tmp_reg_891 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((tmp_s_reg_900 = ap_const_lv1_1) and (grp_fu_490_p2 = ap_const_lv1_0) and (tmp_reg_891 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
                current_line_1_fu_110 <= reg_466;
            elsif ((((or_cond_reg_941 = ap_const_lv1_1) and (grp_fu_490_p2 = ap_const_lv1_1) and (tmp_s_reg_900 = ap_const_lv1_0) and (tmp_reg_891 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((grp_fu_490_p2 = ap_const_lv1_1) and (tmp_s_reg_900 = ap_const_lv1_1) and (tmp_reg_891 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                current_line_1_fu_110 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    i_reg_395_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                i_reg_395 <= ap_const_lv14_0;
            elsif (((tmp_reg_891 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                i_reg_395 <= i_s_reg_895;
            end if; 
        end if;
    end process;

    inp_1_fu_94_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_s_reg_900 = ap_const_lv1_1) and (tmp_reg_891 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
                inp_1_fu_94 <= inp_3_fu_742_p2;
            elsif (((tmp_184_reg_904 = ap_const_lv1_1) and (tmp_193_reg_926 = ap_const_lv1_1) and (tmp_191_reg_922 = ap_const_lv1_1) and (tmp_189_reg_918 = ap_const_lv1_1) and (tmp_s_reg_900 = ap_const_lv1_0) and (tmp_reg_891 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
                inp_1_fu_94 <= p_inp_1_fu_702_p3;
            elsif ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                inp_1_fu_94 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    k_x_1_fu_98_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_184_fu_561_p2 = ap_const_lv1_1) and (tmp_189_fu_598_p2 = ap_const_lv1_0) and (tmp_s_fu_552_p2 = ap_const_lv1_0) and (tmp_fu_540_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                k_x_1_fu_98 <= k_x_6_fu_592_p2;
            elsif ((((tmp_189_fu_598_p2 = ap_const_lv1_1) and (tmp_184_fu_561_p2 = ap_const_lv1_1) and (tmp_191_fu_609_p2 = ap_const_lv1_0) and (tmp_s_fu_552_p2 = ap_const_lv1_0) and (tmp_fu_540_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_191_fu_609_p2 = ap_const_lv1_1) and (tmp_189_fu_598_p2 = ap_const_lv1_1) and (tmp_184_fu_561_p2 = ap_const_lv1_1) and (tmp_193_fu_629_p2 = ap_const_lv1_0) and (tmp_s_fu_552_p2 = ap_const_lv1_0) and (tmp_fu_540_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_193_fu_629_p2 = ap_const_lv1_1) and (tmp_191_fu_609_p2 = ap_const_lv1_1) and (tmp_189_fu_598_p2 = ap_const_lv1_1) and (tmp_184_fu_561_p2 = ap_const_lv1_1) and (tmp_s_fu_552_p2 = ap_const_lv1_0) and (tmp_fu_540_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                k_x_1_fu_98 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    k_y_1_fu_90_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_189_fu_598_p2 = ap_const_lv1_1) and (tmp_184_fu_561_p2 = ap_const_lv1_1) and (tmp_191_fu_609_p2 = ap_const_lv1_0) and (tmp_s_fu_552_p2 = ap_const_lv1_0) and (tmp_fu_540_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                k_y_1_fu_90 <= k_y_6_fu_580_p2;
            elsif ((((tmp_191_fu_609_p2 = ap_const_lv1_1) and (tmp_189_fu_598_p2 = ap_const_lv1_1) and (tmp_184_fu_561_p2 = ap_const_lv1_1) and (tmp_s_fu_552_p2 = ap_const_lv1_0) and (tmp_fu_540_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                k_y_1_fu_90 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    ofm_x_1_fu_86_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_191_fu_609_p2 = ap_const_lv1_1) and (tmp_189_fu_598_p2 = ap_const_lv1_1) and (tmp_184_fu_561_p2 = ap_const_lv1_1) and (tmp_193_fu_629_p2 = ap_const_lv1_0) and (tmp_s_fu_552_p2 = ap_const_lv1_0) and (tmp_fu_540_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ofm_x_1_fu_86 <= ofm_x_4_fu_623_p2;
            elsif ((((tmp_193_fu_629_p2 = ap_const_lv1_1) and (tmp_191_fu_609_p2 = ap_const_lv1_1) and (tmp_189_fu_598_p2 = ap_const_lv1_1) and (tmp_184_fu_561_p2 = ap_const_lv1_1) and (tmp_s_fu_552_p2 = ap_const_lv1_0) and (tmp_fu_540_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                ofm_x_1_fu_86 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    ofm_y_1_fu_82_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_184_reg_904 = ap_const_lv1_1) and (tmp_193_reg_926 = ap_const_lv1_1) and (tmp_191_reg_922 = ap_const_lv1_1) and (tmp_189_reg_918 = ap_const_lv1_1) and (tmp_s_reg_900 = ap_const_lv1_0) and (tmp_reg_891 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
                ofm_y_1_fu_82 <= p_ofm_y_4_fu_709_p3;
            elsif ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                ofm_y_1_fu_82 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    read_block_1_fu_102_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((or_cond_reg_941 = ap_const_lv1_1) and (grp_fu_490_p2 = ap_const_lv1_1) and (tmp_s_reg_900 = ap_const_lv1_0) and (tmp_reg_891 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((grp_fu_490_p2 = ap_const_lv1_1) and (tmp_s_reg_900 = ap_const_lv1_1) and (tmp_reg_891 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
                read_block_1_fu_102 <= grp_fu_449_p2;
            elsif ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                read_block_1_fu_102 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_s_fu_552_p2 = ap_const_lv1_0) and (tmp_fu_540_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                counter_internal_blo_8_reg_945 <= counter_internal_blo_8_fu_689_p2;
                or_cond_reg_941 <= or_cond_fu_680_p2;
                tmp_184_reg_904 <= tmp_184_fu_561_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_184_fu_561_p2 = ap_const_lv1_1) and (tmp_s_fu_552_p2 = ap_const_lv1_0) and (tmp_fu_540_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                current_line_in_bloc_reg_913 <= current_line_in_bloc_fu_586_p2;
                tmp_1373_reg_908 <= tmp_1373_fu_576_p1;
                tmp_189_reg_918 <= tmp_189_fu_598_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                i_s_reg_895 <= i_s_fu_546_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_184_reg_904 = ap_const_lv1_1) and (tmp_s_reg_900 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                inputBuf_0_0_V_loa_reg_993 <= inputBuf_0_0_V_q0;
                inputBuf_1_0_V_loa_reg_998 <= inputBuf_1_0_V_q0;
                inputBuf_2_0_V_loa_reg_1003 <= inputBuf_2_0_V_q0;
                inputBuf_3_0_V_loa_reg_1008 <= inputBuf_3_0_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond_reg_941 = ap_const_lv1_1) and (tmp_s_reg_900 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                inputBuf_0_1_V_add_8_reg_1037 <= tmp_196_fu_771_p1(5 - 1 downto 0);
                inputBuf_1_1_V_add_8_reg_1042 <= tmp_196_fu_771_p1(5 - 1 downto 0);
                inputBuf_2_1_V_add_8_reg_1047 <= tmp_196_fu_771_p1(5 - 1 downto 0);
                inputBuf_3_1_V_add_8_reg_1052 <= tmp_196_fu_771_p1(5 - 1 downto 0);
                tmp_1376_reg_1033 <= tmp_1376_fu_783_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_s_reg_900 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                inputBuf_0_1_V_add_reg_1061 <= tmp_183_fu_787_p1(5 - 1 downto 0);
                inputBuf_1_1_V_add_reg_1066 <= tmp_183_fu_787_p1(5 - 1 downto 0);
                inputBuf_2_1_V_add_reg_1071 <= tmp_183_fu_787_p1(5 - 1 downto 0);
                inputBuf_3_1_V_add_reg_1076 <= tmp_183_fu_787_p1(5 - 1 downto 0);
                tmp_1372_reg_1057 <= tmp_1372_fu_799_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_184_reg_904_pp0_iter1_reg = ap_const_lv1_1) and (tmp_s_reg_900_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                inputBuf_0_1_V_loa_reg_1081 <= inputBuf_0_1_V_q0;
                inputBuf_1_1_V_loa_reg_1086 <= inputBuf_1_1_V_q0;
                inputBuf_2_1_V_loa_reg_1091 <= inputBuf_2_1_V_q0;
                inputBuf_3_1_V_loa_reg_1096 <= inputBuf_3_1_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_193_fu_629_p2 = ap_const_lv1_1) and (tmp_191_fu_609_p2 = ap_const_lv1_1) and (tmp_189_fu_598_p2 = ap_const_lv1_1) and (tmp_184_fu_561_p2 = ap_const_lv1_1) and (tmp_s_fu_552_p2 = ap_const_lv1_0) and (tmp_fu_540_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ofm_y_4_reg_930 <= ofm_y_4_fu_643_p2;
                tmp_194_reg_935 <= tmp_194_fu_649_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                or_cond_reg_941_pp0_iter1_reg <= or_cond_reg_941;
                tmp_184_reg_904_pp0_iter1_reg <= tmp_184_reg_904;
                tmp_reg_891 <= tmp_fu_540_p2;
                tmp_s_reg_900_pp0_iter1_reg <= tmp_s_reg_900;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((tmp_s_fu_552_p2 = ap_const_lv1_1) and (tmp_fu_540_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((or_cond_fu_680_p2 = ap_const_lv1_1) and (tmp_s_fu_552_p2 = ap_const_lv1_0) and (tmp_fu_540_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then
                reg_466 <= grp_fu_440_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((or_cond_reg_941 = ap_const_lv1_1) and (tmp_s_reg_900 = ap_const_lv1_0) and (tmp_reg_891 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((tmp_s_reg_900 = ap_const_lv1_1) and (tmp_reg_891 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then
                reg_470 <= current_line_1_fu_110;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_predicate_op169_read_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_s_reg_900 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op129_read_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_predicate_op111_read_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then
                reg_474 <= in_V_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((or_cond_reg_941 = ap_const_lv1_1) and (grp_fu_490_p2 = ap_const_lv1_1) and (tmp_s_reg_900 = ap_const_lv1_0) and (tmp_reg_891 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((grp_fu_490_p2 = ap_const_lv1_1) and (tmp_s_reg_900 = ap_const_lv1_1) and (tmp_reg_891 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then
                reg_486 <= grp_fu_455_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_184_reg_904 = ap_const_lv1_1) and (tmp_s_reg_900 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_187_reg_987 <= tmp_187_fu_763_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_184_reg_904 = ap_const_lv1_1) and (tmp_s_reg_900 = ap_const_lv1_0) and (tmp_reg_891 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                    tmp_188_reg_951(31 downto 0) <= tmp_188_fu_695_p1(31 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_s_reg_900 = ap_const_lv1_1) and (tmp_reg_891 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                tmp_190_reg_983 <= grp_fu_490_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_189_fu_598_p2 = ap_const_lv1_1) and (tmp_184_fu_561_p2 = ap_const_lv1_1) and (tmp_s_fu_552_p2 = ap_const_lv1_0) and (tmp_fu_540_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_191_reg_922 <= tmp_191_fu_609_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_191_fu_609_p2 = ap_const_lv1_1) and (tmp_189_fu_598_p2 = ap_const_lv1_1) and (tmp_184_fu_561_p2 = ap_const_lv1_1) and (tmp_s_fu_552_p2 = ap_const_lv1_0) and (tmp_fu_540_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_193_reg_926 <= tmp_193_fu_629_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond_reg_941 = ap_const_lv1_1) and (tmp_s_reg_900 = ap_const_lv1_0) and (tmp_reg_891 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                tmp_199_reg_979 <= grp_fu_490_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_fu_540_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_s_reg_900 <= tmp_s_fu_552_p2;
            end if;
        end if;
    end process;
    tmp_188_reg_951(63 downto 32) <= "00000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, tmp_fu_540_p2, ap_block_pp0_stage0_subdone, ap_block_pp0_stage1_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (tmp_fu_540_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) and not(((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                elsif ((((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (tmp_fu_540_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state7 <= ap_CS_fsm(3);

    ap_block_pp0_assign_proc : process(ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_block_pp0_stage1_subdone)
    begin
                ap_block_pp0 <= (((ap_ST_fsm_pp0_stage0 = ap_CS_fsm) and (ap_const_boolean_1 = ap_block_pp0_stage0_subdone)) or ((ap_ST_fsm_pp0_stage1 = ap_CS_fsm) and (ap_const_boolean_1 = ap_block_pp0_stage1_subdone)));
    end process;

        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(in_V_V_empty_n, out_V_V_full_n, tmp_s_reg_900, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_predicate_op169_read_state4, ap_predicate_op229_write_state6)
    begin
                ap_block_pp0_stage0_01001 <= (((out_V_V_full_n = ap_const_logic_0) and (ap_predicate_op229_write_state6 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((tmp_s_reg_900 = ap_const_lv1_1) and (in_V_V_empty_n = ap_const_logic_0)) or ((in_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op169_read_state4 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(in_V_V_empty_n, out_V_V_full_n, tmp_s_reg_900, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_predicate_op169_read_state4, ap_predicate_op229_write_state6)
    begin
                ap_block_pp0_stage0_11001 <= (((out_V_V_full_n = ap_const_logic_0) and (ap_predicate_op229_write_state6 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((tmp_s_reg_900 = ap_const_lv1_1) and (in_V_V_empty_n = ap_const_logic_0)) or ((in_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op169_read_state4 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(in_V_V_empty_n, out_V_V_full_n, tmp_s_reg_900, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_predicate_op169_read_state4, ap_predicate_op229_write_state6)
    begin
                ap_block_pp0_stage0_subdone <= (((out_V_V_full_n = ap_const_logic_0) and (ap_predicate_op229_write_state6 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((tmp_s_reg_900 = ap_const_lv1_1) and (in_V_V_empty_n = ap_const_logic_0)) or ((in_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op169_read_state4 = ap_const_boolean_1)))));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_01001_assign_proc : process(in_V_V_empty_n, out_V_V_full_n, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_predicate_op111_read_state3, ap_predicate_op129_read_state3, ap_predicate_op207_write_state5)
    begin
                ap_block_pp0_stage1_01001 <= (((out_V_V_full_n = ap_const_logic_0) and (ap_predicate_op207_write_state5 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((in_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op129_read_state3 = ap_const_boolean_1)) or ((in_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op111_read_state3 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage1_11001_assign_proc : process(in_V_V_empty_n, out_V_V_full_n, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_predicate_op111_read_state3, ap_predicate_op129_read_state3, ap_predicate_op207_write_state5)
    begin
                ap_block_pp0_stage1_11001 <= (((out_V_V_full_n = ap_const_logic_0) and (ap_predicate_op207_write_state5 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((in_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op129_read_state3 = ap_const_boolean_1)) or ((in_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op111_read_state3 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage1_subdone_assign_proc : process(in_V_V_empty_n, out_V_V_full_n, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_predicate_op111_read_state3, ap_predicate_op129_read_state3, ap_predicate_op207_write_state5)
    begin
                ap_block_pp0_stage1_subdone <= (((out_V_V_full_n = ap_const_logic_0) and (ap_predicate_op207_write_state5 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((in_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op129_read_state3 = ap_const_boolean_1)) or ((in_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op111_read_state3 = ap_const_boolean_1)))));
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;

        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state3_pp0_stage1_iter0_assign_proc : process(in_V_V_empty_n, ap_predicate_op111_read_state3, ap_predicate_op129_read_state3)
    begin
                ap_block_state3_pp0_stage1_iter0 <= (((in_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op129_read_state3 = ap_const_boolean_1)) or ((in_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op111_read_state3 = ap_const_boolean_1)));
    end process;


    ap_block_state4_pp0_stage0_iter1_assign_proc : process(in_V_V_empty_n, tmp_s_reg_900, ap_predicate_op169_read_state4)
    begin
                ap_block_state4_pp0_stage0_iter1 <= (((tmp_s_reg_900 = ap_const_lv1_1) and (in_V_V_empty_n = ap_const_logic_0)) or ((in_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op169_read_state4 = ap_const_boolean_1)));
    end process;


    ap_block_state5_pp0_stage1_iter1_assign_proc : process(out_V_V_full_n, ap_predicate_op207_write_state5)
    begin
                ap_block_state5_pp0_stage1_iter1 <= ((out_V_V_full_n = ap_const_logic_0) and (ap_predicate_op207_write_state5 = ap_const_boolean_1));
    end process;


    ap_block_state6_pp0_stage0_iter2_assign_proc : process(out_V_V_full_n, ap_predicate_op229_write_state6)
    begin
                ap_block_state6_pp0_stage0_iter2 <= ((out_V_V_full_n = ap_const_logic_0) and (ap_predicate_op229_write_state6 = ap_const_boolean_1));
    end process;


    ap_condition_536_assign_proc : process(tmp_s_reg_900, or_cond_reg_941, tmp_1376_fu_783_p1)
    begin
                ap_condition_536 <= ((or_cond_reg_941 = ap_const_lv1_1) and (tmp_s_reg_900 = ap_const_lv1_0) and (tmp_1376_fu_783_p1 = ap_const_lv2_0));
    end process;


    ap_condition_547_assign_proc : process(tmp_s_reg_900, or_cond_reg_941, tmp_1376_fu_783_p1)
    begin
                ap_condition_547 <= ((or_cond_reg_941 = ap_const_lv1_1) and (tmp_s_reg_900 = ap_const_lv1_0) and (tmp_1376_fu_783_p1 = ap_const_lv2_1));
    end process;


    ap_condition_558_assign_proc : process(tmp_s_reg_900, or_cond_reg_941, tmp_1376_fu_783_p1)
    begin
                ap_condition_558 <= ((or_cond_reg_941 = ap_const_lv1_1) and (tmp_s_reg_900 = ap_const_lv1_0) and (tmp_1376_fu_783_p1 = ap_const_lv2_2));
    end process;


    ap_condition_569_assign_proc : process(tmp_s_reg_900, or_cond_reg_941, tmp_1376_fu_783_p1)
    begin
                ap_condition_569 <= ((or_cond_reg_941 = ap_const_lv1_1) and (tmp_s_reg_900 = ap_const_lv1_0) and (tmp_1376_fu_783_p1 = ap_const_lv2_3));
    end process;


    ap_condition_581_assign_proc : process(tmp_s_reg_900_pp0_iter1_reg, or_cond_reg_941_pp0_iter1_reg, tmp_1376_reg_1033)
    begin
                ap_condition_581 <= ((or_cond_reg_941_pp0_iter1_reg = ap_const_lv1_1) and (tmp_s_reg_900_pp0_iter1_reg = ap_const_lv1_0) and (tmp_1376_reg_1033 = ap_const_lv2_0));
    end process;


    ap_condition_592_assign_proc : process(tmp_s_reg_900_pp0_iter1_reg, or_cond_reg_941_pp0_iter1_reg, tmp_1376_reg_1033)
    begin
                ap_condition_592 <= ((or_cond_reg_941_pp0_iter1_reg = ap_const_lv1_1) and (tmp_s_reg_900_pp0_iter1_reg = ap_const_lv1_0) and (tmp_1376_reg_1033 = ap_const_lv2_1));
    end process;


    ap_condition_602_assign_proc : process(tmp_s_reg_900_pp0_iter1_reg, or_cond_reg_941_pp0_iter1_reg, tmp_1376_reg_1033)
    begin
                ap_condition_602 <= ((or_cond_reg_941_pp0_iter1_reg = ap_const_lv1_1) and (tmp_s_reg_900_pp0_iter1_reg = ap_const_lv1_0) and (tmp_1376_reg_1033 = ap_const_lv2_2));
    end process;


    ap_condition_612_assign_proc : process(tmp_s_reg_900_pp0_iter1_reg, or_cond_reg_941_pp0_iter1_reg, tmp_1376_reg_1033)
    begin
                ap_condition_612 <= ((or_cond_reg_941_pp0_iter1_reg = ap_const_lv1_1) and (tmp_s_reg_900_pp0_iter1_reg = ap_const_lv1_0) and (tmp_1376_reg_1033 = ap_const_lv2_3));
    end process;


    ap_condition_67_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
                ap_condition_67 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_82_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_enable_reg_pp0_iter1)
    begin
                ap_condition_82 <= ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_condition_pp0_exit_iter0_state2_assign_proc : process(tmp_fu_540_p2)
    begin
        if ((tmp_fu_540_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_enable_operation_101_assign_proc : process(ap_predicate_op101_load_state3)
    begin
                ap_enable_operation_101 <= (ap_predicate_op101_load_state3 = ap_const_boolean_1);
    end process;


    ap_enable_operation_103_assign_proc : process(ap_predicate_op103_load_state3)
    begin
                ap_enable_operation_103 <= (ap_predicate_op103_load_state3 = ap_const_boolean_1);
    end process;


    ap_enable_operation_148_assign_proc : process(ap_predicate_op148_load_state4)
    begin
                ap_enable_operation_148 <= (ap_predicate_op148_load_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_149_assign_proc : process(ap_predicate_op149_load_state4)
    begin
                ap_enable_operation_149 <= (ap_predicate_op149_load_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_150_assign_proc : process(ap_predicate_op150_load_state4)
    begin
                ap_enable_operation_150 <= (ap_predicate_op150_load_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_151_assign_proc : process(ap_predicate_op151_load_state4)
    begin
                ap_enable_operation_151 <= (ap_predicate_op151_load_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_153_assign_proc : process(ap_predicate_op153_load_state4)
    begin
                ap_enable_operation_153 <= (ap_predicate_op153_load_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_155_assign_proc : process(ap_predicate_op155_load_state4)
    begin
                ap_enable_operation_155 <= (ap_predicate_op155_load_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_157_assign_proc : process(ap_predicate_op157_load_state4)
    begin
                ap_enable_operation_157 <= (ap_predicate_op157_load_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_159_assign_proc : process(ap_predicate_op159_load_state4)
    begin
                ap_enable_operation_159 <= (ap_predicate_op159_load_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_175_assign_proc : process(ap_predicate_op175_store_state4)
    begin
                ap_enable_operation_175 <= (ap_predicate_op175_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_176_assign_proc : process(ap_predicate_op176_store_state4)
    begin
                ap_enable_operation_176 <= (ap_predicate_op176_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_177_assign_proc : process(ap_predicate_op177_store_state4)
    begin
                ap_enable_operation_177 <= (ap_predicate_op177_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_178_assign_proc : process(ap_predicate_op178_store_state4)
    begin
                ap_enable_operation_178 <= (ap_predicate_op178_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_198_assign_proc : process(ap_predicate_op198_store_state4)
    begin
                ap_enable_operation_198 <= (ap_predicate_op198_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_199_assign_proc : process(ap_predicate_op199_store_state4)
    begin
                ap_enable_operation_199 <= (ap_predicate_op199_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_200_assign_proc : process(ap_predicate_op200_store_state4)
    begin
                ap_enable_operation_200 <= (ap_predicate_op200_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_201_assign_proc : process(ap_predicate_op201_store_state4)
    begin
                ap_enable_operation_201 <= (ap_predicate_op201_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_208_assign_proc : process(ap_predicate_op208_load_state5)
    begin
                ap_enable_operation_208 <= (ap_predicate_op208_load_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_209_assign_proc : process(ap_predicate_op209_load_state5)
    begin
                ap_enable_operation_209 <= (ap_predicate_op209_load_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_210_assign_proc : process(ap_predicate_op210_load_state5)
    begin
                ap_enable_operation_210 <= (ap_predicate_op210_load_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_211_assign_proc : process(ap_predicate_op211_load_state5)
    begin
                ap_enable_operation_211 <= (ap_predicate_op211_load_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_212_assign_proc : process(ap_predicate_op212_store_state5)
    begin
                ap_enable_operation_212 <= (ap_predicate_op212_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_214_assign_proc : process(ap_predicate_op214_store_state5)
    begin
                ap_enable_operation_214 <= (ap_predicate_op214_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_216_assign_proc : process(ap_predicate_op216_store_state5)
    begin
                ap_enable_operation_216 <= (ap_predicate_op216_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_218_assign_proc : process(ap_predicate_op218_store_state5)
    begin
                ap_enable_operation_218 <= (ap_predicate_op218_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_220_assign_proc : process(ap_predicate_op220_store_state5)
    begin
                ap_enable_operation_220 <= (ap_predicate_op220_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_222_assign_proc : process(ap_predicate_op222_store_state5)
    begin
                ap_enable_operation_222 <= (ap_predicate_op222_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_224_assign_proc : process(ap_predicate_op224_store_state5)
    begin
                ap_enable_operation_224 <= (ap_predicate_op224_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_226_assign_proc : process(ap_predicate_op226_store_state5)
    begin
                ap_enable_operation_226 <= (ap_predicate_op226_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_97_assign_proc : process(ap_predicate_op97_load_state3)
    begin
                ap_enable_operation_97 <= (ap_predicate_op97_load_state3 = ap_const_boolean_1);
    end process;


    ap_enable_operation_99_assign_proc : process(ap_predicate_op99_load_state3)
    begin
                ap_enable_operation_99 <= (ap_predicate_op99_load_state3 = ap_const_boolean_1);
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_state3_pp0_iter0_stage1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0)
    begin
                ap_enable_state3_pp0_iter0_stage1 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_enable_state4_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1)
    begin
                ap_enable_state4_pp0_iter1_stage0 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_enable_state5_pp0_iter1_stage1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter1)
    begin
                ap_enable_state5_pp0_iter1_stage1 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_i_phi_fu_399_p4_assign_proc : process(tmp_reg_891, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, i_reg_395, i_s_reg_895)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_reg_891 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_i_phi_fu_399_p4 <= i_s_reg_895;
        else 
            ap_phi_mux_i_phi_fu_399_p4 <= i_reg_395;
        end if; 
    end process;


    ap_predicate_op101_load_state3_assign_proc : process(tmp_reg_891, tmp_s_reg_900, tmp_184_reg_904)
    begin
                ap_predicate_op101_load_state3 <= ((tmp_184_reg_904 = ap_const_lv1_1) and (tmp_s_reg_900 = ap_const_lv1_0) and (tmp_reg_891 = ap_const_lv1_0));
    end process;


    ap_predicate_op103_load_state3_assign_proc : process(tmp_reg_891, tmp_s_reg_900, tmp_184_reg_904)
    begin
                ap_predicate_op103_load_state3 <= ((tmp_184_reg_904 = ap_const_lv1_1) and (tmp_s_reg_900 = ap_const_lv1_0) and (tmp_reg_891 = ap_const_lv1_0));
    end process;


    ap_predicate_op111_read_state3_assign_proc : process(tmp_reg_891, tmp_s_reg_900, or_cond_reg_941)
    begin
                ap_predicate_op111_read_state3 <= ((or_cond_reg_941 = ap_const_lv1_1) and (tmp_s_reg_900 = ap_const_lv1_0) and (tmp_reg_891 = ap_const_lv1_0));
    end process;


    ap_predicate_op129_read_state3_assign_proc : process(tmp_reg_891, tmp_s_reg_900)
    begin
                ap_predicate_op129_read_state3 <= ((tmp_s_reg_900 = ap_const_lv1_1) and (tmp_reg_891 = ap_const_lv1_0));
    end process;


    ap_predicate_op148_load_state4_assign_proc : process(tmp_s_reg_900, tmp_184_reg_904)
    begin
                ap_predicate_op148_load_state4 <= ((tmp_184_reg_904 = ap_const_lv1_1) and (tmp_s_reg_900 = ap_const_lv1_0));
    end process;


    ap_predicate_op149_load_state4_assign_proc : process(tmp_s_reg_900, tmp_184_reg_904)
    begin
                ap_predicate_op149_load_state4 <= ((tmp_184_reg_904 = ap_const_lv1_1) and (tmp_s_reg_900 = ap_const_lv1_0));
    end process;


    ap_predicate_op150_load_state4_assign_proc : process(tmp_s_reg_900, tmp_184_reg_904)
    begin
                ap_predicate_op150_load_state4 <= ((tmp_184_reg_904 = ap_const_lv1_1) and (tmp_s_reg_900 = ap_const_lv1_0));
    end process;


    ap_predicate_op151_load_state4_assign_proc : process(tmp_s_reg_900, tmp_184_reg_904)
    begin
                ap_predicate_op151_load_state4 <= ((tmp_184_reg_904 = ap_const_lv1_1) and (tmp_s_reg_900 = ap_const_lv1_0));
    end process;


    ap_predicate_op153_load_state4_assign_proc : process(tmp_s_reg_900, tmp_184_reg_904)
    begin
                ap_predicate_op153_load_state4 <= ((tmp_184_reg_904 = ap_const_lv1_1) and (tmp_s_reg_900 = ap_const_lv1_0));
    end process;


    ap_predicate_op155_load_state4_assign_proc : process(tmp_s_reg_900, tmp_184_reg_904)
    begin
                ap_predicate_op155_load_state4 <= ((tmp_184_reg_904 = ap_const_lv1_1) and (tmp_s_reg_900 = ap_const_lv1_0));
    end process;


    ap_predicate_op157_load_state4_assign_proc : process(tmp_s_reg_900, tmp_184_reg_904)
    begin
                ap_predicate_op157_load_state4 <= ((tmp_184_reg_904 = ap_const_lv1_1) and (tmp_s_reg_900 = ap_const_lv1_0));
    end process;


    ap_predicate_op159_load_state4_assign_proc : process(tmp_s_reg_900, tmp_184_reg_904)
    begin
                ap_predicate_op159_load_state4 <= ((tmp_184_reg_904 = ap_const_lv1_1) and (tmp_s_reg_900 = ap_const_lv1_0));
    end process;


    ap_predicate_op169_read_state4_assign_proc : process(tmp_s_reg_900, or_cond_reg_941)
    begin
                ap_predicate_op169_read_state4 <= ((or_cond_reg_941 = ap_const_lv1_1) and (tmp_s_reg_900 = ap_const_lv1_0));
    end process;


    ap_predicate_op175_store_state4_assign_proc : process(tmp_s_reg_900, or_cond_reg_941, tmp_1376_fu_783_p1)
    begin
                ap_predicate_op175_store_state4 <= ((or_cond_reg_941 = ap_const_lv1_1) and (tmp_s_reg_900 = ap_const_lv1_0) and (tmp_1376_fu_783_p1 = ap_const_lv2_2));
    end process;


    ap_predicate_op176_store_state4_assign_proc : process(tmp_s_reg_900, or_cond_reg_941, tmp_1376_fu_783_p1)
    begin
                ap_predicate_op176_store_state4 <= ((or_cond_reg_941 = ap_const_lv1_1) and (tmp_s_reg_900 = ap_const_lv1_0) and (tmp_1376_fu_783_p1 = ap_const_lv2_1));
    end process;


    ap_predicate_op177_store_state4_assign_proc : process(tmp_s_reg_900, or_cond_reg_941, tmp_1376_fu_783_p1)
    begin
                ap_predicate_op177_store_state4 <= ((or_cond_reg_941 = ap_const_lv1_1) and (tmp_s_reg_900 = ap_const_lv1_0) and (tmp_1376_fu_783_p1 = ap_const_lv2_0));
    end process;


    ap_predicate_op178_store_state4_assign_proc : process(tmp_s_reg_900, or_cond_reg_941, tmp_1376_fu_783_p1)
    begin
                ap_predicate_op178_store_state4 <= ((or_cond_reg_941 = ap_const_lv1_1) and (tmp_s_reg_900 = ap_const_lv1_0) and (tmp_1376_fu_783_p1 = ap_const_lv2_3));
    end process;


    ap_predicate_op198_store_state4_assign_proc : process(tmp_s_reg_900, tmp_1372_fu_799_p1)
    begin
                ap_predicate_op198_store_state4 <= ((tmp_s_reg_900 = ap_const_lv1_1) and (tmp_1372_fu_799_p1 = ap_const_lv2_2));
    end process;


    ap_predicate_op199_store_state4_assign_proc : process(tmp_s_reg_900, tmp_1372_fu_799_p1)
    begin
                ap_predicate_op199_store_state4 <= ((tmp_s_reg_900 = ap_const_lv1_1) and (tmp_1372_fu_799_p1 = ap_const_lv2_1));
    end process;


    ap_predicate_op200_store_state4_assign_proc : process(tmp_s_reg_900, tmp_1372_fu_799_p1)
    begin
                ap_predicate_op200_store_state4 <= ((tmp_s_reg_900 = ap_const_lv1_1) and (tmp_1372_fu_799_p1 = ap_const_lv2_0));
    end process;


    ap_predicate_op201_store_state4_assign_proc : process(tmp_s_reg_900, tmp_1372_fu_799_p1)
    begin
                ap_predicate_op201_store_state4 <= ((tmp_s_reg_900 = ap_const_lv1_1) and (tmp_1372_fu_799_p1 = ap_const_lv2_3));
    end process;


    ap_predicate_op207_write_state5_assign_proc : process(tmp_s_reg_900_pp0_iter1_reg, tmp_184_reg_904_pp0_iter1_reg)
    begin
                ap_predicate_op207_write_state5 <= ((tmp_184_reg_904_pp0_iter1_reg = ap_const_lv1_1) and (tmp_s_reg_900_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op208_load_state5_assign_proc : process(tmp_s_reg_900_pp0_iter1_reg, tmp_184_reg_904_pp0_iter1_reg)
    begin
                ap_predicate_op208_load_state5 <= ((tmp_184_reg_904_pp0_iter1_reg = ap_const_lv1_1) and (tmp_s_reg_900_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op209_load_state5_assign_proc : process(tmp_s_reg_900_pp0_iter1_reg, tmp_184_reg_904_pp0_iter1_reg)
    begin
                ap_predicate_op209_load_state5 <= ((tmp_184_reg_904_pp0_iter1_reg = ap_const_lv1_1) and (tmp_s_reg_900_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op210_load_state5_assign_proc : process(tmp_s_reg_900_pp0_iter1_reg, tmp_184_reg_904_pp0_iter1_reg)
    begin
                ap_predicate_op210_load_state5 <= ((tmp_184_reg_904_pp0_iter1_reg = ap_const_lv1_1) and (tmp_s_reg_900_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op211_load_state5_assign_proc : process(tmp_s_reg_900_pp0_iter1_reg, tmp_184_reg_904_pp0_iter1_reg)
    begin
                ap_predicate_op211_load_state5 <= ((tmp_184_reg_904_pp0_iter1_reg = ap_const_lv1_1) and (tmp_s_reg_900_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op212_store_state5_assign_proc : process(tmp_s_reg_900_pp0_iter1_reg, or_cond_reg_941_pp0_iter1_reg, tmp_1376_reg_1033)
    begin
                ap_predicate_op212_store_state5 <= ((or_cond_reg_941_pp0_iter1_reg = ap_const_lv1_1) and (tmp_s_reg_900_pp0_iter1_reg = ap_const_lv1_0) and (tmp_1376_reg_1033 = ap_const_lv2_2));
    end process;


    ap_predicate_op214_store_state5_assign_proc : process(tmp_s_reg_900_pp0_iter1_reg, or_cond_reg_941_pp0_iter1_reg, tmp_1376_reg_1033)
    begin
                ap_predicate_op214_store_state5 <= ((or_cond_reg_941_pp0_iter1_reg = ap_const_lv1_1) and (tmp_s_reg_900_pp0_iter1_reg = ap_const_lv1_0) and (tmp_1376_reg_1033 = ap_const_lv2_1));
    end process;


    ap_predicate_op216_store_state5_assign_proc : process(tmp_s_reg_900_pp0_iter1_reg, or_cond_reg_941_pp0_iter1_reg, tmp_1376_reg_1033)
    begin
                ap_predicate_op216_store_state5 <= ((or_cond_reg_941_pp0_iter1_reg = ap_const_lv1_1) and (tmp_s_reg_900_pp0_iter1_reg = ap_const_lv1_0) and (tmp_1376_reg_1033 = ap_const_lv2_0));
    end process;


    ap_predicate_op218_store_state5_assign_proc : process(tmp_s_reg_900_pp0_iter1_reg, or_cond_reg_941_pp0_iter1_reg, tmp_1376_reg_1033)
    begin
                ap_predicate_op218_store_state5 <= ((or_cond_reg_941_pp0_iter1_reg = ap_const_lv1_1) and (tmp_s_reg_900_pp0_iter1_reg = ap_const_lv1_0) and (tmp_1376_reg_1033 = ap_const_lv2_3));
    end process;


    ap_predicate_op220_store_state5_assign_proc : process(tmp_s_reg_900_pp0_iter1_reg, tmp_1372_reg_1057)
    begin
                ap_predicate_op220_store_state5 <= ((tmp_s_reg_900_pp0_iter1_reg = ap_const_lv1_1) and (tmp_1372_reg_1057 = ap_const_lv2_2));
    end process;


    ap_predicate_op222_store_state5_assign_proc : process(tmp_s_reg_900_pp0_iter1_reg, tmp_1372_reg_1057)
    begin
                ap_predicate_op222_store_state5 <= ((tmp_s_reg_900_pp0_iter1_reg = ap_const_lv1_1) and (tmp_1372_reg_1057 = ap_const_lv2_1));
    end process;


    ap_predicate_op224_store_state5_assign_proc : process(tmp_s_reg_900_pp0_iter1_reg, tmp_1372_reg_1057)
    begin
                ap_predicate_op224_store_state5 <= ((tmp_s_reg_900_pp0_iter1_reg = ap_const_lv1_1) and (tmp_1372_reg_1057 = ap_const_lv2_0));
    end process;


    ap_predicate_op226_store_state5_assign_proc : process(tmp_s_reg_900_pp0_iter1_reg, tmp_1372_reg_1057)
    begin
                ap_predicate_op226_store_state5 <= ((tmp_s_reg_900_pp0_iter1_reg = ap_const_lv1_1) and (tmp_1372_reg_1057 = ap_const_lv2_3));
    end process;


    ap_predicate_op229_write_state6_assign_proc : process(tmp_s_reg_900_pp0_iter1_reg, tmp_184_reg_904_pp0_iter1_reg)
    begin
                ap_predicate_op229_write_state6 <= ((tmp_184_reg_904_pp0_iter1_reg = ap_const_lv1_1) and (tmp_s_reg_900_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op97_load_state3_assign_proc : process(tmp_reg_891, tmp_s_reg_900, tmp_184_reg_904)
    begin
                ap_predicate_op97_load_state3 <= ((tmp_184_reg_904 = ap_const_lv1_1) and (tmp_s_reg_900 = ap_const_lv1_0) and (tmp_reg_891 = ap_const_lv1_0));
    end process;


    ap_predicate_op99_load_state3_assign_proc : process(tmp_reg_891, tmp_s_reg_900, tmp_184_reg_904)
    begin
                ap_predicate_op99_load_state3 <= ((tmp_184_reg_904 = ap_const_lv1_1) and (tmp_s_reg_900 = ap_const_lv1_0) and (tmp_reg_891 = ap_const_lv1_0));
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    counter_internal_blo_8_fu_689_p2 <= std_logic_vector(unsigned(counter_internal_blo_fu_114) + unsigned(ap_const_lv32_1));
    current_line_in_bloc_fu_586_p2 <= std_logic_vector(unsigned(ofm_x_1_fu_86) + unsigned(k_x_1_fu_98));
    grp_fu_440_p2 <= std_logic_vector(unsigned(current_line_1_fu_110) + unsigned(ap_const_lv32_1));
    grp_fu_449_p2 <= std_logic_vector(unsigned(read_block_1_fu_102) + unsigned(ap_const_lv32_1));
    grp_fu_455_p2 <= std_logic_vector(unsigned(current_block_write_1_fu_106) + unsigned(ap_const_lv32_1));
    grp_fu_490_p2 <= "1" when (reg_466 = ap_const_lv32_20) else "0";
    grp_fu_501_p2 <= "1" when (reg_486 = ap_const_lv32_4) else "0";
    grp_fu_507_p3 <= 
        ap_const_lv32_0 when (grp_fu_501_p2(0) = '1') else 
        reg_486;
    i_s_fu_546_p2 <= std_logic_vector(unsigned(ap_phi_mux_i_phi_fu_399_p4) + unsigned(ap_const_lv14_1));
    icmp_fu_674_p2 <= "1" when (tmp_1375_fu_664_p4 = ap_const_lv27_0) else "0";

    in_V_V_blk_n_assign_proc : process(in_V_V_empty_n, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, tmp_reg_891, tmp_s_reg_900, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, or_cond_reg_941)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (or_cond_reg_941 = ap_const_lv1_1) and (tmp_s_reg_900 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_s_reg_900 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((or_cond_reg_941 = ap_const_lv1_1) and (tmp_s_reg_900 = ap_const_lv1_0) and (tmp_reg_891 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((tmp_s_reg_900 = ap_const_lv1_1) and (tmp_reg_891 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            in_V_V_blk_n <= in_V_V_empty_n;
        else 
            in_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_V_V_read_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, tmp_s_reg_900, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op169_read_state4, ap_block_pp0_stage0_11001, ap_predicate_op111_read_state3, ap_predicate_op129_read_state3, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_predicate_op169_read_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_s_reg_900 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op129_read_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_predicate_op111_read_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            in_V_V_read <= ap_const_logic_1;
        else 
            in_V_V_read <= ap_const_logic_0;
        end if; 
    end process;

    inp_3_fu_742_p2 <= std_logic_vector(unsigned(inp_1_fu_94) + unsigned(ap_const_lv32_1));
    inputBuf_0_0_V_address0 <= tmp_188_fu_695_p1(5 - 1 downto 0);

    inputBuf_0_0_V_address1_assign_proc : process(tmp_s_reg_900, tmp_1372_fu_799_p1, tmp_196_fu_771_p1, tmp_183_fu_787_p1, ap_condition_536, ap_condition_67)
    begin
        if ((ap_const_boolean_1 = ap_condition_67)) then
            if (((tmp_s_reg_900 = ap_const_lv1_1) and (tmp_1372_fu_799_p1 = ap_const_lv2_0))) then 
                inputBuf_0_0_V_address1 <= tmp_183_fu_787_p1(5 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_536)) then 
                inputBuf_0_0_V_address1 <= tmp_196_fu_771_p1(5 - 1 downto 0);
            else 
                inputBuf_0_0_V_address1 <= "XXXXX";
            end if;
        else 
            inputBuf_0_0_V_address1 <= "XXXXX";
        end if; 
    end process;


    inputBuf_0_0_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
            inputBuf_0_0_V_ce0 <= ap_const_logic_1;
        else 
            inputBuf_0_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_0_0_V_ce1_assign_proc : process(tmp_s_reg_900, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, or_cond_reg_941, ap_block_pp0_stage0_11001, tmp_1376_fu_783_p1, tmp_1372_fu_799_p1)
    begin
        if ((((or_cond_reg_941 = ap_const_lv1_1) and (tmp_s_reg_900 = ap_const_lv1_0) and (tmp_1376_fu_783_p1 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_s_reg_900 = ap_const_lv1_1) and (tmp_1372_fu_799_p1 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            inputBuf_0_0_V_ce1 <= ap_const_logic_1;
        else 
            inputBuf_0_0_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_0_0_V_we1_assign_proc : process(tmp_s_reg_900, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, or_cond_reg_941, ap_block_pp0_stage0_11001, tmp_1376_fu_783_p1, tmp_1372_fu_799_p1)
    begin
        if ((((or_cond_reg_941 = ap_const_lv1_1) and (tmp_s_reg_900 = ap_const_lv1_0) and (tmp_1376_fu_783_p1 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_s_reg_900 = ap_const_lv1_1) and (tmp_1372_fu_799_p1 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            inputBuf_0_0_V_we1 <= ap_const_logic_1;
        else 
            inputBuf_0_0_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    inputBuf_0_1_V_address0 <= tmp_188_reg_951(5 - 1 downto 0);

    inputBuf_0_1_V_address1_assign_proc : process(tmp_s_reg_900_pp0_iter1_reg, inputBuf_0_1_V_add_8_reg_1037, tmp_1372_reg_1057, inputBuf_0_1_V_add_reg_1061, ap_condition_581, ap_condition_82)
    begin
        if ((ap_const_boolean_1 = ap_condition_82)) then
            if (((tmp_s_reg_900_pp0_iter1_reg = ap_const_lv1_1) and (tmp_1372_reg_1057 = ap_const_lv2_0))) then 
                inputBuf_0_1_V_address1 <= inputBuf_0_1_V_add_reg_1061;
            elsif ((ap_const_boolean_1 = ap_condition_581)) then 
                inputBuf_0_1_V_address1 <= inputBuf_0_1_V_add_8_reg_1037;
            else 
                inputBuf_0_1_V_address1 <= "XXXXX";
            end if;
        else 
            inputBuf_0_1_V_address1 <= "XXXXX";
        end if; 
    end process;


    inputBuf_0_1_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            inputBuf_0_1_V_ce0 <= ap_const_logic_1;
        else 
            inputBuf_0_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_0_1_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter1, tmp_s_reg_900_pp0_iter1_reg, ap_block_pp0_stage1_11001, or_cond_reg_941_pp0_iter1_reg, tmp_1376_reg_1033, tmp_1372_reg_1057)
    begin
        if ((((or_cond_reg_941_pp0_iter1_reg = ap_const_lv1_1) and (tmp_s_reg_900_pp0_iter1_reg = ap_const_lv1_0) and (tmp_1376_reg_1033 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((tmp_s_reg_900_pp0_iter1_reg = ap_const_lv1_1) and (tmp_1372_reg_1057 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            inputBuf_0_1_V_ce1 <= ap_const_logic_1;
        else 
            inputBuf_0_1_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_0_1_V_we1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter1, tmp_s_reg_900_pp0_iter1_reg, ap_block_pp0_stage1_11001, or_cond_reg_941_pp0_iter1_reg, tmp_1376_reg_1033, tmp_1372_reg_1057)
    begin
        if ((((or_cond_reg_941_pp0_iter1_reg = ap_const_lv1_1) and (tmp_s_reg_900_pp0_iter1_reg = ap_const_lv1_0) and (tmp_1376_reg_1033 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((tmp_s_reg_900_pp0_iter1_reg = ap_const_lv1_1) and (tmp_1372_reg_1057 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            inputBuf_0_1_V_we1 <= ap_const_logic_1;
        else 
            inputBuf_0_1_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    inputBuf_1_0_V_address0 <= tmp_188_fu_695_p1(5 - 1 downto 0);

    inputBuf_1_0_V_address1_assign_proc : process(tmp_s_reg_900, tmp_1372_fu_799_p1, tmp_196_fu_771_p1, tmp_183_fu_787_p1, ap_condition_67, ap_condition_547)
    begin
        if ((ap_const_boolean_1 = ap_condition_67)) then
            if (((tmp_s_reg_900 = ap_const_lv1_1) and (tmp_1372_fu_799_p1 = ap_const_lv2_1))) then 
                inputBuf_1_0_V_address1 <= tmp_183_fu_787_p1(5 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_547)) then 
                inputBuf_1_0_V_address1 <= tmp_196_fu_771_p1(5 - 1 downto 0);
            else 
                inputBuf_1_0_V_address1 <= "XXXXX";
            end if;
        else 
            inputBuf_1_0_V_address1 <= "XXXXX";
        end if; 
    end process;


    inputBuf_1_0_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
            inputBuf_1_0_V_ce0 <= ap_const_logic_1;
        else 
            inputBuf_1_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_1_0_V_ce1_assign_proc : process(tmp_s_reg_900, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, or_cond_reg_941, ap_block_pp0_stage0_11001, tmp_1376_fu_783_p1, tmp_1372_fu_799_p1)
    begin
        if ((((or_cond_reg_941 = ap_const_lv1_1) and (tmp_s_reg_900 = ap_const_lv1_0) and (tmp_1376_fu_783_p1 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_s_reg_900 = ap_const_lv1_1) and (tmp_1372_fu_799_p1 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            inputBuf_1_0_V_ce1 <= ap_const_logic_1;
        else 
            inputBuf_1_0_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_1_0_V_we1_assign_proc : process(tmp_s_reg_900, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, or_cond_reg_941, ap_block_pp0_stage0_11001, tmp_1376_fu_783_p1, tmp_1372_fu_799_p1)
    begin
        if ((((or_cond_reg_941 = ap_const_lv1_1) and (tmp_s_reg_900 = ap_const_lv1_0) and (tmp_1376_fu_783_p1 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_s_reg_900 = ap_const_lv1_1) and (tmp_1372_fu_799_p1 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            inputBuf_1_0_V_we1 <= ap_const_logic_1;
        else 
            inputBuf_1_0_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    inputBuf_1_1_V_address0 <= tmp_188_reg_951(5 - 1 downto 0);

    inputBuf_1_1_V_address1_assign_proc : process(tmp_s_reg_900_pp0_iter1_reg, inputBuf_1_1_V_add_8_reg_1042, tmp_1372_reg_1057, inputBuf_1_1_V_add_reg_1066, ap_condition_82, ap_condition_592)
    begin
        if ((ap_const_boolean_1 = ap_condition_82)) then
            if (((tmp_s_reg_900_pp0_iter1_reg = ap_const_lv1_1) and (tmp_1372_reg_1057 = ap_const_lv2_1))) then 
                inputBuf_1_1_V_address1 <= inputBuf_1_1_V_add_reg_1066;
            elsif ((ap_const_boolean_1 = ap_condition_592)) then 
                inputBuf_1_1_V_address1 <= inputBuf_1_1_V_add_8_reg_1042;
            else 
                inputBuf_1_1_V_address1 <= "XXXXX";
            end if;
        else 
            inputBuf_1_1_V_address1 <= "XXXXX";
        end if; 
    end process;


    inputBuf_1_1_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            inputBuf_1_1_V_ce0 <= ap_const_logic_1;
        else 
            inputBuf_1_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_1_1_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter1, tmp_s_reg_900_pp0_iter1_reg, ap_block_pp0_stage1_11001, or_cond_reg_941_pp0_iter1_reg, tmp_1376_reg_1033, tmp_1372_reg_1057)
    begin
        if ((((or_cond_reg_941_pp0_iter1_reg = ap_const_lv1_1) and (tmp_s_reg_900_pp0_iter1_reg = ap_const_lv1_0) and (tmp_1376_reg_1033 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((tmp_s_reg_900_pp0_iter1_reg = ap_const_lv1_1) and (tmp_1372_reg_1057 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            inputBuf_1_1_V_ce1 <= ap_const_logic_1;
        else 
            inputBuf_1_1_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_1_1_V_we1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter1, tmp_s_reg_900_pp0_iter1_reg, ap_block_pp0_stage1_11001, or_cond_reg_941_pp0_iter1_reg, tmp_1376_reg_1033, tmp_1372_reg_1057)
    begin
        if ((((or_cond_reg_941_pp0_iter1_reg = ap_const_lv1_1) and (tmp_s_reg_900_pp0_iter1_reg = ap_const_lv1_0) and (tmp_1376_reg_1033 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((tmp_s_reg_900_pp0_iter1_reg = ap_const_lv1_1) and (tmp_1372_reg_1057 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            inputBuf_1_1_V_we1 <= ap_const_logic_1;
        else 
            inputBuf_1_1_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    inputBuf_2_0_V_address0 <= tmp_188_fu_695_p1(5 - 1 downto 0);

    inputBuf_2_0_V_address1_assign_proc : process(tmp_s_reg_900, tmp_1372_fu_799_p1, tmp_196_fu_771_p1, tmp_183_fu_787_p1, ap_condition_67, ap_condition_558)
    begin
        if ((ap_const_boolean_1 = ap_condition_67)) then
            if (((tmp_s_reg_900 = ap_const_lv1_1) and (tmp_1372_fu_799_p1 = ap_const_lv2_2))) then 
                inputBuf_2_0_V_address1 <= tmp_183_fu_787_p1(5 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_558)) then 
                inputBuf_2_0_V_address1 <= tmp_196_fu_771_p1(5 - 1 downto 0);
            else 
                inputBuf_2_0_V_address1 <= "XXXXX";
            end if;
        else 
            inputBuf_2_0_V_address1 <= "XXXXX";
        end if; 
    end process;


    inputBuf_2_0_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
            inputBuf_2_0_V_ce0 <= ap_const_logic_1;
        else 
            inputBuf_2_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_2_0_V_ce1_assign_proc : process(tmp_s_reg_900, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, or_cond_reg_941, ap_block_pp0_stage0_11001, tmp_1376_fu_783_p1, tmp_1372_fu_799_p1)
    begin
        if ((((or_cond_reg_941 = ap_const_lv1_1) and (tmp_s_reg_900 = ap_const_lv1_0) and (tmp_1376_fu_783_p1 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_s_reg_900 = ap_const_lv1_1) and (tmp_1372_fu_799_p1 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            inputBuf_2_0_V_ce1 <= ap_const_logic_1;
        else 
            inputBuf_2_0_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_2_0_V_we1_assign_proc : process(tmp_s_reg_900, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, or_cond_reg_941, ap_block_pp0_stage0_11001, tmp_1376_fu_783_p1, tmp_1372_fu_799_p1)
    begin
        if ((((or_cond_reg_941 = ap_const_lv1_1) and (tmp_s_reg_900 = ap_const_lv1_0) and (tmp_1376_fu_783_p1 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_s_reg_900 = ap_const_lv1_1) and (tmp_1372_fu_799_p1 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            inputBuf_2_0_V_we1 <= ap_const_logic_1;
        else 
            inputBuf_2_0_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    inputBuf_2_1_V_address0 <= tmp_188_reg_951(5 - 1 downto 0);

    inputBuf_2_1_V_address1_assign_proc : process(tmp_s_reg_900_pp0_iter1_reg, inputBuf_2_1_V_add_8_reg_1047, tmp_1372_reg_1057, inputBuf_2_1_V_add_reg_1071, ap_condition_82, ap_condition_602)
    begin
        if ((ap_const_boolean_1 = ap_condition_82)) then
            if (((tmp_s_reg_900_pp0_iter1_reg = ap_const_lv1_1) and (tmp_1372_reg_1057 = ap_const_lv2_2))) then 
                inputBuf_2_1_V_address1 <= inputBuf_2_1_V_add_reg_1071;
            elsif ((ap_const_boolean_1 = ap_condition_602)) then 
                inputBuf_2_1_V_address1 <= inputBuf_2_1_V_add_8_reg_1047;
            else 
                inputBuf_2_1_V_address1 <= "XXXXX";
            end if;
        else 
            inputBuf_2_1_V_address1 <= "XXXXX";
        end if; 
    end process;


    inputBuf_2_1_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            inputBuf_2_1_V_ce0 <= ap_const_logic_1;
        else 
            inputBuf_2_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_2_1_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter1, tmp_s_reg_900_pp0_iter1_reg, ap_block_pp0_stage1_11001, or_cond_reg_941_pp0_iter1_reg, tmp_1376_reg_1033, tmp_1372_reg_1057)
    begin
        if ((((or_cond_reg_941_pp0_iter1_reg = ap_const_lv1_1) and (tmp_s_reg_900_pp0_iter1_reg = ap_const_lv1_0) and (tmp_1376_reg_1033 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((tmp_s_reg_900_pp0_iter1_reg = ap_const_lv1_1) and (tmp_1372_reg_1057 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            inputBuf_2_1_V_ce1 <= ap_const_logic_1;
        else 
            inputBuf_2_1_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_2_1_V_we1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter1, tmp_s_reg_900_pp0_iter1_reg, ap_block_pp0_stage1_11001, or_cond_reg_941_pp0_iter1_reg, tmp_1376_reg_1033, tmp_1372_reg_1057)
    begin
        if ((((or_cond_reg_941_pp0_iter1_reg = ap_const_lv1_1) and (tmp_s_reg_900_pp0_iter1_reg = ap_const_lv1_0) and (tmp_1376_reg_1033 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((tmp_s_reg_900_pp0_iter1_reg = ap_const_lv1_1) and (tmp_1372_reg_1057 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            inputBuf_2_1_V_we1 <= ap_const_logic_1;
        else 
            inputBuf_2_1_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    inputBuf_3_0_V_address0 <= tmp_188_fu_695_p1(5 - 1 downto 0);

    inputBuf_3_0_V_address1_assign_proc : process(tmp_s_reg_900, tmp_1372_fu_799_p1, tmp_196_fu_771_p1, tmp_183_fu_787_p1, ap_condition_67, ap_condition_569)
    begin
        if ((ap_const_boolean_1 = ap_condition_67)) then
            if (((tmp_s_reg_900 = ap_const_lv1_1) and (tmp_1372_fu_799_p1 = ap_const_lv2_3))) then 
                inputBuf_3_0_V_address1 <= tmp_183_fu_787_p1(5 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_569)) then 
                inputBuf_3_0_V_address1 <= tmp_196_fu_771_p1(5 - 1 downto 0);
            else 
                inputBuf_3_0_V_address1 <= "XXXXX";
            end if;
        else 
            inputBuf_3_0_V_address1 <= "XXXXX";
        end if; 
    end process;


    inputBuf_3_0_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
            inputBuf_3_0_V_ce0 <= ap_const_logic_1;
        else 
            inputBuf_3_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_3_0_V_ce1_assign_proc : process(tmp_s_reg_900, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, or_cond_reg_941, ap_block_pp0_stage0_11001, tmp_1376_fu_783_p1, tmp_1372_fu_799_p1)
    begin
        if ((((or_cond_reg_941 = ap_const_lv1_1) and (tmp_s_reg_900 = ap_const_lv1_0) and (tmp_1376_fu_783_p1 = ap_const_lv2_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_s_reg_900 = ap_const_lv1_1) and (tmp_1372_fu_799_p1 = ap_const_lv2_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            inputBuf_3_0_V_ce1 <= ap_const_logic_1;
        else 
            inputBuf_3_0_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_3_0_V_we1_assign_proc : process(tmp_s_reg_900, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, or_cond_reg_941, ap_block_pp0_stage0_11001, tmp_1376_fu_783_p1, tmp_1372_fu_799_p1)
    begin
        if ((((or_cond_reg_941 = ap_const_lv1_1) and (tmp_s_reg_900 = ap_const_lv1_0) and (tmp_1376_fu_783_p1 = ap_const_lv2_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_s_reg_900 = ap_const_lv1_1) and (tmp_1372_fu_799_p1 = ap_const_lv2_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            inputBuf_3_0_V_we1 <= ap_const_logic_1;
        else 
            inputBuf_3_0_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    inputBuf_3_1_V_address0 <= tmp_188_reg_951(5 - 1 downto 0);

    inputBuf_3_1_V_address1_assign_proc : process(tmp_s_reg_900_pp0_iter1_reg, inputBuf_3_1_V_add_8_reg_1052, tmp_1372_reg_1057, inputBuf_3_1_V_add_reg_1076, ap_condition_82, ap_condition_612)
    begin
        if ((ap_const_boolean_1 = ap_condition_82)) then
            if (((tmp_s_reg_900_pp0_iter1_reg = ap_const_lv1_1) and (tmp_1372_reg_1057 = ap_const_lv2_3))) then 
                inputBuf_3_1_V_address1 <= inputBuf_3_1_V_add_reg_1076;
            elsif ((ap_const_boolean_1 = ap_condition_612)) then 
                inputBuf_3_1_V_address1 <= inputBuf_3_1_V_add_8_reg_1052;
            else 
                inputBuf_3_1_V_address1 <= "XXXXX";
            end if;
        else 
            inputBuf_3_1_V_address1 <= "XXXXX";
        end if; 
    end process;


    inputBuf_3_1_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            inputBuf_3_1_V_ce0 <= ap_const_logic_1;
        else 
            inputBuf_3_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_3_1_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter1, tmp_s_reg_900_pp0_iter1_reg, ap_block_pp0_stage1_11001, or_cond_reg_941_pp0_iter1_reg, tmp_1376_reg_1033, tmp_1372_reg_1057)
    begin
        if ((((or_cond_reg_941_pp0_iter1_reg = ap_const_lv1_1) and (tmp_s_reg_900_pp0_iter1_reg = ap_const_lv1_0) and (tmp_1376_reg_1033 = ap_const_lv2_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((tmp_s_reg_900_pp0_iter1_reg = ap_const_lv1_1) and (tmp_1372_reg_1057 = ap_const_lv2_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            inputBuf_3_1_V_ce1 <= ap_const_logic_1;
        else 
            inputBuf_3_1_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_3_1_V_we1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter1, tmp_s_reg_900_pp0_iter1_reg, ap_block_pp0_stage1_11001, or_cond_reg_941_pp0_iter1_reg, tmp_1376_reg_1033, tmp_1372_reg_1057)
    begin
        if ((((or_cond_reg_941_pp0_iter1_reg = ap_const_lv1_1) and (tmp_s_reg_900_pp0_iter1_reg = ap_const_lv1_0) and (tmp_1376_reg_1033 = ap_const_lv2_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((tmp_s_reg_900_pp0_iter1_reg = ap_const_lv1_1) and (tmp_1372_reg_1057 = ap_const_lv2_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            inputBuf_3_1_V_we1 <= ap_const_logic_1;
        else 
            inputBuf_3_1_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_x_6_fu_592_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) + unsigned(k_x_1_fu_98));
    k_y_6_fu_580_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) + unsigned(k_y_1_fu_90));
    ofm_x_4_fu_623_p2 <= std_logic_vector(unsigned(ofm_x_1_fu_86) + unsigned(ap_const_lv32_1));
    ofm_y_4_fu_643_p2 <= std_logic_vector(unsigned(ofm_y_1_fu_82) + unsigned(ap_const_lv32_1));
    or_cond_fu_680_p2 <= (tmp_195_fu_658_p2 and icmp_fu_674_p2);

    out_V_V_blk_n_assign_proc : process(out_V_V_full_n, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, tmp_s_reg_900_pp0_iter1_reg, tmp_184_reg_904_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_184_reg_904_pp0_iter1_reg = ap_const_lv1_1) and (tmp_s_reg_900_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_184_reg_904_pp0_iter1_reg = ap_const_lv1_1) and (tmp_s_reg_900_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            out_V_V_blk_n <= out_V_V_full_n;
        else 
            out_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    out_V_V_din_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_predicate_op229_write_state6, ap_predicate_op207_write_state5, tmp_V_40_fu_803_p6, ap_block_pp0_stage1_01001, tmp_V_41_fu_813_p6, ap_block_pp0_stage0_01001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_predicate_op229_write_state6 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            out_V_V_din <= tmp_V_41_fu_813_p6;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_01001) and (ap_predicate_op207_write_state5 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            out_V_V_din <= tmp_V_40_fu_803_p6;
        else 
            out_V_V_din <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    out_V_V_write_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_predicate_op229_write_state6, ap_block_pp0_stage0_11001, ap_predicate_op207_write_state5, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_predicate_op229_write_state6 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op207_write_state5 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            out_V_V_write <= ap_const_logic_1;
        else 
            out_V_V_write <= ap_const_logic_0;
        end if; 
    end process;

    p_inp_1_fu_702_p3 <= 
        ap_const_lv32_0 when (tmp_194_reg_935(0) = '1') else 
        inp_1_fu_94;
    p_ofm_y_4_fu_709_p3 <= 
        ap_const_lv32_0 when (tmp_194_reg_935(0) = '1') else 
        ofm_y_4_reg_930;
    p_s_fu_730_p3 <= 
        ap_const_lv32_0 when (tmp_202_fu_725_p2(0) = '1') else 
        counter_internal_blo_8_reg_945;
    tmp1_fu_757_p2 <= std_logic_vector(unsigned(ap_const_lv2_1) + unsigned(tmp_1374_fu_753_p1));
    tmp_1372_fu_799_p1 <= current_block_write_1_fu_106(2 - 1 downto 0);
    tmp_1373_fu_576_p1 <= k_y_1_fu_90(2 - 1 downto 0);
    tmp_1374_fu_753_p1 <= current_block_write_1_fu_106(2 - 1 downto 0);
    tmp_1375_fu_664_p4 <= read_block_1_fu_102(31 downto 5);
    tmp_1376_fu_783_p1 <= current_block_write_1_fu_106(2 - 1 downto 0);
    tmp_183_fu_787_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_470),64));
    tmp_184_fu_561_p2 <= "1" when (unsigned(counter_internal_blo_fu_114) < unsigned(ap_const_lv32_10D)) else "0";
    tmp_187_fu_763_p2 <= std_logic_vector(unsigned(tmp1_fu_757_p2) + unsigned(tmp_1373_reg_908));
    tmp_188_fu_695_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(current_line_in_bloc_reg_913),64));
    tmp_189_fu_598_p2 <= "1" when (k_x_6_fu_592_p2 = ap_const_lv32_3) else "0";
    tmp_191_fu_609_p2 <= "1" when (k_y_6_fu_580_p2 = ap_const_lv32_3) else "0";
    tmp_193_fu_629_p2 <= "1" when (ofm_x_4_fu_623_p2 = ap_const_lv32_1E) else "0";
    tmp_194_fu_649_p2 <= "1" when (ofm_y_4_fu_643_p2 = ap_const_lv32_1E) else "0";
    tmp_195_fu_658_p2 <= "1" when (unsigned(counter_internal_blo_fu_114) < unsigned(ap_const_lv32_1F)) else "0";
    tmp_196_fu_771_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_470),64));
    tmp_202_fu_725_p2 <= "1" when (counter_internal_blo_8_reg_945 = ap_const_lv32_10D) else "0";
    tmp_fu_540_p2 <= "1" when (ap_phi_mux_i_phi_fu_399_p4 = ap_const_lv14_2004) else "0";
    tmp_s_fu_552_p2 <= "1" when (unsigned(inp_1_fu_94) < unsigned(ap_const_lv32_60)) else "0";
end behav;
