static inline void F_1 ( unsigned int V_1 , unsigned short V_2 )\r\n{\r\nF_2 ( V_2 & 0xff , V_1 + V_3 ) ;\r\nF_2 ( ( V_2 >> 8 ) & 0xff , V_1 + V_4 ) ;\r\n}\r\nstatic inline void F_3 ( unsigned int V_1 , unsigned short V_5 )\r\n{\r\nF_2 ( V_5 & 0xff , V_1 + V_6 ) ;\r\nF_2 ( ( V_5 >> 8 ) & 0xff , V_1 + V_7 ) ;\r\n}\r\nstatic inline void F_4 ( unsigned int V_1 , unsigned short V_2 , unsigned short V_5 )\r\n{\r\nF_1 ( V_1 , V_2 ) ;\r\nF_3 ( V_1 , V_5 ) ;\r\n}\r\nstatic inline unsigned short F_5 ( unsigned int V_1 )\r\n{\r\nunsigned short V_5 = F_6 ( V_1 + V_6 ) ;\r\nV_5 |= F_6 ( V_1 + V_7 ) << 8 ;\r\nreturn V_5 ;\r\n}\r\nstatic inline unsigned short F_7 ( unsigned int V_1 , unsigned short V_2 )\r\n{\r\nF_1 ( V_1 , V_2 ) ;\r\nreturn F_5 ( V_1 ) ;\r\n}\r\nstatic int F_8 ( unsigned int V_1 , int V_8 , T_1 * V_9 , int V_10 )\r\n{\r\nint V_11 = 0 ;\r\nF_1 ( V_1 , 0x7080 ) ;\r\nwhile ( V_11 < V_10 ) {\r\nF_3 ( V_1 , V_9 [ V_11 ] ) ;\r\nV_11 ++ ;\r\n}\r\nF_4 ( V_1 , 0x7005 , V_11 ) ;\r\nreturn V_11 ;\r\n}\r\nstatic void F_9 ( T_2 * V_12 )\r\n{\r\nif ( ! V_12 ) {\r\nF_10 ( L_1 ) ;\r\nreturn;\r\n}\r\nif ( F_11 ( V_13 , & ( V_12 -> V_14 ) ) )\r\nreturn;\r\ndo {\r\nunsigned int V_1 = V_12 -> V_15 -> V_16 [ 0 ] -> V_17 ;\r\nregister struct V_18 * V_19 ;\r\nint V_10 ;\r\nif ( ! F_12 ( V_12 -> V_15 ) )\r\nbreak;\r\nV_19 = F_13 ( & ( V_12 -> V_20 ) ) ;\r\nif ( ! V_19 ) {\r\nF_14 ( V_13 , & ( V_12 -> V_14 ) ) ;\r\nbreak;\r\n}\r\nV_10 = F_8 ( V_1 , 256 , V_19 -> V_21 , V_19 -> V_10 ) ;\r\nif ( V_10 != V_19 -> V_10 ) {\r\nF_10 ( L_2 ) ;\r\n}\r\nF_15 ( V_19 ) ;\r\nV_12 -> V_22 -> V_23 . V_24 += V_10 ;\r\n} while ( 0 );\r\n}\r\nstatic void F_16 ( T_2 * V_12 )\r\n{\r\nunsigned int V_1 ;\r\nint V_25 = 0 , V_26 ;\r\nif ( ! V_12 ) {\r\nF_10 ( L_1 ) ;\r\nreturn;\r\n}\r\nV_1 = V_12 -> V_15 -> V_16 [ 0 ] -> V_17 ;\r\nV_26 = F_7 ( V_1 , 0x7006 ) ;\r\nF_1 ( V_1 , 0x7480 ) ;\r\nwhile ( V_25 < V_26 ) {\r\nV_25 ++ ;\r\nV_12 -> V_22 -> V_23 . V_27 ++ ;\r\nif ( V_12 -> V_28 == NULL ) {\r\nV_12 -> V_29 = V_30 ;\r\nV_12 -> V_31 = 0 ;\r\nV_12 -> V_28 = F_17 ( V_32 , V_33 ) ;\r\nif ( ! V_12 -> V_28 ) {\r\nF_10 ( L_3 ) ;\r\nreturn;\r\n}\r\n}\r\nif ( V_12 -> V_29 == V_30 ) {\r\nF_18 ( V_12 -> V_28 ) -> V_34 = F_6 ( V_1 + V_6 ) ;\r\nF_6 ( V_1 + V_7 ) ;\r\nswitch ( F_18 ( V_12 -> V_28 ) -> V_34 ) {\r\ncase V_35 :\r\nV_12 -> V_29 = V_36 ;\r\nV_12 -> V_31 = V_37 ;\r\nbreak;\r\ncase V_38 :\r\nV_12 -> V_29 = V_39 ;\r\nV_12 -> V_31 = V_40 ;\r\nbreak;\r\ncase V_41 :\r\nV_12 -> V_29 = V_42 ;\r\nV_12 -> V_31 = V_43 ;\r\nbreak;\r\ndefault:\r\nF_10 ( L_4 , F_18 ( V_12 -> V_28 ) -> V_34 ) ;\r\nV_12 -> V_22 -> V_23 . V_44 ++ ;\r\nF_14 ( V_45 , & ( V_12 -> V_22 -> V_46 ) ) ;\r\nF_15 ( V_12 -> V_28 ) ;\r\nV_12 -> V_28 = NULL ;\r\nbreak;\r\n}\r\n} else {\r\nT_1 V_47 = F_6 ( V_1 + V_6 ) ;\r\n* F_19 ( V_12 -> V_28 , 1 ) = V_47 ;\r\nF_6 ( V_1 + V_7 ) ;\r\nV_12 -> V_31 -- ;\r\nif ( V_12 -> V_31 == 0 ) {\r\nint V_48 ;\r\nstruct V_49 * V_50 ;\r\nstruct V_51 * V_52 ;\r\nstruct V_53 * V_54 ;\r\nswitch ( V_12 -> V_29 ) {\r\ncase V_36 :\r\nV_50 = V_49 ( V_12 -> V_28 ) ;\r\nV_12 -> V_29 = V_55 ;\r\nV_12 -> V_31 = V_50 -> V_56 ;\r\nbreak;\r\ncase V_39 :\r\nV_52 = V_51 ( V_12 -> V_28 ) ;\r\nV_48 = F_20 ( V_52 -> V_48 ) ;\r\nV_12 -> V_29 = V_55 ;\r\nV_12 -> V_31 = V_48 ;\r\nbreak;\r\ncase V_42 :\r\nV_54 = V_53 ( V_12 -> V_28 ) ;\r\nV_12 -> V_29 = V_55 ;\r\nV_12 -> V_31 = V_54 -> V_48 ;\r\nbreak;\r\ncase V_55 :\r\nF_21 ( V_12 -> V_22 , V_12 -> V_28 ) ;\r\nV_12 -> V_28 = NULL ;\r\nbreak;\r\n}\r\n}\r\n}\r\n}\r\nF_4 ( V_1 , 0x7006 , 0x0000 ) ;\r\n}\r\nstatic T_3 F_22 ( int V_57 , void * V_58 )\r\n{\r\nT_2 * V_12 = V_58 ;\r\nunsigned int V_1 ;\r\nint V_59 ;\r\nT_3 V_60 = V_61 ;\r\nif ( ! V_12 || ! V_12 -> V_22 )\r\nreturn V_61 ;\r\nV_1 = V_12 -> V_15 -> V_16 [ 0 ] -> V_17 ;\r\nF_23 ( & ( V_12 -> V_62 ) ) ;\r\nV_59 = F_6 ( V_1 + V_63 ) ;\r\nif ( V_59 & 0x80 ) {\r\nint V_23 = F_7 ( V_1 , 0x7001 ) ;\r\nif ( ( V_23 & 0xff ) == 0x7f ) {\r\nF_10 ( L_5 , V_23 ) ;\r\n} else if ( ( V_23 & 0xff ) != 0xff ) {\r\nif ( V_23 & 0x0020 ) {\r\nint V_64 = F_7 ( V_1 , 0x7002 ) & 0x10 ;\r\nF_24 ( L_6 , V_12 -> V_22 -> V_65 ,\r\nV_64 ? L_7 : L_8 ) ;\r\n}\r\nif ( V_23 & 0x0001 )\r\nF_16 ( V_12 ) ;\r\nif ( V_23 & 0x0002 ) {\r\nF_14 ( V_13 , & ( V_12 -> V_14 ) ) ;\r\nF_9 ( V_12 ) ;\r\n}\r\nF_4 ( V_1 , 0x7001 , 0x0000 ) ;\r\nF_2 ( V_59 , V_1 + V_63 ) ;\r\n}\r\nV_60 = V_66 ;\r\n}\r\nF_25 ( & ( V_12 -> V_62 ) ) ;\r\nreturn V_60 ;\r\n}\r\nstatic int F_26 ( struct V_67 * V_22 )\r\n{\r\nT_2 * V_12 = F_27 ( V_22 ) ;\r\nF_28 ( & ( V_12 -> V_20 ) ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_29 ( struct V_67 * V_22 )\r\n{\r\nF_30 ( V_45 , & ( V_22 -> V_46 ) ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_31 ( struct V_67 * V_22 )\r\n{\r\nif ( ! F_32 ( V_45 , & ( V_22 -> V_46 ) ) )\r\nreturn 0 ;\r\nF_26 ( V_22 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_33 ( struct V_67 * V_22 , struct V_18 * V_19 )\r\n{\r\nT_2 * V_12 = F_27 ( V_22 ) ;\r\nunsigned long V_46 ;\r\nswitch ( F_18 ( V_19 ) -> V_34 ) {\r\ncase V_68 :\r\nV_22 -> V_23 . V_69 ++ ;\r\nbreak;\r\ncase V_38 :\r\nV_22 -> V_23 . V_70 ++ ;\r\nbreak;\r\ncase V_41 :\r\nV_22 -> V_23 . V_71 ++ ;\r\nbreak;\r\n} ;\r\nmemcpy ( F_34 ( V_19 , 1 ) , & F_18 ( V_19 ) -> V_34 , 1 ) ;\r\nF_35 ( & ( V_12 -> V_20 ) , V_19 ) ;\r\nF_36 ( & ( V_12 -> V_62 ) , V_46 ) ;\r\nF_9 ( V_12 ) ;\r\nF_37 ( & ( V_12 -> V_62 ) , V_46 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_38 ( T_2 * V_12 , const unsigned char * V_72 ,\r\nint V_73 )\r\n{\r\nchar * V_74 = ( char * ) V_72 ;\r\nchar V_75 [ 9 ] ;\r\nunsigned int V_1 , V_25 , V_2 , V_76 , V_77 ;\r\nint V_78 , V_79 = 0 ;\r\nV_1 = V_12 -> V_15 -> V_16 [ 0 ] -> V_17 ;\r\nF_4 ( V_1 , 0x8040 , 0x0404 ) ;\r\nF_4 ( V_1 , 0x8040 , 0x0400 ) ;\r\nF_39 ( 1 ) ;\r\nF_4 ( V_1 , 0x8040 , 0x0404 ) ;\r\nF_39 ( 17 ) ;\r\nwhile ( V_73 ) {\r\nif ( V_74 [ 0 ] != 'S' ) {\r\nF_10 ( L_9 ) ;\r\nV_79 = - V_80 ;\r\ngoto error;\r\n}\r\nmemset ( V_75 , 0 , sizeof( V_75 ) ) ;\r\nmemcpy ( V_75 , V_74 + 2 , 2 ) ;\r\nV_25 = F_40 ( V_75 , NULL , 16 ) ;\r\nmemset ( V_75 , 0 , sizeof( V_75 ) ) ;\r\nmemcpy ( V_75 , V_74 + 4 , 8 ) ;\r\nV_2 = F_40 ( V_75 , NULL , 16 ) ;\r\nmemset ( V_75 , 0 , sizeof( V_75 ) ) ;\r\nmemcpy ( V_75 , V_74 + ( V_25 * 2 ) + 2 , 2 ) ;\r\nV_76 = F_40 ( V_75 , NULL , 16 ) ;\r\nmemset ( V_75 , 0 , sizeof( V_75 ) ) ;\r\nfor ( V_77 = 0 , V_78 = 0 ; V_78 < V_25 ; V_78 ++ ) {\r\nmemcpy ( V_75 , V_74 + ( V_78 * 2 ) + 2 , 2 ) ;\r\nV_77 += F_41 ( V_75 , NULL , 16 ) ;\r\n}\r\nif ( ( ( V_77 + V_76 ) & 0xff ) != 0xff ) {\r\nF_10 ( L_10 ) ;\r\nV_79 = - V_81 ;\r\ngoto error;\r\n}\r\nif ( V_74 [ 1 ] == '3' ) {\r\nF_1 ( V_1 , V_2 ) ;\r\nmemset ( V_75 , 0 , sizeof( V_75 ) ) ;\r\nfor ( V_78 = 0 ; V_78 < ( V_25 - 4 ) / 2 ; V_78 ++ ) {\r\nmemcpy ( V_75 , V_74 + ( V_78 * 4 ) + 12 , 4 ) ;\r\nV_77 = F_40 ( V_75 , NULL , 16 ) ;\r\nF_3 ( V_1 , V_77 ) ;\r\n}\r\n}\r\nV_74 += ( V_25 * 2 ) + 6 ;\r\nV_73 -= ( V_25 * 2 ) + 6 ;\r\n}\r\nF_39 ( 17 ) ;\r\nF_1 ( V_1 , 0x3000 ) ;\r\nF_2 ( F_6 ( V_1 + V_63 ) | 0x40 , V_1 + V_63 ) ;\r\nerror:\r\nF_39 ( 17 ) ;\r\nF_4 ( V_1 , 0x7006 , 0x0000 ) ;\r\nF_4 ( V_1 , 0x7005 , 0x0000 ) ;\r\nF_4 ( V_1 , 0x7001 , 0x0000 ) ;\r\nreturn V_79 ;\r\n}\r\nstatic int F_42 ( T_2 * V_12 )\r\n{\r\nconst struct V_72 * V_72 ;\r\nstruct V_67 * V_22 ;\r\nint V_79 ;\r\nF_43 ( & ( V_12 -> V_62 ) ) ;\r\nF_44 ( & ( V_12 -> V_20 ) ) ;\r\nV_12 -> V_29 = V_30 ;\r\nV_12 -> V_31 = 0 ;\r\nV_12 -> V_28 = NULL ;\r\nV_22 = F_45 () ;\r\nif ( ! V_22 ) {\r\nF_10 ( L_11 ) ;\r\nreturn - V_82 ;\r\n}\r\nV_12 -> V_22 = V_22 ;\r\nV_22 -> V_83 = V_84 ;\r\nF_46 ( V_22 , V_12 ) ;\r\nF_47 ( V_22 , & V_12 -> V_15 -> V_85 ) ;\r\nV_22 -> V_86 = F_29 ;\r\nV_22 -> V_87 = F_31 ;\r\nV_22 -> V_88 = F_26 ;\r\nV_22 -> V_89 = F_33 ;\r\nV_79 = F_48 ( & V_72 , L_12 , & V_12 -> V_15 -> V_85 ) ;\r\nif ( V_79 < 0 ) {\r\nF_10 ( L_13 ) ;\r\ngoto error;\r\n}\r\nV_79 = F_38 ( V_12 , V_72 -> V_21 , V_72 -> V_25 ) ;\r\nF_49 ( V_72 ) ;\r\nif ( V_79 < 0 ) {\r\nF_10 ( L_14 ) ;\r\ngoto error;\r\n}\r\nF_50 ( 1000 ) ;\r\nV_79 = F_51 ( V_22 ) ;\r\nif ( V_79 < 0 ) {\r\nF_10 ( L_15 ) ;\r\ngoto error;\r\n}\r\nreturn 0 ;\r\nerror:\r\nV_12 -> V_22 = NULL ;\r\nF_52 ( V_22 ) ;\r\nreturn V_79 ;\r\n}\r\nstatic int F_53 ( T_2 * V_12 )\r\n{\r\nstruct V_67 * V_22 = V_12 -> V_22 ;\r\nif ( ! V_22 )\r\nreturn - V_90 ;\r\nF_31 ( V_22 ) ;\r\nF_54 ( V_22 ) ;\r\nF_52 ( V_22 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_55 ( struct V_91 * V_92 )\r\n{\r\nT_2 * V_12 ;\r\nV_12 = F_56 ( & V_92 -> V_85 , sizeof( * V_12 ) , V_93 ) ;\r\nif ( ! V_12 )\r\nreturn - V_82 ;\r\nV_12 -> V_15 = V_92 ;\r\nV_92 -> V_94 = V_12 ;\r\nV_92 -> V_95 |= V_96 | V_97 |\r\nV_98 ;\r\nreturn F_57 ( V_92 ) ;\r\n}\r\nstatic void F_58 ( struct V_91 * V_92 )\r\n{\r\nF_59 ( V_92 ) ;\r\n}\r\nstatic int F_60 ( struct V_91 * V_15 , void * V_99 )\r\n{\r\nint * V_100 = V_99 ;\r\nif ( ! V_100 )\r\nV_15 -> V_101 = 16 ;\r\nif ( ( V_15 -> V_16 [ 0 ] -> V_102 != 8 ) || ( V_15 -> V_16 [ 0 ] -> V_17 == 0 ) )\r\nreturn - V_103 ;\r\nV_15 -> V_16 [ 0 ] -> V_102 = 8 ;\r\nV_15 -> V_16 [ 0 ] -> V_46 &= ~ V_104 ;\r\nV_15 -> V_16 [ 0 ] -> V_46 |= V_105 ;\r\nreturn F_61 ( V_15 ) ;\r\n}\r\nstatic int F_62 ( struct V_91 * V_15 ,\r\nvoid * V_99 )\r\n{\r\nstatic unsigned int V_106 [ 5 ] = { 0x3f8 , 0x2f8 , 0x3e8 , 0x2e8 , 0x0 } ;\r\nint V_107 ;\r\nif ( V_15 -> V_101 > 3 )\r\nreturn - V_90 ;\r\nV_15 -> V_16 [ 0 ] -> V_46 &= ~ V_104 ;\r\nV_15 -> V_16 [ 0 ] -> V_46 |= V_105 ;\r\nV_15 -> V_16 [ 0 ] -> V_102 = 8 ;\r\nfor ( V_107 = 0 ; V_107 < 5 ; V_107 ++ ) {\r\nV_15 -> V_16 [ 0 ] -> V_17 = V_106 [ V_107 ] ;\r\nV_15 -> V_101 = V_106 [ V_107 ] ? 16 : 3 ;\r\nif ( ! F_61 ( V_15 ) )\r\nreturn 0 ;\r\n}\r\nreturn - V_90 ;\r\n}\r\nstatic int F_57 ( struct V_91 * V_92 )\r\n{\r\nT_2 * V_12 = V_92 -> V_94 ;\r\nint V_78 ;\r\nunsigned long V_100 ;\r\nfor ( V_100 = 0 ; V_100 < 2 ; V_100 ++ )\r\nif ( ! F_63 ( V_92 , F_60 , ( void * ) V_100 ) )\r\ngoto V_108;\r\nif ( ! F_63 ( V_92 , F_62 , NULL ) )\r\ngoto V_108;\r\nF_10 ( L_16 ) ;\r\ngoto V_109;\r\nV_108:\r\nV_78 = F_64 ( V_92 , & F_22 ) ;\r\nif ( V_78 != 0 )\r\ngoto V_109;\r\nV_78 = F_65 ( V_92 ) ;\r\nif ( V_78 != 0 )\r\ngoto V_109;\r\nif ( F_42 ( V_12 ) != 0 )\r\ngoto V_109;\r\nreturn 0 ;\r\nV_109:\r\nF_59 ( V_92 ) ;\r\nreturn - V_90 ;\r\n}\r\nstatic void F_59 ( struct V_91 * V_92 )\r\n{\r\nT_2 * V_12 = V_92 -> V_94 ;\r\nF_53 ( V_12 ) ;\r\nF_66 ( V_92 ) ;\r\n}
