<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\BRAMS\gowin_dpb_program\gowin_dpb_program.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Buses\bus.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\ALUCPU.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\RegFile.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\SignExtendSelector.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\constants.vh<br>
C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_alu.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_branch.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_bypass_ex.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_main.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_stall_id.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\mem_read_selector.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\mem_write_selector.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\signExtend.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\buttonModule.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\cpuTimer.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\seven_segment.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\flash.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\flashController.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\memory.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\programMemory.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\config.vh<br>
C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\screenI2C\i2c.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\screenI2C\i2capi.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\screenI2C\screen.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\screenI2C\textEngine.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\screenVGA\VGAMod.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\screenVGA\gowin_dpb\gowin_dpb.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\screenVGA\gowin_osc\gowin_osc.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\screenVGA\gowin_rpll\gowin_rpll.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\screenVGA\gowin_sp\gowin_sp.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\soc.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.03 Education (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Oct 22 22:52:21 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.718s, Elapsed time = 0h 0m 0.877s, Peak memory usage = 415.598MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.109s, Elapsed time = 0h 0m 0.153s, Peak memory usage = 415.598MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.058s, Peak memory usage = 415.598MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.078s, Elapsed time = 0h 0m 0.116s, Peak memory usage = 415.598MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.437s, Elapsed time = 0h 0m 0.505s, Peak memory usage = 415.598MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.004s, Peak memory usage = 415.598MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.009s, Peak memory usage = 415.598MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.006s, Peak memory usage = 415.598MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.218s, Elapsed time = 0h 0m 0.311s, Peak memory usage = 415.598MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.07s, Peak memory usage = 415.598MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.109s, Elapsed time = 0h 0m 0.085s, Peak memory usage = 415.598MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 14s, Elapsed time = 0h 0m 17s, Peak memory usage = 415.598MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.218s, Elapsed time = 0h 0m 0.263s, Peak memory usage = 415.598MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.25s, Elapsed time = 0h 0m 0.322s, Peak memory usage = 415.598MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 16s, Elapsed time = 0h 0m 19s, Peak memory usage = 415.598MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>36</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>34</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>29</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTBUF</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>1984</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>38</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>151</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>15</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>67</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>32</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>84</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>1585</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>5361</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>606</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>2142</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>2613</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>250</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>250</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>7</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>7</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>14</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDPB</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDPX9B</td>
<td>2</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsprPLL</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>5618(5368 LUT, 250 ALU) / 8640</td>
<td>66%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>1984 / 6693</td>
<td>30%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 6693</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>1984 / 6693</td>
<td>30%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>14 / 26</td>
<td>54%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.0</td>
<td>0.000</td>
<td>18.519</td>
<td> </td>
<td> </td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>74.074</td>
<td>13.5</td>
<td>0.000</td>
<td>37.037</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>slower_clock/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>74.074</td>
<td>13.5</td>
<td>0.000</td>
<td>37.037</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>slower_clock/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>148.148</td>
<td>6.8</td>
<td>0.000</td>
<td>74.074</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>slower_clock/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>222.222</td>
<td>4.5</td>
<td>0.000</td>
<td>111.111</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>slower_clock/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>27.000(MHz)</td>
<td>22.481(MHz)</td>
<td>26</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
<td>13.500(MHz)</td>
<td>43.478(MHz)</td>
<td>13</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.445</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.363</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/IDEX_instr_rs2_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/CLK</td>
</tr>
<tr>
<td>1.184</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/Q</td>
</tr>
<tr>
<td>2.144</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n40_s0/I1</td>
</tr>
<tr>
<td>3.189</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n40_s0/COUT</td>
</tr>
<tr>
<td>3.189</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n41_s0/CIN</td>
</tr>
<tr>
<td>3.246</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n41_s0/COUT</td>
</tr>
<tr>
<td>3.246</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n42_s0/CIN</td>
</tr>
<tr>
<td>3.303</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n42_s0/COUT</td>
</tr>
<tr>
<td>3.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n43_s0/CIN</td>
</tr>
<tr>
<td>3.360</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n43_s0/COUT</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n44_s0/CIN</td>
</tr>
<tr>
<td>3.417</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n44_s0/COUT</td>
</tr>
<tr>
<td>4.377</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/ALUInB_0_s6/I0</td>
</tr>
<tr>
<td>5.409</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>cpu_1/ALUInB_0_s6/F</td>
</tr>
<tr>
<td>6.369</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n2112_s4/I2</td>
</tr>
<tr>
<td>7.191</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/n2112_s4/F</td>
</tr>
<tr>
<td>8.151</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/ALUInB_12_s4/I0</td>
</tr>
<tr>
<td>9.183</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/ALUInB_12_s4/F</td>
</tr>
<tr>
<td>10.143</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/ALUInB_12_s3/I2</td>
</tr>
<tr>
<td>10.965</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>cpu_1/ALUInB_12_s3/F</td>
</tr>
<tr>
<td>11.925</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/ALUInB_12_s6/I0</td>
</tr>
<tr>
<td>12.957</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>cpu_1/ALUInB_12_s6/F</td>
</tr>
<tr>
<td>13.917</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n420_s/I1</td>
</tr>
<tr>
<td>14.962</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n420_s/COUT</td>
</tr>
<tr>
<td>14.962</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n419_s/CIN</td>
</tr>
<tr>
<td>15.019</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n419_s/COUT</td>
</tr>
<tr>
<td>15.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n418_s/CIN</td>
</tr>
<tr>
<td>15.076</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n418_s/COUT</td>
</tr>
<tr>
<td>15.076</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n417_s/CIN</td>
</tr>
<tr>
<td>15.133</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n417_s/COUT</td>
</tr>
<tr>
<td>15.133</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n416_s/CIN</td>
</tr>
<tr>
<td>15.190</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n416_s/COUT</td>
</tr>
<tr>
<td>15.190</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n415_s/CIN</td>
</tr>
<tr>
<td>15.247</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n415_s/COUT</td>
</tr>
<tr>
<td>15.247</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n414_s/CIN</td>
</tr>
<tr>
<td>15.304</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n414_s/COUT</td>
</tr>
<tr>
<td>15.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n413_s/CIN</td>
</tr>
<tr>
<td>15.361</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n413_s/COUT</td>
</tr>
<tr>
<td>15.361</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n412_s/CIN</td>
</tr>
<tr>
<td>15.418</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n412_s/COUT</td>
</tr>
<tr>
<td>15.418</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n411_s/CIN</td>
</tr>
<tr>
<td>15.475</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n411_s/COUT</td>
</tr>
<tr>
<td>15.475</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n410_s/CIN</td>
</tr>
<tr>
<td>15.532</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n410_s/COUT</td>
</tr>
<tr>
<td>15.532</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n409_s/CIN</td>
</tr>
<tr>
<td>15.589</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n409_s/COUT</td>
</tr>
<tr>
<td>15.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n408_s/CIN</td>
</tr>
<tr>
<td>15.646</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n408_s/COUT</td>
</tr>
<tr>
<td>15.646</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n407_s/CIN</td>
</tr>
<tr>
<td>15.703</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n407_s/COUT</td>
</tr>
<tr>
<td>15.703</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n406_s/CIN</td>
</tr>
<tr>
<td>15.760</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n406_s/COUT</td>
</tr>
<tr>
<td>15.760</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n405_s/CIN</td>
</tr>
<tr>
<td>15.817</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n405_s/COUT</td>
</tr>
<tr>
<td>15.817</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n404_s/CIN</td>
</tr>
<tr>
<td>15.874</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n404_s/COUT</td>
</tr>
<tr>
<td>15.874</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n403_s/CIN</td>
</tr>
<tr>
<td>15.931</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n403_s/COUT</td>
</tr>
<tr>
<td>15.931</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n402_s/CIN</td>
</tr>
<tr>
<td>15.988</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n402_s/COUT</td>
</tr>
<tr>
<td>15.988</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n401_s/CIN</td>
</tr>
<tr>
<td>16.551</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n401_s/SUM</td>
</tr>
<tr>
<td>17.511</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n2023_s20/I0</td>
</tr>
<tr>
<td>18.543</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n2023_s20/F</td>
</tr>
<tr>
<td>19.503</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n2023_s16/I3</td>
</tr>
<tr>
<td>20.129</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n2023_s16/F</td>
</tr>
<tr>
<td>21.089</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n2023_s13/I3</td>
</tr>
<tr>
<td>21.715</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n2023_s13/F</td>
</tr>
<tr>
<td>22.675</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n2023_s6/I3</td>
</tr>
<tr>
<td>23.301</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n2023_s6/F</td>
</tr>
<tr>
<td>24.261</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n2023_s4/I0</td>
</tr>
<tr>
<td>25.293</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n2023_s4/F</td>
</tr>
<tr>
<td>26.253</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n2023_s3/I0</td>
</tr>
<tr>
<td>27.285</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>cpu_1/n2023_s3/F</td>
</tr>
<tr>
<td>28.245</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>flashController/n7_s10/I0</td>
</tr>
<tr>
<td>29.277</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>flashController/n7_s10/F</td>
</tr>
<tr>
<td>30.237</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>bu/screen_wen_Z_s2/I0</td>
</tr>
<tr>
<td>31.269</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>bu/screen_wen_Z_s2/F</td>
</tr>
<tr>
<td>32.229</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>bu/screen_wen_Z_s1/I3</td>
</tr>
<tr>
<td>32.855</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>bu/screen_wen_Z_s1/F</td>
</tr>
<tr>
<td>33.815</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>bu/n217_s14/I0</td>
</tr>
<tr>
<td>34.847</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>bu/n217_s14/F</td>
</tr>
<tr>
<td>35.807</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>bu/n217_s16/I1</td>
</tr>
<tr>
<td>36.906</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>bu/n217_s16/F</td>
</tr>
<tr>
<td>37.866</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>bu/n217_s17/I2</td>
</tr>
<tr>
<td>38.688</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>bu/n217_s17/F</td>
</tr>
<tr>
<td>39.648</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>bu/n217_s3/I0</td>
</tr>
<tr>
<td>39.797</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>bu/n217_s3/O</td>
</tr>
<tr>
<td>40.757</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>bu/data_read_24_s4/I1</td>
</tr>
<tr>
<td>41.856</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>bu/data_read_24_s4/F</td>
</tr>
<tr>
<td>42.816</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>bu/data_read_24_s/I0</td>
</tr>
<tr>
<td>43.848</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>bu/data_read_24_s/F</td>
</tr>
<tr>
<td>44.808</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/MEMWB_DMemOut_24_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.763</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/MEMWB_DMemOut_24_s0/CLK</td>
</tr>
<tr>
<td>37.363</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>cpu_1/MEMWB_DMemOut_24_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>26</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 21.544, 48.872%; route: 22.080, 50.088%; tC2Q: 0.458, 1.040%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.741</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.363</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/IDEX_instr_rs2_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/CLK</td>
</tr>
<tr>
<td>1.184</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/Q</td>
</tr>
<tr>
<td>2.144</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n40_s0/I1</td>
</tr>
<tr>
<td>3.189</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n40_s0/COUT</td>
</tr>
<tr>
<td>3.189</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n41_s0/CIN</td>
</tr>
<tr>
<td>3.246</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n41_s0/COUT</td>
</tr>
<tr>
<td>3.246</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n42_s0/CIN</td>
</tr>
<tr>
<td>3.303</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n42_s0/COUT</td>
</tr>
<tr>
<td>3.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n43_s0/CIN</td>
</tr>
<tr>
<td>3.360</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n43_s0/COUT</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n44_s0/CIN</td>
</tr>
<tr>
<td>3.417</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n44_s0/COUT</td>
</tr>
<tr>
<td>4.377</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/ALUInB_0_s6/I0</td>
</tr>
<tr>
<td>5.409</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>cpu_1/ALUInB_0_s6/F</td>
</tr>
<tr>
<td>6.369</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n2112_s4/I2</td>
</tr>
<tr>
<td>7.191</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/n2112_s4/F</td>
</tr>
<tr>
<td>8.151</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/ALUInB_12_s4/I0</td>
</tr>
<tr>
<td>9.183</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/ALUInB_12_s4/F</td>
</tr>
<tr>
<td>10.143</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/ALUInB_12_s3/I2</td>
</tr>
<tr>
<td>10.965</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>cpu_1/ALUInB_12_s3/F</td>
</tr>
<tr>
<td>11.925</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/ALUInB_12_s6/I0</td>
</tr>
<tr>
<td>12.957</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>cpu_1/ALUInB_12_s6/F</td>
</tr>
<tr>
<td>13.917</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n420_s/I1</td>
</tr>
<tr>
<td>14.962</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n420_s/COUT</td>
</tr>
<tr>
<td>14.962</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n419_s/CIN</td>
</tr>
<tr>
<td>15.019</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n419_s/COUT</td>
</tr>
<tr>
<td>15.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n418_s/CIN</td>
</tr>
<tr>
<td>15.076</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n418_s/COUT</td>
</tr>
<tr>
<td>15.076</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n417_s/CIN</td>
</tr>
<tr>
<td>15.133</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n417_s/COUT</td>
</tr>
<tr>
<td>15.133</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n416_s/CIN</td>
</tr>
<tr>
<td>15.190</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n416_s/COUT</td>
</tr>
<tr>
<td>15.190</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n415_s/CIN</td>
</tr>
<tr>
<td>15.247</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n415_s/COUT</td>
</tr>
<tr>
<td>15.247</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n414_s/CIN</td>
</tr>
<tr>
<td>15.304</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n414_s/COUT</td>
</tr>
<tr>
<td>15.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n413_s/CIN</td>
</tr>
<tr>
<td>15.361</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n413_s/COUT</td>
</tr>
<tr>
<td>15.361</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n412_s/CIN</td>
</tr>
<tr>
<td>15.418</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n412_s/COUT</td>
</tr>
<tr>
<td>15.418</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n411_s/CIN</td>
</tr>
<tr>
<td>15.475</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n411_s/COUT</td>
</tr>
<tr>
<td>15.475</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n410_s/CIN</td>
</tr>
<tr>
<td>15.532</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n410_s/COUT</td>
</tr>
<tr>
<td>15.532</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n409_s/CIN</td>
</tr>
<tr>
<td>15.589</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n409_s/COUT</td>
</tr>
<tr>
<td>15.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n408_s/CIN</td>
</tr>
<tr>
<td>15.646</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n408_s/COUT</td>
</tr>
<tr>
<td>15.646</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n407_s/CIN</td>
</tr>
<tr>
<td>15.703</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n407_s/COUT</td>
</tr>
<tr>
<td>15.703</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n406_s/CIN</td>
</tr>
<tr>
<td>15.760</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n406_s/COUT</td>
</tr>
<tr>
<td>15.760</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n405_s/CIN</td>
</tr>
<tr>
<td>15.817</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n405_s/COUT</td>
</tr>
<tr>
<td>15.817</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n404_s/CIN</td>
</tr>
<tr>
<td>15.874</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n404_s/COUT</td>
</tr>
<tr>
<td>15.874</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n403_s/CIN</td>
</tr>
<tr>
<td>15.931</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n403_s/COUT</td>
</tr>
<tr>
<td>15.931</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n402_s/CIN</td>
</tr>
<tr>
<td>15.988</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n402_s/COUT</td>
</tr>
<tr>
<td>15.988</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n401_s/CIN</td>
</tr>
<tr>
<td>16.551</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n401_s/SUM</td>
</tr>
<tr>
<td>17.511</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n2023_s20/I0</td>
</tr>
<tr>
<td>18.543</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n2023_s20/F</td>
</tr>
<tr>
<td>19.503</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n2023_s16/I3</td>
</tr>
<tr>
<td>20.129</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n2023_s16/F</td>
</tr>
<tr>
<td>21.089</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n2023_s13/I3</td>
</tr>
<tr>
<td>21.715</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n2023_s13/F</td>
</tr>
<tr>
<td>22.675</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n2023_s6/I3</td>
</tr>
<tr>
<td>23.301</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n2023_s6/F</td>
</tr>
<tr>
<td>24.261</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n2023_s4/I0</td>
</tr>
<tr>
<td>25.293</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n2023_s4/F</td>
</tr>
<tr>
<td>26.253</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n2023_s3/I0</td>
</tr>
<tr>
<td>27.285</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>cpu_1/n2023_s3/F</td>
</tr>
<tr>
<td>28.245</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>flashController/n7_s10/I0</td>
</tr>
<tr>
<td>29.277</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>flashController/n7_s10/F</td>
</tr>
<tr>
<td>30.237</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>bu/screen_wen_Z_s2/I0</td>
</tr>
<tr>
<td>31.269</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>bu/screen_wen_Z_s2/F</td>
</tr>
<tr>
<td>32.229</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>bu/screen_wen_Z_s1/I3</td>
</tr>
<tr>
<td>32.855</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>bu/screen_wen_Z_s1/F</td>
</tr>
<tr>
<td>33.815</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>bu/n217_s14/I0</td>
</tr>
<tr>
<td>34.847</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>bu/n217_s14/F</td>
</tr>
<tr>
<td>35.807</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>bu/n217_s16/I1</td>
</tr>
<tr>
<td>36.906</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>bu/n217_s16/F</td>
</tr>
<tr>
<td>37.866</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>bu/n241_s6/I2</td>
</tr>
<tr>
<td>38.688</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>bu/n241_s6/F</td>
</tr>
<tr>
<td>39.648</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>bu/n241_s3/I0</td>
</tr>
<tr>
<td>39.797</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>bu/n241_s3/O</td>
</tr>
<tr>
<td>40.757</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>bu/data_read_0_s2/I0</td>
</tr>
<tr>
<td>41.789</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>bu/data_read_0_s2/F</td>
</tr>
<tr>
<td>42.749</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>bu/data_read_0_s/I0</td>
</tr>
<tr>
<td>43.781</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>bu/data_read_0_s/F</td>
</tr>
<tr>
<td>44.741</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/MEMWB_DMemOut_0_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.763</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/MEMWB_DMemOut_0_s0/CLK</td>
</tr>
<tr>
<td>37.363</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>cpu_1/MEMWB_DMemOut_0_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>26</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 21.477, 48.794%; route: 22.080, 50.165%; tC2Q: 0.458, 1.041%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.741</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.363</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/IDEX_instr_rs2_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/CLK</td>
</tr>
<tr>
<td>1.184</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/Q</td>
</tr>
<tr>
<td>2.144</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n40_s0/I1</td>
</tr>
<tr>
<td>3.189</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n40_s0/COUT</td>
</tr>
<tr>
<td>3.189</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n41_s0/CIN</td>
</tr>
<tr>
<td>3.246</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n41_s0/COUT</td>
</tr>
<tr>
<td>3.246</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n42_s0/CIN</td>
</tr>
<tr>
<td>3.303</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n42_s0/COUT</td>
</tr>
<tr>
<td>3.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n43_s0/CIN</td>
</tr>
<tr>
<td>3.360</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n43_s0/COUT</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n44_s0/CIN</td>
</tr>
<tr>
<td>3.417</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n44_s0/COUT</td>
</tr>
<tr>
<td>4.377</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/ALUInB_0_s6/I0</td>
</tr>
<tr>
<td>5.409</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>cpu_1/ALUInB_0_s6/F</td>
</tr>
<tr>
<td>6.369</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n2112_s4/I2</td>
</tr>
<tr>
<td>7.191</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/n2112_s4/F</td>
</tr>
<tr>
<td>8.151</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/ALUInB_12_s4/I0</td>
</tr>
<tr>
<td>9.183</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/ALUInB_12_s4/F</td>
</tr>
<tr>
<td>10.143</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/ALUInB_12_s3/I2</td>
</tr>
<tr>
<td>10.965</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>cpu_1/ALUInB_12_s3/F</td>
</tr>
<tr>
<td>11.925</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/ALUInB_12_s6/I0</td>
</tr>
<tr>
<td>12.957</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>cpu_1/ALUInB_12_s6/F</td>
</tr>
<tr>
<td>13.917</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n420_s/I1</td>
</tr>
<tr>
<td>14.962</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n420_s/COUT</td>
</tr>
<tr>
<td>14.962</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n419_s/CIN</td>
</tr>
<tr>
<td>15.019</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n419_s/COUT</td>
</tr>
<tr>
<td>15.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n418_s/CIN</td>
</tr>
<tr>
<td>15.076</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n418_s/COUT</td>
</tr>
<tr>
<td>15.076</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n417_s/CIN</td>
</tr>
<tr>
<td>15.133</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n417_s/COUT</td>
</tr>
<tr>
<td>15.133</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n416_s/CIN</td>
</tr>
<tr>
<td>15.190</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n416_s/COUT</td>
</tr>
<tr>
<td>15.190</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n415_s/CIN</td>
</tr>
<tr>
<td>15.247</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n415_s/COUT</td>
</tr>
<tr>
<td>15.247</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n414_s/CIN</td>
</tr>
<tr>
<td>15.304</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n414_s/COUT</td>
</tr>
<tr>
<td>15.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n413_s/CIN</td>
</tr>
<tr>
<td>15.361</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n413_s/COUT</td>
</tr>
<tr>
<td>15.361</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n412_s/CIN</td>
</tr>
<tr>
<td>15.418</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n412_s/COUT</td>
</tr>
<tr>
<td>15.418</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n411_s/CIN</td>
</tr>
<tr>
<td>15.475</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n411_s/COUT</td>
</tr>
<tr>
<td>15.475</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n410_s/CIN</td>
</tr>
<tr>
<td>15.532</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n410_s/COUT</td>
</tr>
<tr>
<td>15.532</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n409_s/CIN</td>
</tr>
<tr>
<td>15.589</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n409_s/COUT</td>
</tr>
<tr>
<td>15.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n408_s/CIN</td>
</tr>
<tr>
<td>15.646</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n408_s/COUT</td>
</tr>
<tr>
<td>15.646</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n407_s/CIN</td>
</tr>
<tr>
<td>15.703</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n407_s/COUT</td>
</tr>
<tr>
<td>15.703</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n406_s/CIN</td>
</tr>
<tr>
<td>15.760</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n406_s/COUT</td>
</tr>
<tr>
<td>15.760</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n405_s/CIN</td>
</tr>
<tr>
<td>15.817</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n405_s/COUT</td>
</tr>
<tr>
<td>15.817</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n404_s/CIN</td>
</tr>
<tr>
<td>15.874</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n404_s/COUT</td>
</tr>
<tr>
<td>15.874</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n403_s/CIN</td>
</tr>
<tr>
<td>15.931</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n403_s/COUT</td>
</tr>
<tr>
<td>15.931</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n402_s/CIN</td>
</tr>
<tr>
<td>15.988</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n402_s/COUT</td>
</tr>
<tr>
<td>15.988</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n401_s/CIN</td>
</tr>
<tr>
<td>16.551</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n401_s/SUM</td>
</tr>
<tr>
<td>17.511</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n2023_s20/I0</td>
</tr>
<tr>
<td>18.543</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n2023_s20/F</td>
</tr>
<tr>
<td>19.503</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n2023_s16/I3</td>
</tr>
<tr>
<td>20.129</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n2023_s16/F</td>
</tr>
<tr>
<td>21.089</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n2023_s13/I3</td>
</tr>
<tr>
<td>21.715</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n2023_s13/F</td>
</tr>
<tr>
<td>22.675</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n2023_s6/I3</td>
</tr>
<tr>
<td>23.301</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n2023_s6/F</td>
</tr>
<tr>
<td>24.261</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n2023_s4/I0</td>
</tr>
<tr>
<td>25.293</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n2023_s4/F</td>
</tr>
<tr>
<td>26.253</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n2023_s3/I0</td>
</tr>
<tr>
<td>27.285</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>cpu_1/n2023_s3/F</td>
</tr>
<tr>
<td>28.245</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>flashController/n7_s10/I0</td>
</tr>
<tr>
<td>29.277</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>flashController/n7_s10/F</td>
</tr>
<tr>
<td>30.237</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>bu/screen_wen_Z_s2/I0</td>
</tr>
<tr>
<td>31.269</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>bu/screen_wen_Z_s2/F</td>
</tr>
<tr>
<td>32.229</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>bu/screen_wen_Z_s1/I3</td>
</tr>
<tr>
<td>32.855</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>bu/screen_wen_Z_s1/F</td>
</tr>
<tr>
<td>33.815</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>bu/n217_s14/I0</td>
</tr>
<tr>
<td>34.847</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>bu/n217_s14/F</td>
</tr>
<tr>
<td>35.807</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>bu/n217_s16/I1</td>
</tr>
<tr>
<td>36.906</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>bu/n217_s16/F</td>
</tr>
<tr>
<td>37.866</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>bu/n233_s5/I2</td>
</tr>
<tr>
<td>38.688</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>bu/n233_s5/F</td>
</tr>
<tr>
<td>39.648</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>bu/n233_s3/I0</td>
</tr>
<tr>
<td>39.797</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>bu/n233_s3/O</td>
</tr>
<tr>
<td>40.757</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>bu/data_read_8_s2/I0</td>
</tr>
<tr>
<td>41.789</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>bu/data_read_8_s2/F</td>
</tr>
<tr>
<td>42.749</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>bu/data_read_8_s/I0</td>
</tr>
<tr>
<td>43.781</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>bu/data_read_8_s/F</td>
</tr>
<tr>
<td>44.741</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/MEMWB_DMemOut_8_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.763</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/MEMWB_DMemOut_8_s0/CLK</td>
</tr>
<tr>
<td>37.363</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>cpu_1/MEMWB_DMemOut_8_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>26</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 21.477, 48.794%; route: 22.080, 50.165%; tC2Q: 0.458, 1.041%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.741</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.363</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/IDEX_instr_rs2_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/CLK</td>
</tr>
<tr>
<td>1.184</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/Q</td>
</tr>
<tr>
<td>2.144</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n40_s0/I1</td>
</tr>
<tr>
<td>3.189</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n40_s0/COUT</td>
</tr>
<tr>
<td>3.189</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n41_s0/CIN</td>
</tr>
<tr>
<td>3.246</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n41_s0/COUT</td>
</tr>
<tr>
<td>3.246</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n42_s0/CIN</td>
</tr>
<tr>
<td>3.303</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n42_s0/COUT</td>
</tr>
<tr>
<td>3.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n43_s0/CIN</td>
</tr>
<tr>
<td>3.360</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n43_s0/COUT</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n44_s0/CIN</td>
</tr>
<tr>
<td>3.417</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n44_s0/COUT</td>
</tr>
<tr>
<td>4.377</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/ALUInB_0_s6/I0</td>
</tr>
<tr>
<td>5.409</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>cpu_1/ALUInB_0_s6/F</td>
</tr>
<tr>
<td>6.369</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n2112_s4/I2</td>
</tr>
<tr>
<td>7.191</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/n2112_s4/F</td>
</tr>
<tr>
<td>8.151</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/ALUInB_12_s4/I0</td>
</tr>
<tr>
<td>9.183</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/ALUInB_12_s4/F</td>
</tr>
<tr>
<td>10.143</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/ALUInB_12_s3/I2</td>
</tr>
<tr>
<td>10.965</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>cpu_1/ALUInB_12_s3/F</td>
</tr>
<tr>
<td>11.925</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/ALUInB_12_s6/I0</td>
</tr>
<tr>
<td>12.957</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>cpu_1/ALUInB_12_s6/F</td>
</tr>
<tr>
<td>13.917</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n420_s/I1</td>
</tr>
<tr>
<td>14.962</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n420_s/COUT</td>
</tr>
<tr>
<td>14.962</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n419_s/CIN</td>
</tr>
<tr>
<td>15.019</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n419_s/COUT</td>
</tr>
<tr>
<td>15.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n418_s/CIN</td>
</tr>
<tr>
<td>15.076</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n418_s/COUT</td>
</tr>
<tr>
<td>15.076</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n417_s/CIN</td>
</tr>
<tr>
<td>15.133</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n417_s/COUT</td>
</tr>
<tr>
<td>15.133</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n416_s/CIN</td>
</tr>
<tr>
<td>15.190</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n416_s/COUT</td>
</tr>
<tr>
<td>15.190</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n415_s/CIN</td>
</tr>
<tr>
<td>15.247</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n415_s/COUT</td>
</tr>
<tr>
<td>15.247</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n414_s/CIN</td>
</tr>
<tr>
<td>15.304</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n414_s/COUT</td>
</tr>
<tr>
<td>15.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n413_s/CIN</td>
</tr>
<tr>
<td>15.361</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n413_s/COUT</td>
</tr>
<tr>
<td>15.361</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n412_s/CIN</td>
</tr>
<tr>
<td>15.418</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n412_s/COUT</td>
</tr>
<tr>
<td>15.418</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n411_s/CIN</td>
</tr>
<tr>
<td>15.475</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n411_s/COUT</td>
</tr>
<tr>
<td>15.475</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n410_s/CIN</td>
</tr>
<tr>
<td>15.532</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n410_s/COUT</td>
</tr>
<tr>
<td>15.532</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n409_s/CIN</td>
</tr>
<tr>
<td>15.589</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n409_s/COUT</td>
</tr>
<tr>
<td>15.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n408_s/CIN</td>
</tr>
<tr>
<td>15.646</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n408_s/COUT</td>
</tr>
<tr>
<td>15.646</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n407_s/CIN</td>
</tr>
<tr>
<td>15.703</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n407_s/COUT</td>
</tr>
<tr>
<td>15.703</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n406_s/CIN</td>
</tr>
<tr>
<td>15.760</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n406_s/COUT</td>
</tr>
<tr>
<td>15.760</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n405_s/CIN</td>
</tr>
<tr>
<td>15.817</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n405_s/COUT</td>
</tr>
<tr>
<td>15.817</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n404_s/CIN</td>
</tr>
<tr>
<td>15.874</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n404_s/COUT</td>
</tr>
<tr>
<td>15.874</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n403_s/CIN</td>
</tr>
<tr>
<td>15.931</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n403_s/COUT</td>
</tr>
<tr>
<td>15.931</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n402_s/CIN</td>
</tr>
<tr>
<td>15.988</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n402_s/COUT</td>
</tr>
<tr>
<td>15.988</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n401_s/CIN</td>
</tr>
<tr>
<td>16.551</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n401_s/SUM</td>
</tr>
<tr>
<td>17.511</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n2023_s20/I0</td>
</tr>
<tr>
<td>18.543</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n2023_s20/F</td>
</tr>
<tr>
<td>19.503</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n2023_s16/I3</td>
</tr>
<tr>
<td>20.129</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n2023_s16/F</td>
</tr>
<tr>
<td>21.089</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n2023_s13/I3</td>
</tr>
<tr>
<td>21.715</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n2023_s13/F</td>
</tr>
<tr>
<td>22.675</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n2023_s6/I3</td>
</tr>
<tr>
<td>23.301</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n2023_s6/F</td>
</tr>
<tr>
<td>24.261</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n2023_s4/I0</td>
</tr>
<tr>
<td>25.293</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n2023_s4/F</td>
</tr>
<tr>
<td>26.253</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n2023_s3/I0</td>
</tr>
<tr>
<td>27.285</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>cpu_1/n2023_s3/F</td>
</tr>
<tr>
<td>28.245</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>flashController/n7_s10/I0</td>
</tr>
<tr>
<td>29.277</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>flashController/n7_s10/F</td>
</tr>
<tr>
<td>30.237</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>bu/screen_wen_Z_s2/I0</td>
</tr>
<tr>
<td>31.269</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>bu/screen_wen_Z_s2/F</td>
</tr>
<tr>
<td>32.229</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>bu/screen_wen_Z_s1/I3</td>
</tr>
<tr>
<td>32.855</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>bu/screen_wen_Z_s1/F</td>
</tr>
<tr>
<td>33.815</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>bu/n217_s14/I0</td>
</tr>
<tr>
<td>34.847</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>bu/n217_s14/F</td>
</tr>
<tr>
<td>35.807</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>bu/n217_s16/I1</td>
</tr>
<tr>
<td>36.906</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>bu/n217_s16/F</td>
</tr>
<tr>
<td>37.866</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>bu/n225_s5/I2</td>
</tr>
<tr>
<td>38.688</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>bu/n225_s5/F</td>
</tr>
<tr>
<td>39.648</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>bu/n225_s3/I0</td>
</tr>
<tr>
<td>39.797</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>bu/n225_s3/O</td>
</tr>
<tr>
<td>40.757</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>bu/data_read_16_s2/I0</td>
</tr>
<tr>
<td>41.789</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>bu/data_read_16_s2/F</td>
</tr>
<tr>
<td>42.749</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>bu/data_read_16_s/I0</td>
</tr>
<tr>
<td>43.781</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>bu/data_read_16_s/F</td>
</tr>
<tr>
<td>44.741</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/MEMWB_DMemOut_16_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.763</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/MEMWB_DMemOut_16_s0/CLK</td>
</tr>
<tr>
<td>37.363</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>cpu_1/MEMWB_DMemOut_16_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>26</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 21.477, 48.794%; route: 22.080, 50.165%; tC2Q: 0.458, 1.041%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.554</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.917</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.363</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/IDEX_instr_rs2_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/boot_data_out_0_s55</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/CLK</td>
</tr>
<tr>
<td>1.184</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/Q</td>
</tr>
<tr>
<td>2.144</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n40_s0/I1</td>
</tr>
<tr>
<td>3.189</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n40_s0/COUT</td>
</tr>
<tr>
<td>3.189</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n41_s0/CIN</td>
</tr>
<tr>
<td>3.246</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n41_s0/COUT</td>
</tr>
<tr>
<td>3.246</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n42_s0/CIN</td>
</tr>
<tr>
<td>3.303</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n42_s0/COUT</td>
</tr>
<tr>
<td>3.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n43_s0/CIN</td>
</tr>
<tr>
<td>3.360</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n43_s0/COUT</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n44_s0/CIN</td>
</tr>
<tr>
<td>3.417</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n44_s0/COUT</td>
</tr>
<tr>
<td>4.377</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/ALUInB_0_s6/I0</td>
</tr>
<tr>
<td>5.409</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>cpu_1/ALUInB_0_s6/F</td>
</tr>
<tr>
<td>6.369</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n2112_s4/I2</td>
</tr>
<tr>
<td>7.191</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/n2112_s4/F</td>
</tr>
<tr>
<td>8.151</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/ALUInB_12_s4/I0</td>
</tr>
<tr>
<td>9.183</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/ALUInB_12_s4/F</td>
</tr>
<tr>
<td>10.143</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/ALUInB_12_s3/I2</td>
</tr>
<tr>
<td>10.965</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>cpu_1/ALUInB_12_s3/F</td>
</tr>
<tr>
<td>11.925</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/ALUInB_12_s6/I0</td>
</tr>
<tr>
<td>12.957</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>cpu_1/ALUInB_12_s6/F</td>
</tr>
<tr>
<td>13.917</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n420_s/I1</td>
</tr>
<tr>
<td>14.962</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n420_s/COUT</td>
</tr>
<tr>
<td>14.962</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n419_s/CIN</td>
</tr>
<tr>
<td>15.019</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n419_s/COUT</td>
</tr>
<tr>
<td>15.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n418_s/CIN</td>
</tr>
<tr>
<td>15.076</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n418_s/COUT</td>
</tr>
<tr>
<td>15.076</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n417_s/CIN</td>
</tr>
<tr>
<td>15.133</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n417_s/COUT</td>
</tr>
<tr>
<td>15.133</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n416_s/CIN</td>
</tr>
<tr>
<td>15.190</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n416_s/COUT</td>
</tr>
<tr>
<td>15.190</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n415_s/CIN</td>
</tr>
<tr>
<td>15.247</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n415_s/COUT</td>
</tr>
<tr>
<td>15.247</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n414_s/CIN</td>
</tr>
<tr>
<td>15.304</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n414_s/COUT</td>
</tr>
<tr>
<td>15.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n413_s/CIN</td>
</tr>
<tr>
<td>15.361</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n413_s/COUT</td>
</tr>
<tr>
<td>15.361</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n412_s/CIN</td>
</tr>
<tr>
<td>15.418</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n412_s/COUT</td>
</tr>
<tr>
<td>15.418</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n411_s/CIN</td>
</tr>
<tr>
<td>15.475</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n411_s/COUT</td>
</tr>
<tr>
<td>15.475</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n410_s/CIN</td>
</tr>
<tr>
<td>15.532</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n410_s/COUT</td>
</tr>
<tr>
<td>15.532</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n409_s/CIN</td>
</tr>
<tr>
<td>15.589</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n409_s/COUT</td>
</tr>
<tr>
<td>15.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n408_s/CIN</td>
</tr>
<tr>
<td>15.646</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n408_s/COUT</td>
</tr>
<tr>
<td>15.646</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n407_s/CIN</td>
</tr>
<tr>
<td>15.703</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n407_s/COUT</td>
</tr>
<tr>
<td>15.703</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n406_s/CIN</td>
</tr>
<tr>
<td>15.760</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n406_s/COUT</td>
</tr>
<tr>
<td>15.760</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n405_s/CIN</td>
</tr>
<tr>
<td>15.817</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n405_s/COUT</td>
</tr>
<tr>
<td>15.817</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n404_s/CIN</td>
</tr>
<tr>
<td>15.874</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n404_s/COUT</td>
</tr>
<tr>
<td>15.874</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n403_s/CIN</td>
</tr>
<tr>
<td>15.931</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n403_s/COUT</td>
</tr>
<tr>
<td>15.931</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n402_s/CIN</td>
</tr>
<tr>
<td>15.988</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n402_s/COUT</td>
</tr>
<tr>
<td>15.988</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n401_s/CIN</td>
</tr>
<tr>
<td>16.551</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n401_s/SUM</td>
</tr>
<tr>
<td>17.511</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n2023_s20/I0</td>
</tr>
<tr>
<td>18.543</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n2023_s20/F</td>
</tr>
<tr>
<td>19.503</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n2023_s16/I3</td>
</tr>
<tr>
<td>20.129</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n2023_s16/F</td>
</tr>
<tr>
<td>21.089</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n2023_s13/I3</td>
</tr>
<tr>
<td>21.715</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n2023_s13/F</td>
</tr>
<tr>
<td>22.675</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n2023_s6/I3</td>
</tr>
<tr>
<td>23.301</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n2023_s6/F</td>
</tr>
<tr>
<td>24.261</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n2023_s4/I0</td>
</tr>
<tr>
<td>25.293</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n2023_s4/F</td>
</tr>
<tr>
<td>26.253</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n2023_s3/I0</td>
</tr>
<tr>
<td>27.285</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>cpu_1/n2023_s3/F</td>
</tr>
<tr>
<td>28.245</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>flashController/n7_s10/I0</td>
</tr>
<tr>
<td>29.277</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>flashController/n7_s10/F</td>
</tr>
<tr>
<td>30.237</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>bu/screen_wen_Z_s2/I0</td>
</tr>
<tr>
<td>31.269</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>bu/screen_wen_Z_s2/F</td>
</tr>
<tr>
<td>32.229</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>bu/screen_wen_Z_s1/I3</td>
</tr>
<tr>
<td>32.855</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>bu/screen_wen_Z_s1/F</td>
</tr>
<tr>
<td>33.815</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>bu/n217_s14/I0</td>
</tr>
<tr>
<td>34.847</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>bu/n217_s14/F</td>
</tr>
<tr>
<td>35.807</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>bu/data_read_24_s2/I1</td>
</tr>
<tr>
<td>36.906</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>bu/data_read_24_s2/F</td>
</tr>
<tr>
<td>37.866</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>mem/n355_s7/I0</td>
</tr>
<tr>
<td>38.898</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>mem/n355_s7/F</td>
</tr>
<tr>
<td>39.858</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>mem/boot_data_out_0_s63/I1</td>
</tr>
<tr>
<td>40.957</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>mem/boot_data_out_0_s63/F</td>
</tr>
<tr>
<td>41.917</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>mem/boot_data_out_0_s55/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>1983</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.763</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>mem/boot_data_out_0_s55/CLK</td>
</tr>
<tr>
<td>37.363</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>mem/boot_data_out_0_s55</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>25</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 20.573, 49.945%; route: 20.160, 48.942%; tC2Q: 0.458, 1.113%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
