
# Register address mapping

## Sources addresses

Adder output (add): 0

Register 1 (r1): 1
Register 2 (r2): 2
Register 3 (r3) : 3

R shifter (shift) : 4

RAM Addr (ram\_addr) : 5
RAM Out (ram\_out) : 6

## Target addresses

Is null (==0) : 0

Register 1 (r1) : 1
Register 2 (r2) : 2
Register 3 (r3) : 3

R Shifter (shift) : 4

RAM Addr (ram\_addr) : 5
RAM Input (ram\_in) : 6

Adder A (add\_a) : 7
Adder B (add\_b) : 8

Is positive or null (>=0) : 9
