$date
	Wed Jun 27 00:56:32 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_led7seg $end
$var wire 4 ! SA [3:0] $end
$var wire 8 " LED [7:0] $end
$var reg 4 # I [3:0] $end
$scope module ma1 $end
$var wire 4 $ I [3:0] $end
$var wire 4 % SA [3:0] $end
$var wire 8 & LED [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11000000 &
bz0 %
b1111 $
b1111 #
b11000000 "
bz0 !
$end
#10
b11111001 "
b11111001 &
b1110 #
b1110 $
#20
b10100100 "
b10100100 &
b1101 #
b1101 $
#30
b10010000 "
b10010000 &
b1100 #
b1100 $
#40
b11011001 "
b11011001 &
b1011 #
b1011 $
#50
b11010010 "
b11010010 &
b1010 #
b1010 $
#60
b10000011 "
b10000011 &
b1001 #
b1001 $
#70
b10110000 "
b10110000 &
b1000 #
b1000 $
#80
b11000000 "
b11000000 &
b111 #
b111 $
#90
b11011000 "
b11011000 &
b110 #
b110 $
#100
b10000000 "
b10000000 &
b101 #
b101 $
#110
b10110000 "
b10110000 &
b100 #
b100 $
#120
b11000000 "
b11000000 &
b11 #
b11 $
#130
b11010000 "
b11010000 &
b10 #
b10 $
#140
b10000000 "
b10000000 &
b1 #
b1 $
#150
b10110000 "
b10110000 &
b0 #
b0 $
#160
