{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651270752502 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651270752513 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 29 18:19:12 2022 " "Processing started: Fri Apr 29 18:19:12 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651270752513 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651270752513 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_Standard_i2sound_modulationTest -c DE10_Standard_i2sound " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_Standard_i2sound_modulationTest -c DE10_Standard_i2sound" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651270752513 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651270753081 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651270753081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/iir5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file filters/iir5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 iir5-rtl " "Found design unit 1: iir5-rtl" {  } { { "filters/iir5.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/iir5.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270765974 ""} { "Info" "ISGN_ENTITY_NAME" "1 iir5 " "Found entity 1: iir5" {  } { { "filters/iir5.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/iir5.vhd" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270765974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651270765974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/iir5_tb.vhd 6 1 " "Found 6 design units, including 1 entities, in source file filters/iir5_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 iir5_tb_pkg " "Found design unit 1: iir5_tb_pkg" {  } { { "filters/iir5_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/iir5_tb.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270765995 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 iir5_tb_pkg-body " "Found design unit 2: iir5_tb_pkg-body" {  } { { "filters/iir5_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/iir5_tb.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270765995 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 iir5_tb_data " "Found design unit 3: iir5_tb_data" {  } { { "filters/iir5_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/iir5_tb.vhd" 253 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270765995 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 iir5_tb_data-body " "Found design unit 4: iir5_tb_data-body" {  } { { "filters/iir5_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/iir5_tb.vhd" 260 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270765995 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 iir5_tb-rtl " "Found design unit 5: iir5_tb-rtl" {  } { { "filters/iir5_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/iir5_tb.vhd" 8314 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270765995 ""} { "Info" "ISGN_ENTITY_NAME" "1 iir5_tb " "Found entity 1: iir5_tb" {  } { { "filters/iir5_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/iir5_tb.vhd" 8309 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270765995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651270765995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/iir4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file filters/iir4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 iir4-rtl " "Found design unit 1: iir4-rtl" {  } { { "filters/iir4.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/iir4.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270765995 ""} { "Info" "ISGN_ENTITY_NAME" "1 iir4 " "Found entity 1: iir4" {  } { { "filters/iir4.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/iir4.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270765995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651270765995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/iir4_tb.vhd 6 1 " "Found 6 design units, including 1 entities, in source file filters/iir4_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 iir4_tb_pkg " "Found design unit 1: iir4_tb_pkg" {  } { { "filters/iir4_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/iir4_tb.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766011 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 iir4_tb_pkg-body " "Found design unit 2: iir4_tb_pkg-body" {  } { { "filters/iir4_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/iir4_tb.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766011 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 iir4_tb_data " "Found design unit 3: iir4_tb_data" {  } { { "filters/iir4_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/iir4_tb.vhd" 251 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766011 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 iir4_tb_data-body " "Found design unit 4: iir4_tb_data-body" {  } { { "filters/iir4_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/iir4_tb.vhd" 258 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766011 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 iir4_tb-rtl " "Found design unit 5: iir4_tb-rtl" {  } { { "filters/iir4_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/iir4_tb.vhd" 8312 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766011 ""} { "Info" "ISGN_ENTITY_NAME" "1 iir4_tb " "Found entity 1: iir4_tb" {  } { { "filters/iir4_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/iir4_tb.vhd" 8307 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651270766011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/iirlowpass_tb.vhd 6 1 " "Found 6 design units, including 1 entities, in source file filters/iirlowpass_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 iirlowpass_tb_pkg " "Found design unit 1: iirlowpass_tb_pkg" {  } { { "filters/iirlowpass_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/iirlowpass_tb.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766017 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 iirlowpass_tb_pkg-body " "Found design unit 2: iirlowpass_tb_pkg-body" {  } { { "filters/iirlowpass_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/iirlowpass_tb.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766017 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 iirlowpass_tb_data " "Found design unit 3: iirlowpass_tb_data" {  } { { "filters/iirlowpass_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/iirlowpass_tb.vhd" 252 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766017 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 iirlowpass_tb_data-body " "Found design unit 4: iirlowpass_tb_data-body" {  } { { "filters/iirlowpass_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/iirlowpass_tb.vhd" 259 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766017 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 iirlowpass_tb-rtl " "Found design unit 5: iirlowpass_tb-rtl" {  } { { "filters/iirlowpass_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/iirlowpass_tb.vhd" 5609 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766017 ""} { "Info" "ISGN_ENTITY_NAME" "1 iirlowpass_tb " "Found entity 1: iirlowpass_tb" {  } { { "filters/iirlowpass_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/iirlowpass_tb.vhd" 5604 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651270766017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/iirlowpass.vhd 2 1 " "Found 2 design units, including 1 entities, in source file filters/iirlowpass.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 iirlowpass-rtl " "Found design unit 1: iirlowpass-rtl" {  } { { "filters/iirlowpass.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/iirlowpass.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766017 ""} { "Info" "ISGN_ENTITY_NAME" "1 iirlowpass " "Found entity 1: iirlowpass" {  } { { "filters/iirlowpass.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/iirlowpass.vhd" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651270766017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/firfilter_tb.vhd 6 1 " "Found 6 design units, including 1 entities, in source file filters/firfilter_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 firfilter_tb_pkg " "Found design unit 1: firfilter_tb_pkg" {  } { { "filters/firfilter_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/firfilter_tb.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766029 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 firfilter_tb_pkg-body " "Found design unit 2: firfilter_tb_pkg-body" {  } { { "filters/firfilter_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/firfilter_tb.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766029 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 firfilter_tb_data " "Found design unit 3: firfilter_tb_data" {  } { { "filters/firfilter_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/firfilter_tb.vhd" 266 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766029 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 firfilter_tb_data-body " "Found design unit 4: firfilter_tb_data-body" {  } { { "filters/firfilter_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/firfilter_tb.vhd" 273 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766029 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 firfilter_tb-rtl " "Found design unit 5: firfilter_tb-rtl" {  } { { "filters/firfilter_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/firfilter_tb.vhd" 6797 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766029 ""} { "Info" "ISGN_ENTITY_NAME" "1 firfilter_tb " "Found entity 1: firfilter_tb" {  } { { "filters/firfilter_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/firfilter_tb.vhd" 6792 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651270766029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/firfilter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file filters/firfilter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 firfilter-rtl " "Found design unit 1: firfilter-rtl" {  } { { "filters/firfilter.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/firfilter.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766029 ""} { "Info" "ISGN_ENTITY_NAME" "1 firfilter " "Found entity 1: firfilter" {  } { { "filters/firfilter.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/firfilter.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651270766029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/lowpass1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file filters/lowpass1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lowpass1-rtl " "Found design unit 1: lowpass1-rtl" {  } { { "filters/lowpass1.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/lowpass1.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766039 ""} { "Info" "ISGN_ENTITY_NAME" "1 lowpass1 " "Found entity 1: lowpass1" {  } { { "filters/lowpass1.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/lowpass1.vhd" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651270766039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/bandstop2_tb.vhd 6 1 " "Found 6 design units, including 1 entities, in source file filters/bandstop2_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bandstop2_tb_pkg " "Found design unit 1: bandstop2_tb_pkg" {  } { { "filters/bandstop2_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/bandstop2_tb.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766039 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 bandstop2_tb_pkg-body " "Found design unit 2: bandstop2_tb_pkg-body" {  } { { "filters/bandstop2_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/bandstop2_tb.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766039 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 bandstop2_tb_data " "Found design unit 3: bandstop2_tb_data" {  } { { "filters/bandstop2_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/bandstop2_tb.vhd" 252 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766039 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 bandstop2_tb_data-body " "Found design unit 4: bandstop2_tb_data-body" {  } { { "filters/bandstop2_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/bandstop2_tb.vhd" 259 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766039 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 bandstop2_tb-rtl " "Found design unit 5: bandstop2_tb-rtl" {  } { { "filters/bandstop2_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/bandstop2_tb.vhd" 5833 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766039 ""} { "Info" "ISGN_ENTITY_NAME" "1 bandstop2_tb " "Found entity 1: bandstop2_tb" {  } { { "filters/bandstop2_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/bandstop2_tb.vhd" 5828 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651270766039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/bandstop2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file filters/bandstop2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bandstop2-rtl " "Found design unit 1: bandstop2-rtl" {  } { { "filters/bandstop2.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/bandstop2.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766049 ""} { "Info" "ISGN_ENTITY_NAME" "1 bandstop2 " "Found entity 1: bandstop2" {  } { { "filters/bandstop2.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/bandstop2.vhd" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651270766049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/lowpass2_tb.vhd 6 1 " "Found 6 design units, including 1 entities, in source file filters/lowpass2_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lowpass2_tb_pkg " "Found design unit 1: lowpass2_tb_pkg" {  } { { "filters/lowpass2_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/lowpass2_tb.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766060 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 lowpass2_tb_pkg-body " "Found design unit 2: lowpass2_tb_pkg-body" {  } { { "filters/lowpass2_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/lowpass2_tb.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766060 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 lowpass2_tb_data " "Found design unit 3: lowpass2_tb_data" {  } { { "filters/lowpass2_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/lowpass2_tb.vhd" 252 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766060 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 lowpass2_tb_data-body " "Found design unit 4: lowpass2_tb_data-body" {  } { { "filters/lowpass2_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/lowpass2_tb.vhd" 259 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766060 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 lowpass2_tb-rtl " "Found design unit 5: lowpass2_tb-rtl" {  } { { "filters/lowpass2_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/lowpass2_tb.vhd" 4785 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766060 ""} { "Info" "ISGN_ENTITY_NAME" "1 lowpass2_tb " "Found entity 1: lowpass2_tb" {  } { { "filters/lowpass2_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/lowpass2_tb.vhd" 4780 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651270766060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/lowpass2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file filters/lowpass2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lowpass2-rtl " "Found design unit 1: lowpass2-rtl" {  } { { "filters/lowpass2.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/lowpass2.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766065 ""} { "Info" "ISGN_ENTITY_NAME" "1 lowpass2 " "Found entity 1: lowpass2" {  } { { "filters/lowpass2.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/lowpass2.vhd" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651270766065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/lowpass1_tb.vhd 6 1 " "Found 6 design units, including 1 entities, in source file filters/lowpass1_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lowpass1_tb_pkg " "Found design unit 1: lowpass1_tb_pkg" {  } { { "filters/lowpass1_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/lowpass1_tb.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766071 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 lowpass1_tb_pkg-body " "Found design unit 2: lowpass1_tb_pkg-body" {  } { { "filters/lowpass1_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/lowpass1_tb.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766071 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 lowpass1_tb_data " "Found design unit 3: lowpass1_tb_data" {  } { { "filters/lowpass1_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/lowpass1_tb.vhd" 272 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766071 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 lowpass1_tb_data-body " "Found design unit 4: lowpass1_tb_data-body" {  } { { "filters/lowpass1_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/lowpass1_tb.vhd" 279 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766071 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 lowpass1_tb-rtl " "Found design unit 5: lowpass1_tb-rtl" {  } { { "filters/lowpass1_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/lowpass1_tb.vhd" 4605 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766071 ""} { "Info" "ISGN_ENTITY_NAME" "1 lowpass1_tb " "Found entity 1: lowpass1_tb" {  } { { "filters/lowpass1_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/lowpass1_tb.vhd" 4600 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651270766071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/bandstop_tb.vhd 6 1 " "Found 6 design units, including 1 entities, in source file filters/bandstop_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bandstop_tb_pkg " "Found design unit 1: bandstop_tb_pkg" {  } { { "filters/bandstop_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/bandstop_tb.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766081 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 bandstop_tb_pkg-body " "Found design unit 2: bandstop_tb_pkg-body" {  } { { "filters/bandstop_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/bandstop_tb.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766081 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 bandstop_tb_data " "Found design unit 3: bandstop_tb_data" {  } { { "filters/bandstop_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/bandstop_tb.vhd" 252 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766081 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 bandstop_tb_data-body " "Found design unit 4: bandstop_tb_data-body" {  } { { "filters/bandstop_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/bandstop_tb.vhd" 259 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766081 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 bandstop_tb-rtl " "Found design unit 5: bandstop_tb-rtl" {  } { { "filters/bandstop_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/bandstop_tb.vhd" 6553 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766081 ""} { "Info" "ISGN_ENTITY_NAME" "1 bandstop_tb " "Found entity 1: bandstop_tb" {  } { { "filters/bandstop_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/bandstop_tb.vhd" 6548 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651270766081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/bandstop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file filters/bandstop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bandstop-rtl " "Found design unit 1: bandstop-rtl" {  } { { "filters/bandstop.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/bandstop.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766087 ""} { "Info" "ISGN_ENTITY_NAME" "1 bandstop " "Found entity 1: bandstop" {  } { { "filters/bandstop.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/bandstop.vhd" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651270766087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/bandpass_tb.vhd 6 1 " "Found 6 design units, including 1 entities, in source file filters/bandpass_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bandpass_tb_pkg " "Found design unit 1: bandpass_tb_pkg" {  } { { "filters/bandpass_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/bandpass_tb.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766091 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 bandpass_tb_pkg-body " "Found design unit 2: bandpass_tb_pkg-body" {  } { { "filters/bandpass_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/bandpass_tb.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766091 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 bandpass_tb_data " "Found design unit 3: bandpass_tb_data" {  } { { "filters/bandpass_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/bandpass_tb.vhd" 252 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766091 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 bandpass_tb_data-body " "Found design unit 4: bandpass_tb_data-body" {  } { { "filters/bandpass_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/bandpass_tb.vhd" 259 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766091 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 bandpass_tb-rtl " "Found design unit 5: bandpass_tb-rtl" {  } { { "filters/bandpass_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/bandpass_tb.vhd" 6553 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766091 ""} { "Info" "ISGN_ENTITY_NAME" "1 bandpass_tb " "Found entity 1: bandpass_tb" {  } { { "filters/bandpass_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/bandpass_tb.vhd" 6548 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651270766091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/bandpass.vhd 2 1 " "Found 2 design units, including 1 entities, in source file filters/bandpass.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bandpass-rtl " "Found design unit 1: bandpass-rtl" {  } { { "filters/bandpass.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/bandpass.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766101 ""} { "Info" "ISGN_ENTITY_NAME" "1 bandpass " "Found entity 1: bandpass" {  } { { "filters/bandpass.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/bandpass.vhd" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651270766101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/arbit_tb.vhd 6 1 " "Found 6 design units, including 1 entities, in source file filters/arbit_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arbit_tb_pkg " "Found design unit 1: arbit_tb_pkg" {  } { { "filters/arbit_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/arbit_tb.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766102 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 arbit_tb_pkg-body " "Found design unit 2: arbit_tb_pkg-body" {  } { { "filters/arbit_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/arbit_tb.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766102 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 arbit_tb_data " "Found design unit 3: arbit_tb_data" {  } { { "filters/arbit_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/arbit_tb.vhd" 272 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766102 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 arbit_tb_data-body " "Found design unit 4: arbit_tb_data-body" {  } { { "filters/arbit_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/arbit_tb.vhd" 279 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766102 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 arbit_tb-rtl " "Found design unit 5: arbit_tb-rtl" {  } { { "filters/arbit_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/arbit_tb.vhd" 4677 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766102 ""} { "Info" "ISGN_ENTITY_NAME" "1 arbit_tb " "Found entity 1: arbit_tb" {  } { { "filters/arbit_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/arbit_tb.vhd" 4672 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651270766102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/arbit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file filters/arbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arbit-rtl " "Found design unit 1: arbit-rtl" {  } { { "filters/arbit.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/arbit.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766102 ""} { "Info" "ISGN_ENTITY_NAME" "1 arbit " "Found entity 1: arbit" {  } { { "filters/arbit.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/arbit.vhd" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651270766102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/nyquist_tb.vhd 6 1 " "Found 6 design units, including 1 entities, in source file filters/nyquist_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nyquist_tb_pkg " "Found design unit 1: nyquist_tb_pkg" {  } { { "filters/nyquist_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/nyquist_tb.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766125 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 nyquist_tb_pkg-body " "Found design unit 2: nyquist_tb_pkg-body" {  } { { "filters/nyquist_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/nyquist_tb.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766125 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 nyquist_tb_data " "Found design unit 3: nyquist_tb_data" {  } { { "filters/nyquist_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/nyquist_tb.vhd" 270 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766125 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 nyquist_tb_data-body " "Found design unit 4: nyquist_tb_data-body" {  } { { "filters/nyquist_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/nyquist_tb.vhd" 277 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766125 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 nyquist_tb-rtl " "Found design unit 5: nyquist_tb-rtl" {  } { { "filters/nyquist_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/nyquist_tb.vhd" 6801 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766125 ""} { "Info" "ISGN_ENTITY_NAME" "1 nyquist_tb " "Found entity 1: nyquist_tb" {  } { { "filters/nyquist_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/nyquist_tb.vhd" 6796 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651270766125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/nyquist.vhd 2 1 " "Found 2 design units, including 1 entities, in source file filters/nyquist.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nyquist-rtl " "Found design unit 1: nyquist-rtl" {  } { { "filters/nyquist.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/nyquist.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766125 ""} { "Info" "ISGN_ENTITY_NAME" "1 nyquist " "Found entity 1: nyquist" {  } { { "filters/nyquist.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/nyquist.vhd" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651270766125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/highpass_fir.v 1 1 " "Found 1 design units, including 1 entities, in source file filters/highpass_fir.v" { { "Info" "ISGN_ENTITY_NAME" "1 highpass_FIR " "Found entity 1: highpass_FIR" {  } { { "filters/highpass_FIR.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/highpass_FIR.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651270766134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/highpass_24_ver.v 1 1 " "Found 1 design units, including 1 entities, in source file filters/highpass_24_ver.v" { { "Info" "ISGN_ENTITY_NAME" "1 highpass_24_ver " "Found entity 1: highpass_24_ver" {  } { { "filters/highpass_24_ver.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/highpass_24_ver.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651270766134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/highpass_24_ver_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file filters/highpass_24_ver_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 highpass_24_ver_tb " "Found entity 1: highpass_24_ver_tb" {  } { { "filters/highpass_24_ver_tb.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/highpass_24_ver_tb.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651270766155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/lowpass_new_tb.vhd 6 1 " "Found 6 design units, including 1 entities, in source file filters/lowpass_new_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lowpass_new_tb_pkg " "Found design unit 1: lowpass_new_tb_pkg" {  } { { "filters/lowpass_new_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/lowpass_new_tb.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766166 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 lowpass_new_tb_pkg-body " "Found design unit 2: lowpass_new_tb_pkg-body" {  } { { "filters/lowpass_new_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/lowpass_new_tb.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766166 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 lowpass_new_tb_data " "Found design unit 3: lowpass_new_tb_data" {  } { { "filters/lowpass_new_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/lowpass_new_tb.vhd" 267 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766166 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 lowpass_new_tb_data-body " "Found design unit 4: lowpass_new_tb_data-body" {  } { { "filters/lowpass_new_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/lowpass_new_tb.vhd" 274 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766166 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 lowpass_new_tb-rtl " "Found design unit 5: lowpass_new_tb-rtl" {  } { { "filters/lowpass_new_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/lowpass_new_tb.vhd" 7162 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766166 ""} { "Info" "ISGN_ENTITY_NAME" "1 lowpass_new_tb " "Found entity 1: lowpass_new_tb" {  } { { "filters/lowpass_new_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/lowpass_new_tb.vhd" 7157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651270766166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/lowpass_new.vhd 2 1 " "Found 2 design units, including 1 entities, in source file filters/lowpass_new.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lowpass_new-rtl " "Found design unit 1: lowpass_new-rtl" {  } { { "filters/lowpass_new.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/lowpass_new.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766177 ""} { "Info" "ISGN_ENTITY_NAME" "1 lowpass_new " "Found entity 1: lowpass_new" {  } { { "filters/lowpass_new.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/lowpass_new.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651270766177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/keytr.v 1 1 " "Found 1 design units, including 1 entities, in source file v/keytr.v" { { "Info" "ISGN_ENTITY_NAME" "1 keytr " "Found entity 1: keytr" {  } { { "v/keytr.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/v/keytr.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651270766182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c " "Found entity 1: i2c" {  } { { "v/i2c.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/v/i2c.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651270766187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/hex.v 1 1 " "Found 1 design units, including 1 entities, in source file v/hex.v" { { "Info" "ISGN_ENTITY_NAME" "1 HEX " "Found entity 1: HEX" {  } { { "v/HEX.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/v/HEX.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651270766187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/clock_500.v 1 1 " "Found 1 design units, including 1 entities, in source file v/clock_500.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_500 " "Found entity 1: CLOCK_500" {  } { { "v/clock_500.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/v/clock_500.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651270766198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_i2sound.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_i2sound.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_i2sound " "Found entity 1: DE10_Standard_i2sound" {  } { { "DE10_Standard_i2sound.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651270766198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filterprogrammable.vhd 2 1 " "Found 2 design units, including 1 entities, in source file filterprogrammable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FilterProgrammable-rtl " "Found design unit 1: FilterProgrammable-rtl" {  } { { "FilterProgrammable.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/FilterProgrammable.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766209 ""} { "Info" "ISGN_ENTITY_NAME" "1 FilterProgrammable " "Found entity 1: FilterProgrammable" {  } { { "FilterProgrammable.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/FilterProgrammable.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651270766209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filterprogrammable_tb.vhd 6 1 " "Found 6 design units, including 1 entities, in source file filterprogrammable_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FilterProgrammable_tb_pkg " "Found design unit 1: FilterProgrammable_tb_pkg" {  } { { "FilterProgrammable_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/FilterProgrammable_tb.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766214 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 FilterProgrammable_tb_pkg-body " "Found design unit 2: FilterProgrammable_tb_pkg-body" {  } { { "FilterProgrammable_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/FilterProgrammable_tb.vhd" 100 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766214 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 FilterProgrammable_tb_data " "Found design unit 3: FilterProgrammable_tb_data" {  } { { "FilterProgrammable_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/FilterProgrammable_tb.vhd" 421 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766214 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 FilterProgrammable_tb_data-body " "Found design unit 4: FilterProgrammable_tb_data-body" {  } { { "FilterProgrammable_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/FilterProgrammable_tb.vhd" 432 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766214 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 FilterProgrammable_tb-rtl " "Found design unit 5: FilterProgrammable_tb-rtl" {  } { { "FilterProgrammable_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/FilterProgrammable_tb.vhd" 3012 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766214 ""} { "Info" "ISGN_ENTITY_NAME" "1 FilterProgrammable_tb " "Found entity 1: FilterProgrammable_tb" {  } { { "FilterProgrammable_tb.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/FilterProgrammable_tb.vhd" 3007 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651270766214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters/lowpass_800.vhd 2 1 " "Found 2 design units, including 1 entities, in source file filters/lowpass_800.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lowpass_800-rtl " "Found design unit 1: lowpass_800-rtl" {  } { { "filters/lowpass_800.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/lowpass_800.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766224 ""} { "Info" "ISGN_ENTITY_NAME" "1 lowpass_800 " "Found entity 1: lowpass_800" {  } { { "filters/lowpass_800.vhd" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/filters/lowpass_800.vhd" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651270766224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651270766224 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LEDR DE10_Standard_i2sound.v(62) " "Verilog HDL Implicit Net warning at DE10_Standard_i2sound.v(62): created implicit net for \"LEDR\"" {  } { { "DE10_Standard_i2sound.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651270766875 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLOCK_50 DE10_Standard_i2sound.v(77) " "Verilog HDL Implicit Net warning at DE10_Standard_i2sound.v(77): created implicit net for \"CLOCK_50\"" {  } { { "DE10_Standard_i2sound.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v" 77 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651270766875 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_Standard_i2sound " "Elaborating entity \"DE10_Standard_i2sound\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651270766955 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LEDR DE10_Standard_i2sound.v(62) " "Verilog HDL or VHDL warning at DE10_Standard_i2sound.v(62): object \"LEDR\" assigned a value but never read" {  } { { "DE10_Standard_i2sound.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651270766977 "|DE10_Standard_i2sound"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 1 DE10_Standard_i2sound.v(62) " "Verilog HDL assignment warning at DE10_Standard_i2sound.v(62): truncated value with size 10 to match size of target (1)" {  } { { "DE10_Standard_i2sound.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651270766977 "|DE10_Standard_i2sound"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 DE10_Standard_i2sound.v(26) " "Output port \"HEX2\" at DE10_Standard_i2sound.v(26) has no driver" {  } { { "DE10_Standard_i2sound.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651270766977 "|DE10_Standard_i2sound"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 DE10_Standard_i2sound.v(27) " "Output port \"HEX3\" at DE10_Standard_i2sound.v(27) has no driver" {  } { { "DE10_Standard_i2sound.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651270766977 "|DE10_Standard_i2sound"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 DE10_Standard_i2sound.v(28) " "Output port \"HEX4\" at DE10_Standard_i2sound.v(28) has no driver" {  } { { "DE10_Standard_i2sound.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651270766977 "|DE10_Standard_i2sound"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 DE10_Standard_i2sound.v(29) " "Output port \"HEX5\" at DE10_Standard_i2sound.v(29) has no driver" {  } { { "DE10_Standard_i2sound.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651270766977 "|DE10_Standard_i2sound"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keytr keytr:u3 " "Elaborating entity \"keytr\" for hierarchy \"keytr:u3\"" {  } { { "DE10_Standard_i2sound.v" "u3" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651270766977 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 keytr.v(135) " "Verilog HDL assignment warning at keytr.v(135): truncated value with size 32 to match size of target (16)" {  } { { "v/keytr.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/v/keytr.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651270766988 "|DE10_Standard_i2sound|keytr:u3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "counter keytr.v(66) " "Output port \"counter\" at keytr.v(66) has no driver" {  } { { "v/keytr.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/v/keytr.v" 66 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651270766988 "|DE10_Standard_i2sound|keytr:u3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ON keytr.v(64) " "Output port \"ON\" at keytr.v(64) has no driver" {  } { { "v/keytr.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/v/keytr.v" 64 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651270766988 "|DE10_Standard_i2sound|keytr:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK_500 CLOCK_500:u1 " "Elaborating entity \"CLOCK_500\" for hierarchy \"CLOCK_500:u1\"" {  } { { "DE10_Standard_i2sound.v" "u1" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651270766988 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 clock_500.v(84) " "Verilog HDL assignment warning at clock_500.v(84): truncated value with size 32 to match size of target (1)" {  } { { "v/clock_500.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/v/clock_500.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651270767009 "|DE10_Standard_i2sound|CLOCK_500:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 clock_500.v(91) " "Verilog HDL assignment warning at clock_500.v(91): truncated value with size 32 to match size of target (11)" {  } { { "v/clock_500.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/v/clock_500.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651270767009 "|DE10_Standard_i2sound|CLOCK_500:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 clock_500.v(103) " "Verilog HDL assignment warning at clock_500.v(103): truncated value with size 32 to match size of target (6)" {  } { { "v/clock_500.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/v/clock_500.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651270767009 "|DE10_Standard_i2sound|CLOCK_500:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 clock_500.v(117) " "Verilog HDL assignment warning at clock_500.v(117): truncated value with size 32 to match size of target (5)" {  } { { "v/clock_500.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/v/clock_500.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651270767009 "|DE10_Standard_i2sound|CLOCK_500:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock_500.v(122) " "Verilog HDL assignment warning at clock_500.v(122): truncated value with size 32 to match size of target (4)" {  } { { "v/clock_500.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/v/clock_500.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651270767009 "|DE10_Standard_i2sound|CLOCK_500:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 clock_500.v(123) " "Verilog HDL assignment warning at clock_500.v(123): truncated value with size 32 to match size of target (7)" {  } { { "v/clock_500.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/v/clock_500.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651270767009 "|DE10_Standard_i2sound|CLOCK_500:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c i2c:u2 " "Elaborating entity \"i2c\" for hierarchy \"i2c:u2\"" {  } { { "DE10_Standard_i2sound.v" "u2" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651270767009 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c.v(86) " "Verilog HDL assignment warning at i2c.v(86): truncated value with size 32 to match size of target (1)" {  } { { "v/i2c.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/v/i2c.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651270767019 "|DE10_Standard_i2sound|i2c:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c.v(85) " "Verilog HDL assignment warning at i2c.v(85): truncated value with size 32 to match size of target (1)" {  } { { "v/i2c.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/v/i2c.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651270767019 "|DE10_Standard_i2sound|i2c:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 i2c.v(110) " "Verilog HDL assignment warning at i2c.v(110): truncated value with size 32 to match size of target (6)" {  } { { "v/i2c.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/v/i2c.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651270767019 "|DE10_Standard_i2sound|i2c:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c.v(144) " "Verilog HDL assignment warning at i2c.v(144): truncated value with size 32 to match size of target (1)" {  } { { "v/i2c.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/v/i2c.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651270767019 "|DE10_Standard_i2sound|i2c:u2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HEX HEX:u4 " "Elaborating entity \"HEX\" for hierarchy \"HEX:u4\"" {  } { { "DE10_Standard_i2sound.v" "u4" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651270767019 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1651270767404 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "DE10_Standard_i2sound.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651270767490 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "DE10_Standard_i2sound.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651270767490 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "DE10_Standard_i2sound.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651270767490 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1651270767490 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "DE10_Standard_i2sound.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651270767490 "|DE10_Standard_i2sound|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "DE10_Standard_i2sound.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651270767490 "|DE10_Standard_i2sound|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "DE10_Standard_i2sound.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651270767490 "|DE10_Standard_i2sound|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "DE10_Standard_i2sound.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651270767490 "|DE10_Standard_i2sound|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] VCC " "Pin \"HEX0\[4\]\" is stuck at VCC" {  } { { "DE10_Standard_i2sound.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651270767490 "|DE10_Standard_i2sound|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "DE10_Standard_i2sound.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651270767490 "|DE10_Standard_i2sound|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "DE10_Standard_i2sound.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651270767490 "|DE10_Standard_i2sound|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "DE10_Standard_i2sound.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651270767490 "|DE10_Standard_i2sound|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "DE10_Standard_i2sound.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651270767490 "|DE10_Standard_i2sound|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "DE10_Standard_i2sound.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651270767490 "|DE10_Standard_i2sound|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "DE10_Standard_i2sound.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651270767490 "|DE10_Standard_i2sound|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "DE10_Standard_i2sound.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651270767490 "|DE10_Standard_i2sound|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "DE10_Standard_i2sound.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651270767490 "|DE10_Standard_i2sound|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "DE10_Standard_i2sound.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651270767490 "|DE10_Standard_i2sound|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "DE10_Standard_i2sound.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651270767490 "|DE10_Standard_i2sound|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "DE10_Standard_i2sound.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651270767490 "|DE10_Standard_i2sound|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "DE10_Standard_i2sound.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651270767490 "|DE10_Standard_i2sound|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "DE10_Standard_i2sound.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651270767490 "|DE10_Standard_i2sound|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "DE10_Standard_i2sound.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651270767490 "|DE10_Standard_i2sound|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "DE10_Standard_i2sound.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651270767490 "|DE10_Standard_i2sound|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "DE10_Standard_i2sound.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651270767490 "|DE10_Standard_i2sound|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "DE10_Standard_i2sound.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651270767490 "|DE10_Standard_i2sound|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "DE10_Standard_i2sound.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651270767490 "|DE10_Standard_i2sound|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "DE10_Standard_i2sound.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651270767490 "|DE10_Standard_i2sound|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "DE10_Standard_i2sound.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651270767490 "|DE10_Standard_i2sound|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "DE10_Standard_i2sound.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651270767490 "|DE10_Standard_i2sound|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "DE10_Standard_i2sound.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651270767490 "|DE10_Standard_i2sound|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "DE10_Standard_i2sound.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651270767490 "|DE10_Standard_i2sound|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "DE10_Standard_i2sound.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651270767490 "|DE10_Standard_i2sound|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "DE10_Standard_i2sound.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651270767490 "|DE10_Standard_i2sound|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "DE10_Standard_i2sound.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651270767490 "|DE10_Standard_i2sound|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "DE10_Standard_i2sound.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651270767490 "|DE10_Standard_i2sound|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "DE10_Standard_i2sound.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651270767490 "|DE10_Standard_i2sound|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "DE10_Standard_i2sound.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651270767490 "|DE10_Standard_i2sound|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "DE10_Standard_i2sound.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651270767490 "|DE10_Standard_i2sound|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "DE10_Standard_i2sound.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651270767490 "|DE10_Standard_i2sound|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "DE10_Standard_i2sound.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651270767490 "|DE10_Standard_i2sound|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "DE10_Standard_i2sound.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651270767490 "|DE10_Standard_i2sound|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "DE10_Standard_i2sound.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651270767490 "|DE10_Standard_i2sound|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "DE10_Standard_i2sound.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651270767490 "|DE10_Standard_i2sound|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "DE10_Standard_i2sound.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651270767490 "|DE10_Standard_i2sound|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "DE10_Standard_i2sound.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651270767490 "|DE10_Standard_i2sound|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "DE10_Standard_i2sound.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651270767490 "|DE10_Standard_i2sound|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_I2C_SCLK GND " "Pin \"FPGA_I2C_SCLK\" is stuck at GND" {  } { { "DE10_Standard_i2sound.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651270767490 "|DE10_Standard_i2sound|FPGA_I2C_SCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1651270767490 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "15 " "15 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651270767499 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1651270767691 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651270767691 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "DE10_Standard_i2sound.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651270767723 "|DE10_Standard_i2sound|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE10_Standard_i2sound.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651270767723 "|DE10_Standard_i2sound|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE10_Standard_i2sound.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651270767723 "|DE10_Standard_i2sound|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE10_Standard_i2sound.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651270767723 "|DE10_Standard_i2sound|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "DE10_Standard_i2sound.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651270767723 "|DE10_Standard_i2sound|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE10_Standard_i2sound.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651270767723 "|DE10_Standard_i2sound|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE10_Standard_i2sound.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651270767723 "|DE10_Standard_i2sound|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE10_Standard_i2sound.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651270767723 "|DE10_Standard_i2sound|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE10_Standard_i2sound.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651270767723 "|DE10_Standard_i2sound|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE10_Standard_i2sound.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651270767723 "|DE10_Standard_i2sound|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE10_Standard_i2sound.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651270767723 "|DE10_Standard_i2sound|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE10_Standard_i2sound.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651270767723 "|DE10_Standard_i2sound|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE10_Standard_i2sound.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651270767723 "|DE10_Standard_i2sound|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE10_Standard_i2sound.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound_modulationTest/DE10_Standard_i2sound.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651270767723 "|DE10_Standard_i2sound|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1651270767723 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "64 " "Implemented 64 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651270767723 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651270767723 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "4 " "Implemented 4 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1651270767723 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651270767723 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 87 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 87 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4915 " "Peak virtual memory: 4915 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651270767745 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 29 18:19:27 2022 " "Processing ended: Fri Apr 29 18:19:27 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651270767745 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651270767745 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651270767745 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651270767745 ""}
