



















-f $TOP_DIR/flist/soc_top.f



//xilinx ip
/home/xilinx_2022/Vivado/2022.2/data/verilog/src/unisims/BUFG.v
/home/xilinx_2022/Vivado/2022.2/data/verilog/src/unisims/BUFGCE.v
/home/xilinx_2022/Vivado/2022.2/data/verilog/src/unisims/IBUFDS.v
/home/xilinx_2022/Vivado/2022.2/data/verilog/src/unisims/MMCME3_ADV.v
/home/xilinx_2022/Vivado/2022.2/data/verilog/src/glbl.v
$FPGA_DIR/rtl/ip/clk_wiz_0/clk_wiz_0.v
$FPGA_DIR/rtl/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v















