vhdl work "E:\Documents\FPGA\fpga_course\logic_gates\logic_gates.vhd"
