$date
	Mon Sep 26 00:12:19 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module button_counter_tb $end
$var wire 3 ! LED [2:0] $end
$var reg 2 " BUT [1:0] $end
$scope module UUT $end
$var wire 2 # but [1:0] $end
$var wire 1 $ clk $end
$var wire 1 % rst $end
$var reg 3 & led [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
0%
0$
b11 #
b11 "
bx !
$end
#5000
1$
b10 "
b10 #
#10000
0$
b11 "
b11 #
#15000
1$
b10 "
b10 #
#20000
0$
b11 "
b11 #
#25000
1$
b10 "
b10 #
#30000
0$
b11 "
b11 #
#35000
1$
b10 "
b10 #
#40000
0$
b11 "
b11 #
#50000
1$
b10 "
b10 #
#55000
0$
b11 "
b11 #
#60000
1$
b10 "
b10 #
#100000
