#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
# Start of session at: Sun Jun  5 13:49:06 2022
# Process ID: 16965
# Log file: /mnt/Documents/Projects/verilog/led_blink/planAhead_run_1/planAhead.log
# Journal file: /mnt/Documents/Projects/verilog/led_blink/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source /mnt/Documents/Projects/verilog/led_blink/pa.fromNetlist.tcl
# create_project -name led_blink -dir "/mnt/Documents/Projects/verilog/led_blink/planAhead_run_1" -part xc3s200tq144-4
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "/mnt/Documents/Projects/verilog/led_blink/led_blink.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {/mnt/Documents/Projects/verilog/led_blink} }
# set_property target_constrs_file "led_blink.ucf" [current_fileset -constrset]
Adding file '/mnt/Documents/Projects/verilog/led_blink/led_blink.ucf' to fileset 'constrs_1'
# add_files [list {led_blink.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s200tq144-4
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design led_blink.ngc ...
WARNING:NetListWriters:298 - No output is written to led_blink.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file led_blink.edif ...
ngc2edif: Total memory usage is 91884 kilobytes

Parsing EDIF File [./planAhead_run_1/led_blink.data/cache/led_blink_ngc_faf51201.edif]
Finished Parsing EDIF File [./planAhead_run_1/led_blink.data/cache/led_blink_ngc_faf51201.edif]
INFO: [Designutils 20-910] Reading macro library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3/hd_int_macros.edn
Parsing EDIF File [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3/hd_int_macros.edn]
Finished Parsing EDIF File [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3/hd_int_macros.edn]
Loading clock regions from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3/spartan3/xc3s200/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3/spartan3/xc3s200/ClockBuffers.xml
Loading package from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3/spartan3/xc3s200/tq144/Package.xml
Loading io standards from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3/spartan3/xc3s200/tq144/SSORules.xml
Loading list of drcs for the architecture : /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3/drc.xml
INFO: [Timing 38-77] Reading timing library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3/spartan3/spartan3-4.lib.
INFO: [Timing 38-34] Done reading timing library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3/spartan3/spartan3-4.lib.
Parsing UCF File [/mnt/Documents/Projects/verilog/led_blink/led_blink.ucf]
Finished Parsing UCF File [/mnt/Documents/Projects/verilog/led_blink/led_blink.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 6c229997
link_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 2884.750 ; gain = 106.738
exit
ERROR: [#UNDEF] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
 (See /mnt/Documents/Projects/verilog/led_blink/planAhead_pid16965.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Sun Jun  5 22:56:23 2022...
INFO: [Common 17-83] Releasing license: PlanAhead
